
---------- Begin Simulation Statistics ----------
simSeconds                                   0.040698                       # Number of seconds simulated (Second)
simTicks                                  40698140500                       # Number of ticks simulated (Tick)
finalTick                                 40698140500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    938.72                       # Real time elapsed on the host (Second)
hostTickRate                                 43354845                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     934320                       # Number of bytes of host memory used (Byte)
simInsts                                    133250515                       # Number of instructions simulated (Count)
simOps                                      235887057                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   141949                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     251285                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       162792563                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       55884639                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1221                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      55970085                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  2002                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              573420                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           773732                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                321                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          162393181                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.344658                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.114904                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                142221587     87.58%     87.58% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  6637453      4.09%     91.67% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  4518665      2.78%     94.45% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  2489133      1.53%     95.98% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  3077618      1.90%     97.88% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  1302140      0.80%     98.68% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  1172516      0.72%     99.40% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   820917      0.51%     99.91% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   153152      0.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            162393181                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  13217      1.71%      1.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     2      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   117      0.02%      1.73% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   106      0.01%      1.74% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   65      0.01%      1.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      1.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      1.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  20      0.00%      1.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      1.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      1.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      1.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd           684002     88.55%     90.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     90.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     90.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     90.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     90.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     90.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     90.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     90.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     90.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     90.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     90.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     90.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     90.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     90.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     90.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     90.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     90.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     90.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     90.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     90.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     90.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     90.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     90.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                  1827      0.24%     90.53% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 1234      0.16%     90.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead            22018      2.85%     93.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           49867      6.46%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass         6665      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     28519116     50.95%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          316      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         2945      0.01%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      4131605      7.38%     58.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     58.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          536      0.00%     58.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     58.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     58.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     58.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     58.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         2656      0.00%     58.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        27102      0.05%     58.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           76      0.00%     58.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         6362      0.01%     58.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         4209      0.01%     58.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     58.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1825      0.00%     58.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     58.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     58.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd      7135674     12.75%     71.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           26      0.00%     71.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      3016066      5.39%     76.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           17      0.00%     76.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult      1005383      1.80%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead       171809      0.31%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite       185820      0.33%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      9371214     16.74%     95.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      2380663      4.25%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      55970085                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.343812                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             772475                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.013802                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               216160874                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               27500490                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       26821589                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 58946954                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                28959105                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        28884614                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   26884441                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    29851454                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         55938115                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      9537149                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    31970                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          12102652                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       5209423                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     2565503                       # Number of stores executed (Count)
system.cpu0.numRate                          0.343616                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1890                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         399382                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   30430084                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     55312434                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              5.349724                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         5.349724                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.186926                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.186926                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  44358954                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 19268512                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   36949970                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  23495325                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   31996734                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  14651828                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 23542644                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     234                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       9342579                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      2571294                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       129523                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       127951                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                5264616                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          5209966                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             9057                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             2139069                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                2135399                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.998284                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  19280                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups          10722                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              6578                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            4144                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          889                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         462762                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            900                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             9495                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    162325773                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.340750                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.467031                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      150739370     92.86%     92.86% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        2737599      1.69%     94.55% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        1066750      0.66%     95.21% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1430734      0.88%     96.09% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         772030      0.48%     96.56% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         321072      0.20%     96.76% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         283499      0.17%     96.94% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7          43093      0.03%     96.96% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        4931626      3.04%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    162325773                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            30430084                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              55312434                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   11809332                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      9260070                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        444                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   5172983                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  28827719                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   37996580                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 9011                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         2186      0.00%      0.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     28202290     50.99%     50.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          288      0.00%     50.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2655      0.00%     51.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      4128332      7.46%     58.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          416      0.00%     58.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         2080      0.00%     58.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        14425      0.03%     58.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           72      0.00%     58.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         4652      0.01%     58.50% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         3593      0.01%     58.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     58.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          932      0.00%     58.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     58.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     58.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd      7130366     12.89%     71.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           24      0.00%     71.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      3008062      5.44%     76.84% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           15      0.00%     76.84% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.84% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult      1002714      1.81%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       114433      0.21%     78.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       169242      0.31%     79.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      9145637     16.53%     95.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      2380020      4.30%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     55312434                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      4931626                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data      6829549                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          6829549                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data      6829549                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         6829549                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      5033311                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        5033311                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      5033311                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       5033311                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 299462792734                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 299462792734                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 299462792734                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 299462792734                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     11862860                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     11862860                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     11862860                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     11862860                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.424292                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.424292                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.424292                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.424292                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 59496.183076                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 59496.183076                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 59496.183076                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 59496.183076                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs     22058688                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         4092                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs       247029                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     89.295945                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets   151.555556                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       314760                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           314760                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      3964304                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      3964304                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      3964304                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      3964304                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      1069007                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1069007                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1069007                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1069007                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data  92689582985                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  92689582985                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data  92689582985                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  92689582985                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.090114                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.090114                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.090114                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.090114                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 86706.245127                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 86706.245127                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 86706.245127                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 86706.245127                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1067700                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          181                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          181                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           41                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           41                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data       979000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total       979000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          222                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          222                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.184685                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.184685                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 23878.048780                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 23878.048780                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data      2425750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      2425750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.184685                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.184685                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 59164.634146                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 59164.634146                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          222                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          222                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          222                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          222                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data      4579439                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        4579439                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      4734363                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      4734363                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 277032140750                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 277032140750                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data      9313802                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      9313802                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.508317                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.508317                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 58515.187946                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 58515.187946                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      3964294                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      3964294                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       770069                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       770069                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  70408965500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  70408965500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.082680                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.082680                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 91432.021676                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 91432.021676                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      2250110                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       2250110                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       298948                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       298948                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  22430651984                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  22430651984                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      2549058                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      2549058                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.117278                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.117278                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 75031.951992                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 75031.951992                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data           10                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total           10                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       298938                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       298938                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  22280617485                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  22280617485                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.117274                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.117274                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 74532.570249                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 74532.570249                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1022.523887                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             7899001                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1068963                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs              7.389405                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             149000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1022.523887                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.998558                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.998558                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          149                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          874                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          24795571                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         24795571                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 3193287                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            151750975                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  4421622                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              3014506                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 12791                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             2131806                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1347                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              55980457                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 6492                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           4571206                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      30816823                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    5264616                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           2161257                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    157793647                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  28232                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                1825                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles        12328                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           59                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  4452188                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 3432                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         162393181                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.345341                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.532634                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               152993198     94.21%     94.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  972195      0.60%     94.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  489042      0.30%     95.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1284019      0.79%     95.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  199791      0.12%     96.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  295387      0.18%     96.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  327279      0.20%     96.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  619320      0.38%     96.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 5212950      3.21%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           162393181                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.032339                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.189301                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      4448707                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          4448707                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      4448707                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         4448707                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         3481                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3481                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         3481                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3481                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    220309499                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    220309499                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    220309499                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    220309499                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      4452188                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      4452188                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      4452188                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      4452188                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000782                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000782                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000782                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000782                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 63289.140764                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 63289.140764                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 63289.140764                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 63289.140764                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1189                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           13                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     91.461538                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2234                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2234                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          733                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          733                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          733                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          733                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         2748                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2748                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         2748                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2748                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    178785499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    178785499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    178785499                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    178785499                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000617                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000617                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000617                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000617                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 65060.225255                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 65060.225255                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 65060.225255                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 65060.225255                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2234                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      4448707                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        4448707                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         3481                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3481                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    220309499                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    220309499                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      4452188                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      4452188                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000782                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000782                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 63289.140764                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 63289.140764                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          733                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          733                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         2748                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2748                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    178785499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    178785499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000617                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000617                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 65060.225255                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 65060.225255                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          511.575161                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             4451454                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2747                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           1620.478340                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              80000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   511.575161                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.999170                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.999170                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          116                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           68                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          328                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           8907123                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          8907123                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    12791                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  30672792                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                17667213                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              55885860                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1037                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 9342579                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                2571294                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  567                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                   262204                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                17367771                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           331                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2743                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         8166                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               10909                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                55715188                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               55706203                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 39869616                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 65209478                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.342191                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.611408                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      11642                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  82509                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  70                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                331                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 22032                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  38                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                123560                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           9260070                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean           123.965931                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          180.233398                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               4355326     47.03%     47.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19               94888      1.02%     48.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              548399      5.92%     53.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              433642      4.68%     58.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49              101684      1.10%     59.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               72216      0.78%     60.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               66367      0.72%     61.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               60070      0.65%     61.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               49468      0.53%     62.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               42020      0.45%     62.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             41204      0.44%     63.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             42026      0.45%     63.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             42577      0.46%     64.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             41612      0.45%     64.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             42204      0.46%     65.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             96239      1.04%     66.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             47952      0.52%     66.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179            136869      1.48%     68.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189            238656      2.58%     70.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             58519      0.63%     71.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209             49818      0.54%     71.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219             42366      0.46%     72.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229             39930      0.43%     72.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239             47190      0.51%     73.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249            160819      1.74%     75.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259            154906      1.67%     76.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269            313866      3.39%     80.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279            247194      2.67%     82.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289            249402      2.69%     85.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299            108869      1.18%     86.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows         1233772     13.32%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1937                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             9260070                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                9326525                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                2565527                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    13053                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     5056                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                4454072                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     2142                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 12791                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 4187064                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               67611723                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          8517                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  6057300                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             84515786                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              55944218                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents             10160101                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               8546036                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents               9512386                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents              70262811                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands           73005713                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  164263978                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                44266503                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 36969049                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             71994543                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 1011161                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    255                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                245                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 17554104                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       213129940                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      111618048                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                30430084                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  55312434                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                 2827                       # Number of system calls (Count)
system.cpu1.numCycles                       100315762                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       25800780                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     225                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      25972880                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   103                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined               18815                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            24519                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 72                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          100294335                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.258967                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             0.987214                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                 90922807     90.66%     90.66% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  3142430      3.13%     93.79% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  2295359      2.29%     96.08% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  1091592      1.09%     97.17% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   844726      0.84%     98.01% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  1022564      1.02%     99.03% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   368841      0.37%     99.40% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   587942      0.59%     99.98% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                    18074      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            100294335                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                   2134      1.66%      1.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     2      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     1      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     6      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd            58437     45.39%     47.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     47.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     47.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     47.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     47.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     47.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     47.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     47.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     47.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     47.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     47.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     47.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     47.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     47.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     47.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     47.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     47.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     47.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     47.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     47.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     47.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   125      0.10%     47.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                   39      0.03%     47.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead            17961     13.95%     61.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           50034     38.86%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass          208      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     16377554     63.06%     63.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           18      0.00%     63.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv          235      0.00%     63.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd      1125089      4.33%     67.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     67.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           42      0.00%     67.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     67.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     67.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     67.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     67.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           41      0.00%     67.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu          119      0.00%     67.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     67.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt          102      0.00%     67.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc           38      0.00%     67.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     67.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           29      0.00%     67.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     67.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     67.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd      1125000      4.33%     71.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     71.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     71.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult      1000002      3.85%     75.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     75.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     75.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead       542263      2.09%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite       125908      0.48%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      3301113     12.71%     90.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      2375119      9.14%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      25972880                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.258911                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                             128739                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.004957                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               130389049                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               15067443                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       15044981                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 21979888                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                10752384                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        10750791                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   15048253                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    11053158                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         25972520                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      3843323                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      360                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           6344312                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       2131201                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     2500989                       # Number of stores executed (Count)
system.cpu1.numRate                          0.258908                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            128                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          21427                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1225087                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   14680020                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     25782123                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              6.833489                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         6.833489                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.146338                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.146338                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  25733963                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 10117415                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                   12750943                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                   8375615                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   10655430                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                   7442990                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 11607961                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       3667826                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      2501393                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       125667                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       125291                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                2133300                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          2132229                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              263                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             1591358                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                1591211                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999908                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    222                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            323                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                38                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             285                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           32                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts          17129                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            153                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              207                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    100291935                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.257071                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.182089                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0       93612063     93.34%     93.34% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        2194110      2.19%     95.53% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         530125      0.53%     96.06% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         645306      0.64%     96.70% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         756697      0.75%     97.45% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         585976      0.58%     98.04% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         275752      0.27%     98.31% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         554583      0.55%     98.87% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        1137323      1.13%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    100291935                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            14680020                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              25782123                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    6166482                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      3665806                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         90                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   2129726                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                  10750428                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   19992408                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                  124                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass           58      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     16365135     63.47%     63.47% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           18      0.00%     63.48% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          224      0.00%     63.48% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd      1125029      4.36%     67.84% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     67.84% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.00%     67.84% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     67.84% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.84% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     67.84% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     67.84% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     67.84% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           26      0.00%     67.84% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.84% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu           34      0.00%     67.84% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     67.84% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           52      0.00%     67.84% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc           26      0.00%     67.84% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     67.84% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.84% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            7      0.00%     67.84% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.84% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     67.84% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     67.84% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd      1125000      4.36%     72.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult      1000000      3.88%     76.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     76.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     76.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       540666      2.10%     78.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       125596      0.49%     78.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      3125140     12.12%     90.79% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      2375080      9.21%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     25782123                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      1137323                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data      3236926                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          3236926                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      3236926                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         3236926                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data      2930897                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        2930897                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data      2930897                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       2930897                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data 131031044476                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 131031044476                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data 131031044476                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 131031044476                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data      6167823                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      6167823                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data      6167823                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      6167823                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.475191                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.475191                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.475191                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.475191                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 44706.806304                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 44706.806304                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 44706.806304                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 44706.806304                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs     20016072                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets         2390                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs       227776                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     87.876124                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets    91.923077                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       312444                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           312444                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data      2242905                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      2242905                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data      2242905                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      2242905                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       687992                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       687992                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       687992                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       687992                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data  57277911976                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  57277911976                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data  57277911976                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  57277911976                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.111545                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.111545                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.111545                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.111545                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 83253.747102                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 83253.747102                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 83253.747102                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 83253.747102                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                686828                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data      1318250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      1318250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 31386.904762                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 31386.904762                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data      2722750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      2722750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 64827.380952                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 64827.380952                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data      1033257                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        1033257                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      2633935                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      2633935                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data 108738290750                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 108738290750                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      3667192                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      3667192                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.718243                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.718243                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 41283.589288                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 41283.589288                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data      2242905                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      2242905                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       391030                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       391030                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data  35133639250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  35133639250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.106629                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.106629                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 89848.961077                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 89848.961077                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      2203669                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       2203669                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       296962                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       296962                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  22292753726                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  22292753726                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      2500631                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      2500631                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.118755                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.118755                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 75069.381692                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 75069.381692                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data       296962                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       296962                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data  22144272726                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  22144272726                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.118755                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.118755                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 74569.381692                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 74569.381692                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1014.115025                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             3925009                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            688002                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs              5.704938                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          306357000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data  1014.115025                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.990347                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.990347                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          13023828                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         13023828                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                  704726                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles             96079870                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  1918602                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              1590896                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                   241                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             1590966                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   57                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              25803055                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  319                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           1338210                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      14693872                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    2133300                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           1591471                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                     98955760                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                    594                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles           66                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                  1329374                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                   92                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         100294335                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.257326                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            1.300863                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                95578545     95.30%     95.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  746427      0.74%     96.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  281371      0.28%     96.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  187766      0.19%     96.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  706494      0.70%     97.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  155254      0.15%     97.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  183435      0.18%     97.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  407317      0.41%     97.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 2047726      2.04%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           100294335                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.021266                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.146476                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      1329212                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          1329212                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      1329212                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         1329212                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          162                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            162                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          162                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           162                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     11791500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     11791500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     11791500                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     11791500                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      1329374                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      1329374                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      1329374                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      1329374                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000122                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000122                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000122                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000122                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 72787.037037                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 72787.037037                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 72787.037037                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 72787.037037                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs          143                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           143                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           30                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           30                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           30                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           30                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          132                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          132                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          132                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          132                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst      9876000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total      9876000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst      9876000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total      9876000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000099                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000099                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000099                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000099                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 74818.181818                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 74818.181818                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 74818.181818                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 74818.181818                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     2                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      1329212                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        1329212                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          162                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          162                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     11791500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     11791500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      1329374                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      1329374                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000122                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000122                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 72787.037037                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 72787.037037                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           30                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           30                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          132                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          132                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst      9876000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total      9876000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000099                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000099                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 74818.181818                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 74818.181818                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          124.420533                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             1329344                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               132                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          10070.787879                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          306338000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   124.420533                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.243009                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.243009                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          130                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          130                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.253906                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           2658880                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          2658880                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                      241                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   1448016                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                16679824                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              25801005                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                  17                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 3667826                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                2501393                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                   88                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                    11185                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                16630157                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             7                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect           133                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          171                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 304                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                25795893                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               25795772                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 18107522                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 26794649                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.257146                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.675789                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        127                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                   2012                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  7                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                   717                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                106749                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           3665806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean           125.028050                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          167.978273                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9                921037     25.13%     25.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               24821      0.68%     25.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              578659     15.79%     41.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39              304024      8.29%     49.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49              131316      3.58%     53.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59               78055      2.13%     55.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               67011      1.83%     57.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               58744      1.60%     59.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               43662      1.19%     60.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               37606      1.03%     61.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             37557      1.02%     62.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             36815      1.00%     63.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             37665      1.03%     64.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             37609      1.03%     65.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             37708      1.03%     66.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             38122      1.04%     67.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169             39621      1.08%     68.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179             84326      2.30%     70.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             78806      2.15%     72.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             49248      1.34%     74.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209             42685      1.16%     75.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219             35636      0.97%     76.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229             33531      0.91%     77.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239             39525      1.08%     78.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249             33135      0.90%     79.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259             28494      0.78%     80.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269             65022      1.77%     81.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279             47989      1.31%     83.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289            121157      3.31%     86.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299             25715      0.70%     87.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          470505     12.83%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            1930                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             3665806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                3667367                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                2500989                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     6274                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     4656                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                1329380                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       27                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean  15312928250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value  15312928250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  15312928250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  25385212250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED  15312928250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                   241                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 1205173                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               24298355                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           895                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  2928291                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles             71861380                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              25802170                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               266163                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents               5596142                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                 22585                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents              70704264                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           39243369                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   80648042                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                25390988                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                 12752105                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             39209379                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                   33861                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     20                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 19                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  8154314                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       124953513                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       51601097                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                14680020                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  25782123                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                       100304139                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       25726759                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     208                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      25932987                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                   126                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined               17447                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            20313                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 67                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          100280418                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.258605                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             0.988651                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                 90937906     90.68%     90.68% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                  3150081      3.14%     93.82% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                  2284217      2.28%     96.10% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                  1058044      1.06%     97.16% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                   845852      0.84%     98.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                   993109      0.99%     98.99% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   404906      0.40%     99.40% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                   588473      0.59%     99.98% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                    17830      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            100280418                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                   2102      1.54%      1.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     1      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     1      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd            59910     43.78%     45.32% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                   139      0.10%     45.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                   36      0.03%     45.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead            24616     17.99%     63.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite           50026     36.56%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass          180      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     16310898     62.90%     62.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           18      0.00%     62.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          218      0.00%     62.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd      1125103      4.34%     67.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     67.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt           27      0.00%     67.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     67.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     67.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     67.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     67.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd           24      0.00%     67.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu           64      0.00%     67.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     67.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt           58      0.00%     67.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc           23      0.00%     67.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     67.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift           20      0.00%     67.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     67.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     67.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd      1125011      4.34%     71.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     71.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     71.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult      1000001      3.86%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead       536096      2.07%     77.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite       125730      0.48%     77.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      3334428     12.86%     90.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite      2375088      9.16%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      25932987                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.258544                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                             136831                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.005276                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               130229029                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               14992544                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       14971916                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 22054320                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                10751877                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses        10750551                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   14975209                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                    11094429                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         25932629                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                      3870477                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                      358                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                           6371255                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       2119276                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                     2500778                       # Number of stores executed (Count)
system.cpu2.numRate                          0.258540                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                            139                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                          23721                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                     1235691                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                   14637869                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     25709514                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              6.852373                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         6.852373                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.145935                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.145935                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  25733130                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                 10074191                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                   12750615                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                   8375430                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                   10595467                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                   7407153                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                 11610896                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                      10                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads       3661449                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores      2501174                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       125631                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores       125288                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                2121107                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          2120083                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect              250                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             1585326                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                1585179                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999907                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                    216                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups            321                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                38                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             283                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           32                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts          15857                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            141                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              191                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples    100278223                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.256382                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.182747                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0       93639196     93.38%     93.38% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        2184669      2.18%     95.56% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         523623      0.52%     96.08% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         624950      0.62%     96.70% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         751285      0.75%     97.45% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         582651      0.58%     98.03% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6         268707      0.27%     98.30% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         553024      0.55%     98.85% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8        1150118      1.15%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    100278223                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            14637869                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              25709514                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    6160111                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      3659594                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         88                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   2117769                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                  10750247                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   19925780                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                  113                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass           52      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     16299005     63.40%     63.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           18      0.00%     63.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          209      0.00%     63.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd      1125020      4.38%     67.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     67.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt           16      0.00%     67.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     67.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     67.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     67.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     67.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd           14      0.00%     67.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu           20      0.00%     67.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     67.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt           28      0.00%     67.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc           14      0.00%     67.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     67.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            7      0.00%     67.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     67.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     67.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd      1125000      4.38%     72.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult      1000000      3.89%     76.04% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       534512      2.08%     78.12% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       125473      0.49%     78.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      3125082     12.16%     90.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      2375044      9.24%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     25709514                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples      1150118                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu2.data      3219606                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          3219606                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data      3219606                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         3219606                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data      2941808                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total        2941808                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data      2941808                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total       2941808                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data 132313674985                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total 132313674985                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data 132313674985                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total 132313674985                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data      6161414                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      6161414                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data      6161414                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      6161414                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.477457                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.477457                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.477457                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.477457                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 44976.992035                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 44976.992035                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 44976.992035                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 44976.992035                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs     20362515                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets         2447                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs       230006                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     88.530364                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets    94.115385                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks       312444                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           312444                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data      2253848                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total      2253848                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data      2253848                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total      2253848                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data       687960                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       687960                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data       687960                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       687960                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data  57394742985                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total  57394742985                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data  57394742985                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total  57394742985                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.111656                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.111656                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.111656                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.111656                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 83427.441981                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 83427.441981                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 83427.441981                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 83427.441981                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                686810                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu2.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu2.data      1211000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total      1211000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu2.data 28833.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 28833.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu2.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu2.data      2492000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total      2492000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu2.data     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu2.data 59333.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 59333.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data      1016084                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total        1016084                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data      2644857                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total      2644857                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data 110029494000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total 110029494000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data      3660941                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      3660941                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.722453                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.722453                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 41601.301696                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 41601.301696                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data      2253848                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total      2253848                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data       391009                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       391009                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data  35259037500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  35259037500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.106806                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.106806                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 90174.490868                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 90174.490868                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data      2203522                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       2203522                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data       296951                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       296951                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data  22284180985                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  22284180985                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data      2500473                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      2500473                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.118758                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.118758                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 75043.293287                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 75043.293287                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data       296951                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total       296951                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data  22135705485                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  22135705485                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.118758                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.118758                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 74543.293287                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 74543.293287                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1014.508990                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             3907655                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            687977                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs              5.679921                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick          309009000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data  1014.508990                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.990731                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.990731                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          13010981                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         13010981                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                  650319                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles             96134927                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  2045845                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles              1449106                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                   221                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             1584961                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   60                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              25728837                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  329                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles           1332706                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      14650349                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    2121107                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           1585433                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                     98947357                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                    560                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles           73                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                  1324756                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                   97                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         100280418                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.256613                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            1.304121                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                95606132     95.34%     95.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  763753      0.76%     96.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  280773      0.28%     96.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  170498      0.17%     96.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  653791      0.65%     97.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                  138183      0.14%     97.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                  164317      0.16%     97.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                  419240      0.42%     97.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 2083731      2.08%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           100280418                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.021147                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.146059                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu2.inst      1324595                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          1324595                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst      1324595                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         1324595                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst          161                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            161                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst          161                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           161                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst     11646750                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total     11646750                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst     11646750                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total     11646750                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst      1324756                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      1324756                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst      1324756                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      1324756                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000122                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000122                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000122                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000122                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 72340.062112                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 72340.062112                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 72340.062112                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 72340.062112                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs          223                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           223                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu2.inst           30                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           30                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst           30                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           30                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst          131                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total          131                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst          131                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total          131                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst     10063750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total     10063750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst     10063750                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total     10063750                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.000099                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000099                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.000099                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000099                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 76822.519084                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 76822.519084                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 76822.519084                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 76822.519084                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     1                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst      1324595                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        1324595                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst          161                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          161                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst     11646750                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total     11646750                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst      1324756                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      1324756                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000122                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000122                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 72340.062112                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 72340.062112                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst           30                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           30                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst          131                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total          131                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst     10063750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total     10063750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.000099                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000099                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 76822.519084                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 76822.519084                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          121.743969                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             1324726                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               131                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs          10112.412214                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick          308990000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst   121.743969                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.237781                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.237781                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          130                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          130                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.253906                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           2649643                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          2649643                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                      221                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                   1025876                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                17885986                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              25726967                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                  24                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 3661449                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                2501174                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   76                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                     8986                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                17845766                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             7                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect           138                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          164                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 302                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                25722571                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               25722467                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 18119360                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 26872212                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.256445                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.674279                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                         80                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                   1855                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  7                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                   657                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                108600                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           3659594                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean           127.334177                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          170.699417                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9                904473     24.72%     24.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19               25003      0.68%     25.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29              584278     15.97%     41.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39              299411      8.18%     49.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49              133045      3.64%     53.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59               76533      2.09%     55.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69               66288      1.81%     57.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79               56162      1.53%     58.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89               44000      1.20%     59.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99               38531      1.05%     60.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109             36974      1.01%     61.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119             37604      1.03%     62.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129             37545      1.03%     63.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139             37028      1.01%     64.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149             37844      1.03%     65.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159             39203      1.07%     67.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169             42623      1.16%     68.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179             82291      2.25%     70.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189             76426      2.09%     72.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199             49071      1.34%     73.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209             41725      1.14%     75.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219             34708      0.95%     75.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229             32692      0.89%     76.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239             37178      1.02%     77.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249             32213      0.88%     78.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259             29158      0.80%     79.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269             64948      1.77%     81.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279             36618      1.00%     82.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289            130313      3.56%     85.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299             25871      0.71%     86.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows          489837     13.39%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            1929                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             3659594                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                3661078                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                2500778                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     6275                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     4656                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                1324765                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       31                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean  15313183000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value  15313183000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  15313183000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  25384957500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED  15313183000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                   221                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 1177250                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               25529584                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles           714                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  2919844                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles             70652805                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              25728020                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents               266260                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents               4727955                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                 36266                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents              69625520                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands           39096182                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   80388912                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                25321918                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                 12751526                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             39064839                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                   31334                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                     11                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                 10                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                  7900003                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                       124853164                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       51452968                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                14637869                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  25709514                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                       100298198                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       25765394                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     187                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      26004187                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                   117                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined               16482                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            16941                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                 46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples          100279727                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.259316                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             0.989261                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                 90910970     90.66%     90.66% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                  3148954      3.14%     93.80% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  2284929      2.28%     96.08% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                  1095922      1.09%     97.17% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                   828214      0.83%     97.99% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                   996720      0.99%     98.99% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   413598      0.41%     99.40% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                   583795      0.58%     99.98% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                    16625      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total            100279727                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                   2186      1.58%      1.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     1      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     2      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      1.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd            60143     43.38%     44.96% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     44.96% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     44.96% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     44.96% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     44.96% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     44.96% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     44.96% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     44.96% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     44.96% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     44.96% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     44.96% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     44.96% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     44.96% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     44.96% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     44.96% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     44.96% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     44.96% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     44.96% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     44.96% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     44.96% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     44.96% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     44.96% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     44.96% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                   173      0.12%     45.09% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                   37      0.03%     45.11% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead            25849     18.65%     63.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite           50245     36.24%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass          175      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     16346982     62.86%     62.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           18      0.00%     62.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv          222      0.00%     62.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd      1125083      4.33%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt           16      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd           21      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu           52      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt           50      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc           20      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            5      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd      1125014      4.33%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult      1000000      3.85%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead       539462      2.07%     77.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite       125689      0.48%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      3366294     12.95%     90.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite      2375084      9.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      26004187                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.259269                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                             138636                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.005331                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               130307274                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               15030479                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       15011331                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 22119580                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                10751589                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses        10750488                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   15014742                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                    11127906                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         26003900                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                      3905718                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                      287                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                           6406460                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       2125931                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                     2500742                       # Number of stores executed (Count)
system.cpu3.numRate                          0.259266                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                            127                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                          18471                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                     1242155                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                   14660916                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     25749032                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              6.841196                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         6.841196                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.146173                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.146173                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  25833244                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                 10096966                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                   12750518                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                   8375380                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                   10628891                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                   7427189                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                 11659309                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                      10                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads       3664612                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores      2501028                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads       125600                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores       125251                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                2127587                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          2126607                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect              226                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             1588542                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                1588444                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999938                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                    204                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups            322                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                38                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             284                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           29                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts          14808                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            141                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              172                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples    100277698                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.256777                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.183172                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0       93625200     93.37%     93.37% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        2186199      2.18%     95.55% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         522134      0.52%     96.07% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         634197      0.63%     96.70% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         759872      0.76%     97.46% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         577619      0.58%     98.03% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6         270968      0.27%     98.30% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         549489      0.55%     98.85% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8        1152020      1.15%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total    100277698                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            14660916                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              25749032                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    6163388                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      3662883                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         88                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   2124375                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                  10750217                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   19962023                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                  113                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass           50      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     16335266     63.44%     63.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           18      0.00%     63.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv          213      0.00%     63.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd      1125019      4.37%     67.81% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt           16      0.00%     67.81% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd           12      0.00%     67.81% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu           14      0.00%     67.81% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt           24      0.00%     67.81% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc           12      0.00%     67.81% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd      1125000      4.37%     72.18% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.18% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.18% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.18% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.18% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.18% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult      1000000      3.88%     76.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       537807      2.09%     78.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       125461      0.49%     78.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      3125076     12.14%     90.78% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite      2375044      9.22%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     25749032                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples      1152020                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu3.data      3190134                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          3190134                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data      3190134                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         3190134                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data      2974594                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total        2974594                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data      2974594                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total       2974594                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data 145142439223                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total 145142439223                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data 145142439223                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total 145142439223                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data      6164728                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total      6164728                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data      6164728                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total      6164728                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.482518                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.482518                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.482518                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.482518                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 48794.033479                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 48794.033479                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 48794.033479                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 48794.033479                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs     23484160                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets         3620                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs       256819                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     91.442456                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets   139.230769                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks       312440                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           312440                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data      2286650                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total      2286650                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data      2286650                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total      2286650                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data       687944                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       687944                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data       687944                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       687944                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data  58349956223                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total  58349956223                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data  58349956223                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total  58349956223                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.111594                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.111594                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.111594                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.111594                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 84817.886664                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 84817.886664                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 84817.886664                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 84817.886664                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                686797                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu3.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu3.data      1134750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total      1134750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu3.data 27017.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 27017.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu3.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu3.data      2314500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      2314500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu3.data     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu3.data 55107.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 55107.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data       986620                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total         986620                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data      2677647                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total      2677647                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data 122897606250                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total 122897606250                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data      3664267                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      3664267                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.730746                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.730746                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 45897.613184                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 45897.613184                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data      2286650                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total      2286650                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data       390997                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       390997                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data  36253596750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  36253596750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.106705                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.106705                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 92720.907705                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 92720.907705                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data      2203514                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       2203514                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data       296947                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total       296947                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data  22244832973                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total  22244832973                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data      2500461                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      2500461                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.118757                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.118757                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 74911.795617                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 74911.795617                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data       296947                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total       296947                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data  22096359473                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total  22096359473                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.118757                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.118757                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 74411.795617                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 74411.795617                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1014.059893                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs             3878167                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            687961                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs              5.637190                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick          310625000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data  1014.059893                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.990293                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.990293                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses          13017593                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses         13017593                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                  669703                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles             96102044                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  1996206                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles              1511576                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                   198                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             1588249                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   55                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              25767157                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  308                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles           1345570                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      14672642                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    2127587                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           1588686                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                     98933825                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                    504                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles           78                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.cacheLines                  1337574                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                   84                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples         100279727                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.256992                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            1.302025                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                95565731     95.30%     95.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  773761      0.77%     96.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  284773      0.28%     96.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  178410      0.18%     96.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  687458      0.69%     97.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                  140608      0.14%     97.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                  169249      0.17%     97.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  413676      0.41%     97.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 2066061      2.06%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total           100279727                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.021213                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.146290                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu3.inst      1337430                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          1337430                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst      1337430                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         1337430                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst          144                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            144                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst          144                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           144                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst     10058250                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total     10058250                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst     10058250                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total     10058250                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst      1337574                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      1337574                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst      1337574                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      1337574                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000108                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000108                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000108                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000108                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 69848.958333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 69848.958333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 69848.958333                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 69848.958333                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs          128                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           128                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::cpu3.inst           23                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           23                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst           23                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           23                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst          121                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total          121                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst          121                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total          121                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst      8913250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total      8913250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst      8913250                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total      8913250                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.000090                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000090                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.000090                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000090                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 73663.223140                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 73663.223140                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 73663.223140                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 73663.223140                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     1                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst      1337430                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        1337430                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst          144                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          144                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst     10058250                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total     10058250                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst      1337574                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      1337574                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000108                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000108                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 69848.958333                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 69848.958333                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst           23                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           23                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst          121                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total          121                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst      8913250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total      8913250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.000090                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000090                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 73663.223140                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 73663.223140                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          114.976344                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             1337551                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               121                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          11054.140496                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick          310606000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst   114.976344                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.224563                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.224563                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          120                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          120                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.234375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           2675269                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          2675269                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                      198                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                   1705326                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                17692182                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              25765581                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                  10                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 3664612                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                2501028                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   69                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                    15730                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                17634885                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect           145                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          139                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 284                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                25761915                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               25761819                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 18094281                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 26775275                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.256852                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.675783                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                         77                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                   1721                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                   523                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                133151                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           3662883                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean           142.111954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          179.676795                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9                879178     24.00%     24.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19               25719      0.70%     24.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29              502967     13.73%     38.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39              262610      7.17%     45.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49               90093      2.46%     48.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59               63522      1.73%     49.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69               63282      1.73%     51.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79               58861      1.61%     53.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89               47605      1.30%     54.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99               45113      1.23%     55.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109             45534      1.24%     56.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119             45281      1.24%     58.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129             48356      1.32%     59.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139             48377      1.32%     60.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149             48300      1.32%     62.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159             48666      1.33%     63.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169             50228      1.37%     64.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179             70463      1.92%     66.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189             68634      1.87%     68.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199             53012      1.45%     70.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209             46770      1.28%     71.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219             42554      1.16%     72.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229             41755      1.14%     73.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239             43731      1.19%     74.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249             40196      1.10%     75.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259             37901      1.03%     76.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269             71838      1.96%     78.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279             44081      1.20%     80.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289            121602      3.32%     83.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299             24421      0.67%     84.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows          582233     15.90%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            1887                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             3662883                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                3664400                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                2500742                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     6271                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     4656                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                1337583                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       30                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean  15313052250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value  15313052250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value  15313052250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  25385088250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED  15313052250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                   198                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 1190872                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               26202734                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles          1610                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  2901814                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles             69982499                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              25766433                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               265900                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents               6165382                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                 34106                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents              68739482                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands           39173892                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   80524421                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                25356858                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                 12751210                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             39143881                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                   29882                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                     11                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                 10                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  8122149                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       124889245                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       51529900                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                14660916                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  25749032                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                       100290766                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       25800478                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                     201                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      26013722                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                   108                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined               15567                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined            17051                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                 72                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples          100277967                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.259416                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             0.988590                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                 90906685     90.65%     90.65% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                  3125227      3.12%     93.77% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                  2320497      2.31%     96.09% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                  1061939      1.06%     97.14% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                   872717      0.87%     98.01% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                   993347      0.99%     99.01% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                   395505      0.39%     99.40% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                   585349      0.58%     99.98% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                    16701      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total            100277967                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                   2081      1.54%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                     0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd            59205     43.79%     45.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     45.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                   142      0.11%     45.43% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                   28      0.02%     45.45% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead            23274     17.21%     62.66% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite           50485     37.34%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass          147      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu     16379815     62.97%     62.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           18      0.00%     62.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv          201      0.00%     62.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd      1125049      4.32%     67.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     67.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     67.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     67.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     67.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     67.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     67.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     67.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu            0      0.00%     67.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     67.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            0      0.00%     67.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc            0      0.00%     67.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     67.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     67.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     67.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     67.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd      1125000      4.32%     71.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     71.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     71.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult      1000001      3.84%     75.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     75.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     75.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead       542266      2.08%     77.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite       125544      0.48%     78.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead      3340665     12.84%     90.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite      2375016      9.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      26013722                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.259383                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                             135215                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.005198                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads               130376257                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites               15065678                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses       15046766                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                 22064477                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                10750572                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses        10750104                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                   15050069                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                    11098721                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numInsts                         26013418                       # Number of executed instructions (Count)
system.cpu4.numLoadInsts                      3882895                       # Number of load instructions executed (Count)
system.cpu4.numSquashedInsts                      304                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu4.numRefs                           6383419                       # Number of memory reference insts executed (Count)
system.cpu4.numBranches                       2131983                       # Number of branches executed (Count)
system.cpu4.numStoreInsts                     2500524                       # Number of stores executed (Count)
system.cpu4.numRate                          0.259380                       # Inst execution rate ((Count/Cycle))
system.cpu4.timesIdled                             79                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                          12799                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                     1249915                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.committedInsts                   14682147                       # Number of Instructions Simulated (Count)
system.cpu4.committedOps                     25785045                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.cpi                              6.830797                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu4.totalCpi                         6.830797                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu4.ipc                              0.146396                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu4.totalIpc                         0.146396                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu4.intRegfileReads                  25813359                       # Number of integer regfile reads (Count)
system.cpu4.intRegfileWrites                 10117253                       # Number of integer regfile writes (Count)
system.cpu4.fpRegfileReads                   12750057                       # Number of floating regfile reads (Count)
system.cpu4.fpRegfileWrites                   8375094                       # Number of floating regfile writes (Count)
system.cpu4.ccRegfileReads                   10658643                       # number of cc regfile reads (Count)
system.cpu4.ccRegfileWrites                   7445069                       # number of cc regfile writes (Count)
system.cpu4.miscRegfileReads                 11648417                       # number of misc regfile reads (Count)
system.cpu4.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu4.MemDepUnit__0.insertedLoads       3667386                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores      2500881                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads       125598                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores       125284                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups                2133663                       # Number of BP lookups (Count)
system.cpu4.branchPred.condPredicted          2132664                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condIncorrect              196                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.BTBLookups             1591610                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBHits                1591539                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.999955                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.RASUsed                    213                       # Number of times the RAS was used to get a target. (Count)
system.cpu4.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu4.branchPred.indirectLookups            315                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits                37                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses             278                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu4.commit.commitSquashedInsts          13893                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts              156                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples    100276087                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.257141                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     1.183354                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0       93612020     93.35%     93.35% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1        2185700      2.18%     95.53% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         523593      0.52%     96.06% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         639485      0.64%     96.69% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4         760361      0.76%     97.45% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5         582151      0.58%     98.03% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6         273767      0.27%     98.31% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7         553177      0.55%     98.86% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8        1145833      1.14%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total    100276087                       # Number of insts commited each cycle (Count)
system.cpu4.commit.instsCommitted            14682147                       # Number of instructions committed (Count)
system.cpu4.commit.opsCommitted              25785045                       # Number of ops (including micro ops) committed (Count)
system.cpu4.commit.memRefs                    6166098                       # Number of memory references committed (Count)
system.cpu4.commit.loads                      3665732                       # Number of loads committed (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu4.commit.branches                   2130510                       # Number of branches committed (Count)
system.cpu4.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu4.commit.floating                  10750036                       # Number of committed floating point instructions. (Count)
system.cpu4.commit.integer                   19994966                       # Number of committed integer instructions. (Count)
system.cpu4.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass           39      0.00%      0.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu     16368682     63.48%     63.48% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           18      0.00%     63.48% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv          198      0.00%     63.48% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd      1125010      4.36%     67.85% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd      1125000      4.36%     72.21% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.21% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult      1000000      3.88%     76.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     76.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     76.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead       540714      2.10%     78.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite       125358      0.49%     78.67% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead      3125018     12.12%     90.79% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite      2375008      9.21%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     25785045                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples      1145833                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.dcache.demandHits::cpu4.data      3207523                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total          3207523                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu4.data      3207523                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total         3207523                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu4.data      2959807                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total        2959807                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu4.data      2959807                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total       2959807                       # number of overall misses (Count)
system.cpu4.dcache.demandMissLatency::cpu4.data 141804985720                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.demandMissLatency::total 141804985720                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::cpu4.data 141804985720                       # number of overall miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::total 141804985720                       # number of overall miss ticks (Tick)
system.cpu4.dcache.demandAccesses::cpu4.data      6167330                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total      6167330                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu4.data      6167330                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total      6167330                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu4.data     0.479917                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.479917                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu4.data     0.479917                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.479917                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMissLatency::cpu4.data 47910.213646                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.demandAvgMissLatency::total 47910.213646                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::cpu4.data 47910.213646                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::total 47910.213646                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.blockedCycles::no_mshrs     22444402                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets         3633                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs       246479                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs     91.060098                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets   139.730769                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks       312425                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total           312425                       # number of writebacks (Count)
system.cpu4.dcache.demandMshrHits::cpu4.data      2271937                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.demandMshrHits::total      2271937                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::cpu4.data      2271937                       # number of overall MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::total      2271937                       # number of overall MSHR hits (Count)
system.cpu4.dcache.demandMshrMisses::cpu4.data       687870                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.demandMshrMisses::total       687870                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::cpu4.data       687870                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::total       687870                       # number of overall MSHR misses (Count)
system.cpu4.dcache.demandMshrMissLatency::cpu4.data  58056823970                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissLatency::total  58056823970                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::cpu4.data  58056823970                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::total  58056823970                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissRate::cpu4.data     0.111534                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.demandMshrMissRate::total     0.111534                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::cpu4.data     0.111534                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::total     0.111534                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMshrMissLatency::cpu4.data 84400.866399                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.demandAvgMshrMissLatency::total 84400.866399                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::cpu4.data 84400.866399                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::total 84400.866399                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.replacements                686723                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::cpu4.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu4.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.missLatency::cpu4.data      1019750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.missLatency::total      1019750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu4.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu4.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::cpu4.data 24279.761905                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::total 24279.761905                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::cpu4.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::cpu4.data      2104750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::total      2104750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::cpu4.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu4.data 50113.095238                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::total 50113.095238                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu4.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu4.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu4.data      1004131                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total        1004131                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu4.data      2662876                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total      2662876                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.missLatency::cpu4.data 119566486500                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.missLatency::total 119566486500                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.accesses::cpu4.data      3667007                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total      3667007                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu4.data     0.726172                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.726172                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMissLatency::cpu4.data 44901.259578                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMissLatency::total 44901.259578                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.mshrHits::cpu4.data      2271937                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrHits::total      2271937                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrMisses::cpu4.data       390939                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMisses::total       390939                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMissLatency::cpu4.data  35966790250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissLatency::total  35966790250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissRate::cpu4.data     0.106610                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.mshrMissRate::total     0.106610                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMshrMissLatency::cpu4.data 92001.028933                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrMissLatency::total 92001.028933                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.hits::cpu4.data      2203392                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total       2203392                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu4.data       296931                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total       296931                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.missLatency::cpu4.data  22238499220                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.missLatency::total  22238499220                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.accesses::cpu4.data      2500323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total      2500323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu4.data     0.118757                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.118757                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMissLatency::cpu4.data 74894.501484                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMissLatency::total 74894.501484                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.mshrMisses::cpu4.data       296931                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMisses::total       296931                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMissLatency::cpu4.data  22090033720                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissLatency::total  22090033720                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissRate::cpu4.data     0.118757                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.mshrMissRate::total     0.118757                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMshrMissLatency::cpu4.data 74394.501484                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMshrMissLatency::total 74394.501484                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse         1013.975101                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs             3895480                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs            687888                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs              5.662957                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick          312565000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu4.data  1013.975101                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu4.data     0.990210                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.990210                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses          13022720                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses         13022720                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.decode.idleCycles                  680758                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles             96084971                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                  1957393                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles              1554662                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                   183                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved             1591327                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                   41                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              25802358                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                  239                       # Number of squashed instructions handled by decode (Count)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.fetch.icacheStallCycles           1337704                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu4.fetch.insts                      14693403                       # Number of instructions fetch has processed (Count)
system.cpu4.fetch.branches                    2133663                       # Number of branches that fetch encountered (Count)
system.cpu4.fetch.predictedBranches           1591789                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                     98939963                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                    446                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.cacheLines                  1334138                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                   56                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples         100277967                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             0.257346                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            1.301806                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                95558073     95.29%     95.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                  763948      0.76%     96.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                  280713      0.28%     96.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                  183277      0.18%     96.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  701176      0.70%     97.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                  143449      0.14%     97.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                  178160      0.18%     97.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                  413340      0.41%     97.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                 2055831      2.05%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total           100277967                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.branchRate                 0.021275                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetch.rate                       0.146508                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.icache.demandHits::cpu4.inst      1334058                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total          1334058                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu4.inst      1334058                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total         1334058                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu4.inst           80                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total             80                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu4.inst           80                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total            80                       # number of overall misses (Count)
system.cpu4.icache.demandMissLatency::cpu4.inst      6067000                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.demandMissLatency::total      6067000                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.overallMissLatency::cpu4.inst      6067000                       # number of overall miss ticks (Tick)
system.cpu4.icache.overallMissLatency::total      6067000                       # number of overall miss ticks (Tick)
system.cpu4.icache.demandAccesses::cpu4.inst      1334138                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total      1334138                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu4.inst      1334138                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total      1334138                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu4.inst     0.000060                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000060                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu4.inst     0.000060                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000060                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.demandAvgMissLatency::cpu4.inst 75837.500000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.demandAvgMissLatency::total 75837.500000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::cpu4.inst 75837.500000                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::total 75837.500000                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.demandMshrHits::cpu4.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.overallMshrHits::cpu4.inst           15                       # number of overall MSHR hits (Count)
system.cpu4.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu4.icache.demandMshrMisses::cpu4.inst           65                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.demandMshrMisses::total           65                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::cpu4.inst           65                       # number of overall MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::total           65                       # number of overall MSHR misses (Count)
system.cpu4.icache.demandMshrMissLatency::cpu4.inst      5349500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissLatency::total      5349500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::cpu4.inst      5349500                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::total      5349500                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissRate::cpu4.inst     0.000049                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.demandMshrMissRate::total     0.000049                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::cpu4.inst     0.000049                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::total     0.000049                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.demandAvgMshrMissLatency::cpu4.inst        82300                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.demandAvgMshrMissLatency::total        82300                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::cpu4.inst        82300                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::total        82300                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.replacements                     0                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu4.inst      1334058                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total        1334058                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu4.inst           80                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total           80                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.missLatency::cpu4.inst      6067000                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.missLatency::total      6067000                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.accesses::cpu4.inst      1334138                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total      1334138                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu4.inst     0.000060                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000060                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMissLatency::cpu4.inst 75837.500000                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMissLatency::total 75837.500000                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.mshrHits::cpu4.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrMisses::cpu4.inst           65                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMisses::total           65                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMissLatency::cpu4.inst      5349500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissLatency::total      5349500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissRate::cpu4.inst     0.000049                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.mshrMissRate::total     0.000049                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMshrMissLatency::cpu4.inst        82300                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMshrMissLatency::total        82300                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse           60.398864                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs             1334123                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs                65                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs          20524.969231                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick          312546000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu4.inst    60.398864                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu4.inst     0.117967                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.117967                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024           65                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::4           65                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.126953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses           2668341                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses          2668341                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                      183                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                   1969701                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                17673023                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              25800679                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                   7                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                 3667386                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                2500881                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                   68                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                    18577                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                17610335                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect           138                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect          138                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                 276                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                25796985                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               25796870                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 18096082                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 26766836                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.257221                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.676064                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.lsq0.forwLoads                         32                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                   1646                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                   515                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                124522                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           3665732                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean           137.968609                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          177.659794                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9                892611     24.35%     24.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19               27474      0.75%     25.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29              527196     14.38%     39.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39              274346      7.48%     46.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49              103239      2.82%     49.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59               64422      1.76%     51.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69               60297      1.64%     53.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79               56245      1.53%     54.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89               43987      1.20%     55.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99               41640      1.14%     57.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109             41810      1.14%     58.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119             41854      1.14%     59.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129             44638      1.22%     60.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139             44786      1.22%     61.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149             45796      1.25%     63.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159             46253      1.26%     64.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169             49474      1.35%     65.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179             76390      2.08%     67.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189             72539      1.98%     69.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199             51433      1.40%     71.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209             44655      1.22%     72.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219             41337      1.13%     73.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229             41158      1.12%     74.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239             43183      1.18%     75.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249             37868      1.03%     76.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259             35105      0.96%     77.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269             68946      1.88%     79.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279             46223      1.26%     80.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289            120554      3.29%     84.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299             24406      0.67%     84.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows          555867     15.16%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            1960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             3665732                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                3667099                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                2500524                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     6252                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                     4656                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                1334150                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                       25                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean  15312970250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value  15312970250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value  15312970250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON  25385170250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED  15312970250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                   183                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                 1199112                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles               26163263                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles           295                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  2908663                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles             70006451                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              25801595                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents               281983                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents               6232998                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                 27470                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents              68741267                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands           39244606                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                   80646984                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                25388149                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                 12750393                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             39216540                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                   27937                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                  8226640                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                       124928893                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       51599944                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                14682147                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  25785045                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                       100284318                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       25757067                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                     190                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      25996019                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                    99                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined               15537                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined            16833                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                 61                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples          100270463                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.259259                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             0.989954                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                 90902492     90.66%     90.66% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                  3162734      3.15%     93.81% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                  2287490      2.28%     96.09% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                  1077342      1.07%     97.17% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                   819095      0.82%     97.98% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                  1003132      1.00%     98.98% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   408695      0.41%     99.39% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                   593795      0.59%     99.98% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                    15688      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total            100270463                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                   2132      1.55%      1.55% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                     0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd            60328     43.79%     45.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     45.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     45.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     45.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     45.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     45.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     45.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     45.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     45.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     45.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     45.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     45.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     45.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     45.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     45.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     45.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     45.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     45.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     45.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     45.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     45.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     45.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     45.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                   150      0.11%     45.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                   30      0.02%     45.47% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead            25193     18.29%     63.76% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite           49927     36.24%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass          143      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu     16340030     62.86%     62.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           18      0.00%     62.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv          204      0.00%     62.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd      1125071      4.33%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd      1125012      4.33%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult      1000000      3.85%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead       538622      2.07%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite       125515      0.48%     77.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead      3366377     12.95%     90.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite      2375027      9.14%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      25996019                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.259223                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                             137760                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.005299                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads               130281894                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites               15022095                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses       15003337                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                 22118466                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                10750704                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses        10750154                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                   15006678                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                    11126958                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numInsts                         25995723                       # Number of executed instructions (Count)
system.cpu5.numLoadInsts                      3904958                       # Number of load instructions executed (Count)
system.cpu5.numSquashedInsts                      296                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu5.numRefs                           6405475                       # Number of memory reference insts executed (Count)
system.cpu5.numBranches                       2124753                       # Number of branches executed (Count)
system.cpu5.numStoreInsts                     2500517                       # Number of stores executed (Count)
system.cpu5.numRate                          0.259220                       # Inst execution rate ((Count/Cycle))
system.cpu5.timesIdled                             77                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                          13855                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                     1256555                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.committedInsts                   14656835                       # Number of Instructions Simulated (Count)
system.cpu5.committedOps                     25741653                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.cpi                              6.842154                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu5.totalCpi                         6.842154                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu5.ipc                              0.146153                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu5.totalIpc                         0.146153                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu5.intRegfileReads                  25825067                       # Number of integer regfile reads (Count)
system.cpu5.intRegfileWrites                 10091893                       # Number of integer regfile writes (Count)
system.cpu5.fpRegfileReads                   12750100                       # Number of floating regfile reads (Count)
system.cpu5.fpRegfileWrites                   8375129                       # Number of floating regfile writes (Count)
system.cpu5.ccRegfileReads                   10622636                       # number of cc regfile reads (Count)
system.cpu5.ccRegfileWrites                   7423483                       # number of cc regfile writes (Count)
system.cpu5.miscRegfileReads                 11655984                       # number of misc regfile reads (Count)
system.cpu5.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu5.MemDepUnit__0.insertedLoads       3663744                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores      2500829                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads       125610                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores       125263                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups                2126406                       # Number of BP lookups (Count)
system.cpu5.branchPred.condPredicted          2125455                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condIncorrect              185                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.BTBLookups             1588076                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBHits                1587981                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.999940                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.RASUsed                    207                       # Number of times the RAS was used to get a target. (Count)
system.cpu5.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu5.branchPred.indirectLookups            295                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses             259                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu5.commit.commitSquashedInsts          13864                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts              147                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples    100268595                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.256727                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     1.183223                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0       93619752     93.37%     93.37% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1        2186660      2.18%     95.55% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         520279      0.52%     96.07% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         631283      0.63%     96.70% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         759000      0.76%     97.46% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5         577942      0.58%     98.03% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6         273700      0.27%     98.30% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7         547156      0.55%     98.85% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8        1152823      1.15%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total    100268595                       # Number of insts commited each cycle (Count)
system.cpu5.commit.instsCommitted            14656835                       # Number of instructions committed (Count)
system.cpu5.commit.opsCommitted              25741653                       # Number of ops (including micro ops) committed (Count)
system.cpu5.commit.memRefs                    6162482                       # Number of memory references committed (Count)
system.cpu5.commit.loads                      3662116                       # Number of loads committed (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu5.commit.branches                   2123278                       # Number of branches committed (Count)
system.cpu5.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu5.commit.floating                  10750036                       # Number of committed floating point instructions. (Count)
system.cpu5.commit.integer                   19955190                       # Number of committed integer instructions. (Count)
system.cpu5.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass           39      0.00%      0.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu     16328906     63.43%     63.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           18      0.00%     63.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv          198      0.00%     63.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd      1125010      4.37%     67.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd      1125000      4.37%     72.18% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.18% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.18% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.18% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.18% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.18% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult      1000000      3.88%     76.06% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead       537098      2.09%     78.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite       125358      0.49%     78.63% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead      3125018     12.14%     90.77% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite      2375008      9.23%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     25741653                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples      1152823                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.dcache.demandHits::cpu5.data      3189059                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total          3189059                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu5.data      3189059                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total         3189059                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu5.data      2974626                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total        2974626                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu5.data      2974626                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total       2974626                       # number of overall misses (Count)
system.cpu5.dcache.demandMissLatency::cpu5.data 145775879229                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.demandMissLatency::total 145775879229                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::cpu5.data 145775879229                       # number of overall miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::total 145775879229                       # number of overall miss ticks (Tick)
system.cpu5.dcache.demandAccesses::cpu5.data      6163685                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total      6163685                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu5.data      6163685                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total      6163685                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu5.data     0.482605                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.482605                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu5.data     0.482605                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.482605                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMissLatency::cpu5.data 49006.456351                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.demandAvgMissLatency::total 49006.456351                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::cpu5.data 49006.456351                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::total 49006.456351                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.blockedCycles::no_mshrs     23674996                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets         3498                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs       257501                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs     91.941375                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets   134.538462                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks       312421                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total           312421                       # number of writebacks (Count)
system.cpu5.dcache.demandMshrHits::cpu5.data      2286757                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.demandMshrHits::total      2286757                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::cpu5.data      2286757                       # number of overall MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::total      2286757                       # number of overall MSHR hits (Count)
system.cpu5.dcache.demandMshrMisses::cpu5.data       687869                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.demandMshrMisses::total       687869                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::cpu5.data       687869                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::total       687869                       # number of overall MSHR misses (Count)
system.cpu5.dcache.demandMshrMissLatency::cpu5.data  58378316729                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissLatency::total  58378316729                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::cpu5.data  58378316729                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::total  58378316729                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissRate::cpu5.data     0.111600                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.demandMshrMissRate::total     0.111600                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::cpu5.data     0.111600                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::total     0.111600                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMshrMissLatency::cpu5.data 84868.364077                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.demandAvgMshrMissLatency::total 84868.364077                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::cpu5.data 84868.364077                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::total 84868.364077                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.replacements                686721                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::cpu5.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu5.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.missLatency::cpu5.data      1273750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.missLatency::total      1273750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu5.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu5.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::cpu5.data 30327.380952                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::total 30327.380952                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::cpu5.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::cpu5.data      2605000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::total      2605000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::cpu5.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu5.data 62023.809524                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::total 62023.809524                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu5.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu5.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu5.data       985667                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total         985667                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu5.data      2677695                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total      2677695                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.missLatency::cpu5.data 123542354750                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.missLatency::total 123542354750                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.accesses::cpu5.data      3663362                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total      3663362                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu5.data     0.730939                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.730939                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMissLatency::cpu5.data 46137.575321                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMissLatency::total 46137.575321                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.mshrHits::cpu5.data      2286757                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrHits::total      2286757                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrMisses::cpu5.data       390938                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMisses::total       390938                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMissLatency::cpu5.data  36293257750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissLatency::total  36293257750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissRate::cpu5.data     0.106716                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.mshrMissRate::total     0.106716                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMshrMissLatency::cpu5.data 92836.351928                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrMissLatency::total 92836.351928                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.hits::cpu5.data      2203392                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total       2203392                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu5.data       296931                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total       296931                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.missLatency::cpu5.data  22233524479                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.missLatency::total  22233524479                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.accesses::cpu5.data      2500323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total      2500323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu5.data     0.118757                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.118757                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMissLatency::cpu5.data 74877.747622                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMissLatency::total 74877.747622                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.mshrMisses::cpu5.data       296931                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMisses::total       296931                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMissLatency::cpu5.data  22085058979                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissLatency::total  22085058979                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissRate::cpu5.data     0.118757                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.mshrMissRate::total     0.118757                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMshrMissLatency::cpu5.data 74377.747622                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMshrMissLatency::total 74377.747622                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse         1014.318605                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs             3877017                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs            687887                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs              5.636125                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick          314225000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu5.data  1014.318605                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu5.data     0.990546                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.990546                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses          13015429                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses         13015429                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.decode.idleCycles                  668527                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles             96095912                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  1985890                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles              1519959                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                   175                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved             1587756                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                   40                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              25758788                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                  231                       # Number of squashed instructions handled by decode (Count)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.fetch.icacheStallCycles           1340304                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu5.fetch.insts                      14668007                       # Number of instructions fetch has processed (Count)
system.cpu5.fetch.branches                    2126406                       # Number of branches that fetch encountered (Count)
system.cpu5.fetch.predictedBranches           1588224                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                     98929869                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                    426                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.cacheLines                  1336167                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                   59                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples         100270463                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             0.256931                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            1.301445                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                95556207     95.30%     95.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                  776273      0.77%     96.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                  277591      0.28%     96.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                  171921      0.17%     96.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  699088      0.70%     97.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                  153871      0.15%     97.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                  165324      0.16%     97.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                  403764      0.40%     97.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                 2066424      2.06%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total           100270463                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.branchRate                 0.021204                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetch.rate                       0.146264                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.icache.demandHits::cpu5.inst      1336090                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total          1336090                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu5.inst      1336090                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total         1336090                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu5.inst           77                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total             77                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu5.inst           77                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total            77                       # number of overall misses (Count)
system.cpu5.icache.demandMissLatency::cpu5.inst      6634250                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.demandMissLatency::total      6634250                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.overallMissLatency::cpu5.inst      6634250                       # number of overall miss ticks (Tick)
system.cpu5.icache.overallMissLatency::total      6634250                       # number of overall miss ticks (Tick)
system.cpu5.icache.demandAccesses::cpu5.inst      1336167                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total      1336167                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu5.inst      1336167                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total      1336167                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu5.inst     0.000058                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.000058                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu5.inst     0.000058                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.000058                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.demandAvgMissLatency::cpu5.inst 86159.090909                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.demandAvgMissLatency::total 86159.090909                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::cpu5.inst 86159.090909                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::total 86159.090909                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.demandMshrHits::cpu5.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.overallMshrHits::cpu5.inst           14                       # number of overall MSHR hits (Count)
system.cpu5.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu5.icache.demandMshrMisses::cpu5.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::cpu5.inst           63                       # number of overall MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu5.icache.demandMshrMissLatency::cpu5.inst      5742500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissLatency::total      5742500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::cpu5.inst      5742500                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::total      5742500                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissRate::cpu5.inst     0.000047                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.demandMshrMissRate::total     0.000047                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::cpu5.inst     0.000047                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::total     0.000047                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.demandAvgMshrMissLatency::cpu5.inst 91150.793651                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.demandAvgMshrMissLatency::total 91150.793651                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::cpu5.inst 91150.793651                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::total 91150.793651                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.replacements                     0                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu5.inst      1336090                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total        1336090                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu5.inst           77                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total           77                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.missLatency::cpu5.inst      6634250                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.missLatency::total      6634250                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.accesses::cpu5.inst      1336167                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total      1336167                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu5.inst     0.000058                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.000058                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMissLatency::cpu5.inst 86159.090909                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMissLatency::total 86159.090909                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.mshrHits::cpu5.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrMisses::cpu5.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMissLatency::cpu5.inst      5742500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissLatency::total      5742500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissRate::cpu5.inst     0.000047                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.mshrMissRate::total     0.000047                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMshrMissLatency::cpu5.inst 91150.793651                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMshrMissLatency::total 91150.793651                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse           57.656928                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs             1336153                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs                63                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs          21208.777778                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick          314206000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu5.inst    57.656928                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu5.inst     0.112611                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.112611                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses           2672397                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses          2672397                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                      175                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                   1761049                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                17696869                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              25757257                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                   5                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                 3663744                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                2500829                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   64                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                    16621                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                17638241                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect           140                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect          122                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                 262                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                25753588                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               25753491                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                 18079231                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 26750711                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.256805                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.675841                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.lsq0.forwLoads                         38                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                   1620                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                   463                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                133859                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           3662116                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean           142.944944                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          180.594778                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9                879104     24.01%     24.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19               25294      0.69%     24.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29              502967     13.73%     38.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39              262035      7.16%     45.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49               84330      2.30%     47.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59               60414      1.65%     49.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69               64366      1.76%     51.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79               58057      1.59%     52.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89               48277      1.32%     54.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99               45243      1.24%     55.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109             45305      1.24%     56.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119             45542      1.24%     57.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129             47326      1.29%     59.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139             48328      1.32%     60.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149             48210      1.32%     61.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159             48010      1.31%     63.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169             49994      1.37%     64.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179             73655      2.01%     66.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189             71724      1.96%     68.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199             53367      1.46%     69.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209             46517      1.27%     71.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219             42930      1.17%     72.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229             42595      1.16%     73.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239             44510      1.22%     74.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249             39642      1.08%     75.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259             37355      1.02%     76.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269             72547      1.98%     78.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279             44629      1.22%     80.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289            120590      3.29%     83.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299             23786      0.65%     84.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows          585467     15.99%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            1908                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             3662116                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                3663460                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                2500517                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     6269                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                     4666                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                1336179                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean  15312922250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value  15312922250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value  15312922250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON  25385218250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED  15312922250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                   175                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                 1192837                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles               26254824                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  2896728                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles             69925620                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              25758081                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents               266134                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents               6326042                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                 34411                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents              68673520                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.renamedOperands           39157974                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   80495170                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                25348448                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                 12750429                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             39129756                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                   28089                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                  8169198                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                       124870990                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       51513090                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                14656835                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  25741653                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                       100276706                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       25919640                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                     175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      26132466                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                   106                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined               15007                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined            15068                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                 46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples          100264551                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.260635                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             0.991279                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                 90836212     90.60%     90.60% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                  3172648      3.16%     93.76% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                  2311006      2.30%     96.07% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                  1108316      1.11%     97.17% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                   813521      0.81%     97.98% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                   993892      0.99%     98.97% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                   430580      0.43%     99.40% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                   581174      0.58%     99.98% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                    17202      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total            100264551                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                   2178      1.59%      1.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                     0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd            60794     44.38%     45.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     45.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     45.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     45.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     45.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     45.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     45.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     45.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     45.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     45.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     45.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     45.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     45.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     45.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     45.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     45.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     45.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     45.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     45.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     45.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     45.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     45.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     45.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                   166      0.12%     46.09% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                   34      0.02%     46.12% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead            22476     16.41%     62.53% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite           51331     37.47%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass          148      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu     16489371     63.10%     63.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           18      0.00%     63.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv          204      0.00%     63.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd      1125057      4.31%     67.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     67.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     67.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     67.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     67.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     67.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     67.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     67.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu            0      0.00%     67.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     67.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0      0.00%     67.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc            0      0.00%     67.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     67.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     67.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     67.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     67.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd      1125002      4.30%     71.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     71.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     71.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult      1000000      3.83%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead       552216      2.11%     77.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite       125509      0.48%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead      3339925     12.78%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite      2375016      9.09%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      26132466                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.260604                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                             136979                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.005242                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads               130601906                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites               15184135                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses       15166287                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                 22064662                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                10750692                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses        10750112                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                   15169665                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                    11099632                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numInsts                         26132185                       # Number of executed instructions (Count)
system.cpu6.numLoadInsts                      3892103                       # Number of load instructions executed (Count)
system.cpu6.numSquashedInsts                      281                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu6.numRefs                           6392604                       # Number of memory reference insts executed (Count)
system.cpu6.numBranches                       2151953                       # Number of branches executed (Count)
system.cpu6.numStoreInsts                     2500501                       # Number of stores executed (Count)
system.cpu6.numRate                          0.260601                       # Inst execution rate ((Count/Cycle))
system.cpu6.timesIdled                             72                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                          12155                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                     1263831                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.committedInsts                   14751962                       # Number of Instructions Simulated (Count)
system.cpu6.committedOps                     25904741                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.cpi                              6.797517                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu6.totalCpi                         6.797517                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu6.ipc                              0.147113                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu6.totalIpc                         0.147113                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu6.intRegfileReads                  25921634                       # Number of integer regfile reads (Count)
system.cpu6.intRegfileWrites                 10186814                       # Number of integer regfile writes (Count)
system.cpu6.fpRegfileReads                   12750067                       # Number of floating regfile reads (Count)
system.cpu6.fpRegfileWrites                   8375098                       # Number of floating regfile writes (Count)
system.cpu6.ccRegfileReads                   10758693                       # number of cc regfile reads (Count)
system.cpu6.ccRegfileWrites                   7505129                       # number of cc regfile writes (Count)
system.cpu6.miscRegfileReads                 11697460                       # number of misc regfile reads (Count)
system.cpu6.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu6.MemDepUnit__0.insertedLoads       3677256                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores      2500776                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads       125579                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores       125238                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups                2153507                       # Number of BP lookups (Count)
system.cpu6.branchPred.condPredicted          2152568                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condIncorrect              176                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.BTBLookups             1601586                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBHits                1601522                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.999960                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.RASUsed                    198                       # Number of times the RAS was used to get a target. (Count)
system.cpu6.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu6.branchPred.indirectLookups            313                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses             277                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu6.commit.commitSquashedInsts          13333                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts              139                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples    100262772                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.258368                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     1.185859                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0       93563668     93.32%     93.32% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1        2199911      2.19%     95.51% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         512974      0.51%     96.02% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3         659397      0.66%     96.68% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         774860      0.77%     97.45% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5         576120      0.57%     98.03% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6         269472      0.27%     98.30% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7         547141      0.55%     98.84% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8        1159229      1.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total    100262772                       # Number of insts commited each cycle (Count)
system.cpu6.commit.instsCommitted            14751962                       # Number of instructions committed (Count)
system.cpu6.commit.opsCommitted              25904741                       # Number of ops (including micro ops) committed (Count)
system.cpu6.commit.memRefs                    6176061                       # Number of memory references committed (Count)
system.cpu6.commit.loads                      3675703                       # Number of loads committed (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu6.commit.branches                   2150464                       # Number of branches committed (Count)
system.cpu6.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu6.commit.floating                  10750036                       # Number of committed floating point instructions. (Count)
system.cpu6.commit.integer                   20104687                       # Number of committed integer instructions. (Count)
system.cpu6.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu     16478413     63.61%     63.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           18      0.00%     63.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv          198      0.00%     63.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd      1125010      4.34%     67.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     67.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     67.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     67.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     67.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     67.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     67.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     67.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu            0      0.00%     67.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     67.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0      0.00%     67.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc            0      0.00%     67.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     67.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     67.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     67.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     67.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd      1125000      4.34%     72.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult      1000000      3.86%     76.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead       550685      2.13%     78.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite       125350      0.48%     78.77% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead      3125018     12.06%     90.83% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite      2375008      9.17%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     25904741                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples      1159229                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.dcache.demandHits::cpu6.data      3173317                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total          3173317                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu6.data      3173317                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total         3173317                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu6.data      3003972                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total        3003972                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu6.data      3003972                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total       3003972                       # number of overall misses (Count)
system.cpu6.dcache.demandMissLatency::cpu6.data 144820885225                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.demandMissLatency::total 144820885225                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::cpu6.data 144820885225                       # number of overall miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::total 144820885225                       # number of overall miss ticks (Tick)
system.cpu6.dcache.demandAccesses::cpu6.data      6177289                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total      6177289                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu6.data      6177289                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total      6177289                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu6.data     0.486293                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.486293                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu6.data     0.486293                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.486293                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMissLatency::cpu6.data 48209.798635                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.demandAvgMissLatency::total 48209.798635                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::cpu6.data 48209.798635                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::total 48209.798635                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.blockedCycles::no_mshrs     23585840                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets         3776                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs       253755                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs     92.947292                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets   145.230769                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks       312423                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total           312423                       # number of writebacks (Count)
system.cpu6.dcache.demandMshrHits::cpu6.data      2316111                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.demandMshrHits::total      2316111                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::cpu6.data      2316111                       # number of overall MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::total      2316111                       # number of overall MSHR hits (Count)
system.cpu6.dcache.demandMshrMisses::cpu6.data       687861                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.demandMshrMisses::total       687861                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::cpu6.data       687861                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::total       687861                       # number of overall MSHR misses (Count)
system.cpu6.dcache.demandMshrMissLatency::cpu6.data  58530376975                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissLatency::total  58530376975                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::cpu6.data  58530376975                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::total  58530376975                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissRate::cpu6.data     0.111353                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.demandMshrMissRate::total     0.111353                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::cpu6.data     0.111353                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::total     0.111353                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMshrMissLatency::cpu6.data 85090.413579                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.demandAvgMshrMissLatency::total 85090.413579                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::cpu6.data 85090.413579                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::total 85090.413579                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.replacements                686718                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::cpu6.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu6.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.missLatency::cpu6.data      1112000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.missLatency::total      1112000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu6.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu6.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::cpu6.data 26476.190476                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::total 26476.190476                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::cpu6.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::cpu6.data      2267500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::total      2267500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::cpu6.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu6.data 53988.095238                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::total 53988.095238                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu6.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu6.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu6.data       969929                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total         969929                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu6.data      2707045                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total      2707045                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.missLatency::cpu6.data 122567369750                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.missLatency::total 122567369750                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.accesses::cpu6.data      3676974                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total      3676974                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu6.data     0.736215                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.736215                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMissLatency::cpu6.data 45277.182223                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMissLatency::total 45277.182223                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.mshrHits::cpu6.data      2316111                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrHits::total      2316111                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrMisses::cpu6.data       390934                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMisses::total       390934                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMissLatency::cpu6.data  36425325000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissLatency::total  36425325000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissRate::cpu6.data     0.106319                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.mshrMissRate::total     0.106319                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMshrMissLatency::cpu6.data 93175.126748                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrMissLatency::total 93175.126748                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.hits::cpu6.data      2203388                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total       2203388                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu6.data       296927                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total       296927                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.missLatency::cpu6.data  22253515475                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.missLatency::total  22253515475                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.accesses::cpu6.data      2500315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total      2500315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu6.data     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMissLatency::cpu6.data 74946.082623                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMissLatency::total 74946.082623                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.mshrMisses::cpu6.data       296927                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMisses::total       296927                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMissLatency::cpu6.data  22105051975                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissLatency::total  22105051975                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissRate::cpu6.data     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.mshrMissRate::total     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMshrMissLatency::cpu6.data 74446.082623                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMshrMissLatency::total 74446.082623                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse         1013.978253                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs             3861265                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs            687881                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs              5.613275                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick          316044000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu6.data  1013.978253                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu6.data     0.990213                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.990213                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses          13042631                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses         13042631                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.decode.idleCycles                  692002                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles             96024025                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                  2046290                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles              1502069                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                   165                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved             1601309                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                   38                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              25921228                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                  223                       # Number of squashed instructions handled by decode (Count)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.fetch.icacheStallCycles           1370559                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu6.fetch.insts                      14762607                       # Number of instructions fetch has processed (Count)
system.cpu6.fetch.branches                    2153507                       # Number of branches that fetch encountered (Count)
system.cpu6.fetch.predictedBranches           1601756                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                     98893713                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                    404                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.cacheLines                  1367168                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                   53                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples         100264551                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             0.258563                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            1.305645                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                95512110     95.26%     95.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  790372      0.79%     96.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                  281289      0.28%     96.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                  193068      0.19%     96.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  685916      0.68%     97.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                  137975      0.14%     97.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                  168092      0.17%     97.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                  415340      0.41%     97.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                 2080389      2.07%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total           100264551                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.branchRate                 0.021476                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetch.rate                       0.147219                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.icache.demandHits::cpu6.inst      1367094                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total          1367094                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu6.inst      1367094                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total         1367094                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu6.inst           74                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total             74                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu6.inst           74                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total            74                       # number of overall misses (Count)
system.cpu6.icache.demandMissLatency::cpu6.inst      5824000                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.demandMissLatency::total      5824000                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.overallMissLatency::cpu6.inst      5824000                       # number of overall miss ticks (Tick)
system.cpu6.icache.overallMissLatency::total      5824000                       # number of overall miss ticks (Tick)
system.cpu6.icache.demandAccesses::cpu6.inst      1367168                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total      1367168                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu6.inst      1367168                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total      1367168                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu6.inst     0.000054                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.000054                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu6.inst     0.000054                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.000054                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.demandAvgMissLatency::cpu6.inst 78702.702703                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.demandAvgMissLatency::total 78702.702703                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::cpu6.inst 78702.702703                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::total 78702.702703                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.demandMshrHits::cpu6.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.overallMshrHits::cpu6.inst           14                       # number of overall MSHR hits (Count)
system.cpu6.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu6.icache.demandMshrMisses::cpu6.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::cpu6.inst           60                       # number of overall MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu6.icache.demandMshrMissLatency::cpu6.inst      5048250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissLatency::total      5048250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::cpu6.inst      5048250                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::total      5048250                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissRate::cpu6.inst     0.000044                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.demandMshrMissRate::total     0.000044                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::cpu6.inst     0.000044                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::total     0.000044                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.demandAvgMshrMissLatency::cpu6.inst 84137.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.demandAvgMshrMissLatency::total 84137.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::cpu6.inst 84137.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::total 84137.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.replacements                     0                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu6.inst      1367094                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total        1367094                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu6.inst           74                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total           74                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.missLatency::cpu6.inst      5824000                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.missLatency::total      5824000                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.accesses::cpu6.inst      1367168                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total      1367168                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu6.inst     0.000054                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.000054                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMissLatency::cpu6.inst 78702.702703                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMissLatency::total 78702.702703                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.mshrHits::cpu6.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrMisses::cpu6.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMissLatency::cpu6.inst      5048250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissLatency::total      5048250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissRate::cpu6.inst     0.000044                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.mshrMissRate::total     0.000044                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMshrMissLatency::cpu6.inst 84137.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMshrMissLatency::total 84137.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse           55.436337                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs             1367154                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs                60                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs          22785.900000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick          316025000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu6.inst    55.436337                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu6.inst     0.108274                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.108274                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses           2734396                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses          2734396                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                      165                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                   1630549                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                18033856                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              25919815                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                 3677256                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                2500776                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   59                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                    14828                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                17978676                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                 258                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                25916486                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               25916399                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 18228503                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 26952480                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.258449                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.676320                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                   1545                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                   418                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                128449                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           3675703                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean           140.563920                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          175.673429                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9                866639     23.58%     23.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19               24448      0.67%     24.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29              485873     13.22%     37.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39              253661      6.90%     44.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49               77380      2.11%     46.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59               60748      1.65%     48.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69               85075      2.31%     50.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79               72764      1.98%     52.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89               53636      1.46%     53.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99               49265      1.34%     55.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109             49500      1.35%     56.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119             50350      1.37%     57.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129             54403      1.48%     59.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139             53960      1.47%     60.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149             50909      1.39%     62.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159             49387      1.34%     63.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169             51524      1.40%     65.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179             76668      2.09%     67.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189             75821      2.06%     69.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199             56191      1.53%     70.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209             49930      1.36%     72.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219             45159      1.23%     73.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229             43730      1.19%     74.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239             44632      1.21%     75.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249             42118      1.15%     76.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259             40714      1.11%     77.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269             71145      1.94%     79.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279             44912      1.22%     81.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289            117742      3.20%     84.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299             24397      0.66%     84.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows          553022     15.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            1939                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             3675703                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                3677071                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                2500501                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     6260                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                     4665                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                1367180                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean  15313006250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value  15313006250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value  15313006250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON  25385134250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED  15313006250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                   165                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                 1212350                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles               26073796                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  2945085                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles             70032876                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              25920590                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents               266085                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents               6269215                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                 18810                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents              68832337                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands           39483269                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                   81064307                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                25497181                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                 12750472                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             39455950                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                   27190                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                  8059112                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                       125021344                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       51838115                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                14751962                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  25904741                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                       100270286                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       25918531                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                     197                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      26087729                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                   102                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined               16146                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined            19457                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                 68                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples          100256525                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.260210                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             0.991481                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                 90845121     90.61%     90.61% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                  3160783      3.15%     93.77% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                  2345950      2.34%     96.11% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                  1076790      1.07%     97.18% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                   800437      0.80%     97.98% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                   989053      0.99%     98.96% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                   429925      0.43%     99.39% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                   589615      0.59%     99.98% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                    18851      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total            100256525                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                   2036      1.52%      1.52% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%      1.52% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%      1.52% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%      1.52% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%      1.52% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%      1.52% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%      1.52% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%      1.52% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%      1.52% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%      1.52% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%      1.52% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%      1.52% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%      1.52% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                     0      0.00%      1.52% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%      1.52% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%      1.52% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%      1.52% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%      1.52% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%      1.52% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%      1.52% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%      1.52% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%      1.52% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%      1.52% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd            60576     45.15%     46.67% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     46.67% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     46.67% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     46.67% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     46.67% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     46.67% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     46.67% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     46.67% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     46.67% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     46.67% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     46.67% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     46.67% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.67% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.67% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     46.67% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     46.67% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     46.67% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     46.67% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     46.67% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     46.67% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     46.67% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     46.67% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     46.67% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                   135      0.10%     46.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                   29      0.02%     46.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead            19943     14.87%     61.66% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite           51439     38.34%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass          154      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu     16487558     63.20%     63.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           18      0.00%     63.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv          204      0.00%     63.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd      1125068      4.31%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu            0      0.00%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0      0.00%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc            0      0.00%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd      1125014      4.31%     71.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     71.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     71.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult      1000000      3.83%     75.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead       552059      2.12%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite       125544      0.48%     78.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead      3297082     12.64%     90.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite      2375028      9.10%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      26087729                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.260174                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                             134158                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.005143                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads               130589836                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites               15184053                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses       15164286                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                 21976407                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                10750826                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses        10750157                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                   15167552                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                    11054181                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numInsts                         26087413                       # Number of executed instructions (Count)
system.cpu7.numLoadInsts                      3849094                       # Number of load instructions executed (Count)
system.cpu7.numSquashedInsts                      316                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu7.numRefs                           6349635                       # Number of memory reference insts executed (Count)
system.cpu7.numBranches                       2151494                       # Number of branches executed (Count)
system.cpu7.numStoreInsts                     2500541                       # Number of stores executed (Count)
system.cpu7.numRate                          0.260171                       # Inst execution rate ((Count/Cycle))
system.cpu7.timesIdled                             79                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                          13761                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                     1270227                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.committedInsts                   14750682                       # Number of Instructions Simulated (Count)
system.cpu7.committedOps                     25902515                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.cpi                              6.797671                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu7.totalCpi                         6.797671                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu7.ipc                              0.147109                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu7.totalIpc                         0.147109                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu7.intRegfileReads                  25833797                       # Number of integer regfile reads (Count)
system.cpu7.intRegfileWrites                 10185948                       # Number of integer regfile writes (Count)
system.cpu7.fpRegfileReads                   12750112                       # Number of floating regfile reads (Count)
system.cpu7.fpRegfileWrites                   8375134                       # Number of floating regfile writes (Count)
system.cpu7.ccRegfileReads                   10756327                       # number of cc regfile reads (Count)
system.cpu7.ccRegfileWrites                   7503679                       # number of cc regfile writes (Count)
system.cpu7.miscRegfileReads                 11653775                       # number of misc regfile reads (Count)
system.cpu7.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu7.MemDepUnit__0.insertedLoads       3677268                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores      2500908                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads       125636                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores       125283                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups                2153321                       # Number of BP lookups (Count)
system.cpu7.branchPred.condPredicted          2152326                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condIncorrect              188                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.BTBLookups             1601523                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBHits                1601422                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.999937                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.RASUsed                    209                       # Number of times the RAS was used to get a target. (Count)
system.cpu7.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu7.branchPred.indirectLookups            317                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits                37                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses             280                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu7.commit.commitSquashedInsts          14551                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts              152                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples    100254571                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.258367                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     1.185100                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0       93539697     93.30%     93.30% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1        2214179      2.21%     95.51% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         510874      0.51%     96.02% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3         668153      0.67%     96.69% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4         776924      0.77%     97.46% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5         573726      0.57%     98.03% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6         270588      0.27%     98.30% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7         541165      0.54%     98.84% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8        1159265      1.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total    100254571                       # Number of insts commited each cycle (Count)
system.cpu7.commit.instsCommitted            14750682                       # Number of instructions committed (Count)
system.cpu7.commit.opsCommitted              25902515                       # Number of ops (including micro ops) committed (Count)
system.cpu7.commit.memRefs                    6175900                       # Number of memory references committed (Count)
system.cpu7.commit.loads                      3675524                       # Number of loads committed (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu7.commit.branches                   2150082                       # Number of branches committed (Count)
system.cpu7.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu7.commit.floating                  10750036                       # Number of committed floating point instructions. (Count)
system.cpu7.commit.integer                   20102647                       # Number of committed integer instructions. (Count)
system.cpu7.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass           36      0.00%      0.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu     16476353     63.61%     63.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           18      0.00%     63.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv          198      0.00%     63.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd      1125010      4.34%     67.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     67.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd      1125000      4.34%     72.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult      1000000      3.86%     76.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead       550506      2.13%     78.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite       125368      0.48%     78.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead      3125018     12.06%     90.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite      2375008      9.17%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     25902515                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples      1159265                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.dcache.demandHits::cpu7.data      3200208                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total          3200208                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu7.data      3200208                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total         3200208                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu7.data      2976928                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total        2976928                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu7.data      2976928                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total       2976928                       # number of overall misses (Count)
system.cpu7.dcache.demandMissLatency::cpu7.data 134605100742                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.demandMissLatency::total 134605100742                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::cpu7.data 134605100742                       # number of overall miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::total 134605100742                       # number of overall miss ticks (Tick)
system.cpu7.dcache.demandAccesses::cpu7.data      6177136                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total      6177136                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu7.data      6177136                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total      6177136                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu7.data     0.481927                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.481927                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu7.data     0.481927                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.481927                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMissLatency::cpu7.data 45216.108936                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.demandAvgMissLatency::total 45216.108936                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::cpu7.data 45216.108936                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::total 45216.108936                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.blockedCycles::no_mshrs     21405174                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets         3616                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs       228740                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs     93.578622                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets   139.076923                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks       312424                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total           312424                       # number of writebacks (Count)
system.cpu7.dcache.demandMshrHits::cpu7.data      2289050                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.demandMshrHits::total      2289050                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::cpu7.data      2289050                       # number of overall MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::total      2289050                       # number of overall MSHR hits (Count)
system.cpu7.dcache.demandMshrMisses::cpu7.data       687878                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.demandMshrMisses::total       687878                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::cpu7.data       687878                       # number of overall MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::total       687878                       # number of overall MSHR misses (Count)
system.cpu7.dcache.demandMshrMissLatency::cpu7.data  57842874242                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissLatency::total  57842874242                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::cpu7.data  57842874242                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::total  57842874242                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissRate::cpu7.data     0.111359                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.demandMshrMissRate::total     0.111359                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::cpu7.data     0.111359                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::total     0.111359                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMshrMissLatency::cpu7.data 84088.856225                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.demandAvgMshrMissLatency::total 84088.856225                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::cpu7.data 84088.856225                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::total 84088.856225                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.replacements                686730                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::cpu7.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu7.data           41                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total           41                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.missLatency::cpu7.data      1483750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.missLatency::total      1483750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu7.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu7.data     0.953488                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total     0.953488                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::cpu7.data 36189.024390                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::total 36189.024390                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::cpu7.data           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::total           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::cpu7.data      3041500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::total      3041500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::cpu7.data     0.953488                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::total     0.953488                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu7.data 74182.926829                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::total 74182.926829                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu7.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu7.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu7.data       996811                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total         996811                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu7.data      2679992                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total      2679992                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.missLatency::cpu7.data 112316439250                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.missLatency::total 112316439250                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.accesses::cpu7.data      3676803                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total      3676803                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu7.data     0.728892                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.728892                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMissLatency::cpu7.data 41909.244225                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMissLatency::total 41909.244225                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.mshrHits::cpu7.data      2289050                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrHits::total      2289050                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrMisses::cpu7.data       390942                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMisses::total       390942                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMissLatency::cpu7.data  35702680750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissLatency::total  35702680750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissRate::cpu7.data     0.106327                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.mshrMissRate::total     0.106327                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMshrMissLatency::cpu7.data 91324.750858                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMshrMissLatency::total 91324.750858                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.hits::cpu7.data      2203397                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total       2203397                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu7.data       296936                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total       296936                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.missLatency::cpu7.data  22288661492                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.missLatency::total  22288661492                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.accesses::cpu7.data      2500333                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total      2500333                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu7.data     0.118759                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.118759                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMissLatency::cpu7.data 75062.173303                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMissLatency::total 75062.173303                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.mshrMisses::cpu7.data       296936                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMisses::total       296936                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMissLatency::cpu7.data  22140193492                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissLatency::total  22140193492                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissRate::cpu7.data     0.118759                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.mshrMissRate::total     0.118759                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMshrMissLatency::cpu7.data 74562.173303                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMshrMissLatency::total 74562.173303                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse         1013.937109                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs             3888175                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs            687892                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs              5.652304                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick          317643000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu7.data  1013.937109                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu7.data     0.990173                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.990173                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses          13042336                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses         13042336                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.decode.idleCycles                  693149                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles             96011504                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                  2079098                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles              1472590                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                   184                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved             1601175                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                   38                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              25920391                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                  231                       # Number of squashed instructions handled by decode (Count)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.fetch.icacheStallCycles           1377626                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu7.fetch.insts                      14762269                       # Number of instructions fetch has processed (Count)
system.cpu7.fetch.branches                    2153321                       # Number of branches that fetch encountered (Count)
system.cpu7.fetch.predictedBranches           1601668                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                     98878657                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                    444                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles           17                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.cacheLines                  1374071                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                   66                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples         100256525                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.258580                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            1.306234                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                95511509     95.27%     95.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                  792861      0.79%     96.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                  268716      0.27%     96.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                  188807      0.19%     96.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                  690936      0.69%     97.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                  146488      0.15%     97.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                  156555      0.16%     97.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                  413070      0.41%     97.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                 2087583      2.08%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total           100256525                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.branchRate                 0.021475                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetch.rate                       0.147225                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.icache.demandHits::cpu7.inst      1373987                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total          1373987                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu7.inst      1373987                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total         1373987                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu7.inst           84                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total             84                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu7.inst           84                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total            84                       # number of overall misses (Count)
system.cpu7.icache.demandMissLatency::cpu7.inst      6879250                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.demandMissLatency::total      6879250                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.overallMissLatency::cpu7.inst      6879250                       # number of overall miss ticks (Tick)
system.cpu7.icache.overallMissLatency::total      6879250                       # number of overall miss ticks (Tick)
system.cpu7.icache.demandAccesses::cpu7.inst      1374071                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total      1374071                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu7.inst      1374071                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total      1374071                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu7.inst     0.000061                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.000061                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu7.inst     0.000061                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.000061                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.demandAvgMissLatency::cpu7.inst 81895.833333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.demandAvgMissLatency::total 81895.833333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::cpu7.inst 81895.833333                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::total 81895.833333                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.demandMshrHits::cpu7.inst           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.demandMshrHits::total           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.overallMshrHits::cpu7.inst           21                       # number of overall MSHR hits (Count)
system.cpu7.icache.overallMshrHits::total           21                       # number of overall MSHR hits (Count)
system.cpu7.icache.demandMshrMisses::cpu7.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::cpu7.inst           63                       # number of overall MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu7.icache.demandMshrMissLatency::cpu7.inst      5871750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissLatency::total      5871750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::cpu7.inst      5871750                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::total      5871750                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissRate::cpu7.inst     0.000046                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.demandMshrMissRate::total     0.000046                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::cpu7.inst     0.000046                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::total     0.000046                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.demandAvgMshrMissLatency::cpu7.inst 93202.380952                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.demandAvgMshrMissLatency::total 93202.380952                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::cpu7.inst 93202.380952                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::total 93202.380952                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.replacements                     0                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu7.inst      1373987                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total        1373987                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu7.inst           84                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total           84                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.missLatency::cpu7.inst      6879250                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.missLatency::total      6879250                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.accesses::cpu7.inst      1374071                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total      1374071                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu7.inst     0.000061                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.000061                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMissLatency::cpu7.inst 81895.833333                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMissLatency::total 81895.833333                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.mshrHits::cpu7.inst           21                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrHits::total           21                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrMisses::cpu7.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMissLatency::cpu7.inst      5871750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissLatency::total      5871750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissRate::cpu7.inst     0.000046                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.mshrMissRate::total     0.000046                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMshrMissLatency::cpu7.inst 93202.380952                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMshrMissLatency::total 93202.380952                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse           58.360881                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs             1374050                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs                63                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs          21810.317460                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick          317624000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu7.inst    58.360881                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu7.inst     0.113986                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.113986                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses           2748205                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses          2748205                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                      184                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                    967933                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                18014078                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              25918728                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                   2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                 3677268                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                2500908                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   67                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                     9160                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                17974291                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect           132                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect          125                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                 257                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                25914548                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               25914443                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 18276248                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 27063114                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.258446                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.675319                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.lsq0.forwLoads                         40                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                   1736                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                   532                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                104587                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           3675524                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean           128.364932                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          166.334876                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9                890841     24.24%     24.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19               24019      0.65%     24.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29              544312     14.81%     39.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39              277758      7.56%     47.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49               95388      2.60%     49.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59               64856      1.76%     51.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69               86407      2.35%     53.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79               69442      1.89%     55.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89               47830      1.30%     57.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99               43015      1.17%     58.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109             42228      1.15%     59.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119             45736      1.24%     60.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129             51801      1.41%     62.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139             50333      1.37%     63.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149             47399      1.29%     64.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159             45905      1.25%     66.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169             47796      1.30%     67.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179            100279      2.73%     70.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189             96383      2.62%     72.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199             57879      1.57%     74.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209             47851      1.30%     75.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219             41336      1.12%     76.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229             41026      1.12%     77.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239             44349      1.21%     79.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249             35768      0.97%     79.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259             31689      0.86%     80.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269             64913      1.77%     82.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279             38819      1.06%     83.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289            122441      3.33%     87.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299             21810      0.59%     87.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows          455915     12.40%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            1861                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             3675524                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                3676907                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                2500541                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     6252                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                     4656                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                1374075                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                       16                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean  15313012250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value  15313012250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value  15313012250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON  25385128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED  15313012250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                   184                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                 1207503                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles               24997889                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  2960101                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles             71090569                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              25919663                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents               265783                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents               5713292                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                 15849                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents              70056140                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands           39480553                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                   81060044                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                25496637                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                 12750540                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             39451464                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                   28960                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                  7881619                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                       125012034                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       51836274                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                14750682                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  25902515                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_writebacks::samples    626128.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.inst::samples       578.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.data::samples    267035.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.data::samples    171990.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu2.inst::samples        32.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu2.data::samples    171940.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu3.inst::samples        32.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu3.data::samples    171932.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu4.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu4.data::samples    171908.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu5.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu5.data::samples    171998.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu6.inst::samples        18.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu6.data::samples    171960.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu7.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu7.data::samples    171914.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000017000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.030825553000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds        34794                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds        34794                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState            2284965                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState            592672                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                     735779                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                    313075                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                  1471558                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                  626150                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                   127                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                   22                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      5.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                     27.84                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5              1471558                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5              626150                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                 203531                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                 214653                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                 191142                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                 190853                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                 133011                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                 131602                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                  73948                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                  71527                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                  45940                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                  44132                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                 32212                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                 30914                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                 21825                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                 20711                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                 14910                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                 13815                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                  9346                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                  8676                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                  5235                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                  4770                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                  2801                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                  2507                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                  1175                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                  1077                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                   524                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                   391                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                    92                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                    70                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                    25                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                    16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                 17581                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                 19202                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                 26668                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                 28202                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                 34398                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                 36976                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                 37754                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                 35151                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                 35539                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                 35839                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                 36530                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                 36782                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                 37202                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                 37279                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                 37319                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                 37369                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                 37341                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                 39081                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                  8330                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                  4114                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                  2561                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                  1835                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                  1189                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                   819                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                   451                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                   264                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                   118                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                    88                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                    48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                    39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                    17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.rdPerTurnAround::samples        34794                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::mean     42.288929                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::gmean    35.667207                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::stdev   497.646414                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::0-2047        34793    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::92160-94207            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::total        34794                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.wrPerTurnAround::samples        34794                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::mean     17.994396                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::gmean    17.820517                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::stdev     2.756920                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::16           15257     43.85%     43.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::17             772      2.22%     46.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::18           10382     29.84%     75.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::19             901      2.59%     78.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::20            3952     11.36%     89.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::21             346      0.99%     90.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::22            1462      4.20%     95.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::23             153      0.44%     95.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::24             539      1.55%     97.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::25              91      0.26%     97.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::26             224      0.64%     97.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::27              51      0.15%     98.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::28             164      0.47%     98.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::29              32      0.09%     98.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::30             102      0.29%     98.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::31               7      0.02%     98.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::32             324      0.93%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::33               5      0.01%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::34              12      0.03%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::35               1      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::36               5      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::37               1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::38               3      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::40               2      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::45               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::46               2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::48               3      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::total        34794                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.bytesReadWrQ                   4064                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys               47089856                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys            20036800                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             1157051782.25526047                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             492327161.72867900                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                  40697966750                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                     38802.32                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu0.inst        18496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu0.data      8545120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.data      5503680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu2.inst         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu2.data      5502080                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu3.inst         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu3.data      5501824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu4.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu4.data      5501056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu5.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu5.data      5503936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu6.inst          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu6.data      5502720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu7.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu7.data      5501248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorWriteBytes::writebacks     20035104                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu0.inst 454467.938160467078                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu0.data 209963401.153426170349                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.inst 26733.408127086299                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.data 135231731.287575662136                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu2.inst 25160.854707845927                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu2.data 135192417.452094644308                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu3.inst 25160.854707845927                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu3.data 135186127.238417685032                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu4.inst 15725.534192403704                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu4.data 135167256.597386807203                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu5.inst 15725.534192403704                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu5.data 135238021.501252621412                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu6.inst 14152.980773163334                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu6.data 135208142.986287057400                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu7.inst 15725.534192403704                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu7.data 135171974.257644534111                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorWriteRate::writebacks 492285489.063069105148                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu0.inst          632                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu0.data       267090                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.inst           36                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.data       171990                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu2.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu2.data       171942                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu3.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu3.data       171934                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu4.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu4.data       171910                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu5.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu5.data       172000                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu6.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu6.data       171962                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu7.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu7.data       171916                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::writebacks       626150                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu0.inst     22846500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu0.data  14208566546                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.inst      1296500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.data   8503972018                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu2.inst      1239500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu2.data   8509152096                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu3.inst      1264000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu3.data   8765794887                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu4.inst       835500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu4.data   8708608113                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu5.inst      1189500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu5.data   8840248743                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu6.inst       652500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu6.data   8828435201                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu7.inst       807500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu7.data   8666287470                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorWriteTotalLat::writebacks 857303590753                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu0.inst     36149.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu0.data     53197.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.inst     36013.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.data     49444.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu2.inst     36455.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu2.data     49488.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu3.inst     37176.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu3.data     50983.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu4.inst     41775.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu4.data     50657.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu5.inst     59475.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu5.data     51396.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu6.inst     36250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu6.data     51339.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu7.inst     40375.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu7.data     50410.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::writebacks   1369166.48                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu0.inst        20224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu0.data      8546880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.inst         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.data      5503680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu2.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu2.data      5502144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu3.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu3.data      5501888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu4.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu4.data      5501120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu5.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu5.data      5504000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu6.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu6.data      5502784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu7.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu7.data      5501312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total      47089856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu0.inst        20224                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu1.inst         1152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu2.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu3.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu4.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu5.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu6.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu7.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total        26048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::writebacks     20021568                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total     20021568                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu0.inst          316                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu0.data       133545                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.inst           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.data        85995                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu2.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu2.data        85971                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu3.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu3.data        85967                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu4.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu4.data        85955                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu5.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu5.data        86000                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu6.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu6.data        85981                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu7.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu7.data        85958                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total         735779                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::writebacks       312837                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total        312837                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu0.inst       496927                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu0.data    210006646                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.inst        28306                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.data    135231731                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu2.inst        26733                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu2.data    135193990                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu3.inst        26733                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu3.data    135187700                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu4.inst        15726                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu4.data    135168829                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu5.inst        15726                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu5.data    135239594                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu6.inst        14153                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu6.data    135209716                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu7.inst        15726                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu7.data    135173547                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total       1157051782                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu0.inst       496927                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu1.inst        28306                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu2.inst        26733                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu3.inst        26733                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu4.inst        15726                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu5.inst        15726                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu6.inst        14153                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu7.inst        15726                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total       640029                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::writebacks    491952894                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total       491952894                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::writebacks    491952894                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.inst       496927                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.data    210006646                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.inst        28306                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.data    135231731                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu2.inst        26733                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu2.data    135193990                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu3.inst        26733                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu3.data    135187700                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu4.inst        15726                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu4.data    135168829                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu5.inst        15726                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu5.data    135239594                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu6.inst        14153                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu6.data    135209716                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu7.inst        15726                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu7.data    135173547                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total      1649004676                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts             1471431                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts             626097                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0        92188                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1        91962                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2        92320                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3        92456                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4        91806                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5        91906                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6        91906                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7        91801                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8        91878                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9        91902                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10        92000                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11        91854                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12        91911                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13        91840                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14        91812                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15        91889                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0        39144                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1        39134                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2        39282                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3        39458                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4        39051                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5        39122                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6        39098                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7        39060                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8        39066                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9        39064                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10        39184                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11        39100                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12        39120                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13        39086                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14        39050                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15        39078                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat            45632576574                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat           2942862000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat       75061196574                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               31012.38                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          51012.38                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits             734978                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits            453147                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           49.95                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate          72.38                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples       909403                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean    73.807647                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean    69.480850                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev    33.956408                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::32-63        14436      1.59%      1.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::64-95       800718     88.05%     89.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::96-127        13947      1.53%     91.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-159        21923      2.41%     93.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::160-191        14062      1.55%     95.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::192-223        35020      3.85%     98.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::224-255         3092      0.34%     99.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-287         5958      0.66%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::288-319          120      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::320-351          114      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::352-383            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-415            4      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::448-479            6      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total       909403                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead             47085792                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten          20035104                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW            1156.951925                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW             492.285489                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                  10.31                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               7.23                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              3.08                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              56.64                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  16722079561                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   2303902500                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  21672158439                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_writebacks::samples    625742.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.inst::samples       584.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.data::samples    266717.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.data::samples    171932.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu2.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu2.data::samples    171930.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu3.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu3.data::samples    171924.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu4.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu4.data::samples    171908.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu5.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu5.data::samples    171906.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu6.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu6.data::samples    172030.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu7.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu7.data::samples    171960.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000017000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.030824521000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds        34756                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds        34756                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState            2286645                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState            592253                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                     735563                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                    312872                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                  1471126                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                  625744                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                    95                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    2                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      5.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                     27.44                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5              1471126                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5              625744                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                 203382                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                 214286                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                 190823                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                 190910                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                 133651                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                 131976                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                  73768                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                  71074                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                  45487                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                  43841                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                 31856                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                 30524                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                 21574                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                 20774                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                 15219                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                 14132                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                  9480                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                  8814                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                  5490                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                  5040                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                  2929                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                  2555                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                  1192                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                  1091                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                   533                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                   397                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                   103                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                    82                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                    29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                    19                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                 17864                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                 19542                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                 26998                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                 28392                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                 34209                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                 36737                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                 37641                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                 35062                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                 35441                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                 35755                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                 36465                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                 36697                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                 37095                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                 37143                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                 37166                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                 37286                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                 37295                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                 39097                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                  8355                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                  4151                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                  2577                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                  1841                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                  1160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                   755                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                   396                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                   260                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                   122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                    88                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                    47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                    35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                    19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                    14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.rdPerTurnAround::samples        34756                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::mean     42.324520                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::gmean    35.719328                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::stdev   500.587057                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::0-2047        34755    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::92160-94207            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::total        34756                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.wrPerTurnAround::samples        34756                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::mean     18.003424                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::gmean    17.833041                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::stdev     2.723622                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::16           15006     43.18%     43.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::17             750      2.16%     45.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::18           10594     30.48%     75.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::19             879      2.53%     78.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::20            3930     11.31%     89.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::21             386      1.11%     90.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::22            1500      4.32%     95.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::23             181      0.52%     95.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::24             563      1.62%     97.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::25              77      0.22%     97.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::26             222      0.64%     98.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::27              40      0.12%     98.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::28             169      0.49%     98.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::29              27      0.08%     98.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::30              97      0.28%     99.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::31               3      0.01%     99.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::32             302      0.87%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::33               4      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::34               6      0.02%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::35               1      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::36               7      0.02%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::37               1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::39               2      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::40               1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::44               2      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::46               2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::47               2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::48               2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::total        34756                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.bytesReadWrQ                   3040                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys               47076032                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys            20023808                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             1156712110.71670461                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             492007933.38457316                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                  40697313000                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                     38817.20                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu0.inst        18688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu0.data      8534944                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.data      5501824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu2.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu2.data      5501760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu3.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu3.data      5501568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu4.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu4.data      5501056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu5.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu5.data      5500992                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu6.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu6.data      5504960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu7.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu7.data      5502720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorWriteBytes::writebacks     20023264                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu0.inst 459185.598418188165                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu0.data 209713365.159766942263                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.inst 23588.301288605555                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.data 135186127.238417685032                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu2.inst 22015.747869365186                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu2.data 135184554.684998452663                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu3.inst 22015.747869365186                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu3.data 135179837.024740725756                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu4.inst 11007.873934682593                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu4.data 135167256.597386807203                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu5.inst 11007.873934682593                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu5.data 135165684.043967574835                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu6.inst 9435.320515442223                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu6.data 135263182.355960458517                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu7.inst 11007.873934682593                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu7.data 135208142.986287057400                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorWriteRate::writebacks 491994566.680509626865                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu0.inst          630                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu0.data       266762                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.data       171932                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu2.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu2.data       171930                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu3.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu3.data       171924                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu4.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu4.data       171908                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu5.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu5.data       171906                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu6.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu6.data       172030                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu7.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu7.data       171960                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::writebacks       625744                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu0.inst     20482500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu0.data  14048736250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.inst      1271000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.data   8481434384                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu2.inst       946000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu2.data   8509355872                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu3.inst      1166000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu3.data   8743397313                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu4.inst       681000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu4.data   8673951868                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu5.inst       753000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu5.data   8788045901                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu6.inst       600000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu6.data   8838196134                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu7.inst       667000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu7.data   8607324201                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorWriteTotalLat::writebacks 1085049857585                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu0.inst     32511.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu0.data     52663.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.inst     39718.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.data     49330.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu2.inst     33785.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu2.data     49493.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu3.inst     38866.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu3.data     50856.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu4.inst     48642.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu4.data     50456.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu5.inst     53785.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu5.data     51121.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu6.inst     50000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu6.data     51375.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu7.inst     47642.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu7.data     50054.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::writebacks   1734015.60                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu0.inst        20160                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu0.data      8536384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.data      5501824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu2.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu2.data      5501760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu3.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu3.data      5501568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu4.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu4.data      5501056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu5.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu5.data      5500992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu6.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu6.data      5504960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu7.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu7.data      5502720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total      47076032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu0.inst        20160                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu1.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu2.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu3.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu4.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu5.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu6.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu7.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total        24768                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::writebacks     20008448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total     20008448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu0.inst          315                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu0.data       133381                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.data        85966                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu2.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu2.data        85965                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu3.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu3.data        85962                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu4.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu4.data        85954                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu5.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu5.data        85953                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu6.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu6.data        86015                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu7.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu7.data        85980                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total         735563                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::writebacks       312632                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total        312632                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu0.inst       495354                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu0.data    209748748                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.inst        25161                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.data    135186127                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu2.inst        22016                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu2.data    135184555                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu3.inst        23588                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu3.data    135179837                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu4.inst        11008                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu4.data    135167257                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu5.inst        11008                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu5.data    135165684                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu6.inst         9435                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu6.data    135263182                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu7.inst        11008                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu7.data    135208143                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total       1156712111                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu0.inst       495354                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu1.inst        25161                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu2.inst        22016                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu3.inst        23588                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu4.inst        11008                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu5.inst        11008                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu6.inst         9435                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu7.inst        11008                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total       608578                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::writebacks    491630521                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total       491630521                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::writebacks    491630521                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.inst       495354                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.data    209748748                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.inst        25161                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.data    135186127                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu2.inst        22016                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu2.data    135184555                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu3.inst        23588                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu3.data    135179837                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu4.inst        11008                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu4.data    135167257                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu5.inst        11008                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu5.data    135165684                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu6.inst         9435                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu6.data    135263182                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu7.inst        11008                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu7.data    135208143                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total      1648342631                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts             1471031                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts             625727                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0        91944                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1        91922                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2        92312                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3        92646                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4        91800                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5        91876                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6        91872                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7        91812                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8        91878                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9        91918                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10        91920                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11        91800                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12        91855                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13        91820                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14        91800                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15        91856                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0        39092                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1        39106                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2        39282                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3        39362                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4        39046                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5        39084                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6        39069                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7        39066                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8        39082                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9        39082                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10        39138                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11        39062                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12        39080                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13        39090                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14        39030                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15        39056                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat            45296388423                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat           2942062000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat       74717008423                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               30792.27                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          50792.27                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits             734732                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits            453272                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           49.95                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate          72.44                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples       908754                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean    73.833244                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean    69.491233                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev    34.059250                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::32-63        14315      1.58%      1.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::64-95       800333     88.07%     89.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::96-127        14134      1.56%     91.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-159        21366      2.35%     93.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::160-191        14087      1.55%     95.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::192-223        35022      3.85%     98.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::224-255         3075      0.34%     99.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-287         6144      0.68%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::288-319          142      0.02%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::320-351          119      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::352-383            5      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-415           12      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total       908754                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead             47072992                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten          20023264                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW            1156.637414                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW             491.994567                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                  10.30                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               7.23                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              3.07                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              56.66                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  16683220289                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   2303888500                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  21711031711                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_writebacks::samples    626050.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu0.inst::samples       573.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu0.data::samples    267077.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu1.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu1.data::samples    171900.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu2.inst::samples        32.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu2.data::samples    171890.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu3.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu3.data::samples    171888.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu4.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu4.data::samples    171906.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu5.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu5.data::samples    171872.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu6.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu6.data::samples    171876.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu7.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu7.data::samples    171978.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.030859460000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds        34845                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds        34845                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState            2285891                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState            592462                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                     735614                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                    313029                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                  1471228                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                  626058                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                   112                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                    8                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                      5.73                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                     28.21                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5              1471228                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5              626058                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                 203408                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                 214575                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                 191102                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                 190735                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                 133325                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                 131953                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                  74018                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                  71293                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                  45536                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                  43850                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                 31815                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                 30500                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                 21731                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                 20777                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                 14986                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                 13919                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                  9534                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                  8864                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                  5427                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                  4987                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                  2872                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                  2560                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                  1184                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                  1078                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                   513                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                   378                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                    86                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                    74                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                    22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                    14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                 17631                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                 19243                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                 26721                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                 28217                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                 34263                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                 36784                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                 37642                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                 35162                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                 35449                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                 35804                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                 36636                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                 36898                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                 37275                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                 37317                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                 37364                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                 37452                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                 37362                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                 39032                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                  8415                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                  4213                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                  2578                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                  1840                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                  1129                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                   706                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                   386                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                   239                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                   117                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                    68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                    29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                    25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.rdPerTurnAround::samples        34845                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::mean     42.218338                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::gmean    35.648920                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::stdev   499.880403                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::0-2047        34844    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::92160-94207            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::total        34845                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.wrPerTurnAround::samples        34845                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::mean     17.965935                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::gmean    17.800441                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::stdev     2.671962                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::16           15283     43.86%     43.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::17             780      2.24%     46.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::18           10430     29.93%     76.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::19             923      2.65%     78.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::20            3919     11.25%     89.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::21             370      1.06%     90.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::22            1480      4.25%     95.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::23             154      0.44%     95.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::24             552      1.58%     97.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::25              82      0.24%     97.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::26             253      0.73%     98.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::27              46      0.13%     98.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::28             164      0.47%     98.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::29              29      0.08%     98.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::30              76      0.22%     99.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::31               4      0.01%     99.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::32             261      0.75%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::33              12      0.03%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::34               9      0.03%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::36               8      0.02%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::38               4      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::39               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::40               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::42               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::44               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::46               2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::total        34845                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.bytesReadWrQ                   3584                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys               47079296                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys            20033856                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             1156792310.94108582                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys             492254824.27139390                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                  40698137000                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                     38810.29                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::cpu0.inst        18336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu0.data      8546464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu1.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu1.data      5500800                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu2.inst         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu2.data      5500480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu3.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu3.data      5500416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu4.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu4.data      5500992                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu5.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu5.data      5499904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu6.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu6.data      5500032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu7.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu7.data      5503296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorWriteBytes::writebacks     20032736                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls2.requestorReadRate::cpu0.inst 450536.554612366133                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu0.data 209996424.775230199099                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu1.inst 26733.408127086299                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu1.data 135160966.383709847927                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu2.inst 25160.854707845927                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu2.data 135153103.616613626480                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu3.inst 22015.747869365186                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu3.data 135151531.063194394112                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu4.inst 12580.427353922963                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu4.data 135165684.043967574835                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu5.inst 12580.427353922963                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu5.data 135138950.635840475559                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu6.inst 11007.873934682593                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu6.data 135142095.742678940296                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu7.inst 12580.427353922963                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu7.data 135222295.967060208321                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorWriteRate::writebacks 492227304.586557209492                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::cpu0.inst          622                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu0.data       267134                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu1.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu1.data       171900                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu2.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu2.data       171894                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu3.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu3.data       171888                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu4.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu4.data       171906                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu5.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu5.data       171872                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu6.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu6.data       171876                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu7.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu7.data       171978                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorWriteAccesses::writebacks       626058                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::cpu0.inst     21772500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu0.data  14071076213                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu1.inst      1524500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu1.data   8455349362                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu2.inst      1533500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu2.data   8497411346                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu3.inst      1002500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu3.data   8773060171                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu4.inst       674500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu4.data   8658264877                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu5.inst       718500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu5.data   8764657326                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu6.inst       601500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu6.data   8811646135                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu7.inst      1107500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu7.data   8637117776                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorWriteTotalLat::writebacks 1116916884272                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::cpu0.inst     35004.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu0.data     52674.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu1.inst     44838.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu1.data     49187.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu2.inst     47921.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu2.data     49434.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu3.inst     33416.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu3.data     51039.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu4.inst     42156.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu4.data     50366.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu5.inst     44906.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu5.data     50995.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu6.inst     42964.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu6.data     51267.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu7.inst     69218.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu7.data     50222.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorWriteAvgLat::writebacks   1784046.98                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::cpu0.inst        19904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu0.data      8548288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu1.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu1.data      5500800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu2.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu2.data      5500608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu3.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu3.data      5500416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu4.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu4.data      5500992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu5.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu5.data      5499904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu6.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu6.data      5500032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu7.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu7.data      5503296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total      47079296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu0.inst        19904                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu1.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu2.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu3.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu4.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu5.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu6.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu7.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::total        24960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::writebacks     20018816                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::total     20018816                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.numReads::cpu0.inst          311                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu0.data       133567                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu1.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu1.data        85950                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu2.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu2.data        85947                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu3.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu3.data        85944                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu4.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu4.data        85953                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu5.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu5.data        85936                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu6.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu6.data        85938                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu7.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu7.data        85989                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total         735614                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::writebacks       312794                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::total        312794                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::cpu0.inst       489064                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu0.data    210041243                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu1.inst        26733                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu1.data    135160966                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu2.inst        25161                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu2.data    135156249                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu3.inst        23588                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu3.data    135151531                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu4.inst        12580                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu4.data    135165684                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu5.inst        12580                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu5.data    135138951                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu6.inst        11008                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu6.data    135142096                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu7.inst        12580                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu7.data    135222296                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total       1156792311                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu0.inst       489064                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu1.inst        26733                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu2.inst        25161                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu3.inst        23588                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu4.inst        12580                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu5.inst        12580                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu6.inst        11008                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu7.inst        12580                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::total       613296                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::writebacks    491885274                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::total       491885274                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::writebacks    491885274                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu0.inst       489064                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu0.data    210041243                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu1.inst        26733                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu1.data    135160966                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu2.inst        25161                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu2.data    135156249                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu3.inst        23588                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu3.data    135151531                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu4.inst        12580                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu4.data    135165684                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu5.inst        12580                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu5.data    135138951                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu6.inst        11008                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu6.data    135142096                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu7.inst        12580                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu7.data    135222296                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total      1648677585                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts             1471116                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts             626023                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0        92030                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1        91868                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2        92358                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3        92454                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4        91862                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5        91888                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6        91840                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7        91804                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::8        91864                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::9        91916                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::10        91981                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::11        91848                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::12        91893                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::13        91828                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::14        91802                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::15        91880                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0        39121                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1        39108                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2        39308                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3        39434                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4        39092                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5        39128                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6        39054                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7        39062                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::8        39056                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::9        39100                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::10        39176                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::11        39096                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::12        39080                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::13        39082                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::14        39032                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::15        39094                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat            45275198206                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat           2942232000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat       74697518206                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat               30776.09                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          50776.09                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits             734836                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits            453070                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           49.95                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate          72.37                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples       909233                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean    73.807757                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean    69.481448                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev    33.971172                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::0-63        14355      1.58%      1.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::64-127       814759     89.61%     91.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-191        35722      3.93%     95.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::192-255        38118      4.19%     99.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::256-319         6140      0.68%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::320-383          125      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::384-447           11      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::448-511            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::512-575            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total       909233                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesRead             47075712                       # Total bytes read (Byte)
system.mem_ctrls2.dram.bytesWritten          20032736                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW            1156.704248                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW             492.227305                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                  10.31                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead               7.23                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              3.08                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              56.64                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE  16658929809                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF   2303867250                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT  21735343441                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_writebacks::samples    626088.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu0.inst::samples       626.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu0.data::samples    267153.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu1.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu1.data::samples    172000.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu2.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu2.data::samples    171972.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu3.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu3.data::samples    171930.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu4.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu4.data::samples    171906.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu5.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu5.data::samples    171908.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu6.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu6.data::samples    171904.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu7.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu7.data::samples    171912.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.030885322000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds        34799                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds        34799                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState            2285654                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState            592480                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                     735820                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                    313063                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                  1471640                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                  626126                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                   191                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                   38                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                      5.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                     27.46                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5              1471640                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5              626126                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                 203512                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                 214807                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                 191138                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                 190519                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                 133063                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                 131679                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                  73836                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                  71190                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                  45630                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                  43899                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                 31968                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                 30651                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                 21810                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                 20832                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                 14976                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                 14093                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                  9563                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                  8855                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                  5496                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                  5057                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                  2882                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                  2553                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                  1200                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                  1117                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                   528                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                   366                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                    94                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                    80                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                    33                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                    20                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                 17730                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                 19360                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                 26732                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                 28189                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                 34218                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                 36792                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                 37663                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                 35127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                 35440                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                 35796                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                 36527                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                 36726                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                 37178                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                 37401                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                 37494                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                 37531                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                 37355                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                 39079                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                  8411                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                  4158                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                  2580                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                  1792                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                  1137                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                   719                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                   383                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                   233                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                   121                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                    84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                    39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                    30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                    17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.rdPerTurnAround::samples        34799                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::mean     42.283945                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::gmean    35.703802                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::stdev   500.220342                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::0-2047        34798    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::92160-94207            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::total        34799                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.wrPerTurnAround::samples        34799                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::mean     17.990891                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::gmean    17.822484                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::stdev     2.700898                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::16           15082     43.34%     43.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::17             792      2.28%     45.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::18           10522     30.24%     75.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::19             931      2.68%     78.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::20            3932     11.30%     89.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::21             349      1.00%     90.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::22            1474      4.24%     95.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::23             183      0.53%     95.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::24             538      1.55%     97.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::25              84      0.24%     97.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::26             253      0.73%     98.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::27              46      0.13%     98.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::28             186      0.53%     98.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::29              29      0.08%     98.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::30              86      0.25%     99.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::31               2      0.01%     99.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::32             282      0.81%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::33               3      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::34               7      0.02%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::35               1      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::36               6      0.02%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::38               4      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::40               1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::41               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::42               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::44               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::48               3      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::total        34799                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.bytesReadWrQ                   6112                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys               47092480                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys            20036032                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             1157116256.94544935                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys             492308291.08764809                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                  40697990500                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                     38801.27                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::cpu0.inst        19968                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu0.data      8548896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu1.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu1.data      5504000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu2.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu2.data      5503104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu3.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu3.data      5501760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu4.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu4.data      5500992                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu5.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu5.data      5501056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu6.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu6.data      5500928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu7.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu7.data      5501184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorWriteBytes::writebacks     20034080                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls3.requestorReadRate::cpu0.inst 490636.666802995547                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu0.data 210056181.805161327124                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu1.inst 22015.747869365186                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu1.data 135239594.054671853781                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu2.inst 22015.747869365186                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu2.data 135217578.306802481413                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu3.inst 20443.194450124814                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu3.data 135184554.684998452663                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu4.inst 11007.873934682593                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu4.data 135165684.043967574835                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu5.inst 11007.873934682593                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu5.data 135167256.597386807203                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu6.inst 11007.873934682593                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu6.data 135164111.490548312664                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu7.inst 11007.873934682593                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu7.data 135170401.704225271940                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorWriteRate::writebacks 492260328.208361268044                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::cpu0.inst          706                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu0.data       267220                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu1.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu1.data       172002                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu2.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu2.data       172008                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu3.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu3.data       171930                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu4.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu4.data       171906                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu5.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu5.data       171908                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu6.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu6.data       171904                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu7.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu7.data       171912                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorWriteAccesses::writebacks       626126                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::cpu0.inst     22778500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu0.data  14146404804                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu1.inst      1154000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu1.data   8483665840                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu2.inst      1161000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu2.data   8496758205                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu3.inst       952000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu3.data   8757828642                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu4.inst       555500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu4.data   8682193537                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu5.inst       702500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu5.data   8754193428                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu6.inst       630500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu6.data   8804493321                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu7.inst      1053500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu7.data   8662671774                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorWriteTotalLat::writebacks 1086076613005                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::cpu0.inst     32264.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu0.data     52939.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu1.inst     38466.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu1.data     49323.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu2.inst     38700.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu2.data     49397.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu3.inst     34000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu3.data     50938.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu4.inst     39678.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu4.data     50505.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu5.inst     50178.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu5.data     50923.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu6.inst     45035.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu6.data     51217.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu7.inst     75250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu7.data     50390.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorWriteAvgLat::writebacks   1734597.53                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::cpu0.inst        22528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu0.data      8551040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu1.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu1.data      5504064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu2.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu2.data      5504256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu3.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu3.data      5501760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu4.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu4.data      5500992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu5.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu5.data      5501056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu6.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu6.data      5500928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu7.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu7.data      5501184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total      47092416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu0.inst        22528                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu1.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu2.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu3.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu4.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu5.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu6.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu7.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::total        27136                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::writebacks     20018304                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::total     20018304                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.numReads::cpu0.inst          352                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu0.data       133610                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu1.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu1.data        86001                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu2.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu2.data        86004                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu3.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu3.data        85965                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu4.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu4.data        85953                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu5.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu5.data        85954                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu6.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu6.data        85952                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu7.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu7.data        85956                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total         735819                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::writebacks       312786                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::total        312786                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::cpu0.inst       553539                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu0.data    210108862                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu1.inst        23588                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu1.data    135241167                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu2.inst        23588                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu2.data    135245884                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu3.inst        22016                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu3.data    135184555                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu4.inst        11008                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu4.data    135165684                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu5.inst        11008                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu5.data    135167257                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu6.inst        11008                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu6.data    135164111                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu7.inst        11008                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu7.data    135170402                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total       1157114684                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu0.inst       553539                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu1.inst        23588                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu2.inst        23588                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu3.inst        22016                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu4.inst        11008                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu5.inst        11008                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu6.inst        11008                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu7.inst        11008                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::total       666763                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::writebacks    491872694                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::total       491872694                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::writebacks    491872694                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu0.inst       553539                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu0.data    210108862                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu1.inst        23588                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu1.data    135241167                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu2.inst        23588                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu2.data    135245884                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu3.inst        22016                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu3.data    135184555                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu4.inst        11008                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu4.data    135165684                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu5.inst        11008                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu5.data    135167257                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu6.inst        11008                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu6.data    135164111                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu7.inst        11008                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu7.data    135170402                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total      1648987378                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts             1471447                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts             626065                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0        92318                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1        91862                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2        92332                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3        92401                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4        91896                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5        91900                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6        91868                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7        91790                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::8        91874                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::9        91934                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::10        91967                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::11        91832                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::12        91940                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::13        91832                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::14        91822                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::15        91879                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0        39134                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1        39112                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2        39296                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3        39382                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4        39112                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5        39146                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6        39066                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7        39058                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::8        39058                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::9        39098                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::10        39165                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::11        39092                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::12        39120                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::13        39100                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::14        39036                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::15        39090                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat            45388257051                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat           2942894000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat       74817197051                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat               30846.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          50846.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits             734963                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits            453389                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           49.95                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate          72.42                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples       909160                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean    73.826812                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean    69.486124                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev    34.039832                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::32-63        14424      1.59%      1.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::64-95       800604     88.06%     89.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::96-127        13884      1.53%     91.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-159        21832      2.40%     93.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::160-191        13808      1.52%     95.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::192-223        35152      3.87%     98.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::224-255         3151      0.35%     99.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::256-287         6047      0.67%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::288-319          105      0.01%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::320-351          135      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::352-383            6      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::384-415            7      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::448-479            5      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total       909160                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesRead             47086304                       # Total bytes read (Byte)
system.mem_ctrls3.dram.bytesWritten          20034080                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW            1156.964506                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW             492.260328                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                  10.31                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead               7.23                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              3.08                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              56.66                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE  16662768283                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF   2303888500                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT  21731483717                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.avgPriority_writebacks::samples    625991.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu0.inst::samples       672.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu0.data::samples    266872.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu1.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu1.data::samples    171986.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu2.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu2.data::samples    171946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu3.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu3.data::samples    171884.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu4.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu4.data::samples    171868.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu5.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu5.data::samples    171870.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu6.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu6.data::samples    171866.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu7.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu7.data::samples    171910.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.priorityMinLatency     0.000000017000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls4.priorityMaxLatency     0.030817050000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls4.numReadWriteTurnArounds        34811                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls4.numWriteReadTurnArounds        34811                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls4.numStayReadState            2285855                       # Number of times bus staying in READ state (Count)
system.mem_ctrls4.numStayWriteState            592573                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls4.readReqs                     735586                       # Number of read requests accepted (Count)
system.mem_ctrls4.writeReqs                    313010                       # Number of write requests accepted (Count)
system.mem_ctrls4.readBursts                  1471172                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls4.writeBursts                  626020                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls4.servicedByWrQ                   164                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls4.mergedWrBursts                   29                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls4.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls4.avgRdQLen                      5.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.avgWrQLen                     25.95                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls4.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls4.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::5              1471172                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::5              626020                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.rdQLenPdf::0                 203204                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::1                 214443                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::2                 191300                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::3                 190922                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::4                 133551                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::5                 131985                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::6                  73826                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::7                  71183                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::8                  45567                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::9                  43749                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::10                 31775                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::11                 30504                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::12                 21526                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::13                 20513                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::14                 14786                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::15                 13915                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::16                  9569                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::17                  8991                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::18                  5574                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::19                  5079                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::20                  2925                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::21                  2594                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::22                  1224                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::23                  1115                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::24                   539                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::25                   399                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::26                   103                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::27                    86                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::28                    35                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::29                    24                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::30                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::31                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::15                 17763                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::16                 19352                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::17                 26813                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::18                 28316                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::19                 34126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::20                 36729                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::21                 37708                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::22                 35216                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::23                 35573                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::24                 35918                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::25                 36667                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::26                 36815                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::27                 37209                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::28                 37284                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::29                 37253                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::30                 37359                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::31                 37278                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::32                 39032                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::33                  8355                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::34                  4052                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::35                  2489                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::36                  1783                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::37                  1145                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::38                   729                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::39                   397                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::40                   241                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::41                   117                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::42                    92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::43                    51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::44                    38                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::45                    22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::46                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::47                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::48                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::49                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::50                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::51                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::52                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.rdPerTurnAround::samples        34811                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::mean     42.256700                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::gmean    35.650673                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::stdev   500.057911                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::0-2047        34810    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::92160-94207            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::total        34811                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.wrPerTurnAround::samples        34811                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::mean     17.981960                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::gmean    17.814148                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::stdev     2.701286                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::16           15143     43.50%     43.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::17             736      2.11%     45.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::18           10550     30.31%     75.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::19             897      2.58%     78.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::20            4036     11.59%     90.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::21             362      1.04%     91.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::22            1420      4.08%     95.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::23             151      0.43%     95.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::24             537      1.54%     97.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::25              83      0.24%     97.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::26             231      0.66%     98.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::27              50      0.14%     98.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::28             190      0.55%     98.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::29              27      0.08%     98.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::30              78      0.22%     99.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::31               5      0.01%     99.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::32             286      0.82%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::33               5      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::34               7      0.02%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::36               3      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::38               1      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::40               2      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::41               1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::42               2      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::43               1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::46               5      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::48               2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::total        34811                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.bytesReadWrQ                   5248                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls4.bytesReadSys               47077504                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls4.bytesWrittenSys            20032640                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls4.avgRdBWSys             1156748279.44534707                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.avgWrBWSys             492224945.75642836                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.totGap                  40697665000                       # Total gap between requests (Tick)
system.mem_ctrls4.avgGap                     38811.58                       # Average gap between requests ((Tick/Count))
system.mem_ctrls4.requestorReadBytes::cpu0.inst        21504                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu0.data      8539904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu1.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu1.data      5503552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu2.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu2.data      5502272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu3.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu3.data      5500288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu4.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu4.data      5499776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu5.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu5.data      5499840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu6.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu6.data      5499712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu7.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu7.data      5501120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorWriteBytes::writebacks     20031040                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls4.requestorReadRate::cpu0.inst 528377.948864764418                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu0.data 209835238.049758076668                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu1.inst 22015.747869365186                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu1.data 135228586.180737167597                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu2.inst 23588.301288605555                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu2.data 135197135.112352371216                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu3.inst 20443.194450124814                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu3.data 135148385.956355929375                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu4.inst 11007.873934682593                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu4.data 135135805.529001981020                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu5.inst 9435.320515442223                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu5.data 135137378.082421243191                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu6.inst 9435.320515442223                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu6.data 135134232.975582748652                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu7.inst 9435.320515442223                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu7.data 135168829.150806039572                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorWriteRate::writebacks 492185631.920947313309                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadAccesses::cpu0.inst          770                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu0.data       266924                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu1.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu1.data       171988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu2.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu2.data       171946                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu3.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu3.data       171886                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu4.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu4.data       171868                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu5.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu5.data       171870                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu6.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu6.data       171866                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu7.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu7.data       171910                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorWriteAccesses::writebacks       626020                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls4.requestorReadTotalLat::cpu0.inst     26677506                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu0.data  13928273164                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu1.inst      1326500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu1.data   8474813827                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu2.inst      1351000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu2.data   8476934258                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu3.inst      1218498                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu3.data   8748399470                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu4.inst       705000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu4.data   8700694787                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu5.inst       670500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu5.data   8780177381                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu6.inst       656500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu6.data   8794458249                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu7.inst      1012000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu7.data   8609087197                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorWriteTotalLat::writebacks 1024001864626                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls4.requestorReadAvgLat::cpu0.inst     34646.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu0.data     52180.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu1.inst     41453.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu1.data     49275.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu2.inst     39735.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu2.data     49299.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu3.inst     43517.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu3.data     50896.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu4.inst     50357.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu4.data     50624.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu5.inst     55875.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu5.data     51086.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu6.inst     54708.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu6.data     51170.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu7.inst     84333.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu7.data     50079.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorWriteAvgLat::writebacks   1635733.47                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls4.dram.bytesRead::cpu0.inst        24640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu0.data      8541568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu1.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu1.data      5503616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu2.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu2.data      5502272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu3.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu3.data      5500352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu4.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu4.data      5499776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu5.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu5.data      5499840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu6.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu6.data      5499712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu7.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu7.data      5501120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::total      47077504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu0.inst        24640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu1.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu2.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu3.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu4.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu5.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu6.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu7.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::total        29248                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::writebacks     20013376                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::total     20013376                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.numReads::cpu0.inst          385                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu0.data       133462                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu1.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu1.data        85994                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu2.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu2.data        85973                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu3.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu3.data        85943                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu4.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu4.data        85934                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu5.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu5.data        85935                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu6.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu6.data        85933                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu7.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu7.data        85955                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::total         735586                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::writebacks       312709                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::total        312709                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.bwRead::cpu0.inst       605433                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu0.data    209876124                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu1.inst        25161                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu1.data    135230159                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu2.inst        26733                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu2.data    135197135                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu3.inst        22016                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu3.data    135149959                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu4.inst        11008                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu4.data    135135806                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu5.inst         9435                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu5.data    135137378                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu6.inst         9435                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu6.data    135134233                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu7.inst         9435                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu7.data    135168829                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::total       1156748279                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu0.inst       605433                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu1.inst        25161                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu2.inst        26733                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu3.inst        22016                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu4.inst        11008                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu5.inst         9435                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu6.inst         9435                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu7.inst         9435                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::total       718657                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::writebacks    491751607                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::total       491751607                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::writebacks    491751607                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu0.inst       605433                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu0.data    209876124                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu1.inst        25161                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu1.data    135230159                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu2.inst        26733                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu2.data    135197135                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu3.inst        22016                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu3.data    135149959                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu4.inst        11008                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu4.data    135135806                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu5.inst         9435                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu5.data    135137378                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu6.inst         9435                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu6.data    135134233                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu7.inst         9435                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu7.data    135168829                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::total      1648499887                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.readBursts             1471008                       # Number of DRAM read bursts (Count)
system.mem_ctrls4.dram.writeBursts             625970                       # Number of DRAM write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::0        92025                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::1        91861                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::2        92328                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::3        92466                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::4        91828                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::5        91882                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::6        91912                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::7        91830                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::8        91868                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::9        91914                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::10        91948                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::11        91806                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::12        91860                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::13        91832                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::14        91806                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::15        91842                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::0        39114                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::1        39112                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::2        39292                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::3        39468                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::4        39058                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::5        39098                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::6        39109                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::7        39070                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::8        39066                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::9        39085                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::10        39166                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::11        39062                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::12        39082                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::13        39090                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::14        39028                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::15        39070                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.totQLat            45126295837                       # Total ticks spent queuing (Tick)
system.mem_ctrls4.dram.totBusLat           2942016000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls4.dram.totMemAccLat       74546455837                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls4.dram.avgQLat               30677.12                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgMemAccLat          50677.12                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.readRowHits             734823                       # Number of row buffer hits during reads (Count)
system.mem_ctrls4.dram.writeRowHits            453314                       # Number of row buffer hits during writes (Count)
system.mem_ctrls4.dram.readRowHitRate           49.95                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls4.dram.writeRowHitRate          72.42                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls4.dram.bytesPerActivate::samples       908841                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::mean    73.833923                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::gmean    69.500532                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::stdev    34.015644                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::32-63        14180      1.56%      1.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::64-95       800436     88.07%     89.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::96-127        14032      1.54%     91.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::128-159        21686      2.39%     93.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::160-191        14142      1.56%     95.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::192-223        34980      3.85%     98.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::224-255         3035      0.33%     99.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::256-287         6083      0.67%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::288-319          129      0.01%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::320-351          114      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::352-383            7      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::384-415           14      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::416-447            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::448-479            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::total       908841                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesRead             47072256                       # Total bytes read (Byte)
system.mem_ctrls4.dram.bytesWritten          20031040                       # Total bytes written (Byte)
system.mem_ctrls4.dram.avgRdBW            1156.619330                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.avgWrBW             492.185632                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls4.dram.busUtil                  10.31                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls4.dram.busUtilRead               7.23                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls4.dram.busUtilWrite              3.08                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls4.dram.pageHitRate              56.66                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls4.dram.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::IDLE  16660347120                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::REF   2303888500                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT  21733904880                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.avgPriority_writebacks::samples    625846.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu0.inst::samples       621.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu0.data::samples    266758.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu1.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu1.data::samples    171930.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu2.inst::samples        32.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu2.data::samples    172016.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu3.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu3.data::samples    171976.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu4.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu4.data::samples    171904.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu5.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu5.data::samples    171904.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu6.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu6.data::samples    171904.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu7.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu7.data::samples    171904.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.priorityMinLatency     0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls5.priorityMaxLatency     0.030820350000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls5.numReadWriteTurnArounds        34802                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls5.numWriteReadTurnArounds        34802                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls5.numStayReadState            2286113                       # Number of times bus staying in READ state (Count)
system.mem_ctrls5.numStayWriteState            592347                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls5.readReqs                     735618                       # Number of read requests accepted (Count)
system.mem_ctrls5.writeReqs                    312943                       # Number of write requests accepted (Count)
system.mem_ctrls5.readBursts                  1471236                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls5.writeBursts                  625886                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls5.servicedByWrQ                   169                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls5.mergedWrBursts                   40                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls5.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls5.avgRdQLen                      5.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.avgWrQLen                     26.70                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls5.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls5.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::5              1471236                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::5              625886                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.rdQLenPdf::0                 202980                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::1                 213996                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::2                 191425                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::3                 191180                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::4                 133380                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::5                 131731                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::6                  73743                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::7                  71360                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::8                  45626                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::9                  43834                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::10                 32133                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::11                 30892                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::12                 21740                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::13                 20621                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::14                 14875                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::15                 13910                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::16                  9430                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::17                  8849                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::18                  5433                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::19                  5017                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::20                  2918                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::21                  2561                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::22                  1193                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::23                  1078                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::24                   528                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::25                   397                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::26                   102                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::27                    87                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::28                    29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::29                    19                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::15                 17768                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::16                 19368                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::17                 26833                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::18                 28215                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::19                 34252                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::20                 36756                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::21                 37589                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::22                 35130                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::23                 35573                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::24                 35957                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::25                 36665                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::26                 36881                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::27                 37247                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::28                 37355                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::29                 37390                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::30                 37415                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::31                 37352                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::32                 39106                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::33                  8181                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::34                  3979                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::35                  2448                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::36                  1687                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::37                  1049                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::38                   705                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::39                   384                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::40                   225                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::41                   112                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::42                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::43                    44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::44                    30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::45                    20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::46                    16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::47                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::48                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::49                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::50                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.rdPerTurnAround::samples        34802                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::mean     42.268634                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::gmean    35.662037                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::stdev   500.223416                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::0-2047        34801    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::92160-94207            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::total        34802                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.wrPerTurnAround::samples        34802                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::mean     17.982156                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::gmean    17.815723                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::stdev     2.685983                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::16           15123     43.45%     43.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::17             727      2.09%     45.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::18           10557     30.33%     75.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::19             874      2.51%     78.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::20            3999     11.49%     89.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::21             399      1.15%     91.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::22            1454      4.18%     95.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::23             162      0.47%     95.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::24             569      1.63%     97.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::25              85      0.24%     97.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::26             222      0.64%     98.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::27              51      0.15%     98.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::28             159      0.46%     98.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::29              26      0.07%     98.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::30              89      0.26%     99.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::31               5      0.01%     99.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::32             272      0.78%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::33               4      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::34               8      0.02%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::36               3      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::38               2      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::39               2      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::40               1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::42               2      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::44               1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::46               2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::48               4      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::total        34802                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.bytesReadWrQ                   5408                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls5.bytesReadSys               47079552                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls5.bytesWrittenSys            20028352                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls5.avgRdBWSys             1156798601.15476274                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.avgWrBWSys             492119584.67733926                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.totGap                  40696891250                       # Total gap between requests (Tick)
system.mem_ctrls5.avgGap                     38812.14                       # Average gap between requests ((Tick/Count))
system.mem_ctrls5.requestorReadBytes::cpu0.inst        19872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu0.data      8536256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu1.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu1.data      5501760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu2.inst         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu2.data      5504512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu3.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu3.data      5503232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu4.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu4.data      5500928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu5.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu5.data      5500928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu6.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu6.data      5500928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu7.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu7.data      5500928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorWriteBytes::writebacks     20026080                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls5.requestorReadRate::cpu0.inst 488277.836674135004                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu0.data 209745602.504861354828                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu1.inst 22015.747869365186                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu1.data 135184554.684998452663                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu2.inst 25160.854707845927                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu2.data 135252174.482025772333                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu3.inst 20443.194450124814                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu3.data 135220723.413640975952                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu4.inst 12580.427353922963                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu4.data 135164111.490548312664                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu5.inst 12580.427353922963                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu5.data 135164111.490548312664                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu6.inst 12580.427353922963                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu6.data 135164111.490548312664                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu7.inst 12580.427353922963                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu7.data 135164111.490548312664                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorWriteRate::writebacks 492063759.030956208706                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadAccesses::cpu0.inst          730                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu0.data       266802                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu1.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu1.data       171930                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu2.inst           36                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu2.data       172016                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu3.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu3.data       171976                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu4.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu4.data       171904                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu5.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu5.data       171904                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu6.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu6.data       171904                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu7.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu7.data       171904                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorWriteAccesses::writebacks       625886                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls5.requestorReadTotalLat::cpu0.inst     25147000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu0.data  14250027464                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu1.inst      1608000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu1.data   8460000282                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu2.inst      2182000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu2.data   8518084565                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu3.inst      1472000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu3.data   8759964079                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu4.inst      1214000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu4.data   8662276531                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu5.inst       812000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu5.data   8787208859                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu6.inst      1076000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu6.data   8823463554                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu7.inst       702000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu7.data   8599755490                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorWriteTotalLat::writebacks 1054609988052                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls5.requestorReadAvgLat::cpu0.inst     34447.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu0.data     53410.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu1.inst     47294.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu1.data     49206.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu2.inst     60611.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu2.data     49519.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu3.inst     49066.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu3.data     50937.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu4.inst     67444.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu4.data     50390.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu5.inst     50750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu5.data     51116.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu6.inst     67250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu6.data     51327.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu7.inst     43875.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu7.data     50026.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorWriteAvgLat::writebacks   1684987.34                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls5.dram.bytesRead::cpu0.inst        23360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu0.data      8537664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu1.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu1.data      5501760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu2.inst         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu2.data      5504512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu3.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu3.data      5503232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu4.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu4.data      5500928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu5.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu5.data      5500928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu6.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu6.data      5500928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu7.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu7.data      5500928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::total      47079552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu0.inst        23360                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu1.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu2.inst         1152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu3.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu4.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu5.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu6.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu7.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::total        28672                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::writebacks     20009920                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::total     20009920                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.numReads::cpu0.inst          365                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu0.data       133401                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu1.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu1.data        85965                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu2.inst           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu2.data        86008                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu3.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu3.data        85988                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu4.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu4.data        85952                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu5.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu5.data        85952                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu6.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu6.data        85952                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu7.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu7.data        85952                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::total         735618                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::writebacks       312655                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::total        312655                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.bwRead::cpu0.inst       573982                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu0.data    209780199                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu1.inst        26733                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu1.data    135184555                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu2.inst        28306                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu2.data    135252174                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu3.inst        23588                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu3.data    135220723                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu4.inst        14153                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu4.data    135164111                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu5.inst        12580                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu5.data    135164111                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu6.inst        12580                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu6.data    135164111                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu7.inst        12580                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu7.data    135164111                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::total       1156798601                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu0.inst       573982                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu1.inst        26733                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu2.inst        28306                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu3.inst        23588                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu4.inst        14153                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu5.inst        12580                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu6.inst        12580                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu7.inst        12580                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::total       704504                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::writebacks    491666689                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::total       491666689                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::writebacks    491666689                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu0.inst       573982                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu0.data    209780199                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu1.inst        26733                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu1.data    135184555                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu2.inst        28306                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu2.data    135252174                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu3.inst        23588                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu3.data    135220723                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu4.inst        14153                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu4.data    135164111                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu5.inst        12580                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu5.data    135164111                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu6.inst        12580                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu6.data    135164111                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu7.inst        12580                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu7.data    135164111                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::total      1648465290                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.readBursts             1471067                       # Number of DRAM read bursts (Count)
system.mem_ctrls5.dram.writeBursts             625815                       # Number of DRAM write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::0        91998                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::1        91888                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::2        92342                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::3        92617                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::4        91814                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::5        91902                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::6        91870                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::7        91812                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::8        91860                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::9        91900                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::10        91931                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::11        91822                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::12        91840                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::13        91815                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::14        91800                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::15        91856                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::0        39116                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::1        39106                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::2        39284                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::3        39404                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::4        39052                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::5        39100                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::6        39058                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::7        39062                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::8        39060                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::9        39102                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::10        39142                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::11        39060                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::12        39080                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::13        39078                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::14        39030                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::15        39081                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.totQLat            45473653824                       # Total ticks spent queuing (Tick)
system.mem_ctrls5.dram.totBusLat           2942134000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls5.dram.totMemAccLat       74894993824                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls5.dram.avgQLat               30912.02                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgMemAccLat          50912.02                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.readRowHits             734777                       # Number of row buffer hits during reads (Count)
system.mem_ctrls5.dram.writeRowHits            453098                       # Number of row buffer hits during writes (Count)
system.mem_ctrls5.dram.readRowHitRate           49.95                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls5.dram.writeRowHitRate          72.40                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls5.dram.bytesPerActivate::samples       909007                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::mean    73.817060                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::gmean    69.481844                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::stdev    33.996545                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::32-63        14510      1.60%      1.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::64-95       800279     88.04%     89.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::96-127        13925      1.53%     91.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::128-159        21797      2.40%     93.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::160-191        14088      1.55%     95.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::192-223        35187      3.87%     98.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::224-255         2943      0.32%     99.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::256-287         6006      0.66%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::288-319          122      0.01%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::320-351          125      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::352-383            9      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::384-415           15      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::416-447            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::total       909007                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesRead             47074144                       # Total bytes read (Byte)
system.mem_ctrls5.dram.bytesWritten          20026080                       # Total bytes written (Byte)
system.mem_ctrls5.dram.avgRdBW            1156.665720                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.avgWrBW             492.063759                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls5.dram.busUtil                  10.30                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls5.dram.busUtilRead               7.23                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls5.dram.busUtilWrite              3.08                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls5.dram.pageHitRate              56.65                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls5.dram.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::IDLE  16690254842                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::REF   2303902500                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT  21703983158                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.avgPriority_writebacks::samples    625909.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu0.inst::samples       599.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu0.data::samples    266882.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu1.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu1.data::samples    171970.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu2.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu2.data::samples    171958.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu3.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu3.data::samples    172036.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu4.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu4.data::samples    171994.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu5.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu5.data::samples    171980.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu6.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu6.data::samples    171938.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu7.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu7.data::samples    171946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.priorityMinLatency     0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls6.priorityMaxLatency     0.030809351000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls6.numReadWriteTurnArounds        34851                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls6.numWriteReadTurnArounds        34851                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls6.numStayReadState            2285209                       # Number of times bus staying in READ state (Count)
system.mem_ctrls6.numStayWriteState            592572                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls6.readReqs                     735829                       # Number of read requests accepted (Count)
system.mem_ctrls6.writeReqs                    312990                       # Number of write requests accepted (Count)
system.mem_ctrls6.readBursts                  1471658                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls6.writeBursts                  625980                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls6.servicedByWrQ                   183                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls6.mergedWrBursts                   71                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls6.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls6.avgRdQLen                      5.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.avgWrQLen                     23.69                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls6.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls6.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::5              1471658                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::5              625980                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.rdQLenPdf::0                 203166                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::1                 214283                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::2                 191218                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::3                 190849                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::4                 133261                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::5                 131842                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::6                  74042                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::7                  71399                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::8                  45709                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::9                  43892                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::10                 31994                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::11                 30869                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::12                 21770                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::13                 20652                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::14                 14950                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::15                 13927                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::16                  9389                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::17                  8780                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::18                  5412                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::19                  4959                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::20                  2880                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::21                  2609                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::22                  1249                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::23                  1160                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::24                   573                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::25                   419                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::26                    95                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::27                    74                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::28                    30                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::29                    23                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::15                 17679                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::16                 19253                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::17                 26679                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::18                 28062                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::19                 34043                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::20                 36782                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::21                 37855                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::22                 35354                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::23                 35652                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::24                 35972                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::25                 36749                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::26                 36976                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::27                 37279                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::28                 37302                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::29                 37301                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::30                 37364                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::31                 37281                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::32                 39132                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::33                  8348                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::34                  3997                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::35                  2458                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::36                  1708                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::37                  1090                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::38                   687                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::39                   353                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::40                   234                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::41                   116                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::42                    71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::43                    37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::44                    35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::45                    18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::46                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::47                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::48                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::49                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::50                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.rdPerTurnAround::samples        34851                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::mean     42.220854                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::gmean    35.676853                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::stdev   499.569785                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::0-2047        34850    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::92160-94207            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::total        34851                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.wrPerTurnAround::samples        34851                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::mean     17.958796                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::gmean    17.794556                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::stdev     2.666100                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::16           15267     43.81%     43.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::17             783      2.25%     46.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::18           10477     30.06%     76.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::19             893      2.56%     78.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::20            3985     11.43%     90.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::21             372      1.07%     91.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::22            1467      4.21%     95.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::23             151      0.43%     95.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::24             521      1.49%     97.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::25              72      0.21%     97.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::26             237      0.68%     98.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::27              47      0.13%     98.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::28             177      0.51%     98.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::29              35      0.10%     98.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::30              76      0.22%     99.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::31               8      0.02%     99.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::32             252      0.72%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::33               3      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::34              10      0.03%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::36               3      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::38               3      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::40               3      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::42               1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::44               3      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::46               3      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::48               2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::total        34851                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.bytesReadWrQ                   5856                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls6.bytesReadSys               47093056                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls6.bytesWrittenSys            20031360                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls6.avgRdBWSys             1157130409.92622256                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.avgWrBWSys             492193494.68804353                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.totGap                  40697541750                       # Total gap between requests (Tick)
system.mem_ctrls6.avgGap                     38803.21                       # Average gap between requests ((Tick/Count))
system.mem_ctrls6.requestorReadBytes::cpu0.inst        19168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu0.data      8540224                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu1.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu1.data      5503040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu2.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu2.data      5502656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu3.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu3.data      5505152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu4.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu4.data      5503808                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu5.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu5.data      5503360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu6.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu6.data      5502016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu7.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu7.data      5502272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorWriteBytes::writebacks     20028224                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls6.requestorReadRate::cpu0.inst 470979.749062490941                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu0.data 209843100.816854268312                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu1.inst 23588.301288605555                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu1.data 135216005.753383249044                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu2.inst 26733.408127086299                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu2.data 135206570.432867795229                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu3.inst 22015.747869365186                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu3.data 135267900.016218185425                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu4.inst 15725.534192403704                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu4.data 135234876.394414126873                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu5.inst 15725.534192403704                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu5.data 135223868.520479440689                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu6.inst 15725.534192403704                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu6.data 135190844.898675411940                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu7.inst 15725.534192403704                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu7.data 135197135.112352371216                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorWriteRate::writebacks 492116439.570500791073                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadAccesses::cpu0.inst          730                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu0.data       266922                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu1.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu1.data       171970                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu2.inst           38                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu2.data       171958                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu3.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu3.data       172036                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu4.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu4.data       171994                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu5.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu5.data       171980                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu6.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu6.data       171938                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu7.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu7.data       171946                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorWriteAccesses::writebacks       625980                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls6.requestorReadTotalLat::cpu0.inst     21918500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu0.data  13926439201                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu1.inst      1408000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu1.data   8479718806                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu2.inst      1939000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu2.data   8536828888                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu3.inst      1544000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu3.data   8786077958                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu4.inst      1063500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu4.data   8705397516                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu5.inst      1525500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu5.data   8761857367                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu6.inst       973000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu6.data   8816956143                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu7.inst      1513500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu7.data   8666205156                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorWriteTotalLat::writebacks 932871958316                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls6.requestorReadAvgLat::cpu0.inst     30025.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu0.data     52174.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu1.inst     41411.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu1.data     49309.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu2.inst     51026.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu2.data     49644.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu3.inst     48250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu3.data     51071.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu4.inst     53175.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu4.data     50614.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu5.inst     76275.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu5.data     50946.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu6.inst     48650.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu6.data     51279.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu7.inst     75675.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu7.data     50400.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorWriteAvgLat::writebacks   1490258.41                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls6.dram.bytesRead::cpu0.inst        23360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu0.data      8541504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu1.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu1.data      5503040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu2.inst         1216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu2.data      5502656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu3.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu3.data      5505152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu4.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu4.data      5503808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu5.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu5.data      5503360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu6.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu6.data      5502016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu7.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu7.data      5502272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::total      47093056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu0.inst        23360                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu1.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu2.inst         1216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu3.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu4.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu5.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu6.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu7.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::total        29248                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::writebacks     20012800                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::total     20012800                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.numReads::cpu0.inst          365                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu0.data       133461                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu1.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu1.data        85985                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu2.inst           19                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu2.data        85979                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu3.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu3.data        86018                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu4.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu4.data        85997                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu5.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu5.data        85990                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu6.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu6.data        85969                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu7.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu7.data        85973                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::total         735829                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::writebacks       312700                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::total        312700                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.bwRead::cpu0.inst       573982                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu0.data    209874552                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu1.inst        26733                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu1.data    135216006                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu2.inst        29879                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu2.data    135206570                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu3.inst        25161                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu3.data    135267900                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu4.inst        15726                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu4.data    135234876                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu5.inst        15726                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu5.data    135223869                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu6.inst        15726                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu6.data    135190845                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu7.inst        15726                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu7.data    135197135                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::total       1157130410                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu0.inst       573982                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu1.inst        26733                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu2.inst        29879                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu3.inst        25161                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu4.inst        15726                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu5.inst        15726                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu6.inst        15726                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu7.inst        15726                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::total       718657                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::writebacks    491737454                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::total       491737454                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::writebacks    491737454                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu0.inst       573982                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu0.data    209874552                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu1.inst        26733                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu1.data    135216006                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu2.inst        29879                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu2.data    135206570                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu3.inst        25161                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu3.data    135267900                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu4.inst        15726                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu4.data    135234876                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu5.inst        15726                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu5.data    135223869                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu6.inst        15726                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu6.data    135190845                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu7.inst        15726                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu7.data    135197135                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::total      1648867864                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.readBursts             1471475                       # Number of DRAM read bursts (Count)
system.mem_ctrls6.dram.writeBursts             625882                       # Number of DRAM write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::0        92002                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::1        92444                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::2        92344                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::3        92440                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::4        91798                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::5        91858                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::6        91848                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::7        91860                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::8        91870                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::9        91890                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::10        91950                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::11        91826                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::12        91844                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::13        91840                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::14        91784                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::15        91877                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::0        39120                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::1        39102                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::2        39287                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::3        39460                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::4        39046                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::5        39096                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::6        39058                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::7        39076                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::8        39072                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::9        39074                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::10        39160                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::11        39070                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::12        39082                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::13        39075                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::14        39030                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::15        39074                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.totQLat            45281866035                       # Total ticks spent queuing (Tick)
system.mem_ctrls6.dram.totBusLat           2942950000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls6.dram.totMemAccLat       74711366035                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls6.dram.avgQLat               30773.11                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgMemAccLat          50773.11                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.readRowHits             735278                       # Number of row buffer hits during reads (Count)
system.mem_ctrls6.dram.writeRowHits            453015                       # Number of row buffer hits during writes (Count)
system.mem_ctrls6.dram.readRowHitRate           49.97                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls6.dram.writeRowHitRate          72.38                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls6.dram.bytesPerActivate::samples       909064                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::mean    73.829152                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::gmean    69.498241                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::stdev    34.007683                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::32-63        14201      1.56%      1.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::64-95       800574     88.07%     89.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::96-127        14095      1.55%     91.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::128-159        21748      2.39%     93.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::160-191        14072      1.55%     95.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::192-223        35014      3.85%     98.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::224-255         3121      0.34%     99.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::256-287         5975      0.66%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::288-319           91      0.01%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::320-351          128      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::352-383            7      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::384-415           34      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::448-479            4      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::total       909064                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesRead             47087200                       # Total bytes read (Byte)
system.mem_ctrls6.dram.bytesWritten          20028224                       # Total bytes written (Byte)
system.mem_ctrls6.dram.avgRdBW            1156.986521                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.avgWrBW             492.116440                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls6.dram.busUtil                  10.31                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls6.dram.busUtilRead               7.23                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls6.dram.busUtilWrite              3.08                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls6.dram.pageHitRate              56.66                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls6.dram.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::IDLE  16648110323                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::REF   2303902500                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT  21746127677                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.avgPriority_writebacks::samples    625844.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu0.inst::samples       595.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu0.data::samples    266834.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu1.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu1.data::samples    171930.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu2.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu2.data::samples    171926.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu3.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu3.data::samples    171964.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu4.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu4.data::samples    171994.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu5.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu5.data::samples    171960.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu6.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu6.data::samples    171906.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu7.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu7.data::samples    171906.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.priorityMinLatency     0.000000017000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls7.priorityMaxLatency     0.030884792000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls7.numReadWriteTurnArounds        34867                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls7.numWriteReadTurnArounds        34867                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls7.numStayReadState            2284769                       # Number of times bus staying in READ state (Count)
system.mem_ctrls7.numStayWriteState            592109                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls7.readReqs                     735641                       # Number of read requests accepted (Count)
system.mem_ctrls7.writeReqs                    312930                       # Number of write requests accepted (Count)
system.mem_ctrls7.readBursts                  1471282                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls7.writeBursts                  625860                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls7.servicedByWrQ                   139                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls7.mergedWrBursts                   16                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls7.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls7.avgRdQLen                      5.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.avgWrQLen                     25.18                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls7.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls7.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::5              1471282                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::5              625860                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.rdQLenPdf::0                 203178                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::1                 214371                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::2                 191347                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::3                 190867                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::4                 133150                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::5                 131725                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::6                  73817                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::7                  71272                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::8                  46104                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::9                  44405                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::10                 32138                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::11                 30753                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::12                 21475                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::13                 20445                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::14                 14748                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::15                 13729                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::16                  9336                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::17                  8773                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::18                  5440                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::19                  4974                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::20                  2941                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::21                  2646                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::22                  1201                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::23                  1118                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::24                   555                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::25                   395                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::26                   111                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::27                    75                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::28                    31                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::29                    23                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::15                 17624                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::16                 19181                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::17                 26517                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::18                 27967                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::19                 34194                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::20                 36828                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::21                 37642                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::22                 35092                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::23                 35484                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::24                 35776                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::25                 36634                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::26                 36978                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::27                 37377                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::28                 37378                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::29                 37455                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::30                 37590                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::31                 37512                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::32                 39331                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::33                  8443                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::34                  4079                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::35                  2469                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::36                  1697                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::37                  1032                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::38                   672                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::39                   364                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::40                   232                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::41                   114                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::42                    74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::43                    36                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::44                    29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::45                    16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::46                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::47                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::48                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::49                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.rdPerTurnAround::samples        34867                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::mean     42.192933                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::gmean    35.668484                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::stdev   499.791492                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::0-2047        34866    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::92160-94207            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::total        34867                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.wrPerTurnAround::samples        34867                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::mean     17.948978                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::gmean    17.787674                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::stdev     2.631535                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::16           15310     43.91%     43.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::17             769      2.21%     46.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::18           10511     30.15%     76.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::19             872      2.50%     78.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::20            3866     11.09%     89.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::21             419      1.20%     91.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::22            1528      4.38%     95.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::23             173      0.50%     95.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::24             523      1.50%     97.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::25              81      0.23%     97.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::26             233      0.67%     98.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::27              35      0.10%     98.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::28             166      0.48%     98.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::29              29      0.08%     98.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::30              82      0.24%     99.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::31               3      0.01%     99.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::32             239      0.69%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::33               3      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::34               7      0.02%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::36               6      0.02%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::38               5      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::40               2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::41               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::42               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::46               3      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::total        34867                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.bytesReadWrQ                   4448                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls7.bytesReadSys               47081024                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls7.bytesWrittenSys            20027520                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls7.avgRdBWSys             1156834769.88340545                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.avgWrBWSys             492099141.48288912                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.totGap                  40697565500                       # Total gap between requests (Tick)
system.mem_ctrls7.avgGap                     38812.41                       # Average gap between requests ((Tick/Count))
system.mem_ctrls7.requestorReadBytes::cpu0.inst        19040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu0.data      8538688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu1.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu1.data      5501760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu2.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu2.data      5501632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu3.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu3.data      5502848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu4.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu4.data      5503808                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu5.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu5.data      5502720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu6.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu6.data      5500992                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu7.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu7.data      5500992                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorWriteBytes::writebacks     20026464                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls7.requestorReadRate::cpu0.inst 467834.642224010197                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu0.data 209805359.534792512655                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu1.inst 22015.747869365186                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu1.data 135184554.684998452663                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu2.inst 20443.194450124814                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu2.data 135181409.578159958124                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu3.inst 20443.194450124814                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu3.data 135211288.093125522137                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu4.inst 9435.320515442223                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu4.data 135234876.394414126873                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu5.inst 9435.320515442223                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu5.data 135208142.986287057400                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu6.inst 9435.320515442223                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu6.data 135165684.043967574835                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu7.inst 9435.320515442223                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu7.data 135165684.043967574835                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorWriteRate::writebacks 492073194.351471662521                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadAccesses::cpu0.inst          674                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu0.data       266874                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu1.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu1.data       171930                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu2.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu2.data       171926                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu3.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu3.data       171964                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu4.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu4.data       171994                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu5.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu5.data       171960                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu6.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu6.data       171906                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu7.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu7.data       171906                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorWriteAccesses::writebacks       625860                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls7.requestorReadTotalLat::cpu0.inst     22664500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu0.data  14239345494                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu1.inst      1584500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu1.data   8477720747                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu2.inst      1131500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu2.data   8493997398                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu3.inst      1255500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu3.data   8765131195                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu4.inst       615000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu4.data   8665794794                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu5.inst       839500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu5.data   8716949450                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu6.inst       837000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu6.data   8808088236                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu7.inst       637500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu7.data   8648871370                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorWriteTotalLat::writebacks 993770879245                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls7.requestorReadAvgLat::cpu0.inst     33626.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu0.data     53356.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu1.inst     49515.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu1.data     49309.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu2.inst     37716.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu2.data     49404.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu3.inst     41850.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu3.data     50970.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu4.inst     43928.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu4.data     50384.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu5.inst     59964.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu5.data     50691.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu6.inst     59785.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu6.data     51237.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu7.inst     45535.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu7.data     50311.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorWriteAvgLat::writebacks   1587848.53                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls7.dram.bytesRead::cpu0.inst        21568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu0.data      8539968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu1.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu1.data      5501760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu2.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu2.data      5501632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu3.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu3.data      5502848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu4.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu4.data      5503808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu5.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu5.data      5502720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu6.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu6.data      5500992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu7.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu7.data      5500992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::total      47081024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu0.inst        21568                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu1.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu2.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu3.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu4.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu5.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu6.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu7.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::total        26304                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::writebacks     20010560                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::total     20010560                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.numReads::cpu0.inst          337                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu0.data       133437                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu1.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu1.data        85965                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu2.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu2.data        85963                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu3.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu3.data        85982                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu4.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu4.data        85997                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu5.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu5.data        85980                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu6.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu6.data        85953                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu7.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu7.data        85953                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::total         735641                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::writebacks       312665                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::total        312665                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.bwRead::cpu0.inst       529951                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu0.data    209836811                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu1.inst        25161                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu1.data    135184555                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu2.inst        23588                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu2.data    135181410                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu3.inst        23588                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu3.data    135211288                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu4.inst        11008                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu4.data    135234876                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu5.inst        11008                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu5.data    135208143                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu6.inst        11008                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu6.data    135165684                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu7.inst        11008                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu7.data    135165684                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::total       1156834770                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu0.inst       529951                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu1.inst        25161                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu2.inst        23588                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu3.inst        23588                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu4.inst        11008                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu5.inst        11008                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu6.inst        11008                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu7.inst        11008                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::total       646319                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::writebacks    491682415                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::total       491682415                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::writebacks    491682415                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu0.inst       529951                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu0.data    209836811                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu1.inst        25161                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu1.data    135184555                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu2.inst        23588                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu2.data    135181410                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu3.inst        23588                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu3.data    135211288                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu4.inst        11008                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu4.data    135234876                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu5.inst        11008                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu5.data    135208143                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu6.inst        11008                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu6.data    135165684                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu7.inst        11008                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu7.data    135165684                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::total      1648517185                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.readBursts             1471143                       # Number of DRAM read bursts (Count)
system.mem_ctrls7.dram.writeBursts             625827                       # Number of DRAM write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::0        92302                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::1        91928                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::2        92349                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::3        92376                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::4        91852                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::5        91878                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::6        91846                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::7        91836                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::8        91850                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::9        91884                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::10        91874                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::11        91810                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::12        91870                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::13        91828                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::14        91776                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::15        91884                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::0        39142                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::1        39116                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::2        39295                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::3        39382                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::4        39088                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::5        39098                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::6        39052                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::7        39062                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::8        39072                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::9        39072                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::10        39104                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::11        39064                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::12        39088                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::13        39083                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::14        39030                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::15        39079                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.totQLat            45422603684                       # Total ticks spent queuing (Tick)
system.mem_ctrls7.dram.totBusLat           2942286000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls7.dram.totMemAccLat       74845463684                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls7.dram.avgQLat               30875.72                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgMemAccLat          50875.72                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.readRowHits             734872                       # Number of row buffer hits during reads (Count)
system.mem_ctrls7.dram.writeRowHits            453165                       # Number of row buffer hits during writes (Count)
system.mem_ctrls7.dram.readRowHitRate           49.95                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls7.dram.writeRowHitRate          72.41                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls7.dram.bytesPerActivate::samples       908933                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::mean    73.826168                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::gmean    69.487090                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::stdev    34.035952                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::32-63        14355      1.58%      1.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::64-95       800532     88.07%     89.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::96-127        13877      1.53%     91.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::128-159        21672      2.38%     93.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::160-191        14026      1.54%     95.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::192-223        34965      3.85%     98.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::224-255         3161      0.35%     99.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::256-287         6087      0.67%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::288-319          118      0.01%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::320-351          124      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::352-383            5      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::384-415           11      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::total       908933                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesRead             47076576                       # Total bytes read (Byte)
system.mem_ctrls7.dram.bytesWritten          20026464                       # Total bytes written (Byte)
system.mem_ctrls7.dram.avgRdBW            1156.725477                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.avgWrBW             492.073194                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls7.dram.busUtil                  10.30                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls7.dram.busUtilRead               7.23                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls7.dram.busUtilWrite              3.08                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls7.dram.pageHitRate              56.65                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls7.dram.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::IDLE  16622709052                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::REF   2303902500                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT  21771528948                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3510238                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2501778                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          2238                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3373246                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               264                       # Transaction distribution (Count)
system.membus.transDist::UpgradeResp              196                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2377595                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2377595                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            3383                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3506856                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls0.port          884                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls1.port          881                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls2.port          869                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls3.port          993                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls4.port         1092                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls5.port         1031                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls6.port         1031                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls7.port          947                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::total         7728                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls0.port       400742                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls1.port       400307                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls2.port       400747                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls3.port       400951                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls4.port       400547                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls5.port       400346                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls6.port       400544                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls7.port       400425                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::total      3204609                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls0.port           36                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls1.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls2.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls3.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls4.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls5.port           36                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls6.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls7.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::total          266                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls0.port       257852                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls1.port       257779                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls2.port       257820                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls3.port       257946                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls4.port       257845                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls5.port       257791                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls6.port       257835                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls7.port       257815                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::total      2062683                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls0.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls1.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls2.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls3.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls4.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls5.port           37                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls6.port           38                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls7.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::total          263                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls0.port       257791                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls1.port       257778                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls2.port       257808                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls3.port       257871                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls4.port       257834                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls5.port       257908                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls6.port       257825                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls7.port       257807                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::total      2062622                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls0.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls1.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls2.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls4.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls5.port           31                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls6.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls7.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::total          243                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls0.port       257779                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls1.port       257767                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls2.port       257801                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls3.port       257811                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls4.port       257713                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls5.port       257895                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls6.port       257936                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls7.port       257850                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::total      2062552                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls0.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls1.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls2.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls3.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls4.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls5.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls6.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls7.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::total          130                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls0.port       257744                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls1.port       257746                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls2.port       257815                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls3.port       257773                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls4.port       257685                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls5.port       257754                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls6.port       257920                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls7.port       257893                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::total      2062330                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls0.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls1.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls2.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls3.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls4.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls5.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls6.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls7.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls0.port       257867                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls1.port       257741                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls2.port       257777                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls3.port       257774                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls4.port       257684                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls5.port       257752                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls6.port       257845                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls7.port       257892                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::total      2062332                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls0.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls1.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls2.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls3.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls4.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls5.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls6.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls7.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls0.port       257858                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls1.port       257902                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls2.port       257777                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls3.port       257770                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls4.port       257681                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls5.port       257752                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls6.port       257801                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls7.port       257773                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::total      2062314                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls0.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls1.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls2.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls3.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls4.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls5.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls6.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls7.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls0.port       257754                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls1.port       257858                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls2.port       257915                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls3.port       257780                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls4.port       257729                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls5.port       257752                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls6.port       257804                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls7.port       257773                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::total      2062365                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                17650809                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls0.port        36352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls1.port        36224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls2.port        35712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls3.port        40960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls4.port        45184                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls5.port        42624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls6.port        42624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls7.port        39040                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::total       318720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls0.port     11065536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls1.port     11050560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls2.port     11065152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls3.port     11076160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls4.port     11060096                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls5.port     11053824                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls6.port     11060544                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls7.port     11055872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::total     88487744                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls0.port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls1.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls2.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls3.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls4.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls5.port         1216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls6.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls7.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::total         8576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls0.port      8003776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls1.port      8000704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls2.port      8001216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls3.port      8004288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls4.port      8003840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls5.port      8000576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls6.port      8001856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls7.port      8000704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::total     64016960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls0.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls1.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls2.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls3.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls4.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls5.port         1216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls6.port         1216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls7.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::total         8448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls0.port      8002304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls1.port      8000640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls2.port      8000832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls3.port      8003200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls4.port      8002560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls5.port      8004544                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls6.port      8001472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls7.port      8000704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::total     64016256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls0.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls1.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls2.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls4.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls5.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls6.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls7.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::total         7808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls0.port      8002048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls1.port      8000448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls2.port      8000448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls3.port      8000640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls4.port      7999424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls5.port      8003328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls6.port      8005184                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls7.port      8001856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::total     64013376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls0.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls1.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls2.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls3.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls4.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls5.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls6.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls7.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::total         4160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls0.port      8001152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls1.port      7999808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls2.port      8001088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls3.port      7999808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls4.port      7998592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls5.port      7999616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls6.port      8003776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls7.port      8003840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::total     64007680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls0.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls1.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls2.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls3.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls4.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls5.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls6.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls7.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls0.port      8005184                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls1.port      7999744                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls2.port      7999936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls3.port      7999808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls4.port      7998656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls5.port      7999616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls6.port      8002048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls7.port      8002752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::total     64007744                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls0.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls1.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls2.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls3.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls4.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls5.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls6.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls7.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls0.port      8004096                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls1.port      8004928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls2.port      8000000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls3.port      7999744                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls4.port      7998528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls5.port      7999616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls6.port      8000704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls7.port      7999808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::total     64007424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls0.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls1.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls2.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls3.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls4.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls5.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls6.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls7.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls0.port      8001280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls1.port      8002880                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls2.port      8004480                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls3.port      7999936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls4.port      7999936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls5.port      7999680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls6.port      8001024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls7.port      7999744                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::total     64008960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                536925760                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             2580                       # Total snoops (Count)
system.membus.snoopTraffic                     152576                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            5888098                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.003127                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.102070                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  5877302     99.82%     99.82% # Request fanout histogram (Count)
system.membus.snoopFanout::1                     8675      0.15%     99.96% # Request fanout histogram (Count)
system.membus.snoopFanout::2                      436      0.01%     99.97% # Request fanout histogram (Count)
system.membus.snoopFanout::3                      381      0.01%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::4                      245      0.00%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::5                      232      0.00%     99.99% # Request fanout histogram (Count)
system.membus.snoopFanout::6                      219      0.00%     99.99% # Request fanout histogram (Count)
system.membus.snoopFanout::7                      601      0.01%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::8                        5      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::9                        1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::10                       1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::11                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::12                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::13                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::14                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::15                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::16                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::17                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::18                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::19                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::20                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::21                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::22                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::23                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::24                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::25                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::26                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::27                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::28                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::29                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::30                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::31                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::32                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value               10                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              5888098                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  40698140500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer16.occupancy         3263196590                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer16.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer17.occupancy         3261705079                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer17.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer18.occupancy         3263420070                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer18.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer19.occupancy         3263518510                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer19.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer20.occupancy         3262062169                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer20.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer21.occupancy         3261558273                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer21.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer22.occupancy         3262475614                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer22.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer23.occupancy         3261836559                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer23.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           13825246                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer11.occupancy            707749                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer11.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer12.occupancy        3515538903                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer12.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer16.occupancy            654751                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer16.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer17.occupancy        3524461878                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer17.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         5486028023                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer21.occupancy            351999                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer21.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer22.occupancy        3520568081                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer22.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer26.occupancy            339000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer26.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer27.occupancy        3523534898                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer27.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer31.occupancy            323500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer31.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer32.occupancy        3529163199                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer32.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer36.occupancy            337000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer36.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer37.occupancy        3523414195                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer37.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer6.occupancy             699249                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer7.occupancy         3517882461                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer7.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       11765360                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      5877770                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests        10497                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
