
ProjektPingisBoll.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006d1c  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00086d1c  00086d1c  0000ed1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009ac  20070000  00086d24  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000083c0  200709b0  000876d8  000109b0  2**3
                  ALLOC
  4 .stack        00002000  20078d70  0008fa98  000109b0  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000109ac  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000109d5  2**0
                  CONTENTS, READONLY
  7 .debug_info   00016c16  00000000  00000000  00010a30  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003f78  00000000  00000000  00027646  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000010d8  00000000  00000000  0002b5be  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000f90  00000000  00000000  0002c696  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001caa8  00000000  00000000  0002d626  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00018f6e  00000000  00000000  0004a0ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0006b0e3  00000000  00000000  0006303c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002fd4  00000000  00000000  000ce120  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    000092a1  00000000  00000000  000d10f4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007ad70 	.word	0x2007ad70
   80004:	00082a4d 	.word	0x00082a4d
   80008:	00082a49 	.word	0x00082a49
   8000c:	00082a49 	.word	0x00082a49
   80010:	00082a49 	.word	0x00082a49
   80014:	00082a49 	.word	0x00082a49
   80018:	00082a49 	.word	0x00082a49
	...
   8002c:	00080655 	.word	0x00080655
   80030:	00082a49 	.word	0x00082a49
   80034:	00000000 	.word	0x00000000
   80038:	000806d1 	.word	0x000806d1
   8003c:	0008070d 	.word	0x0008070d
   80040:	00082a49 	.word	0x00082a49
   80044:	00082a49 	.word	0x00082a49
   80048:	00082a49 	.word	0x00082a49
   8004c:	00082a49 	.word	0x00082a49
   80050:	00082a49 	.word	0x00082a49
   80054:	00082a49 	.word	0x00082a49
   80058:	00082a49 	.word	0x00082a49
   8005c:	00082a49 	.word	0x00082a49
   80060:	00082a49 	.word	0x00082a49
   80064:	00082a49 	.word	0x00082a49
   80068:	00000000 	.word	0x00000000
   8006c:	000828b9 	.word	0x000828b9
   80070:	000828cd 	.word	0x000828cd
   80074:	000828e1 	.word	0x000828e1
   80078:	000828f5 	.word	0x000828f5
	...
   80084:	00081b7d 	.word	0x00081b7d
   80088:	00082a49 	.word	0x00082a49
   8008c:	00082a49 	.word	0x00082a49
   80090:	00082a49 	.word	0x00082a49
   80094:	00082a49 	.word	0x00082a49
   80098:	00082a49 	.word	0x00082a49
   8009c:	00082a49 	.word	0x00082a49
   800a0:	00082a49 	.word	0x00082a49
   800a4:	00000000 	.word	0x00000000
   800a8:	00082a49 	.word	0x00082a49
   800ac:	00082a49 	.word	0x00082a49
   800b0:	00082a49 	.word	0x00082a49
   800b4:	00082a49 	.word	0x00082a49
   800b8:	00082a49 	.word	0x00082a49
   800bc:	00082a49 	.word	0x00082a49
   800c0:	00082a49 	.word	0x00082a49
   800c4:	00082a49 	.word	0x00082a49
   800c8:	00082a49 	.word	0x00082a49
   800cc:	00082a49 	.word	0x00082a49
   800d0:	00082a49 	.word	0x00082a49
   800d4:	00082a49 	.word	0x00082a49
   800d8:	00082a49 	.word	0x00082a49
   800dc:	00082a49 	.word	0x00082a49
   800e0:	00082a49 	.word	0x00082a49
   800e4:	00082a49 	.word	0x00082a49
   800e8:	00082a49 	.word	0x00082a49
   800ec:	00082a49 	.word	0x00082a49
   800f0:	00082a49 	.word	0x00082a49

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200709b0 	.word	0x200709b0
   80110:	00000000 	.word	0x00000000
   80114:	00086d24 	.word	0x00086d24

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00086d24 	.word	0x00086d24
   8013c:	200709b4 	.word	0x200709b4
   80140:	00086d24 	.word	0x00086d24
   80144:	00000000 	.word	0x00000000

00080148 <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
   80148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8014c:	b083      	sub	sp, #12
   8014e:	4605      	mov	r5, r0
	while (len) {
   80150:	4690      	mov	r8, r2
   80152:	2a00      	cmp	r2, #0
   80154:	d045      	beq.n	801e2 <usart_serial_read_packet+0x9a>
   80156:	1c4e      	adds	r6, r1, #1
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80158:	4f24      	ldr	r7, [pc, #144]	; (801ec <usart_serial_read_packet+0xa4>)
		while (usart_read(p_usart, &val));
   8015a:	4c25      	ldr	r4, [pc, #148]	; (801f0 <usart_serial_read_packet+0xa8>)
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8015c:	f8df a0a4 	ldr.w	sl, [pc, #164]	; 80204 <usart_serial_read_packet+0xbc>
{
	uint32_t val;

#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
   80160:	f8df b090 	ldr.w	fp, [pc, #144]	; 801f4 <usart_serial_read_packet+0xac>
   80164:	f106 39ff 	add.w	r9, r6, #4294967295
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val;

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80168:	4b22      	ldr	r3, [pc, #136]	; (801f4 <usart_serial_read_packet+0xac>)
   8016a:	429d      	cmp	r5, r3
   8016c:	d106      	bne.n	8017c <usart_serial_read_packet+0x34>
		while (uart_read((Uart*)p_usart, data));
   8016e:	4658      	mov	r0, fp
   80170:	4649      	mov	r1, r9
   80172:	4b21      	ldr	r3, [pc, #132]	; (801f8 <usart_serial_read_packet+0xb0>)
   80174:	4798      	blx	r3
   80176:	2800      	cmp	r0, #0
   80178:	d1f9      	bne.n	8016e <usart_serial_read_packet+0x26>
   8017a:	e019      	b.n	801b0 <usart_serial_read_packet+0x68>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   8017c:	4b1f      	ldr	r3, [pc, #124]	; (801fc <usart_serial_read_packet+0xb4>)
   8017e:	429d      	cmp	r5, r3
   80180:	d109      	bne.n	80196 <usart_serial_read_packet+0x4e>
		while (usart_read(p_usart, &val));
   80182:	4699      	mov	r9, r3
   80184:	4648      	mov	r0, r9
   80186:	a901      	add	r1, sp, #4
   80188:	47a0      	blx	r4
   8018a:	2800      	cmp	r0, #0
   8018c:	d1fa      	bne.n	80184 <usart_serial_read_packet+0x3c>
		*data = (uint8_t)(val & 0xFF);
   8018e:	9b01      	ldr	r3, [sp, #4]
   80190:	f806 3c01 	strb.w	r3, [r6, #-1]
   80194:	e017      	b.n	801c6 <usart_serial_read_packet+0x7e>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80196:	4b1a      	ldr	r3, [pc, #104]	; (80200 <usart_serial_read_packet+0xb8>)
   80198:	429d      	cmp	r5, r3
   8019a:	d109      	bne.n	801b0 <usart_serial_read_packet+0x68>
		while (usart_read(p_usart, &val));
   8019c:	4699      	mov	r9, r3
   8019e:	4648      	mov	r0, r9
   801a0:	a901      	add	r1, sp, #4
   801a2:	47a0      	blx	r4
   801a4:	2800      	cmp	r0, #0
   801a6:	d1fa      	bne.n	8019e <usart_serial_read_packet+0x56>
		*data = (uint8_t)(val & 0xFF);
   801a8:	9b01      	ldr	r3, [sp, #4]
   801aa:	f806 3c01 	strb.w	r3, [r6, #-1]
   801ae:	e014      	b.n	801da <usart_serial_read_packet+0x92>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   801b0:	4555      	cmp	r5, sl
   801b2:	d108      	bne.n	801c6 <usart_serial_read_packet+0x7e>
		while (usart_read(p_usart, &val));
   801b4:	4650      	mov	r0, sl
   801b6:	a901      	add	r1, sp, #4
   801b8:	47a0      	blx	r4
   801ba:	2800      	cmp	r0, #0
   801bc:	d1fa      	bne.n	801b4 <usart_serial_read_packet+0x6c>
		*data = (uint8_t)(val & 0xFF);
   801be:	9b01      	ldr	r3, [sp, #4]
   801c0:	f806 3c01 	strb.w	r3, [r6, #-1]
   801c4:	e009      	b.n	801da <usart_serial_read_packet+0x92>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   801c6:	42bd      	cmp	r5, r7
   801c8:	d107      	bne.n	801da <usart_serial_read_packet+0x92>
		while (usart_read(p_usart, &val));
   801ca:	4638      	mov	r0, r7
   801cc:	a901      	add	r1, sp, #4
   801ce:	47a0      	blx	r4
   801d0:	2800      	cmp	r0, #0
   801d2:	d1fa      	bne.n	801ca <usart_serial_read_packet+0x82>
		*data = (uint8_t)(val & 0xFF);
   801d4:	9b01      	ldr	r3, [sp, #4]
   801d6:	f806 3c01 	strb.w	r3, [r6, #-1]
   801da:	3601      	adds	r6, #1
   801dc:	f1b8 0801 	subs.w	r8, r8, #1
   801e0:	d1c0      	bne.n	80164 <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
}
   801e2:	2000      	movs	r0, #0
   801e4:	b003      	add	sp, #12
   801e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   801ea:	bf00      	nop
   801ec:	400a4000 	.word	0x400a4000
   801f0:	00080565 	.word	0x00080565
   801f4:	400e0800 	.word	0x400e0800
   801f8:	0008053d 	.word	0x0008053d
   801fc:	40098000 	.word	0x40098000
   80200:	4009c000 	.word	0x4009c000
   80204:	400a0000 	.word	0x400a0000

00080208 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80208:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8020c:	460c      	mov	r4, r1
   8020e:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   80210:	b960      	cbnz	r0, 8022c <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   80212:	2a00      	cmp	r2, #0
   80214:	dd0e      	ble.n	80234 <_read+0x2c>
   80216:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80218:	4e09      	ldr	r6, [pc, #36]	; (80240 <_read+0x38>)
   8021a:	4d0a      	ldr	r5, [pc, #40]	; (80244 <_read+0x3c>)
   8021c:	6830      	ldr	r0, [r6, #0]
   8021e:	4621      	mov	r1, r4
   80220:	682b      	ldr	r3, [r5, #0]
   80222:	4798      	blx	r3
		ptr++;
   80224:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   80226:	42bc      	cmp	r4, r7
   80228:	d1f8      	bne.n	8021c <_read+0x14>
   8022a:	e006      	b.n	8023a <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   8022c:	f04f 30ff 	mov.w	r0, #4294967295
   80230:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   80234:	2000      	movs	r0, #0
   80236:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   8023a:	4640      	mov	r0, r8
	}
	return nChars;
}
   8023c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80240:	20078d64 	.word	0x20078d64
   80244:	20078d5c 	.word	0x20078d5c

00080248 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
   80248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8024c:	460e      	mov	r6, r1
   8024e:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   80250:	3801      	subs	r0, #1
   80252:	2802      	cmp	r0, #2
   80254:	d80f      	bhi.n	80276 <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   80256:	b192      	cbz	r2, 8027e <_write+0x36>
   80258:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   8025a:	f8df 803c 	ldr.w	r8, [pc, #60]	; 80298 <_write+0x50>
   8025e:	4f0d      	ldr	r7, [pc, #52]	; (80294 <_write+0x4c>)
   80260:	f8d8 0000 	ldr.w	r0, [r8]
   80264:	5d31      	ldrb	r1, [r6, r4]
   80266:	683b      	ldr	r3, [r7, #0]
   80268:	4798      	blx	r3
   8026a:	2800      	cmp	r0, #0
   8026c:	db0a      	blt.n	80284 <_write+0x3c>
			return -1;
		}
		++nChars;
   8026e:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   80270:	42a5      	cmp	r5, r4
   80272:	d1f5      	bne.n	80260 <_write+0x18>
   80274:	e00a      	b.n	8028c <_write+0x44>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   80276:	f04f 30ff 	mov.w	r0, #4294967295
   8027a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   8027e:	2000      	movs	r0, #0
   80280:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   80284:	f04f 30ff 	mov.w	r0, #4294967295
   80288:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   8028c:	4620      	mov	r0, r4
	}
	return nChars;
}
   8028e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80292:	bf00      	nop
   80294:	20078d60 	.word	0x20078d60
   80298:	20078d64 	.word	0x20078d64

0008029c <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const uint8_t uc_startup)
{
   8029c:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
   8029e:	2401      	movs	r4, #1
   802a0:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
   802a2:	2400      	movs	r4, #0
   802a4:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
   802a6:	f240 2502 	movw	r5, #514	; 0x202
   802aa:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
   802ae:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
   802b2:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) |
   802b6:	6845      	ldr	r5, [r0, #4]
			((uc_startup << ADC_MR_STARTUP_Pos) &
   802b8:	041b      	lsls	r3, r3, #16
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
	p_adc->ADC_RCR = 0;
	p_adc->ADC_RNCR = 0;

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) |
   802ba:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
   802be:	431d      	orrs	r5, r3
	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
	p_adc->ADC_RCR = 0;
	p_adc->ADC_RNCR = 0;

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
   802c0:	0052      	lsls	r2, r2, #1
   802c2:	fbb1 f1f2 	udiv	r1, r1, r2
   802c6:	1e4a      	subs	r2, r1, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) |
   802c8:	0212      	lsls	r2, r2, #8
   802ca:	b292      	uxth	r2, r2
   802cc:	4315      	orrs	r5, r2
   802ce:	6045      	str	r5, [r0, #4]
			((uc_startup << ADC_MR_STARTUP_Pos) &
			ADC_MR_STARTUP_Msk);
	return 0;
}
   802d0:	4620      	mov	r0, r4
   802d2:	bc30      	pop	{r4, r5}
   802d4:	4770      	bx	lr
   802d6:	bf00      	nop

000802d8 <adc_set_resolution>:
 * \param resolution ADC resolution.
 *
 */
void adc_set_resolution(Adc *p_adc,const enum adc_resolution_t resolution)
{
	p_adc->ADC_MR |= (resolution << 4) & ADC_MR_LOWRES;
   802d8:	6843      	ldr	r3, [r0, #4]
   802da:	0109      	lsls	r1, r1, #4
   802dc:	f001 0110 	and.w	r1, r1, #16
   802e0:	430b      	orrs	r3, r1
   802e2:	6043      	str	r3, [r0, #4]
   802e4:	4770      	bx	lr
   802e6:	bf00      	nop

000802e8 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
   802e8:	6843      	ldr	r3, [r0, #4]
   802ea:	4319      	orrs	r1, r3
   802ec:	01d2      	lsls	r2, r2, #7
   802ee:	b2d3      	uxtb	r3, r2
   802f0:	4319      	orrs	r1, r3
   802f2:	6041      	str	r1, [r0, #4]
   802f4:	4770      	bx	lr
   802f6:	bf00      	nop

000802f8 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
   802f8:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   802fa:	6844      	ldr	r4, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
   802fc:	4322      	orrs	r2, r4
   802fe:	0609      	lsls	r1, r1, #24
   80300:	f001 6470 	and.w	r4, r1, #251658240	; 0xf000000
   80304:	4322      	orrs	r2, r4
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   80306:	071b      	lsls	r3, r3, #28
   80308:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
   8030c:	431a      	orrs	r2, r3
   8030e:	6042      	str	r2, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
   80310:	f85d 4b04 	ldr.w	r4, [sp], #4
   80314:	4770      	bx	lr
   80316:	bf00      	nop

00080318 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
   80318:	2302      	movs	r3, #2
   8031a:	6003      	str	r3, [r0, #0]
   8031c:	4770      	bx	lr
   8031e:	bf00      	nop

00080320 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
   80320:	2301      	movs	r3, #1
   80322:	fa03 f101 	lsl.w	r1, r3, r1
   80326:	6101      	str	r1, [r0, #16]
   80328:	4770      	bx	lr
   8032a:	bf00      	nop

0008032c <adc_get_channel_value>:
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;

	if (15 >= adc_ch) {
   8032c:	290f      	cmp	r1, #15
		ul_data = *(p_adc->ADC_CDR + adc_ch);
   8032e:	bf9a      	itte	ls
   80330:	3114      	addls	r1, #20
   80332:	f850 0021 	ldrls.w	r0, [r0, r1, lsl #2]
 *
 * \return ADC value of the specified channel.
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;
   80336:	2000      	movhi	r0, #0
	if (15 >= adc_ch) {
		ul_data = *(p_adc->ADC_CDR + adc_ch);
	}

	return ul_data;
}
   80338:	4770      	bx	lr
   8033a:	bf00      	nop

0008033c <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for SAM3N)
 * or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   8033c:	b4f0      	push	{r4, r5, r6, r7}
   8033e:	b08c      	sub	sp, #48	; 0x30
   80340:	4606      	mov	r6, r0
   80342:	460f      	mov	r7, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   80344:	ac01      	add	r4, sp, #4
   80346:	4d14      	ldr	r5, [pc, #80]	; (80398 <pwm_clocks_generate+0x5c>)
   80348:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   8034a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   8034c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   8034e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   80350:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   80354:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			{ 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   80358:	9b01      	ldr	r3, [sp, #4]
   8035a:	fbb7 f3f3 	udiv	r3, r7, r3
   8035e:	fbb3 f3f6 	udiv	r3, r3, r6
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   80362:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
   80366:	d90e      	bls.n	80386 <pwm_clocks_generate+0x4a>
   80368:	ac01      	add	r4, sp, #4
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
			{ 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   8036a:	2200      	movs	r2, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
		ul_pre++;
   8036c:	3201      	adds	r2, #1
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   8036e:	f854 3f04 	ldr.w	r3, [r4, #4]!
   80372:	fbb7 f3f3 	udiv	r3, r7, r3
   80376:	fbb3 f3f6 	udiv	r3, r3, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   8037a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
   8037e:	d8f5      	bhi.n	8036c <pwm_clocks_generate+0x30>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	}

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   80380:	2a0a      	cmp	r2, #10
   80382:	d901      	bls.n	80388 <pwm_clocks_generate+0x4c>
   80384:	e003      	b.n	8038e <pwm_clocks_generate+0x52>
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
			{ 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   80386:	2200      	movs	r2, #0
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	}

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
   80388:	ea43 2002 	orr.w	r0, r3, r2, lsl #8
   8038c:	e001      	b.n	80392 <pwm_clocks_generate+0x56>
	} else {
		return PWM_INVALID_ARGUMENT;
   8038e:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   80392:	b00c      	add	sp, #48	; 0x30
   80394:	bcf0      	pop	{r4, r5, r6, r7}
   80396:	4770      	bx	lr
   80398:	00086be8 	.word	0x00086be8

0008039c <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   8039c:	b570      	push	{r4, r5, r6, lr}
   8039e:	4606      	mov	r6, r0
   803a0:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   803a2:	6808      	ldr	r0, [r1, #0]
   803a4:	b140      	cbz	r0, 803b8 <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   803a6:	6889      	ldr	r1, [r1, #8]
   803a8:	4b0b      	ldr	r3, [pc, #44]	; (803d8 <pwm_init+0x3c>)
   803aa:	4798      	blx	r3
   803ac:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
   803ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
   803b2:	4298      	cmp	r0, r3
   803b4:	d101      	bne.n	803ba <pwm_init+0x1e>
   803b6:	e00e      	b.n	803d6 <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
   803b8:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   803ba:	6860      	ldr	r0, [r4, #4]
   803bc:	b140      	cbz	r0, 803d0 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   803be:	68a1      	ldr	r1, [r4, #8]
   803c0:	4b05      	ldr	r3, [pc, #20]	; (803d8 <pwm_init+0x3c>)
   803c2:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   803c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
   803c8:	4298      	cmp	r0, r3
   803ca:	d004      	beq.n	803d6 <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
   803cc:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if SAM3N
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   803d0:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   803d2:	2000      	movs	r0, #0
   803d4:	bd70      	pop	{r4, r5, r6, pc}
}
   803d6:	bd70      	pop	{r4, r5, r6, pc}
   803d8:	0008033d 	.word	0x0008033d

000803dc <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   803dc:	b470      	push	{r4, r5, r6}
	uint32_t ch_mode_reg = 0;
	uint32_t ch_num = p_channel->channel;
   803de:	680b      	ldr	r3, [r1, #0]
	uint32_t channel = (1 << ch_num);
   803e0:	2501      	movs	r5, #1
   803e2:	409d      	lsls	r5, r3

	/* Channel Mode/Clock Register */
	ch_mode_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   803e4:	8a8c      	ldrh	r4, [r1, #20]
	uint32_t ch_mode_reg = 0;
	uint32_t ch_num = p_channel->channel;
	uint32_t channel = (1 << ch_num);

	/* Channel Mode/Clock Register */
	ch_mode_reg = (p_channel->ul_prescaler & 0xF) |
   803e6:	684a      	ldr	r2, [r1, #4]
   803e8:	f002 020f 	and.w	r2, r2, #15
   803ec:	4314      	orrs	r4, r2
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
   803ee:	890e      	ldrh	r6, [r1, #8]
	uint32_t ch_num = p_channel->channel;
	uint32_t channel = (1 << ch_num);

	/* Channel Mode/Clock Register */
	ch_mode_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   803f0:	4334      	orrs	r4, r6
   803f2:	7a8a      	ldrb	r2, [r1, #10]
#if (SAM3U || SAM3S || SAM3XA || SAM4S)
			(p_channel->counter_event) |
   803f4:	ea44 2442 	orr.w	r4, r4, r2, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   803f8:	7d8a      	ldrb	r2, [r1, #22]
   803fa:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   803fe:	7dca      	ldrb	r2, [r1, #23]
   80400:	ea44 4442 	orr.w	r4, r4, r2, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   80404:	7e0a      	ldrb	r2, [r1, #24]
	uint32_t ch_mode_reg = 0;
	uint32_t ch_num = p_channel->channel;
	uint32_t channel = (1 << ch_num);

	/* Channel Mode/Clock Register */
	ch_mode_reg = (p_channel->ul_prescaler & 0xF) |
   80406:	ea44 4482 	orr.w	r4, r4, r2, lsl #18
   8040a:	eb00 1243 	add.w	r2, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = ch_mode_reg;
   8040e:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   80412:	68cc      	ldr	r4, [r1, #12]
   80414:	f8c2 4204 	str.w	r4, [r2, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   80418:	690c      	ldr	r4, [r1, #16]
   8041a:	f8c2 420c 	str.w	r4, [r2, #524]	; 0x20c

#if (SAM3U || SAM3S || SAM3XA || SAM4S)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   8041e:	7d8a      	ldrb	r2, [r1, #22]
   80420:	b13a      	cbz	r2, 80432 <pwm_channel_init+0x56>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   80422:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   80424:	8b4a      	ldrh	r2, [r1, #26]
   80426:	ea42 4404 	orr.w	r4, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;

#if (SAM3U || SAM3S || SAM3XA || SAM4S)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   8042a:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   8042e:	f8c2 4218 	str.w	r4, [r2, #536]	; 0x218
	}

	/* Output Selection Register */
	p_pwm->PWM_OS = ((p_channel->output_selection.
					b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) <<
   80432:	7fcc      	ldrb	r4, [r1, #31]
   80434:	409c      	lsls	r4, r3
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	p_pwm->PWM_OS = ((p_channel->output_selection.
					b_override_pwmh) << ch_num) |
   80436:	7f8a      	ldrb	r2, [r1, #30]
   80438:	409a      	lsls	r2, r3
   8043a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	p_pwm->PWM_OS = ((p_channel->output_selection.
   8043e:	6482      	str	r2, [r0, #72]	; 0x48
					ch_num) << 16);

	/* Output Override Value Register */
	p_pwm->PWM_OOV = ((p_channel->output_selection.
					override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) <<
   80440:	f891 4021 	ldrb.w	r4, [r1, #33]	; 0x21
   80444:	409c      	lsls	r4, r3
			(((p_channel->output_selection.b_override_pwml) <<
					ch_num) << 16);

	/* Output Override Value Register */
	p_pwm->PWM_OOV = ((p_channel->output_selection.
					override_level_pwmh) << ch_num) |
   80446:	f891 2020 	ldrb.w	r2, [r1, #32]
   8044a:	409a      	lsls	r2, r3
   8044c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
					b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) <<
					ch_num) << 16);

	/* Output Override Value Register */
	p_pwm->PWM_OOV = ((p_channel->output_selection.
   80450:	6442      	str	r2, [r0, #68]	; 0x44
					override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) <<
					ch_num) << 16);

	/* Sync Channels Mode Register */
	if (p_channel->b_sync_ch) {
   80452:	f891 2022 	ldrb.w	r2, [r1, #34]	; 0x22
   80456:	b11a      	cbz	r2, 80460 <pwm_channel_init+0x84>
		p_pwm->PWM_SCM |= channel;
   80458:	6a02      	ldr	r2, [r0, #32]
   8045a:	4315      	orrs	r5, r2
   8045c:	6205      	str	r5, [r0, #32]
   8045e:	e003      	b.n	80468 <pwm_channel_init+0x8c>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   80460:	6a02      	ldr	r2, [r0, #32]
   80462:	ea22 0505 	bic.w	r5, r2, r5
   80466:	6205      	str	r5, [r0, #32]
	}

	/* Fault Protection Value Register */
	p_pwm->PWM_FPV = ((p_channel->ul_fault_output_pwmh) << ch_num) |
			(((p_channel->ul_fault_output_pwml) << ch_num) << 16);
   80468:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   8046c:	409c      	lsls	r4, r3
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
	}

	/* Fault Protection Value Register */
	p_pwm->PWM_FPV = ((p_channel->ul_fault_output_pwmh) << ch_num) |
   8046e:	f891 2024 	ldrb.w	r2, [r1, #36]	; 0x24
   80472:	409a      	lsls	r2, r3
   80474:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
   80478:	6682      	str	r2, [r0, #104]	; 0x68
			(((p_channel->ul_fault_output_pwml) << ch_num) << 16);

	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   8047a:	2b03      	cmp	r3, #3
   8047c:	d80c      	bhi.n	80498 <pwm_channel_init+0xbc>
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE1;
   8047e:	6ec4      	ldr	r4, [r0, #108]	; 0x6c

	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
		ch_num *= 8;
   80480:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
   80482:	22ff      	movs	r2, #255	; 0xff
   80484:	409a      	lsls	r2, r3
   80486:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   8048a:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   8048e:	fa01 f303 	lsl.w	r3, r1, r3
   80492:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE1 = fault_enable_reg;
   80494:	66c3      	str	r3, [r0, #108]	; 0x6c
   80496:	e00c      	b.n	804b2 <pwm_channel_init+0xd6>
	} else {
		ch_num -= 4;
   80498:	3b04      	subs	r3, #4
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE2;
   8049a:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
		ch_num *= 8;
   8049c:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
		fault_enable_reg &= ~(0xFF << ch_num);
   8049e:	22ff      	movs	r2, #255	; 0xff
   804a0:	409a      	lsls	r2, r3
   804a2:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   804a6:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   804aa:	fa01 f303 	lsl.w	r3, r1, r3
   804ae:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE2 = fault_enable_reg;
   804b0:	6703      	str	r3, [r0, #112]	; 0x70
	p_pwm->PWM_FPE = fault_enable_reg;
#endif
#endif

	return 0;
}
   804b2:	2000      	movs	r0, #0
   804b4:	bc70      	pop	{r4, r5, r6}
   804b6:	4770      	bx	lr

000804b8 <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
   804b8:	b410      	push	{r4}
	uint32_t ch_num = p_channel->channel;
   804ba:	680c      	ldr	r4, [r1, #0]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   804bc:	690b      	ldr	r3, [r1, #16]
   804be:	4293      	cmp	r3, r2
   804c0:	d306      	bcc.n	804d0 <pwm_channel_update_duty+0x18>
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
   804c2:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   804c4:	eb00 1044 	add.w	r0, r0, r4, lsl #5
   804c8:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
   804cc:	2000      	movs	r0, #0
   804ce:	e001      	b.n	804d4 <pwm_channel_update_duty+0x1c>
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
   804d0:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
   804d4:	f85d 4b04 	ldr.w	r4, [sp], #4
   804d8:	4770      	bx	lr
   804da:	bf00      	nop

000804dc <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   804dc:	2301      	movs	r3, #1
   804de:	fa03 f101 	lsl.w	r1, r3, r1
   804e2:	6041      	str	r1, [r0, #4]
   804e4:	4770      	bx	lr
   804e6:	bf00      	nop

000804e8 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   804e8:	2301      	movs	r3, #1
   804ea:	fa03 f101 	lsl.w	r1, r3, r1
   804ee:	6081      	str	r1, [r0, #8]
   804f0:	4770      	bx	lr
   804f2:	bf00      	nop

000804f4 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   804f4:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   804f6:	23ac      	movs	r3, #172	; 0xac
   804f8:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   804fa:	680a      	ldr	r2, [r1, #0]
   804fc:	684b      	ldr	r3, [r1, #4]
   804fe:	fbb2 f3f3 	udiv	r3, r2, r3
   80502:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   80504:	1e5c      	subs	r4, r3, #1
   80506:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   8050a:	4294      	cmp	r4, r2
   8050c:	d80a      	bhi.n	80524 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   8050e:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   80510:	688b      	ldr	r3, [r1, #8]
   80512:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80514:	f240 2302 	movw	r3, #514	; 0x202
   80518:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   8051c:	2350      	movs	r3, #80	; 0x50
   8051e:	6003      	str	r3, [r0, #0]

	return 0;
   80520:	2000      	movs	r0, #0
   80522:	e000      	b.n	80526 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   80524:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   80526:	f85d 4b04 	ldr.w	r4, [sp], #4
   8052a:	4770      	bx	lr

0008052c <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   8052c:	6943      	ldr	r3, [r0, #20]
   8052e:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   80532:	bf1a      	itte	ne
   80534:	61c1      	strne	r1, [r0, #28]
	return 0;
   80536:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   80538:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   8053a:	4770      	bx	lr

0008053c <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   8053c:	6943      	ldr	r3, [r0, #20]
   8053e:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   80542:	bf1d      	ittte	ne
   80544:	6983      	ldrne	r3, [r0, #24]
   80546:	700b      	strbne	r3, [r1, #0]
	return 0;
   80548:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   8054a:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   8054c:	4770      	bx	lr
   8054e:	bf00      	nop

00080550 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   80550:	6943      	ldr	r3, [r0, #20]
   80552:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   80556:	bf1d      	ittte	ne
   80558:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   8055c:	61c1      	strne	r1, [r0, #28]
	return 0;
   8055e:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   80560:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   80562:	4770      	bx	lr

00080564 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   80564:	6943      	ldr	r3, [r0, #20]
   80566:	f013 0f01 	tst.w	r3, #1
   8056a:	d005      	beq.n	80578 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   8056c:	6983      	ldr	r3, [r0, #24]
   8056e:	f3c3 0308 	ubfx	r3, r3, #0, #9
   80572:	600b      	str	r3, [r1, #0]

	return 0;
   80574:	2000      	movs	r0, #0
   80576:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   80578:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   8057a:	4770      	bx	lr

0008057c <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
   8057c:	f100 0308 	add.w	r3, r0, #8
   80580:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   80582:	f64f 72ff 	movw	r2, #65535	; 0xffff
   80586:	8102      	strh	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
   80588:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   8058a:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   8058c:	2300      	movs	r3, #0
   8058e:	6003      	str	r3, [r0, #0]
   80590:	4770      	bx	lr
   80592:	bf00      	nop

00080594 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   80594:	2300      	movs	r3, #0
   80596:	6103      	str	r3, [r0, #16]
   80598:	4770      	bx	lr
   8059a:	bf00      	nop

0008059c <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   8059c:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   8059e:	685a      	ldr	r2, [r3, #4]
   805a0:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   805a2:	6842      	ldr	r2, [r0, #4]
   805a4:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   805a6:	685a      	ldr	r2, [r3, #4]
   805a8:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   805aa:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   805ac:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   805ae:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   805b0:	6803      	ldr	r3, [r0, #0]
   805b2:	3301      	adds	r3, #1
   805b4:	6003      	str	r3, [r0, #0]
   805b6:	4770      	bx	lr

000805b8 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
   805b8:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
   805ba:	880c      	ldrh	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   805bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
   805c0:	429c      	cmp	r4, r3
   805c2:	d101      	bne.n	805c8 <vListInsert+0x10>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   805c4:	6903      	ldr	r3, [r0, #16]
   805c6:	e00c      	b.n	805e2 <vListInsert+0x2a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
   805c8:	f100 0308 	add.w	r3, r0, #8
   805cc:	68c2      	ldr	r2, [r0, #12]
   805ce:	8812      	ldrh	r2, [r2, #0]
   805d0:	b292      	uxth	r2, r2
   805d2:	4294      	cmp	r4, r2
   805d4:	d305      	bcc.n	805e2 <vListInsert+0x2a>
   805d6:	685b      	ldr	r3, [r3, #4]
   805d8:	685a      	ldr	r2, [r3, #4]
   805da:	8812      	ldrh	r2, [r2, #0]
   805dc:	b292      	uxth	r2, r2
   805de:	4294      	cmp	r4, r2
   805e0:	d2f9      	bcs.n	805d6 <vListInsert+0x1e>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   805e2:	685a      	ldr	r2, [r3, #4]
   805e4:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   805e6:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
   805e8:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   805ea:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   805ec:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   805ee:	6803      	ldr	r3, [r0, #0]
   805f0:	3301      	adds	r3, #1
   805f2:	6003      	str	r3, [r0, #0]
}
   805f4:	f85d 4b04 	ldr.w	r4, [sp], #4
   805f8:	4770      	bx	lr
   805fa:	bf00      	nop

000805fc <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   805fc:	6843      	ldr	r3, [r0, #4]
   805fe:	6882      	ldr	r2, [r0, #8]
   80600:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   80602:	6883      	ldr	r3, [r0, #8]
   80604:	6842      	ldr	r2, [r0, #4]
   80606:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   80608:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   8060a:	685a      	ldr	r2, [r3, #4]
   8060c:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   8060e:	bf04      	itt	eq
   80610:	6882      	ldreq	r2, [r0, #8]
   80612:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   80614:	2200      	movs	r2, #0
   80616:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   80618:	681a      	ldr	r2, [r3, #0]
   8061a:	3a01      	subs	r2, #1
   8061c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   8061e:	6818      	ldr	r0, [r3, #0]
}
   80620:	4770      	bx	lr
   80622:	bf00      	nop

00080624 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   80624:	4803      	ldr	r0, [pc, #12]	; (80634 <prvPortStartFirstTask+0x10>)
   80626:	6800      	ldr	r0, [r0, #0]
   80628:	6800      	ldr	r0, [r0, #0]
   8062a:	f380 8808 	msr	MSP, r0
   8062e:	b662      	cpsie	i
   80630:	df00      	svc	0
   80632:	bf00      	nop
   80634:	e000ed08 	.word	0xe000ed08

00080638 <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   80638:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   8063c:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
   80640:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
   80644:	2300      	movs	r3, #0
   80646:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
   8064a:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
   8064e:	3840      	subs	r0, #64	; 0x40
   80650:	4770      	bx	lr
   80652:	bf00      	nop

00080654 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   80654:	4b06      	ldr	r3, [pc, #24]	; (80670 <pxCurrentTCBConst2>)
   80656:	6819      	ldr	r1, [r3, #0]
   80658:	6808      	ldr	r0, [r1, #0]
   8065a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8065e:	f380 8809 	msr	PSP, r0
   80662:	f04f 0000 	mov.w	r0, #0
   80666:	f380 8811 	msr	BASEPRI, r0
   8066a:	f04e 0e0d 	orr.w	lr, lr, #13
   8066e:	4770      	bx	lr

00080670 <pxCurrentTCBConst2>:
   80670:	20078af8 	.word	0x20078af8

00080674 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80674:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80678:	4b01      	ldr	r3, [pc, #4]	; (80680 <vPortYieldFromISR+0xc>)
   8067a:	601a      	str	r2, [r3, #0]
   8067c:	4770      	bx	lr
   8067e:	bf00      	nop
   80680:	e000ed04 	.word	0xe000ed04

00080684 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   80684:	f3ef 8011 	mrs	r0, BASEPRI
   80688:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   8068c:	f381 8811 	msr	BASEPRI, r1
   80690:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   80692:	2000      	movs	r0, #0

00080694 <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   80694:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
   80696:	4b03      	ldr	r3, [pc, #12]	; (806a4 <vPortEnterCritical+0x10>)
   80698:	4798      	blx	r3
	uxCriticalNesting++;
   8069a:	4b03      	ldr	r3, [pc, #12]	; (806a8 <vPortEnterCritical+0x14>)
   8069c:	681a      	ldr	r2, [r3, #0]
   8069e:	3201      	adds	r2, #1
   806a0:	601a      	str	r2, [r3, #0]
   806a2:	bd08      	pop	{r3, pc}
   806a4:	00080685 	.word	0x00080685
   806a8:	20070138 	.word	0x20070138

000806ac <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   806ac:	f380 8811 	msr	BASEPRI, r0
   806b0:	4770      	bx	lr
   806b2:	bf00      	nop

000806b4 <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   806b4:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   806b6:	4a04      	ldr	r2, [pc, #16]	; (806c8 <vPortExitCritical+0x14>)
   806b8:	6813      	ldr	r3, [r2, #0]
   806ba:	3b01      	subs	r3, #1
   806bc:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   806be:	b913      	cbnz	r3, 806c6 <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
   806c0:	2000      	movs	r0, #0
   806c2:	4b02      	ldr	r3, [pc, #8]	; (806cc <vPortExitCritical+0x18>)
   806c4:	4798      	blx	r3
   806c6:	bd08      	pop	{r3, pc}
   806c8:	20070138 	.word	0x20070138
   806cc:	000806ad 	.word	0x000806ad

000806d0 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   806d0:	f3ef 8009 	mrs	r0, PSP
   806d4:	4b0c      	ldr	r3, [pc, #48]	; (80708 <pxCurrentTCBConst>)
   806d6:	681a      	ldr	r2, [r3, #0]
   806d8:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   806dc:	6010      	str	r0, [r2, #0]
   806de:	e92d 4008 	stmdb	sp!, {r3, lr}
   806e2:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   806e6:	f380 8811 	msr	BASEPRI, r0
   806ea:	f000 fec5 	bl	81478 <vTaskSwitchContext>
   806ee:	f04f 0000 	mov.w	r0, #0
   806f2:	f380 8811 	msr	BASEPRI, r0
   806f6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   806fa:	6819      	ldr	r1, [r3, #0]
   806fc:	6808      	ldr	r0, [r1, #0]
   806fe:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80702:	f380 8809 	msr	PSP, r0
   80706:	4770      	bx	lr

00080708 <pxCurrentTCBConst>:
   80708:	20078af8 	.word	0x20078af8

0008070c <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   8070c:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   8070e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80712:	4b05      	ldr	r3, [pc, #20]	; (80728 <SysTick_Handler+0x1c>)
   80714:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   80716:	4b05      	ldr	r3, [pc, #20]	; (8072c <SysTick_Handler+0x20>)
   80718:	4798      	blx	r3
	{
		vTaskIncrementTick();
   8071a:	4b05      	ldr	r3, [pc, #20]	; (80730 <SysTick_Handler+0x24>)
   8071c:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   8071e:	2000      	movs	r0, #0
   80720:	4b04      	ldr	r3, [pc, #16]	; (80734 <SysTick_Handler+0x28>)
   80722:	4798      	blx	r3
   80724:	bd08      	pop	{r3, pc}
   80726:	bf00      	nop
   80728:	e000ed04 	.word	0xe000ed04
   8072c:	00080685 	.word	0x00080685
   80730:	00081129 	.word	0x00081129
   80734:	000806ad 	.word	0x000806ad

00080738 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
   80738:	4a03      	ldr	r2, [pc, #12]	; (80748 <vPortSetupTimerInterrupt+0x10>)
   8073a:	4b04      	ldr	r3, [pc, #16]	; (8074c <vPortSetupTimerInterrupt+0x14>)
   8073c:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
   8073e:	2207      	movs	r2, #7
   80740:	3b04      	subs	r3, #4
   80742:	601a      	str	r2, [r3, #0]
   80744:	4770      	bx	lr
   80746:	bf00      	nop
   80748:	0001481f 	.word	0x0001481f
   8074c:	e000e014 	.word	0xe000e014

00080750 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
   80750:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   80752:	4b09      	ldr	r3, [pc, #36]	; (80778 <xPortStartScheduler+0x28>)
   80754:	681a      	ldr	r2, [r3, #0]
   80756:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   8075a:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   8075c:	681a      	ldr	r2, [r3, #0]
   8075e:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   80762:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   80764:	4b05      	ldr	r3, [pc, #20]	; (8077c <xPortStartScheduler+0x2c>)
   80766:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   80768:	2400      	movs	r4, #0
   8076a:	4b05      	ldr	r3, [pc, #20]	; (80780 <xPortStartScheduler+0x30>)
   8076c:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   8076e:	4b05      	ldr	r3, [pc, #20]	; (80784 <xPortStartScheduler+0x34>)
   80770:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
   80772:	4620      	mov	r0, r4
   80774:	bd10      	pop	{r4, pc}
   80776:	bf00      	nop
   80778:	e000ed20 	.word	0xe000ed20
   8077c:	00080739 	.word	0x00080739
   80780:	20070138 	.word	0x20070138
   80784:	00080625 	.word	0x00080625

00080788 <prvInsertBlockIntoFreeList>:
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
   80788:	b430      	push	{r4, r5}
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   8078a:	4a13      	ldr	r2, [pc, #76]	; (807d8 <prvInsertBlockIntoFreeList+0x50>)
   8078c:	6813      	ldr	r3, [r2, #0]
   8078e:	4283      	cmp	r3, r0
   80790:	d201      	bcs.n	80796 <prvInsertBlockIntoFreeList+0xe>
   80792:	461a      	mov	r2, r3
   80794:	e7fa      	b.n	8078c <prvInsertBlockIntoFreeList+0x4>
   80796:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
   80798:	6854      	ldr	r4, [r2, #4]
   8079a:	1915      	adds	r5, r2, r4
   8079c:	4285      	cmp	r5, r0
   8079e:	d103      	bne.n	807a8 <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   807a0:	6868      	ldr	r0, [r5, #4]
   807a2:	4404      	add	r4, r0
   807a4:	6054      	str	r4, [r2, #4]
   807a6:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
   807a8:	6842      	ldr	r2, [r0, #4]
   807aa:	1884      	adds	r4, r0, r2
   807ac:	42a3      	cmp	r3, r4
   807ae:	d10c      	bne.n	807ca <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   807b0:	4c0a      	ldr	r4, [pc, #40]	; (807dc <prvInsertBlockIntoFreeList+0x54>)
   807b2:	6824      	ldr	r4, [r4, #0]
   807b4:	429c      	cmp	r4, r3
   807b6:	d006      	beq.n	807c6 <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   807b8:	685b      	ldr	r3, [r3, #4]
   807ba:	441a      	add	r2, r3
   807bc:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   807be:	680b      	ldr	r3, [r1, #0]
   807c0:	681b      	ldr	r3, [r3, #0]
   807c2:	6003      	str	r3, [r0, #0]
   807c4:	e002      	b.n	807cc <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   807c6:	6003      	str	r3, [r0, #0]
   807c8:	e000      	b.n	807cc <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
   807ca:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   807cc:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   807ce:	bf18      	it	ne
   807d0:	6008      	strne	r0, [r1, #0]
	}
}
   807d2:	bc30      	pop	{r4, r5}
   807d4:	4770      	bx	lr
   807d6:	bf00      	nop
   807d8:	200789d4 	.word	0x200789d4
   807dc:	200789d0 	.word	0x200789d0

000807e0 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   807e0:	b538      	push	{r3, r4, r5, lr}
   807e2:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
   807e4:	4b28      	ldr	r3, [pc, #160]	; (80888 <pvPortMalloc+0xa8>)
   807e6:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   807e8:	4b28      	ldr	r3, [pc, #160]	; (8088c <pvPortMalloc+0xac>)
   807ea:	681b      	ldr	r3, [r3, #0]
   807ec:	b99b      	cbnz	r3, 80816 <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
   807ee:	4a28      	ldr	r2, [pc, #160]	; (80890 <pvPortMalloc+0xb0>)
   807f0:	4b28      	ldr	r3, [pc, #160]	; (80894 <pvPortMalloc+0xb4>)
   807f2:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   807f4:	2100      	movs	r1, #0
   807f6:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
   807f8:	f647 72f0 	movw	r2, #32752	; 0x7ff0
   807fc:	1898      	adds	r0, r3, r2
   807fe:	4d23      	ldr	r5, [pc, #140]	; (8088c <pvPortMalloc+0xac>)
   80800:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   80802:	f647 75f4 	movw	r5, #32756	; 0x7ff4
   80806:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
   80808:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
   8080a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   8080c:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   8080e:	4b22      	ldr	r3, [pc, #136]	; (80898 <pvPortMalloc+0xb8>)
   80810:	681a      	ldr	r2, [r3, #0]
   80812:	3a10      	subs	r2, #16
   80814:	601a      	str	r2, [r3, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   80816:	2c00      	cmp	r4, #0
   80818:	d02d      	beq.n	80876 <pvPortMalloc+0x96>
		{
			xWantedSize += heapSTRUCT_SIZE;
   8081a:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   8081e:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   80822:	bf1c      	itt	ne
   80824:	f022 0207 	bicne.w	r2, r2, #7
   80828:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
   8082a:	1e51      	subs	r1, r2, #1
   8082c:	f647 73fe 	movw	r3, #32766	; 0x7ffe
   80830:	4299      	cmp	r1, r3
   80832:	d822      	bhi.n	8087a <pvPortMalloc+0x9a>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
   80834:	4916      	ldr	r1, [pc, #88]	; (80890 <pvPortMalloc+0xb0>)
   80836:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   80838:	6863      	ldr	r3, [r4, #4]
   8083a:	429a      	cmp	r2, r3
   8083c:	d904      	bls.n	80848 <pvPortMalloc+0x68>
   8083e:	6823      	ldr	r3, [r4, #0]
   80840:	b113      	cbz	r3, 80848 <pvPortMalloc+0x68>
   80842:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   80844:	461c      	mov	r4, r3
   80846:	e7f7      	b.n	80838 <pvPortMalloc+0x58>
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
   80848:	4b10      	ldr	r3, [pc, #64]	; (8088c <pvPortMalloc+0xac>)
   8084a:	681b      	ldr	r3, [r3, #0]
   8084c:	429c      	cmp	r4, r3
   8084e:	d016      	beq.n	8087e <pvPortMalloc+0x9e>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   80850:	680d      	ldr	r5, [r1, #0]
   80852:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   80854:	6823      	ldr	r3, [r4, #0]
   80856:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   80858:	6863      	ldr	r3, [r4, #4]
   8085a:	1a9b      	subs	r3, r3, r2
   8085c:	2b20      	cmp	r3, #32
   8085e:	d904      	bls.n	8086a <pvPortMalloc+0x8a>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
   80860:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   80862:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   80864:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   80866:	4b0d      	ldr	r3, [pc, #52]	; (8089c <pvPortMalloc+0xbc>)
   80868:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   8086a:	4b0b      	ldr	r3, [pc, #44]	; (80898 <pvPortMalloc+0xb8>)
   8086c:	681a      	ldr	r2, [r3, #0]
   8086e:	6861      	ldr	r1, [r4, #4]
   80870:	1a52      	subs	r2, r2, r1
   80872:	601a      	str	r2, [r3, #0]
   80874:	e004      	b.n	80880 <pvPortMalloc+0xa0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   80876:	2500      	movs	r5, #0
   80878:	e002      	b.n	80880 <pvPortMalloc+0xa0>
   8087a:	2500      	movs	r5, #0
   8087c:	e000      	b.n	80880 <pvPortMalloc+0xa0>
   8087e:	2500      	movs	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
   80880:	4b07      	ldr	r3, [pc, #28]	; (808a0 <pvPortMalloc+0xc0>)
   80882:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
   80884:	4628      	mov	r0, r5
   80886:	bd38      	pop	{r3, r4, r5, pc}
   80888:	000810f9 	.word	0x000810f9
   8088c:	200789d0 	.word	0x200789d0
   80890:	200789d4 	.word	0x200789d4
   80894:	200709d0 	.word	0x200709d0
   80898:	2007013c 	.word	0x2007013c
   8089c:	00080789 	.word	0x00080789
   808a0:	00081255 	.word	0x00081255

000808a4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   808a4:	b510      	push	{r4, lr}
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
   808a6:	4604      	mov	r4, r0
   808a8:	b168      	cbz	r0, 808c6 <vPortFree+0x22>
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
   808aa:	4b07      	ldr	r3, [pc, #28]	; (808c8 <vPortFree+0x24>)
   808ac:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   808ae:	4b07      	ldr	r3, [pc, #28]	; (808cc <vPortFree+0x28>)
   808b0:	6819      	ldr	r1, [r3, #0]
   808b2:	f854 2c0c 	ldr.w	r2, [r4, #-12]
   808b6:	440a      	add	r2, r1
   808b8:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   808ba:	f1a4 0010 	sub.w	r0, r4, #16
   808be:	4b04      	ldr	r3, [pc, #16]	; (808d0 <vPortFree+0x2c>)
   808c0:	4798      	blx	r3
		}
		xTaskResumeAll();
   808c2:	4b04      	ldr	r3, [pc, #16]	; (808d4 <vPortFree+0x30>)
   808c4:	4798      	blx	r3
   808c6:	bd10      	pop	{r4, pc}
   808c8:	000810f9 	.word	0x000810f9
   808cc:	2007013c 	.word	0x2007013c
   808d0:	00080789 	.word	0x00080789
   808d4:	00081255 	.word	0x00081255

000808d8 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
   808d8:	b510      	push	{r4, lr}
   808da:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
   808dc:	6c03      	ldr	r3, [r0, #64]	; 0x40
   808de:	b93b      	cbnz	r3, 808f0 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   808e0:	6803      	ldr	r3, [r0, #0]
   808e2:	bb1b      	cbnz	r3, 8092c <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   808e4:	6840      	ldr	r0, [r0, #4]
   808e6:	4b13      	ldr	r3, [pc, #76]	; (80934 <prvCopyDataToQueue+0x5c>)
   808e8:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   808ea:	2300      	movs	r3, #0
   808ec:	6063      	str	r3, [r4, #4]
   808ee:	e01d      	b.n	8092c <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
   808f0:	b96a      	cbnz	r2, 8090e <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   808f2:	6880      	ldr	r0, [r0, #8]
   808f4:	461a      	mov	r2, r3
   808f6:	4b10      	ldr	r3, [pc, #64]	; (80938 <prvCopyDataToQueue+0x60>)
   808f8:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   808fa:	68a2      	ldr	r2, [r4, #8]
   808fc:	6c23      	ldr	r3, [r4, #64]	; 0x40
   808fe:	4413      	add	r3, r2
   80900:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
   80902:	6862      	ldr	r2, [r4, #4]
   80904:	4293      	cmp	r3, r2
   80906:	d311      	bcc.n	8092c <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   80908:	6823      	ldr	r3, [r4, #0]
   8090a:	60a3      	str	r3, [r4, #8]
   8090c:	e00e      	b.n	8092c <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   8090e:	68c0      	ldr	r0, [r0, #12]
   80910:	461a      	mov	r2, r3
   80912:	4b09      	ldr	r3, [pc, #36]	; (80938 <prvCopyDataToQueue+0x60>)
   80914:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
   80916:	6c22      	ldr	r2, [r4, #64]	; 0x40
   80918:	4252      	negs	r2, r2
   8091a:	68e3      	ldr	r3, [r4, #12]
   8091c:	4413      	add	r3, r2
   8091e:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
   80920:	6821      	ldr	r1, [r4, #0]
   80922:	428b      	cmp	r3, r1
   80924:	d202      	bcs.n	8092c <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   80926:	6863      	ldr	r3, [r4, #4]
   80928:	441a      	add	r2, r3
   8092a:	60e2      	str	r2, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
   8092c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   8092e:	3301      	adds	r3, #1
   80930:	63a3      	str	r3, [r4, #56]	; 0x38
   80932:	bd10      	pop	{r4, pc}
   80934:	000817a1 	.word	0x000817a1
   80938:	00082d81 	.word	0x00082d81

0008093c <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
   8093c:	b538      	push	{r3, r4, r5, lr}
   8093e:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
   80940:	6805      	ldr	r5, [r0, #0]
   80942:	b15d      	cbz	r5, 8095c <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
   80944:	6c02      	ldr	r2, [r0, #64]	; 0x40
   80946:	68c4      	ldr	r4, [r0, #12]
   80948:	4414      	add	r4, r2
   8094a:	60c4      	str	r4, [r0, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
   8094c:	6840      	ldr	r0, [r0, #4]
   8094e:	4284      	cmp	r4, r0
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
   80950:	bf28      	it	cs
   80952:	60dd      	strcs	r5, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
   80954:	4608      	mov	r0, r1
   80956:	68d9      	ldr	r1, [r3, #12]
   80958:	4b01      	ldr	r3, [pc, #4]	; (80960 <prvCopyDataFromQueue+0x24>)
   8095a:	4798      	blx	r3
   8095c:	bd38      	pop	{r3, r4, r5, pc}
   8095e:	bf00      	nop
   80960:	00082d81 	.word	0x00082d81

00080964 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
   80964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80966:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   80968:	4b1d      	ldr	r3, [pc, #116]	; (809e0 <prvUnlockQueue+0x7c>)
   8096a:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   8096c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8096e:	2b00      	cmp	r3, #0
   80970:	dd12      	ble.n	80998 <prvUnlockQueue+0x34>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80972:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80974:	b183      	cbz	r3, 80998 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80976:	f104 0624 	add.w	r6, r4, #36	; 0x24
   8097a:	4d1a      	ldr	r5, [pc, #104]	; (809e4 <prvUnlockQueue+0x80>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   8097c:	4f1a      	ldr	r7, [pc, #104]	; (809e8 <prvUnlockQueue+0x84>)
   8097e:	e001      	b.n	80984 <prvUnlockQueue+0x20>
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80980:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80982:	b14b      	cbz	r3, 80998 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80984:	4630      	mov	r0, r6
   80986:	47a8      	blx	r5
   80988:	b100      	cbz	r0, 8098c <prvUnlockQueue+0x28>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   8098a:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
   8098c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8098e:	3b01      	subs	r3, #1
   80990:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   80992:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80994:	2b00      	cmp	r3, #0
   80996:	dcf3      	bgt.n	80980 <prvUnlockQueue+0x1c>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
   80998:	f04f 33ff 	mov.w	r3, #4294967295
   8099c:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   8099e:	4b13      	ldr	r3, [pc, #76]	; (809ec <prvUnlockQueue+0x88>)
   809a0:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   809a2:	4b0f      	ldr	r3, [pc, #60]	; (809e0 <prvUnlockQueue+0x7c>)
   809a4:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   809a6:	6c63      	ldr	r3, [r4, #68]	; 0x44
   809a8:	2b00      	cmp	r3, #0
   809aa:	dd12      	ble.n	809d2 <prvUnlockQueue+0x6e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   809ac:	6923      	ldr	r3, [r4, #16]
   809ae:	b183      	cbz	r3, 809d2 <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   809b0:	f104 0610 	add.w	r6, r4, #16
   809b4:	4d0b      	ldr	r5, [pc, #44]	; (809e4 <prvUnlockQueue+0x80>)
				{
					vTaskMissedYield();
   809b6:	4f0c      	ldr	r7, [pc, #48]	; (809e8 <prvUnlockQueue+0x84>)
   809b8:	e001      	b.n	809be <prvUnlockQueue+0x5a>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   809ba:	6923      	ldr	r3, [r4, #16]
   809bc:	b14b      	cbz	r3, 809d2 <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   809be:	4630      	mov	r0, r6
   809c0:	47a8      	blx	r5
   809c2:	b100      	cbz	r0, 809c6 <prvUnlockQueue+0x62>
				{
					vTaskMissedYield();
   809c4:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
   809c6:	6c63      	ldr	r3, [r4, #68]	; 0x44
   809c8:	3b01      	subs	r3, #1
   809ca:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   809cc:	6c63      	ldr	r3, [r4, #68]	; 0x44
   809ce:	2b00      	cmp	r3, #0
   809d0:	dcf3      	bgt.n	809ba <prvUnlockQueue+0x56>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   809d2:	f04f 33ff 	mov.w	r3, #4294967295
   809d6:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   809d8:	4b04      	ldr	r3, [pc, #16]	; (809ec <prvUnlockQueue+0x88>)
   809da:	4798      	blx	r3
   809dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   809de:	bf00      	nop
   809e0:	00080695 	.word	0x00080695
   809e4:	000815b5 	.word	0x000815b5
   809e8:	000816ed 	.word	0x000816ed
   809ec:	000806b5 	.word	0x000806b5

000809f0 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
   809f0:	b538      	push	{r3, r4, r5, lr}
   809f2:	460d      	mov	r5, r1
	configASSERT( pxQueue );
   809f4:	4604      	mov	r4, r0
   809f6:	b918      	cbnz	r0, 80a00 <xQueueGenericReset+0x10>
   809f8:	4b16      	ldr	r3, [pc, #88]	; (80a54 <xQueueGenericReset+0x64>)
   809fa:	4798      	blx	r3
   809fc:	bf00      	nop
   809fe:	e7fd      	b.n	809fc <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
   80a00:	4b15      	ldr	r3, [pc, #84]	; (80a58 <xQueueGenericReset+0x68>)
   80a02:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   80a04:	6823      	ldr	r3, [r4, #0]
   80a06:	6c22      	ldr	r2, [r4, #64]	; 0x40
   80a08:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   80a0a:	fb00 f002 	mul.w	r0, r0, r2
   80a0e:	1819      	adds	r1, r3, r0
   80a10:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   80a12:	2100      	movs	r1, #0
   80a14:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   80a16:	60a3      	str	r3, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
   80a18:	1a82      	subs	r2, r0, r2
   80a1a:	4413      	add	r3, r2
   80a1c:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   80a1e:	f04f 33ff 	mov.w	r3, #4294967295
   80a22:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   80a24:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   80a26:	b955      	cbnz	r5, 80a3e <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80a28:	6923      	ldr	r3, [r4, #16]
   80a2a:	b17b      	cbz	r3, 80a4c <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   80a2c:	f104 0010 	add.w	r0, r4, #16
   80a30:	4b0a      	ldr	r3, [pc, #40]	; (80a5c <xQueueGenericReset+0x6c>)
   80a32:	4798      	blx	r3
   80a34:	2801      	cmp	r0, #1
   80a36:	d109      	bne.n	80a4c <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
   80a38:	4b09      	ldr	r3, [pc, #36]	; (80a60 <xQueueGenericReset+0x70>)
   80a3a:	4798      	blx	r3
   80a3c:	e006      	b.n	80a4c <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   80a3e:	f104 0010 	add.w	r0, r4, #16
   80a42:	4d08      	ldr	r5, [pc, #32]	; (80a64 <xQueueGenericReset+0x74>)
   80a44:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   80a46:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80a4a:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
   80a4c:	4b06      	ldr	r3, [pc, #24]	; (80a68 <xQueueGenericReset+0x78>)
   80a4e:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
   80a50:	2001      	movs	r0, #1
   80a52:	bd38      	pop	{r3, r4, r5, pc}
   80a54:	00080685 	.word	0x00080685
   80a58:	00080695 	.word	0x00080695
   80a5c:	000815b5 	.word	0x000815b5
   80a60:	00080675 	.word	0x00080675
   80a64:	0008057d 	.word	0x0008057d
   80a68:	000806b5 	.word	0x000806b5

00080a6c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
   80a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80a6e:	460d      	mov	r5, r1
   80a70:	4617      	mov	r7, r2
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
   80a72:	4606      	mov	r6, r0
   80a74:	b188      	cbz	r0, 80a9a <xQueueGenericCreate+0x2e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   80a76:	2050      	movs	r0, #80	; 0x50
   80a78:	4b0e      	ldr	r3, [pc, #56]	; (80ab4 <xQueueGenericCreate+0x48>)
   80a7a:	4798      	blx	r3
		if( pxNewQueue != NULL )
   80a7c:	4604      	mov	r4, r0
   80a7e:	b160      	cbz	r0, 80a9a <xQueueGenericCreate+0x2e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
   80a80:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
   80a84:	3001      	adds	r0, #1
   80a86:	4b0b      	ldr	r3, [pc, #44]	; (80ab4 <xQueueGenericCreate+0x48>)
   80a88:	4798      	blx	r3
   80a8a:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
   80a8c:	b940      	cbnz	r0, 80aa0 <xQueueGenericCreate+0x34>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   80a8e:	4620      	mov	r0, r4
   80a90:	4b09      	ldr	r3, [pc, #36]	; (80ab8 <xQueueGenericCreate+0x4c>)
   80a92:	4798      	blx	r3
   80a94:	e001      	b.n	80a9a <xQueueGenericCreate+0x2e>
			}
		}
	}

	configASSERT( xReturn );
   80a96:	bf00      	nop
   80a98:	e7fd      	b.n	80a96 <xQueueGenericCreate+0x2a>
   80a9a:	4b08      	ldr	r3, [pc, #32]	; (80abc <xQueueGenericCreate+0x50>)
   80a9c:	4798      	blx	r3
   80a9e:	e7fa      	b.n	80a96 <xQueueGenericCreate+0x2a>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   80aa0:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   80aa2:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
   80aa4:	4620      	mov	r0, r4
   80aa6:	2101      	movs	r1, #1
   80aa8:	4b05      	ldr	r3, [pc, #20]	; (80ac0 <xQueueGenericCreate+0x54>)
   80aaa:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
   80aac:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
   80ab0:	4620      	mov	r0, r4
   80ab2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80ab4:	000807e1 	.word	0x000807e1
   80ab8:	000808a5 	.word	0x000808a5
   80abc:	00080685 	.word	0x00080685
   80ac0:	000809f1 	.word	0x000809f1

00080ac4 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   80ac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80ac8:	b085      	sub	sp, #20
   80aca:	468a      	mov	sl, r1
   80acc:	469b      	mov	fp, r3
   80ace:	f8ad 2006 	strh.w	r2, [sp, #6]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
   80ad2:	4604      	mov	r4, r0
   80ad4:	b918      	cbnz	r0, 80ade <xQueueGenericSend+0x1a>
   80ad6:	4b38      	ldr	r3, [pc, #224]	; (80bb8 <xQueueGenericSend+0xf4>)
   80ad8:	4798      	blx	r3
   80ada:	bf00      	nop
   80adc:	e7fd      	b.n	80ada <xQueueGenericSend+0x16>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80ade:	b909      	cbnz	r1, 80ae4 <xQueueGenericSend+0x20>
   80ae0:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80ae2:	b91b      	cbnz	r3, 80aec <xQueueGenericSend+0x28>

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   80ae4:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   80ae6:	4e35      	ldr	r6, [pc, #212]	; (80bbc <xQueueGenericSend+0xf8>)
					vTaskSetTimeOutState( &xTimeOut );
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   80ae8:	4d35      	ldr	r5, [pc, #212]	; (80bc0 <xQueueGenericSend+0xfc>)
   80aea:	e003      	b.n	80af4 <xQueueGenericSend+0x30>
{
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80aec:	4b32      	ldr	r3, [pc, #200]	; (80bb8 <xQueueGenericSend+0xf4>)
   80aee:	4798      	blx	r3
   80af0:	bf00      	nop
   80af2:	e7fd      	b.n	80af0 <xQueueGenericSend+0x2c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   80af4:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   80af6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   80af8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   80afa:	429a      	cmp	r2, r3
   80afc:	d212      	bcs.n	80b24 <xQueueGenericSend+0x60>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   80afe:	4620      	mov	r0, r4
   80b00:	4651      	mov	r1, sl
   80b02:	465a      	mov	r2, fp
   80b04:	4b2f      	ldr	r3, [pc, #188]	; (80bc4 <xQueueGenericSend+0x100>)
   80b06:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80b08:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80b0a:	b13b      	cbz	r3, 80b1c <xQueueGenericSend+0x58>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   80b0c:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80b10:	4b2d      	ldr	r3, [pc, #180]	; (80bc8 <xQueueGenericSend+0x104>)
   80b12:	4798      	blx	r3
   80b14:	2801      	cmp	r0, #1
   80b16:	d101      	bne.n	80b1c <xQueueGenericSend+0x58>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
   80b18:	4b2c      	ldr	r3, [pc, #176]	; (80bcc <xQueueGenericSend+0x108>)
   80b1a:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
   80b1c:	4b28      	ldr	r3, [pc, #160]	; (80bc0 <xQueueGenericSend+0xfc>)
   80b1e:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
   80b20:	2001      	movs	r0, #1
   80b22:	e046      	b.n	80bb2 <xQueueGenericSend+0xee>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   80b24:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   80b28:	b91b      	cbnz	r3, 80b32 <xQueueGenericSend+0x6e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   80b2a:	4b25      	ldr	r3, [pc, #148]	; (80bc0 <xQueueGenericSend+0xfc>)
   80b2c:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   80b2e:	2000      	movs	r0, #0
   80b30:	e03f      	b.n	80bb2 <xQueueGenericSend+0xee>
				}
				else if( xEntryTimeSet == pdFALSE )
   80b32:	b91f      	cbnz	r7, 80b3c <xQueueGenericSend+0x78>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   80b34:	a802      	add	r0, sp, #8
   80b36:	4b26      	ldr	r3, [pc, #152]	; (80bd0 <xQueueGenericSend+0x10c>)
   80b38:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   80b3a:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   80b3c:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   80b3e:	4b25      	ldr	r3, [pc, #148]	; (80bd4 <xQueueGenericSend+0x110>)
   80b40:	4798      	blx	r3
		prvLockQueue( pxQueue );
   80b42:	47b0      	blx	r6
   80b44:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80b46:	f1b3 3fff 	cmp.w	r3, #4294967295
   80b4a:	bf04      	itt	eq
   80b4c:	2300      	moveq	r3, #0
   80b4e:	6463      	streq	r3, [r4, #68]	; 0x44
   80b50:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80b52:	f1b3 3fff 	cmp.w	r3, #4294967295
   80b56:	bf04      	itt	eq
   80b58:	2300      	moveq	r3, #0
   80b5a:	64a3      	streq	r3, [r4, #72]	; 0x48
   80b5c:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   80b5e:	a802      	add	r0, sp, #8
   80b60:	f10d 0106 	add.w	r1, sp, #6
   80b64:	4b1c      	ldr	r3, [pc, #112]	; (80bd8 <xQueueGenericSend+0x114>)
   80b66:	4798      	blx	r3
   80b68:	b9e8      	cbnz	r0, 80ba6 <xQueueGenericSend+0xe2>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   80b6a:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
   80b6c:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
   80b70:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
   80b74:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   80b76:	45c1      	cmp	r9, r8
   80b78:	d10f      	bne.n	80b9a <xQueueGenericSend+0xd6>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   80b7a:	f104 0010 	add.w	r0, r4, #16
   80b7e:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   80b82:	4b16      	ldr	r3, [pc, #88]	; (80bdc <xQueueGenericSend+0x118>)
   80b84:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   80b86:	4620      	mov	r0, r4
   80b88:	4b15      	ldr	r3, [pc, #84]	; (80be0 <xQueueGenericSend+0x11c>)
   80b8a:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   80b8c:	4b15      	ldr	r3, [pc, #84]	; (80be4 <xQueueGenericSend+0x120>)
   80b8e:	4798      	blx	r3
   80b90:	2800      	cmp	r0, #0
   80b92:	d1af      	bne.n	80af4 <xQueueGenericSend+0x30>
				{
					portYIELD_WITHIN_API();
   80b94:	4b0d      	ldr	r3, [pc, #52]	; (80bcc <xQueueGenericSend+0x108>)
   80b96:	4798      	blx	r3
   80b98:	e7ac      	b.n	80af4 <xQueueGenericSend+0x30>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   80b9a:	4620      	mov	r0, r4
   80b9c:	4b10      	ldr	r3, [pc, #64]	; (80be0 <xQueueGenericSend+0x11c>)
   80b9e:	4798      	blx	r3
				( void ) xTaskResumeAll();
   80ba0:	4b10      	ldr	r3, [pc, #64]	; (80be4 <xQueueGenericSend+0x120>)
   80ba2:	4798      	blx	r3
   80ba4:	e7a6      	b.n	80af4 <xQueueGenericSend+0x30>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   80ba6:	4620      	mov	r0, r4
   80ba8:	4b0d      	ldr	r3, [pc, #52]	; (80be0 <xQueueGenericSend+0x11c>)
   80baa:	4798      	blx	r3
			( void ) xTaskResumeAll();
   80bac:	4b0d      	ldr	r3, [pc, #52]	; (80be4 <xQueueGenericSend+0x120>)
   80bae:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   80bb0:	2000      	movs	r0, #0
		}
	}
}
   80bb2:	b005      	add	sp, #20
   80bb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80bb8:	00080685 	.word	0x00080685
   80bbc:	00080695 	.word	0x00080695
   80bc0:	000806b5 	.word	0x000806b5
   80bc4:	000808d9 	.word	0x000808d9
   80bc8:	000815b5 	.word	0x000815b5
   80bcc:	00080675 	.word	0x00080675
   80bd0:	00081639 	.word	0x00081639
   80bd4:	000810f9 	.word	0x000810f9
   80bd8:	00081661 	.word	0x00081661
   80bdc:	00081509 	.word	0x00081509
   80be0:	00080965 	.word	0x00080965
   80be4:	00081255 	.word	0x00081255

00080be8 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
   80be8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80bec:	460e      	mov	r6, r1
   80bee:	4615      	mov	r5, r2
   80bf0:	4698      	mov	r8, r3
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
   80bf2:	4604      	mov	r4, r0
   80bf4:	b918      	cbnz	r0, 80bfe <xQueueGenericSendFromISR+0x16>
   80bf6:	4b1c      	ldr	r3, [pc, #112]	; (80c68 <xQueueGenericSendFromISR+0x80>)
   80bf8:	4798      	blx	r3
   80bfa:	bf00      	nop
   80bfc:	e7fd      	b.n	80bfa <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80bfe:	b929      	cbnz	r1, 80c0c <xQueueGenericSendFromISR+0x24>
   80c00:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80c02:	b11b      	cbz	r3, 80c0c <xQueueGenericSendFromISR+0x24>
   80c04:	4b18      	ldr	r3, [pc, #96]	; (80c68 <xQueueGenericSendFromISR+0x80>)
   80c06:	4798      	blx	r3
   80c08:	bf00      	nop
   80c0a:	e7fd      	b.n	80c08 <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   80c0c:	4b16      	ldr	r3, [pc, #88]	; (80c68 <xQueueGenericSendFromISR+0x80>)
   80c0e:	4798      	blx	r3
   80c10:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   80c12:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   80c14:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   80c16:	429a      	cmp	r2, r3
   80c18:	d218      	bcs.n	80c4c <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   80c1a:	4620      	mov	r0, r4
   80c1c:	4631      	mov	r1, r6
   80c1e:	4642      	mov	r2, r8
   80c20:	4b12      	ldr	r3, [pc, #72]	; (80c6c <xQueueGenericSendFromISR+0x84>)
   80c22:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   80c24:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80c26:	f1b3 3fff 	cmp.w	r3, #4294967295
   80c2a:	d10a      	bne.n	80c42 <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80c2c:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80c2e:	b17b      	cbz	r3, 80c50 <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80c30:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80c34:	4b0e      	ldr	r3, [pc, #56]	; (80c70 <xQueueGenericSendFromISR+0x88>)
   80c36:	4798      	blx	r3
   80c38:	b160      	cbz	r0, 80c54 <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
   80c3a:	b16d      	cbz	r5, 80c58 <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   80c3c:	2401      	movs	r4, #1
   80c3e:	602c      	str	r4, [r5, #0]
   80c40:	e00b      	b.n	80c5a <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   80c42:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80c44:	3301      	adds	r3, #1
   80c46:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
   80c48:	2401      	movs	r4, #1
   80c4a:	e006      	b.n	80c5a <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   80c4c:	2400      	movs	r4, #0
   80c4e:	e004      	b.n	80c5a <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
   80c50:	2401      	movs	r4, #1
   80c52:	e002      	b.n	80c5a <xQueueGenericSendFromISR+0x72>
   80c54:	2401      	movs	r4, #1
   80c56:	e000      	b.n	80c5a <xQueueGenericSendFromISR+0x72>
   80c58:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   80c5a:	4638      	mov	r0, r7
   80c5c:	4b05      	ldr	r3, [pc, #20]	; (80c74 <xQueueGenericSendFromISR+0x8c>)
   80c5e:	4798      	blx	r3

	return xReturn;
}
   80c60:	4620      	mov	r0, r4
   80c62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80c66:	bf00      	nop
   80c68:	00080685 	.word	0x00080685
   80c6c:	000808d9 	.word	0x000808d9
   80c70:	000815b5 	.word	0x000815b5
   80c74:	000806ad 	.word	0x000806ad

00080c78 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   80c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80c7c:	b085      	sub	sp, #20
   80c7e:	4689      	mov	r9, r1
   80c80:	469a      	mov	sl, r3
   80c82:	f8ad 2006 	strh.w	r2, [sp, #6]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
   80c86:	4604      	mov	r4, r0
   80c88:	b918      	cbnz	r0, 80c92 <xQueueGenericReceive+0x1a>
   80c8a:	4b46      	ldr	r3, [pc, #280]	; (80da4 <xQueueGenericReceive+0x12c>)
   80c8c:	4798      	blx	r3
   80c8e:	bf00      	nop
   80c90:	e7fd      	b.n	80c8e <xQueueGenericReceive+0x16>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80c92:	b909      	cbnz	r1, 80c98 <xQueueGenericReceive+0x20>
   80c94:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80c96:	b92b      	cbnz	r3, 80ca4 <xQueueGenericReceive+0x2c>
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   80c98:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   80c9a:	4e43      	ldr	r6, [pc, #268]	; (80da8 <xQueueGenericReceive+0x130>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   80c9c:	f8df b138 	ldr.w	fp, [pc, #312]	; 80dd8 <xQueueGenericReceive+0x160>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   80ca0:	4d42      	ldr	r5, [pc, #264]	; (80dac <xQueueGenericReceive+0x134>)
   80ca2:	e003      	b.n	80cac <xQueueGenericReceive+0x34>
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80ca4:	4b3f      	ldr	r3, [pc, #252]	; (80da4 <xQueueGenericReceive+0x12c>)
   80ca6:	4798      	blx	r3
   80ca8:	bf00      	nop
   80caa:	e7fd      	b.n	80ca8 <xQueueGenericReceive+0x30>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   80cac:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
   80cae:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80cb0:	2b00      	cmp	r3, #0
   80cb2:	d028      	beq.n	80d06 <xQueueGenericReceive+0x8e>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
   80cb4:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   80cb6:	4620      	mov	r0, r4
   80cb8:	4649      	mov	r1, r9
   80cba:	4b3d      	ldr	r3, [pc, #244]	; (80db0 <xQueueGenericReceive+0x138>)
   80cbc:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   80cbe:	f1ba 0f00 	cmp.w	sl, #0
   80cc2:	d112      	bne.n	80cea <xQueueGenericReceive+0x72>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
   80cc4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80cc6:	3b01      	subs	r3, #1
   80cc8:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   80cca:	6823      	ldr	r3, [r4, #0]
   80ccc:	b913      	cbnz	r3, 80cd4 <xQueueGenericReceive+0x5c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
   80cce:	4b39      	ldr	r3, [pc, #228]	; (80db4 <xQueueGenericReceive+0x13c>)
   80cd0:	4798      	blx	r3
   80cd2:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80cd4:	6923      	ldr	r3, [r4, #16]
   80cd6:	b193      	cbz	r3, 80cfe <xQueueGenericReceive+0x86>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   80cd8:	f104 0010 	add.w	r0, r4, #16
   80cdc:	4b36      	ldr	r3, [pc, #216]	; (80db8 <xQueueGenericReceive+0x140>)
   80cde:	4798      	blx	r3
   80ce0:	2801      	cmp	r0, #1
   80ce2:	d10c      	bne.n	80cfe <xQueueGenericReceive+0x86>
						{
							portYIELD_WITHIN_API();
   80ce4:	4b35      	ldr	r3, [pc, #212]	; (80dbc <xQueueGenericReceive+0x144>)
   80ce6:	4798      	blx	r3
   80ce8:	e009      	b.n	80cfe <xQueueGenericReceive+0x86>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
   80cea:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80cec:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80cee:	b133      	cbz	r3, 80cfe <xQueueGenericReceive+0x86>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80cf0:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80cf4:	4b30      	ldr	r3, [pc, #192]	; (80db8 <xQueueGenericReceive+0x140>)
   80cf6:	4798      	blx	r3
   80cf8:	b108      	cbz	r0, 80cfe <xQueueGenericReceive+0x86>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
   80cfa:	4b30      	ldr	r3, [pc, #192]	; (80dbc <xQueueGenericReceive+0x144>)
   80cfc:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
   80cfe:	4b2b      	ldr	r3, [pc, #172]	; (80dac <xQueueGenericReceive+0x134>)
   80d00:	4798      	blx	r3
				return pdPASS;
   80d02:	2001      	movs	r0, #1
   80d04:	e04b      	b.n	80d9e <xQueueGenericReceive+0x126>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   80d06:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   80d0a:	b91b      	cbnz	r3, 80d14 <xQueueGenericReceive+0x9c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   80d0c:	4b27      	ldr	r3, [pc, #156]	; (80dac <xQueueGenericReceive+0x134>)
   80d0e:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   80d10:	2000      	movs	r0, #0
   80d12:	e044      	b.n	80d9e <xQueueGenericReceive+0x126>
				}
				else if( xEntryTimeSet == pdFALSE )
   80d14:	b917      	cbnz	r7, 80d1c <xQueueGenericReceive+0xa4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   80d16:	a802      	add	r0, sp, #8
   80d18:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   80d1a:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   80d1c:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   80d1e:	4b28      	ldr	r3, [pc, #160]	; (80dc0 <xQueueGenericReceive+0x148>)
   80d20:	4798      	blx	r3
		prvLockQueue( pxQueue );
   80d22:	47b0      	blx	r6
   80d24:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80d26:	f1b3 3fff 	cmp.w	r3, #4294967295
   80d2a:	bf04      	itt	eq
   80d2c:	2300      	moveq	r3, #0
   80d2e:	6463      	streq	r3, [r4, #68]	; 0x44
   80d30:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80d32:	f1b3 3fff 	cmp.w	r3, #4294967295
   80d36:	bf04      	itt	eq
   80d38:	2300      	moveq	r3, #0
   80d3a:	64a3      	streq	r3, [r4, #72]	; 0x48
   80d3c:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   80d3e:	a802      	add	r0, sp, #8
   80d40:	f10d 0106 	add.w	r1, sp, #6
   80d44:	4b1f      	ldr	r3, [pc, #124]	; (80dc4 <xQueueGenericReceive+0x14c>)
   80d46:	4798      	blx	r3
   80d48:	bb18      	cbnz	r0, 80d92 <xQueueGenericReceive+0x11a>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   80d4a:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
   80d4c:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
   80d50:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   80d52:	f1b8 0f00 	cmp.w	r8, #0
   80d56:	d116      	bne.n	80d86 <xQueueGenericReceive+0x10e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   80d58:	6823      	ldr	r3, [r4, #0]
   80d5a:	b923      	cbnz	r3, 80d66 <xQueueGenericReceive+0xee>
					{
						portENTER_CRITICAL();
   80d5c:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   80d5e:	6860      	ldr	r0, [r4, #4]
   80d60:	4b19      	ldr	r3, [pc, #100]	; (80dc8 <xQueueGenericReceive+0x150>)
   80d62:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
   80d64:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   80d66:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80d6a:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   80d6e:	4b17      	ldr	r3, [pc, #92]	; (80dcc <xQueueGenericReceive+0x154>)
   80d70:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   80d72:	4620      	mov	r0, r4
   80d74:	4b16      	ldr	r3, [pc, #88]	; (80dd0 <xQueueGenericReceive+0x158>)
   80d76:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   80d78:	4b16      	ldr	r3, [pc, #88]	; (80dd4 <xQueueGenericReceive+0x15c>)
   80d7a:	4798      	blx	r3
   80d7c:	2800      	cmp	r0, #0
   80d7e:	d195      	bne.n	80cac <xQueueGenericReceive+0x34>
				{
					portYIELD_WITHIN_API();
   80d80:	4b0e      	ldr	r3, [pc, #56]	; (80dbc <xQueueGenericReceive+0x144>)
   80d82:	4798      	blx	r3
   80d84:	e792      	b.n	80cac <xQueueGenericReceive+0x34>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   80d86:	4620      	mov	r0, r4
   80d88:	4b11      	ldr	r3, [pc, #68]	; (80dd0 <xQueueGenericReceive+0x158>)
   80d8a:	4798      	blx	r3
				( void ) xTaskResumeAll();
   80d8c:	4b11      	ldr	r3, [pc, #68]	; (80dd4 <xQueueGenericReceive+0x15c>)
   80d8e:	4798      	blx	r3
   80d90:	e78c      	b.n	80cac <xQueueGenericReceive+0x34>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   80d92:	4620      	mov	r0, r4
   80d94:	4b0e      	ldr	r3, [pc, #56]	; (80dd0 <xQueueGenericReceive+0x158>)
   80d96:	4798      	blx	r3
			( void ) xTaskResumeAll();
   80d98:	4b0e      	ldr	r3, [pc, #56]	; (80dd4 <xQueueGenericReceive+0x15c>)
   80d9a:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   80d9c:	2000      	movs	r0, #0
		}
	}
}
   80d9e:	b005      	add	sp, #20
   80da0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80da4:	00080685 	.word	0x00080685
   80da8:	00080695 	.word	0x00080695
   80dac:	000806b5 	.word	0x000806b5
   80db0:	0008093d 	.word	0x0008093d
   80db4:	000816f9 	.word	0x000816f9
   80db8:	000815b5 	.word	0x000815b5
   80dbc:	00080675 	.word	0x00080675
   80dc0:	000810f9 	.word	0x000810f9
   80dc4:	00081661 	.word	0x00081661
   80dc8:	00081725 	.word	0x00081725
   80dcc:	00081509 	.word	0x00081509
   80dd0:	00080965 	.word	0x00080965
   80dd4:	00081255 	.word	0x00081255
   80dd8:	00081639 	.word	0x00081639

00080ddc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
   80ddc:	b538      	push	{r3, r4, r5, lr}
   80dde:	4604      	mov	r4, r0
   80de0:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   80de2:	4b0d      	ldr	r3, [pc, #52]	; (80e18 <vQueueWaitForMessageRestricted+0x3c>)
   80de4:	4798      	blx	r3
   80de6:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80de8:	f1b3 3fff 	cmp.w	r3, #4294967295
   80dec:	bf04      	itt	eq
   80dee:	2300      	moveq	r3, #0
   80df0:	6463      	streq	r3, [r4, #68]	; 0x44
   80df2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80df4:	f1b3 3fff 	cmp.w	r3, #4294967295
   80df8:	bf04      	itt	eq
   80dfa:	2300      	moveq	r3, #0
   80dfc:	64a3      	streq	r3, [r4, #72]	; 0x48
   80dfe:	4b07      	ldr	r3, [pc, #28]	; (80e1c <vQueueWaitForMessageRestricted+0x40>)
   80e00:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
   80e02:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80e04:	b923      	cbnz	r3, 80e10 <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   80e06:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80e0a:	4629      	mov	r1, r5
   80e0c:	4b04      	ldr	r3, [pc, #16]	; (80e20 <vQueueWaitForMessageRestricted+0x44>)
   80e0e:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
   80e10:	4620      	mov	r0, r4
   80e12:	4b04      	ldr	r3, [pc, #16]	; (80e24 <vQueueWaitForMessageRestricted+0x48>)
   80e14:	4798      	blx	r3
   80e16:	bd38      	pop	{r3, r4, r5, pc}
   80e18:	00080695 	.word	0x00080695
   80e1c:	000806b5 	.word	0x000806b5
   80e20:	0008156d 	.word	0x0008156d
   80e24:	00080965 	.word	0x00080965

00080e28 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
   80e28:	b510      	push	{r4, lr}
   80e2a:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   80e2c:	4b0f      	ldr	r3, [pc, #60]	; (80e6c <prvAddCurrentTaskToDelayedList+0x44>)
   80e2e:	681b      	ldr	r3, [r3, #0]
   80e30:	8098      	strh	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
   80e32:	4b0f      	ldr	r3, [pc, #60]	; (80e70 <prvAddCurrentTaskToDelayedList+0x48>)
   80e34:	881b      	ldrh	r3, [r3, #0]
   80e36:	b29b      	uxth	r3, r3
   80e38:	4298      	cmp	r0, r3
   80e3a:	d207      	bcs.n	80e4c <prvAddCurrentTaskToDelayedList+0x24>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   80e3c:	4b0d      	ldr	r3, [pc, #52]	; (80e74 <prvAddCurrentTaskToDelayedList+0x4c>)
   80e3e:	6818      	ldr	r0, [r3, #0]
   80e40:	4b0a      	ldr	r3, [pc, #40]	; (80e6c <prvAddCurrentTaskToDelayedList+0x44>)
   80e42:	6819      	ldr	r1, [r3, #0]
   80e44:	3104      	adds	r1, #4
   80e46:	4b0c      	ldr	r3, [pc, #48]	; (80e78 <prvAddCurrentTaskToDelayedList+0x50>)
   80e48:	4798      	blx	r3
   80e4a:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   80e4c:	4b0b      	ldr	r3, [pc, #44]	; (80e7c <prvAddCurrentTaskToDelayedList+0x54>)
   80e4e:	6818      	ldr	r0, [r3, #0]
   80e50:	4b06      	ldr	r3, [pc, #24]	; (80e6c <prvAddCurrentTaskToDelayedList+0x44>)
   80e52:	6819      	ldr	r1, [r3, #0]
   80e54:	3104      	adds	r1, #4
   80e56:	4b08      	ldr	r3, [pc, #32]	; (80e78 <prvAddCurrentTaskToDelayedList+0x50>)
   80e58:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   80e5a:	4b09      	ldr	r3, [pc, #36]	; (80e80 <prvAddCurrentTaskToDelayedList+0x58>)
   80e5c:	881b      	ldrh	r3, [r3, #0]
   80e5e:	b29b      	uxth	r3, r3
   80e60:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
   80e62:	bf3c      	itt	cc
   80e64:	4b06      	ldrcc	r3, [pc, #24]	; (80e80 <prvAddCurrentTaskToDelayedList+0x58>)
   80e66:	801c      	strhcc	r4, [r3, #0]
   80e68:	bd10      	pop	{r4, pc}
   80e6a:	bf00      	nop
   80e6c:	20078af8 	.word	0x20078af8
   80e70:	20078b14 	.word	0x20078b14
   80e74:	20078b18 	.word	0x20078b18
   80e78:	000805b9 	.word	0x000805b9
   80e7c:	200789f4 	.word	0x200789f4
   80e80:	20070140 	.word	0x20070140

00080e84 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
   80e84:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80e88:	460e      	mov	r6, r1
   80e8a:	4617      	mov	r7, r2
   80e8c:	469a      	mov	sl, r3
   80e8e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   80e90:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
   80e94:	4681      	mov	r9, r0
   80e96:	b918      	cbnz	r0, 80ea0 <xTaskGenericCreate+0x1c>
   80e98:	4b62      	ldr	r3, [pc, #392]	; (81024 <xTaskGenericCreate+0x1a0>)
   80e9a:	4798      	blx	r3
   80e9c:	bf00      	nop
   80e9e:	e7fd      	b.n	80e9c <xTaskGenericCreate+0x18>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   80ea0:	2d09      	cmp	r5, #9
   80ea2:	d903      	bls.n	80eac <xTaskGenericCreate+0x28>
   80ea4:	4b5f      	ldr	r3, [pc, #380]	; (81024 <xTaskGenericCreate+0x1a0>)
   80ea6:	4798      	blx	r3
   80ea8:	bf00      	nop
   80eaa:	e7fd      	b.n	80ea8 <xTaskGenericCreate+0x24>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
   80eac:	2050      	movs	r0, #80	; 0x50
   80eae:	4b5e      	ldr	r3, [pc, #376]	; (81028 <xTaskGenericCreate+0x1a4>)
   80eb0:	4798      	blx	r3

	if( pxNewTCB != NULL )
   80eb2:	4604      	mov	r4, r0
   80eb4:	2800      	cmp	r0, #0
   80eb6:	f000 80b1 	beq.w	8101c <xTaskGenericCreate+0x198>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   80eba:	f1b8 0f00 	cmp.w	r8, #0
   80ebe:	f040 80a9 	bne.w	81014 <xTaskGenericCreate+0x190>
   80ec2:	00b8      	lsls	r0, r7, #2
   80ec4:	4b58      	ldr	r3, [pc, #352]	; (81028 <xTaskGenericCreate+0x1a4>)
   80ec6:	4798      	blx	r3
   80ec8:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   80eca:	b918      	cbnz	r0, 80ed4 <xTaskGenericCreate+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   80ecc:	4620      	mov	r0, r4
   80ece:	4b57      	ldr	r3, [pc, #348]	; (8102c <xTaskGenericCreate+0x1a8>)
   80ed0:	4798      	blx	r3
   80ed2:	e0a3      	b.n	8101c <xTaskGenericCreate+0x198>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
   80ed4:	21a5      	movs	r1, #165	; 0xa5
   80ed6:	00ba      	lsls	r2, r7, #2
   80ed8:	4b55      	ldr	r3, [pc, #340]	; (81030 <xTaskGenericCreate+0x1ac>)
   80eda:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
   80edc:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
   80ee0:	3f01      	subs	r7, #1
   80ee2:	6b23      	ldr	r3, [r4, #48]	; 0x30
   80ee4:	eb03 0387 	add.w	r3, r3, r7, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
   80ee8:	f023 0b07 	bic.w	fp, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
   80eec:	f104 0034 	add.w	r0, r4, #52	; 0x34
   80ef0:	4631      	mov	r1, r6
   80ef2:	2210      	movs	r2, #16
   80ef4:	4b4f      	ldr	r3, [pc, #316]	; (81034 <xTaskGenericCreate+0x1b0>)
   80ef6:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
   80ef8:	2300      	movs	r3, #0
   80efa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   80efe:	2d09      	cmp	r5, #9
   80f00:	bf34      	ite	cc
   80f02:	462e      	movcc	r6, r5
   80f04:	2609      	movcs	r6, #9
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
   80f06:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   80f08:	64e6      	str	r6, [r4, #76]	; 0x4c
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   80f0a:	1d27      	adds	r7, r4, #4
   80f0c:	4638      	mov	r0, r7
   80f0e:	f8df 8170 	ldr.w	r8, [pc, #368]	; 81080 <xTaskGenericCreate+0x1fc>
   80f12:	47c0      	blx	r8
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   80f14:	f104 0018 	add.w	r0, r4, #24
   80f18:	47c0      	blx	r8

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   80f1a:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
   80f1c:	f1c6 060a 	rsb	r6, r6, #10
   80f20:	8326      	strh	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   80f22:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   80f24:	4658      	mov	r0, fp
   80f26:	4649      	mov	r1, r9
   80f28:	4652      	mov	r2, sl
   80f2a:	4b43      	ldr	r3, [pc, #268]	; (81038 <xTaskGenericCreate+0x1b4>)
   80f2c:	4798      	blx	r3
   80f2e:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   80f30:	f010 0f07 	tst.w	r0, #7
   80f34:	d003      	beq.n	80f3e <xTaskGenericCreate+0xba>
   80f36:	4b3b      	ldr	r3, [pc, #236]	; (81024 <xTaskGenericCreate+0x1a0>)
   80f38:	4798      	blx	r3
   80f3a:	bf00      	nop
   80f3c:	e7fd      	b.n	80f3a <xTaskGenericCreate+0xb6>

		if( ( void * ) pxCreatedTask != NULL )
   80f3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80f40:	b103      	cbz	r3, 80f44 <xTaskGenericCreate+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
   80f42:	601c      	str	r4, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
   80f44:	4b3d      	ldr	r3, [pc, #244]	; (8103c <xTaskGenericCreate+0x1b8>)
   80f46:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   80f48:	4b3d      	ldr	r3, [pc, #244]	; (81040 <xTaskGenericCreate+0x1bc>)
   80f4a:	681a      	ldr	r2, [r3, #0]
   80f4c:	3201      	adds	r2, #1
   80f4e:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
   80f50:	4b3c      	ldr	r3, [pc, #240]	; (81044 <xTaskGenericCreate+0x1c0>)
   80f52:	681b      	ldr	r3, [r3, #0]
   80f54:	bb2b      	cbnz	r3, 80fa2 <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   80f56:	4b3b      	ldr	r3, [pc, #236]	; (81044 <xTaskGenericCreate+0x1c0>)
   80f58:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
   80f5a:	4b39      	ldr	r3, [pc, #228]	; (81040 <xTaskGenericCreate+0x1bc>)
   80f5c:	681b      	ldr	r3, [r3, #0]
   80f5e:	2b01      	cmp	r3, #1
   80f60:	d129      	bne.n	80fb6 <xTaskGenericCreate+0x132>
   80f62:	4e39      	ldr	r6, [pc, #228]	; (81048 <xTaskGenericCreate+0x1c4>)
   80f64:	f106 09c8 	add.w	r9, r6, #200	; 0xc8
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
   80f68:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 8104c <xTaskGenericCreate+0x1c8>
   80f6c:	4630      	mov	r0, r6
   80f6e:	47c0      	blx	r8
   80f70:	3614      	adds	r6, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
   80f72:	454e      	cmp	r6, r9
   80f74:	d1fa      	bne.n	80f6c <xTaskGenericCreate+0xe8>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
   80f76:	f8df 910c 	ldr.w	r9, [pc, #268]	; 81084 <xTaskGenericCreate+0x200>
   80f7a:	4648      	mov	r0, r9
   80f7c:	4e33      	ldr	r6, [pc, #204]	; (8104c <xTaskGenericCreate+0x1c8>)
   80f7e:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
   80f80:	f8df 8104 	ldr.w	r8, [pc, #260]	; 81088 <xTaskGenericCreate+0x204>
   80f84:	4640      	mov	r0, r8
   80f86:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xPendingReadyList );
   80f88:	4831      	ldr	r0, [pc, #196]	; (81050 <xTaskGenericCreate+0x1cc>)
   80f8a:	47b0      	blx	r6

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
   80f8c:	4831      	ldr	r0, [pc, #196]	; (81054 <xTaskGenericCreate+0x1d0>)
   80f8e:	47b0      	blx	r6
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
   80f90:	4831      	ldr	r0, [pc, #196]	; (81058 <xTaskGenericCreate+0x1d4>)
   80f92:	47b0      	blx	r6
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   80f94:	4b31      	ldr	r3, [pc, #196]	; (8105c <xTaskGenericCreate+0x1d8>)
   80f96:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   80f9a:	4b31      	ldr	r3, [pc, #196]	; (81060 <xTaskGenericCreate+0x1dc>)
   80f9c:	f8c3 8000 	str.w	r8, [r3]
   80fa0:	e009      	b.n	80fb6 <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   80fa2:	4b30      	ldr	r3, [pc, #192]	; (81064 <xTaskGenericCreate+0x1e0>)
   80fa4:	681b      	ldr	r3, [r3, #0]
   80fa6:	b933      	cbnz	r3, 80fb6 <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   80fa8:	4b26      	ldr	r3, [pc, #152]	; (81044 <xTaskGenericCreate+0x1c0>)
   80faa:	681b      	ldr	r3, [r3, #0]
   80fac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   80fae:	429d      	cmp	r5, r3
					{
						pxCurrentTCB = pxNewTCB;
   80fb0:	bf24      	itt	cs
   80fb2:	4b24      	ldrcs	r3, [pc, #144]	; (81044 <xTaskGenericCreate+0x1c0>)
   80fb4:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
   80fb6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   80fb8:	4a2b      	ldr	r2, [pc, #172]	; (81068 <xTaskGenericCreate+0x1e4>)
   80fba:	6812      	ldr	r2, [r2, #0]
   80fbc:	4293      	cmp	r3, r2
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
   80fbe:	bf84      	itt	hi
   80fc0:	4a29      	ldrhi	r2, [pc, #164]	; (81068 <xTaskGenericCreate+0x1e4>)
   80fc2:	6013      	strhi	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
   80fc4:	4a29      	ldr	r2, [pc, #164]	; (8106c <xTaskGenericCreate+0x1e8>)
   80fc6:	6811      	ldr	r1, [r2, #0]
   80fc8:	6461      	str	r1, [r4, #68]	; 0x44
			}
			#endif
			uxTaskNumber++;
   80fca:	3101      	adds	r1, #1
   80fcc:	6011      	str	r1, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
   80fce:	4a28      	ldr	r2, [pc, #160]	; (81070 <xTaskGenericCreate+0x1ec>)
   80fd0:	6812      	ldr	r2, [r2, #0]
   80fd2:	4293      	cmp	r3, r2
   80fd4:	bf84      	itt	hi
   80fd6:	4a26      	ldrhi	r2, [pc, #152]	; (81070 <xTaskGenericCreate+0x1ec>)
   80fd8:	6013      	strhi	r3, [r2, #0]
   80fda:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80fde:	481a      	ldr	r0, [pc, #104]	; (81048 <xTaskGenericCreate+0x1c4>)
   80fe0:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   80fe4:	4639      	mov	r1, r7
   80fe6:	4b23      	ldr	r3, [pc, #140]	; (81074 <xTaskGenericCreate+0x1f0>)
   80fe8:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   80fea:	4b23      	ldr	r3, [pc, #140]	; (81078 <xTaskGenericCreate+0x1f4>)
   80fec:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
   80fee:	4b1d      	ldr	r3, [pc, #116]	; (81064 <xTaskGenericCreate+0x1e0>)
   80ff0:	681b      	ldr	r3, [r3, #0]
   80ff2:	b14b      	cbz	r3, 81008 <xTaskGenericCreate+0x184>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   80ff4:	4b13      	ldr	r3, [pc, #76]	; (81044 <xTaskGenericCreate+0x1c0>)
   80ff6:	681b      	ldr	r3, [r3, #0]
   80ff8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   80ffa:	429d      	cmp	r5, r3
   80ffc:	d907      	bls.n	8100e <xTaskGenericCreate+0x18a>
			{
				portYIELD_WITHIN_API();
   80ffe:	4b1f      	ldr	r3, [pc, #124]	; (8107c <xTaskGenericCreate+0x1f8>)
   81000:	4798      	blx	r3
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
   81002:	2001      	movs	r0, #1
   81004:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81008:	2001      	movs	r0, #1
   8100a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8100e:	2001      	movs	r0, #1
   81010:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   81014:	f8c0 8030 	str.w	r8, [r0, #48]	; 0x30
   81018:	4640      	mov	r0, r8
   8101a:	e75b      	b.n	80ed4 <xTaskGenericCreate+0x50>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   8101c:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
   81020:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81024:	00080685 	.word	0x00080685
   81028:	000807e1 	.word	0x000807e1
   8102c:	000808a5 	.word	0x000808a5
   81030:	00082e6d 	.word	0x00082e6d
   81034:	00083071 	.word	0x00083071
   81038:	00080639 	.word	0x00080639
   8103c:	00080695 	.word	0x00080695
   81040:	20078b38 	.word	0x20078b38
   81044:	20078af8 	.word	0x20078af8
   81048:	20078a2c 	.word	0x20078a2c
   8104c:	0008057d 	.word	0x0008057d
   81050:	20078afc 	.word	0x20078afc
   81054:	20078a00 	.word	0x20078a00
   81058:	200789e0 	.word	0x200789e0
   8105c:	200789f4 	.word	0x200789f4
   81060:	20078b18 	.word	0x20078b18
   81064:	200789f8 	.word	0x200789f8
   81068:	20078b3c 	.word	0x20078b3c
   8106c:	20078b1c 	.word	0x20078b1c
   81070:	20078a28 	.word	0x20078a28
   81074:	0008059d 	.word	0x0008059d
   81078:	000806b5 	.word	0x000806b5
   8107c:	00080675 	.word	0x00080675
   81080:	00080595 	.word	0x00080595
   81084:	20078b20 	.word	0x20078b20
   81088:	20078a14 	.word	0x20078a14

0008108c <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
   8108c:	b510      	push	{r4, lr}
   8108e:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
   81090:	2300      	movs	r3, #0
   81092:	9300      	str	r3, [sp, #0]
   81094:	9301      	str	r3, [sp, #4]
   81096:	9302      	str	r3, [sp, #8]
   81098:	9303      	str	r3, [sp, #12]
   8109a:	480f      	ldr	r0, [pc, #60]	; (810d8 <vTaskStartScheduler+0x4c>)
   8109c:	490f      	ldr	r1, [pc, #60]	; (810dc <vTaskStartScheduler+0x50>)
   8109e:	f44f 7280 	mov.w	r2, #256	; 0x100
   810a2:	4c0f      	ldr	r4, [pc, #60]	; (810e0 <vTaskStartScheduler+0x54>)
   810a4:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   810a6:	2801      	cmp	r0, #1
   810a8:	d10e      	bne.n	810c8 <vTaskStartScheduler+0x3c>
		{
			xReturn = xTimerCreateTimerTask();
   810aa:	4b0e      	ldr	r3, [pc, #56]	; (810e4 <vTaskStartScheduler+0x58>)
   810ac:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
   810ae:	2801      	cmp	r0, #1
   810b0:	d10a      	bne.n	810c8 <vTaskStartScheduler+0x3c>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
   810b2:	4b0d      	ldr	r3, [pc, #52]	; (810e8 <vTaskStartScheduler+0x5c>)
   810b4:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
   810b6:	2201      	movs	r2, #1
   810b8:	4b0c      	ldr	r3, [pc, #48]	; (810ec <vTaskStartScheduler+0x60>)
   810ba:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
   810bc:	2200      	movs	r2, #0
   810be:	4b0c      	ldr	r3, [pc, #48]	; (810f0 <vTaskStartScheduler+0x64>)
   810c0:	801a      	strh	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   810c2:	4b0c      	ldr	r3, [pc, #48]	; (810f4 <vTaskStartScheduler+0x68>)
   810c4:	4798      	blx	r3
   810c6:	e004      	b.n	810d2 <vTaskStartScheduler+0x46>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
   810c8:	b918      	cbnz	r0, 810d2 <vTaskStartScheduler+0x46>
   810ca:	4b07      	ldr	r3, [pc, #28]	; (810e8 <vTaskStartScheduler+0x5c>)
   810cc:	4798      	blx	r3
   810ce:	bf00      	nop
   810d0:	e7fd      	b.n	810ce <vTaskStartScheduler+0x42>
}
   810d2:	b004      	add	sp, #16
   810d4:	bd10      	pop	{r4, pc}
   810d6:	bf00      	nop
   810d8:	000813f5 	.word	0x000813f5
   810dc:	00086c28 	.word	0x00086c28
   810e0:	00080e85 	.word	0x00080e85
   810e4:	0008189d 	.word	0x0008189d
   810e8:	00080685 	.word	0x00080685
   810ec:	200789f8 	.word	0x200789f8
   810f0:	20078b14 	.word	0x20078b14
   810f4:	00080751 	.word	0x00080751

000810f8 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
   810f8:	4b02      	ldr	r3, [pc, #8]	; (81104 <vTaskSuspendAll+0xc>)
   810fa:	681a      	ldr	r2, [r3, #0]
   810fc:	3201      	adds	r2, #1
   810fe:	601a      	str	r2, [r3, #0]
   81100:	4770      	bx	lr
   81102:	bf00      	nop
   81104:	20078af4 	.word	0x20078af4

00081108 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
   81108:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   8110a:	4b04      	ldr	r3, [pc, #16]	; (8111c <xTaskGetTickCount+0x14>)
   8110c:	4798      	blx	r3
	{
		xTicks = xTickCount;
   8110e:	4b04      	ldr	r3, [pc, #16]	; (81120 <xTaskGetTickCount+0x18>)
   81110:	881c      	ldrh	r4, [r3, #0]
   81112:	b2a4      	uxth	r4, r4
	}
	taskEXIT_CRITICAL();
   81114:	4b03      	ldr	r3, [pc, #12]	; (81124 <xTaskGetTickCount+0x1c>)
   81116:	4798      	blx	r3

	return xTicks;
}
   81118:	4620      	mov	r0, r4
   8111a:	bd10      	pop	{r4, pc}
   8111c:	00080695 	.word	0x00080695
   81120:	20078b14 	.word	0x20078b14
   81124:	000806b5 	.word	0x000806b5

00081128 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   81128:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   8112c:	4b3d      	ldr	r3, [pc, #244]	; (81224 <vTaskIncrementTick+0xfc>)
   8112e:	681b      	ldr	r3, [r3, #0]
   81130:	2b00      	cmp	r3, #0
   81132:	d171      	bne.n	81218 <vTaskIncrementTick+0xf0>
	{
		++xTickCount;
   81134:	4b3c      	ldr	r3, [pc, #240]	; (81228 <vTaskIncrementTick+0x100>)
   81136:	881a      	ldrh	r2, [r3, #0]
   81138:	3201      	adds	r2, #1
   8113a:	b292      	uxth	r2, r2
   8113c:	801a      	strh	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   8113e:	881b      	ldrh	r3, [r3, #0]
   81140:	b29b      	uxth	r3, r3
   81142:	bb03      	cbnz	r3, 81186 <vTaskIncrementTick+0x5e>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   81144:	4b39      	ldr	r3, [pc, #228]	; (8122c <vTaskIncrementTick+0x104>)
   81146:	681b      	ldr	r3, [r3, #0]
   81148:	681b      	ldr	r3, [r3, #0]
   8114a:	b11b      	cbz	r3, 81154 <vTaskIncrementTick+0x2c>
   8114c:	4b38      	ldr	r3, [pc, #224]	; (81230 <vTaskIncrementTick+0x108>)
   8114e:	4798      	blx	r3
   81150:	bf00      	nop
   81152:	e7fd      	b.n	81150 <vTaskIncrementTick+0x28>

			pxTemp = pxDelayedTaskList;
   81154:	4b35      	ldr	r3, [pc, #212]	; (8122c <vTaskIncrementTick+0x104>)
   81156:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   81158:	4a36      	ldr	r2, [pc, #216]	; (81234 <vTaskIncrementTick+0x10c>)
   8115a:	6810      	ldr	r0, [r2, #0]
   8115c:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   8115e:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   81160:	4a35      	ldr	r2, [pc, #212]	; (81238 <vTaskIncrementTick+0x110>)
   81162:	6811      	ldr	r1, [r2, #0]
   81164:	3101      	adds	r1, #1
   81166:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   81168:	681b      	ldr	r3, [r3, #0]
   8116a:	681b      	ldr	r3, [r3, #0]
   8116c:	b923      	cbnz	r3, 81178 <vTaskIncrementTick+0x50>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   8116e:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81172:	4b32      	ldr	r3, [pc, #200]	; (8123c <vTaskIncrementTick+0x114>)
   81174:	801a      	strh	r2, [r3, #0]
   81176:	e006      	b.n	81186 <vTaskIncrementTick+0x5e>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   81178:	4b2c      	ldr	r3, [pc, #176]	; (8122c <vTaskIncrementTick+0x104>)
   8117a:	681b      	ldr	r3, [r3, #0]
   8117c:	68db      	ldr	r3, [r3, #12]
   8117e:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   81180:	889a      	ldrh	r2, [r3, #4]
   81182:	4b2e      	ldr	r3, [pc, #184]	; (8123c <vTaskIncrementTick+0x114>)
   81184:	801a      	strh	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   81186:	4b28      	ldr	r3, [pc, #160]	; (81228 <vTaskIncrementTick+0x100>)
   81188:	881a      	ldrh	r2, [r3, #0]
   8118a:	b292      	uxth	r2, r2
   8118c:	4b2b      	ldr	r3, [pc, #172]	; (8123c <vTaskIncrementTick+0x114>)
   8118e:	881b      	ldrh	r3, [r3, #0]
   81190:	b29b      	uxth	r3, r3
   81192:	429a      	cmp	r2, r3
   81194:	d344      	bcc.n	81220 <vTaskIncrementTick+0xf8>
   81196:	4b25      	ldr	r3, [pc, #148]	; (8122c <vTaskIncrementTick+0x104>)
   81198:	681b      	ldr	r3, [r3, #0]
   8119a:	681b      	ldr	r3, [r3, #0]
   8119c:	b153      	cbz	r3, 811b4 <vTaskIncrementTick+0x8c>
   8119e:	4b23      	ldr	r3, [pc, #140]	; (8122c <vTaskIncrementTick+0x104>)
   811a0:	681b      	ldr	r3, [r3, #0]
   811a2:	68db      	ldr	r3, [r3, #12]
   811a4:	68dc      	ldr	r4, [r3, #12]
   811a6:	88a3      	ldrh	r3, [r4, #4]
   811a8:	4a1f      	ldr	r2, [pc, #124]	; (81228 <vTaskIncrementTick+0x100>)
   811aa:	8812      	ldrh	r2, [r2, #0]
   811ac:	b292      	uxth	r2, r2
   811ae:	4293      	cmp	r3, r2
   811b0:	d914      	bls.n	811dc <vTaskIncrementTick+0xb4>
   811b2:	e00f      	b.n	811d4 <vTaskIncrementTick+0xac>
   811b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
   811b8:	4b20      	ldr	r3, [pc, #128]	; (8123c <vTaskIncrementTick+0x114>)
   811ba:	801a      	strh	r2, [r3, #0]
   811bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   811c0:	4b1a      	ldr	r3, [pc, #104]	; (8122c <vTaskIncrementTick+0x104>)
   811c2:	681b      	ldr	r3, [r3, #0]
   811c4:	68db      	ldr	r3, [r3, #12]
   811c6:	68dc      	ldr	r4, [r3, #12]
   811c8:	88a3      	ldrh	r3, [r4, #4]
   811ca:	4a17      	ldr	r2, [pc, #92]	; (81228 <vTaskIncrementTick+0x100>)
   811cc:	8812      	ldrh	r2, [r2, #0]
   811ce:	b292      	uxth	r2, r2
   811d0:	4293      	cmp	r3, r2
   811d2:	d907      	bls.n	811e4 <vTaskIncrementTick+0xbc>
   811d4:	4a19      	ldr	r2, [pc, #100]	; (8123c <vTaskIncrementTick+0x114>)
   811d6:	8013      	strh	r3, [r2, #0]
   811d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   811dc:	4e18      	ldr	r6, [pc, #96]	; (81240 <vTaskIncrementTick+0x118>)
   811de:	4f19      	ldr	r7, [pc, #100]	; (81244 <vTaskIncrementTick+0x11c>)
   811e0:	f8df 806c 	ldr.w	r8, [pc, #108]	; 81250 <vTaskIncrementTick+0x128>
   811e4:	1d25      	adds	r5, r4, #4
   811e6:	4628      	mov	r0, r5
   811e8:	47b0      	blx	r6
   811ea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   811ec:	b113      	cbz	r3, 811f4 <vTaskIncrementTick+0xcc>
   811ee:	f104 0018 	add.w	r0, r4, #24
   811f2:	47b0      	blx	r6
   811f4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   811f6:	683a      	ldr	r2, [r7, #0]
   811f8:	4293      	cmp	r3, r2
   811fa:	bf88      	it	hi
   811fc:	603b      	strhi	r3, [r7, #0]
   811fe:	eb03 0083 	add.w	r0, r3, r3, lsl #2
   81202:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   81206:	4629      	mov	r1, r5
   81208:	4b0f      	ldr	r3, [pc, #60]	; (81248 <vTaskIncrementTick+0x120>)
   8120a:	4798      	blx	r3
   8120c:	4b07      	ldr	r3, [pc, #28]	; (8122c <vTaskIncrementTick+0x104>)
   8120e:	681b      	ldr	r3, [r3, #0]
   81210:	681b      	ldr	r3, [r3, #0]
   81212:	2b00      	cmp	r3, #0
   81214:	d1d4      	bne.n	811c0 <vTaskIncrementTick+0x98>
   81216:	e7cd      	b.n	811b4 <vTaskIncrementTick+0x8c>
	}
	else
	{
		++uxMissedTicks;
   81218:	4b0c      	ldr	r3, [pc, #48]	; (8124c <vTaskIncrementTick+0x124>)
   8121a:	681a      	ldr	r2, [r3, #0]
   8121c:	3201      	adds	r2, #1
   8121e:	601a      	str	r2, [r3, #0]
   81220:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81224:	20078af4 	.word	0x20078af4
   81228:	20078b14 	.word	0x20078b14
   8122c:	200789f4 	.word	0x200789f4
   81230:	00080685 	.word	0x00080685
   81234:	20078b18 	.word	0x20078b18
   81238:	20078b10 	.word	0x20078b10
   8123c:	20070140 	.word	0x20070140
   81240:	000805fd 	.word	0x000805fd
   81244:	20078a28 	.word	0x20078a28
   81248:	0008059d 	.word	0x0008059d
   8124c:	200789dc 	.word	0x200789dc
   81250:	20078a2c 	.word	0x20078a2c

00081254 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
   81254:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   81258:	4b31      	ldr	r3, [pc, #196]	; (81320 <xTaskResumeAll+0xcc>)
   8125a:	681b      	ldr	r3, [r3, #0]
   8125c:	b91b      	cbnz	r3, 81266 <xTaskResumeAll+0x12>
   8125e:	4b31      	ldr	r3, [pc, #196]	; (81324 <xTaskResumeAll+0xd0>)
   81260:	4798      	blx	r3
   81262:	bf00      	nop
   81264:	e7fd      	b.n	81262 <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   81266:	4b30      	ldr	r3, [pc, #192]	; (81328 <xTaskResumeAll+0xd4>)
   81268:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   8126a:	4b2d      	ldr	r3, [pc, #180]	; (81320 <xTaskResumeAll+0xcc>)
   8126c:	681a      	ldr	r2, [r3, #0]
   8126e:	3a01      	subs	r2, #1
   81270:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81272:	681b      	ldr	r3, [r3, #0]
   81274:	2b00      	cmp	r3, #0
   81276:	d148      	bne.n	8130a <xTaskResumeAll+0xb6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   81278:	4b2c      	ldr	r3, [pc, #176]	; (8132c <xTaskResumeAll+0xd8>)
   8127a:	681b      	ldr	r3, [r3, #0]
   8127c:	2b00      	cmp	r3, #0
   8127e:	d046      	beq.n	8130e <xTaskResumeAll+0xba>
   81280:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   81282:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 81358 <xTaskResumeAll+0x104>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   81286:	4f2a      	ldr	r7, [pc, #168]	; (81330 <xTaskResumeAll+0xdc>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   81288:	4e2a      	ldr	r6, [pc, #168]	; (81334 <xTaskResumeAll+0xe0>)
   8128a:	e01d      	b.n	812c8 <xTaskResumeAll+0x74>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
   8128c:	f8d8 300c 	ldr.w	r3, [r8, #12]
   81290:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   81292:	f104 0018 	add.w	r0, r4, #24
   81296:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
   81298:	f104 0904 	add.w	r9, r4, #4
   8129c:	4648      	mov	r0, r9
   8129e:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
   812a0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   812a2:	6832      	ldr	r2, [r6, #0]
   812a4:	4293      	cmp	r3, r2
   812a6:	bf88      	it	hi
   812a8:	6033      	strhi	r3, [r6, #0]
   812aa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   812ae:	4822      	ldr	r0, [pc, #136]	; (81338 <xTaskResumeAll+0xe4>)
   812b0:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   812b4:	4649      	mov	r1, r9
   812b6:	4b21      	ldr	r3, [pc, #132]	; (8133c <xTaskResumeAll+0xe8>)
   812b8:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   812ba:	4b21      	ldr	r3, [pc, #132]	; (81340 <xTaskResumeAll+0xec>)
   812bc:	681b      	ldr	r3, [r3, #0]
   812be:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   812c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   812c2:	429a      	cmp	r2, r3
   812c4:	bf28      	it	cs
   812c6:	2501      	movcs	r5, #1
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   812c8:	f8d8 3000 	ldr.w	r3, [r8]
   812cc:	2b00      	cmp	r3, #0
   812ce:	d1dd      	bne.n	8128c <xTaskResumeAll+0x38>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   812d0:	4b1c      	ldr	r3, [pc, #112]	; (81344 <xTaskResumeAll+0xf0>)
   812d2:	681b      	ldr	r3, [r3, #0]
   812d4:	b163      	cbz	r3, 812f0 <xTaskResumeAll+0x9c>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   812d6:	4b1b      	ldr	r3, [pc, #108]	; (81344 <xTaskResumeAll+0xf0>)
   812d8:	681b      	ldr	r3, [r3, #0]
   812da:	b17b      	cbz	r3, 812fc <xTaskResumeAll+0xa8>
					{
						vTaskIncrementTick();
   812dc:	4d1a      	ldr	r5, [pc, #104]	; (81348 <xTaskResumeAll+0xf4>)
						--uxMissedTicks;
   812de:	4c19      	ldr	r4, [pc, #100]	; (81344 <xTaskResumeAll+0xf0>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
   812e0:	47a8      	blx	r5
						--uxMissedTicks;
   812e2:	6823      	ldr	r3, [r4, #0]
   812e4:	3b01      	subs	r3, #1
   812e6:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   812e8:	6823      	ldr	r3, [r4, #0]
   812ea:	2b00      	cmp	r3, #0
   812ec:	d1f8      	bne.n	812e0 <xTaskResumeAll+0x8c>
   812ee:	e005      	b.n	812fc <xTaskResumeAll+0xa8>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
   812f0:	2d01      	cmp	r5, #1
   812f2:	d003      	beq.n	812fc <xTaskResumeAll+0xa8>
   812f4:	4b15      	ldr	r3, [pc, #84]	; (8134c <xTaskResumeAll+0xf8>)
   812f6:	681b      	ldr	r3, [r3, #0]
   812f8:	2b01      	cmp	r3, #1
   812fa:	d10a      	bne.n	81312 <xTaskResumeAll+0xbe>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   812fc:	2200      	movs	r2, #0
   812fe:	4b13      	ldr	r3, [pc, #76]	; (8134c <xTaskResumeAll+0xf8>)
   81300:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
   81302:	4b13      	ldr	r3, [pc, #76]	; (81350 <xTaskResumeAll+0xfc>)
   81304:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
   81306:	2401      	movs	r4, #1
   81308:	e004      	b.n	81314 <xTaskResumeAll+0xc0>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   8130a:	2400      	movs	r4, #0
   8130c:	e002      	b.n	81314 <xTaskResumeAll+0xc0>
   8130e:	2400      	movs	r4, #0
   81310:	e000      	b.n	81314 <xTaskResumeAll+0xc0>
   81312:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
   81314:	4b0f      	ldr	r3, [pc, #60]	; (81354 <xTaskResumeAll+0x100>)
   81316:	4798      	blx	r3

	return xAlreadyYielded;
}
   81318:	4620      	mov	r0, r4
   8131a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8131e:	bf00      	nop
   81320:	20078af4 	.word	0x20078af4
   81324:	00080685 	.word	0x00080685
   81328:	00080695 	.word	0x00080695
   8132c:	20078b38 	.word	0x20078b38
   81330:	000805fd 	.word	0x000805fd
   81334:	20078a28 	.word	0x20078a28
   81338:	20078a2c 	.word	0x20078a2c
   8133c:	0008059d 	.word	0x0008059d
   81340:	20078af8 	.word	0x20078af8
   81344:	200789dc 	.word	0x200789dc
   81348:	00081129 	.word	0x00081129
   8134c:	20078b34 	.word	0x20078b34
   81350:	00080675 	.word	0x00080675
   81354:	000806b5 	.word	0x000806b5
   81358:	20078afc 	.word	0x20078afc

0008135c <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
   8135c:	b538      	push	{r3, r4, r5, lr}
   8135e:	460c      	mov	r4, r1
	portTickType xTimeToWake;
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
   81360:	4605      	mov	r5, r0
   81362:	b918      	cbnz	r0, 8136c <vTaskDelayUntil+0x10>
   81364:	4b1b      	ldr	r3, [pc, #108]	; (813d4 <vTaskDelayUntil+0x78>)
   81366:	4798      	blx	r3
   81368:	bf00      	nop
   8136a:	e7fd      	b.n	81368 <vTaskDelayUntil+0xc>
		configASSERT( ( xTimeIncrement > 0U ) );
   8136c:	b919      	cbnz	r1, 81376 <vTaskDelayUntil+0x1a>
   8136e:	4b19      	ldr	r3, [pc, #100]	; (813d4 <vTaskDelayUntil+0x78>)
   81370:	4798      	blx	r3
   81372:	bf00      	nop
   81374:	e7fd      	b.n	81372 <vTaskDelayUntil+0x16>

		vTaskSuspendAll();
   81376:	4b18      	ldr	r3, [pc, #96]	; (813d8 <vTaskDelayUntil+0x7c>)
   81378:	4798      	blx	r3
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   8137a:	882b      	ldrh	r3, [r5, #0]
   8137c:	441c      	add	r4, r3
   8137e:	b2a4      	uxth	r4, r4

			if( xTickCount < *pxPreviousWakeTime )
   81380:	4a16      	ldr	r2, [pc, #88]	; (813dc <vTaskDelayUntil+0x80>)
   81382:	8812      	ldrh	r2, [r2, #0]
   81384:	b292      	uxth	r2, r2
   81386:	4293      	cmp	r3, r2
   81388:	d908      	bls.n	8139c <vTaskDelayUntil+0x40>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
   8138a:	42a3      	cmp	r3, r4
   8138c:	d91e      	bls.n	813cc <vTaskDelayUntil+0x70>
   8138e:	4b13      	ldr	r3, [pc, #76]	; (813dc <vTaskDelayUntil+0x80>)
   81390:	881b      	ldrh	r3, [r3, #0]
   81392:	b29b      	uxth	r3, r3
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   81394:	802c      	strh	r4, [r5, #0]

			if( xShouldDelay != pdFALSE )
   81396:	429c      	cmp	r4, r3
   81398:	d910      	bls.n	813bc <vTaskDelayUntil+0x60>
   8139a:	e007      	b.n	813ac <vTaskDelayUntil+0x50>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
   8139c:	42a3      	cmp	r3, r4
   8139e:	d813      	bhi.n	813c8 <vTaskDelayUntil+0x6c>
   813a0:	4b0e      	ldr	r3, [pc, #56]	; (813dc <vTaskDelayUntil+0x80>)
   813a2:	881b      	ldrh	r3, [r3, #0]
   813a4:	b29b      	uxth	r3, r3
   813a6:	429c      	cmp	r4, r3
   813a8:	d80e      	bhi.n	813c8 <vTaskDelayUntil+0x6c>
   813aa:	e00f      	b.n	813cc <vTaskDelayUntil+0x70>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   813ac:	4b0c      	ldr	r3, [pc, #48]	; (813e0 <vTaskDelayUntil+0x84>)
   813ae:	6818      	ldr	r0, [r3, #0]
   813b0:	3004      	adds	r0, #4
   813b2:	4b0c      	ldr	r3, [pc, #48]	; (813e4 <vTaskDelayUntil+0x88>)
   813b4:	4798      	blx	r3
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
   813b6:	4620      	mov	r0, r4
   813b8:	4b0b      	ldr	r3, [pc, #44]	; (813e8 <vTaskDelayUntil+0x8c>)
   813ba:	4798      	blx	r3
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   813bc:	4b0b      	ldr	r3, [pc, #44]	; (813ec <vTaskDelayUntil+0x90>)
   813be:	4798      	blx	r3

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   813c0:	b930      	cbnz	r0, 813d0 <vTaskDelayUntil+0x74>
		{
			portYIELD_WITHIN_API();
   813c2:	4b0b      	ldr	r3, [pc, #44]	; (813f0 <vTaskDelayUntil+0x94>)
   813c4:	4798      	blx	r3
   813c6:	bd38      	pop	{r3, r4, r5, pc}
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   813c8:	802c      	strh	r4, [r5, #0]
   813ca:	e7ef      	b.n	813ac <vTaskDelayUntil+0x50>
   813cc:	802c      	strh	r4, [r5, #0]
   813ce:	e7f5      	b.n	813bc <vTaskDelayUntil+0x60>
   813d0:	bd38      	pop	{r3, r4, r5, pc}
   813d2:	bf00      	nop
   813d4:	00080685 	.word	0x00080685
   813d8:	000810f9 	.word	0x000810f9
   813dc:	20078b14 	.word	0x20078b14
   813e0:	20078af8 	.word	0x20078af8
   813e4:	000805fd 	.word	0x000805fd
   813e8:	00080e29 	.word	0x00080e29
   813ec:	00081255 	.word	0x00081255
   813f0:	00080675 	.word	0x00080675

000813f4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   813f4:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   813f6:	4d15      	ldr	r5, [pc, #84]	; (8144c <prvIdleTask+0x58>)

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   813f8:	4e15      	ldr	r6, [pc, #84]	; (81450 <prvIdleTask+0x5c>)
			{
				taskYIELD();
   813fa:	f8df 8078 	ldr.w	r8, [pc, #120]	; 81474 <prvIdleTask+0x80>
   813fe:	e01c      	b.n	8143a <prvIdleTask+0x46>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   81400:	4b14      	ldr	r3, [pc, #80]	; (81454 <prvIdleTask+0x60>)
   81402:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   81404:	4b14      	ldr	r3, [pc, #80]	; (81458 <prvIdleTask+0x64>)
   81406:	681c      	ldr	r4, [r3, #0]
			xTaskResumeAll();
   81408:	4b14      	ldr	r3, [pc, #80]	; (8145c <prvIdleTask+0x68>)
   8140a:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
   8140c:	b1ac      	cbz	r4, 8143a <prvIdleTask+0x46>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
   8140e:	4b14      	ldr	r3, [pc, #80]	; (81460 <prvIdleTask+0x6c>)
   81410:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
   81412:	4b11      	ldr	r3, [pc, #68]	; (81458 <prvIdleTask+0x64>)
   81414:	68db      	ldr	r3, [r3, #12]
   81416:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
   81418:	1d20      	adds	r0, r4, #4
   8141a:	4b12      	ldr	r3, [pc, #72]	; (81464 <prvIdleTask+0x70>)
   8141c:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   8141e:	4b12      	ldr	r3, [pc, #72]	; (81468 <prvIdleTask+0x74>)
   81420:	681a      	ldr	r2, [r3, #0]
   81422:	3a01      	subs	r2, #1
   81424:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
   81426:	682b      	ldr	r3, [r5, #0]
   81428:	3b01      	subs	r3, #1
   8142a:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
   8142c:	4b0f      	ldr	r3, [pc, #60]	; (8146c <prvIdleTask+0x78>)
   8142e:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
   81430:	6b20      	ldr	r0, [r4, #48]	; 0x30
   81432:	4f0f      	ldr	r7, [pc, #60]	; (81470 <prvIdleTask+0x7c>)
   81434:	47b8      	blx	r7
		vPortFree( pxTCB );
   81436:	4620      	mov	r0, r4
   81438:	47b8      	blx	r7
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   8143a:	682b      	ldr	r3, [r5, #0]
   8143c:	2b00      	cmp	r3, #0
   8143e:	d1df      	bne.n	81400 <prvIdleTask+0xc>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   81440:	6833      	ldr	r3, [r6, #0]
   81442:	2b01      	cmp	r3, #1
   81444:	d9f9      	bls.n	8143a <prvIdleTask+0x46>
			{
				taskYIELD();
   81446:	47c0      	blx	r8
   81448:	e7f7      	b.n	8143a <prvIdleTask+0x46>
   8144a:	bf00      	nop
   8144c:	200789fc 	.word	0x200789fc
   81450:	20078a2c 	.word	0x20078a2c
   81454:	000810f9 	.word	0x000810f9
   81458:	20078a00 	.word	0x20078a00
   8145c:	00081255 	.word	0x00081255
   81460:	00080695 	.word	0x00080695
   81464:	000805fd 	.word	0x000805fd
   81468:	20078b38 	.word	0x20078b38
   8146c:	000806b5 	.word	0x000806b5
   81470:	000808a5 	.word	0x000808a5
   81474:	00080675 	.word	0x00080675

00081478 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   81478:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   8147a:	4b1d      	ldr	r3, [pc, #116]	; (814f0 <vTaskSwitchContext+0x78>)
   8147c:	681b      	ldr	r3, [r3, #0]
   8147e:	b95b      	cbnz	r3, 81498 <vTaskSwitchContext+0x20>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   81480:	4b1c      	ldr	r3, [pc, #112]	; (814f4 <vTaskSwitchContext+0x7c>)
   81482:	681b      	ldr	r3, [r3, #0]
   81484:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81488:	009b      	lsls	r3, r3, #2
   8148a:	4a1b      	ldr	r2, [pc, #108]	; (814f8 <vTaskSwitchContext+0x80>)
   8148c:	58d3      	ldr	r3, [r2, r3]
   8148e:	b9cb      	cbnz	r3, 814c4 <vTaskSwitchContext+0x4c>
   81490:	4b18      	ldr	r3, [pc, #96]	; (814f4 <vTaskSwitchContext+0x7c>)
   81492:	681b      	ldr	r3, [r3, #0]
   81494:	b953      	cbnz	r3, 814ac <vTaskSwitchContext+0x34>
   81496:	e005      	b.n	814a4 <vTaskSwitchContext+0x2c>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   81498:	2201      	movs	r2, #1
   8149a:	4b18      	ldr	r3, [pc, #96]	; (814fc <vTaskSwitchContext+0x84>)
   8149c:	601a      	str	r2, [r3, #0]
   8149e:	bd08      	pop	{r3, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   814a0:	681a      	ldr	r2, [r3, #0]
   814a2:	b92a      	cbnz	r2, 814b0 <vTaskSwitchContext+0x38>
   814a4:	4b16      	ldr	r3, [pc, #88]	; (81500 <vTaskSwitchContext+0x88>)
   814a6:	4798      	blx	r3
   814a8:	bf00      	nop
   814aa:	e7fd      	b.n	814a8 <vTaskSwitchContext+0x30>
   814ac:	4b11      	ldr	r3, [pc, #68]	; (814f4 <vTaskSwitchContext+0x7c>)
   814ae:	4912      	ldr	r1, [pc, #72]	; (814f8 <vTaskSwitchContext+0x80>)
   814b0:	681a      	ldr	r2, [r3, #0]
   814b2:	3a01      	subs	r2, #1
   814b4:	601a      	str	r2, [r3, #0]
   814b6:	681a      	ldr	r2, [r3, #0]
   814b8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   814bc:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
   814c0:	2a00      	cmp	r2, #0
   814c2:	d0ed      	beq.n	814a0 <vTaskSwitchContext+0x28>
   814c4:	4b0b      	ldr	r3, [pc, #44]	; (814f4 <vTaskSwitchContext+0x7c>)
   814c6:	681b      	ldr	r3, [r3, #0]
   814c8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   814cc:	4a0a      	ldr	r2, [pc, #40]	; (814f8 <vTaskSwitchContext+0x80>)
   814ce:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   814d2:	685a      	ldr	r2, [r3, #4]
   814d4:	6852      	ldr	r2, [r2, #4]
   814d6:	605a      	str	r2, [r3, #4]
   814d8:	f103 0108 	add.w	r1, r3, #8
   814dc:	428a      	cmp	r2, r1
   814de:	bf04      	itt	eq
   814e0:	6852      	ldreq	r2, [r2, #4]
   814e2:	605a      	streq	r2, [r3, #4]
   814e4:	685b      	ldr	r3, [r3, #4]
   814e6:	68da      	ldr	r2, [r3, #12]
   814e8:	4b06      	ldr	r3, [pc, #24]	; (81504 <vTaskSwitchContext+0x8c>)
   814ea:	601a      	str	r2, [r3, #0]
   814ec:	bd08      	pop	{r3, pc}
   814ee:	bf00      	nop
   814f0:	20078af4 	.word	0x20078af4
   814f4:	20078a28 	.word	0x20078a28
   814f8:	20078a2c 	.word	0x20078a2c
   814fc:	20078b34 	.word	0x20078b34
   81500:	00080685 	.word	0x00080685
   81504:	20078af8 	.word	0x20078af8

00081508 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
   81508:	b538      	push	{r3, r4, r5, lr}
   8150a:	460c      	mov	r4, r1
portTickType xTimeToWake;

	configASSERT( pxEventList );
   8150c:	b918      	cbnz	r0, 81516 <vTaskPlaceOnEventList+0xe>
   8150e:	4b0f      	ldr	r3, [pc, #60]	; (8154c <vTaskPlaceOnEventList+0x44>)
   81510:	4798      	blx	r3
   81512:	bf00      	nop
   81514:	e7fd      	b.n	81512 <vTaskPlaceOnEventList+0xa>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   81516:	4d0e      	ldr	r5, [pc, #56]	; (81550 <vTaskPlaceOnEventList+0x48>)
   81518:	6829      	ldr	r1, [r5, #0]
   8151a:	3118      	adds	r1, #24
   8151c:	4b0d      	ldr	r3, [pc, #52]	; (81554 <vTaskPlaceOnEventList+0x4c>)
   8151e:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81520:	6828      	ldr	r0, [r5, #0]
   81522:	3004      	adds	r0, #4
   81524:	4b0c      	ldr	r3, [pc, #48]	; (81558 <vTaskPlaceOnEventList+0x50>)
   81526:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   81528:	f64f 73ff 	movw	r3, #65535	; 0xffff
   8152c:	429c      	cmp	r4, r3
   8152e:	d105      	bne.n	8153c <vTaskPlaceOnEventList+0x34>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   81530:	6829      	ldr	r1, [r5, #0]
   81532:	480a      	ldr	r0, [pc, #40]	; (8155c <vTaskPlaceOnEventList+0x54>)
   81534:	3104      	adds	r1, #4
   81536:	4b0a      	ldr	r3, [pc, #40]	; (81560 <vTaskPlaceOnEventList+0x58>)
   81538:	4798      	blx	r3
   8153a:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
   8153c:	4b09      	ldr	r3, [pc, #36]	; (81564 <vTaskPlaceOnEventList+0x5c>)
   8153e:	8818      	ldrh	r0, [r3, #0]
   81540:	4420      	add	r0, r4
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   81542:	b280      	uxth	r0, r0
   81544:	4b08      	ldr	r3, [pc, #32]	; (81568 <vTaskPlaceOnEventList+0x60>)
   81546:	4798      	blx	r3
   81548:	bd38      	pop	{r3, r4, r5, pc}
   8154a:	bf00      	nop
   8154c:	00080685 	.word	0x00080685
   81550:	20078af8 	.word	0x20078af8
   81554:	000805b9 	.word	0x000805b9
   81558:	000805fd 	.word	0x000805fd
   8155c:	200789e0 	.word	0x200789e0
   81560:	0008059d 	.word	0x0008059d
   81564:	20078b14 	.word	0x20078b14
   81568:	00080e29 	.word	0x00080e29

0008156c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
   8156c:	b538      	push	{r3, r4, r5, lr}
   8156e:	460d      	mov	r5, r1
	portTickType xTimeToWake;

		configASSERT( pxEventList );
   81570:	b918      	cbnz	r0, 8157a <vTaskPlaceOnEventListRestricted+0xe>
   81572:	4b0a      	ldr	r3, [pc, #40]	; (8159c <vTaskPlaceOnEventListRestricted+0x30>)
   81574:	4798      	blx	r3
   81576:	bf00      	nop
   81578:	e7fd      	b.n	81576 <vTaskPlaceOnEventListRestricted+0xa>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   8157a:	4c09      	ldr	r4, [pc, #36]	; (815a0 <vTaskPlaceOnEventListRestricted+0x34>)
   8157c:	6821      	ldr	r1, [r4, #0]
   8157e:	3118      	adds	r1, #24
   81580:	4b08      	ldr	r3, [pc, #32]	; (815a4 <vTaskPlaceOnEventListRestricted+0x38>)
   81582:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81584:	6820      	ldr	r0, [r4, #0]
   81586:	3004      	adds	r0, #4
   81588:	4b07      	ldr	r3, [pc, #28]	; (815a8 <vTaskPlaceOnEventListRestricted+0x3c>)
   8158a:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   8158c:	4b07      	ldr	r3, [pc, #28]	; (815ac <vTaskPlaceOnEventListRestricted+0x40>)
   8158e:	8818      	ldrh	r0, [r3, #0]
   81590:	4428      	add	r0, r5
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   81592:	b280      	uxth	r0, r0
   81594:	4b06      	ldr	r3, [pc, #24]	; (815b0 <vTaskPlaceOnEventListRestricted+0x44>)
   81596:	4798      	blx	r3
   81598:	bd38      	pop	{r3, r4, r5, pc}
   8159a:	bf00      	nop
   8159c:	00080685 	.word	0x00080685
   815a0:	20078af8 	.word	0x20078af8
   815a4:	0008059d 	.word	0x0008059d
   815a8:	000805fd 	.word	0x000805fd
   815ac:	20078b14 	.word	0x20078b14
   815b0:	00080e29 	.word	0x00080e29

000815b4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
   815b4:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   815b6:	68c3      	ldr	r3, [r0, #12]
   815b8:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   815ba:	b91c      	cbnz	r4, 815c4 <xTaskRemoveFromEventList+0x10>
   815bc:	4b16      	ldr	r3, [pc, #88]	; (81618 <xTaskRemoveFromEventList+0x64>)
   815be:	4798      	blx	r3
   815c0:	bf00      	nop
   815c2:	e7fd      	b.n	815c0 <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   815c4:	f104 0518 	add.w	r5, r4, #24
   815c8:	4628      	mov	r0, r5
   815ca:	4b14      	ldr	r3, [pc, #80]	; (8161c <xTaskRemoveFromEventList+0x68>)
   815cc:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   815ce:	4b14      	ldr	r3, [pc, #80]	; (81620 <xTaskRemoveFromEventList+0x6c>)
   815d0:	681b      	ldr	r3, [r3, #0]
   815d2:	b99b      	cbnz	r3, 815fc <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   815d4:	1d25      	adds	r5, r4, #4
   815d6:	4628      	mov	r0, r5
   815d8:	4b10      	ldr	r3, [pc, #64]	; (8161c <xTaskRemoveFromEventList+0x68>)
   815da:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
   815dc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   815de:	4a11      	ldr	r2, [pc, #68]	; (81624 <xTaskRemoveFromEventList+0x70>)
   815e0:	6812      	ldr	r2, [r2, #0]
   815e2:	4293      	cmp	r3, r2
   815e4:	bf84      	itt	hi
   815e6:	4a0f      	ldrhi	r2, [pc, #60]	; (81624 <xTaskRemoveFromEventList+0x70>)
   815e8:	6013      	strhi	r3, [r2, #0]
   815ea:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   815ee:	480e      	ldr	r0, [pc, #56]	; (81628 <xTaskRemoveFromEventList+0x74>)
   815f0:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   815f4:	4629      	mov	r1, r5
   815f6:	4b0d      	ldr	r3, [pc, #52]	; (8162c <xTaskRemoveFromEventList+0x78>)
   815f8:	4798      	blx	r3
   815fa:	e003      	b.n	81604 <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   815fc:	480c      	ldr	r0, [pc, #48]	; (81630 <xTaskRemoveFromEventList+0x7c>)
   815fe:	4629      	mov	r1, r5
   81600:	4b0a      	ldr	r3, [pc, #40]	; (8162c <xTaskRemoveFromEventList+0x78>)
   81602:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
   81604:	4b0b      	ldr	r3, [pc, #44]	; (81634 <xTaskRemoveFromEventList+0x80>)
   81606:	681b      	ldr	r3, [r3, #0]
   81608:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   8160a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
   8160c:	4298      	cmp	r0, r3
   8160e:	bf34      	ite	cc
   81610:	2000      	movcc	r0, #0
   81612:	2001      	movcs	r0, #1
   81614:	bd38      	pop	{r3, r4, r5, pc}
   81616:	bf00      	nop
   81618:	00080685 	.word	0x00080685
   8161c:	000805fd 	.word	0x000805fd
   81620:	20078af4 	.word	0x20078af4
   81624:	20078a28 	.word	0x20078a28
   81628:	20078a2c 	.word	0x20078a2c
   8162c:	0008059d 	.word	0x0008059d
   81630:	20078afc 	.word	0x20078afc
   81634:	20078af8 	.word	0x20078af8

00081638 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
   81638:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
   8163a:	b918      	cbnz	r0, 81644 <vTaskSetTimeOutState+0xc>
   8163c:	4b05      	ldr	r3, [pc, #20]	; (81654 <vTaskSetTimeOutState+0x1c>)
   8163e:	4798      	blx	r3
   81640:	bf00      	nop
   81642:	e7fd      	b.n	81640 <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   81644:	4a04      	ldr	r2, [pc, #16]	; (81658 <vTaskSetTimeOutState+0x20>)
   81646:	6812      	ldr	r2, [r2, #0]
   81648:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   8164a:	4a04      	ldr	r2, [pc, #16]	; (8165c <vTaskSetTimeOutState+0x24>)
   8164c:	8812      	ldrh	r2, [r2, #0]
   8164e:	8082      	strh	r2, [r0, #4]
   81650:	bd08      	pop	{r3, pc}
   81652:	bf00      	nop
   81654:	00080685 	.word	0x00080685
   81658:	20078b10 	.word	0x20078b10
   8165c:	20078b14 	.word	0x20078b14

00081660 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
   81660:	b538      	push	{r3, r4, r5, lr}
   81662:	460d      	mov	r5, r1
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
   81664:	4604      	mov	r4, r0
   81666:	b918      	cbnz	r0, 81670 <xTaskCheckForTimeOut+0x10>
   81668:	4b1a      	ldr	r3, [pc, #104]	; (816d4 <xTaskCheckForTimeOut+0x74>)
   8166a:	4798      	blx	r3
   8166c:	bf00      	nop
   8166e:	e7fd      	b.n	8166c <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
   81670:	b919      	cbnz	r1, 8167a <xTaskCheckForTimeOut+0x1a>
   81672:	4b18      	ldr	r3, [pc, #96]	; (816d4 <xTaskCheckForTimeOut+0x74>)
   81674:	4798      	blx	r3
   81676:	bf00      	nop
   81678:	e7fd      	b.n	81676 <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
   8167a:	4b17      	ldr	r3, [pc, #92]	; (816d8 <xTaskCheckForTimeOut+0x78>)
   8167c:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   8167e:	882b      	ldrh	r3, [r5, #0]
   81680:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81684:	4293      	cmp	r3, r2
   81686:	d01c      	beq.n	816c2 <xTaskCheckForTimeOut+0x62>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
   81688:	4a14      	ldr	r2, [pc, #80]	; (816dc <xTaskCheckForTimeOut+0x7c>)
   8168a:	6811      	ldr	r1, [r2, #0]
   8168c:	6822      	ldr	r2, [r4, #0]
   8168e:	428a      	cmp	r2, r1
   81690:	d005      	beq.n	8169e <xTaskCheckForTimeOut+0x3e>
   81692:	4a13      	ldr	r2, [pc, #76]	; (816e0 <xTaskCheckForTimeOut+0x80>)
   81694:	8812      	ldrh	r2, [r2, #0]
   81696:	b292      	uxth	r2, r2
   81698:	88a1      	ldrh	r1, [r4, #4]
   8169a:	4291      	cmp	r1, r2
   8169c:	d913      	bls.n	816c6 <xTaskCheckForTimeOut+0x66>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
   8169e:	4a10      	ldr	r2, [pc, #64]	; (816e0 <xTaskCheckForTimeOut+0x80>)
   816a0:	8811      	ldrh	r1, [r2, #0]
   816a2:	88a2      	ldrh	r2, [r4, #4]
   816a4:	1a89      	subs	r1, r1, r2
   816a6:	b289      	uxth	r1, r1
   816a8:	428b      	cmp	r3, r1
   816aa:	d90e      	bls.n	816ca <xTaskCheckForTimeOut+0x6a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
   816ac:	490c      	ldr	r1, [pc, #48]	; (816e0 <xTaskCheckForTimeOut+0x80>)
   816ae:	8809      	ldrh	r1, [r1, #0]
   816b0:	b289      	uxth	r1, r1
   816b2:	1a52      	subs	r2, r2, r1
   816b4:	4413      	add	r3, r2
   816b6:	802b      	strh	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
   816b8:	4620      	mov	r0, r4
   816ba:	4b0a      	ldr	r3, [pc, #40]	; (816e4 <xTaskCheckForTimeOut+0x84>)
   816bc:	4798      	blx	r3
			xReturn = pdFALSE;
   816be:	2400      	movs	r4, #0
   816c0:	e004      	b.n	816cc <xTaskCheckForTimeOut+0x6c>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
   816c2:	2400      	movs	r4, #0
   816c4:	e002      	b.n	816cc <xTaskCheckForTimeOut+0x6c>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   816c6:	2401      	movs	r4, #1
   816c8:	e000      	b.n	816cc <xTaskCheckForTimeOut+0x6c>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
   816ca:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
   816cc:	4b06      	ldr	r3, [pc, #24]	; (816e8 <xTaskCheckForTimeOut+0x88>)
   816ce:	4798      	blx	r3

	return xReturn;
}
   816d0:	4620      	mov	r0, r4
   816d2:	bd38      	pop	{r3, r4, r5, pc}
   816d4:	00080685 	.word	0x00080685
   816d8:	00080695 	.word	0x00080695
   816dc:	20078b10 	.word	0x20078b10
   816e0:	20078b14 	.word	0x20078b14
   816e4:	00081639 	.word	0x00081639
   816e8:	000806b5 	.word	0x000806b5

000816ec <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
   816ec:	2201      	movs	r2, #1
   816ee:	4b01      	ldr	r3, [pc, #4]	; (816f4 <vTaskMissedYield+0x8>)
   816f0:	601a      	str	r2, [r3, #0]
   816f2:	4770      	bx	lr
   816f4:	20078b34 	.word	0x20078b34

000816f8 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   816f8:	4b01      	ldr	r3, [pc, #4]	; (81700 <xTaskGetCurrentTaskHandle+0x8>)
   816fa:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
   816fc:	4770      	bx	lr
   816fe:	bf00      	nop
   81700:	20078af8 	.word	0x20078af8

00081704 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
   81704:	4b05      	ldr	r3, [pc, #20]	; (8171c <xTaskGetSchedulerState+0x18>)
   81706:	681b      	ldr	r3, [r3, #0]
   81708:	b133      	cbz	r3, 81718 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   8170a:	4b05      	ldr	r3, [pc, #20]	; (81720 <xTaskGetSchedulerState+0x1c>)
   8170c:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
   8170e:	2b00      	cmp	r3, #0
   81710:	bf14      	ite	ne
   81712:	2002      	movne	r0, #2
   81714:	2001      	moveq	r0, #1
   81716:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   81718:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
   8171a:	4770      	bx	lr
   8171c:	200789f8 	.word	0x200789f8
   81720:	20078af4 	.word	0x20078af4

00081724 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
   81724:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   81726:	4604      	mov	r4, r0
   81728:	2800      	cmp	r0, #0
   8172a:	d02e      	beq.n	8178a <vTaskPriorityInherit+0x66>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   8172c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   8172e:	4a17      	ldr	r2, [pc, #92]	; (8178c <vTaskPriorityInherit+0x68>)
   81730:	6812      	ldr	r2, [r2, #0]
   81732:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   81734:	4293      	cmp	r3, r2
   81736:	d228      	bcs.n	8178a <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
   81738:	4a14      	ldr	r2, [pc, #80]	; (8178c <vTaskPriorityInherit+0x68>)
   8173a:	6812      	ldr	r2, [r2, #0]
   8173c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   8173e:	f1c2 020a 	rsb	r2, r2, #10
   81742:	8302      	strh	r2, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   81744:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81748:	4a11      	ldr	r2, [pc, #68]	; (81790 <vTaskPriorityInherit+0x6c>)
   8174a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   8174e:	6942      	ldr	r2, [r0, #20]
   81750:	429a      	cmp	r2, r3
   81752:	d116      	bne.n	81782 <vTaskPriorityInherit+0x5e>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   81754:	1d05      	adds	r5, r0, #4
   81756:	4628      	mov	r0, r5
   81758:	4b0e      	ldr	r3, [pc, #56]	; (81794 <vTaskPriorityInherit+0x70>)
   8175a:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   8175c:	4b0b      	ldr	r3, [pc, #44]	; (8178c <vTaskPriorityInherit+0x68>)
   8175e:	681b      	ldr	r3, [r3, #0]
   81760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81762:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
   81764:	4a0c      	ldr	r2, [pc, #48]	; (81798 <vTaskPriorityInherit+0x74>)
   81766:	6812      	ldr	r2, [r2, #0]
   81768:	4293      	cmp	r3, r2
   8176a:	bf84      	itt	hi
   8176c:	4a0a      	ldrhi	r2, [pc, #40]	; (81798 <vTaskPriorityInherit+0x74>)
   8176e:	6013      	strhi	r3, [r2, #0]
   81770:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81774:	4806      	ldr	r0, [pc, #24]	; (81790 <vTaskPriorityInherit+0x6c>)
   81776:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   8177a:	4629      	mov	r1, r5
   8177c:	4b07      	ldr	r3, [pc, #28]	; (8179c <vTaskPriorityInherit+0x78>)
   8177e:	4798      	blx	r3
   81780:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   81782:	4b02      	ldr	r3, [pc, #8]	; (8178c <vTaskPriorityInherit+0x68>)
   81784:	681b      	ldr	r3, [r3, #0]
   81786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81788:	62c3      	str	r3, [r0, #44]	; 0x2c
   8178a:	bd38      	pop	{r3, r4, r5, pc}
   8178c:	20078af8 	.word	0x20078af8
   81790:	20078a2c 	.word	0x20078a2c
   81794:	000805fd 	.word	0x000805fd
   81798:	20078a28 	.word	0x20078a28
   8179c:	0008059d 	.word	0x0008059d

000817a0 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
   817a0:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
   817a2:	4604      	mov	r4, r0
   817a4:	b1d0      	cbz	r0, 817dc <vTaskPriorityDisinherit+0x3c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   817a6:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
   817a8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   817aa:	429a      	cmp	r2, r3
   817ac:	d016      	beq.n	817dc <vTaskPriorityDisinherit+0x3c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   817ae:	1d05      	adds	r5, r0, #4
   817b0:	4628      	mov	r0, r5
   817b2:	4b0b      	ldr	r3, [pc, #44]	; (817e0 <vTaskPriorityDisinherit+0x40>)
   817b4:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
   817b6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
   817b8:	62e3      	str	r3, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
   817ba:	f1c3 020a 	rsb	r2, r3, #10
   817be:	8322      	strh	r2, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
   817c0:	4a08      	ldr	r2, [pc, #32]	; (817e4 <vTaskPriorityDisinherit+0x44>)
   817c2:	6812      	ldr	r2, [r2, #0]
   817c4:	4293      	cmp	r3, r2
   817c6:	bf84      	itt	hi
   817c8:	4a06      	ldrhi	r2, [pc, #24]	; (817e4 <vTaskPriorityDisinherit+0x44>)
   817ca:	6013      	strhi	r3, [r2, #0]
   817cc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   817d0:	4805      	ldr	r0, [pc, #20]	; (817e8 <vTaskPriorityDisinherit+0x48>)
   817d2:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   817d6:	4629      	mov	r1, r5
   817d8:	4b04      	ldr	r3, [pc, #16]	; (817ec <vTaskPriorityDisinherit+0x4c>)
   817da:	4798      	blx	r3
   817dc:	bd38      	pop	{r3, r4, r5, pc}
   817de:	bf00      	nop
   817e0:	000805fd 	.word	0x000805fd
   817e4:	20078a28 	.word	0x20078a28
   817e8:	20078a2c 	.word	0x20078a2c
   817ec:	0008059d 	.word	0x0008059d

000817f0 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
   817f0:	b510      	push	{r4, lr}
   817f2:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   817f4:	8081      	strh	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   817f6:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
   817f8:	4291      	cmp	r1, r2
   817fa:	d80b      	bhi.n	81814 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
   817fc:	1ad3      	subs	r3, r2, r3
   817fe:	8b01      	ldrh	r1, [r0, #24]
   81800:	b29b      	uxth	r3, r3
   81802:	4299      	cmp	r1, r3
   81804:	d911      	bls.n	8182a <prvInsertTimerInActiveList+0x3a>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   81806:	4b0b      	ldr	r3, [pc, #44]	; (81834 <prvInsertTimerInActiveList+0x44>)
   81808:	6818      	ldr	r0, [r3, #0]
   8180a:	1d21      	adds	r1, r4, #4
   8180c:	4b0a      	ldr	r3, [pc, #40]	; (81838 <prvInsertTimerInActiveList+0x48>)
   8180e:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   81810:	2000      	movs	r0, #0
   81812:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   81814:	429a      	cmp	r2, r3
   81816:	d201      	bcs.n	8181c <prvInsertTimerInActiveList+0x2c>
   81818:	4299      	cmp	r1, r3
   8181a:	d208      	bcs.n	8182e <prvInsertTimerInActiveList+0x3e>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   8181c:	4b07      	ldr	r3, [pc, #28]	; (8183c <prvInsertTimerInActiveList+0x4c>)
   8181e:	6818      	ldr	r0, [r3, #0]
   81820:	1d21      	adds	r1, r4, #4
   81822:	4b05      	ldr	r3, [pc, #20]	; (81838 <prvInsertTimerInActiveList+0x48>)
   81824:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   81826:	2000      	movs	r0, #0
   81828:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   8182a:	2001      	movs	r0, #1
   8182c:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   8182e:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
   81830:	bd10      	pop	{r4, pc}
   81832:	bf00      	nop
   81834:	20078b74 	.word	0x20078b74
   81838:	000805b9 	.word	0x000805b9
   8183c:	20078b40 	.word	0x20078b40

00081840 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   81840:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   81842:	4b0d      	ldr	r3, [pc, #52]	; (81878 <prvCheckForValidListAndQueue+0x38>)
   81844:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   81846:	4b0d      	ldr	r3, [pc, #52]	; (8187c <prvCheckForValidListAndQueue+0x3c>)
   81848:	681b      	ldr	r3, [r3, #0]
   8184a:	b98b      	cbnz	r3, 81870 <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
   8184c:	4d0c      	ldr	r5, [pc, #48]	; (81880 <prvCheckForValidListAndQueue+0x40>)
   8184e:	4628      	mov	r0, r5
   81850:	4e0c      	ldr	r6, [pc, #48]	; (81884 <prvCheckForValidListAndQueue+0x44>)
   81852:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
   81854:	4c0c      	ldr	r4, [pc, #48]	; (81888 <prvCheckForValidListAndQueue+0x48>)
   81856:	4620      	mov	r0, r4
   81858:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
   8185a:	4b0c      	ldr	r3, [pc, #48]	; (8188c <prvCheckForValidListAndQueue+0x4c>)
   8185c:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   8185e:	4b0c      	ldr	r3, [pc, #48]	; (81890 <prvCheckForValidListAndQueue+0x50>)
   81860:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
   81862:	2005      	movs	r0, #5
   81864:	210c      	movs	r1, #12
   81866:	2200      	movs	r2, #0
   81868:	4b0a      	ldr	r3, [pc, #40]	; (81894 <prvCheckForValidListAndQueue+0x54>)
   8186a:	4798      	blx	r3
   8186c:	4b03      	ldr	r3, [pc, #12]	; (8187c <prvCheckForValidListAndQueue+0x3c>)
   8186e:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
   81870:	4b09      	ldr	r3, [pc, #36]	; (81898 <prvCheckForValidListAndQueue+0x58>)
   81872:	4798      	blx	r3
   81874:	bd70      	pop	{r4, r5, r6, pc}
   81876:	bf00      	nop
   81878:	00080695 	.word	0x00080695
   8187c:	20078b70 	.word	0x20078b70
   81880:	20078b44 	.word	0x20078b44
   81884:	0008057d 	.word	0x0008057d
   81888:	20078b58 	.word	0x20078b58
   8188c:	20078b40 	.word	0x20078b40
   81890:	20078b74 	.word	0x20078b74
   81894:	00080a6d 	.word	0x00080a6d
   81898:	000806b5 	.word	0x000806b5

0008189c <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
   8189c:	b510      	push	{r4, lr}
   8189e:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   818a0:	4b0b      	ldr	r3, [pc, #44]	; (818d0 <xTimerCreateTimerTask+0x34>)
   818a2:	4798      	blx	r3

	if( xTimerQueue != NULL )
   818a4:	4b0b      	ldr	r3, [pc, #44]	; (818d4 <xTimerCreateTimerTask+0x38>)
   818a6:	681b      	ldr	r3, [r3, #0]
   818a8:	b163      	cbz	r3, 818c4 <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   818aa:	2309      	movs	r3, #9
   818ac:	9300      	str	r3, [sp, #0]
   818ae:	2300      	movs	r3, #0
   818b0:	9301      	str	r3, [sp, #4]
   818b2:	9302      	str	r3, [sp, #8]
   818b4:	9303      	str	r3, [sp, #12]
   818b6:	4808      	ldr	r0, [pc, #32]	; (818d8 <xTimerCreateTimerTask+0x3c>)
   818b8:	4908      	ldr	r1, [pc, #32]	; (818dc <xTimerCreateTimerTask+0x40>)
   818ba:	f44f 7200 	mov.w	r2, #512	; 0x200
   818be:	4c08      	ldr	r4, [pc, #32]	; (818e0 <xTimerCreateTimerTask+0x44>)
   818c0:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
   818c2:	b918      	cbnz	r0, 818cc <xTimerCreateTimerTask+0x30>
   818c4:	4b07      	ldr	r3, [pc, #28]	; (818e4 <xTimerCreateTimerTask+0x48>)
   818c6:	4798      	blx	r3
   818c8:	bf00      	nop
   818ca:	e7fd      	b.n	818c8 <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
   818cc:	b004      	add	sp, #16
   818ce:	bd10      	pop	{r4, pc}
   818d0:	00081841 	.word	0x00081841
   818d4:	20078b70 	.word	0x20078b70
   818d8:	000819fd 	.word	0x000819fd
   818dc:	00086c34 	.word	0x00086c34
   818e0:	00080e85 	.word	0x00080e85
   818e4:	00080685 	.word	0x00080685

000818e8 <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
   818e8:	b510      	push	{r4, lr}
   818ea:	b084      	sub	sp, #16
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   818ec:	4c10      	ldr	r4, [pc, #64]	; (81930 <xTimerGenericCommand+0x48>)
   818ee:	6824      	ldr	r4, [r4, #0]
   818f0:	b1d4      	cbz	r4, 81928 <xTimerGenericCommand+0x40>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   818f2:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
   818f4:	f8ad 2008 	strh.w	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
   818f8:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
   818fa:	b973      	cbnz	r3, 8191a <xTimerGenericCommand+0x32>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   818fc:	4b0d      	ldr	r3, [pc, #52]	; (81934 <xTimerGenericCommand+0x4c>)
   818fe:	4798      	blx	r3
   81900:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
   81902:	4b0b      	ldr	r3, [pc, #44]	; (81930 <xTimerGenericCommand+0x48>)
   81904:	6818      	ldr	r0, [r3, #0]
   81906:	a901      	add	r1, sp, #4
   81908:	bf07      	ittee	eq
   8190a:	f8bd 2018 	ldrheq.w	r2, [sp, #24]
   8190e:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   81910:	2200      	movne	r2, #0
   81912:	4613      	movne	r3, r2
   81914:	4c08      	ldr	r4, [pc, #32]	; (81938 <xTimerGenericCommand+0x50>)
   81916:	47a0      	blx	r4
   81918:	e007      	b.n	8192a <xTimerGenericCommand+0x42>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   8191a:	4620      	mov	r0, r4
   8191c:	a901      	add	r1, sp, #4
   8191e:	461a      	mov	r2, r3
   81920:	2300      	movs	r3, #0
   81922:	4c06      	ldr	r4, [pc, #24]	; (8193c <xTimerGenericCommand+0x54>)
   81924:	47a0      	blx	r4
   81926:	e000      	b.n	8192a <xTimerGenericCommand+0x42>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
   81928:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
   8192a:	b004      	add	sp, #16
   8192c:	bd10      	pop	{r4, pc}
   8192e:	bf00      	nop
   81930:	20078b70 	.word	0x20078b70
   81934:	00081705 	.word	0x00081705
   81938:	00080ac5 	.word	0x00080ac5
   8193c:	00080be9 	.word	0x00080be9

00081940 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
   81940:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81944:	b082      	sub	sp, #8
   81946:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
   81948:	4b24      	ldr	r3, [pc, #144]	; (819dc <prvSampleTimeNow+0x9c>)
   8194a:	4798      	blx	r3
   8194c:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
   8194e:	4b24      	ldr	r3, [pc, #144]	; (819e0 <prvSampleTimeNow+0xa0>)
   81950:	881b      	ldrh	r3, [r3, #0]
   81952:	4283      	cmp	r3, r0
   81954:	d937      	bls.n	819c6 <prvSampleTimeNow+0x86>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   81956:	4e23      	ldr	r6, [pc, #140]	; (819e4 <prvSampleTimeNow+0xa4>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
   81958:	4f23      	ldr	r7, [pc, #140]	; (819e8 <prvSampleTimeNow+0xa8>)
   8195a:	e027      	b.n	819ac <prvSampleTimeNow+0x6c>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   8195c:	68da      	ldr	r2, [r3, #12]
   8195e:	f8b2 a000 	ldrh.w	sl, [r2]
   81962:	fa1f fa8a 	uxth.w	sl, sl

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   81966:	68db      	ldr	r3, [r3, #12]
   81968:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
   8196a:	1d25      	adds	r5, r4, #4
   8196c:	4628      	mov	r0, r5
   8196e:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   81970:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81972:	4620      	mov	r0, r4
   81974:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   81976:	69e3      	ldr	r3, [r4, #28]
   81978:	2b01      	cmp	r3, #1
   8197a:	d117      	bne.n	819ac <prvSampleTimeNow+0x6c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   8197c:	8b23      	ldrh	r3, [r4, #24]
   8197e:	4453      	add	r3, sl
   81980:	b29b      	uxth	r3, r3
			if( xReloadTime > xNextExpireTime )
   81982:	4553      	cmp	r3, sl
   81984:	d906      	bls.n	81994 <prvSampleTimeNow+0x54>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   81986:	80a3      	strh	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   81988:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   8198a:	6830      	ldr	r0, [r6, #0]
   8198c:	4629      	mov	r1, r5
   8198e:	4b17      	ldr	r3, [pc, #92]	; (819ec <prvSampleTimeNow+0xac>)
   81990:	4798      	blx	r3
   81992:	e00b      	b.n	819ac <prvSampleTimeNow+0x6c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   81994:	2300      	movs	r3, #0
   81996:	9300      	str	r3, [sp, #0]
   81998:	4620      	mov	r0, r4
   8199a:	4619      	mov	r1, r3
   8199c:	4652      	mov	r2, sl
   8199e:	4c14      	ldr	r4, [pc, #80]	; (819f0 <prvSampleTimeNow+0xb0>)
   819a0:	47a0      	blx	r4
				configASSERT( xResult );
   819a2:	b918      	cbnz	r0, 819ac <prvSampleTimeNow+0x6c>
   819a4:	4b13      	ldr	r3, [pc, #76]	; (819f4 <prvSampleTimeNow+0xb4>)
   819a6:	4798      	blx	r3
   819a8:	bf00      	nop
   819aa:	e7fd      	b.n	819a8 <prvSampleTimeNow+0x68>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   819ac:	6833      	ldr	r3, [r6, #0]
   819ae:	681a      	ldr	r2, [r3, #0]
   819b0:	2a00      	cmp	r2, #0
   819b2:	d1d3      	bne.n	8195c <prvSampleTimeNow+0x1c>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
   819b4:	4a10      	ldr	r2, [pc, #64]	; (819f8 <prvSampleTimeNow+0xb8>)
   819b6:	6811      	ldr	r1, [r2, #0]
   819b8:	480a      	ldr	r0, [pc, #40]	; (819e4 <prvSampleTimeNow+0xa4>)
   819ba:	6001      	str	r1, [r0, #0]
	pxOverflowTimerList = pxTemp;
   819bc:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
   819be:	2301      	movs	r3, #1
   819c0:	f8c9 3000 	str.w	r3, [r9]
   819c4:	e002      	b.n	819cc <prvSampleTimeNow+0x8c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   819c6:	2300      	movs	r3, #0
   819c8:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
   819cc:	4b04      	ldr	r3, [pc, #16]	; (819e0 <prvSampleTimeNow+0xa0>)
   819ce:	f8a3 8000 	strh.w	r8, [r3]

	return xTimeNow;
}
   819d2:	4640      	mov	r0, r8
   819d4:	b002      	add	sp, #8
   819d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   819da:	bf00      	nop
   819dc:	00081109 	.word	0x00081109
   819e0:	20078b6c 	.word	0x20078b6c
   819e4:	20078b40 	.word	0x20078b40
   819e8:	000805fd 	.word	0x000805fd
   819ec:	000805b9 	.word	0x000805b9
   819f0:	000818e9 	.word	0x000818e9
   819f4:	00080685 	.word	0x00080685
   819f8:	20078b74 	.word	0x20078b74

000819fc <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   819fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   81a00:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   81a02:	4d51      	ldr	r5, [pc, #324]	; (81b48 <prvTimerTask+0x14c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
   81a04:	f8df 8170 	ldr.w	r8, [pc, #368]	; 81b78 <prvTimerTask+0x17c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   81a08:	4b50      	ldr	r3, [pc, #320]	; (81b4c <prvTimerTask+0x150>)
   81a0a:	681b      	ldr	r3, [r3, #0]
   81a0c:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   81a0e:	2a00      	cmp	r2, #0
   81a10:	f000 8090 	beq.w	81b34 <prvTimerTask+0x138>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   81a14:	68db      	ldr	r3, [r3, #12]
   81a16:	881e      	ldrh	r6, [r3, #0]
   81a18:	b2b6      	uxth	r6, r6
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   81a1a:	4b4d      	ldr	r3, [pc, #308]	; (81b50 <prvTimerTask+0x154>)
   81a1c:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   81a1e:	a803      	add	r0, sp, #12
   81a20:	4b4c      	ldr	r3, [pc, #304]	; (81b54 <prvTimerTask+0x158>)
   81a22:	4798      	blx	r3
   81a24:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   81a26:	9b03      	ldr	r3, [sp, #12]
   81a28:	2b00      	cmp	r3, #0
   81a2a:	d132      	bne.n	81a92 <prvTimerTask+0x96>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   81a2c:	4286      	cmp	r6, r0
   81a2e:	d825      	bhi.n	81a7c <prvTimerTask+0x80>
			{
				xTaskResumeAll();
   81a30:	4b49      	ldr	r3, [pc, #292]	; (81b58 <prvTimerTask+0x15c>)
   81a32:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   81a34:	4b45      	ldr	r3, [pc, #276]	; (81b4c <prvTimerTask+0x150>)
   81a36:	681b      	ldr	r3, [r3, #0]
   81a38:	68db      	ldr	r3, [r3, #12]
   81a3a:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
   81a3c:	1d20      	adds	r0, r4, #4
   81a3e:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   81a40:	69e3      	ldr	r3, [r4, #28]
   81a42:	2b01      	cmp	r3, #1
   81a44:	d115      	bne.n	81a72 <prvTimerTask+0x76>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   81a46:	8b21      	ldrh	r1, [r4, #24]
   81a48:	4431      	add	r1, r6
   81a4a:	4620      	mov	r0, r4
   81a4c:	b289      	uxth	r1, r1
   81a4e:	463a      	mov	r2, r7
   81a50:	4633      	mov	r3, r6
   81a52:	4f42      	ldr	r7, [pc, #264]	; (81b5c <prvTimerTask+0x160>)
   81a54:	47b8      	blx	r7
   81a56:	2801      	cmp	r0, #1
   81a58:	d10b      	bne.n	81a72 <prvTimerTask+0x76>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   81a5a:	2300      	movs	r3, #0
   81a5c:	9300      	str	r3, [sp, #0]
   81a5e:	4620      	mov	r0, r4
   81a60:	4619      	mov	r1, r3
   81a62:	4632      	mov	r2, r6
   81a64:	4e3e      	ldr	r6, [pc, #248]	; (81b60 <prvTimerTask+0x164>)
   81a66:	47b0      	blx	r6
			configASSERT( xResult );
   81a68:	b918      	cbnz	r0, 81a72 <prvTimerTask+0x76>
   81a6a:	4b3e      	ldr	r3, [pc, #248]	; (81b64 <prvTimerTask+0x168>)
   81a6c:	4798      	blx	r3
   81a6e:	bf00      	nop
   81a70:	e7fd      	b.n	81a6e <prvTimerTask+0x72>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   81a72:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81a74:	4620      	mov	r0, r4
   81a76:	4798      	blx	r3
   81a78:	e00d      	b.n	81a96 <prvTimerTask+0x9a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
   81a7a:	2600      	movs	r6, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   81a7c:	1bf1      	subs	r1, r6, r7
   81a7e:	6828      	ldr	r0, [r5, #0]
   81a80:	b289      	uxth	r1, r1
   81a82:	4b39      	ldr	r3, [pc, #228]	; (81b68 <prvTimerTask+0x16c>)
   81a84:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   81a86:	4b34      	ldr	r3, [pc, #208]	; (81b58 <prvTimerTask+0x15c>)
   81a88:	4798      	blx	r3
   81a8a:	b920      	cbnz	r0, 81a96 <prvTimerTask+0x9a>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   81a8c:	4b37      	ldr	r3, [pc, #220]	; (81b6c <prvTimerTask+0x170>)
   81a8e:	4798      	blx	r3
   81a90:	e001      	b.n	81a96 <prvTimerTask+0x9a>
				}
			}
		}
		else
		{
			xTaskResumeAll();
   81a92:	4b31      	ldr	r3, [pc, #196]	; (81b58 <prvTimerTask+0x15c>)
   81a94:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   81a96:	a802      	add	r0, sp, #8
   81a98:	4b2e      	ldr	r3, [pc, #184]	; (81b54 <prvTimerTask+0x158>)
   81a9a:	4798      	blx	r3
   81a9c:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   81a9e:	4e34      	ldr	r6, [pc, #208]	; (81b70 <prvTimerTask+0x174>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   81aa0:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 81b5c <prvTimerTask+0x160>
   81aa4:	e03e      	b.n	81b24 <prvTimerTask+0x128>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
   81aa6:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
   81aa8:	b11c      	cbz	r4, 81ab2 <prvTimerTask+0xb6>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   81aaa:	6961      	ldr	r1, [r4, #20]
   81aac:	b109      	cbz	r1, 81ab2 <prvTimerTask+0xb6>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
   81aae:	1d20      	adds	r0, r4, #4
   81ab0:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
   81ab2:	9903      	ldr	r1, [sp, #12]
   81ab4:	2902      	cmp	r1, #2
   81ab6:	d023      	beq.n	81b00 <prvTimerTask+0x104>
   81ab8:	2903      	cmp	r1, #3
   81aba:	d030      	beq.n	81b1e <prvTimerTask+0x122>
   81abc:	2900      	cmp	r1, #0
   81abe:	d131      	bne.n	81b24 <prvTimerTask+0x128>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
   81ac0:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   81ac4:	8b21      	ldrh	r1, [r4, #24]
   81ac6:	4419      	add	r1, r3
   81ac8:	4620      	mov	r0, r4
   81aca:	b289      	uxth	r1, r1
   81acc:	463a      	mov	r2, r7
   81ace:	47c8      	blx	r9
   81ad0:	2801      	cmp	r0, #1
   81ad2:	d127      	bne.n	81b24 <prvTimerTask+0x128>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   81ad4:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81ad6:	4620      	mov	r0, r4
   81ad8:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   81ada:	69e3      	ldr	r3, [r4, #28]
   81adc:	2b01      	cmp	r3, #1
   81ade:	d121      	bne.n	81b24 <prvTimerTask+0x128>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   81ae0:	8b22      	ldrh	r2, [r4, #24]
   81ae2:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   81ae6:	441a      	add	r2, r3
   81ae8:	2300      	movs	r3, #0
   81aea:	9300      	str	r3, [sp, #0]
   81aec:	4620      	mov	r0, r4
   81aee:	4619      	mov	r1, r3
   81af0:	b292      	uxth	r2, r2
   81af2:	4c1b      	ldr	r4, [pc, #108]	; (81b60 <prvTimerTask+0x164>)
   81af4:	47a0      	blx	r4
						configASSERT( xResult );
   81af6:	b9a8      	cbnz	r0, 81b24 <prvTimerTask+0x128>
   81af8:	4b1a      	ldr	r3, [pc, #104]	; (81b64 <prvTimerTask+0x168>)
   81afa:	4798      	blx	r3
   81afc:	bf00      	nop
   81afe:	e7fd      	b.n	81afc <prvTimerTask+0x100>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
   81b00:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   81b04:	8323      	strh	r3, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   81b06:	b91b      	cbnz	r3, 81b10 <prvTimerTask+0x114>
   81b08:	4b16      	ldr	r3, [pc, #88]	; (81b64 <prvTimerTask+0x168>)
   81b0a:	4798      	blx	r3
   81b0c:	bf00      	nop
   81b0e:	e7fd      	b.n	81b0c <prvTimerTask+0x110>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   81b10:	18f9      	adds	r1, r7, r3
   81b12:	4620      	mov	r0, r4
   81b14:	b289      	uxth	r1, r1
   81b16:	463a      	mov	r2, r7
   81b18:	463b      	mov	r3, r7
   81b1a:	47c8      	blx	r9
   81b1c:	e002      	b.n	81b24 <prvTimerTask+0x128>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
   81b1e:	4620      	mov	r0, r4
   81b20:	4b14      	ldr	r3, [pc, #80]	; (81b74 <prvTimerTask+0x178>)
   81b22:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   81b24:	6828      	ldr	r0, [r5, #0]
   81b26:	a903      	add	r1, sp, #12
   81b28:	2200      	movs	r2, #0
   81b2a:	4613      	mov	r3, r2
   81b2c:	47b0      	blx	r6
   81b2e:	2800      	cmp	r0, #0
   81b30:	d1b9      	bne.n	81aa6 <prvTimerTask+0xaa>
   81b32:	e769      	b.n	81a08 <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   81b34:	4b06      	ldr	r3, [pc, #24]	; (81b50 <prvTimerTask+0x154>)
   81b36:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   81b38:	a803      	add	r0, sp, #12
   81b3a:	4b06      	ldr	r3, [pc, #24]	; (81b54 <prvTimerTask+0x158>)
   81b3c:	4798      	blx	r3
   81b3e:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   81b40:	9b03      	ldr	r3, [sp, #12]
   81b42:	2b00      	cmp	r3, #0
   81b44:	d099      	beq.n	81a7a <prvTimerTask+0x7e>
   81b46:	e7a4      	b.n	81a92 <prvTimerTask+0x96>
   81b48:	20078b70 	.word	0x20078b70
   81b4c:	20078b40 	.word	0x20078b40
   81b50:	000810f9 	.word	0x000810f9
   81b54:	00081941 	.word	0x00081941
   81b58:	00081255 	.word	0x00081255
   81b5c:	000817f1 	.word	0x000817f1
   81b60:	000818e9 	.word	0x000818e9
   81b64:	00080685 	.word	0x00080685
   81b68:	00080ddd 	.word	0x00080ddd
   81b6c:	00080675 	.word	0x00080675
   81b70:	00080c79 	.word	0x00080c79
   81b74:	000808a5 	.word	0x000808a5
   81b78:	000805fd 	.word	0x000805fd

00081b7c <USART0_Handler>:
#if SAMD || SAMR21 || SAML21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   81b7c:	b500      	push	{lr}
   81b7e:	b083      	sub	sp, #12
	uint8_t temp;
#if SAMD || SAMR21 || SAML21
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
   81b80:	4811      	ldr	r0, [pc, #68]	; (81bc8 <USART0_Handler+0x4c>)
   81b82:	f10d 0107 	add.w	r1, sp, #7
   81b86:	2201      	movs	r2, #1
   81b88:	4b10      	ldr	r3, [pc, #64]	; (81bcc <USART0_Handler+0x50>)
   81b8a:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   81b8c:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   81b8e:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   81b92:	2200      	movs	r2, #0
   81b94:	4b0e      	ldr	r3, [pc, #56]	; (81bd0 <USART0_Handler+0x54>)
   81b96:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
   81b98:	4b0e      	ldr	r3, [pc, #56]	; (81bd4 <USART0_Handler+0x58>)
   81b9a:	781b      	ldrb	r3, [r3, #0]
   81b9c:	f89d 1007 	ldrb.w	r1, [sp, #7]
   81ba0:	4a0d      	ldr	r2, [pc, #52]	; (81bd8 <USART0_Handler+0x5c>)
   81ba2:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   81ba4:	2b9b      	cmp	r3, #155	; 0x9b
   81ba6:	d103      	bne.n	81bb0 <USART0_Handler+0x34>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
   81ba8:	2200      	movs	r2, #0
   81baa:	4b0a      	ldr	r3, [pc, #40]	; (81bd4 <USART0_Handler+0x58>)
   81bac:	701a      	strb	r2, [r3, #0]
   81bae:	e002      	b.n	81bb6 <USART0_Handler+0x3a>
	} else {
		serial_rx_buf_tail++;
   81bb0:	3301      	adds	r3, #1
   81bb2:	4a08      	ldr	r2, [pc, #32]	; (81bd4 <USART0_Handler+0x58>)
   81bb4:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   81bb6:	2201      	movs	r2, #1
   81bb8:	4b05      	ldr	r3, [pc, #20]	; (81bd0 <USART0_Handler+0x54>)
   81bba:	701a      	strb	r2, [r3, #0]
   81bbc:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   81bc0:	b662      	cpsie	i
}
   81bc2:	b003      	add	sp, #12
   81bc4:	f85d fb04 	ldr.w	pc, [sp], #4
   81bc8:	40098000 	.word	0x40098000
   81bcc:	00080149 	.word	0x00080149
   81bd0:	20070142 	.word	0x20070142
   81bd4:	20078c14 	.word	0x20078c14
   81bd8:	20078b78 	.word	0x20078b78

00081bdc <analogInit>:


// Skapar instllningar fr ADC.

int analogInit(int pinNumber)
{
   81bdc:	b538      	push	{r3, r4, r5, lr}
	 * See code example http://asf.atmel.com/docs/latest/sam.drivers.adc.adc_example.arduino_due_x/html/sam_adc_quickstart.html
	 * It is assumed that the AD-converter is using 12 bits
	 */
	
	
	pmc_enable_periph_clk(ID_ADC);	/* power the clock for the ADC with pmc_enable_periph_clk(ID_ADC) */
   81bde:	2025      	movs	r0, #37	; 0x25
   81be0:	4b0f      	ldr	r3, [pc, #60]	; (81c20 <analogInit+0x44>)
   81be2:	4798      	blx	r3
	adc_init(ADC,sysclk_get_main_hz(),1000000,8); 		
   81be4:	4c0f      	ldr	r4, [pc, #60]	; (81c24 <analogInit+0x48>)
   81be6:	4620      	mov	r0, r4
   81be8:	490f      	ldr	r1, [pc, #60]	; (81c28 <analogInit+0x4c>)
   81bea:	4a10      	ldr	r2, [pc, #64]	; (81c2c <analogInit+0x50>)
   81bec:	2308      	movs	r3, #8
   81bee:	4d10      	ldr	r5, [pc, #64]	; (81c30 <analogInit+0x54>)
   81bf0:	47a8      	blx	r5
	adc_configure_timing(ADC,0,ADC_SETTLING_TIME_3,1);
   81bf2:	4620      	mov	r0, r4
   81bf4:	2100      	movs	r1, #0
   81bf6:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
   81bfa:	2301      	movs	r3, #1
   81bfc:	4d0d      	ldr	r5, [pc, #52]	; (81c34 <analogInit+0x58>)
   81bfe:	47a8      	blx	r5
	adc_set_resolution(ADC,ADC_MR_LOWRES_BITS_12);	
   81c00:	4620      	mov	r0, r4
   81c02:	2100      	movs	r1, #0
   81c04:	4b0c      	ldr	r3, [pc, #48]	; (81c38 <analogInit+0x5c>)
   81c06:	4798      	blx	r3
		
	adc_enable_channel(ADC,ADC_CHANNEL_7);
   81c08:	4620      	mov	r0, r4
   81c0a:	2107      	movs	r1, #7
   81c0c:	4b0b      	ldr	r3, [pc, #44]	; (81c3c <analogInit+0x60>)
   81c0e:	4798      	blx	r3
	//adc_enable_channel(ADC,ADC_CHANNEL_6);
	adc_configure_trigger(ADC,ADC_TRIG_SW,0);				
   81c10:	4620      	mov	r0, r4
   81c12:	2100      	movs	r1, #0
   81c14:	460a      	mov	r2, r1
   81c16:	4b0a      	ldr	r3, [pc, #40]	; (81c40 <analogInit+0x64>)
   81c18:	4798      	blx	r3
	
	
	return 0;	/* if everything is ok */
}
   81c1a:	2000      	movs	r0, #0
   81c1c:	bd38      	pop	{r3, r4, r5, pc}
   81c1e:	bf00      	nop
   81c20:	000829f1 	.word	0x000829f1
   81c24:	400c0000 	.word	0x400c0000
   81c28:	0a037a00 	.word	0x0a037a00
   81c2c:	000f4240 	.word	0x000f4240
   81c30:	0008029d 	.word	0x0008029d
   81c34:	000802f9 	.word	0x000802f9
   81c38:	000802d9 	.word	0x000802d9
   81c3c:	00080321 	.word	0x00080321
   81c40:	000802e9 	.word	0x000802e9

00081c44 <analogRead>:


// returnera det nuvarande vrdet.

uint32_t analogRead(void)
{
   81c44:	b510      	push	{r4, lr}
	adc_start(ADC);
   81c46:	4c04      	ldr	r4, [pc, #16]	; (81c58 <analogRead+0x14>)
   81c48:	4620      	mov	r0, r4
   81c4a:	4b04      	ldr	r3, [pc, #16]	; (81c5c <analogRead+0x18>)
   81c4c:	4798      	blx	r3
	//delay_us(100);
	//delayMicroseconds(100);
	
	return adc_get_channel_value(ADC,ADC_CHANNEL_7);
   81c4e:	4620      	mov	r0, r4
   81c50:	2107      	movs	r1, #7
   81c52:	4b03      	ldr	r3, [pc, #12]	; (81c60 <analogRead+0x1c>)
   81c54:	4798      	blx	r3
	/* Replace with actual value read from A/D input*/
}
   81c56:	bd10      	pop	{r4, pc}
   81c58:	400c0000 	.word	0x400c0000
   81c5c:	00080319 	.word	0x00080319
   81c60:	0008032d 	.word	0x0008032d
   81c64:	00000000 	.word	0x00000000

00081c68 <task_codeLock>:
double Ti_temp=0;
double Td_temp=0;
double dT_temp=0;

void task_codeLock(void *pvParameters)
{
   81c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81c6c:	b089      	sub	sp, #36	; 0x24
	int cm_value =0;
	*/
	
	portTickType xLastWakeTime; //Last time the task was active.
	const portTickType xTimeIncrement = 100; //100 ms
	xLastWakeTime = xTaskGetTickCount();
   81c6e:	4b76      	ldr	r3, [pc, #472]	; (81e48 <task_codeLock+0x1e0>)
   81c70:	4798      	blx	r3
   81c72:	f8ad 001e 	strh.w	r0, [sp, #30]
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   81c76:	4b75      	ldr	r3, [pc, #468]	; (81e4c <task_codeLock+0x1e4>)
   81c78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   81c7c:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81c7e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   81c82:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   81c86:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81c88:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   81c8c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   81c90:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81c92:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   81c96:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
   81c9a:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81c9c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   81ca0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   81ca4:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81ca6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   81caa:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   81cae:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81cb0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   81cb4:	4a66      	ldr	r2, [pc, #408]	; (81e50 <task_codeLock+0x1e8>)
   81cb6:	f44f 7180 	mov.w	r1, #256	; 0x100
   81cba:	6111      	str	r1, [r2, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81cbc:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   81cc0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   81cc4:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81cc6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   81cca:	4a62      	ldr	r2, [pc, #392]	; (81e54 <task_codeLock+0x1ec>)
   81ccc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
   81cd0:	6113      	str	r3, [r2, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81cd2:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   81cd6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
   81cda:	6111      	str	r1, [r2, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81cdc:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   81ce0:	f5a2 7200 	sub.w	r2, r2, #512	; 0x200
   81ce4:	6153      	str	r3, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81ce6:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	double Summa=0;
	double differans=0;
	double P=0;
	double I=0;
	double D=0;
	int lastFelvarde = 0;
   81cea:	2200      	movs	r2, #0
   81cec:	9201      	str	r2, [sp, #4]
		//double Kp =1.2; //Frstrkning
		//double Ti=1.8;
		//double Td=0.49;
		//double dT = 0.1;
		
	double Summa=0;
   81cee:	f04f 0a00 	mov.w	sl, #0
   81cf2:	f04f 0b00 	mov.w	fp, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   81cf6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
   81cfa:	4a54      	ldr	r2, [pc, #336]	; (81e4c <task_codeLock+0x1e4>)
   81cfc:	6353      	str	r3, [r2, #52]	; 0x34
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   81cfe:	f44f 7380 	mov.w	r3, #256	; 0x100
   81d02:	f502 7200 	add.w	r2, r2, #512	; 0x200
   81d06:	6313      	str	r3, [r2, #48]	; 0x30
			
			setPin(pin9,0);
			setPin(pin12,1);	
			
		
		Borvarde=valueInCm(BB);
   81d08:	4b53      	ldr	r3, [pc, #332]	; (81e58 <task_codeLock+0x1f0>)
   81d0a:	7818      	ldrb	r0, [r3, #0]
   81d0c:	4a53      	ldr	r2, [pc, #332]	; (81e5c <task_codeLock+0x1f4>)
   81d0e:	4790      	blx	r2
   81d10:	4605      	mov	r5, r0
		linjer=linearization();
   81d12:	4b53      	ldr	r3, [pc, #332]	; (81e60 <task_codeLock+0x1f8>)
   81d14:	4798      	blx	r3
   81d16:	4606      	mov	r6, r0
		returnCM(linjer);
   81d18:	4b52      	ldr	r3, [pc, #328]	; (81e64 <task_codeLock+0x1fc>)
   81d1a:	4798      	blx	r3
			
			setPin(pin9,0);
			setPin(pin12,1);	
			
		
		Borvarde=valueInCm(BB);
   81d1c:	4c52      	ldr	r4, [pc, #328]	; (81e68 <task_codeLock+0x200>)
   81d1e:	4628      	mov	r0, r5
   81d20:	47a0      	blx	r4
   81d22:	4605      	mov	r5, r0
		linjer=linearization();
		returnCM(linjer);
		SignalAvIr=linjer;

		Felvarde=Borvarde-SignalAvIr;
   81d24:	4630      	mov	r0, r6
   81d26:	47a0      	blx	r4
   81d28:	4601      	mov	r1, r0
   81d2a:	4628      	mov	r0, r5
   81d2c:	4b4f      	ldr	r3, [pc, #316]	; (81e6c <task_codeLock+0x204>)
   81d2e:	4798      	blx	r3
   81d30:	4b4f      	ldr	r3, [pc, #316]	; (81e70 <task_codeLock+0x208>)
   81d32:	4798      	blx	r3
   81d34:	4606      	mov	r6, r0
   81d36:	4b4f      	ldr	r3, [pc, #316]	; (81e74 <task_codeLock+0x20c>)
   81d38:	6018      	str	r0, [r3, #0]
		differans=(Felvarde-lastFelvarde);
		Summa = Summa + Felvarde;
   81d3a:	4f4f      	ldr	r7, [pc, #316]	; (81e78 <task_codeLock+0x210>)
   81d3c:	47b8      	blx	r7
   81d3e:	4602      	mov	r2, r0
   81d40:	460b      	mov	r3, r1
   81d42:	4650      	mov	r0, sl
   81d44:	4659      	mov	r1, fp
   81d46:	4c4d      	ldr	r4, [pc, #308]	; (81e7c <task_codeLock+0x214>)
   81d48:	47a0      	blx	r4
   81d4a:	4682      	mov	sl, r0
   81d4c:	468b      	mov	fp, r1
		P=Felvarde*-1;
   81d4e:	4270      	negs	r0, r6
   81d50:	47b8      	blx	r7
   81d52:	e9cd 0102 	strd	r0, r1, [sp, #8]
		I=(dT/Ti)*Summa;
   81d56:	4b4a      	ldr	r3, [pc, #296]	; (81e80 <task_codeLock+0x218>)
   81d58:	e9d3 4500 	ldrd	r4, r5, [r3]
   81d5c:	f8df 914c 	ldr.w	r9, [pc, #332]	; 81eac <task_codeLock+0x244>
   81d60:	4620      	mov	r0, r4
   81d62:	4629      	mov	r1, r5
   81d64:	4b47      	ldr	r3, [pc, #284]	; (81e84 <task_codeLock+0x21c>)
   81d66:	e9d3 2300 	ldrd	r2, r3, [r3]
   81d6a:	47c8      	blx	r9
   81d6c:	f8df 8128 	ldr.w	r8, [pc, #296]	; 81e98 <task_codeLock+0x230>
   81d70:	4652      	mov	r2, sl
   81d72:	465b      	mov	r3, fp
   81d74:	47c0      	blx	r8
   81d76:	e9cd 0104 	strd	r0, r1, [sp, #16]
		D=(Td/dT)*differans;
   81d7a:	4b43      	ldr	r3, [pc, #268]	; (81e88 <task_codeLock+0x220>)
   81d7c:	e9d3 0100 	ldrd	r0, r1, [r3]
   81d80:	4622      	mov	r2, r4
   81d82:	462b      	mov	r3, r5
   81d84:	47c8      	blx	r9
   81d86:	4604      	mov	r4, r0
   81d88:	460d      	mov	r5, r1
		linjer=linearization();
		returnCM(linjer);
		SignalAvIr=linjer;

		Felvarde=Borvarde-SignalAvIr;
		differans=(Felvarde-lastFelvarde);
   81d8a:	9b01      	ldr	r3, [sp, #4]
   81d8c:	1af0      	subs	r0, r6, r3
   81d8e:	47b8      	blx	r7
   81d90:	4602      	mov	r2, r0
   81d92:	460b      	mov	r3, r1
		Summa = Summa + Felvarde;
		P=Felvarde*-1;
		I=(dT/Ti)*Summa;
		D=(Td/dT)*differans;
   81d94:	4620      	mov	r0, r4
   81d96:	4629      	mov	r1, r5
   81d98:	47c0      	blx	r8
   81d9a:	4604      	mov	r4, r0
   81d9c:	460d      	mov	r5, r1
		Summa = max(min(Summa, Limitation), -Limitation);
   81d9e:	4650      	mov	r0, sl
   81da0:	4659      	mov	r1, fp
   81da2:	a325      	add	r3, pc, #148	; (adr r3, 81e38 <task_codeLock+0x1d0>)
   81da4:	e9d3 2300 	ldrd	r2, r3, [r3]
   81da8:	4f38      	ldr	r7, [pc, #224]	; (81e8c <task_codeLock+0x224>)
   81daa:	47b8      	blx	r7
   81dac:	2800      	cmp	r0, #0
   81dae:	d034      	beq.n	81e1a <task_codeLock+0x1b2>
   81db0:	4650      	mov	r0, sl
   81db2:	4659      	mov	r1, fp
   81db4:	a322      	add	r3, pc, #136	; (adr r3, 81e40 <task_codeLock+0x1d8>)
   81db6:	e9d3 2300 	ldrd	r2, r3, [r3]
   81dba:	4f35      	ldr	r7, [pc, #212]	; (81e90 <task_codeLock+0x228>)
   81dbc:	47b8      	blx	r7
   81dbe:	b918      	cbnz	r0, 81dc8 <task_codeLock+0x160>
   81dc0:	f20f 0b7c 	addw	fp, pc, #124	; 0x7c
   81dc4:	e9db ab00 	ldrd	sl, fp, [fp]
		
		Utsignal=Kp*(P+I+D);
   81dc8:	4f2c      	ldr	r7, [pc, #176]	; (81e7c <task_codeLock+0x214>)
   81dca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   81dce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   81dd2:	47b8      	blx	r7
   81dd4:	4622      	mov	r2, r4
   81dd6:	462b      	mov	r3, r5
   81dd8:	47b8      	blx	r7
   81dda:	4b2e      	ldr	r3, [pc, #184]	; (81e94 <task_codeLock+0x22c>)
   81ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
   81de0:	4c2d      	ldr	r4, [pc, #180]	; (81e98 <task_codeLock+0x230>)
   81de2:	47a0      	blx	r4
   81de4:	4b2d      	ldr	r3, [pc, #180]	; (81e9c <task_codeLock+0x234>)
   81de6:	4798      	blx	r3
   81de8:	4b2d      	ldr	r3, [pc, #180]	; (81ea0 <task_codeLock+0x238>)
   81dea:	6018      	str	r0, [r3, #0]
		
	
		lastFelvarde=Felvarde;
		if (Utsignal<1)
   81dec:	2800      	cmp	r0, #0
   81dee:	dc02      	bgt.n	81df6 <task_codeLock+0x18e>
		{
			Utsignal=0;
   81df0:	2200      	movs	r2, #0
   81df2:	601a      	str	r2, [r3, #0]
   81df4:	e006      	b.n	81e04 <task_codeLock+0x19c>
		}
		if (Utsignal>999)
   81df6:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
   81dfa:	db03      	blt.n	81e04 <task_codeLock+0x19c>
		{
			Utsignal=999;
   81dfc:	f240 32e7 	movw	r2, #999	; 0x3e7
   81e00:	4b27      	ldr	r3, [pc, #156]	; (81ea0 <task_codeLock+0x238>)
   81e02:	601a      	str	r2, [r3, #0]
		}
		//-----------------------------------------
		// testa stt in max(min p utsignal s den inte gr fr hgt upp bollen.
		//------------------------------------
		setPWM(Utsignal);
   81e04:	4b26      	ldr	r3, [pc, #152]	; (81ea0 <task_codeLock+0x238>)
   81e06:	6818      	ldr	r0, [r3, #0]
   81e08:	4b26      	ldr	r3, [pc, #152]	; (81ea4 <task_codeLock+0x23c>)
   81e0a:	4798      	blx	r3
			
		
		vTaskDelayUntil(&xLastWakeTime, xTimeIncrement); //Wait for the next cycle the task will be active.
   81e0c:	f10d 001e 	add.w	r0, sp, #30
   81e10:	2164      	movs	r1, #100	; 0x64
   81e12:	4b25      	ldr	r3, [pc, #148]	; (81ea8 <task_codeLock+0x240>)
   81e14:	4798      	blx	r3
		Summa = max(min(Summa, Limitation), -Limitation);
		
		Utsignal=Kp*(P+I+D);
		
	
		lastFelvarde=Felvarde;
   81e16:	9601      	str	r6, [sp, #4]
		//------------------------------------
		setPWM(Utsignal);
			
		
		vTaskDelayUntil(&xLastWakeTime, xTimeIncrement); //Wait for the next cycle the task will be active.
	}
   81e18:	e76d      	b.n	81cf6 <task_codeLock+0x8e>
		differans=(Felvarde-lastFelvarde);
		Summa = Summa + Felvarde;
		P=Felvarde*-1;
		I=(dT/Ti)*Summa;
		D=(Td/dT)*differans;
		Summa = max(min(Summa, Limitation), -Limitation);
   81e1a:	4650      	mov	r0, sl
   81e1c:	4659      	mov	r1, fp
   81e1e:	a306      	add	r3, pc, #24	; (adr r3, 81e38 <task_codeLock+0x1d0>)
   81e20:	e9d3 2300 	ldrd	r2, r3, [r3]
   81e24:	4f19      	ldr	r7, [pc, #100]	; (81e8c <task_codeLock+0x224>)
   81e26:	47b8      	blx	r7
   81e28:	2800      	cmp	r0, #0
   81e2a:	d1cd      	bne.n	81dc8 <task_codeLock+0x160>
   81e2c:	f20f 0b08 	addw	fp, pc, #8
   81e30:	e9db ab00 	ldrd	sl, fp, [fp]
   81e34:	e7c8      	b.n	81dc8 <task_codeLock+0x160>
   81e36:	bf00      	nop
   81e38:	00000000 	.word	0x00000000
   81e3c:	40d21100 	.word	0x40d21100
   81e40:	00000000 	.word	0x00000000
   81e44:	c0d21100 	.word	0xc0d21100
   81e48:	00081109 	.word	0x00081109
   81e4c:	400e1200 	.word	0x400e1200
   81e50:	400e1400 	.word	0x400e1400
   81e54:	400e1000 	.word	0x400e1000
   81e58:	20078c50 	.word	0x20078c50
   81e5c:	000821ed 	.word	0x000821ed
   81e60:	0008208d 	.word	0x0008208d
   81e64:	00082241 	.word	0x00082241
   81e68:	000861a9 	.word	0x000861a9
   81e6c:	0008603d 	.word	0x0008603d
   81e70:	000865dd 	.word	0x000865dd
   81e74:	20078c18 	.word	0x20078c18
   81e78:	000859e5 	.word	0x000859e5
   81e7c:	0008574d 	.word	0x0008574d
   81e80:	20078c58 	.word	0x20078c58
   81e84:	20078c68 	.word	0x20078c68
   81e88:	20078c38 	.word	0x20078c38
   81e8c:	00085f95 	.word	0x00085f95
   81e90:	00085fd1 	.word	0x00085fd1
   81e94:	20078c40 	.word	0x20078c40
   81e98:	00085ab1 	.word	0x00085ab1
   81e9c:	00085fe5 	.word	0x00085fe5
   81ea0:	20078c70 	.word	0x20078c70
   81ea4:	00082065 	.word	0x00082065
   81ea8:	0008135d 	.word	0x0008135d
   81eac:	00085d05 	.word	0x00085d05

00081eb0 <task_Led2>:
}



void task_Led2(void *pvParameters)
{
   81eb0:	b570      	push	{r4, r5, r6, lr}
   81eb2:	b082      	sub	sp, #8
	char returned=0;
	int gg = 0;
	
	portTickType xLastWakeTime; //Last time the task was active.
	const portTickType xTimeIncrement = 100; //100 ms
	xLastWakeTime = xTaskGetTickCount();
   81eb4:	4b12      	ldr	r3, [pc, #72]	; (81f00 <task_Led2+0x50>)
   81eb6:	4798      	blx	r3
   81eb8:	f8ad 0006 	strh.w	r0, [sp, #6]
	 
	//receive_Values();
	while(1){
		receive_Values();
   81ebc:	4d11      	ldr	r5, [pc, #68]	; (81f04 <task_Led2+0x54>)
		
			
		returned = uart_receive_char();
   81ebe:	4c12      	ldr	r4, [pc, #72]	; (81f08 <task_Led2+0x58>)
			printf("%d \n",Felvarde);	
			
		}
		if (returned == '3')
		{
			printf("%d \n", cm_value);
   81ec0:	4e12      	ldr	r6, [pc, #72]	; (81f0c <task_Led2+0x5c>)
	const portTickType xTimeIncrement = 100; //100 ms
	xLastWakeTime = xTaskGetTickCount();
	 
	//receive_Values();
	while(1){
		receive_Values();
   81ec2:	47a8      	blx	r5
		
			
		returned = uart_receive_char();
   81ec4:	47a0      	blx	r4
		
		if (returned == '1')
   81ec6:	2831      	cmp	r0, #49	; 0x31
   81ec8:	d105      	bne.n	81ed6 <task_Led2+0x26>
		{
		
			printf("%d \n",Utsignal);
   81eca:	4630      	mov	r0, r6
   81ecc:	4b10      	ldr	r3, [pc, #64]	; (81f10 <task_Led2+0x60>)
   81ece:	6819      	ldr	r1, [r3, #0]
   81ed0:	4b10      	ldr	r3, [pc, #64]	; (81f14 <task_Led2+0x64>)
   81ed2:	4798      	blx	r3
   81ed4:	e00e      	b.n	81ef4 <task_Led2+0x44>
		}
		
		if (returned == '2')
   81ed6:	2832      	cmp	r0, #50	; 0x32
   81ed8:	d105      	bne.n	81ee6 <task_Led2+0x36>
		{
			printf("%d \n",Felvarde);	
   81eda:	4630      	mov	r0, r6
   81edc:	4b0e      	ldr	r3, [pc, #56]	; (81f18 <task_Led2+0x68>)
   81ede:	6819      	ldr	r1, [r3, #0]
   81ee0:	4b0c      	ldr	r3, [pc, #48]	; (81f14 <task_Led2+0x64>)
   81ee2:	4798      	blx	r3
   81ee4:	e006      	b.n	81ef4 <task_Led2+0x44>
			
		}
		if (returned == '3')
   81ee6:	2833      	cmp	r0, #51	; 0x33
   81ee8:	d104      	bne.n	81ef4 <task_Led2+0x44>
		{
			printf("%d \n", cm_value);
   81eea:	4630      	mov	r0, r6
   81eec:	4b0b      	ldr	r3, [pc, #44]	; (81f1c <task_Led2+0x6c>)
   81eee:	6819      	ldr	r1, [r3, #0]
   81ef0:	4b08      	ldr	r3, [pc, #32]	; (81f14 <task_Led2+0x64>)
   81ef2:	4798      	blx	r3
				setPin(pin3,LOW);
				setPin(pin4,LOW);
			}
		*/
		//	vTaskDelay(100);
	vTaskDelayUntil(&xLastWakeTime, xTimeIncrement);
   81ef4:	f10d 0006 	add.w	r0, sp, #6
   81ef8:	2164      	movs	r1, #100	; 0x64
   81efa:	4b09      	ldr	r3, [pc, #36]	; (81f20 <task_Led2+0x70>)
   81efc:	4798      	blx	r3
	}
   81efe:	e7e0      	b.n	81ec2 <task_Led2+0x12>
   81f00:	00081109 	.word	0x00081109
   81f04:	000822c9 	.word	0x000822c9
   81f08:	00082081 	.word	0x00082081
   81f0c:	00086c3c 	.word	0x00086c3c
   81f10:	20078c70 	.word	0x20078c70
   81f14:	00082d59 	.word	0x00082d59
   81f18:	20078c18 	.word	0x20078c18
   81f1c:	20078c60 	.word	0x20078c60
   81f20:	0008135d 	.word	0x0008135d

00081f24 <setPIDvalues>:
}

void setPIDvalues(uint8_t B_values, double Kp_values, double Ti_values, double Td_values, double dT_values){
   81f24:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81f28:	4682      	mov	sl, r0
	
	
	B_temp=B_values;
   81f2a:	491d      	ldr	r1, [pc, #116]	; (81fa0 <setPIDvalues+0x7c>)
   81f2c:	7008      	strb	r0, [r1, #0]
	Kp_temp=(Kp_values/100);
   81f2e:	f8df b09c 	ldr.w	fp, [pc, #156]	; 81fcc <setPIDvalues+0xa8>
   81f32:	4610      	mov	r0, r2
   81f34:	4619      	mov	r1, r3
   81f36:	2200      	movs	r2, #0
   81f38:	4b1a      	ldr	r3, [pc, #104]	; (81fa4 <setPIDvalues+0x80>)
   81f3a:	47d8      	blx	fp
   81f3c:	4680      	mov	r8, r0
   81f3e:	4689      	mov	r9, r1
   81f40:	4b19      	ldr	r3, [pc, #100]	; (81fa8 <setPIDvalues+0x84>)
   81f42:	e9c3 8900 	strd	r8, r9, [r3]
	Ti_temp=(Ti_values/100);
   81f46:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   81f4a:	2200      	movs	r2, #0
   81f4c:	4b15      	ldr	r3, [pc, #84]	; (81fa4 <setPIDvalues+0x80>)
   81f4e:	47d8      	blx	fp
   81f50:	4606      	mov	r6, r0
   81f52:	460f      	mov	r7, r1
   81f54:	4b15      	ldr	r3, [pc, #84]	; (81fac <setPIDvalues+0x88>)
   81f56:	e9c3 6700 	strd	r6, r7, [r3]
	Td_temp=(Td_values/100);
   81f5a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   81f5e:	2200      	movs	r2, #0
   81f60:	4b10      	ldr	r3, [pc, #64]	; (81fa4 <setPIDvalues+0x80>)
   81f62:	47d8      	blx	fp
   81f64:	4604      	mov	r4, r0
   81f66:	460d      	mov	r5, r1
   81f68:	4b11      	ldr	r3, [pc, #68]	; (81fb0 <setPIDvalues+0x8c>)
   81f6a:	e9c3 4500 	strd	r4, r5, [r3]
	dT_temp=(dT_values/100);
   81f6e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
   81f72:	2200      	movs	r2, #0
   81f74:	4b0b      	ldr	r3, [pc, #44]	; (81fa4 <setPIDvalues+0x80>)
   81f76:	47d8      	blx	fp
   81f78:	4b0e      	ldr	r3, [pc, #56]	; (81fb4 <setPIDvalues+0x90>)
   81f7a:	e9c3 0100 	strd	r0, r1, [r3]
	
	BB=B_temp;
   81f7e:	4b0e      	ldr	r3, [pc, #56]	; (81fb8 <setPIDvalues+0x94>)
   81f80:	f883 a000 	strb.w	sl, [r3]
	Kp=Kp_temp;
   81f84:	4b0d      	ldr	r3, [pc, #52]	; (81fbc <setPIDvalues+0x98>)
   81f86:	e9c3 8900 	strd	r8, r9, [r3]
	Ti=Ti_temp;
   81f8a:	4b0d      	ldr	r3, [pc, #52]	; (81fc0 <setPIDvalues+0x9c>)
   81f8c:	e9c3 6700 	strd	r6, r7, [r3]
	Td=Td_temp;
   81f90:	4b0c      	ldr	r3, [pc, #48]	; (81fc4 <setPIDvalues+0xa0>)
   81f92:	e9c3 4500 	strd	r4, r5, [r3]
	dT=dT_temp;
   81f96:	4b0c      	ldr	r3, [pc, #48]	; (81fc8 <setPIDvalues+0xa4>)
   81f98:	e9c3 0100 	strd	r0, r1, [r3]
   81f9c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81fa0:	20078c28 	.word	0x20078c28
   81fa4:	40590000 	.word	0x40590000
   81fa8:	20078c78 	.word	0x20078c78
   81fac:	20078c30 	.word	0x20078c30
   81fb0:	20078c48 	.word	0x20078c48
   81fb4:	20078c20 	.word	0x20078c20
   81fb8:	20078c50 	.word	0x20078c50
   81fbc:	20078c40 	.word	0x20078c40
   81fc0:	20078c68 	.word	0x20078c68
   81fc4:	20078c38 	.word	0x20078c38
   81fc8:	20078c58 	.word	0x20078c58
   81fcc:	00085d05 	.word	0x00085d05

00081fd0 <pwm_setup>:
/* Initializing PWM.                                                    */
/* Returns 1 if setup was successful, otherwise 0 is returned.          */
/************************************************************************/

int pwm_setup(void)
{
   81fd0:	b530      	push	{r4, r5, lr}
   81fd2:	b085      	sub	sp, #20
	/* Enable the specified peripheral clock (PWM clock).
	   If function returns 0, then we can proceed... */
	if (pmc_enable_periph_clk(ID_PWM) == 0) {
   81fd4:	2024      	movs	r0, #36	; 0x24
   81fd6:	4b18      	ldr	r3, [pc, #96]	; (82038 <pwm_setup+0x68>)
   81fd8:	4798      	blx	r3
   81fda:	2800      	cmp	r0, #0
   81fdc:	d128      	bne.n	82030 <pwm_setup+0x60>
		pwm_channel_disable(PWM, PWM_CHANNEL);
   81fde:	4d17      	ldr	r5, [pc, #92]	; (8203c <pwm_setup+0x6c>)
   81fe0:	4628      	mov	r0, r5
   81fe2:	2100      	movs	r1, #0
   81fe4:	4b16      	ldr	r3, [pc, #88]	; (82040 <pwm_setup+0x70>)
   81fe6:	4798      	blx	r3
		pwm_clock_t clock_setting = {
   81fe8:	4b16      	ldr	r3, [pc, #88]	; (82044 <pwm_setup+0x74>)
   81fea:	9301      	str	r3, [sp, #4]
   81fec:	2400      	movs	r4, #0
   81fee:	9402      	str	r4, [sp, #8]
   81ff0:	4b15      	ldr	r3, [pc, #84]	; (82048 <pwm_setup+0x78>)
   81ff2:	9303      	str	r3, [sp, #12]
			.ul_clka = PWM_FREQUENCY * PWM_RESOLUTION,
			.ul_clkb = 0,
			.ul_mck = sysclk_get_cpu_hz()
		};
		pwm_init(PWM, &clock_setting);
   81ff4:	4628      	mov	r0, r5
   81ff6:	a901      	add	r1, sp, #4
   81ff8:	4b14      	ldr	r3, [pc, #80]	; (8204c <pwm_setup+0x7c>)
   81ffa:	4798      	blx	r3
		pwm_channel_instance.alignment = PWM_ALIGN_LEFT;
   81ffc:	4914      	ldr	r1, [pc, #80]	; (82050 <pwm_setup+0x80>)
   81ffe:	810c      	strh	r4, [r1, #8]
		pwm_channel_instance.polarity = PWM_POLARITY;
   82000:	728c      	strb	r4, [r1, #10]
		pwm_channel_instance.ul_prescaler = PWM_CMR_CPRE_CLKA;
   82002:	220b      	movs	r2, #11
   82004:	604a      	str	r2, [r1, #4]
		pwm_channel_instance.ul_period = PWM_RESOLUTION;
   82006:	f240 32e7 	movw	r2, #999	; 0x3e7
   8200a:	610a      	str	r2, [r1, #16]
		pwm_channel_instance.ul_duty = 0;
   8200c:	60cc      	str	r4, [r1, #12]
		pwm_channel_instance.channel = PWM_CHANNEL;
   8200e:	600c      	str	r4, [r1, #0]
		pwm_channel_init(PWM, &pwm_channel_instance);
   82010:	4628      	mov	r0, r5
   82012:	4b10      	ldr	r3, [pc, #64]	; (82054 <pwm_setup+0x84>)
   82014:	4798      	blx	r3
		/* setup PWM for pin */
		pio_set_peripheral(PWM_PIO, PWM_PIO_PERIPHERAL, PWM_PIO_PIN);
   82016:	4810      	ldr	r0, [pc, #64]	; (82058 <pwm_setup+0x88>)
   82018:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8201c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
   82020:	4b0e      	ldr	r3, [pc, #56]	; (8205c <pwm_setup+0x8c>)
   82022:	4798      	blx	r3
		/* enable PWM channel */
		pwm_channel_enable(PWM, PWM_CHANNEL);
   82024:	4628      	mov	r0, r5
   82026:	4621      	mov	r1, r4
   82028:	4b0d      	ldr	r3, [pc, #52]	; (82060 <pwm_setup+0x90>)
   8202a:	4798      	blx	r3
		/* indicate everything's OK! */
		return 1;
   8202c:	2001      	movs	r0, #1
   8202e:	e000      	b.n	82032 <pwm_setup+0x62>
	}
	/* indicate that something went wrong! */	
	return 0;
   82030:	2000      	movs	r0, #0
}
   82032:	b005      	add	sp, #20
   82034:	bd30      	pop	{r4, r5, pc}
   82036:	bf00      	nop
   82038:	000829f1 	.word	0x000829f1
   8203c:	40094000 	.word	0x40094000
   82040:	000804e9 	.word	0x000804e9
   82044:	000f3e58 	.word	0x000f3e58
   82048:	0501bd00 	.word	0x0501bd00
   8204c:	0008039d 	.word	0x0008039d
   82050:	20078c80 	.word	0x20078c80
   82054:	000803dd 	.word	0x000803dd
   82058:	400e1000 	.word	0x400e1000
   8205c:	00082649 	.word	0x00082649
   82060:	000804dd 	.word	0x000804dd

00082064 <pwm_set_duty_cycle>:

/************************************************************************/
/* Set duty cycle of PWM signal                                         */
/************************************************************************/
void pwm_set_duty_cycle(uint32_t duty_cycle)
{
   82064:	b508      	push	{r3, lr}
   82066:	4602      	mov	r2, r0
	pwm_channel_update_duty(PWM, &pwm_channel_instance, duty_cycle);
   82068:	4802      	ldr	r0, [pc, #8]	; (82074 <pwm_set_duty_cycle+0x10>)
   8206a:	4903      	ldr	r1, [pc, #12]	; (82078 <pwm_set_duty_cycle+0x14>)
   8206c:	4b03      	ldr	r3, [pc, #12]	; (8207c <pwm_set_duty_cycle+0x18>)
   8206e:	4798      	blx	r3
   82070:	bd08      	pop	{r3, pc}
   82072:	bf00      	nop
   82074:	40094000 	.word	0x40094000
   82078:	20078c80 	.word	0x20078c80
   8207c:	000804b9 	.word	0x000804b9

00082080 <uart_receive_char>:
 */
char uart_receive_char(void)
{
	char chr = UART_RHR;
	return chr;
}
   82080:	4b01      	ldr	r3, [pc, #4]	; (82088 <uart_receive_char+0x8>)
   82082:	7818      	ldrb	r0, [r3, #0]
   82084:	4770      	bx	lr
   82086:	bf00      	nop
   82088:	400e0818 	.word	0x400e0818

0008208c <linearization>:
		uint8_t dT_value=0;

uint8_t buf[4];
int loop =0;

int linearization(void){
   8208c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82090:	240a      	movs	r4, #10
	
	float result = 0;
	float avrunda = 0;
   82092:	2500      	movs	r5, #0
	float X =0;
	int i = 0;
	for (i = 0; i< 10;i++)
	{
		result=analogRead();
   82094:	f8df 8150 	ldr.w	r8, [pc, #336]	; 821e8 <linearization+0x15c>
   82098:	4f3c      	ldr	r7, [pc, #240]	; (8218c <linearization+0x100>)
		
		avrunda=avrunda+result;
   8209a:	4e3d      	ldr	r6, [pc, #244]	; (82190 <linearization+0x104>)
	float avrunda = 0;
	float X =0;
	int i = 0;
	for (i = 0; i< 10;i++)
	{
		result=analogRead();
   8209c:	47c0      	blx	r8
   8209e:	47b8      	blx	r7
   820a0:	4601      	mov	r1, r0
		
		avrunda=avrunda+result;
   820a2:	4628      	mov	r0, r5
   820a4:	47b0      	blx	r6
   820a6:	4605      	mov	r5, r0
	
	float result = 0;
	float avrunda = 0;
	float X =0;
	int i = 0;
	for (i = 0; i< 10;i++)
   820a8:	3c01      	subs	r4, #1
   820aa:	d1f7      	bne.n	8209c <linearization+0x10>
	{
		result=analogRead();
		
		avrunda=avrunda+result;
	}
	avrunda=avrunda/10;
   820ac:	4939      	ldr	r1, [pc, #228]	; (82194 <linearization+0x108>)
   820ae:	4b3a      	ldr	r3, [pc, #232]	; (82198 <linearization+0x10c>)
   820b0:	4798      	blx	r3
   820b2:	4604      	mov	r4, r0
	//printf("IR-sensor r: %d \n", avrunda);
	
	
	
	
	if ((avrunda>=2150) && (avrunda<2400))
   820b4:	4939      	ldr	r1, [pc, #228]	; (8219c <linearization+0x110>)
   820b6:	4b3a      	ldr	r3, [pc, #232]	; (821a0 <linearization+0x114>)
   820b8:	4798      	blx	r3
   820ba:	b128      	cbz	r0, 820c8 <linearization+0x3c>
   820bc:	4620      	mov	r0, r4
   820be:	4939      	ldr	r1, [pc, #228]	; (821a4 <linearization+0x118>)
   820c0:	4b39      	ldr	r3, [pc, #228]	; (821a8 <linearization+0x11c>)
   820c2:	4798      	blx	r3
   820c4:	2800      	cmp	r0, #0
   820c6:	d14b      	bne.n	82160 <linearization+0xd4>
	{
		X=2250;											// 15 cm
	}
	else if ((avrunda>=1950) && (avrunda<2150))
   820c8:	4620      	mov	r0, r4
   820ca:	4938      	ldr	r1, [pc, #224]	; (821ac <linearization+0x120>)
   820cc:	4b34      	ldr	r3, [pc, #208]	; (821a0 <linearization+0x114>)
   820ce:	4798      	blx	r3
   820d0:	b128      	cbz	r0, 820de <linearization+0x52>
   820d2:	4620      	mov	r0, r4
   820d4:	4931      	ldr	r1, [pc, #196]	; (8219c <linearization+0x110>)
   820d6:	4b34      	ldr	r3, [pc, #208]	; (821a8 <linearization+0x11c>)
   820d8:	4798      	blx	r3
   820da:	2800      	cmp	r0, #0
   820dc:	d142      	bne.n	82164 <linearization+0xd8>
	{
		X= 2123;									    	// 20 cm
	}
	else if ((avrunda>=1570) && (avrunda<1950))
   820de:	4620      	mov	r0, r4
   820e0:	4933      	ldr	r1, [pc, #204]	; (821b0 <linearization+0x124>)
   820e2:	4b2f      	ldr	r3, [pc, #188]	; (821a0 <linearization+0x114>)
   820e4:	4798      	blx	r3
   820e6:	b128      	cbz	r0, 820f4 <linearization+0x68>
   820e8:	4620      	mov	r0, r4
   820ea:	4930      	ldr	r1, [pc, #192]	; (821ac <linearization+0x120>)
   820ec:	4b2e      	ldr	r3, [pc, #184]	; (821a8 <linearization+0x11c>)
   820ee:	4798      	blx	r3
   820f0:	2800      	cmp	r0, #0
   820f2:	d139      	bne.n	82168 <linearization+0xdc>
	{
		X=1996;											// 25 cm
	}
	else if ((avrunda>=1480) && (avrunda<1570))
   820f4:	4620      	mov	r0, r4
   820f6:	492f      	ldr	r1, [pc, #188]	; (821b4 <linearization+0x128>)
   820f8:	4b29      	ldr	r3, [pc, #164]	; (821a0 <linearization+0x114>)
   820fa:	4798      	blx	r3
   820fc:	b128      	cbz	r0, 8210a <linearization+0x7e>
   820fe:	4620      	mov	r0, r4
   82100:	492b      	ldr	r1, [pc, #172]	; (821b0 <linearization+0x124>)
   82102:	4b29      	ldr	r3, [pc, #164]	; (821a8 <linearization+0x11c>)
   82104:	4798      	blx	r3
   82106:	2800      	cmp	r0, #0
   82108:	d130      	bne.n	8216c <linearization+0xe0>
	{
		X=1869;											// 30 cm
	}
	else if ((avrunda>=1380) && (avrunda<1480))
   8210a:	4620      	mov	r0, r4
   8210c:	492a      	ldr	r1, [pc, #168]	; (821b8 <linearization+0x12c>)
   8210e:	4b24      	ldr	r3, [pc, #144]	; (821a0 <linearization+0x114>)
   82110:	4798      	blx	r3
   82112:	b128      	cbz	r0, 82120 <linearization+0x94>
   82114:	4620      	mov	r0, r4
   82116:	4927      	ldr	r1, [pc, #156]	; (821b4 <linearization+0x128>)
   82118:	4b23      	ldr	r3, [pc, #140]	; (821a8 <linearization+0x11c>)
   8211a:	4798      	blx	r3
   8211c:	2800      	cmp	r0, #0
   8211e:	d127      	bne.n	82170 <linearization+0xe4>
	{
		X=1780;											// 35 cm
	}
	else if ((avrunda>=1320) && (avrunda<1380))
   82120:	4620      	mov	r0, r4
   82122:	4926      	ldr	r1, [pc, #152]	; (821bc <linearization+0x130>)
   82124:	4b1e      	ldr	r3, [pc, #120]	; (821a0 <linearization+0x114>)
   82126:	4798      	blx	r3
   82128:	b120      	cbz	r0, 82134 <linearization+0xa8>
   8212a:	4620      	mov	r0, r4
   8212c:	4922      	ldr	r1, [pc, #136]	; (821b8 <linearization+0x12c>)
   8212e:	4b1e      	ldr	r3, [pc, #120]	; (821a8 <linearization+0x11c>)
   82130:	4798      	blx	r3
   82132:	b9f8      	cbnz	r0, 82174 <linearization+0xe8>
	{
		X=1615;											// 40 cm
	}
	else if ((avrunda>=1280) && (avrunda<1320))
   82134:	4620      	mov	r0, r4
   82136:	4922      	ldr	r1, [pc, #136]	; (821c0 <linearization+0x134>)
   82138:	4b19      	ldr	r3, [pc, #100]	; (821a0 <linearization+0x114>)
   8213a:	4798      	blx	r3
   8213c:	b120      	cbz	r0, 82148 <linearization+0xbc>
   8213e:	4620      	mov	r0, r4
   82140:	491e      	ldr	r1, [pc, #120]	; (821bc <linearization+0x130>)
   82142:	4b19      	ldr	r3, [pc, #100]	; (821a8 <linearization+0x11c>)
   82144:	4798      	blx	r3
   82146:	b9b8      	cbnz	r0, 82178 <linearization+0xec>
	{
		X=1488;											// 45 cm
	}
	else if ((avrunda>=0) && (avrunda<1280))
   82148:	4620      	mov	r0, r4
   8214a:	2100      	movs	r1, #0
   8214c:	4b14      	ldr	r3, [pc, #80]	; (821a0 <linearization+0x114>)
   8214e:	4798      	blx	r3
   82150:	b1a0      	cbz	r0, 8217c <linearization+0xf0>
   82152:	4620      	mov	r0, r4
   82154:	491a      	ldr	r1, [pc, #104]	; (821c0 <linearization+0x134>)
   82156:	4b14      	ldr	r3, [pc, #80]	; (821a8 <linearization+0x11c>)
   82158:	4798      	blx	r3
   8215a:	b988      	cbnz	r0, 82180 <linearization+0xf4>

int linearization(void){
	
	float result = 0;
	float avrunda = 0;
	float X =0;
   8215c:	2000      	movs	r0, #0
   8215e:	e010      	b.n	82182 <linearization+0xf6>
	
	
	
	if ((avrunda>=2150) && (avrunda<2400))
	{
		X=2250;											// 15 cm
   82160:	4818      	ldr	r0, [pc, #96]	; (821c4 <linearization+0x138>)
   82162:	e00e      	b.n	82182 <linearization+0xf6>
	}
	else if ((avrunda>=1950) && (avrunda<2150))
	{
		X= 2123;									    	// 20 cm
   82164:	4818      	ldr	r0, [pc, #96]	; (821c8 <linearization+0x13c>)
   82166:	e00c      	b.n	82182 <linearization+0xf6>
	}
	else if ((avrunda>=1570) && (avrunda<1950))
	{
		X=1996;											// 25 cm
   82168:	4818      	ldr	r0, [pc, #96]	; (821cc <linearization+0x140>)
   8216a:	e00a      	b.n	82182 <linearization+0xf6>
	}
	else if ((avrunda>=1480) && (avrunda<1570))
	{
		X=1869;											// 30 cm
   8216c:	4818      	ldr	r0, [pc, #96]	; (821d0 <linearization+0x144>)
   8216e:	e008      	b.n	82182 <linearization+0xf6>
	}
	else if ((avrunda>=1380) && (avrunda<1480))
	{
		X=1780;											// 35 cm
   82170:	4818      	ldr	r0, [pc, #96]	; (821d4 <linearization+0x148>)
   82172:	e006      	b.n	82182 <linearization+0xf6>
	}
	else if ((avrunda>=1320) && (avrunda<1380))
	{
		X=1615;											// 40 cm
   82174:	4818      	ldr	r0, [pc, #96]	; (821d8 <linearization+0x14c>)
   82176:	e004      	b.n	82182 <linearization+0xf6>
	}
	else if ((avrunda>=1280) && (avrunda<1320))
	{
		X=1488;											// 45 cm
   82178:	4818      	ldr	r0, [pc, #96]	; (821dc <linearization+0x150>)
   8217a:	e002      	b.n	82182 <linearization+0xf6>

int linearization(void){
	
	float result = 0;
	float avrunda = 0;
	float X =0;
   8217c:	2000      	movs	r0, #0
   8217e:	e000      	b.n	82182 <linearization+0xf6>
	{
		X=1488;											// 45 cm
	}
	else if ((avrunda>=0) && (avrunda<1280))
	{
		X=1361;											// 50 cm
   82180:	4817      	ldr	r0, [pc, #92]	; (821e0 <linearization+0x154>)
	}
	
	return X;
   82182:	4b18      	ldr	r3, [pc, #96]	; (821e4 <linearization+0x158>)
   82184:	4798      	blx	r3
}
   82186:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8218a:	bf00      	nop
   8218c:	000861a1 	.word	0x000861a1
   82190:	00086041 	.word	0x00086041
   82194:	41200000 	.word	0x41200000
   82198:	000863b9 	.word	0x000863b9
   8219c:	45066000 	.word	0x45066000
   821a0:	000865b5 	.word	0x000865b5
   821a4:	45160000 	.word	0x45160000
   821a8:	0008658d 	.word	0x0008658d
   821ac:	44f3c000 	.word	0x44f3c000
   821b0:	44c44000 	.word	0x44c44000
   821b4:	44b90000 	.word	0x44b90000
   821b8:	44ac8000 	.word	0x44ac8000
   821bc:	44a50000 	.word	0x44a50000
   821c0:	44a00000 	.word	0x44a00000
   821c4:	450ca000 	.word	0x450ca000
   821c8:	4504b000 	.word	0x4504b000
   821cc:	44f98000 	.word	0x44f98000
   821d0:	44e9a000 	.word	0x44e9a000
   821d4:	44de8000 	.word	0x44de8000
   821d8:	44c9e000 	.word	0x44c9e000
   821dc:	44ba0000 	.word	0x44ba0000
   821e0:	44aa2000 	.word	0x44aa2000
   821e4:	000865dd 	.word	0x000865dd
   821e8:	00081c45 	.word	0x00081c45

000821ec <valueInCm>:

int valueInCm(int value){
	int cm = 1;
	
	if (value == 15)
   821ec:	280f      	cmp	r0, #15
   821ee:	d011      	beq.n	82214 <valueInCm+0x28>
	{
		cm=2250;
	}
	else if (value == 20)
   821f0:	2814      	cmp	r0, #20
   821f2:	d012      	beq.n	8221a <valueInCm+0x2e>
	{
		cm=2123;
	}
	else if (value == 25)
   821f4:	2819      	cmp	r0, #25
   821f6:	d013      	beq.n	82220 <valueInCm+0x34>
	{
		cm=1996;
	}
	else if (value == 30)
   821f8:	281e      	cmp	r0, #30
   821fa:	d014      	beq.n	82226 <valueInCm+0x3a>
	{
		cm=1869;
	}
	else if (value == 35)
   821fc:	2823      	cmp	r0, #35	; 0x23
   821fe:	d015      	beq.n	8222c <valueInCm+0x40>
	{
		cm=1780;
	}
	else if (value == 40)
   82200:	2828      	cmp	r0, #40	; 0x28
   82202:	d016      	beq.n	82232 <valueInCm+0x46>
	{
		cm=1615;
	}
	else if (value == 45)
   82204:	282d      	cmp	r0, #45	; 0x2d
   82206:	d017      	beq.n	82238 <valueInCm+0x4c>
	{
		cm=1488;
	}
	else if (value == 50)
   82208:	2832      	cmp	r0, #50	; 0x32
	
	return X;
}

int valueInCm(int value){
	int cm = 1;
   8220a:	f240 5051 	movw	r0, #1361	; 0x551
   8220e:	bf18      	it	ne
   82210:	2001      	movne	r0, #1
   82212:	4770      	bx	lr
	
	if (value == 15)
	{
		cm=2250;
   82214:	f640 00ca 	movw	r0, #2250	; 0x8ca
   82218:	4770      	bx	lr
	}
	else if (value == 20)
	{
		cm=2123;
   8221a:	f640 004b 	movw	r0, #2123	; 0x84b
   8221e:	4770      	bx	lr
	}
	else if (value == 25)
	{
		cm=1996;
   82220:	f240 70cc 	movw	r0, #1996	; 0x7cc
   82224:	4770      	bx	lr
	}
	else if (value == 30)
	{
		cm=1869;
   82226:	f240 704d 	movw	r0, #1869	; 0x74d
   8222a:	4770      	bx	lr
	}
	else if (value == 35)
	{
		cm=1780;
   8222c:	f240 60f4 	movw	r0, #1780	; 0x6f4
   82230:	4770      	bx	lr
	}
	else if (value == 40)
	{
		cm=1615;
   82232:	f240 604f 	movw	r0, #1615	; 0x64f
   82236:	4770      	bx	lr
	}
	else if (value == 45)
	{
		cm=1488;
   82238:	f44f 60ba 	mov.w	r0, #1488	; 0x5d0
	else if (value == 50)
	{
		cm=1361;
	}
	return cm;
}
   8223c:	4770      	bx	lr
   8223e:	bf00      	nop

00082240 <returnCM>:

int returnCM(int value)
{
		if ((value>=2150) && (value<2400))
   82240:	f6a0 0366 	subw	r3, r0, #2150	; 0x866
   82244:	2bf9      	cmp	r3, #249	; 0xf9
   82246:	d803      	bhi.n	82250 <returnCM+0x10>
		{
			cm_value=15;											// 15 cm
   82248:	220f      	movs	r2, #15
   8224a:	4b1e      	ldr	r3, [pc, #120]	; (822c4 <returnCM+0x84>)
   8224c:	601a      	str	r2, [r3, #0]
   8224e:	e036      	b.n	822be <returnCM+0x7e>
		}
		else if ((value>=1950) && (value<2150))
   82250:	f2a0 739e 	subw	r3, r0, #1950	; 0x79e
   82254:	2bc7      	cmp	r3, #199	; 0xc7
   82256:	d803      	bhi.n	82260 <returnCM+0x20>
		{
			cm_value= 20;									    	// 20 cm
   82258:	2214      	movs	r2, #20
   8225a:	4b1a      	ldr	r3, [pc, #104]	; (822c4 <returnCM+0x84>)
   8225c:	601a      	str	r2, [r3, #0]
   8225e:	e02e      	b.n	822be <returnCM+0x7e>
		}
		else if ((value>=1570) && (value<1950))
   82260:	f2a0 6322 	subw	r3, r0, #1570	; 0x622
   82264:	f5b3 7fbe 	cmp.w	r3, #380	; 0x17c
   82268:	d203      	bcs.n	82272 <returnCM+0x32>
		{
			cm_value=25;											// 25 cm
   8226a:	2219      	movs	r2, #25
   8226c:	4b15      	ldr	r3, [pc, #84]	; (822c4 <returnCM+0x84>)
   8226e:	601a      	str	r2, [r3, #0]
   82270:	e025      	b.n	822be <returnCM+0x7e>
		}
		else if ((value>=1480) && (value<1570))
   82272:	f5a0 63b9 	sub.w	r3, r0, #1480	; 0x5c8
   82276:	2b59      	cmp	r3, #89	; 0x59
   82278:	d803      	bhi.n	82282 <returnCM+0x42>
		{
			cm_value=30;											// 30 cm
   8227a:	221e      	movs	r2, #30
   8227c:	4b11      	ldr	r3, [pc, #68]	; (822c4 <returnCM+0x84>)
   8227e:	601a      	str	r2, [r3, #0]
   82280:	e01d      	b.n	822be <returnCM+0x7e>
		}
		else if ((value>=1380) && (value<1480))
   82282:	f2a0 5364 	subw	r3, r0, #1380	; 0x564
   82286:	2b63      	cmp	r3, #99	; 0x63
   82288:	d803      	bhi.n	82292 <returnCM+0x52>
		{
			cm_value=35;											// 35 cm
   8228a:	2223      	movs	r2, #35	; 0x23
   8228c:	4b0d      	ldr	r3, [pc, #52]	; (822c4 <returnCM+0x84>)
   8228e:	601a      	str	r2, [r3, #0]
   82290:	e015      	b.n	822be <returnCM+0x7e>
		}
		else if ((value>=1320) && (value<1380))
   82292:	f5a0 63a5 	sub.w	r3, r0, #1320	; 0x528
   82296:	2b3b      	cmp	r3, #59	; 0x3b
   82298:	d803      	bhi.n	822a2 <returnCM+0x62>
		{
			cm_value=40;											// 40 cm
   8229a:	2228      	movs	r2, #40	; 0x28
   8229c:	4b09      	ldr	r3, [pc, #36]	; (822c4 <returnCM+0x84>)
   8229e:	601a      	str	r2, [r3, #0]
   822a0:	e00d      	b.n	822be <returnCM+0x7e>
		}
		else if ((value>=1280) && (value<1320))
   822a2:	f5a0 63a0 	sub.w	r3, r0, #1280	; 0x500
   822a6:	2b27      	cmp	r3, #39	; 0x27
   822a8:	d803      	bhi.n	822b2 <returnCM+0x72>
		{
			cm_value=45;											// 45 cm
   822aa:	222d      	movs	r2, #45	; 0x2d
   822ac:	4b05      	ldr	r3, [pc, #20]	; (822c4 <returnCM+0x84>)
   822ae:	601a      	str	r2, [r3, #0]
   822b0:	e005      	b.n	822be <returnCM+0x7e>
		}
		else if ((value>=0) && (value<1280))
   822b2:	f5b0 6fa0 	cmp.w	r0, #1280	; 0x500
   822b6:	d202      	bcs.n	822be <returnCM+0x7e>
		{
			cm_value=50;											// 50 cm
   822b8:	2232      	movs	r2, #50	; 0x32
   822ba:	4b02      	ldr	r3, [pc, #8]	; (822c4 <returnCM+0x84>)
   822bc:	601a      	str	r2, [r3, #0]
		}
		
		return cm_value;
	}
   822be:	4b01      	ldr	r3, [pc, #4]	; (822c4 <returnCM+0x84>)
   822c0:	6818      	ldr	r0, [r3, #0]
   822c2:	4770      	bx	lr
   822c4:	20078c60 	.word	0x20078c60

000822c8 <receive_Values>:

void receive_Values(void){
   822c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   822cc:	b08b      	sub	sp, #44	; 0x2c
		while (loop < 6)
   822ce:	4b26      	ldr	r3, [pc, #152]	; (82368 <receive_Values+0xa0>)
   822d0:	681b      	ldr	r3, [r3, #0]
   822d2:	2b05      	cmp	r3, #5
   822d4:	dc45      	bgt.n	82362 <receive_Values+0x9a>
		{
		
		for (loop ; loop<6; loop++)
   822d6:	4c24      	ldr	r4, [pc, #144]	; (82368 <receive_Values+0xa0>)
		{   
			buf[loop] = uart_receive_char();
   822d8:	4f24      	ldr	r7, [pc, #144]	; (8236c <receive_Values+0xa4>)
   822da:	4d25      	ldr	r5, [pc, #148]	; (82370 <receive_Values+0xa8>)
			delay_ms(500);
   822dc:	4e25      	ldr	r6, [pc, #148]	; (82374 <receive_Values+0xac>)
   822de:	e03a      	b.n	82356 <receive_Values+0x8e>

void receive_Values(void){
		while (loop < 6)
		{
		
		for (loop ; loop<6; loop++)
   822e0:	4698      	mov	r8, r3
		{   
			buf[loop] = uart_receive_char();
   822e2:	47b8      	blx	r7
   822e4:	f805 0008 	strb.w	r0, [r5, r8]
			delay_ms(500);
   822e8:	4630      	mov	r0, r6
   822ea:	4b23      	ldr	r3, [pc, #140]	; (82378 <receive_Values+0xb0>)
   822ec:	4798      	blx	r3

void receive_Values(void){
		while (loop < 6)
		{
		
		for (loop ; loop<6; loop++)
   822ee:	6823      	ldr	r3, [r4, #0]
   822f0:	3301      	adds	r3, #1
   822f2:	6023      	str	r3, [r4, #0]
   822f4:	2b05      	cmp	r3, #5
   822f6:	ddf3      	ble.n	822e0 <receive_Values+0x18>
		{   
			buf[loop] = uart_receive_char();
			delay_ms(500);
			}
		
			B_value=buf[1];
   822f8:	786a      	ldrb	r2, [r5, #1]
   822fa:	9207      	str	r2, [sp, #28]
   822fc:	4b1f      	ldr	r3, [pc, #124]	; (8237c <receive_Values+0xb4>)
   822fe:	701a      	strb	r2, [r3, #0]
			Kp_value=buf[2];
   82300:	78a8      	ldrb	r0, [r5, #2]
   82302:	4b1f      	ldr	r3, [pc, #124]	; (82380 <receive_Values+0xb8>)
   82304:	7018      	strb	r0, [r3, #0]
			Ti_value=buf[3];
   82306:	f895 b003 	ldrb.w	fp, [r5, #3]
   8230a:	4b1e      	ldr	r3, [pc, #120]	; (82384 <receive_Values+0xbc>)
   8230c:	f883 b000 	strb.w	fp, [r3]
			Td_value=buf[4];
   82310:	f895 a004 	ldrb.w	sl, [r5, #4]
   82314:	4b1c      	ldr	r3, [pc, #112]	; (82388 <receive_Values+0xc0>)
   82316:	f883 a000 	strb.w	sl, [r3]
			dT_value=buf[5];
   8231a:	f895 9005 	ldrb.w	r9, [r5, #5]
   8231e:	4b1b      	ldr	r3, [pc, #108]	; (8238c <receive_Values+0xc4>)
   82320:	f883 9000 	strb.w	r9, [r3]
// 			Kp_temp=(Kp_value);
// 			Ti_temp=(Ti_value/100);
// 			Td_temp=(Td_value/100);
// 			dT_temp=(dT_value/100);
			
			setPIDvalues(B_value,Kp_value,Ti_value,Td_value,dT_value);
   82324:	f8df 806c 	ldr.w	r8, [pc, #108]	; 82394 <receive_Values+0xcc>
   82328:	47c0      	blx	r8
   8232a:	e9cd 0108 	strd	r0, r1, [sp, #32]
   8232e:	4658      	mov	r0, fp
   82330:	47c0      	blx	r8
   82332:	e9cd 0100 	strd	r0, r1, [sp]
   82336:	4650      	mov	r0, sl
   82338:	47c0      	blx	r8
   8233a:	e9cd 0102 	strd	r0, r1, [sp, #8]
   8233e:	4648      	mov	r0, r9
   82340:	47c0      	blx	r8
   82342:	e9cd 0104 	strd	r0, r1, [sp, #16]
   82346:	9807      	ldr	r0, [sp, #28]
   82348:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   8234c:	4910      	ldr	r1, [pc, #64]	; (82390 <receive_Values+0xc8>)
   8234e:	4788      	blx	r1
		
		return cm_value;
	}

void receive_Values(void){
		while (loop < 6)
   82350:	6823      	ldr	r3, [r4, #0]
   82352:	2b05      	cmp	r3, #5
   82354:	dc05      	bgt.n	82362 <receive_Values+0x9a>
		{
		
		for (loop ; loop<6; loop++)
   82356:	f8d4 8000 	ldr.w	r8, [r4]
   8235a:	f1b8 0f05 	cmp.w	r8, #5
   8235e:	dccb      	bgt.n	822f8 <receive_Values+0x30>
   82360:	e7bf      	b.n	822e2 <receive_Values+0x1a>
// 			Td_temp=(Td_value/100);
// 			dT_temp=(dT_value/100);
			
			setPIDvalues(B_value,Kp_value,Ti_value,Td_value,dT_value);
			}
		}
   82362:	b00b      	add	sp, #44	; 0x2c
   82364:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82368:	20078cb0 	.word	0x20078cb0
   8236c:	00082081 	.word	0x00082081
   82370:	20078d68 	.word	0x20078d68
   82374:	002dc6c0 	.word	0x002dc6c0
   82378:	20070001 	.word	0x20070001
   8237c:	20078cab 	.word	0x20078cab
   82380:	20078cac 	.word	0x20078cac
   82384:	20078caa 	.word	0x20078caa
   82388:	20078ca9 	.word	0x20078ca9
   8238c:	20078ca8 	.word	0x20078ca8
   82390:	00081f25 	.word	0x00081f25
   82394:	000859c5 	.word	0x000859c5

00082398 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   82398:	b5f0      	push	{r4, r5, r6, r7, lr}
   8239a:	b083      	sub	sp, #12
   8239c:	4604      	mov	r4, r0
   8239e:	460d      	mov	r5, r1
	uint32_t val;

#ifdef UART
	if (UART == (Uart*)p_usart) {
   823a0:	4b1f      	ldr	r3, [pc, #124]	; (82420 <usart_serial_getchar+0x88>)
   823a2:	4298      	cmp	r0, r3
   823a4:	d107      	bne.n	823b6 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
   823a6:	461f      	mov	r7, r3
   823a8:	4e1e      	ldr	r6, [pc, #120]	; (82424 <usart_serial_getchar+0x8c>)
   823aa:	4638      	mov	r0, r7
   823ac:	4629      	mov	r1, r5
   823ae:	47b0      	blx	r6
   823b0:	2800      	cmp	r0, #0
   823b2:	d1fa      	bne.n	823aa <usart_serial_getchar+0x12>
   823b4:	e019      	b.n	823ea <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   823b6:	4b1c      	ldr	r3, [pc, #112]	; (82428 <usart_serial_getchar+0x90>)
   823b8:	4298      	cmp	r0, r3
   823ba:	d109      	bne.n	823d0 <usart_serial_getchar+0x38>
		while (usart_read(p_usart, &val));
   823bc:	461f      	mov	r7, r3
   823be:	4e1b      	ldr	r6, [pc, #108]	; (8242c <usart_serial_getchar+0x94>)
   823c0:	4638      	mov	r0, r7
   823c2:	a901      	add	r1, sp, #4
   823c4:	47b0      	blx	r6
   823c6:	2800      	cmp	r0, #0
   823c8:	d1fa      	bne.n	823c0 <usart_serial_getchar+0x28>
		*data = (uint8_t)(val & 0xFF);
   823ca:	9b01      	ldr	r3, [sp, #4]
   823cc:	702b      	strb	r3, [r5, #0]
   823ce:	e019      	b.n	82404 <usart_serial_getchar+0x6c>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   823d0:	4b17      	ldr	r3, [pc, #92]	; (82430 <usart_serial_getchar+0x98>)
   823d2:	4298      	cmp	r0, r3
   823d4:	d109      	bne.n	823ea <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
   823d6:	461e      	mov	r6, r3
   823d8:	4c14      	ldr	r4, [pc, #80]	; (8242c <usart_serial_getchar+0x94>)
   823da:	4630      	mov	r0, r6
   823dc:	a901      	add	r1, sp, #4
   823de:	47a0      	blx	r4
   823e0:	2800      	cmp	r0, #0
   823e2:	d1fa      	bne.n	823da <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
   823e4:	9b01      	ldr	r3, [sp, #4]
   823e6:	702b      	strb	r3, [r5, #0]
   823e8:	e018      	b.n	8241c <usart_serial_getchar+0x84>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   823ea:	4b12      	ldr	r3, [pc, #72]	; (82434 <usart_serial_getchar+0x9c>)
   823ec:	429c      	cmp	r4, r3
   823ee:	d109      	bne.n	82404 <usart_serial_getchar+0x6c>
		while (usart_read(p_usart, &val));
   823f0:	461e      	mov	r6, r3
   823f2:	4c0e      	ldr	r4, [pc, #56]	; (8242c <usart_serial_getchar+0x94>)
   823f4:	4630      	mov	r0, r6
   823f6:	a901      	add	r1, sp, #4
   823f8:	47a0      	blx	r4
   823fa:	2800      	cmp	r0, #0
   823fc:	d1fa      	bne.n	823f4 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
   823fe:	9b01      	ldr	r3, [sp, #4]
   82400:	702b      	strb	r3, [r5, #0]
   82402:	e00b      	b.n	8241c <usart_serial_getchar+0x84>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   82404:	4b0c      	ldr	r3, [pc, #48]	; (82438 <usart_serial_getchar+0xa0>)
   82406:	429c      	cmp	r4, r3
   82408:	d108      	bne.n	8241c <usart_serial_getchar+0x84>
		while (usart_read(p_usart, &val));
   8240a:	461e      	mov	r6, r3
   8240c:	4c07      	ldr	r4, [pc, #28]	; (8242c <usart_serial_getchar+0x94>)
   8240e:	4630      	mov	r0, r6
   82410:	a901      	add	r1, sp, #4
   82412:	47a0      	blx	r4
   82414:	2800      	cmp	r0, #0
   82416:	d1fa      	bne.n	8240e <usart_serial_getchar+0x76>
		*data = (uint8_t)(val & 0xFF);
   82418:	9b01      	ldr	r3, [sp, #4]
   8241a:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   8241c:	b003      	add	sp, #12
   8241e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82420:	400e0800 	.word	0x400e0800
   82424:	0008053d 	.word	0x0008053d
   82428:	40098000 	.word	0x40098000
   8242c:	00080565 	.word	0x00080565
   82430:	4009c000 	.word	0x4009c000
   82434:	400a0000 	.word	0x400a0000
   82438:	400a4000 	.word	0x400a4000

0008243c <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   8243c:	b570      	push	{r4, r5, r6, lr}
   8243e:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   82440:	4b21      	ldr	r3, [pc, #132]	; (824c8 <usart_serial_putchar+0x8c>)
   82442:	4298      	cmp	r0, r3
   82444:	d107      	bne.n	82456 <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   82446:	461e      	mov	r6, r3
   82448:	4d20      	ldr	r5, [pc, #128]	; (824cc <usart_serial_putchar+0x90>)
   8244a:	4630      	mov	r0, r6
   8244c:	4621      	mov	r1, r4
   8244e:	47a8      	blx	r5
   82450:	2800      	cmp	r0, #0
   82452:	d1fa      	bne.n	8244a <usart_serial_putchar+0xe>
   82454:	e02b      	b.n	824ae <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   82456:	4b1e      	ldr	r3, [pc, #120]	; (824d0 <usart_serial_putchar+0x94>)
   82458:	4298      	cmp	r0, r3
   8245a:	d107      	bne.n	8246c <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   8245c:	461e      	mov	r6, r3
   8245e:	4d1d      	ldr	r5, [pc, #116]	; (824d4 <usart_serial_putchar+0x98>)
   82460:	4630      	mov	r0, r6
   82462:	4621      	mov	r1, r4
   82464:	47a8      	blx	r5
   82466:	2800      	cmp	r0, #0
   82468:	d1fa      	bne.n	82460 <usart_serial_putchar+0x24>
   8246a:	e022      	b.n	824b2 <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   8246c:	4b1a      	ldr	r3, [pc, #104]	; (824d8 <usart_serial_putchar+0x9c>)
   8246e:	4298      	cmp	r0, r3
   82470:	d107      	bne.n	82482 <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   82472:	461e      	mov	r6, r3
   82474:	4d17      	ldr	r5, [pc, #92]	; (824d4 <usart_serial_putchar+0x98>)
   82476:	4630      	mov	r0, r6
   82478:	4621      	mov	r1, r4
   8247a:	47a8      	blx	r5
   8247c:	2800      	cmp	r0, #0
   8247e:	d1fa      	bne.n	82476 <usart_serial_putchar+0x3a>
   82480:	e019      	b.n	824b6 <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   82482:	4b16      	ldr	r3, [pc, #88]	; (824dc <usart_serial_putchar+0xa0>)
   82484:	4298      	cmp	r0, r3
   82486:	d107      	bne.n	82498 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   82488:	461e      	mov	r6, r3
   8248a:	4d12      	ldr	r5, [pc, #72]	; (824d4 <usart_serial_putchar+0x98>)
   8248c:	4630      	mov	r0, r6
   8248e:	4621      	mov	r1, r4
   82490:	47a8      	blx	r5
   82492:	2800      	cmp	r0, #0
   82494:	d1fa      	bne.n	8248c <usart_serial_putchar+0x50>
   82496:	e010      	b.n	824ba <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   82498:	4b11      	ldr	r3, [pc, #68]	; (824e0 <usart_serial_putchar+0xa4>)
   8249a:	4298      	cmp	r0, r3
   8249c:	d10f      	bne.n	824be <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   8249e:	461e      	mov	r6, r3
   824a0:	4d0c      	ldr	r5, [pc, #48]	; (824d4 <usart_serial_putchar+0x98>)
   824a2:	4630      	mov	r0, r6
   824a4:	4621      	mov	r1, r4
   824a6:	47a8      	blx	r5
   824a8:	2800      	cmp	r0, #0
   824aa:	d1fa      	bne.n	824a2 <usart_serial_putchar+0x66>
   824ac:	e009      	b.n	824c2 <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   824ae:	2001      	movs	r0, #1
   824b0:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   824b2:	2001      	movs	r0, #1
   824b4:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   824b6:	2001      	movs	r0, #1
   824b8:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   824ba:	2001      	movs	r0, #1
   824bc:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   824be:	2000      	movs	r0, #0
   824c0:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   824c2:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   824c4:	bd70      	pop	{r4, r5, r6, pc}
   824c6:	bf00      	nop
   824c8:	400e0800 	.word	0x400e0800
   824cc:	0008052d 	.word	0x0008052d
   824d0:	40098000 	.word	0x40098000
   824d4:	00080551 	.word	0x00080551
   824d8:	4009c000 	.word	0x4009c000
   824dc:	400a0000 	.word	0x400a0000
   824e0:	400a4000 	.word	0x400a4000

000824e4 <configureConsole>:
#include "conf_board.h"
#include "consoleFunctions.h"

int configureConsole(void)
/* Enables feedback through the USB-cable back to terminal within Atmel Studio */
{
   824e4:	b530      	push	{r4, r5, lr}
   824e6:	b085      	sub	sp, #20
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   824e8:	2008      	movs	r0, #8
   824ea:	4d13      	ldr	r5, [pc, #76]	; (82538 <configureConsole+0x54>)
   824ec:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   824ee:	4c13      	ldr	r4, [pc, #76]	; (8253c <configureConsole+0x58>)
   824f0:	4b13      	ldr	r3, [pc, #76]	; (82540 <configureConsole+0x5c>)
   824f2:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   824f4:	4a13      	ldr	r2, [pc, #76]	; (82544 <configureConsole+0x60>)
   824f6:	4b14      	ldr	r3, [pc, #80]	; (82548 <configureConsole+0x64>)
   824f8:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   824fa:	4a14      	ldr	r2, [pc, #80]	; (8254c <configureConsole+0x68>)
   824fc:	4b14      	ldr	r3, [pc, #80]	; (82550 <configureConsole+0x6c>)
   824fe:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if (!SAM4L)
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   82500:	4b14      	ldr	r3, [pc, #80]	; (82554 <configureConsole+0x70>)
   82502:	9300      	str	r3, [sp, #0]
	uart_settings.ul_baudrate = opt->baudrate;
   82504:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   82508:	9301      	str	r3, [sp, #4]
	uart_settings.ul_mode = opt->paritytype;
   8250a:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8250e:	9302      	str	r3, [sp, #8]
   82510:	2008      	movs	r0, #8
   82512:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   82514:	4620      	mov	r0, r4
   82516:	4669      	mov	r1, sp
   82518:	4b0f      	ldr	r3, [pc, #60]	; (82558 <configureConsole+0x74>)
   8251a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
# endif
# if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   8251c:	4d0f      	ldr	r5, [pc, #60]	; (8255c <configureConsole+0x78>)
   8251e:	682b      	ldr	r3, [r5, #0]
   82520:	6898      	ldr	r0, [r3, #8]
   82522:	2100      	movs	r1, #0
   82524:	4c0e      	ldr	r4, [pc, #56]	; (82560 <configureConsole+0x7c>)
   82526:	47a0      	blx	r4
	setbuf(stdin, NULL);
   82528:	682b      	ldr	r3, [r5, #0]
   8252a:	6858      	ldr	r0, [r3, #4]
   8252c:	2100      	movs	r1, #0
   8252e:	47a0      	blx	r4
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	/* printf("Console ready\n"); */
	return 0;
   82530:	2000      	movs	r0, #0
   82532:	b005      	add	sp, #20
   82534:	bd30      	pop	{r4, r5, pc}
   82536:	bf00      	nop
   82538:	000829f1 	.word	0x000829f1
   8253c:	400e0800 	.word	0x400e0800
   82540:	20078d64 	.word	0x20078d64
   82544:	0008243d 	.word	0x0008243d
   82548:	20078d60 	.word	0x20078d60
   8254c:	00082399 	.word	0x00082399
   82550:	20078d5c 	.word	0x20078d5c
   82554:	0501bd00 	.word	0x0501bd00
   82558:	000804f5 	.word	0x000804f5
   8255c:	20070570 	.word	0x20070570
   82560:	00082f01 	.word	0x00082f01

00082564 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   82564:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   82566:	480e      	ldr	r0, [pc, #56]	; (825a0 <sysclk_init+0x3c>)
   82568:	4b0e      	ldr	r3, [pc, #56]	; (825a4 <sysclk_init+0x40>)
   8256a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   8256c:	2000      	movs	r0, #0
   8256e:	213e      	movs	r1, #62	; 0x3e
   82570:	4b0d      	ldr	r3, [pc, #52]	; (825a8 <sysclk_init+0x44>)
   82572:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   82574:	4c0d      	ldr	r4, [pc, #52]	; (825ac <sysclk_init+0x48>)
   82576:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   82578:	2800      	cmp	r0, #0
   8257a:	d0fc      	beq.n	82576 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   8257c:	4b0c      	ldr	r3, [pc, #48]	; (825b0 <sysclk_init+0x4c>)
   8257e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   82580:	4a0c      	ldr	r2, [pc, #48]	; (825b4 <sysclk_init+0x50>)
   82582:	4b0d      	ldr	r3, [pc, #52]	; (825b8 <sysclk_init+0x54>)
   82584:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   82586:	4c0d      	ldr	r4, [pc, #52]	; (825bc <sysclk_init+0x58>)
   82588:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   8258a:	2800      	cmp	r0, #0
   8258c:	d0fc      	beq.n	82588 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   8258e:	2010      	movs	r0, #16
   82590:	4b0b      	ldr	r3, [pc, #44]	; (825c0 <sysclk_init+0x5c>)
   82592:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   82594:	4b0b      	ldr	r3, [pc, #44]	; (825c4 <sysclk_init+0x60>)
   82596:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   82598:	4801      	ldr	r0, [pc, #4]	; (825a0 <sysclk_init+0x3c>)
   8259a:	4b02      	ldr	r3, [pc, #8]	; (825a4 <sysclk_init+0x40>)
   8259c:	4798      	blx	r3
   8259e:	bd10      	pop	{r4, pc}
   825a0:	0501bd00 	.word	0x0501bd00
   825a4:	200700b1 	.word	0x200700b1
   825a8:	0008296d 	.word	0x0008296d
   825ac:	000829c1 	.word	0x000829c1
   825b0:	000829d1 	.word	0x000829d1
   825b4:	200d3f01 	.word	0x200d3f01
   825b8:	400e0600 	.word	0x400e0600
   825bc:	000829e1 	.word	0x000829e1
   825c0:	00082909 	.word	0x00082909
   825c4:	00082afd 	.word	0x00082afd

000825c8 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   825c8:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   825ca:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   825ce:	4b16      	ldr	r3, [pc, #88]	; (82628 <board_init+0x60>)
   825d0:	605a      	str	r2, [r3, #4]
   825d2:	200b      	movs	r0, #11
   825d4:	4c15      	ldr	r4, [pc, #84]	; (8262c <board_init+0x64>)
   825d6:	47a0      	blx	r4
   825d8:	200c      	movs	r0, #12
   825da:	47a0      	blx	r4
   825dc:	200d      	movs	r0, #13
   825de:	47a0      	blx	r4
   825e0:	200e      	movs	r0, #14
   825e2:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   825e4:	203b      	movs	r0, #59	; 0x3b
   825e6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   825ea:	4c11      	ldr	r4, [pc, #68]	; (82630 <board_init+0x68>)
   825ec:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   825ee:	2055      	movs	r0, #85	; 0x55
   825f0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   825f4:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   825f6:	2056      	movs	r0, #86	; 0x56
   825f8:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   825fc:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   825fe:	2068      	movs	r0, #104	; 0x68
   82600:	490c      	ldr	r1, [pc, #48]	; (82634 <board_init+0x6c>)
   82602:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   82604:	205c      	movs	r0, #92	; 0x5c
   82606:	490c      	ldr	r1, [pc, #48]	; (82638 <board_init+0x70>)
   82608:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   8260a:	480c      	ldr	r0, [pc, #48]	; (8263c <board_init+0x74>)
   8260c:	f44f 7140 	mov.w	r1, #768	; 0x300
   82610:	4a0b      	ldr	r2, [pc, #44]	; (82640 <board_init+0x78>)
   82612:	4b0c      	ldr	r3, [pc, #48]	; (82644 <board_init+0x7c>)
   82614:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   82616:	202b      	movs	r0, #43	; 0x2b
   82618:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8261c:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   8261e:	202a      	movs	r0, #42	; 0x2a
   82620:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82624:	47a0      	blx	r4
   82626:	bd10      	pop	{r4, pc}
   82628:	400e1a50 	.word	0x400e1a50
   8262c:	000829f1 	.word	0x000829f1
   82630:	000826ed 	.word	0x000826ed
   82634:	28000079 	.word	0x28000079
   82638:	28000001 	.word	0x28000001
   8263c:	400e0e00 	.word	0x400e0e00
   82640:	08000001 	.word	0x08000001
   82644:	000827c1 	.word	0x000827c1

00082648 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   82648:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   8264a:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   8264e:	d016      	beq.n	8267e <pio_set_peripheral+0x36>
   82650:	d804      	bhi.n	8265c <pio_set_peripheral+0x14>
   82652:	b1c1      	cbz	r1, 82686 <pio_set_peripheral+0x3e>
   82654:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   82658:	d00a      	beq.n	82670 <pio_set_peripheral+0x28>
   8265a:	e013      	b.n	82684 <pio_set_peripheral+0x3c>
   8265c:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   82660:	d011      	beq.n	82686 <pio_set_peripheral+0x3e>
   82662:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   82666:	d00e      	beq.n	82686 <pio_set_peripheral+0x3e>
   82668:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   8266c:	d10a      	bne.n	82684 <pio_set_peripheral+0x3c>
   8266e:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   82670:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   82672:	6f01      	ldr	r1, [r0, #112]	; 0x70
   82674:	400b      	ands	r3, r1
   82676:	ea23 0302 	bic.w	r3, r3, r2
   8267a:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   8267c:	e002      	b.n	82684 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   8267e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   82680:	4313      	orrs	r3, r2
   82682:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   82684:	6042      	str	r2, [r0, #4]
   82686:	4770      	bx	lr

00082688 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   82688:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8268a:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   8268e:	bf14      	ite	ne
   82690:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82692:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   82694:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   82698:	bf14      	ite	ne
   8269a:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   8269c:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   8269e:	f012 0f02 	tst.w	r2, #2
   826a2:	d002      	beq.n	826aa <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   826a4:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   826a8:	e004      	b.n	826b4 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   826aa:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   826ae:	bf18      	it	ne
   826b0:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   826b4:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   826b6:	6001      	str	r1, [r0, #0]
   826b8:	4770      	bx	lr
   826ba:	bf00      	nop

000826bc <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   826bc:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   826be:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   826c0:	9c01      	ldr	r4, [sp, #4]
   826c2:	b10c      	cbz	r4, 826c8 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   826c4:	6641      	str	r1, [r0, #100]	; 0x64
   826c6:	e000      	b.n	826ca <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   826c8:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   826ca:	b10b      	cbz	r3, 826d0 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   826cc:	6501      	str	r1, [r0, #80]	; 0x50
   826ce:	e000      	b.n	826d2 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   826d0:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   826d2:	b10a      	cbz	r2, 826d8 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   826d4:	6301      	str	r1, [r0, #48]	; 0x30
   826d6:	e000      	b.n	826da <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   826d8:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   826da:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   826dc:	6001      	str	r1, [r0, #0]
}
   826de:	f85d 4b04 	ldr.w	r4, [sp], #4
   826e2:	4770      	bx	lr

000826e4 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   826e4:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   826e6:	4770      	bx	lr

000826e8 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   826e8:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   826ea:	4770      	bx	lr

000826ec <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   826ec:	b570      	push	{r4, r5, r6, lr}
   826ee:	b082      	sub	sp, #8
   826f0:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   826f2:	0944      	lsrs	r4, r0, #5
   826f4:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   826f8:	f204 7407 	addw	r4, r4, #1799	; 0x707
   826fc:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   826fe:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   82702:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   82706:	d030      	beq.n	8276a <pio_configure_pin+0x7e>
   82708:	d806      	bhi.n	82718 <pio_configure_pin+0x2c>
   8270a:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   8270e:	d00a      	beq.n	82726 <pio_configure_pin+0x3a>
   82710:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   82714:	d018      	beq.n	82748 <pio_configure_pin+0x5c>
   82716:	e049      	b.n	827ac <pio_configure_pin+0xc0>
   82718:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   8271c:	d030      	beq.n	82780 <pio_configure_pin+0x94>
   8271e:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   82722:	d02d      	beq.n	82780 <pio_configure_pin+0x94>
   82724:	e042      	b.n	827ac <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   82726:	f000 001f 	and.w	r0, r0, #31
   8272a:	2401      	movs	r4, #1
   8272c:	4084      	lsls	r4, r0
   8272e:	4630      	mov	r0, r6
   82730:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82734:	4622      	mov	r2, r4
   82736:	4b1f      	ldr	r3, [pc, #124]	; (827b4 <pio_configure_pin+0xc8>)
   82738:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8273a:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8273e:	bf14      	ite	ne
   82740:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82742:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82744:	2001      	movs	r0, #1
   82746:	e032      	b.n	827ae <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   82748:	f000 001f 	and.w	r0, r0, #31
   8274c:	2401      	movs	r4, #1
   8274e:	4084      	lsls	r4, r0
   82750:	4630      	mov	r0, r6
   82752:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   82756:	4622      	mov	r2, r4
   82758:	4b16      	ldr	r3, [pc, #88]	; (827b4 <pio_configure_pin+0xc8>)
   8275a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8275c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82760:	bf14      	ite	ne
   82762:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82764:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82766:	2001      	movs	r0, #1
   82768:	e021      	b.n	827ae <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   8276a:	f000 011f 	and.w	r1, r0, #31
   8276e:	2401      	movs	r4, #1
   82770:	4630      	mov	r0, r6
   82772:	fa04 f101 	lsl.w	r1, r4, r1
   82776:	462a      	mov	r2, r5
   82778:	4b0f      	ldr	r3, [pc, #60]	; (827b8 <pio_configure_pin+0xcc>)
   8277a:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   8277c:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   8277e:	e016      	b.n	827ae <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   82780:	f000 011f 	and.w	r1, r0, #31
   82784:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   82786:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   8278a:	ea05 0304 	and.w	r3, r5, r4
   8278e:	9300      	str	r3, [sp, #0]
   82790:	4630      	mov	r0, r6
   82792:	fa04 f101 	lsl.w	r1, r4, r1
   82796:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   8279a:	bf14      	ite	ne
   8279c:	2200      	movne	r2, #0
   8279e:	2201      	moveq	r2, #1
   827a0:	f3c5 0380 	ubfx	r3, r5, #2, #1
   827a4:	4d05      	ldr	r5, [pc, #20]	; (827bc <pio_configure_pin+0xd0>)
   827a6:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   827a8:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   827aa:	e000      	b.n	827ae <pio_configure_pin+0xc2>

	default:
		return 0;
   827ac:	2000      	movs	r0, #0
	}

	return 1;
}
   827ae:	b002      	add	sp, #8
   827b0:	bd70      	pop	{r4, r5, r6, pc}
   827b2:	bf00      	nop
   827b4:	00082649 	.word	0x00082649
   827b8:	00082689 	.word	0x00082689
   827bc:	000826bd 	.word	0x000826bd

000827c0 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   827c0:	b5f0      	push	{r4, r5, r6, r7, lr}
   827c2:	b083      	sub	sp, #12
   827c4:	4607      	mov	r7, r0
   827c6:	460e      	mov	r6, r1
   827c8:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   827ca:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   827ce:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   827d2:	d026      	beq.n	82822 <pio_configure_pin_group+0x62>
   827d4:	d806      	bhi.n	827e4 <pio_configure_pin_group+0x24>
   827d6:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   827da:	d00a      	beq.n	827f2 <pio_configure_pin_group+0x32>
   827dc:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   827e0:	d013      	beq.n	8280a <pio_configure_pin_group+0x4a>
   827e2:	e034      	b.n	8284e <pio_configure_pin_group+0x8e>
   827e4:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   827e8:	d01f      	beq.n	8282a <pio_configure_pin_group+0x6a>
   827ea:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   827ee:	d01c      	beq.n	8282a <pio_configure_pin_group+0x6a>
   827f0:	e02d      	b.n	8284e <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   827f2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   827f6:	4632      	mov	r2, r6
   827f8:	4b16      	ldr	r3, [pc, #88]	; (82854 <pio_configure_pin_group+0x94>)
   827fa:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   827fc:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82800:	bf14      	ite	ne
   82802:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82804:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82806:	2001      	movs	r0, #1
   82808:	e022      	b.n	82850 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   8280a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8280e:	4632      	mov	r2, r6
   82810:	4b10      	ldr	r3, [pc, #64]	; (82854 <pio_configure_pin_group+0x94>)
   82812:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82814:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82818:	bf14      	ite	ne
   8281a:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8281c:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8281e:	2001      	movs	r0, #1
   82820:	e016      	b.n	82850 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   82822:	4b0d      	ldr	r3, [pc, #52]	; (82858 <pio_configure_pin_group+0x98>)
   82824:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   82826:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   82828:	e012      	b.n	82850 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8282a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   8282e:	f005 0301 	and.w	r3, r5, #1
   82832:	9300      	str	r3, [sp, #0]
   82834:	4638      	mov	r0, r7
   82836:	4631      	mov	r1, r6
   82838:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   8283c:	bf14      	ite	ne
   8283e:	2200      	movne	r2, #0
   82840:	2201      	moveq	r2, #1
   82842:	f3c5 0380 	ubfx	r3, r5, #2, #1
   82846:	4c05      	ldr	r4, [pc, #20]	; (8285c <pio_configure_pin_group+0x9c>)
   82848:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   8284a:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   8284c:	e000      	b.n	82850 <pio_configure_pin_group+0x90>

	default:
		return 0;
   8284e:	2000      	movs	r0, #0
	}

	return 1;
}
   82850:	b003      	add	sp, #12
   82852:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82854:	00082649 	.word	0x00082649
   82858:	00082689 	.word	0x00082689
   8285c:	000826bd 	.word	0x000826bd

00082860 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   82860:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82864:	4604      	mov	r4, r0
   82866:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   82868:	4b10      	ldr	r3, [pc, #64]	; (828ac <pio_handler_process+0x4c>)
   8286a:	4798      	blx	r3
   8286c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   8286e:	4620      	mov	r0, r4
   82870:	4b0f      	ldr	r3, [pc, #60]	; (828b0 <pio_handler_process+0x50>)
   82872:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   82874:	4005      	ands	r5, r0
   82876:	d017      	beq.n	828a8 <pio_handler_process+0x48>
   82878:	4f0e      	ldr	r7, [pc, #56]	; (828b4 <pio_handler_process+0x54>)
   8287a:	f107 040c 	add.w	r4, r7, #12
   8287e:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   82880:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   82884:	42b3      	cmp	r3, r6
   82886:	d10a      	bne.n	8289e <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   82888:	f854 1c08 	ldr.w	r1, [r4, #-8]
   8288c:	4229      	tst	r1, r5
   8288e:	d006      	beq.n	8289e <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   82890:	6823      	ldr	r3, [r4, #0]
   82892:	4630      	mov	r0, r6
   82894:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   82896:	f854 3c08 	ldr.w	r3, [r4, #-8]
   8289a:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   8289e:	42bc      	cmp	r4, r7
   828a0:	d002      	beq.n	828a8 <pio_handler_process+0x48>
   828a2:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   828a4:	2d00      	cmp	r5, #0
   828a6:	d1eb      	bne.n	82880 <pio_handler_process+0x20>
   828a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   828ac:	000826e5 	.word	0x000826e5
   828b0:	000826e9 	.word	0x000826e9
   828b4:	20078cb4 	.word	0x20078cb4

000828b8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   828b8:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   828ba:	4802      	ldr	r0, [pc, #8]	; (828c4 <PIOA_Handler+0xc>)
   828bc:	210b      	movs	r1, #11
   828be:	4b02      	ldr	r3, [pc, #8]	; (828c8 <PIOA_Handler+0x10>)
   828c0:	4798      	blx	r3
   828c2:	bd08      	pop	{r3, pc}
   828c4:	400e0e00 	.word	0x400e0e00
   828c8:	00082861 	.word	0x00082861

000828cc <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   828cc:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   828ce:	4802      	ldr	r0, [pc, #8]	; (828d8 <PIOB_Handler+0xc>)
   828d0:	210c      	movs	r1, #12
   828d2:	4b02      	ldr	r3, [pc, #8]	; (828dc <PIOB_Handler+0x10>)
   828d4:	4798      	blx	r3
   828d6:	bd08      	pop	{r3, pc}
   828d8:	400e1000 	.word	0x400e1000
   828dc:	00082861 	.word	0x00082861

000828e0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   828e0:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   828e2:	4802      	ldr	r0, [pc, #8]	; (828ec <PIOC_Handler+0xc>)
   828e4:	210d      	movs	r1, #13
   828e6:	4b02      	ldr	r3, [pc, #8]	; (828f0 <PIOC_Handler+0x10>)
   828e8:	4798      	blx	r3
   828ea:	bd08      	pop	{r3, pc}
   828ec:	400e1200 	.word	0x400e1200
   828f0:	00082861 	.word	0x00082861

000828f4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   828f4:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   828f6:	4802      	ldr	r0, [pc, #8]	; (82900 <PIOD_Handler+0xc>)
   828f8:	210e      	movs	r1, #14
   828fa:	4b02      	ldr	r3, [pc, #8]	; (82904 <PIOD_Handler+0x10>)
   828fc:	4798      	blx	r3
   828fe:	bd08      	pop	{r3, pc}
   82900:	400e1400 	.word	0x400e1400
   82904:	00082861 	.word	0x00082861

00082908 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   82908:	4b17      	ldr	r3, [pc, #92]	; (82968 <pmc_switch_mck_to_pllack+0x60>)
   8290a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   8290c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   82910:	4310      	orrs	r0, r2
   82912:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82914:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82916:	f013 0f08 	tst.w	r3, #8
   8291a:	d109      	bne.n	82930 <pmc_switch_mck_to_pllack+0x28>
   8291c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   82920:	4911      	ldr	r1, [pc, #68]	; (82968 <pmc_switch_mck_to_pllack+0x60>)
   82922:	e001      	b.n	82928 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   82924:	3b01      	subs	r3, #1
   82926:	d019      	beq.n	8295c <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82928:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   8292a:	f012 0f08 	tst.w	r2, #8
   8292e:	d0f9      	beq.n	82924 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   82930:	4b0d      	ldr	r3, [pc, #52]	; (82968 <pmc_switch_mck_to_pllack+0x60>)
   82932:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   82934:	f022 0203 	bic.w	r2, r2, #3
   82938:	f042 0202 	orr.w	r2, r2, #2
   8293c:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8293e:	6e98      	ldr	r0, [r3, #104]	; 0x68
   82940:	f010 0008 	ands.w	r0, r0, #8
   82944:	d10c      	bne.n	82960 <pmc_switch_mck_to_pllack+0x58>
   82946:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8294a:	4907      	ldr	r1, [pc, #28]	; (82968 <pmc_switch_mck_to_pllack+0x60>)
   8294c:	e001      	b.n	82952 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8294e:	3b01      	subs	r3, #1
   82950:	d008      	beq.n	82964 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82952:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   82954:	f012 0f08 	tst.w	r2, #8
   82958:	d0f9      	beq.n	8294e <pmc_switch_mck_to_pllack+0x46>
   8295a:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   8295c:	2001      	movs	r0, #1
   8295e:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   82960:	2000      	movs	r0, #0
   82962:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   82964:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   82966:	4770      	bx	lr
   82968:	400e0600 	.word	0x400e0600

0008296c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   8296c:	b138      	cbz	r0, 8297e <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8296e:	4911      	ldr	r1, [pc, #68]	; (829b4 <pmc_switch_mainck_to_xtal+0x48>)
   82970:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   82972:	4a11      	ldr	r2, [pc, #68]	; (829b8 <pmc_switch_mainck_to_xtal+0x4c>)
   82974:	401a      	ands	r2, r3
   82976:	4b11      	ldr	r3, [pc, #68]	; (829bc <pmc_switch_mainck_to_xtal+0x50>)
   82978:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8297a:	620b      	str	r3, [r1, #32]
   8297c:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   8297e:	4a0d      	ldr	r2, [pc, #52]	; (829b4 <pmc_switch_mainck_to_xtal+0x48>)
   82980:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   82982:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   82986:	f023 0303 	bic.w	r3, r3, #3
   8298a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8298e:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   82992:	0209      	lsls	r1, r1, #8
   82994:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   82996:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   82998:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   8299a:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8299c:	f013 0f01 	tst.w	r3, #1
   829a0:	d0fb      	beq.n	8299a <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   829a2:	4a04      	ldr	r2, [pc, #16]	; (829b4 <pmc_switch_mainck_to_xtal+0x48>)
   829a4:	6a13      	ldr	r3, [r2, #32]
   829a6:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   829aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   829ae:	6213      	str	r3, [r2, #32]
   829b0:	4770      	bx	lr
   829b2:	bf00      	nop
   829b4:	400e0600 	.word	0x400e0600
   829b8:	fec8fffc 	.word	0xfec8fffc
   829bc:	01370002 	.word	0x01370002

000829c0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   829c0:	4b02      	ldr	r3, [pc, #8]	; (829cc <pmc_osc_is_ready_mainck+0xc>)
   829c2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   829c4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   829c8:	4770      	bx	lr
   829ca:	bf00      	nop
   829cc:	400e0600 	.word	0x400e0600

000829d0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   829d0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   829d4:	4b01      	ldr	r3, [pc, #4]	; (829dc <pmc_disable_pllack+0xc>)
   829d6:	629a      	str	r2, [r3, #40]	; 0x28
   829d8:	4770      	bx	lr
   829da:	bf00      	nop
   829dc:	400e0600 	.word	0x400e0600

000829e0 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   829e0:	4b02      	ldr	r3, [pc, #8]	; (829ec <pmc_is_locked_pllack+0xc>)
   829e2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   829e4:	f000 0002 	and.w	r0, r0, #2
   829e8:	4770      	bx	lr
   829ea:	bf00      	nop
   829ec:	400e0600 	.word	0x400e0600

000829f0 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   829f0:	282c      	cmp	r0, #44	; 0x2c
   829f2:	d820      	bhi.n	82a36 <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   829f4:	281f      	cmp	r0, #31
   829f6:	d80d      	bhi.n	82a14 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   829f8:	4b12      	ldr	r3, [pc, #72]	; (82a44 <pmc_enable_periph_clk+0x54>)
   829fa:	699a      	ldr	r2, [r3, #24]
   829fc:	2301      	movs	r3, #1
   829fe:	4083      	lsls	r3, r0
   82a00:	401a      	ands	r2, r3
   82a02:	4293      	cmp	r3, r2
   82a04:	d019      	beq.n	82a3a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   82a06:	2301      	movs	r3, #1
   82a08:	fa03 f000 	lsl.w	r0, r3, r0
   82a0c:	4b0d      	ldr	r3, [pc, #52]	; (82a44 <pmc_enable_periph_clk+0x54>)
   82a0e:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   82a10:	2000      	movs	r0, #0
   82a12:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   82a14:	4b0b      	ldr	r3, [pc, #44]	; (82a44 <pmc_enable_periph_clk+0x54>)
   82a16:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   82a1a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   82a1c:	2301      	movs	r3, #1
   82a1e:	4083      	lsls	r3, r0
   82a20:	401a      	ands	r2, r3
   82a22:	4293      	cmp	r3, r2
   82a24:	d00b      	beq.n	82a3e <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   82a26:	2301      	movs	r3, #1
   82a28:	fa03 f000 	lsl.w	r0, r3, r0
   82a2c:	4b05      	ldr	r3, [pc, #20]	; (82a44 <pmc_enable_periph_clk+0x54>)
   82a2e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   82a32:	2000      	movs	r0, #0
   82a34:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   82a36:	2001      	movs	r0, #1
   82a38:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   82a3a:	2000      	movs	r0, #0
   82a3c:	4770      	bx	lr
   82a3e:	2000      	movs	r0, #0
}
   82a40:	4770      	bx	lr
   82a42:	bf00      	nop
   82a44:	400e0600 	.word	0x400e0600

00082a48 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   82a48:	e7fe      	b.n	82a48 <Dummy_Handler>
   82a4a:	bf00      	nop

00082a4c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   82a4c:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   82a4e:	4b1e      	ldr	r3, [pc, #120]	; (82ac8 <Reset_Handler+0x7c>)
   82a50:	4a1e      	ldr	r2, [pc, #120]	; (82acc <Reset_Handler+0x80>)
   82a52:	429a      	cmp	r2, r3
   82a54:	d003      	beq.n	82a5e <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   82a56:	4b1e      	ldr	r3, [pc, #120]	; (82ad0 <Reset_Handler+0x84>)
   82a58:	4a1b      	ldr	r2, [pc, #108]	; (82ac8 <Reset_Handler+0x7c>)
   82a5a:	429a      	cmp	r2, r3
   82a5c:	d304      	bcc.n	82a68 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   82a5e:	4b1d      	ldr	r3, [pc, #116]	; (82ad4 <Reset_Handler+0x88>)
   82a60:	4a1d      	ldr	r2, [pc, #116]	; (82ad8 <Reset_Handler+0x8c>)
   82a62:	429a      	cmp	r2, r3
   82a64:	d30f      	bcc.n	82a86 <Reset_Handler+0x3a>
   82a66:	e01a      	b.n	82a9e <Reset_Handler+0x52>
   82a68:	4b1c      	ldr	r3, [pc, #112]	; (82adc <Reset_Handler+0x90>)
   82a6a:	4c1d      	ldr	r4, [pc, #116]	; (82ae0 <Reset_Handler+0x94>)
   82a6c:	1ae4      	subs	r4, r4, r3
   82a6e:	f024 0403 	bic.w	r4, r4, #3
   82a72:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   82a74:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   82a76:	4814      	ldr	r0, [pc, #80]	; (82ac8 <Reset_Handler+0x7c>)
   82a78:	4914      	ldr	r1, [pc, #80]	; (82acc <Reset_Handler+0x80>)
   82a7a:	585a      	ldr	r2, [r3, r1]
   82a7c:	501a      	str	r2, [r3, r0]
   82a7e:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   82a80:	42a3      	cmp	r3, r4
   82a82:	d1fa      	bne.n	82a7a <Reset_Handler+0x2e>
   82a84:	e7eb      	b.n	82a5e <Reset_Handler+0x12>
   82a86:	4b17      	ldr	r3, [pc, #92]	; (82ae4 <Reset_Handler+0x98>)
   82a88:	4917      	ldr	r1, [pc, #92]	; (82ae8 <Reset_Handler+0x9c>)
   82a8a:	1ac9      	subs	r1, r1, r3
   82a8c:	f021 0103 	bic.w	r1, r1, #3
   82a90:	1d1a      	adds	r2, r3, #4
   82a92:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   82a94:	2200      	movs	r2, #0
   82a96:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   82a9a:	428b      	cmp	r3, r1
   82a9c:	d1fb      	bne.n	82a96 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   82a9e:	4a13      	ldr	r2, [pc, #76]	; (82aec <Reset_Handler+0xa0>)
   82aa0:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   82aa4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   82aa8:	4911      	ldr	r1, [pc, #68]	; (82af0 <Reset_Handler+0xa4>)
   82aaa:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   82aac:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   82ab0:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   82ab4:	d203      	bcs.n	82abe <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   82ab6:	688a      	ldr	r2, [r1, #8]
   82ab8:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   82abc:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   82abe:	4b0d      	ldr	r3, [pc, #52]	; (82af4 <Reset_Handler+0xa8>)
   82ac0:	4798      	blx	r3

	/* Branch to main function */
	main();
   82ac2:	4b0d      	ldr	r3, [pc, #52]	; (82af8 <Reset_Handler+0xac>)
   82ac4:	4798      	blx	r3
   82ac6:	e7fe      	b.n	82ac6 <Reset_Handler+0x7a>
   82ac8:	20070000 	.word	0x20070000
   82acc:	00086d24 	.word	0x00086d24
   82ad0:	200709ac 	.word	0x200709ac
   82ad4:	20078d70 	.word	0x20078d70
   82ad8:	200709b0 	.word	0x200709b0
   82adc:	20070004 	.word	0x20070004
   82ae0:	200709af 	.word	0x200709af
   82ae4:	200709ac 	.word	0x200709ac
   82ae8:	20078d6b 	.word	0x20078d6b
   82aec:	00080000 	.word	0x00080000
   82af0:	e000ed00 	.word	0xe000ed00
   82af4:	00082d09 	.word	0x00082d09
   82af8:	00082c69 	.word	0x00082c69

00082afc <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   82afc:	4b3e      	ldr	r3, [pc, #248]	; (82bf8 <SystemCoreClockUpdate+0xfc>)
   82afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82b00:	f003 0303 	and.w	r3, r3, #3
   82b04:	2b03      	cmp	r3, #3
   82b06:	d85f      	bhi.n	82bc8 <SystemCoreClockUpdate+0xcc>
   82b08:	e8df f003 	tbb	[pc, r3]
   82b0c:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   82b10:	4b3a      	ldr	r3, [pc, #232]	; (82bfc <SystemCoreClockUpdate+0x100>)
   82b12:	695b      	ldr	r3, [r3, #20]
   82b14:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   82b18:	bf14      	ite	ne
   82b1a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   82b1e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   82b22:	4b37      	ldr	r3, [pc, #220]	; (82c00 <SystemCoreClockUpdate+0x104>)
   82b24:	601a      	str	r2, [r3, #0]
   82b26:	e04f      	b.n	82bc8 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82b28:	4b33      	ldr	r3, [pc, #204]	; (82bf8 <SystemCoreClockUpdate+0xfc>)
   82b2a:	6a1b      	ldr	r3, [r3, #32]
   82b2c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   82b30:	d003      	beq.n	82b3a <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82b32:	4a34      	ldr	r2, [pc, #208]	; (82c04 <SystemCoreClockUpdate+0x108>)
   82b34:	4b32      	ldr	r3, [pc, #200]	; (82c00 <SystemCoreClockUpdate+0x104>)
   82b36:	601a      	str	r2, [r3, #0]
   82b38:	e046      	b.n	82bc8 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82b3a:	4a33      	ldr	r2, [pc, #204]	; (82c08 <SystemCoreClockUpdate+0x10c>)
   82b3c:	4b30      	ldr	r3, [pc, #192]	; (82c00 <SystemCoreClockUpdate+0x104>)
   82b3e:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   82b40:	4b2d      	ldr	r3, [pc, #180]	; (82bf8 <SystemCoreClockUpdate+0xfc>)
   82b42:	6a1b      	ldr	r3, [r3, #32]
   82b44:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82b48:	2b10      	cmp	r3, #16
   82b4a:	d002      	beq.n	82b52 <SystemCoreClockUpdate+0x56>
   82b4c:	2b20      	cmp	r3, #32
   82b4e:	d004      	beq.n	82b5a <SystemCoreClockUpdate+0x5e>
   82b50:	e03a      	b.n	82bc8 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   82b52:	4a2e      	ldr	r2, [pc, #184]	; (82c0c <SystemCoreClockUpdate+0x110>)
   82b54:	4b2a      	ldr	r3, [pc, #168]	; (82c00 <SystemCoreClockUpdate+0x104>)
   82b56:	601a      	str	r2, [r3, #0]
				break;
   82b58:	e036      	b.n	82bc8 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   82b5a:	4a2a      	ldr	r2, [pc, #168]	; (82c04 <SystemCoreClockUpdate+0x108>)
   82b5c:	4b28      	ldr	r3, [pc, #160]	; (82c00 <SystemCoreClockUpdate+0x104>)
   82b5e:	601a      	str	r2, [r3, #0]
				break;
   82b60:	e032      	b.n	82bc8 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82b62:	4b25      	ldr	r3, [pc, #148]	; (82bf8 <SystemCoreClockUpdate+0xfc>)
   82b64:	6a1b      	ldr	r3, [r3, #32]
   82b66:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   82b6a:	d003      	beq.n	82b74 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82b6c:	4a25      	ldr	r2, [pc, #148]	; (82c04 <SystemCoreClockUpdate+0x108>)
   82b6e:	4b24      	ldr	r3, [pc, #144]	; (82c00 <SystemCoreClockUpdate+0x104>)
   82b70:	601a      	str	r2, [r3, #0]
   82b72:	e012      	b.n	82b9a <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82b74:	4a24      	ldr	r2, [pc, #144]	; (82c08 <SystemCoreClockUpdate+0x10c>)
   82b76:	4b22      	ldr	r3, [pc, #136]	; (82c00 <SystemCoreClockUpdate+0x104>)
   82b78:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   82b7a:	4b1f      	ldr	r3, [pc, #124]	; (82bf8 <SystemCoreClockUpdate+0xfc>)
   82b7c:	6a1b      	ldr	r3, [r3, #32]
   82b7e:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82b82:	2b10      	cmp	r3, #16
   82b84:	d002      	beq.n	82b8c <SystemCoreClockUpdate+0x90>
   82b86:	2b20      	cmp	r3, #32
   82b88:	d004      	beq.n	82b94 <SystemCoreClockUpdate+0x98>
   82b8a:	e006      	b.n	82b9a <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   82b8c:	4a1f      	ldr	r2, [pc, #124]	; (82c0c <SystemCoreClockUpdate+0x110>)
   82b8e:	4b1c      	ldr	r3, [pc, #112]	; (82c00 <SystemCoreClockUpdate+0x104>)
   82b90:	601a      	str	r2, [r3, #0]
				break;
   82b92:	e002      	b.n	82b9a <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   82b94:	4a1b      	ldr	r2, [pc, #108]	; (82c04 <SystemCoreClockUpdate+0x108>)
   82b96:	4b1a      	ldr	r3, [pc, #104]	; (82c00 <SystemCoreClockUpdate+0x104>)
   82b98:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   82b9a:	4b17      	ldr	r3, [pc, #92]	; (82bf8 <SystemCoreClockUpdate+0xfc>)
   82b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82b9e:	f003 0303 	and.w	r3, r3, #3
   82ba2:	2b02      	cmp	r3, #2
   82ba4:	d10d      	bne.n	82bc2 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   82ba6:	4b14      	ldr	r3, [pc, #80]	; (82bf8 <SystemCoreClockUpdate+0xfc>)
   82ba8:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   82baa:	6a99      	ldr	r1, [r3, #40]	; 0x28
   82bac:	4b14      	ldr	r3, [pc, #80]	; (82c00 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   82bae:	f3c0 400a 	ubfx	r0, r0, #16, #11
   82bb2:	681a      	ldr	r2, [r3, #0]
   82bb4:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   82bb8:	b2c9      	uxtb	r1, r1
   82bba:	fbb2 f2f1 	udiv	r2, r2, r1
   82bbe:	601a      	str	r2, [r3, #0]
   82bc0:	e002      	b.n	82bc8 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   82bc2:	4a13      	ldr	r2, [pc, #76]	; (82c10 <SystemCoreClockUpdate+0x114>)
   82bc4:	4b0e      	ldr	r3, [pc, #56]	; (82c00 <SystemCoreClockUpdate+0x104>)
   82bc6:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   82bc8:	4b0b      	ldr	r3, [pc, #44]	; (82bf8 <SystemCoreClockUpdate+0xfc>)
   82bca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82bcc:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82bd0:	2b70      	cmp	r3, #112	; 0x70
   82bd2:	d107      	bne.n	82be4 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   82bd4:	4b0a      	ldr	r3, [pc, #40]	; (82c00 <SystemCoreClockUpdate+0x104>)
   82bd6:	681a      	ldr	r2, [r3, #0]
   82bd8:	490e      	ldr	r1, [pc, #56]	; (82c14 <SystemCoreClockUpdate+0x118>)
   82bda:	fba1 0202 	umull	r0, r2, r1, r2
   82bde:	0852      	lsrs	r2, r2, #1
   82be0:	601a      	str	r2, [r3, #0]
   82be2:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   82be4:	4b04      	ldr	r3, [pc, #16]	; (82bf8 <SystemCoreClockUpdate+0xfc>)
   82be6:	6b19      	ldr	r1, [r3, #48]	; 0x30
   82be8:	4b05      	ldr	r3, [pc, #20]	; (82c00 <SystemCoreClockUpdate+0x104>)
   82bea:	f3c1 1102 	ubfx	r1, r1, #4, #3
   82bee:	681a      	ldr	r2, [r3, #0]
   82bf0:	40ca      	lsrs	r2, r1
   82bf2:	601a      	str	r2, [r3, #0]
   82bf4:	4770      	bx	lr
   82bf6:	bf00      	nop
   82bf8:	400e0600 	.word	0x400e0600
   82bfc:	400e1a10 	.word	0x400e1a10
   82c00:	20070144 	.word	0x20070144
   82c04:	00b71b00 	.word	0x00b71b00
   82c08:	003d0900 	.word	0x003d0900
   82c0c:	007a1200 	.word	0x007a1200
   82c10:	0e4e1c00 	.word	0x0e4e1c00
   82c14:	aaaaaaab 	.word	0xaaaaaaab

00082c18 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   82c18:	4b09      	ldr	r3, [pc, #36]	; (82c40 <_sbrk+0x28>)
   82c1a:	681b      	ldr	r3, [r3, #0]
   82c1c:	b913      	cbnz	r3, 82c24 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   82c1e:	4a09      	ldr	r2, [pc, #36]	; (82c44 <_sbrk+0x2c>)
   82c20:	4b07      	ldr	r3, [pc, #28]	; (82c40 <_sbrk+0x28>)
   82c22:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   82c24:	4b06      	ldr	r3, [pc, #24]	; (82c40 <_sbrk+0x28>)
   82c26:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   82c28:	181a      	adds	r2, r3, r0
   82c2a:	4907      	ldr	r1, [pc, #28]	; (82c48 <_sbrk+0x30>)
   82c2c:	4291      	cmp	r1, r2
   82c2e:	db04      	blt.n	82c3a <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   82c30:	4610      	mov	r0, r2
   82c32:	4a03      	ldr	r2, [pc, #12]	; (82c40 <_sbrk+0x28>)
   82c34:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   82c36:	4618      	mov	r0, r3
   82c38:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   82c3a:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   82c3e:	4770      	bx	lr
   82c40:	20078d24 	.word	0x20078d24
   82c44:	2007ad70 	.word	0x2007ad70
   82c48:	20087ffc 	.word	0x20087ffc

00082c4c <_close>:
}

extern int _close(int file)
{
	return -1;
}
   82c4c:	f04f 30ff 	mov.w	r0, #4294967295
   82c50:	4770      	bx	lr
   82c52:	bf00      	nop

00082c54 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   82c54:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   82c58:	604b      	str	r3, [r1, #4]

	return 0;
}
   82c5a:	2000      	movs	r0, #0
   82c5c:	4770      	bx	lr
   82c5e:	bf00      	nop

00082c60 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   82c60:	2001      	movs	r0, #1
   82c62:	4770      	bx	lr

00082c64 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   82c64:	2000      	movs	r0, #0
   82c66:	4770      	bx	lr

00082c68 <main>:
#include "Pingisboll/Linearization.h"



int main (void)
{
   82c68:	b510      	push	{r4, lr}
   82c6a:	b084      	sub	sp, #16
	

		/* Initialise the Due board */
		sysclk_init();
   82c6c:	4b18      	ldr	r3, [pc, #96]	; (82cd0 <main+0x68>)
   82c6e:	4798      	blx	r3
		board_init();
   82c70:	4b18      	ldr	r3, [pc, #96]	; (82cd4 <main+0x6c>)
   82c72:	4798      	blx	r3
		
		
		configureConsole();
   82c74:	4b18      	ldr	r3, [pc, #96]	; (82cd8 <main+0x70>)
   82c76:	4798      	blx	r3
		analogInit(0);
   82c78:	2000      	movs	r0, #0
   82c7a:	4b18      	ldr	r3, [pc, #96]	; (82cdc <main+0x74>)
   82c7c:	4798      	blx	r3
		pwm_setup();
   82c7e:	4b18      	ldr	r3, [pc, #96]	; (82ce0 <main+0x78>)
   82c80:	4798      	blx	r3
		
		
		

		/* Create the first task for running the code lock */
		if (xTaskCreate(task_codeLock, (const signed char * const) "codeLock", TASK_CODELOCK_STACK_SIZE, NULL, 1, NULL) != pdPASS) {
   82c82:	2301      	movs	r3, #1
   82c84:	9300      	str	r3, [sp, #0]
   82c86:	2300      	movs	r3, #0
   82c88:	9301      	str	r3, [sp, #4]
   82c8a:	9302      	str	r3, [sp, #8]
   82c8c:	9303      	str	r3, [sp, #12]
   82c8e:	4815      	ldr	r0, [pc, #84]	; (82ce4 <main+0x7c>)
   82c90:	4915      	ldr	r1, [pc, #84]	; (82ce8 <main+0x80>)
   82c92:	f44f 7200 	mov.w	r2, #512	; 0x200
   82c96:	4c15      	ldr	r4, [pc, #84]	; (82cec <main+0x84>)
   82c98:	47a0      	blx	r4
   82c9a:	2801      	cmp	r0, #1
   82c9c:	d002      	beq.n	82ca4 <main+0x3c>
			printf("Failed to create code lock task\r\n");
   82c9e:	4814      	ldr	r0, [pc, #80]	; (82cf0 <main+0x88>)
   82ca0:	4b14      	ldr	r3, [pc, #80]	; (82cf4 <main+0x8c>)
   82ca2:	4798      	blx	r3
		}

		if (xTaskCreate(task_Led2, (const signed char * const) "Led2", TASK_CODELOCK_STACK_SIZE, NULL, 2, NULL) != pdPASS) {
   82ca4:	2302      	movs	r3, #2
   82ca6:	9300      	str	r3, [sp, #0]
   82ca8:	2300      	movs	r3, #0
   82caa:	9301      	str	r3, [sp, #4]
   82cac:	9302      	str	r3, [sp, #8]
   82cae:	9303      	str	r3, [sp, #12]
   82cb0:	4811      	ldr	r0, [pc, #68]	; (82cf8 <main+0x90>)
   82cb2:	4912      	ldr	r1, [pc, #72]	; (82cfc <main+0x94>)
   82cb4:	f44f 7200 	mov.w	r2, #512	; 0x200
   82cb8:	4c0c      	ldr	r4, [pc, #48]	; (82cec <main+0x84>)
   82cba:	47a0      	blx	r4
   82cbc:	2801      	cmp	r0, #1
   82cbe:	d002      	beq.n	82cc6 <main+0x5e>
			printf("Failed to create test led task\r\n");
   82cc0:	480f      	ldr	r0, [pc, #60]	; (82d00 <main+0x98>)
   82cc2:	4b0c      	ldr	r3, [pc, #48]	; (82cf4 <main+0x8c>)
   82cc4:	4798      	blx	r3
		}
		/* Start the FreeRTOS scheduler running all tasks indefinitely*/
		vTaskStartScheduler();
   82cc6:	4b0f      	ldr	r3, [pc, #60]	; (82d04 <main+0x9c>)
   82cc8:	4798      	blx	r3

		/* The program should only end up here if there isnt enough memory to create the idle task */
	
}
   82cca:	2000      	movs	r0, #0
   82ccc:	b004      	add	sp, #16
   82cce:	bd10      	pop	{r4, pc}
   82cd0:	00082565 	.word	0x00082565
   82cd4:	000825c9 	.word	0x000825c9
   82cd8:	000824e5 	.word	0x000824e5
   82cdc:	00081bdd 	.word	0x00081bdd
   82ce0:	00081fd1 	.word	0x00081fd1
   82ce4:	00081c69 	.word	0x00081c69
   82ce8:	00086c44 	.word	0x00086c44
   82cec:	00080e85 	.word	0x00080e85
   82cf0:	00086c50 	.word	0x00086c50
   82cf4:	00082d59 	.word	0x00082d59
   82cf8:	00081eb1 	.word	0x00081eb1
   82cfc:	00086c74 	.word	0x00086c74
   82d00:	00086c7c 	.word	0x00086c7c
   82d04:	0008108d 	.word	0x0008108d

00082d08 <__libc_init_array>:
   82d08:	b570      	push	{r4, r5, r6, lr}
   82d0a:	4e0f      	ldr	r6, [pc, #60]	; (82d48 <__libc_init_array+0x40>)
   82d0c:	4d0f      	ldr	r5, [pc, #60]	; (82d4c <__libc_init_array+0x44>)
   82d0e:	1b76      	subs	r6, r6, r5
   82d10:	10b6      	asrs	r6, r6, #2
   82d12:	d007      	beq.n	82d24 <__libc_init_array+0x1c>
   82d14:	3d04      	subs	r5, #4
   82d16:	2400      	movs	r4, #0
   82d18:	3401      	adds	r4, #1
   82d1a:	f855 3f04 	ldr.w	r3, [r5, #4]!
   82d1e:	4798      	blx	r3
   82d20:	42a6      	cmp	r6, r4
   82d22:	d1f9      	bne.n	82d18 <__libc_init_array+0x10>
   82d24:	4e0a      	ldr	r6, [pc, #40]	; (82d50 <__libc_init_array+0x48>)
   82d26:	4d0b      	ldr	r5, [pc, #44]	; (82d54 <__libc_init_array+0x4c>)
   82d28:	f003 ffe6 	bl	86cf8 <_init>
   82d2c:	1b76      	subs	r6, r6, r5
   82d2e:	10b6      	asrs	r6, r6, #2
   82d30:	d008      	beq.n	82d44 <__libc_init_array+0x3c>
   82d32:	3d04      	subs	r5, #4
   82d34:	2400      	movs	r4, #0
   82d36:	3401      	adds	r4, #1
   82d38:	f855 3f04 	ldr.w	r3, [r5, #4]!
   82d3c:	4798      	blx	r3
   82d3e:	42a6      	cmp	r6, r4
   82d40:	d1f9      	bne.n	82d36 <__libc_init_array+0x2e>
   82d42:	bd70      	pop	{r4, r5, r6, pc}
   82d44:	bd70      	pop	{r4, r5, r6, pc}
   82d46:	bf00      	nop
   82d48:	00086d04 	.word	0x00086d04
   82d4c:	00086d04 	.word	0x00086d04
   82d50:	00086d0c 	.word	0x00086d0c
   82d54:	00086d04 	.word	0x00086d04

00082d58 <iprintf>:
   82d58:	b40f      	push	{r0, r1, r2, r3}
   82d5a:	b510      	push	{r4, lr}
   82d5c:	4b07      	ldr	r3, [pc, #28]	; (82d7c <iprintf+0x24>)
   82d5e:	b082      	sub	sp, #8
   82d60:	ac04      	add	r4, sp, #16
   82d62:	f854 2b04 	ldr.w	r2, [r4], #4
   82d66:	6818      	ldr	r0, [r3, #0]
   82d68:	4623      	mov	r3, r4
   82d6a:	6881      	ldr	r1, [r0, #8]
   82d6c:	9401      	str	r4, [sp, #4]
   82d6e:	f000 f9ed 	bl	8314c <_vfiprintf_r>
   82d72:	b002      	add	sp, #8
   82d74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82d78:	b004      	add	sp, #16
   82d7a:	4770      	bx	lr
   82d7c:	20070570 	.word	0x20070570

00082d80 <memcpy>:
   82d80:	4684      	mov	ip, r0
   82d82:	ea41 0300 	orr.w	r3, r1, r0
   82d86:	f013 0303 	ands.w	r3, r3, #3
   82d8a:	d149      	bne.n	82e20 <memcpy+0xa0>
   82d8c:	3a40      	subs	r2, #64	; 0x40
   82d8e:	d323      	bcc.n	82dd8 <memcpy+0x58>
   82d90:	680b      	ldr	r3, [r1, #0]
   82d92:	6003      	str	r3, [r0, #0]
   82d94:	684b      	ldr	r3, [r1, #4]
   82d96:	6043      	str	r3, [r0, #4]
   82d98:	688b      	ldr	r3, [r1, #8]
   82d9a:	6083      	str	r3, [r0, #8]
   82d9c:	68cb      	ldr	r3, [r1, #12]
   82d9e:	60c3      	str	r3, [r0, #12]
   82da0:	690b      	ldr	r3, [r1, #16]
   82da2:	6103      	str	r3, [r0, #16]
   82da4:	694b      	ldr	r3, [r1, #20]
   82da6:	6143      	str	r3, [r0, #20]
   82da8:	698b      	ldr	r3, [r1, #24]
   82daa:	6183      	str	r3, [r0, #24]
   82dac:	69cb      	ldr	r3, [r1, #28]
   82dae:	61c3      	str	r3, [r0, #28]
   82db0:	6a0b      	ldr	r3, [r1, #32]
   82db2:	6203      	str	r3, [r0, #32]
   82db4:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   82db6:	6243      	str	r3, [r0, #36]	; 0x24
   82db8:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   82dba:	6283      	str	r3, [r0, #40]	; 0x28
   82dbc:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   82dbe:	62c3      	str	r3, [r0, #44]	; 0x2c
   82dc0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   82dc2:	6303      	str	r3, [r0, #48]	; 0x30
   82dc4:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   82dc6:	6343      	str	r3, [r0, #52]	; 0x34
   82dc8:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   82dca:	6383      	str	r3, [r0, #56]	; 0x38
   82dcc:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   82dce:	63c3      	str	r3, [r0, #60]	; 0x3c
   82dd0:	3040      	adds	r0, #64	; 0x40
   82dd2:	3140      	adds	r1, #64	; 0x40
   82dd4:	3a40      	subs	r2, #64	; 0x40
   82dd6:	d2db      	bcs.n	82d90 <memcpy+0x10>
   82dd8:	3230      	adds	r2, #48	; 0x30
   82dda:	d30b      	bcc.n	82df4 <memcpy+0x74>
   82ddc:	680b      	ldr	r3, [r1, #0]
   82dde:	6003      	str	r3, [r0, #0]
   82de0:	684b      	ldr	r3, [r1, #4]
   82de2:	6043      	str	r3, [r0, #4]
   82de4:	688b      	ldr	r3, [r1, #8]
   82de6:	6083      	str	r3, [r0, #8]
   82de8:	68cb      	ldr	r3, [r1, #12]
   82dea:	60c3      	str	r3, [r0, #12]
   82dec:	3010      	adds	r0, #16
   82dee:	3110      	adds	r1, #16
   82df0:	3a10      	subs	r2, #16
   82df2:	d2f3      	bcs.n	82ddc <memcpy+0x5c>
   82df4:	320c      	adds	r2, #12
   82df6:	d305      	bcc.n	82e04 <memcpy+0x84>
   82df8:	f851 3b04 	ldr.w	r3, [r1], #4
   82dfc:	f840 3b04 	str.w	r3, [r0], #4
   82e00:	3a04      	subs	r2, #4
   82e02:	d2f9      	bcs.n	82df8 <memcpy+0x78>
   82e04:	3204      	adds	r2, #4
   82e06:	d008      	beq.n	82e1a <memcpy+0x9a>
   82e08:	07d2      	lsls	r2, r2, #31
   82e0a:	bf1c      	itt	ne
   82e0c:	f811 3b01 	ldrbne.w	r3, [r1], #1
   82e10:	f800 3b01 	strbne.w	r3, [r0], #1
   82e14:	d301      	bcc.n	82e1a <memcpy+0x9a>
   82e16:	880b      	ldrh	r3, [r1, #0]
   82e18:	8003      	strh	r3, [r0, #0]
   82e1a:	4660      	mov	r0, ip
   82e1c:	4770      	bx	lr
   82e1e:	bf00      	nop
   82e20:	2a08      	cmp	r2, #8
   82e22:	d313      	bcc.n	82e4c <memcpy+0xcc>
   82e24:	078b      	lsls	r3, r1, #30
   82e26:	d0b1      	beq.n	82d8c <memcpy+0xc>
   82e28:	f010 0303 	ands.w	r3, r0, #3
   82e2c:	d0ae      	beq.n	82d8c <memcpy+0xc>
   82e2e:	f1c3 0304 	rsb	r3, r3, #4
   82e32:	1ad2      	subs	r2, r2, r3
   82e34:	07db      	lsls	r3, r3, #31
   82e36:	bf1c      	itt	ne
   82e38:	f811 3b01 	ldrbne.w	r3, [r1], #1
   82e3c:	f800 3b01 	strbne.w	r3, [r0], #1
   82e40:	d3a4      	bcc.n	82d8c <memcpy+0xc>
   82e42:	f831 3b02 	ldrh.w	r3, [r1], #2
   82e46:	f820 3b02 	strh.w	r3, [r0], #2
   82e4a:	e79f      	b.n	82d8c <memcpy+0xc>
   82e4c:	3a04      	subs	r2, #4
   82e4e:	d3d9      	bcc.n	82e04 <memcpy+0x84>
   82e50:	3a01      	subs	r2, #1
   82e52:	f811 3b01 	ldrb.w	r3, [r1], #1
   82e56:	f800 3b01 	strb.w	r3, [r0], #1
   82e5a:	d2f9      	bcs.n	82e50 <memcpy+0xd0>
   82e5c:	780b      	ldrb	r3, [r1, #0]
   82e5e:	7003      	strb	r3, [r0, #0]
   82e60:	784b      	ldrb	r3, [r1, #1]
   82e62:	7043      	strb	r3, [r0, #1]
   82e64:	788b      	ldrb	r3, [r1, #2]
   82e66:	7083      	strb	r3, [r0, #2]
   82e68:	4660      	mov	r0, ip
   82e6a:	4770      	bx	lr

00082e6c <memset>:
   82e6c:	b4f0      	push	{r4, r5, r6, r7}
   82e6e:	0784      	lsls	r4, r0, #30
   82e70:	d043      	beq.n	82efa <memset+0x8e>
   82e72:	1e54      	subs	r4, r2, #1
   82e74:	2a00      	cmp	r2, #0
   82e76:	d03e      	beq.n	82ef6 <memset+0x8a>
   82e78:	b2cd      	uxtb	r5, r1
   82e7a:	4603      	mov	r3, r0
   82e7c:	e003      	b.n	82e86 <memset+0x1a>
   82e7e:	1e62      	subs	r2, r4, #1
   82e80:	2c00      	cmp	r4, #0
   82e82:	d038      	beq.n	82ef6 <memset+0x8a>
   82e84:	4614      	mov	r4, r2
   82e86:	f803 5b01 	strb.w	r5, [r3], #1
   82e8a:	079a      	lsls	r2, r3, #30
   82e8c:	d1f7      	bne.n	82e7e <memset+0x12>
   82e8e:	2c03      	cmp	r4, #3
   82e90:	d92a      	bls.n	82ee8 <memset+0x7c>
   82e92:	b2cd      	uxtb	r5, r1
   82e94:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   82e98:	2c0f      	cmp	r4, #15
   82e9a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   82e9e:	d915      	bls.n	82ecc <memset+0x60>
   82ea0:	f1a4 0710 	sub.w	r7, r4, #16
   82ea4:	093f      	lsrs	r7, r7, #4
   82ea6:	f103 0610 	add.w	r6, r3, #16
   82eaa:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   82eae:	461a      	mov	r2, r3
   82eb0:	6015      	str	r5, [r2, #0]
   82eb2:	6055      	str	r5, [r2, #4]
   82eb4:	6095      	str	r5, [r2, #8]
   82eb6:	60d5      	str	r5, [r2, #12]
   82eb8:	3210      	adds	r2, #16
   82eba:	42b2      	cmp	r2, r6
   82ebc:	d1f8      	bne.n	82eb0 <memset+0x44>
   82ebe:	f004 040f 	and.w	r4, r4, #15
   82ec2:	3701      	adds	r7, #1
   82ec4:	2c03      	cmp	r4, #3
   82ec6:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   82eca:	d90d      	bls.n	82ee8 <memset+0x7c>
   82ecc:	461e      	mov	r6, r3
   82ece:	4622      	mov	r2, r4
   82ed0:	3a04      	subs	r2, #4
   82ed2:	2a03      	cmp	r2, #3
   82ed4:	f846 5b04 	str.w	r5, [r6], #4
   82ed8:	d8fa      	bhi.n	82ed0 <memset+0x64>
   82eda:	1f22      	subs	r2, r4, #4
   82edc:	f022 0203 	bic.w	r2, r2, #3
   82ee0:	3204      	adds	r2, #4
   82ee2:	4413      	add	r3, r2
   82ee4:	f004 0403 	and.w	r4, r4, #3
   82ee8:	b12c      	cbz	r4, 82ef6 <memset+0x8a>
   82eea:	b2c9      	uxtb	r1, r1
   82eec:	441c      	add	r4, r3
   82eee:	f803 1b01 	strb.w	r1, [r3], #1
   82ef2:	42a3      	cmp	r3, r4
   82ef4:	d1fb      	bne.n	82eee <memset+0x82>
   82ef6:	bcf0      	pop	{r4, r5, r6, r7}
   82ef8:	4770      	bx	lr
   82efa:	4614      	mov	r4, r2
   82efc:	4603      	mov	r3, r0
   82efe:	e7c6      	b.n	82e8e <memset+0x22>

00082f00 <setbuf>:
   82f00:	2900      	cmp	r1, #0
   82f02:	bf0c      	ite	eq
   82f04:	2202      	moveq	r2, #2
   82f06:	2200      	movne	r2, #0
   82f08:	f44f 6380 	mov.w	r3, #1024	; 0x400
   82f0c:	f000 b800 	b.w	82f10 <setvbuf>

00082f10 <setvbuf>:
   82f10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82f14:	4d3c      	ldr	r5, [pc, #240]	; (83008 <setvbuf+0xf8>)
   82f16:	4604      	mov	r4, r0
   82f18:	682d      	ldr	r5, [r5, #0]
   82f1a:	4688      	mov	r8, r1
   82f1c:	4616      	mov	r6, r2
   82f1e:	461f      	mov	r7, r3
   82f20:	b115      	cbz	r5, 82f28 <setvbuf+0x18>
   82f22:	6bab      	ldr	r3, [r5, #56]	; 0x38
   82f24:	2b00      	cmp	r3, #0
   82f26:	d04f      	beq.n	82fc8 <setvbuf+0xb8>
   82f28:	2e02      	cmp	r6, #2
   82f2a:	d830      	bhi.n	82f8e <setvbuf+0x7e>
   82f2c:	2f00      	cmp	r7, #0
   82f2e:	db2e      	blt.n	82f8e <setvbuf+0x7e>
   82f30:	4628      	mov	r0, r5
   82f32:	4621      	mov	r1, r4
   82f34:	f001 f888 	bl	84048 <_fflush_r>
   82f38:	89a3      	ldrh	r3, [r4, #12]
   82f3a:	2200      	movs	r2, #0
   82f3c:	6062      	str	r2, [r4, #4]
   82f3e:	61a2      	str	r2, [r4, #24]
   82f40:	061a      	lsls	r2, r3, #24
   82f42:	d428      	bmi.n	82f96 <setvbuf+0x86>
   82f44:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   82f48:	b29b      	uxth	r3, r3
   82f4a:	2e02      	cmp	r6, #2
   82f4c:	81a3      	strh	r3, [r4, #12]
   82f4e:	d02d      	beq.n	82fac <setvbuf+0x9c>
   82f50:	f1b8 0f00 	cmp.w	r8, #0
   82f54:	d03c      	beq.n	82fd0 <setvbuf+0xc0>
   82f56:	2e01      	cmp	r6, #1
   82f58:	d013      	beq.n	82f82 <setvbuf+0x72>
   82f5a:	b29b      	uxth	r3, r3
   82f5c:	f003 0008 	and.w	r0, r3, #8
   82f60:	4a2a      	ldr	r2, [pc, #168]	; (8300c <setvbuf+0xfc>)
   82f62:	b280      	uxth	r0, r0
   82f64:	63ea      	str	r2, [r5, #60]	; 0x3c
   82f66:	f8c4 8000 	str.w	r8, [r4]
   82f6a:	f8c4 8010 	str.w	r8, [r4, #16]
   82f6e:	6167      	str	r7, [r4, #20]
   82f70:	b178      	cbz	r0, 82f92 <setvbuf+0x82>
   82f72:	f013 0f03 	tst.w	r3, #3
   82f76:	bf18      	it	ne
   82f78:	2700      	movne	r7, #0
   82f7a:	60a7      	str	r7, [r4, #8]
   82f7c:	2000      	movs	r0, #0
   82f7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82f82:	f043 0301 	orr.w	r3, r3, #1
   82f86:	427a      	negs	r2, r7
   82f88:	81a3      	strh	r3, [r4, #12]
   82f8a:	61a2      	str	r2, [r4, #24]
   82f8c:	e7e5      	b.n	82f5a <setvbuf+0x4a>
   82f8e:	f04f 30ff 	mov.w	r0, #4294967295
   82f92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82f96:	4628      	mov	r0, r5
   82f98:	6921      	ldr	r1, [r4, #16]
   82f9a:	f001 f9b5 	bl	84308 <_free_r>
   82f9e:	89a3      	ldrh	r3, [r4, #12]
   82fa0:	2e02      	cmp	r6, #2
   82fa2:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   82fa6:	b29b      	uxth	r3, r3
   82fa8:	81a3      	strh	r3, [r4, #12]
   82faa:	d1d1      	bne.n	82f50 <setvbuf+0x40>
   82fac:	2000      	movs	r0, #0
   82fae:	f104 0243 	add.w	r2, r4, #67	; 0x43
   82fb2:	f043 0302 	orr.w	r3, r3, #2
   82fb6:	2500      	movs	r5, #0
   82fb8:	2101      	movs	r1, #1
   82fba:	81a3      	strh	r3, [r4, #12]
   82fbc:	60a5      	str	r5, [r4, #8]
   82fbe:	6022      	str	r2, [r4, #0]
   82fc0:	6122      	str	r2, [r4, #16]
   82fc2:	6161      	str	r1, [r4, #20]
   82fc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82fc8:	4628      	mov	r0, r5
   82fca:	f001 f859 	bl	84080 <__sinit>
   82fce:	e7ab      	b.n	82f28 <setvbuf+0x18>
   82fd0:	2f00      	cmp	r7, #0
   82fd2:	bf08      	it	eq
   82fd4:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   82fd8:	4638      	mov	r0, r7
   82fda:	f001 fc8b 	bl	848f4 <malloc>
   82fde:	4680      	mov	r8, r0
   82fe0:	b128      	cbz	r0, 82fee <setvbuf+0xde>
   82fe2:	89a3      	ldrh	r3, [r4, #12]
   82fe4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   82fe8:	b29b      	uxth	r3, r3
   82fea:	81a3      	strh	r3, [r4, #12]
   82fec:	e7b3      	b.n	82f56 <setvbuf+0x46>
   82fee:	f44f 6080 	mov.w	r0, #1024	; 0x400
   82ff2:	f001 fc7f 	bl	848f4 <malloc>
   82ff6:	4680      	mov	r8, r0
   82ff8:	b918      	cbnz	r0, 83002 <setvbuf+0xf2>
   82ffa:	89a3      	ldrh	r3, [r4, #12]
   82ffc:	f04f 30ff 	mov.w	r0, #4294967295
   83000:	e7d5      	b.n	82fae <setvbuf+0x9e>
   83002:	f44f 6780 	mov.w	r7, #1024	; 0x400
   83006:	e7ec      	b.n	82fe2 <setvbuf+0xd2>
   83008:	20070570 	.word	0x20070570
   8300c:	00084075 	.word	0x00084075

00083010 <strlen>:
   83010:	f020 0103 	bic.w	r1, r0, #3
   83014:	f010 0003 	ands.w	r0, r0, #3
   83018:	f1c0 0000 	rsb	r0, r0, #0
   8301c:	f851 3b04 	ldr.w	r3, [r1], #4
   83020:	f100 0c04 	add.w	ip, r0, #4
   83024:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   83028:	f06f 0200 	mvn.w	r2, #0
   8302c:	bf1c      	itt	ne
   8302e:	fa22 f20c 	lsrne.w	r2, r2, ip
   83032:	4313      	orrne	r3, r2
   83034:	f04f 0c01 	mov.w	ip, #1
   83038:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   8303c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   83040:	eba3 020c 	sub.w	r2, r3, ip
   83044:	ea22 0203 	bic.w	r2, r2, r3
   83048:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   8304c:	bf04      	itt	eq
   8304e:	f851 3b04 	ldreq.w	r3, [r1], #4
   83052:	3004      	addeq	r0, #4
   83054:	d0f4      	beq.n	83040 <strlen+0x30>
   83056:	f013 0fff 	tst.w	r3, #255	; 0xff
   8305a:	bf1f      	itttt	ne
   8305c:	3001      	addne	r0, #1
   8305e:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   83062:	3001      	addne	r0, #1
   83064:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   83068:	bf18      	it	ne
   8306a:	3001      	addne	r0, #1
   8306c:	4770      	bx	lr
   8306e:	bf00      	nop

00083070 <strncpy>:
   83070:	ea40 0301 	orr.w	r3, r0, r1
   83074:	079b      	lsls	r3, r3, #30
   83076:	b470      	push	{r4, r5, r6}
   83078:	d12a      	bne.n	830d0 <strncpy+0x60>
   8307a:	2a03      	cmp	r2, #3
   8307c:	d928      	bls.n	830d0 <strncpy+0x60>
   8307e:	460c      	mov	r4, r1
   83080:	4603      	mov	r3, r0
   83082:	4621      	mov	r1, r4
   83084:	f854 5b04 	ldr.w	r5, [r4], #4
   83088:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
   8308c:	ea26 0605 	bic.w	r6, r6, r5
   83090:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
   83094:	d105      	bne.n	830a2 <strncpy+0x32>
   83096:	3a04      	subs	r2, #4
   83098:	2a03      	cmp	r2, #3
   8309a:	f843 5b04 	str.w	r5, [r3], #4
   8309e:	4621      	mov	r1, r4
   830a0:	d8ef      	bhi.n	83082 <strncpy+0x12>
   830a2:	b19a      	cbz	r2, 830cc <strncpy+0x5c>
   830a4:	780c      	ldrb	r4, [r1, #0]
   830a6:	3a01      	subs	r2, #1
   830a8:	701c      	strb	r4, [r3, #0]
   830aa:	3301      	adds	r3, #1
   830ac:	b13c      	cbz	r4, 830be <strncpy+0x4e>
   830ae:	b16a      	cbz	r2, 830cc <strncpy+0x5c>
   830b0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   830b4:	3a01      	subs	r2, #1
   830b6:	f803 4b01 	strb.w	r4, [r3], #1
   830ba:	2c00      	cmp	r4, #0
   830bc:	d1f7      	bne.n	830ae <strncpy+0x3e>
   830be:	b12a      	cbz	r2, 830cc <strncpy+0x5c>
   830c0:	441a      	add	r2, r3
   830c2:	2100      	movs	r1, #0
   830c4:	f803 1b01 	strb.w	r1, [r3], #1
   830c8:	4293      	cmp	r3, r2
   830ca:	d1fb      	bne.n	830c4 <strncpy+0x54>
   830cc:	bc70      	pop	{r4, r5, r6}
   830ce:	4770      	bx	lr
   830d0:	4603      	mov	r3, r0
   830d2:	e7e6      	b.n	830a2 <strncpy+0x32>

000830d4 <__sprint_r.part.0>:
   830d4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   830d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   830da:	049c      	lsls	r4, r3, #18
   830dc:	460e      	mov	r6, r1
   830de:	4680      	mov	r8, r0
   830e0:	4691      	mov	r9, r2
   830e2:	d52a      	bpl.n	8313a <__sprint_r.part.0+0x66>
   830e4:	6893      	ldr	r3, [r2, #8]
   830e6:	6812      	ldr	r2, [r2, #0]
   830e8:	f102 0a08 	add.w	sl, r2, #8
   830ec:	b31b      	cbz	r3, 83136 <__sprint_r.part.0+0x62>
   830ee:	e91a 00a0 	ldmdb	sl, {r5, r7}
   830f2:	08bf      	lsrs	r7, r7, #2
   830f4:	d017      	beq.n	83126 <__sprint_r.part.0+0x52>
   830f6:	3d04      	subs	r5, #4
   830f8:	2400      	movs	r4, #0
   830fa:	e001      	b.n	83100 <__sprint_r.part.0+0x2c>
   830fc:	42a7      	cmp	r7, r4
   830fe:	d010      	beq.n	83122 <__sprint_r.part.0+0x4e>
   83100:	4640      	mov	r0, r8
   83102:	f855 1f04 	ldr.w	r1, [r5, #4]!
   83106:	4632      	mov	r2, r6
   83108:	f001 f850 	bl	841ac <_fputwc_r>
   8310c:	1c43      	adds	r3, r0, #1
   8310e:	f104 0401 	add.w	r4, r4, #1
   83112:	d1f3      	bne.n	830fc <__sprint_r.part.0+0x28>
   83114:	2300      	movs	r3, #0
   83116:	f8c9 3008 	str.w	r3, [r9, #8]
   8311a:	f8c9 3004 	str.w	r3, [r9, #4]
   8311e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83122:	f8d9 3008 	ldr.w	r3, [r9, #8]
   83126:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   8312a:	f8c9 3008 	str.w	r3, [r9, #8]
   8312e:	f10a 0a08 	add.w	sl, sl, #8
   83132:	2b00      	cmp	r3, #0
   83134:	d1db      	bne.n	830ee <__sprint_r.part.0+0x1a>
   83136:	2000      	movs	r0, #0
   83138:	e7ec      	b.n	83114 <__sprint_r.part.0+0x40>
   8313a:	f001 f9b1 	bl	844a0 <__sfvwrite_r>
   8313e:	2300      	movs	r3, #0
   83140:	f8c9 3008 	str.w	r3, [r9, #8]
   83144:	f8c9 3004 	str.w	r3, [r9, #4]
   83148:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0008314c <_vfiprintf_r>:
   8314c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83150:	b0b1      	sub	sp, #196	; 0xc4
   83152:	461c      	mov	r4, r3
   83154:	9102      	str	r1, [sp, #8]
   83156:	4690      	mov	r8, r2
   83158:	9308      	str	r3, [sp, #32]
   8315a:	9006      	str	r0, [sp, #24]
   8315c:	b118      	cbz	r0, 83166 <_vfiprintf_r+0x1a>
   8315e:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83160:	2b00      	cmp	r3, #0
   83162:	f000 80e8 	beq.w	83336 <_vfiprintf_r+0x1ea>
   83166:	9d02      	ldr	r5, [sp, #8]
   83168:	89ab      	ldrh	r3, [r5, #12]
   8316a:	b29a      	uxth	r2, r3
   8316c:	0490      	lsls	r0, r2, #18
   8316e:	d407      	bmi.n	83180 <_vfiprintf_r+0x34>
   83170:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   83172:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   83176:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   8317a:	81ab      	strh	r3, [r5, #12]
   8317c:	b29a      	uxth	r2, r3
   8317e:	6669      	str	r1, [r5, #100]	; 0x64
   83180:	0711      	lsls	r1, r2, #28
   83182:	f140 80b7 	bpl.w	832f4 <_vfiprintf_r+0x1a8>
   83186:	f8dd b008 	ldr.w	fp, [sp, #8]
   8318a:	f8db 3010 	ldr.w	r3, [fp, #16]
   8318e:	2b00      	cmp	r3, #0
   83190:	f000 80b0 	beq.w	832f4 <_vfiprintf_r+0x1a8>
   83194:	f002 021a 	and.w	r2, r2, #26
   83198:	2a0a      	cmp	r2, #10
   8319a:	f000 80b7 	beq.w	8330c <_vfiprintf_r+0x1c0>
   8319e:	2300      	movs	r3, #0
   831a0:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   831a4:	930a      	str	r3, [sp, #40]	; 0x28
   831a6:	9315      	str	r3, [sp, #84]	; 0x54
   831a8:	9314      	str	r3, [sp, #80]	; 0x50
   831aa:	9309      	str	r3, [sp, #36]	; 0x24
   831ac:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   831b0:	464e      	mov	r6, r9
   831b2:	f898 3000 	ldrb.w	r3, [r8]
   831b6:	2b00      	cmp	r3, #0
   831b8:	f000 84c8 	beq.w	83b4c <_vfiprintf_r+0xa00>
   831bc:	2b25      	cmp	r3, #37	; 0x25
   831be:	f000 84c5 	beq.w	83b4c <_vfiprintf_r+0xa00>
   831c2:	f108 0201 	add.w	r2, r8, #1
   831c6:	e001      	b.n	831cc <_vfiprintf_r+0x80>
   831c8:	2b25      	cmp	r3, #37	; 0x25
   831ca:	d004      	beq.n	831d6 <_vfiprintf_r+0x8a>
   831cc:	7813      	ldrb	r3, [r2, #0]
   831ce:	4614      	mov	r4, r2
   831d0:	3201      	adds	r2, #1
   831d2:	2b00      	cmp	r3, #0
   831d4:	d1f8      	bne.n	831c8 <_vfiprintf_r+0x7c>
   831d6:	ebc8 0504 	rsb	r5, r8, r4
   831da:	b195      	cbz	r5, 83202 <_vfiprintf_r+0xb6>
   831dc:	9b14      	ldr	r3, [sp, #80]	; 0x50
   831de:	9a15      	ldr	r2, [sp, #84]	; 0x54
   831e0:	3301      	adds	r3, #1
   831e2:	442a      	add	r2, r5
   831e4:	2b07      	cmp	r3, #7
   831e6:	f8c6 8000 	str.w	r8, [r6]
   831ea:	6075      	str	r5, [r6, #4]
   831ec:	9215      	str	r2, [sp, #84]	; 0x54
   831ee:	9314      	str	r3, [sp, #80]	; 0x50
   831f0:	dd7b      	ble.n	832ea <_vfiprintf_r+0x19e>
   831f2:	2a00      	cmp	r2, #0
   831f4:	f040 84d5 	bne.w	83ba2 <_vfiprintf_r+0xa56>
   831f8:	9809      	ldr	r0, [sp, #36]	; 0x24
   831fa:	9214      	str	r2, [sp, #80]	; 0x50
   831fc:	4428      	add	r0, r5
   831fe:	464e      	mov	r6, r9
   83200:	9009      	str	r0, [sp, #36]	; 0x24
   83202:	7823      	ldrb	r3, [r4, #0]
   83204:	2b00      	cmp	r3, #0
   83206:	f000 83ed 	beq.w	839e4 <_vfiprintf_r+0x898>
   8320a:	2100      	movs	r1, #0
   8320c:	f04f 0200 	mov.w	r2, #0
   83210:	f04f 3cff 	mov.w	ip, #4294967295
   83214:	7863      	ldrb	r3, [r4, #1]
   83216:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   8321a:	9104      	str	r1, [sp, #16]
   8321c:	468a      	mov	sl, r1
   8321e:	f104 0801 	add.w	r8, r4, #1
   83222:	4608      	mov	r0, r1
   83224:	4665      	mov	r5, ip
   83226:	f108 0801 	add.w	r8, r8, #1
   8322a:	f1a3 0220 	sub.w	r2, r3, #32
   8322e:	2a58      	cmp	r2, #88	; 0x58
   83230:	f200 82d9 	bhi.w	837e6 <_vfiprintf_r+0x69a>
   83234:	e8df f012 	tbh	[pc, r2, lsl #1]
   83238:	02d702cb 	.word	0x02d702cb
   8323c:	02d202d7 	.word	0x02d202d7
   83240:	02d702d7 	.word	0x02d702d7
   83244:	02d702d7 	.word	0x02d702d7
   83248:	02d702d7 	.word	0x02d702d7
   8324c:	028f0282 	.word	0x028f0282
   83250:	008402d7 	.word	0x008402d7
   83254:	02d70293 	.word	0x02d70293
   83258:	0196012b 	.word	0x0196012b
   8325c:	01960196 	.word	0x01960196
   83260:	01960196 	.word	0x01960196
   83264:	01960196 	.word	0x01960196
   83268:	01960196 	.word	0x01960196
   8326c:	02d702d7 	.word	0x02d702d7
   83270:	02d702d7 	.word	0x02d702d7
   83274:	02d702d7 	.word	0x02d702d7
   83278:	02d702d7 	.word	0x02d702d7
   8327c:	02d702d7 	.word	0x02d702d7
   83280:	02d70130 	.word	0x02d70130
   83284:	02d702d7 	.word	0x02d702d7
   83288:	02d702d7 	.word	0x02d702d7
   8328c:	02d702d7 	.word	0x02d702d7
   83290:	02d702d7 	.word	0x02d702d7
   83294:	017b02d7 	.word	0x017b02d7
   83298:	02d702d7 	.word	0x02d702d7
   8329c:	02d702d7 	.word	0x02d702d7
   832a0:	01a402d7 	.word	0x01a402d7
   832a4:	02d702d7 	.word	0x02d702d7
   832a8:	02d701bf 	.word	0x02d701bf
   832ac:	02d702d7 	.word	0x02d702d7
   832b0:	02d702d7 	.word	0x02d702d7
   832b4:	02d702d7 	.word	0x02d702d7
   832b8:	02d702d7 	.word	0x02d702d7
   832bc:	01e402d7 	.word	0x01e402d7
   832c0:	02d701fa 	.word	0x02d701fa
   832c4:	02d702d7 	.word	0x02d702d7
   832c8:	01fa0216 	.word	0x01fa0216
   832cc:	02d702d7 	.word	0x02d702d7
   832d0:	02d7021b 	.word	0x02d7021b
   832d4:	00890228 	.word	0x00890228
   832d8:	027d0266 	.word	0x027d0266
   832dc:	023a02d7 	.word	0x023a02d7
   832e0:	011902d7 	.word	0x011902d7
   832e4:	02d702d7 	.word	0x02d702d7
   832e8:	02af      	.short	0x02af
   832ea:	3608      	adds	r6, #8
   832ec:	9809      	ldr	r0, [sp, #36]	; 0x24
   832ee:	4428      	add	r0, r5
   832f0:	9009      	str	r0, [sp, #36]	; 0x24
   832f2:	e786      	b.n	83202 <_vfiprintf_r+0xb6>
   832f4:	9806      	ldr	r0, [sp, #24]
   832f6:	9902      	ldr	r1, [sp, #8]
   832f8:	f000 fd90 	bl	83e1c <__swsetup_r>
   832fc:	b9b0      	cbnz	r0, 8332c <_vfiprintf_r+0x1e0>
   832fe:	9d02      	ldr	r5, [sp, #8]
   83300:	89aa      	ldrh	r2, [r5, #12]
   83302:	f002 021a 	and.w	r2, r2, #26
   83306:	2a0a      	cmp	r2, #10
   83308:	f47f af49 	bne.w	8319e <_vfiprintf_r+0x52>
   8330c:	f8dd b008 	ldr.w	fp, [sp, #8]
   83310:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   83314:	2b00      	cmp	r3, #0
   83316:	f6ff af42 	blt.w	8319e <_vfiprintf_r+0x52>
   8331a:	9806      	ldr	r0, [sp, #24]
   8331c:	4659      	mov	r1, fp
   8331e:	4642      	mov	r2, r8
   83320:	4623      	mov	r3, r4
   83322:	f000 fd3d 	bl	83da0 <__sbprintf>
   83326:	b031      	add	sp, #196	; 0xc4
   83328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8332c:	f04f 30ff 	mov.w	r0, #4294967295
   83330:	b031      	add	sp, #196	; 0xc4
   83332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83336:	f000 fea3 	bl	84080 <__sinit>
   8333a:	e714      	b.n	83166 <_vfiprintf_r+0x1a>
   8333c:	4240      	negs	r0, r0
   8333e:	9308      	str	r3, [sp, #32]
   83340:	f04a 0a04 	orr.w	sl, sl, #4
   83344:	f898 3000 	ldrb.w	r3, [r8]
   83348:	e76d      	b.n	83226 <_vfiprintf_r+0xda>
   8334a:	f01a 0320 	ands.w	r3, sl, #32
   8334e:	9004      	str	r0, [sp, #16]
   83350:	46ac      	mov	ip, r5
   83352:	f000 80f4 	beq.w	8353e <_vfiprintf_r+0x3f2>
   83356:	f8dd b020 	ldr.w	fp, [sp, #32]
   8335a:	f10b 0307 	add.w	r3, fp, #7
   8335e:	f023 0307 	bic.w	r3, r3, #7
   83362:	f103 0408 	add.w	r4, r3, #8
   83366:	9408      	str	r4, [sp, #32]
   83368:	e9d3 4500 	ldrd	r4, r5, [r3]
   8336c:	2300      	movs	r3, #0
   8336e:	f04f 0000 	mov.w	r0, #0
   83372:	2100      	movs	r1, #0
   83374:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   83378:	f8cd c014 	str.w	ip, [sp, #20]
   8337c:	9107      	str	r1, [sp, #28]
   8337e:	f1bc 0f00 	cmp.w	ip, #0
   83382:	bfa8      	it	ge
   83384:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   83388:	ea54 0205 	orrs.w	r2, r4, r5
   8338c:	f040 80ad 	bne.w	834ea <_vfiprintf_r+0x39e>
   83390:	f1bc 0f00 	cmp.w	ip, #0
   83394:	f040 80a9 	bne.w	834ea <_vfiprintf_r+0x39e>
   83398:	2b00      	cmp	r3, #0
   8339a:	f040 83c0 	bne.w	83b1e <_vfiprintf_r+0x9d2>
   8339e:	f01a 0f01 	tst.w	sl, #1
   833a2:	f000 83bc 	beq.w	83b1e <_vfiprintf_r+0x9d2>
   833a6:	2330      	movs	r3, #48	; 0x30
   833a8:	af30      	add	r7, sp, #192	; 0xc0
   833aa:	f807 3d41 	strb.w	r3, [r7, #-65]!
   833ae:	ebc7 0409 	rsb	r4, r7, r9
   833b2:	9405      	str	r4, [sp, #20]
   833b4:	f8dd b014 	ldr.w	fp, [sp, #20]
   833b8:	9c07      	ldr	r4, [sp, #28]
   833ba:	45e3      	cmp	fp, ip
   833bc:	bfb8      	it	lt
   833be:	46e3      	movlt	fp, ip
   833c0:	f8cd b00c 	str.w	fp, [sp, #12]
   833c4:	b11c      	cbz	r4, 833ce <_vfiprintf_r+0x282>
   833c6:	f10b 0b01 	add.w	fp, fp, #1
   833ca:	f8cd b00c 	str.w	fp, [sp, #12]
   833ce:	f01a 0502 	ands.w	r5, sl, #2
   833d2:	9507      	str	r5, [sp, #28]
   833d4:	d005      	beq.n	833e2 <_vfiprintf_r+0x296>
   833d6:	f8dd b00c 	ldr.w	fp, [sp, #12]
   833da:	f10b 0b02 	add.w	fp, fp, #2
   833de:	f8cd b00c 	str.w	fp, [sp, #12]
   833e2:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   833e6:	930b      	str	r3, [sp, #44]	; 0x2c
   833e8:	f040 821b 	bne.w	83822 <_vfiprintf_r+0x6d6>
   833ec:	9d04      	ldr	r5, [sp, #16]
   833ee:	f8dd b00c 	ldr.w	fp, [sp, #12]
   833f2:	ebcb 0405 	rsb	r4, fp, r5
   833f6:	2c00      	cmp	r4, #0
   833f8:	f340 8213 	ble.w	83822 <_vfiprintf_r+0x6d6>
   833fc:	2c10      	cmp	r4, #16
   833fe:	f340 8489 	ble.w	83d14 <_vfiprintf_r+0xbc8>
   83402:	4dbe      	ldr	r5, [pc, #760]	; (836fc <_vfiprintf_r+0x5b0>)
   83404:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83406:	462b      	mov	r3, r5
   83408:	9814      	ldr	r0, [sp, #80]	; 0x50
   8340a:	4625      	mov	r5, r4
   8340c:	f04f 0b10 	mov.w	fp, #16
   83410:	4664      	mov	r4, ip
   83412:	46b4      	mov	ip, r6
   83414:	461e      	mov	r6, r3
   83416:	e006      	b.n	83426 <_vfiprintf_r+0x2da>
   83418:	1c83      	adds	r3, r0, #2
   8341a:	f10c 0c08 	add.w	ip, ip, #8
   8341e:	4608      	mov	r0, r1
   83420:	3d10      	subs	r5, #16
   83422:	2d10      	cmp	r5, #16
   83424:	dd11      	ble.n	8344a <_vfiprintf_r+0x2fe>
   83426:	1c41      	adds	r1, r0, #1
   83428:	3210      	adds	r2, #16
   8342a:	2907      	cmp	r1, #7
   8342c:	9215      	str	r2, [sp, #84]	; 0x54
   8342e:	e88c 0840 	stmia.w	ip, {r6, fp}
   83432:	9114      	str	r1, [sp, #80]	; 0x50
   83434:	ddf0      	ble.n	83418 <_vfiprintf_r+0x2cc>
   83436:	2a00      	cmp	r2, #0
   83438:	f040 81e6 	bne.w	83808 <_vfiprintf_r+0x6bc>
   8343c:	3d10      	subs	r5, #16
   8343e:	2d10      	cmp	r5, #16
   83440:	f04f 0301 	mov.w	r3, #1
   83444:	4610      	mov	r0, r2
   83446:	46cc      	mov	ip, r9
   83448:	dced      	bgt.n	83426 <_vfiprintf_r+0x2da>
   8344a:	4631      	mov	r1, r6
   8344c:	4666      	mov	r6, ip
   8344e:	46a4      	mov	ip, r4
   83450:	462c      	mov	r4, r5
   83452:	460d      	mov	r5, r1
   83454:	4422      	add	r2, r4
   83456:	2b07      	cmp	r3, #7
   83458:	9215      	str	r2, [sp, #84]	; 0x54
   8345a:	6035      	str	r5, [r6, #0]
   8345c:	6074      	str	r4, [r6, #4]
   8345e:	9314      	str	r3, [sp, #80]	; 0x50
   83460:	f300 836d 	bgt.w	83b3e <_vfiprintf_r+0x9f2>
   83464:	3608      	adds	r6, #8
   83466:	1c59      	adds	r1, r3, #1
   83468:	e1de      	b.n	83828 <_vfiprintf_r+0x6dc>
   8346a:	f01a 0f20 	tst.w	sl, #32
   8346e:	9004      	str	r0, [sp, #16]
   83470:	46ac      	mov	ip, r5
   83472:	f000 808d 	beq.w	83590 <_vfiprintf_r+0x444>
   83476:	9d08      	ldr	r5, [sp, #32]
   83478:	1deb      	adds	r3, r5, #7
   8347a:	f023 0307 	bic.w	r3, r3, #7
   8347e:	f103 0b08 	add.w	fp, r3, #8
   83482:	e9d3 4500 	ldrd	r4, r5, [r3]
   83486:	f8cd b020 	str.w	fp, [sp, #32]
   8348a:	2301      	movs	r3, #1
   8348c:	e76f      	b.n	8336e <_vfiprintf_r+0x222>
   8348e:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   83492:	f898 3000 	ldrb.w	r3, [r8]
   83496:	e6c6      	b.n	83226 <_vfiprintf_r+0xda>
   83498:	f04a 0a10 	orr.w	sl, sl, #16
   8349c:	f01a 0f20 	tst.w	sl, #32
   834a0:	9004      	str	r0, [sp, #16]
   834a2:	46ac      	mov	ip, r5
   834a4:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   834a8:	f000 80c8 	beq.w	8363c <_vfiprintf_r+0x4f0>
   834ac:	9c08      	ldr	r4, [sp, #32]
   834ae:	1de1      	adds	r1, r4, #7
   834b0:	f021 0107 	bic.w	r1, r1, #7
   834b4:	e9d1 2300 	ldrd	r2, r3, [r1]
   834b8:	3108      	adds	r1, #8
   834ba:	9108      	str	r1, [sp, #32]
   834bc:	4614      	mov	r4, r2
   834be:	461d      	mov	r5, r3
   834c0:	2a00      	cmp	r2, #0
   834c2:	f173 0b00 	sbcs.w	fp, r3, #0
   834c6:	f2c0 83ce 	blt.w	83c66 <_vfiprintf_r+0xb1a>
   834ca:	f1bc 0f00 	cmp.w	ip, #0
   834ce:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   834d2:	bfa8      	it	ge
   834d4:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   834d8:	ea54 0205 	orrs.w	r2, r4, r5
   834dc:	9007      	str	r0, [sp, #28]
   834de:	f8cd c014 	str.w	ip, [sp, #20]
   834e2:	f04f 0301 	mov.w	r3, #1
   834e6:	f43f af53 	beq.w	83390 <_vfiprintf_r+0x244>
   834ea:	2b01      	cmp	r3, #1
   834ec:	f000 8319 	beq.w	83b22 <_vfiprintf_r+0x9d6>
   834f0:	2b02      	cmp	r3, #2
   834f2:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   834f6:	f040 824c 	bne.w	83992 <_vfiprintf_r+0x846>
   834fa:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   834fe:	4619      	mov	r1, r3
   83500:	f004 000f 	and.w	r0, r4, #15
   83504:	0922      	lsrs	r2, r4, #4
   83506:	f81b 0000 	ldrb.w	r0, [fp, r0]
   8350a:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   8350e:	092b      	lsrs	r3, r5, #4
   83510:	7008      	strb	r0, [r1, #0]
   83512:	ea52 0003 	orrs.w	r0, r2, r3
   83516:	460f      	mov	r7, r1
   83518:	4614      	mov	r4, r2
   8351a:	461d      	mov	r5, r3
   8351c:	f101 31ff 	add.w	r1, r1, #4294967295
   83520:	d1ee      	bne.n	83500 <_vfiprintf_r+0x3b4>
   83522:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   83526:	ebc7 0309 	rsb	r3, r7, r9
   8352a:	9305      	str	r3, [sp, #20]
   8352c:	e742      	b.n	833b4 <_vfiprintf_r+0x268>
   8352e:	f04a 0a10 	orr.w	sl, sl, #16
   83532:	f01a 0320 	ands.w	r3, sl, #32
   83536:	9004      	str	r0, [sp, #16]
   83538:	46ac      	mov	ip, r5
   8353a:	f47f af0c 	bne.w	83356 <_vfiprintf_r+0x20a>
   8353e:	f01a 0210 	ands.w	r2, sl, #16
   83542:	f040 8311 	bne.w	83b68 <_vfiprintf_r+0xa1c>
   83546:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   8354a:	f000 830d 	beq.w	83b68 <_vfiprintf_r+0xa1c>
   8354e:	f8dd b020 	ldr.w	fp, [sp, #32]
   83552:	4613      	mov	r3, r2
   83554:	f8bb 4000 	ldrh.w	r4, [fp]
   83558:	f10b 0b04 	add.w	fp, fp, #4
   8355c:	2500      	movs	r5, #0
   8355e:	f8cd b020 	str.w	fp, [sp, #32]
   83562:	e704      	b.n	8336e <_vfiprintf_r+0x222>
   83564:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   83568:	2000      	movs	r0, #0
   8356a:	f818 3b01 	ldrb.w	r3, [r8], #1
   8356e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   83572:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   83576:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   8357a:	2a09      	cmp	r2, #9
   8357c:	d9f5      	bls.n	8356a <_vfiprintf_r+0x41e>
   8357e:	e654      	b.n	8322a <_vfiprintf_r+0xde>
   83580:	f04a 0a10 	orr.w	sl, sl, #16
   83584:	f01a 0f20 	tst.w	sl, #32
   83588:	9004      	str	r0, [sp, #16]
   8358a:	46ac      	mov	ip, r5
   8358c:	f47f af73 	bne.w	83476 <_vfiprintf_r+0x32a>
   83590:	f01a 0f10 	tst.w	sl, #16
   83594:	f040 82ef 	bne.w	83b76 <_vfiprintf_r+0xa2a>
   83598:	f01a 0f40 	tst.w	sl, #64	; 0x40
   8359c:	f000 82eb 	beq.w	83b76 <_vfiprintf_r+0xa2a>
   835a0:	f8dd b020 	ldr.w	fp, [sp, #32]
   835a4:	2500      	movs	r5, #0
   835a6:	f8bb 4000 	ldrh.w	r4, [fp]
   835aa:	f10b 0b04 	add.w	fp, fp, #4
   835ae:	2301      	movs	r3, #1
   835b0:	f8cd b020 	str.w	fp, [sp, #32]
   835b4:	e6db      	b.n	8336e <_vfiprintf_r+0x222>
   835b6:	46ac      	mov	ip, r5
   835b8:	4d51      	ldr	r5, [pc, #324]	; (83700 <_vfiprintf_r+0x5b4>)
   835ba:	f01a 0f20 	tst.w	sl, #32
   835be:	9004      	str	r0, [sp, #16]
   835c0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   835c4:	950a      	str	r5, [sp, #40]	; 0x28
   835c6:	f000 80f0 	beq.w	837aa <_vfiprintf_r+0x65e>
   835ca:	9d08      	ldr	r5, [sp, #32]
   835cc:	1dea      	adds	r2, r5, #7
   835ce:	f022 0207 	bic.w	r2, r2, #7
   835d2:	f102 0b08 	add.w	fp, r2, #8
   835d6:	f8cd b020 	str.w	fp, [sp, #32]
   835da:	e9d2 4500 	ldrd	r4, r5, [r2]
   835de:	f01a 0f01 	tst.w	sl, #1
   835e2:	f000 82aa 	beq.w	83b3a <_vfiprintf_r+0x9ee>
   835e6:	ea54 0b05 	orrs.w	fp, r4, r5
   835ea:	f000 82a6 	beq.w	83b3a <_vfiprintf_r+0x9ee>
   835ee:	2230      	movs	r2, #48	; 0x30
   835f0:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   835f4:	f04a 0a02 	orr.w	sl, sl, #2
   835f8:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   835fc:	2302      	movs	r3, #2
   835fe:	e6b6      	b.n	8336e <_vfiprintf_r+0x222>
   83600:	9b08      	ldr	r3, [sp, #32]
   83602:	f8dd b020 	ldr.w	fp, [sp, #32]
   83606:	681b      	ldr	r3, [r3, #0]
   83608:	2401      	movs	r4, #1
   8360a:	f04f 0500 	mov.w	r5, #0
   8360e:	f10b 0b04 	add.w	fp, fp, #4
   83612:	9004      	str	r0, [sp, #16]
   83614:	9403      	str	r4, [sp, #12]
   83616:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   8361a:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   8361e:	f8cd b020 	str.w	fp, [sp, #32]
   83622:	9405      	str	r4, [sp, #20]
   83624:	af16      	add	r7, sp, #88	; 0x58
   83626:	f04f 0c00 	mov.w	ip, #0
   8362a:	e6d0      	b.n	833ce <_vfiprintf_r+0x282>
   8362c:	f01a 0f20 	tst.w	sl, #32
   83630:	9004      	str	r0, [sp, #16]
   83632:	46ac      	mov	ip, r5
   83634:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   83638:	f47f af38 	bne.w	834ac <_vfiprintf_r+0x360>
   8363c:	f01a 0f10 	tst.w	sl, #16
   83640:	f040 82a7 	bne.w	83b92 <_vfiprintf_r+0xa46>
   83644:	f01a 0f40 	tst.w	sl, #64	; 0x40
   83648:	f000 82a3 	beq.w	83b92 <_vfiprintf_r+0xa46>
   8364c:	f8dd b020 	ldr.w	fp, [sp, #32]
   83650:	f9bb 4000 	ldrsh.w	r4, [fp]
   83654:	f10b 0b04 	add.w	fp, fp, #4
   83658:	17e5      	asrs	r5, r4, #31
   8365a:	4622      	mov	r2, r4
   8365c:	462b      	mov	r3, r5
   8365e:	f8cd b020 	str.w	fp, [sp, #32]
   83662:	e72d      	b.n	834c0 <_vfiprintf_r+0x374>
   83664:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   83668:	f898 3000 	ldrb.w	r3, [r8]
   8366c:	e5db      	b.n	83226 <_vfiprintf_r+0xda>
   8366e:	f898 3000 	ldrb.w	r3, [r8]
   83672:	4642      	mov	r2, r8
   83674:	2b6c      	cmp	r3, #108	; 0x6c
   83676:	bf03      	ittte	eq
   83678:	f108 0801 	addeq.w	r8, r8, #1
   8367c:	f04a 0a20 	orreq.w	sl, sl, #32
   83680:	7853      	ldrbeq	r3, [r2, #1]
   83682:	f04a 0a10 	orrne.w	sl, sl, #16
   83686:	e5ce      	b.n	83226 <_vfiprintf_r+0xda>
   83688:	f01a 0f20 	tst.w	sl, #32
   8368c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   83690:	f000 82f7 	beq.w	83c82 <_vfiprintf_r+0xb36>
   83694:	9c08      	ldr	r4, [sp, #32]
   83696:	6821      	ldr	r1, [r4, #0]
   83698:	9c09      	ldr	r4, [sp, #36]	; 0x24
   8369a:	17e5      	asrs	r5, r4, #31
   8369c:	462b      	mov	r3, r5
   8369e:	9d08      	ldr	r5, [sp, #32]
   836a0:	4622      	mov	r2, r4
   836a2:	3504      	adds	r5, #4
   836a4:	9508      	str	r5, [sp, #32]
   836a6:	e9c1 2300 	strd	r2, r3, [r1]
   836aa:	e582      	b.n	831b2 <_vfiprintf_r+0x66>
   836ac:	9c08      	ldr	r4, [sp, #32]
   836ae:	46ac      	mov	ip, r5
   836b0:	6827      	ldr	r7, [r4, #0]
   836b2:	f04f 0500 	mov.w	r5, #0
   836b6:	9004      	str	r0, [sp, #16]
   836b8:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   836bc:	3404      	adds	r4, #4
   836be:	2f00      	cmp	r7, #0
   836c0:	f000 8332 	beq.w	83d28 <_vfiprintf_r+0xbdc>
   836c4:	f1bc 0f00 	cmp.w	ip, #0
   836c8:	4638      	mov	r0, r7
   836ca:	f2c0 8307 	blt.w	83cdc <_vfiprintf_r+0xb90>
   836ce:	4662      	mov	r2, ip
   836d0:	2100      	movs	r1, #0
   836d2:	f8cd c004 	str.w	ip, [sp, #4]
   836d6:	f001 fbb1 	bl	84e3c <memchr>
   836da:	f8dd c004 	ldr.w	ip, [sp, #4]
   836de:	2800      	cmp	r0, #0
   836e0:	f000 833a 	beq.w	83d58 <_vfiprintf_r+0xc0c>
   836e4:	1bc0      	subs	r0, r0, r7
   836e6:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   836ea:	4560      	cmp	r0, ip
   836ec:	bfa8      	it	ge
   836ee:	4660      	movge	r0, ip
   836f0:	9005      	str	r0, [sp, #20]
   836f2:	9408      	str	r4, [sp, #32]
   836f4:	9507      	str	r5, [sp, #28]
   836f6:	f04f 0c00 	mov.w	ip, #0
   836fa:	e65b      	b.n	833b4 <_vfiprintf_r+0x268>
   836fc:	00086ce8 	.word	0x00086ce8
   83700:	00086ca8 	.word	0x00086ca8
   83704:	9b08      	ldr	r3, [sp, #32]
   83706:	f8dd b020 	ldr.w	fp, [sp, #32]
   8370a:	9004      	str	r0, [sp, #16]
   8370c:	48b2      	ldr	r0, [pc, #712]	; (839d8 <_vfiprintf_r+0x88c>)
   8370e:	681c      	ldr	r4, [r3, #0]
   83710:	2230      	movs	r2, #48	; 0x30
   83712:	2378      	movs	r3, #120	; 0x78
   83714:	f10b 0b04 	add.w	fp, fp, #4
   83718:	46ac      	mov	ip, r5
   8371a:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   8371e:	f04a 0a02 	orr.w	sl, sl, #2
   83722:	f8cd b020 	str.w	fp, [sp, #32]
   83726:	2500      	movs	r5, #0
   83728:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   8372c:	900a      	str	r0, [sp, #40]	; 0x28
   8372e:	2302      	movs	r3, #2
   83730:	e61d      	b.n	8336e <_vfiprintf_r+0x222>
   83732:	f04a 0a20 	orr.w	sl, sl, #32
   83736:	f898 3000 	ldrb.w	r3, [r8]
   8373a:	e574      	b.n	83226 <_vfiprintf_r+0xda>
   8373c:	f8dd b020 	ldr.w	fp, [sp, #32]
   83740:	f8db 0000 	ldr.w	r0, [fp]
   83744:	f10b 0304 	add.w	r3, fp, #4
   83748:	2800      	cmp	r0, #0
   8374a:	f6ff adf7 	blt.w	8333c <_vfiprintf_r+0x1f0>
   8374e:	9308      	str	r3, [sp, #32]
   83750:	f898 3000 	ldrb.w	r3, [r8]
   83754:	e567      	b.n	83226 <_vfiprintf_r+0xda>
   83756:	f898 3000 	ldrb.w	r3, [r8]
   8375a:	212b      	movs	r1, #43	; 0x2b
   8375c:	e563      	b.n	83226 <_vfiprintf_r+0xda>
   8375e:	f898 3000 	ldrb.w	r3, [r8]
   83762:	f108 0401 	add.w	r4, r8, #1
   83766:	2b2a      	cmp	r3, #42	; 0x2a
   83768:	f000 8305 	beq.w	83d76 <_vfiprintf_r+0xc2a>
   8376c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   83770:	2a09      	cmp	r2, #9
   83772:	bf98      	it	ls
   83774:	2500      	movls	r5, #0
   83776:	f200 82fa 	bhi.w	83d6e <_vfiprintf_r+0xc22>
   8377a:	f814 3b01 	ldrb.w	r3, [r4], #1
   8377e:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   83782:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   83786:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   8378a:	2a09      	cmp	r2, #9
   8378c:	d9f5      	bls.n	8377a <_vfiprintf_r+0x62e>
   8378e:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   83792:	46a0      	mov	r8, r4
   83794:	e549      	b.n	8322a <_vfiprintf_r+0xde>
   83796:	4c90      	ldr	r4, [pc, #576]	; (839d8 <_vfiprintf_r+0x88c>)
   83798:	f01a 0f20 	tst.w	sl, #32
   8379c:	9004      	str	r0, [sp, #16]
   8379e:	46ac      	mov	ip, r5
   837a0:	940a      	str	r4, [sp, #40]	; 0x28
   837a2:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   837a6:	f47f af10 	bne.w	835ca <_vfiprintf_r+0x47e>
   837aa:	f01a 0f10 	tst.w	sl, #16
   837ae:	f040 81ea 	bne.w	83b86 <_vfiprintf_r+0xa3a>
   837b2:	f01a 0f40 	tst.w	sl, #64	; 0x40
   837b6:	f000 81e6 	beq.w	83b86 <_vfiprintf_r+0xa3a>
   837ba:	f8dd b020 	ldr.w	fp, [sp, #32]
   837be:	2500      	movs	r5, #0
   837c0:	f8bb 4000 	ldrh.w	r4, [fp]
   837c4:	f10b 0b04 	add.w	fp, fp, #4
   837c8:	f8cd b020 	str.w	fp, [sp, #32]
   837cc:	e707      	b.n	835de <_vfiprintf_r+0x492>
   837ce:	f898 3000 	ldrb.w	r3, [r8]
   837d2:	2900      	cmp	r1, #0
   837d4:	f47f ad27 	bne.w	83226 <_vfiprintf_r+0xda>
   837d8:	2120      	movs	r1, #32
   837da:	e524      	b.n	83226 <_vfiprintf_r+0xda>
   837dc:	f04a 0a01 	orr.w	sl, sl, #1
   837e0:	f898 3000 	ldrb.w	r3, [r8]
   837e4:	e51f      	b.n	83226 <_vfiprintf_r+0xda>
   837e6:	9004      	str	r0, [sp, #16]
   837e8:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   837ec:	2b00      	cmp	r3, #0
   837ee:	f000 80f9 	beq.w	839e4 <_vfiprintf_r+0x898>
   837f2:	2501      	movs	r5, #1
   837f4:	f04f 0b00 	mov.w	fp, #0
   837f8:	9503      	str	r5, [sp, #12]
   837fa:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   837fe:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   83802:	9505      	str	r5, [sp, #20]
   83804:	af16      	add	r7, sp, #88	; 0x58
   83806:	e70e      	b.n	83626 <_vfiprintf_r+0x4da>
   83808:	9806      	ldr	r0, [sp, #24]
   8380a:	9902      	ldr	r1, [sp, #8]
   8380c:	aa13      	add	r2, sp, #76	; 0x4c
   8380e:	f7ff fc61 	bl	830d4 <__sprint_r.part.0>
   83812:	2800      	cmp	r0, #0
   83814:	f040 80ed 	bne.w	839f2 <_vfiprintf_r+0x8a6>
   83818:	9814      	ldr	r0, [sp, #80]	; 0x50
   8381a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8381c:	1c43      	adds	r3, r0, #1
   8381e:	46cc      	mov	ip, r9
   83820:	e5fe      	b.n	83420 <_vfiprintf_r+0x2d4>
   83822:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83824:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83826:	1c59      	adds	r1, r3, #1
   83828:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   8382c:	b168      	cbz	r0, 8384a <_vfiprintf_r+0x6fe>
   8382e:	3201      	adds	r2, #1
   83830:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   83834:	2301      	movs	r3, #1
   83836:	2907      	cmp	r1, #7
   83838:	9215      	str	r2, [sp, #84]	; 0x54
   8383a:	9114      	str	r1, [sp, #80]	; 0x50
   8383c:	e886 0009 	stmia.w	r6, {r0, r3}
   83840:	f300 8160 	bgt.w	83b04 <_vfiprintf_r+0x9b8>
   83844:	460b      	mov	r3, r1
   83846:	3608      	adds	r6, #8
   83848:	3101      	adds	r1, #1
   8384a:	9c07      	ldr	r4, [sp, #28]
   8384c:	b164      	cbz	r4, 83868 <_vfiprintf_r+0x71c>
   8384e:	3202      	adds	r2, #2
   83850:	a812      	add	r0, sp, #72	; 0x48
   83852:	2302      	movs	r3, #2
   83854:	2907      	cmp	r1, #7
   83856:	9215      	str	r2, [sp, #84]	; 0x54
   83858:	9114      	str	r1, [sp, #80]	; 0x50
   8385a:	e886 0009 	stmia.w	r6, {r0, r3}
   8385e:	f300 8157 	bgt.w	83b10 <_vfiprintf_r+0x9c4>
   83862:	460b      	mov	r3, r1
   83864:	3608      	adds	r6, #8
   83866:	3101      	adds	r1, #1
   83868:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   8386a:	2d80      	cmp	r5, #128	; 0x80
   8386c:	f000 8101 	beq.w	83a72 <_vfiprintf_r+0x926>
   83870:	9d05      	ldr	r5, [sp, #20]
   83872:	ebc5 040c 	rsb	r4, r5, ip
   83876:	2c00      	cmp	r4, #0
   83878:	dd2f      	ble.n	838da <_vfiprintf_r+0x78e>
   8387a:	2c10      	cmp	r4, #16
   8387c:	4d57      	ldr	r5, [pc, #348]	; (839dc <_vfiprintf_r+0x890>)
   8387e:	dd22      	ble.n	838c6 <_vfiprintf_r+0x77a>
   83880:	4630      	mov	r0, r6
   83882:	f04f 0b10 	mov.w	fp, #16
   83886:	462e      	mov	r6, r5
   83888:	4625      	mov	r5, r4
   8388a:	9c06      	ldr	r4, [sp, #24]
   8388c:	e006      	b.n	8389c <_vfiprintf_r+0x750>
   8388e:	f103 0c02 	add.w	ip, r3, #2
   83892:	3008      	adds	r0, #8
   83894:	460b      	mov	r3, r1
   83896:	3d10      	subs	r5, #16
   83898:	2d10      	cmp	r5, #16
   8389a:	dd10      	ble.n	838be <_vfiprintf_r+0x772>
   8389c:	1c59      	adds	r1, r3, #1
   8389e:	3210      	adds	r2, #16
   838a0:	2907      	cmp	r1, #7
   838a2:	9215      	str	r2, [sp, #84]	; 0x54
   838a4:	e880 0840 	stmia.w	r0, {r6, fp}
   838a8:	9114      	str	r1, [sp, #80]	; 0x50
   838aa:	ddf0      	ble.n	8388e <_vfiprintf_r+0x742>
   838ac:	2a00      	cmp	r2, #0
   838ae:	d163      	bne.n	83978 <_vfiprintf_r+0x82c>
   838b0:	3d10      	subs	r5, #16
   838b2:	2d10      	cmp	r5, #16
   838b4:	f04f 0c01 	mov.w	ip, #1
   838b8:	4613      	mov	r3, r2
   838ba:	4648      	mov	r0, r9
   838bc:	dcee      	bgt.n	8389c <_vfiprintf_r+0x750>
   838be:	462c      	mov	r4, r5
   838c0:	4661      	mov	r1, ip
   838c2:	4635      	mov	r5, r6
   838c4:	4606      	mov	r6, r0
   838c6:	4422      	add	r2, r4
   838c8:	2907      	cmp	r1, #7
   838ca:	9215      	str	r2, [sp, #84]	; 0x54
   838cc:	6035      	str	r5, [r6, #0]
   838ce:	6074      	str	r4, [r6, #4]
   838d0:	9114      	str	r1, [sp, #80]	; 0x50
   838d2:	f300 80c1 	bgt.w	83a58 <_vfiprintf_r+0x90c>
   838d6:	3608      	adds	r6, #8
   838d8:	3101      	adds	r1, #1
   838da:	9d05      	ldr	r5, [sp, #20]
   838dc:	2907      	cmp	r1, #7
   838de:	442a      	add	r2, r5
   838e0:	9215      	str	r2, [sp, #84]	; 0x54
   838e2:	6037      	str	r7, [r6, #0]
   838e4:	6075      	str	r5, [r6, #4]
   838e6:	9114      	str	r1, [sp, #80]	; 0x50
   838e8:	f340 80c1 	ble.w	83a6e <_vfiprintf_r+0x922>
   838ec:	2a00      	cmp	r2, #0
   838ee:	f040 8130 	bne.w	83b52 <_vfiprintf_r+0xa06>
   838f2:	9214      	str	r2, [sp, #80]	; 0x50
   838f4:	464e      	mov	r6, r9
   838f6:	f01a 0f04 	tst.w	sl, #4
   838fa:	f000 808b 	beq.w	83a14 <_vfiprintf_r+0x8c8>
   838fe:	9d04      	ldr	r5, [sp, #16]
   83900:	f8dd b00c 	ldr.w	fp, [sp, #12]
   83904:	ebcb 0405 	rsb	r4, fp, r5
   83908:	2c00      	cmp	r4, #0
   8390a:	f340 8083 	ble.w	83a14 <_vfiprintf_r+0x8c8>
   8390e:	2c10      	cmp	r4, #16
   83910:	f340 821e 	ble.w	83d50 <_vfiprintf_r+0xc04>
   83914:	9914      	ldr	r1, [sp, #80]	; 0x50
   83916:	4d32      	ldr	r5, [pc, #200]	; (839e0 <_vfiprintf_r+0x894>)
   83918:	2710      	movs	r7, #16
   8391a:	f8dd a018 	ldr.w	sl, [sp, #24]
   8391e:	f8dd b008 	ldr.w	fp, [sp, #8]
   83922:	e005      	b.n	83930 <_vfiprintf_r+0x7e4>
   83924:	1c88      	adds	r0, r1, #2
   83926:	3608      	adds	r6, #8
   83928:	4619      	mov	r1, r3
   8392a:	3c10      	subs	r4, #16
   8392c:	2c10      	cmp	r4, #16
   8392e:	dd10      	ble.n	83952 <_vfiprintf_r+0x806>
   83930:	1c4b      	adds	r3, r1, #1
   83932:	3210      	adds	r2, #16
   83934:	2b07      	cmp	r3, #7
   83936:	9215      	str	r2, [sp, #84]	; 0x54
   83938:	e886 00a0 	stmia.w	r6, {r5, r7}
   8393c:	9314      	str	r3, [sp, #80]	; 0x50
   8393e:	ddf1      	ble.n	83924 <_vfiprintf_r+0x7d8>
   83940:	2a00      	cmp	r2, #0
   83942:	d17d      	bne.n	83a40 <_vfiprintf_r+0x8f4>
   83944:	3c10      	subs	r4, #16
   83946:	2c10      	cmp	r4, #16
   83948:	f04f 0001 	mov.w	r0, #1
   8394c:	4611      	mov	r1, r2
   8394e:	464e      	mov	r6, r9
   83950:	dcee      	bgt.n	83930 <_vfiprintf_r+0x7e4>
   83952:	4422      	add	r2, r4
   83954:	2807      	cmp	r0, #7
   83956:	9215      	str	r2, [sp, #84]	; 0x54
   83958:	6035      	str	r5, [r6, #0]
   8395a:	6074      	str	r4, [r6, #4]
   8395c:	9014      	str	r0, [sp, #80]	; 0x50
   8395e:	dd59      	ble.n	83a14 <_vfiprintf_r+0x8c8>
   83960:	2a00      	cmp	r2, #0
   83962:	d14f      	bne.n	83a04 <_vfiprintf_r+0x8b8>
   83964:	9c09      	ldr	r4, [sp, #36]	; 0x24
   83966:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8396a:	9d04      	ldr	r5, [sp, #16]
   8396c:	45ab      	cmp	fp, r5
   8396e:	bfac      	ite	ge
   83970:	445c      	addge	r4, fp
   83972:	1964      	addlt	r4, r4, r5
   83974:	9409      	str	r4, [sp, #36]	; 0x24
   83976:	e05e      	b.n	83a36 <_vfiprintf_r+0x8ea>
   83978:	4620      	mov	r0, r4
   8397a:	9902      	ldr	r1, [sp, #8]
   8397c:	aa13      	add	r2, sp, #76	; 0x4c
   8397e:	f7ff fba9 	bl	830d4 <__sprint_r.part.0>
   83982:	2800      	cmp	r0, #0
   83984:	d135      	bne.n	839f2 <_vfiprintf_r+0x8a6>
   83986:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83988:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8398a:	f103 0c01 	add.w	ip, r3, #1
   8398e:	4648      	mov	r0, r9
   83990:	e781      	b.n	83896 <_vfiprintf_r+0x74a>
   83992:	08e0      	lsrs	r0, r4, #3
   83994:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   83998:	f004 0207 	and.w	r2, r4, #7
   8399c:	08e9      	lsrs	r1, r5, #3
   8399e:	3230      	adds	r2, #48	; 0x30
   839a0:	ea50 0b01 	orrs.w	fp, r0, r1
   839a4:	461f      	mov	r7, r3
   839a6:	701a      	strb	r2, [r3, #0]
   839a8:	4604      	mov	r4, r0
   839aa:	460d      	mov	r5, r1
   839ac:	f103 33ff 	add.w	r3, r3, #4294967295
   839b0:	d1ef      	bne.n	83992 <_vfiprintf_r+0x846>
   839b2:	f01a 0f01 	tst.w	sl, #1
   839b6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   839ba:	4639      	mov	r1, r7
   839bc:	f000 80b9 	beq.w	83b32 <_vfiprintf_r+0x9e6>
   839c0:	2a30      	cmp	r2, #48	; 0x30
   839c2:	f43f acf4 	beq.w	833ae <_vfiprintf_r+0x262>
   839c6:	461f      	mov	r7, r3
   839c8:	ebc7 0509 	rsb	r5, r7, r9
   839cc:	2330      	movs	r3, #48	; 0x30
   839ce:	9505      	str	r5, [sp, #20]
   839d0:	f801 3c01 	strb.w	r3, [r1, #-1]
   839d4:	e4ee      	b.n	833b4 <_vfiprintf_r+0x268>
   839d6:	bf00      	nop
   839d8:	00086cbc 	.word	0x00086cbc
   839dc:	00086cd8 	.word	0x00086cd8
   839e0:	00086ce8 	.word	0x00086ce8
   839e4:	9b15      	ldr	r3, [sp, #84]	; 0x54
   839e6:	b123      	cbz	r3, 839f2 <_vfiprintf_r+0x8a6>
   839e8:	9806      	ldr	r0, [sp, #24]
   839ea:	9902      	ldr	r1, [sp, #8]
   839ec:	aa13      	add	r2, sp, #76	; 0x4c
   839ee:	f7ff fb71 	bl	830d4 <__sprint_r.part.0>
   839f2:	9c02      	ldr	r4, [sp, #8]
   839f4:	89a3      	ldrh	r3, [r4, #12]
   839f6:	065b      	lsls	r3, r3, #25
   839f8:	f53f ac98 	bmi.w	8332c <_vfiprintf_r+0x1e0>
   839fc:	9809      	ldr	r0, [sp, #36]	; 0x24
   839fe:	b031      	add	sp, #196	; 0xc4
   83a00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83a04:	9806      	ldr	r0, [sp, #24]
   83a06:	9902      	ldr	r1, [sp, #8]
   83a08:	aa13      	add	r2, sp, #76	; 0x4c
   83a0a:	f7ff fb63 	bl	830d4 <__sprint_r.part.0>
   83a0e:	2800      	cmp	r0, #0
   83a10:	d1ef      	bne.n	839f2 <_vfiprintf_r+0x8a6>
   83a12:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83a14:	9c09      	ldr	r4, [sp, #36]	; 0x24
   83a16:	f8dd b00c 	ldr.w	fp, [sp, #12]
   83a1a:	9d04      	ldr	r5, [sp, #16]
   83a1c:	45ab      	cmp	fp, r5
   83a1e:	bfac      	ite	ge
   83a20:	445c      	addge	r4, fp
   83a22:	1964      	addlt	r4, r4, r5
   83a24:	9409      	str	r4, [sp, #36]	; 0x24
   83a26:	b132      	cbz	r2, 83a36 <_vfiprintf_r+0x8ea>
   83a28:	9806      	ldr	r0, [sp, #24]
   83a2a:	9902      	ldr	r1, [sp, #8]
   83a2c:	aa13      	add	r2, sp, #76	; 0x4c
   83a2e:	f7ff fb51 	bl	830d4 <__sprint_r.part.0>
   83a32:	2800      	cmp	r0, #0
   83a34:	d1dd      	bne.n	839f2 <_vfiprintf_r+0x8a6>
   83a36:	2000      	movs	r0, #0
   83a38:	9014      	str	r0, [sp, #80]	; 0x50
   83a3a:	464e      	mov	r6, r9
   83a3c:	f7ff bbb9 	b.w	831b2 <_vfiprintf_r+0x66>
   83a40:	4650      	mov	r0, sl
   83a42:	4659      	mov	r1, fp
   83a44:	aa13      	add	r2, sp, #76	; 0x4c
   83a46:	f7ff fb45 	bl	830d4 <__sprint_r.part.0>
   83a4a:	2800      	cmp	r0, #0
   83a4c:	d1d1      	bne.n	839f2 <_vfiprintf_r+0x8a6>
   83a4e:	9914      	ldr	r1, [sp, #80]	; 0x50
   83a50:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83a52:	1c48      	adds	r0, r1, #1
   83a54:	464e      	mov	r6, r9
   83a56:	e768      	b.n	8392a <_vfiprintf_r+0x7de>
   83a58:	2a00      	cmp	r2, #0
   83a5a:	f040 80f7 	bne.w	83c4c <_vfiprintf_r+0xb00>
   83a5e:	9c05      	ldr	r4, [sp, #20]
   83a60:	2301      	movs	r3, #1
   83a62:	9720      	str	r7, [sp, #128]	; 0x80
   83a64:	9421      	str	r4, [sp, #132]	; 0x84
   83a66:	9415      	str	r4, [sp, #84]	; 0x54
   83a68:	4622      	mov	r2, r4
   83a6a:	9314      	str	r3, [sp, #80]	; 0x50
   83a6c:	464e      	mov	r6, r9
   83a6e:	3608      	adds	r6, #8
   83a70:	e741      	b.n	838f6 <_vfiprintf_r+0x7aa>
   83a72:	9d04      	ldr	r5, [sp, #16]
   83a74:	f8dd b00c 	ldr.w	fp, [sp, #12]
   83a78:	ebcb 0405 	rsb	r4, fp, r5
   83a7c:	2c00      	cmp	r4, #0
   83a7e:	f77f aef7 	ble.w	83870 <_vfiprintf_r+0x724>
   83a82:	2c10      	cmp	r4, #16
   83a84:	4da6      	ldr	r5, [pc, #664]	; (83d20 <_vfiprintf_r+0xbd4>)
   83a86:	f340 8170 	ble.w	83d6a <_vfiprintf_r+0xc1e>
   83a8a:	4629      	mov	r1, r5
   83a8c:	f04f 0b10 	mov.w	fp, #16
   83a90:	4625      	mov	r5, r4
   83a92:	4664      	mov	r4, ip
   83a94:	46b4      	mov	ip, r6
   83a96:	460e      	mov	r6, r1
   83a98:	e006      	b.n	83aa8 <_vfiprintf_r+0x95c>
   83a9a:	1c98      	adds	r0, r3, #2
   83a9c:	f10c 0c08 	add.w	ip, ip, #8
   83aa0:	460b      	mov	r3, r1
   83aa2:	3d10      	subs	r5, #16
   83aa4:	2d10      	cmp	r5, #16
   83aa6:	dd0f      	ble.n	83ac8 <_vfiprintf_r+0x97c>
   83aa8:	1c59      	adds	r1, r3, #1
   83aaa:	3210      	adds	r2, #16
   83aac:	2907      	cmp	r1, #7
   83aae:	9215      	str	r2, [sp, #84]	; 0x54
   83ab0:	e88c 0840 	stmia.w	ip, {r6, fp}
   83ab4:	9114      	str	r1, [sp, #80]	; 0x50
   83ab6:	ddf0      	ble.n	83a9a <_vfiprintf_r+0x94e>
   83ab8:	b9ba      	cbnz	r2, 83aea <_vfiprintf_r+0x99e>
   83aba:	3d10      	subs	r5, #16
   83abc:	2d10      	cmp	r5, #16
   83abe:	f04f 0001 	mov.w	r0, #1
   83ac2:	4613      	mov	r3, r2
   83ac4:	46cc      	mov	ip, r9
   83ac6:	dcef      	bgt.n	83aa8 <_vfiprintf_r+0x95c>
   83ac8:	4633      	mov	r3, r6
   83aca:	4666      	mov	r6, ip
   83acc:	46a4      	mov	ip, r4
   83ace:	462c      	mov	r4, r5
   83ad0:	461d      	mov	r5, r3
   83ad2:	4422      	add	r2, r4
   83ad4:	2807      	cmp	r0, #7
   83ad6:	9215      	str	r2, [sp, #84]	; 0x54
   83ad8:	6035      	str	r5, [r6, #0]
   83ada:	6074      	str	r4, [r6, #4]
   83adc:	9014      	str	r0, [sp, #80]	; 0x50
   83ade:	f300 80af 	bgt.w	83c40 <_vfiprintf_r+0xaf4>
   83ae2:	3608      	adds	r6, #8
   83ae4:	1c41      	adds	r1, r0, #1
   83ae6:	4603      	mov	r3, r0
   83ae8:	e6c2      	b.n	83870 <_vfiprintf_r+0x724>
   83aea:	9806      	ldr	r0, [sp, #24]
   83aec:	9902      	ldr	r1, [sp, #8]
   83aee:	aa13      	add	r2, sp, #76	; 0x4c
   83af0:	f7ff faf0 	bl	830d4 <__sprint_r.part.0>
   83af4:	2800      	cmp	r0, #0
   83af6:	f47f af7c 	bne.w	839f2 <_vfiprintf_r+0x8a6>
   83afa:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83afc:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83afe:	1c58      	adds	r0, r3, #1
   83b00:	46cc      	mov	ip, r9
   83b02:	e7ce      	b.n	83aa2 <_vfiprintf_r+0x956>
   83b04:	2a00      	cmp	r2, #0
   83b06:	d179      	bne.n	83bfc <_vfiprintf_r+0xab0>
   83b08:	4619      	mov	r1, r3
   83b0a:	464e      	mov	r6, r9
   83b0c:	4613      	mov	r3, r2
   83b0e:	e69c      	b.n	8384a <_vfiprintf_r+0x6fe>
   83b10:	2a00      	cmp	r2, #0
   83b12:	f040 8084 	bne.w	83c1e <_vfiprintf_r+0xad2>
   83b16:	2101      	movs	r1, #1
   83b18:	4613      	mov	r3, r2
   83b1a:	464e      	mov	r6, r9
   83b1c:	e6a4      	b.n	83868 <_vfiprintf_r+0x71c>
   83b1e:	464f      	mov	r7, r9
   83b20:	e448      	b.n	833b4 <_vfiprintf_r+0x268>
   83b22:	2d00      	cmp	r5, #0
   83b24:	bf08      	it	eq
   83b26:	2c0a      	cmpeq	r4, #10
   83b28:	d246      	bcs.n	83bb8 <_vfiprintf_r+0xa6c>
   83b2a:	3430      	adds	r4, #48	; 0x30
   83b2c:	af30      	add	r7, sp, #192	; 0xc0
   83b2e:	f807 4d41 	strb.w	r4, [r7, #-65]!
   83b32:	ebc7 0309 	rsb	r3, r7, r9
   83b36:	9305      	str	r3, [sp, #20]
   83b38:	e43c      	b.n	833b4 <_vfiprintf_r+0x268>
   83b3a:	2302      	movs	r3, #2
   83b3c:	e417      	b.n	8336e <_vfiprintf_r+0x222>
   83b3e:	2a00      	cmp	r2, #0
   83b40:	f040 80af 	bne.w	83ca2 <_vfiprintf_r+0xb56>
   83b44:	4613      	mov	r3, r2
   83b46:	2101      	movs	r1, #1
   83b48:	464e      	mov	r6, r9
   83b4a:	e66d      	b.n	83828 <_vfiprintf_r+0x6dc>
   83b4c:	4644      	mov	r4, r8
   83b4e:	f7ff bb58 	b.w	83202 <_vfiprintf_r+0xb6>
   83b52:	9806      	ldr	r0, [sp, #24]
   83b54:	9902      	ldr	r1, [sp, #8]
   83b56:	aa13      	add	r2, sp, #76	; 0x4c
   83b58:	f7ff fabc 	bl	830d4 <__sprint_r.part.0>
   83b5c:	2800      	cmp	r0, #0
   83b5e:	f47f af48 	bne.w	839f2 <_vfiprintf_r+0x8a6>
   83b62:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83b64:	464e      	mov	r6, r9
   83b66:	e6c6      	b.n	838f6 <_vfiprintf_r+0x7aa>
   83b68:	9d08      	ldr	r5, [sp, #32]
   83b6a:	682c      	ldr	r4, [r5, #0]
   83b6c:	3504      	adds	r5, #4
   83b6e:	9508      	str	r5, [sp, #32]
   83b70:	2500      	movs	r5, #0
   83b72:	f7ff bbfc 	b.w	8336e <_vfiprintf_r+0x222>
   83b76:	9d08      	ldr	r5, [sp, #32]
   83b78:	2301      	movs	r3, #1
   83b7a:	682c      	ldr	r4, [r5, #0]
   83b7c:	3504      	adds	r5, #4
   83b7e:	9508      	str	r5, [sp, #32]
   83b80:	2500      	movs	r5, #0
   83b82:	f7ff bbf4 	b.w	8336e <_vfiprintf_r+0x222>
   83b86:	9d08      	ldr	r5, [sp, #32]
   83b88:	682c      	ldr	r4, [r5, #0]
   83b8a:	3504      	adds	r5, #4
   83b8c:	9508      	str	r5, [sp, #32]
   83b8e:	2500      	movs	r5, #0
   83b90:	e525      	b.n	835de <_vfiprintf_r+0x492>
   83b92:	9d08      	ldr	r5, [sp, #32]
   83b94:	682c      	ldr	r4, [r5, #0]
   83b96:	3504      	adds	r5, #4
   83b98:	9508      	str	r5, [sp, #32]
   83b9a:	17e5      	asrs	r5, r4, #31
   83b9c:	4622      	mov	r2, r4
   83b9e:	462b      	mov	r3, r5
   83ba0:	e48e      	b.n	834c0 <_vfiprintf_r+0x374>
   83ba2:	9806      	ldr	r0, [sp, #24]
   83ba4:	9902      	ldr	r1, [sp, #8]
   83ba6:	aa13      	add	r2, sp, #76	; 0x4c
   83ba8:	f7ff fa94 	bl	830d4 <__sprint_r.part.0>
   83bac:	2800      	cmp	r0, #0
   83bae:	f47f af20 	bne.w	839f2 <_vfiprintf_r+0x8a6>
   83bb2:	464e      	mov	r6, r9
   83bb4:	f7ff bb9a 	b.w	832ec <_vfiprintf_r+0x1a0>
   83bb8:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   83bbc:	9603      	str	r6, [sp, #12]
   83bbe:	465e      	mov	r6, fp
   83bc0:	46e3      	mov	fp, ip
   83bc2:	4620      	mov	r0, r4
   83bc4:	4629      	mov	r1, r5
   83bc6:	220a      	movs	r2, #10
   83bc8:	2300      	movs	r3, #0
   83bca:	f002 fd2d 	bl	86628 <__aeabi_uldivmod>
   83bce:	3230      	adds	r2, #48	; 0x30
   83bd0:	7032      	strb	r2, [r6, #0]
   83bd2:	4620      	mov	r0, r4
   83bd4:	4629      	mov	r1, r5
   83bd6:	220a      	movs	r2, #10
   83bd8:	2300      	movs	r3, #0
   83bda:	f002 fd25 	bl	86628 <__aeabi_uldivmod>
   83bde:	4604      	mov	r4, r0
   83be0:	460d      	mov	r5, r1
   83be2:	ea54 0005 	orrs.w	r0, r4, r5
   83be6:	4637      	mov	r7, r6
   83be8:	f106 36ff 	add.w	r6, r6, #4294967295
   83bec:	d1e9      	bne.n	83bc2 <_vfiprintf_r+0xa76>
   83bee:	ebc7 0309 	rsb	r3, r7, r9
   83bf2:	46dc      	mov	ip, fp
   83bf4:	9e03      	ldr	r6, [sp, #12]
   83bf6:	9305      	str	r3, [sp, #20]
   83bf8:	f7ff bbdc 	b.w	833b4 <_vfiprintf_r+0x268>
   83bfc:	9806      	ldr	r0, [sp, #24]
   83bfe:	9902      	ldr	r1, [sp, #8]
   83c00:	aa13      	add	r2, sp, #76	; 0x4c
   83c02:	f8cd c004 	str.w	ip, [sp, #4]
   83c06:	f7ff fa65 	bl	830d4 <__sprint_r.part.0>
   83c0a:	f8dd c004 	ldr.w	ip, [sp, #4]
   83c0e:	2800      	cmp	r0, #0
   83c10:	f47f aeef 	bne.w	839f2 <_vfiprintf_r+0x8a6>
   83c14:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83c16:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83c18:	1c59      	adds	r1, r3, #1
   83c1a:	464e      	mov	r6, r9
   83c1c:	e615      	b.n	8384a <_vfiprintf_r+0x6fe>
   83c1e:	9806      	ldr	r0, [sp, #24]
   83c20:	9902      	ldr	r1, [sp, #8]
   83c22:	aa13      	add	r2, sp, #76	; 0x4c
   83c24:	f8cd c004 	str.w	ip, [sp, #4]
   83c28:	f7ff fa54 	bl	830d4 <__sprint_r.part.0>
   83c2c:	f8dd c004 	ldr.w	ip, [sp, #4]
   83c30:	2800      	cmp	r0, #0
   83c32:	f47f aede 	bne.w	839f2 <_vfiprintf_r+0x8a6>
   83c36:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83c38:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83c3a:	1c59      	adds	r1, r3, #1
   83c3c:	464e      	mov	r6, r9
   83c3e:	e613      	b.n	83868 <_vfiprintf_r+0x71c>
   83c40:	2a00      	cmp	r2, #0
   83c42:	d156      	bne.n	83cf2 <_vfiprintf_r+0xba6>
   83c44:	2101      	movs	r1, #1
   83c46:	4613      	mov	r3, r2
   83c48:	464e      	mov	r6, r9
   83c4a:	e611      	b.n	83870 <_vfiprintf_r+0x724>
   83c4c:	9806      	ldr	r0, [sp, #24]
   83c4e:	9902      	ldr	r1, [sp, #8]
   83c50:	aa13      	add	r2, sp, #76	; 0x4c
   83c52:	f7ff fa3f 	bl	830d4 <__sprint_r.part.0>
   83c56:	2800      	cmp	r0, #0
   83c58:	f47f aecb 	bne.w	839f2 <_vfiprintf_r+0x8a6>
   83c5c:	9914      	ldr	r1, [sp, #80]	; 0x50
   83c5e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83c60:	3101      	adds	r1, #1
   83c62:	464e      	mov	r6, r9
   83c64:	e639      	b.n	838da <_vfiprintf_r+0x78e>
   83c66:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   83c6a:	4264      	negs	r4, r4
   83c6c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   83c70:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   83c74:	f8cd b01c 	str.w	fp, [sp, #28]
   83c78:	f8cd c014 	str.w	ip, [sp, #20]
   83c7c:	2301      	movs	r3, #1
   83c7e:	f7ff bb7e 	b.w	8337e <_vfiprintf_r+0x232>
   83c82:	f01a 0f10 	tst.w	sl, #16
   83c86:	d11d      	bne.n	83cc4 <_vfiprintf_r+0xb78>
   83c88:	f01a 0f40 	tst.w	sl, #64	; 0x40
   83c8c:	d058      	beq.n	83d40 <_vfiprintf_r+0xbf4>
   83c8e:	9d08      	ldr	r5, [sp, #32]
   83c90:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   83c94:	682b      	ldr	r3, [r5, #0]
   83c96:	3504      	adds	r5, #4
   83c98:	9508      	str	r5, [sp, #32]
   83c9a:	f8a3 b000 	strh.w	fp, [r3]
   83c9e:	f7ff ba88 	b.w	831b2 <_vfiprintf_r+0x66>
   83ca2:	9806      	ldr	r0, [sp, #24]
   83ca4:	9902      	ldr	r1, [sp, #8]
   83ca6:	aa13      	add	r2, sp, #76	; 0x4c
   83ca8:	f8cd c004 	str.w	ip, [sp, #4]
   83cac:	f7ff fa12 	bl	830d4 <__sprint_r.part.0>
   83cb0:	f8dd c004 	ldr.w	ip, [sp, #4]
   83cb4:	2800      	cmp	r0, #0
   83cb6:	f47f ae9c 	bne.w	839f2 <_vfiprintf_r+0x8a6>
   83cba:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83cbc:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83cbe:	1c59      	adds	r1, r3, #1
   83cc0:	464e      	mov	r6, r9
   83cc2:	e5b1      	b.n	83828 <_vfiprintf_r+0x6dc>
   83cc4:	f8dd b020 	ldr.w	fp, [sp, #32]
   83cc8:	9c09      	ldr	r4, [sp, #36]	; 0x24
   83cca:	f8db 3000 	ldr.w	r3, [fp]
   83cce:	f10b 0b04 	add.w	fp, fp, #4
   83cd2:	f8cd b020 	str.w	fp, [sp, #32]
   83cd6:	601c      	str	r4, [r3, #0]
   83cd8:	f7ff ba6b 	b.w	831b2 <_vfiprintf_r+0x66>
   83cdc:	9408      	str	r4, [sp, #32]
   83cde:	f7ff f997 	bl	83010 <strlen>
   83ce2:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   83ce6:	9005      	str	r0, [sp, #20]
   83ce8:	9407      	str	r4, [sp, #28]
   83cea:	f04f 0c00 	mov.w	ip, #0
   83cee:	f7ff bb61 	b.w	833b4 <_vfiprintf_r+0x268>
   83cf2:	9806      	ldr	r0, [sp, #24]
   83cf4:	9902      	ldr	r1, [sp, #8]
   83cf6:	aa13      	add	r2, sp, #76	; 0x4c
   83cf8:	f8cd c004 	str.w	ip, [sp, #4]
   83cfc:	f7ff f9ea 	bl	830d4 <__sprint_r.part.0>
   83d00:	f8dd c004 	ldr.w	ip, [sp, #4]
   83d04:	2800      	cmp	r0, #0
   83d06:	f47f ae74 	bne.w	839f2 <_vfiprintf_r+0x8a6>
   83d0a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83d0c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83d0e:	1c59      	adds	r1, r3, #1
   83d10:	464e      	mov	r6, r9
   83d12:	e5ad      	b.n	83870 <_vfiprintf_r+0x724>
   83d14:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83d16:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83d18:	3301      	adds	r3, #1
   83d1a:	4d02      	ldr	r5, [pc, #8]	; (83d24 <_vfiprintf_r+0xbd8>)
   83d1c:	f7ff bb9a 	b.w	83454 <_vfiprintf_r+0x308>
   83d20:	00086cd8 	.word	0x00086cd8
   83d24:	00086ce8 	.word	0x00086ce8
   83d28:	f1bc 0f06 	cmp.w	ip, #6
   83d2c:	bf34      	ite	cc
   83d2e:	4663      	movcc	r3, ip
   83d30:	2306      	movcs	r3, #6
   83d32:	9408      	str	r4, [sp, #32]
   83d34:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   83d38:	9305      	str	r3, [sp, #20]
   83d3a:	9403      	str	r4, [sp, #12]
   83d3c:	4f16      	ldr	r7, [pc, #88]	; (83d98 <_vfiprintf_r+0xc4c>)
   83d3e:	e472      	b.n	83626 <_vfiprintf_r+0x4da>
   83d40:	9c08      	ldr	r4, [sp, #32]
   83d42:	9d09      	ldr	r5, [sp, #36]	; 0x24
   83d44:	6823      	ldr	r3, [r4, #0]
   83d46:	3404      	adds	r4, #4
   83d48:	9408      	str	r4, [sp, #32]
   83d4a:	601d      	str	r5, [r3, #0]
   83d4c:	f7ff ba31 	b.w	831b2 <_vfiprintf_r+0x66>
   83d50:	9814      	ldr	r0, [sp, #80]	; 0x50
   83d52:	4d12      	ldr	r5, [pc, #72]	; (83d9c <_vfiprintf_r+0xc50>)
   83d54:	3001      	adds	r0, #1
   83d56:	e5fc      	b.n	83952 <_vfiprintf_r+0x806>
   83d58:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   83d5c:	f8cd c014 	str.w	ip, [sp, #20]
   83d60:	9507      	str	r5, [sp, #28]
   83d62:	9408      	str	r4, [sp, #32]
   83d64:	4684      	mov	ip, r0
   83d66:	f7ff bb25 	b.w	833b4 <_vfiprintf_r+0x268>
   83d6a:	4608      	mov	r0, r1
   83d6c:	e6b1      	b.n	83ad2 <_vfiprintf_r+0x986>
   83d6e:	46a0      	mov	r8, r4
   83d70:	2500      	movs	r5, #0
   83d72:	f7ff ba5a 	b.w	8322a <_vfiprintf_r+0xde>
   83d76:	f8dd b020 	ldr.w	fp, [sp, #32]
   83d7a:	f898 3001 	ldrb.w	r3, [r8, #1]
   83d7e:	f8db 5000 	ldr.w	r5, [fp]
   83d82:	f10b 0204 	add.w	r2, fp, #4
   83d86:	2d00      	cmp	r5, #0
   83d88:	9208      	str	r2, [sp, #32]
   83d8a:	46a0      	mov	r8, r4
   83d8c:	f6bf aa4b 	bge.w	83226 <_vfiprintf_r+0xda>
   83d90:	f04f 35ff 	mov.w	r5, #4294967295
   83d94:	f7ff ba47 	b.w	83226 <_vfiprintf_r+0xda>
   83d98:	00086cd0 	.word	0x00086cd0
   83d9c:	00086ce8 	.word	0x00086ce8

00083da0 <__sbprintf>:
   83da0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83da4:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   83da6:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   83daa:	4688      	mov	r8, r1
   83dac:	9719      	str	r7, [sp, #100]	; 0x64
   83dae:	f8d8 701c 	ldr.w	r7, [r8, #28]
   83db2:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   83db6:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   83dba:	9707      	str	r7, [sp, #28]
   83dbc:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   83dc0:	ac1a      	add	r4, sp, #104	; 0x68
   83dc2:	f44f 6580 	mov.w	r5, #1024	; 0x400
   83dc6:	f02a 0a02 	bic.w	sl, sl, #2
   83dca:	2600      	movs	r6, #0
   83dcc:	4669      	mov	r1, sp
   83dce:	9400      	str	r4, [sp, #0]
   83dd0:	9404      	str	r4, [sp, #16]
   83dd2:	9502      	str	r5, [sp, #8]
   83dd4:	9505      	str	r5, [sp, #20]
   83dd6:	f8ad a00c 	strh.w	sl, [sp, #12]
   83dda:	f8ad 900e 	strh.w	r9, [sp, #14]
   83dde:	9709      	str	r7, [sp, #36]	; 0x24
   83de0:	9606      	str	r6, [sp, #24]
   83de2:	4605      	mov	r5, r0
   83de4:	f7ff f9b2 	bl	8314c <_vfiprintf_r>
   83de8:	1e04      	subs	r4, r0, #0
   83dea:	db07      	blt.n	83dfc <__sbprintf+0x5c>
   83dec:	4628      	mov	r0, r5
   83dee:	4669      	mov	r1, sp
   83df0:	f000 f92a 	bl	84048 <_fflush_r>
   83df4:	42b0      	cmp	r0, r6
   83df6:	bf18      	it	ne
   83df8:	f04f 34ff 	movne.w	r4, #4294967295
   83dfc:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   83e00:	065b      	lsls	r3, r3, #25
   83e02:	d505      	bpl.n	83e10 <__sbprintf+0x70>
   83e04:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   83e08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83e0c:	f8a8 300c 	strh.w	r3, [r8, #12]
   83e10:	4620      	mov	r0, r4
   83e12:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   83e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83e1a:	bf00      	nop

00083e1c <__swsetup_r>:
   83e1c:	4b2f      	ldr	r3, [pc, #188]	; (83edc <__swsetup_r+0xc0>)
   83e1e:	b570      	push	{r4, r5, r6, lr}
   83e20:	4606      	mov	r6, r0
   83e22:	6818      	ldr	r0, [r3, #0]
   83e24:	460c      	mov	r4, r1
   83e26:	b110      	cbz	r0, 83e2e <__swsetup_r+0x12>
   83e28:	6b82      	ldr	r2, [r0, #56]	; 0x38
   83e2a:	2a00      	cmp	r2, #0
   83e2c:	d036      	beq.n	83e9c <__swsetup_r+0x80>
   83e2e:	89a5      	ldrh	r5, [r4, #12]
   83e30:	b2ab      	uxth	r3, r5
   83e32:	0719      	lsls	r1, r3, #28
   83e34:	d50c      	bpl.n	83e50 <__swsetup_r+0x34>
   83e36:	6922      	ldr	r2, [r4, #16]
   83e38:	b1aa      	cbz	r2, 83e66 <__swsetup_r+0x4a>
   83e3a:	f013 0101 	ands.w	r1, r3, #1
   83e3e:	d01e      	beq.n	83e7e <__swsetup_r+0x62>
   83e40:	6963      	ldr	r3, [r4, #20]
   83e42:	2100      	movs	r1, #0
   83e44:	425b      	negs	r3, r3
   83e46:	61a3      	str	r3, [r4, #24]
   83e48:	60a1      	str	r1, [r4, #8]
   83e4a:	b1f2      	cbz	r2, 83e8a <__swsetup_r+0x6e>
   83e4c:	2000      	movs	r0, #0
   83e4e:	bd70      	pop	{r4, r5, r6, pc}
   83e50:	06da      	lsls	r2, r3, #27
   83e52:	d53a      	bpl.n	83eca <__swsetup_r+0xae>
   83e54:	075b      	lsls	r3, r3, #29
   83e56:	d424      	bmi.n	83ea2 <__swsetup_r+0x86>
   83e58:	6922      	ldr	r2, [r4, #16]
   83e5a:	f045 0308 	orr.w	r3, r5, #8
   83e5e:	81a3      	strh	r3, [r4, #12]
   83e60:	b29b      	uxth	r3, r3
   83e62:	2a00      	cmp	r2, #0
   83e64:	d1e9      	bne.n	83e3a <__swsetup_r+0x1e>
   83e66:	f403 7120 	and.w	r1, r3, #640	; 0x280
   83e6a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   83e6e:	d0e4      	beq.n	83e3a <__swsetup_r+0x1e>
   83e70:	4630      	mov	r0, r6
   83e72:	4621      	mov	r1, r4
   83e74:	f000 fcce 	bl	84814 <__smakebuf_r>
   83e78:	89a3      	ldrh	r3, [r4, #12]
   83e7a:	6922      	ldr	r2, [r4, #16]
   83e7c:	e7dd      	b.n	83e3a <__swsetup_r+0x1e>
   83e7e:	0798      	lsls	r0, r3, #30
   83e80:	bf58      	it	pl
   83e82:	6961      	ldrpl	r1, [r4, #20]
   83e84:	60a1      	str	r1, [r4, #8]
   83e86:	2a00      	cmp	r2, #0
   83e88:	d1e0      	bne.n	83e4c <__swsetup_r+0x30>
   83e8a:	89a3      	ldrh	r3, [r4, #12]
   83e8c:	061a      	lsls	r2, r3, #24
   83e8e:	d5dd      	bpl.n	83e4c <__swsetup_r+0x30>
   83e90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83e94:	81a3      	strh	r3, [r4, #12]
   83e96:	f04f 30ff 	mov.w	r0, #4294967295
   83e9a:	bd70      	pop	{r4, r5, r6, pc}
   83e9c:	f000 f8f0 	bl	84080 <__sinit>
   83ea0:	e7c5      	b.n	83e2e <__swsetup_r+0x12>
   83ea2:	6b21      	ldr	r1, [r4, #48]	; 0x30
   83ea4:	b149      	cbz	r1, 83eba <__swsetup_r+0x9e>
   83ea6:	f104 0340 	add.w	r3, r4, #64	; 0x40
   83eaa:	4299      	cmp	r1, r3
   83eac:	d003      	beq.n	83eb6 <__swsetup_r+0x9a>
   83eae:	4630      	mov	r0, r6
   83eb0:	f000 fa2a 	bl	84308 <_free_r>
   83eb4:	89a5      	ldrh	r5, [r4, #12]
   83eb6:	2300      	movs	r3, #0
   83eb8:	6323      	str	r3, [r4, #48]	; 0x30
   83eba:	6922      	ldr	r2, [r4, #16]
   83ebc:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   83ec0:	2100      	movs	r1, #0
   83ec2:	b2ad      	uxth	r5, r5
   83ec4:	6022      	str	r2, [r4, #0]
   83ec6:	6061      	str	r1, [r4, #4]
   83ec8:	e7c7      	b.n	83e5a <__swsetup_r+0x3e>
   83eca:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   83ece:	2309      	movs	r3, #9
   83ed0:	6033      	str	r3, [r6, #0]
   83ed2:	f04f 30ff 	mov.w	r0, #4294967295
   83ed6:	81a5      	strh	r5, [r4, #12]
   83ed8:	bd70      	pop	{r4, r5, r6, pc}
   83eda:	bf00      	nop
   83edc:	20070570 	.word	0x20070570

00083ee0 <register_fini>:
   83ee0:	4b02      	ldr	r3, [pc, #8]	; (83eec <register_fini+0xc>)
   83ee2:	b113      	cbz	r3, 83eea <register_fini+0xa>
   83ee4:	4802      	ldr	r0, [pc, #8]	; (83ef0 <register_fini+0x10>)
   83ee6:	f000 b805 	b.w	83ef4 <atexit>
   83eea:	4770      	bx	lr
   83eec:	00000000 	.word	0x00000000
   83ef0:	0008417d 	.word	0x0008417d

00083ef4 <atexit>:
   83ef4:	4601      	mov	r1, r0
   83ef6:	2000      	movs	r0, #0
   83ef8:	4602      	mov	r2, r0
   83efa:	4603      	mov	r3, r0
   83efc:	f001 bb24 	b.w	85548 <__register_exitproc>

00083f00 <__sflush_r>:
   83f00:	898b      	ldrh	r3, [r1, #12]
   83f02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83f06:	b29a      	uxth	r2, r3
   83f08:	460d      	mov	r5, r1
   83f0a:	0711      	lsls	r1, r2, #28
   83f0c:	4680      	mov	r8, r0
   83f0e:	d43c      	bmi.n	83f8a <__sflush_r+0x8a>
   83f10:	686a      	ldr	r2, [r5, #4]
   83f12:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   83f16:	2a00      	cmp	r2, #0
   83f18:	81ab      	strh	r3, [r5, #12]
   83f1a:	dd59      	ble.n	83fd0 <__sflush_r+0xd0>
   83f1c:	6aac      	ldr	r4, [r5, #40]	; 0x28
   83f1e:	2c00      	cmp	r4, #0
   83f20:	d04b      	beq.n	83fba <__sflush_r+0xba>
   83f22:	b29b      	uxth	r3, r3
   83f24:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   83f28:	2100      	movs	r1, #0
   83f2a:	b292      	uxth	r2, r2
   83f2c:	f8d8 6000 	ldr.w	r6, [r8]
   83f30:	f8c8 1000 	str.w	r1, [r8]
   83f34:	2a00      	cmp	r2, #0
   83f36:	d04f      	beq.n	83fd8 <__sflush_r+0xd8>
   83f38:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   83f3a:	075f      	lsls	r7, r3, #29
   83f3c:	d505      	bpl.n	83f4a <__sflush_r+0x4a>
   83f3e:	6869      	ldr	r1, [r5, #4]
   83f40:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   83f42:	1a52      	subs	r2, r2, r1
   83f44:	b10b      	cbz	r3, 83f4a <__sflush_r+0x4a>
   83f46:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   83f48:	1ad2      	subs	r2, r2, r3
   83f4a:	4640      	mov	r0, r8
   83f4c:	69e9      	ldr	r1, [r5, #28]
   83f4e:	2300      	movs	r3, #0
   83f50:	47a0      	blx	r4
   83f52:	1c44      	adds	r4, r0, #1
   83f54:	d04a      	beq.n	83fec <__sflush_r+0xec>
   83f56:	89ab      	ldrh	r3, [r5, #12]
   83f58:	692a      	ldr	r2, [r5, #16]
   83f5a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   83f5e:	b29b      	uxth	r3, r3
   83f60:	2100      	movs	r1, #0
   83f62:	602a      	str	r2, [r5, #0]
   83f64:	04da      	lsls	r2, r3, #19
   83f66:	81ab      	strh	r3, [r5, #12]
   83f68:	6069      	str	r1, [r5, #4]
   83f6a:	d44c      	bmi.n	84006 <__sflush_r+0x106>
   83f6c:	6b29      	ldr	r1, [r5, #48]	; 0x30
   83f6e:	f8c8 6000 	str.w	r6, [r8]
   83f72:	b311      	cbz	r1, 83fba <__sflush_r+0xba>
   83f74:	f105 0340 	add.w	r3, r5, #64	; 0x40
   83f78:	4299      	cmp	r1, r3
   83f7a:	d002      	beq.n	83f82 <__sflush_r+0x82>
   83f7c:	4640      	mov	r0, r8
   83f7e:	f000 f9c3 	bl	84308 <_free_r>
   83f82:	2000      	movs	r0, #0
   83f84:	6328      	str	r0, [r5, #48]	; 0x30
   83f86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83f8a:	692e      	ldr	r6, [r5, #16]
   83f8c:	b1ae      	cbz	r6, 83fba <__sflush_r+0xba>
   83f8e:	0791      	lsls	r1, r2, #30
   83f90:	682c      	ldr	r4, [r5, #0]
   83f92:	bf0c      	ite	eq
   83f94:	696b      	ldreq	r3, [r5, #20]
   83f96:	2300      	movne	r3, #0
   83f98:	602e      	str	r6, [r5, #0]
   83f9a:	1ba4      	subs	r4, r4, r6
   83f9c:	60ab      	str	r3, [r5, #8]
   83f9e:	e00a      	b.n	83fb6 <__sflush_r+0xb6>
   83fa0:	4632      	mov	r2, r6
   83fa2:	4623      	mov	r3, r4
   83fa4:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   83fa6:	4640      	mov	r0, r8
   83fa8:	69e9      	ldr	r1, [r5, #28]
   83faa:	47b8      	blx	r7
   83fac:	2800      	cmp	r0, #0
   83fae:	ebc0 0404 	rsb	r4, r0, r4
   83fb2:	4406      	add	r6, r0
   83fb4:	dd04      	ble.n	83fc0 <__sflush_r+0xc0>
   83fb6:	2c00      	cmp	r4, #0
   83fb8:	dcf2      	bgt.n	83fa0 <__sflush_r+0xa0>
   83fba:	2000      	movs	r0, #0
   83fbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83fc0:	89ab      	ldrh	r3, [r5, #12]
   83fc2:	f04f 30ff 	mov.w	r0, #4294967295
   83fc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83fca:	81ab      	strh	r3, [r5, #12]
   83fcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83fd0:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   83fd2:	2a00      	cmp	r2, #0
   83fd4:	dca2      	bgt.n	83f1c <__sflush_r+0x1c>
   83fd6:	e7f0      	b.n	83fba <__sflush_r+0xba>
   83fd8:	2301      	movs	r3, #1
   83fda:	4640      	mov	r0, r8
   83fdc:	69e9      	ldr	r1, [r5, #28]
   83fde:	47a0      	blx	r4
   83fe0:	1c43      	adds	r3, r0, #1
   83fe2:	4602      	mov	r2, r0
   83fe4:	d01e      	beq.n	84024 <__sflush_r+0x124>
   83fe6:	89ab      	ldrh	r3, [r5, #12]
   83fe8:	6aac      	ldr	r4, [r5, #40]	; 0x28
   83fea:	e7a6      	b.n	83f3a <__sflush_r+0x3a>
   83fec:	f8d8 3000 	ldr.w	r3, [r8]
   83ff0:	b95b      	cbnz	r3, 8400a <__sflush_r+0x10a>
   83ff2:	89aa      	ldrh	r2, [r5, #12]
   83ff4:	6929      	ldr	r1, [r5, #16]
   83ff6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   83ffa:	b292      	uxth	r2, r2
   83ffc:	606b      	str	r3, [r5, #4]
   83ffe:	04d3      	lsls	r3, r2, #19
   84000:	81aa      	strh	r2, [r5, #12]
   84002:	6029      	str	r1, [r5, #0]
   84004:	d5b2      	bpl.n	83f6c <__sflush_r+0x6c>
   84006:	6528      	str	r0, [r5, #80]	; 0x50
   84008:	e7b0      	b.n	83f6c <__sflush_r+0x6c>
   8400a:	2b1d      	cmp	r3, #29
   8400c:	d001      	beq.n	84012 <__sflush_r+0x112>
   8400e:	2b16      	cmp	r3, #22
   84010:	d113      	bne.n	8403a <__sflush_r+0x13a>
   84012:	89a9      	ldrh	r1, [r5, #12]
   84014:	692b      	ldr	r3, [r5, #16]
   84016:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   8401a:	2200      	movs	r2, #0
   8401c:	81a9      	strh	r1, [r5, #12]
   8401e:	602b      	str	r3, [r5, #0]
   84020:	606a      	str	r2, [r5, #4]
   84022:	e7a3      	b.n	83f6c <__sflush_r+0x6c>
   84024:	f8d8 3000 	ldr.w	r3, [r8]
   84028:	2b00      	cmp	r3, #0
   8402a:	d0dc      	beq.n	83fe6 <__sflush_r+0xe6>
   8402c:	2b1d      	cmp	r3, #29
   8402e:	d001      	beq.n	84034 <__sflush_r+0x134>
   84030:	2b16      	cmp	r3, #22
   84032:	d1c5      	bne.n	83fc0 <__sflush_r+0xc0>
   84034:	f8c8 6000 	str.w	r6, [r8]
   84038:	e7bf      	b.n	83fba <__sflush_r+0xba>
   8403a:	89ab      	ldrh	r3, [r5, #12]
   8403c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84040:	81ab      	strh	r3, [r5, #12]
   84042:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84046:	bf00      	nop

00084048 <_fflush_r>:
   84048:	b510      	push	{r4, lr}
   8404a:	4604      	mov	r4, r0
   8404c:	b082      	sub	sp, #8
   8404e:	b108      	cbz	r0, 84054 <_fflush_r+0xc>
   84050:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84052:	b153      	cbz	r3, 8406a <_fflush_r+0x22>
   84054:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   84058:	b908      	cbnz	r0, 8405e <_fflush_r+0x16>
   8405a:	b002      	add	sp, #8
   8405c:	bd10      	pop	{r4, pc}
   8405e:	4620      	mov	r0, r4
   84060:	b002      	add	sp, #8
   84062:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   84066:	f7ff bf4b 	b.w	83f00 <__sflush_r>
   8406a:	9101      	str	r1, [sp, #4]
   8406c:	f000 f808 	bl	84080 <__sinit>
   84070:	9901      	ldr	r1, [sp, #4]
   84072:	e7ef      	b.n	84054 <_fflush_r+0xc>

00084074 <_cleanup_r>:
   84074:	4901      	ldr	r1, [pc, #4]	; (8407c <_cleanup_r+0x8>)
   84076:	f000 bb9f 	b.w	847b8 <_fwalk>
   8407a:	bf00      	nop
   8407c:	00085695 	.word	0x00085695

00084080 <__sinit>:
   84080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84084:	6b84      	ldr	r4, [r0, #56]	; 0x38
   84086:	b083      	sub	sp, #12
   84088:	4607      	mov	r7, r0
   8408a:	2c00      	cmp	r4, #0
   8408c:	d165      	bne.n	8415a <__sinit+0xda>
   8408e:	687d      	ldr	r5, [r7, #4]
   84090:	4833      	ldr	r0, [pc, #204]	; (84160 <__sinit+0xe0>)
   84092:	2304      	movs	r3, #4
   84094:	2103      	movs	r1, #3
   84096:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   8409a:	63f8      	str	r0, [r7, #60]	; 0x3c
   8409c:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   840a0:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   840a4:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   840a8:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   840ac:	81ab      	strh	r3, [r5, #12]
   840ae:	602c      	str	r4, [r5, #0]
   840b0:	606c      	str	r4, [r5, #4]
   840b2:	60ac      	str	r4, [r5, #8]
   840b4:	666c      	str	r4, [r5, #100]	; 0x64
   840b6:	81ec      	strh	r4, [r5, #14]
   840b8:	612c      	str	r4, [r5, #16]
   840ba:	616c      	str	r4, [r5, #20]
   840bc:	61ac      	str	r4, [r5, #24]
   840be:	4621      	mov	r1, r4
   840c0:	2208      	movs	r2, #8
   840c2:	f7fe fed3 	bl	82e6c <memset>
   840c6:	f8df b09c 	ldr.w	fp, [pc, #156]	; 84164 <__sinit+0xe4>
   840ca:	68be      	ldr	r6, [r7, #8]
   840cc:	f8df a098 	ldr.w	sl, [pc, #152]	; 84168 <__sinit+0xe8>
   840d0:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8416c <__sinit+0xec>
   840d4:	f8df 8098 	ldr.w	r8, [pc, #152]	; 84170 <__sinit+0xf0>
   840d8:	2301      	movs	r3, #1
   840da:	2209      	movs	r2, #9
   840dc:	61ed      	str	r5, [r5, #28]
   840de:	f8c5 b020 	str.w	fp, [r5, #32]
   840e2:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   840e6:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   840ea:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   840ee:	4621      	mov	r1, r4
   840f0:	81f3      	strh	r3, [r6, #14]
   840f2:	81b2      	strh	r2, [r6, #12]
   840f4:	6034      	str	r4, [r6, #0]
   840f6:	6074      	str	r4, [r6, #4]
   840f8:	60b4      	str	r4, [r6, #8]
   840fa:	6674      	str	r4, [r6, #100]	; 0x64
   840fc:	6134      	str	r4, [r6, #16]
   840fe:	6174      	str	r4, [r6, #20]
   84100:	61b4      	str	r4, [r6, #24]
   84102:	2208      	movs	r2, #8
   84104:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   84108:	9301      	str	r3, [sp, #4]
   8410a:	f7fe feaf 	bl	82e6c <memset>
   8410e:	68fd      	ldr	r5, [r7, #12]
   84110:	2012      	movs	r0, #18
   84112:	2202      	movs	r2, #2
   84114:	61f6      	str	r6, [r6, #28]
   84116:	f8c6 b020 	str.w	fp, [r6, #32]
   8411a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   8411e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   84122:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   84126:	4621      	mov	r1, r4
   84128:	81a8      	strh	r0, [r5, #12]
   8412a:	81ea      	strh	r2, [r5, #14]
   8412c:	602c      	str	r4, [r5, #0]
   8412e:	606c      	str	r4, [r5, #4]
   84130:	60ac      	str	r4, [r5, #8]
   84132:	666c      	str	r4, [r5, #100]	; 0x64
   84134:	612c      	str	r4, [r5, #16]
   84136:	616c      	str	r4, [r5, #20]
   84138:	61ac      	str	r4, [r5, #24]
   8413a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   8413e:	2208      	movs	r2, #8
   84140:	f7fe fe94 	bl	82e6c <memset>
   84144:	9b01      	ldr	r3, [sp, #4]
   84146:	61ed      	str	r5, [r5, #28]
   84148:	f8c5 b020 	str.w	fp, [r5, #32]
   8414c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   84150:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   84154:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   84158:	63bb      	str	r3, [r7, #56]	; 0x38
   8415a:	b003      	add	sp, #12
   8415c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84160:	00084075 	.word	0x00084075
   84164:	00085389 	.word	0x00085389
   84168:	000853ad 	.word	0x000853ad
   8416c:	000853e5 	.word	0x000853e5
   84170:	00085405 	.word	0x00085405

00084174 <__sfp_lock_acquire>:
   84174:	4770      	bx	lr
   84176:	bf00      	nop

00084178 <__sfp_lock_release>:
   84178:	4770      	bx	lr
   8417a:	bf00      	nop

0008417c <__libc_fini_array>:
   8417c:	b538      	push	{r3, r4, r5, lr}
   8417e:	4d09      	ldr	r5, [pc, #36]	; (841a4 <__libc_fini_array+0x28>)
   84180:	4c09      	ldr	r4, [pc, #36]	; (841a8 <__libc_fini_array+0x2c>)
   84182:	1b64      	subs	r4, r4, r5
   84184:	10a4      	asrs	r4, r4, #2
   84186:	bf18      	it	ne
   84188:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   8418c:	d005      	beq.n	8419a <__libc_fini_array+0x1e>
   8418e:	3c01      	subs	r4, #1
   84190:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   84194:	4798      	blx	r3
   84196:	2c00      	cmp	r4, #0
   84198:	d1f9      	bne.n	8418e <__libc_fini_array+0x12>
   8419a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8419e:	f002 bdb5 	b.w	86d0c <_fini>
   841a2:	bf00      	nop
   841a4:	00086d18 	.word	0x00086d18
   841a8:	00086d1c 	.word	0x00086d1c

000841ac <_fputwc_r>:
   841ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   841b0:	8993      	ldrh	r3, [r2, #12]
   841b2:	460f      	mov	r7, r1
   841b4:	0499      	lsls	r1, r3, #18
   841b6:	b082      	sub	sp, #8
   841b8:	4614      	mov	r4, r2
   841ba:	4680      	mov	r8, r0
   841bc:	d406      	bmi.n	841cc <_fputwc_r+0x20>
   841be:	6e52      	ldr	r2, [r2, #100]	; 0x64
   841c0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   841c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   841c8:	81a3      	strh	r3, [r4, #12]
   841ca:	6662      	str	r2, [r4, #100]	; 0x64
   841cc:	f000 fb1c 	bl	84808 <__locale_mb_cur_max>
   841d0:	2801      	cmp	r0, #1
   841d2:	d03e      	beq.n	84252 <_fputwc_r+0xa6>
   841d4:	463a      	mov	r2, r7
   841d6:	4640      	mov	r0, r8
   841d8:	a901      	add	r1, sp, #4
   841da:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   841de:	f001 f969 	bl	854b4 <_wcrtomb_r>
   841e2:	1c42      	adds	r2, r0, #1
   841e4:	4606      	mov	r6, r0
   841e6:	d02d      	beq.n	84244 <_fputwc_r+0x98>
   841e8:	2800      	cmp	r0, #0
   841ea:	d03a      	beq.n	84262 <_fputwc_r+0xb6>
   841ec:	f89d 1004 	ldrb.w	r1, [sp, #4]
   841f0:	2500      	movs	r5, #0
   841f2:	e009      	b.n	84208 <_fputwc_r+0x5c>
   841f4:	6823      	ldr	r3, [r4, #0]
   841f6:	7019      	strb	r1, [r3, #0]
   841f8:	6823      	ldr	r3, [r4, #0]
   841fa:	3301      	adds	r3, #1
   841fc:	6023      	str	r3, [r4, #0]
   841fe:	3501      	adds	r5, #1
   84200:	42b5      	cmp	r5, r6
   84202:	d22e      	bcs.n	84262 <_fputwc_r+0xb6>
   84204:	ab01      	add	r3, sp, #4
   84206:	5ce9      	ldrb	r1, [r5, r3]
   84208:	68a3      	ldr	r3, [r4, #8]
   8420a:	3b01      	subs	r3, #1
   8420c:	2b00      	cmp	r3, #0
   8420e:	60a3      	str	r3, [r4, #8]
   84210:	daf0      	bge.n	841f4 <_fputwc_r+0x48>
   84212:	69a2      	ldr	r2, [r4, #24]
   84214:	4293      	cmp	r3, r2
   84216:	db06      	blt.n	84226 <_fputwc_r+0x7a>
   84218:	6823      	ldr	r3, [r4, #0]
   8421a:	7019      	strb	r1, [r3, #0]
   8421c:	6823      	ldr	r3, [r4, #0]
   8421e:	7819      	ldrb	r1, [r3, #0]
   84220:	3301      	adds	r3, #1
   84222:	290a      	cmp	r1, #10
   84224:	d1ea      	bne.n	841fc <_fputwc_r+0x50>
   84226:	4640      	mov	r0, r8
   84228:	4622      	mov	r2, r4
   8422a:	f001 f8ef 	bl	8540c <__swbuf_r>
   8422e:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   84232:	4258      	negs	r0, r3
   84234:	4158      	adcs	r0, r3
   84236:	2800      	cmp	r0, #0
   84238:	d0e1      	beq.n	841fe <_fputwc_r+0x52>
   8423a:	f04f 30ff 	mov.w	r0, #4294967295
   8423e:	b002      	add	sp, #8
   84240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84244:	89a3      	ldrh	r3, [r4, #12]
   84246:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8424a:	81a3      	strh	r3, [r4, #12]
   8424c:	b002      	add	sp, #8
   8424e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84252:	1e7b      	subs	r3, r7, #1
   84254:	2bfe      	cmp	r3, #254	; 0xfe
   84256:	d8bd      	bhi.n	841d4 <_fputwc_r+0x28>
   84258:	b2f9      	uxtb	r1, r7
   8425a:	4606      	mov	r6, r0
   8425c:	f88d 1004 	strb.w	r1, [sp, #4]
   84260:	e7c6      	b.n	841f0 <_fputwc_r+0x44>
   84262:	4638      	mov	r0, r7
   84264:	b002      	add	sp, #8
   84266:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8426a:	bf00      	nop

0008426c <_malloc_trim_r>:
   8426c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8426e:	4d23      	ldr	r5, [pc, #140]	; (842fc <_malloc_trim_r+0x90>)
   84270:	460f      	mov	r7, r1
   84272:	4604      	mov	r4, r0
   84274:	f000 fe92 	bl	84f9c <__malloc_lock>
   84278:	68ab      	ldr	r3, [r5, #8]
   8427a:	685e      	ldr	r6, [r3, #4]
   8427c:	f026 0603 	bic.w	r6, r6, #3
   84280:	1bf1      	subs	r1, r6, r7
   84282:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   84286:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   8428a:	f021 010f 	bic.w	r1, r1, #15
   8428e:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   84292:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   84296:	db07      	blt.n	842a8 <_malloc_trim_r+0x3c>
   84298:	4620      	mov	r0, r4
   8429a:	2100      	movs	r1, #0
   8429c:	f001 f862 	bl	85364 <_sbrk_r>
   842a0:	68ab      	ldr	r3, [r5, #8]
   842a2:	4433      	add	r3, r6
   842a4:	4298      	cmp	r0, r3
   842a6:	d004      	beq.n	842b2 <_malloc_trim_r+0x46>
   842a8:	4620      	mov	r0, r4
   842aa:	f000 fe79 	bl	84fa0 <__malloc_unlock>
   842ae:	2000      	movs	r0, #0
   842b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   842b2:	4620      	mov	r0, r4
   842b4:	4279      	negs	r1, r7
   842b6:	f001 f855 	bl	85364 <_sbrk_r>
   842ba:	3001      	adds	r0, #1
   842bc:	d00d      	beq.n	842da <_malloc_trim_r+0x6e>
   842be:	4b10      	ldr	r3, [pc, #64]	; (84300 <_malloc_trim_r+0x94>)
   842c0:	68aa      	ldr	r2, [r5, #8]
   842c2:	6819      	ldr	r1, [r3, #0]
   842c4:	1bf6      	subs	r6, r6, r7
   842c6:	f046 0601 	orr.w	r6, r6, #1
   842ca:	4620      	mov	r0, r4
   842cc:	1bc9      	subs	r1, r1, r7
   842ce:	6056      	str	r6, [r2, #4]
   842d0:	6019      	str	r1, [r3, #0]
   842d2:	f000 fe65 	bl	84fa0 <__malloc_unlock>
   842d6:	2001      	movs	r0, #1
   842d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   842da:	4620      	mov	r0, r4
   842dc:	2100      	movs	r1, #0
   842de:	f001 f841 	bl	85364 <_sbrk_r>
   842e2:	68ab      	ldr	r3, [r5, #8]
   842e4:	1ac2      	subs	r2, r0, r3
   842e6:	2a0f      	cmp	r2, #15
   842e8:	ddde      	ble.n	842a8 <_malloc_trim_r+0x3c>
   842ea:	4d06      	ldr	r5, [pc, #24]	; (84304 <_malloc_trim_r+0x98>)
   842ec:	4904      	ldr	r1, [pc, #16]	; (84300 <_malloc_trim_r+0x94>)
   842ee:	682d      	ldr	r5, [r5, #0]
   842f0:	f042 0201 	orr.w	r2, r2, #1
   842f4:	1b40      	subs	r0, r0, r5
   842f6:	605a      	str	r2, [r3, #4]
   842f8:	6008      	str	r0, [r1, #0]
   842fa:	e7d5      	b.n	842a8 <_malloc_trim_r+0x3c>
   842fc:	20070598 	.word	0x20070598
   84300:	20078d34 	.word	0x20078d34
   84304:	200709a4 	.word	0x200709a4

00084308 <_free_r>:
   84308:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8430c:	460d      	mov	r5, r1
   8430e:	4606      	mov	r6, r0
   84310:	2900      	cmp	r1, #0
   84312:	d055      	beq.n	843c0 <_free_r+0xb8>
   84314:	f000 fe42 	bl	84f9c <__malloc_lock>
   84318:	f855 1c04 	ldr.w	r1, [r5, #-4]
   8431c:	f8df c170 	ldr.w	ip, [pc, #368]	; 84490 <_free_r+0x188>
   84320:	f1a5 0408 	sub.w	r4, r5, #8
   84324:	f021 0301 	bic.w	r3, r1, #1
   84328:	18e2      	adds	r2, r4, r3
   8432a:	f8dc 0008 	ldr.w	r0, [ip, #8]
   8432e:	6857      	ldr	r7, [r2, #4]
   84330:	4290      	cmp	r0, r2
   84332:	f027 0703 	bic.w	r7, r7, #3
   84336:	d068      	beq.n	8440a <_free_r+0x102>
   84338:	f011 0101 	ands.w	r1, r1, #1
   8433c:	6057      	str	r7, [r2, #4]
   8433e:	d032      	beq.n	843a6 <_free_r+0x9e>
   84340:	2100      	movs	r1, #0
   84342:	19d0      	adds	r0, r2, r7
   84344:	6840      	ldr	r0, [r0, #4]
   84346:	07c0      	lsls	r0, r0, #31
   84348:	d406      	bmi.n	84358 <_free_r+0x50>
   8434a:	443b      	add	r3, r7
   8434c:	6890      	ldr	r0, [r2, #8]
   8434e:	2900      	cmp	r1, #0
   84350:	d04d      	beq.n	843ee <_free_r+0xe6>
   84352:	68d2      	ldr	r2, [r2, #12]
   84354:	60c2      	str	r2, [r0, #12]
   84356:	6090      	str	r0, [r2, #8]
   84358:	f043 0201 	orr.w	r2, r3, #1
   8435c:	6062      	str	r2, [r4, #4]
   8435e:	50e3      	str	r3, [r4, r3]
   84360:	b9e1      	cbnz	r1, 8439c <_free_r+0x94>
   84362:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   84366:	d32d      	bcc.n	843c4 <_free_r+0xbc>
   84368:	0a5a      	lsrs	r2, r3, #9
   8436a:	2a04      	cmp	r2, #4
   8436c:	d869      	bhi.n	84442 <_free_r+0x13a>
   8436e:	0998      	lsrs	r0, r3, #6
   84370:	3038      	adds	r0, #56	; 0x38
   84372:	0041      	lsls	r1, r0, #1
   84374:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   84378:	f8dc 2008 	ldr.w	r2, [ip, #8]
   8437c:	4944      	ldr	r1, [pc, #272]	; (84490 <_free_r+0x188>)
   8437e:	4562      	cmp	r2, ip
   84380:	d065      	beq.n	8444e <_free_r+0x146>
   84382:	6851      	ldr	r1, [r2, #4]
   84384:	f021 0103 	bic.w	r1, r1, #3
   84388:	428b      	cmp	r3, r1
   8438a:	d202      	bcs.n	84392 <_free_r+0x8a>
   8438c:	6892      	ldr	r2, [r2, #8]
   8438e:	4594      	cmp	ip, r2
   84390:	d1f7      	bne.n	84382 <_free_r+0x7a>
   84392:	68d3      	ldr	r3, [r2, #12]
   84394:	60e3      	str	r3, [r4, #12]
   84396:	60a2      	str	r2, [r4, #8]
   84398:	609c      	str	r4, [r3, #8]
   8439a:	60d4      	str	r4, [r2, #12]
   8439c:	4630      	mov	r0, r6
   8439e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   843a2:	f000 bdfd 	b.w	84fa0 <__malloc_unlock>
   843a6:	f855 5c08 	ldr.w	r5, [r5, #-8]
   843aa:	f10c 0808 	add.w	r8, ip, #8
   843ae:	1b64      	subs	r4, r4, r5
   843b0:	68a0      	ldr	r0, [r4, #8]
   843b2:	442b      	add	r3, r5
   843b4:	4540      	cmp	r0, r8
   843b6:	d042      	beq.n	8443e <_free_r+0x136>
   843b8:	68e5      	ldr	r5, [r4, #12]
   843ba:	60c5      	str	r5, [r0, #12]
   843bc:	60a8      	str	r0, [r5, #8]
   843be:	e7c0      	b.n	84342 <_free_r+0x3a>
   843c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   843c4:	08db      	lsrs	r3, r3, #3
   843c6:	109a      	asrs	r2, r3, #2
   843c8:	2001      	movs	r0, #1
   843ca:	4090      	lsls	r0, r2
   843cc:	f8dc 1004 	ldr.w	r1, [ip, #4]
   843d0:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   843d4:	689a      	ldr	r2, [r3, #8]
   843d6:	4301      	orrs	r1, r0
   843d8:	60a2      	str	r2, [r4, #8]
   843da:	60e3      	str	r3, [r4, #12]
   843dc:	f8cc 1004 	str.w	r1, [ip, #4]
   843e0:	4630      	mov	r0, r6
   843e2:	609c      	str	r4, [r3, #8]
   843e4:	60d4      	str	r4, [r2, #12]
   843e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   843ea:	f000 bdd9 	b.w	84fa0 <__malloc_unlock>
   843ee:	4d29      	ldr	r5, [pc, #164]	; (84494 <_free_r+0x18c>)
   843f0:	42a8      	cmp	r0, r5
   843f2:	d1ae      	bne.n	84352 <_free_r+0x4a>
   843f4:	f043 0201 	orr.w	r2, r3, #1
   843f8:	f8cc 4014 	str.w	r4, [ip, #20]
   843fc:	f8cc 4010 	str.w	r4, [ip, #16]
   84400:	60e0      	str	r0, [r4, #12]
   84402:	60a0      	str	r0, [r4, #8]
   84404:	6062      	str	r2, [r4, #4]
   84406:	50e3      	str	r3, [r4, r3]
   84408:	e7c8      	b.n	8439c <_free_r+0x94>
   8440a:	441f      	add	r7, r3
   8440c:	07cb      	lsls	r3, r1, #31
   8440e:	d407      	bmi.n	84420 <_free_r+0x118>
   84410:	f855 1c08 	ldr.w	r1, [r5, #-8]
   84414:	1a64      	subs	r4, r4, r1
   84416:	68e3      	ldr	r3, [r4, #12]
   84418:	68a2      	ldr	r2, [r4, #8]
   8441a:	440f      	add	r7, r1
   8441c:	60d3      	str	r3, [r2, #12]
   8441e:	609a      	str	r2, [r3, #8]
   84420:	4b1d      	ldr	r3, [pc, #116]	; (84498 <_free_r+0x190>)
   84422:	f047 0201 	orr.w	r2, r7, #1
   84426:	681b      	ldr	r3, [r3, #0]
   84428:	6062      	str	r2, [r4, #4]
   8442a:	429f      	cmp	r7, r3
   8442c:	f8cc 4008 	str.w	r4, [ip, #8]
   84430:	d3b4      	bcc.n	8439c <_free_r+0x94>
   84432:	4b1a      	ldr	r3, [pc, #104]	; (8449c <_free_r+0x194>)
   84434:	4630      	mov	r0, r6
   84436:	6819      	ldr	r1, [r3, #0]
   84438:	f7ff ff18 	bl	8426c <_malloc_trim_r>
   8443c:	e7ae      	b.n	8439c <_free_r+0x94>
   8443e:	2101      	movs	r1, #1
   84440:	e77f      	b.n	84342 <_free_r+0x3a>
   84442:	2a14      	cmp	r2, #20
   84444:	d80b      	bhi.n	8445e <_free_r+0x156>
   84446:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   8444a:	0041      	lsls	r1, r0, #1
   8444c:	e792      	b.n	84374 <_free_r+0x6c>
   8444e:	1080      	asrs	r0, r0, #2
   84450:	2501      	movs	r5, #1
   84452:	4085      	lsls	r5, r0
   84454:	6848      	ldr	r0, [r1, #4]
   84456:	4613      	mov	r3, r2
   84458:	4328      	orrs	r0, r5
   8445a:	6048      	str	r0, [r1, #4]
   8445c:	e79a      	b.n	84394 <_free_r+0x8c>
   8445e:	2a54      	cmp	r2, #84	; 0x54
   84460:	d803      	bhi.n	8446a <_free_r+0x162>
   84462:	0b18      	lsrs	r0, r3, #12
   84464:	306e      	adds	r0, #110	; 0x6e
   84466:	0041      	lsls	r1, r0, #1
   84468:	e784      	b.n	84374 <_free_r+0x6c>
   8446a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   8446e:	d803      	bhi.n	84478 <_free_r+0x170>
   84470:	0bd8      	lsrs	r0, r3, #15
   84472:	3077      	adds	r0, #119	; 0x77
   84474:	0041      	lsls	r1, r0, #1
   84476:	e77d      	b.n	84374 <_free_r+0x6c>
   84478:	f240 5154 	movw	r1, #1364	; 0x554
   8447c:	428a      	cmp	r2, r1
   8447e:	d803      	bhi.n	84488 <_free_r+0x180>
   84480:	0c98      	lsrs	r0, r3, #18
   84482:	307c      	adds	r0, #124	; 0x7c
   84484:	0041      	lsls	r1, r0, #1
   84486:	e775      	b.n	84374 <_free_r+0x6c>
   84488:	21fc      	movs	r1, #252	; 0xfc
   8448a:	207e      	movs	r0, #126	; 0x7e
   8448c:	e772      	b.n	84374 <_free_r+0x6c>
   8448e:	bf00      	nop
   84490:	20070598 	.word	0x20070598
   84494:	200705a0 	.word	0x200705a0
   84498:	200709a0 	.word	0x200709a0
   8449c:	20078d30 	.word	0x20078d30

000844a0 <__sfvwrite_r>:
   844a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   844a4:	6893      	ldr	r3, [r2, #8]
   844a6:	b083      	sub	sp, #12
   844a8:	4616      	mov	r6, r2
   844aa:	4681      	mov	r9, r0
   844ac:	460c      	mov	r4, r1
   844ae:	b32b      	cbz	r3, 844fc <__sfvwrite_r+0x5c>
   844b0:	898b      	ldrh	r3, [r1, #12]
   844b2:	0719      	lsls	r1, r3, #28
   844b4:	d526      	bpl.n	84504 <__sfvwrite_r+0x64>
   844b6:	6922      	ldr	r2, [r4, #16]
   844b8:	b322      	cbz	r2, 84504 <__sfvwrite_r+0x64>
   844ba:	f003 0202 	and.w	r2, r3, #2
   844be:	b292      	uxth	r2, r2
   844c0:	6835      	ldr	r5, [r6, #0]
   844c2:	2a00      	cmp	r2, #0
   844c4:	d02c      	beq.n	84520 <__sfvwrite_r+0x80>
   844c6:	f04f 0a00 	mov.w	sl, #0
   844ca:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 847b4 <__sfvwrite_r+0x314>
   844ce:	46d0      	mov	r8, sl
   844d0:	45d8      	cmp	r8, fp
   844d2:	bf34      	ite	cc
   844d4:	4643      	movcc	r3, r8
   844d6:	465b      	movcs	r3, fp
   844d8:	4652      	mov	r2, sl
   844da:	4648      	mov	r0, r9
   844dc:	f1b8 0f00 	cmp.w	r8, #0
   844e0:	d04f      	beq.n	84582 <__sfvwrite_r+0xe2>
   844e2:	69e1      	ldr	r1, [r4, #28]
   844e4:	6a67      	ldr	r7, [r4, #36]	; 0x24
   844e6:	47b8      	blx	r7
   844e8:	2800      	cmp	r0, #0
   844ea:	dd56      	ble.n	8459a <__sfvwrite_r+0xfa>
   844ec:	68b3      	ldr	r3, [r6, #8]
   844ee:	4482      	add	sl, r0
   844f0:	1a1b      	subs	r3, r3, r0
   844f2:	ebc0 0808 	rsb	r8, r0, r8
   844f6:	60b3      	str	r3, [r6, #8]
   844f8:	2b00      	cmp	r3, #0
   844fa:	d1e9      	bne.n	844d0 <__sfvwrite_r+0x30>
   844fc:	2000      	movs	r0, #0
   844fe:	b003      	add	sp, #12
   84500:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84504:	4648      	mov	r0, r9
   84506:	4621      	mov	r1, r4
   84508:	f7ff fc88 	bl	83e1c <__swsetup_r>
   8450c:	2800      	cmp	r0, #0
   8450e:	f040 8148 	bne.w	847a2 <__sfvwrite_r+0x302>
   84512:	89a3      	ldrh	r3, [r4, #12]
   84514:	6835      	ldr	r5, [r6, #0]
   84516:	f003 0202 	and.w	r2, r3, #2
   8451a:	b292      	uxth	r2, r2
   8451c:	2a00      	cmp	r2, #0
   8451e:	d1d2      	bne.n	844c6 <__sfvwrite_r+0x26>
   84520:	f013 0a01 	ands.w	sl, r3, #1
   84524:	d142      	bne.n	845ac <__sfvwrite_r+0x10c>
   84526:	46d0      	mov	r8, sl
   84528:	f1b8 0f00 	cmp.w	r8, #0
   8452c:	d023      	beq.n	84576 <__sfvwrite_r+0xd6>
   8452e:	059a      	lsls	r2, r3, #22
   84530:	68a7      	ldr	r7, [r4, #8]
   84532:	d576      	bpl.n	84622 <__sfvwrite_r+0x182>
   84534:	45b8      	cmp	r8, r7
   84536:	f0c0 80a4 	bcc.w	84682 <__sfvwrite_r+0x1e2>
   8453a:	f413 6f90 	tst.w	r3, #1152	; 0x480
   8453e:	f040 80b2 	bne.w	846a6 <__sfvwrite_r+0x206>
   84542:	6820      	ldr	r0, [r4, #0]
   84544:	46bb      	mov	fp, r7
   84546:	4651      	mov	r1, sl
   84548:	465a      	mov	r2, fp
   8454a:	f000 fcc1 	bl	84ed0 <memmove>
   8454e:	68a2      	ldr	r2, [r4, #8]
   84550:	6821      	ldr	r1, [r4, #0]
   84552:	1bd2      	subs	r2, r2, r7
   84554:	eb01 030b 	add.w	r3, r1, fp
   84558:	60a2      	str	r2, [r4, #8]
   8455a:	6023      	str	r3, [r4, #0]
   8455c:	4642      	mov	r2, r8
   8455e:	68b3      	ldr	r3, [r6, #8]
   84560:	4492      	add	sl, r2
   84562:	1a9b      	subs	r3, r3, r2
   84564:	ebc2 0808 	rsb	r8, r2, r8
   84568:	60b3      	str	r3, [r6, #8]
   8456a:	2b00      	cmp	r3, #0
   8456c:	d0c6      	beq.n	844fc <__sfvwrite_r+0x5c>
   8456e:	89a3      	ldrh	r3, [r4, #12]
   84570:	f1b8 0f00 	cmp.w	r8, #0
   84574:	d1db      	bne.n	8452e <__sfvwrite_r+0x8e>
   84576:	f8d5 a000 	ldr.w	sl, [r5]
   8457a:	f8d5 8004 	ldr.w	r8, [r5, #4]
   8457e:	3508      	adds	r5, #8
   84580:	e7d2      	b.n	84528 <__sfvwrite_r+0x88>
   84582:	f8d5 a000 	ldr.w	sl, [r5]
   84586:	f8d5 8004 	ldr.w	r8, [r5, #4]
   8458a:	3508      	adds	r5, #8
   8458c:	e7a0      	b.n	844d0 <__sfvwrite_r+0x30>
   8458e:	4648      	mov	r0, r9
   84590:	4621      	mov	r1, r4
   84592:	f7ff fd59 	bl	84048 <_fflush_r>
   84596:	2800      	cmp	r0, #0
   84598:	d059      	beq.n	8464e <__sfvwrite_r+0x1ae>
   8459a:	89a3      	ldrh	r3, [r4, #12]
   8459c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   845a0:	f04f 30ff 	mov.w	r0, #4294967295
   845a4:	81a3      	strh	r3, [r4, #12]
   845a6:	b003      	add	sp, #12
   845a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   845ac:	4692      	mov	sl, r2
   845ae:	9201      	str	r2, [sp, #4]
   845b0:	4693      	mov	fp, r2
   845b2:	4690      	mov	r8, r2
   845b4:	f1b8 0f00 	cmp.w	r8, #0
   845b8:	d02b      	beq.n	84612 <__sfvwrite_r+0x172>
   845ba:	9f01      	ldr	r7, [sp, #4]
   845bc:	2f00      	cmp	r7, #0
   845be:	d064      	beq.n	8468a <__sfvwrite_r+0x1ea>
   845c0:	6820      	ldr	r0, [r4, #0]
   845c2:	6921      	ldr	r1, [r4, #16]
   845c4:	45c2      	cmp	sl, r8
   845c6:	bf34      	ite	cc
   845c8:	4653      	movcc	r3, sl
   845ca:	4643      	movcs	r3, r8
   845cc:	4288      	cmp	r0, r1
   845ce:	461f      	mov	r7, r3
   845d0:	f8d4 c008 	ldr.w	ip, [r4, #8]
   845d4:	6962      	ldr	r2, [r4, #20]
   845d6:	d903      	bls.n	845e0 <__sfvwrite_r+0x140>
   845d8:	4494      	add	ip, r2
   845da:	4563      	cmp	r3, ip
   845dc:	f300 80ae 	bgt.w	8473c <__sfvwrite_r+0x29c>
   845e0:	4293      	cmp	r3, r2
   845e2:	db36      	blt.n	84652 <__sfvwrite_r+0x1b2>
   845e4:	4613      	mov	r3, r2
   845e6:	6a67      	ldr	r7, [r4, #36]	; 0x24
   845e8:	4648      	mov	r0, r9
   845ea:	69e1      	ldr	r1, [r4, #28]
   845ec:	465a      	mov	r2, fp
   845ee:	47b8      	blx	r7
   845f0:	1e07      	subs	r7, r0, #0
   845f2:	ddd2      	ble.n	8459a <__sfvwrite_r+0xfa>
   845f4:	ebba 0a07 	subs.w	sl, sl, r7
   845f8:	d03a      	beq.n	84670 <__sfvwrite_r+0x1d0>
   845fa:	68b3      	ldr	r3, [r6, #8]
   845fc:	44bb      	add	fp, r7
   845fe:	1bdb      	subs	r3, r3, r7
   84600:	ebc7 0808 	rsb	r8, r7, r8
   84604:	60b3      	str	r3, [r6, #8]
   84606:	2b00      	cmp	r3, #0
   84608:	f43f af78 	beq.w	844fc <__sfvwrite_r+0x5c>
   8460c:	f1b8 0f00 	cmp.w	r8, #0
   84610:	d1d3      	bne.n	845ba <__sfvwrite_r+0x11a>
   84612:	2700      	movs	r7, #0
   84614:	f8d5 b000 	ldr.w	fp, [r5]
   84618:	f8d5 8004 	ldr.w	r8, [r5, #4]
   8461c:	9701      	str	r7, [sp, #4]
   8461e:	3508      	adds	r5, #8
   84620:	e7c8      	b.n	845b4 <__sfvwrite_r+0x114>
   84622:	6820      	ldr	r0, [r4, #0]
   84624:	6923      	ldr	r3, [r4, #16]
   84626:	4298      	cmp	r0, r3
   84628:	d802      	bhi.n	84630 <__sfvwrite_r+0x190>
   8462a:	6963      	ldr	r3, [r4, #20]
   8462c:	4598      	cmp	r8, r3
   8462e:	d272      	bcs.n	84716 <__sfvwrite_r+0x276>
   84630:	45b8      	cmp	r8, r7
   84632:	bf38      	it	cc
   84634:	4647      	movcc	r7, r8
   84636:	463a      	mov	r2, r7
   84638:	4651      	mov	r1, sl
   8463a:	f000 fc49 	bl	84ed0 <memmove>
   8463e:	68a3      	ldr	r3, [r4, #8]
   84640:	6822      	ldr	r2, [r4, #0]
   84642:	1bdb      	subs	r3, r3, r7
   84644:	443a      	add	r2, r7
   84646:	60a3      	str	r3, [r4, #8]
   84648:	6022      	str	r2, [r4, #0]
   8464a:	2b00      	cmp	r3, #0
   8464c:	d09f      	beq.n	8458e <__sfvwrite_r+0xee>
   8464e:	463a      	mov	r2, r7
   84650:	e785      	b.n	8455e <__sfvwrite_r+0xbe>
   84652:	461a      	mov	r2, r3
   84654:	4659      	mov	r1, fp
   84656:	9300      	str	r3, [sp, #0]
   84658:	f000 fc3a 	bl	84ed0 <memmove>
   8465c:	9b00      	ldr	r3, [sp, #0]
   8465e:	68a1      	ldr	r1, [r4, #8]
   84660:	6822      	ldr	r2, [r4, #0]
   84662:	1ac9      	subs	r1, r1, r3
   84664:	ebba 0a07 	subs.w	sl, sl, r7
   84668:	4413      	add	r3, r2
   8466a:	60a1      	str	r1, [r4, #8]
   8466c:	6023      	str	r3, [r4, #0]
   8466e:	d1c4      	bne.n	845fa <__sfvwrite_r+0x15a>
   84670:	4648      	mov	r0, r9
   84672:	4621      	mov	r1, r4
   84674:	f7ff fce8 	bl	84048 <_fflush_r>
   84678:	2800      	cmp	r0, #0
   8467a:	d18e      	bne.n	8459a <__sfvwrite_r+0xfa>
   8467c:	f8cd a004 	str.w	sl, [sp, #4]
   84680:	e7bb      	b.n	845fa <__sfvwrite_r+0x15a>
   84682:	6820      	ldr	r0, [r4, #0]
   84684:	4647      	mov	r7, r8
   84686:	46c3      	mov	fp, r8
   84688:	e75d      	b.n	84546 <__sfvwrite_r+0xa6>
   8468a:	4658      	mov	r0, fp
   8468c:	210a      	movs	r1, #10
   8468e:	4642      	mov	r2, r8
   84690:	f000 fbd4 	bl	84e3c <memchr>
   84694:	2800      	cmp	r0, #0
   84696:	d07f      	beq.n	84798 <__sfvwrite_r+0x2f8>
   84698:	f100 0a01 	add.w	sl, r0, #1
   8469c:	2701      	movs	r7, #1
   8469e:	ebcb 0a0a 	rsb	sl, fp, sl
   846a2:	9701      	str	r7, [sp, #4]
   846a4:	e78c      	b.n	845c0 <__sfvwrite_r+0x120>
   846a6:	6822      	ldr	r2, [r4, #0]
   846a8:	6921      	ldr	r1, [r4, #16]
   846aa:	6967      	ldr	r7, [r4, #20]
   846ac:	ebc1 0c02 	rsb	ip, r1, r2
   846b0:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   846b4:	f10c 0201 	add.w	r2, ip, #1
   846b8:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   846bc:	4442      	add	r2, r8
   846be:	107f      	asrs	r7, r7, #1
   846c0:	4297      	cmp	r7, r2
   846c2:	bf34      	ite	cc
   846c4:	4617      	movcc	r7, r2
   846c6:	463a      	movcs	r2, r7
   846c8:	055b      	lsls	r3, r3, #21
   846ca:	d54f      	bpl.n	8476c <__sfvwrite_r+0x2cc>
   846cc:	4611      	mov	r1, r2
   846ce:	4648      	mov	r0, r9
   846d0:	f8cd c000 	str.w	ip, [sp]
   846d4:	f000 f916 	bl	84904 <_malloc_r>
   846d8:	f8dd c000 	ldr.w	ip, [sp]
   846dc:	4683      	mov	fp, r0
   846de:	2800      	cmp	r0, #0
   846e0:	d062      	beq.n	847a8 <__sfvwrite_r+0x308>
   846e2:	4662      	mov	r2, ip
   846e4:	6921      	ldr	r1, [r4, #16]
   846e6:	f8cd c000 	str.w	ip, [sp]
   846ea:	f7fe fb49 	bl	82d80 <memcpy>
   846ee:	89a2      	ldrh	r2, [r4, #12]
   846f0:	f8dd c000 	ldr.w	ip, [sp]
   846f4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   846f8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   846fc:	81a2      	strh	r2, [r4, #12]
   846fe:	eb0b 000c 	add.w	r0, fp, ip
   84702:	ebcc 0207 	rsb	r2, ip, r7
   84706:	f8c4 b010 	str.w	fp, [r4, #16]
   8470a:	6167      	str	r7, [r4, #20]
   8470c:	6020      	str	r0, [r4, #0]
   8470e:	60a2      	str	r2, [r4, #8]
   84710:	4647      	mov	r7, r8
   84712:	46c3      	mov	fp, r8
   84714:	e717      	b.n	84546 <__sfvwrite_r+0xa6>
   84716:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   8471a:	4590      	cmp	r8, r2
   8471c:	bf38      	it	cc
   8471e:	4642      	movcc	r2, r8
   84720:	fb92 f2f3 	sdiv	r2, r2, r3
   84724:	fb02 f303 	mul.w	r3, r2, r3
   84728:	6a67      	ldr	r7, [r4, #36]	; 0x24
   8472a:	4648      	mov	r0, r9
   8472c:	69e1      	ldr	r1, [r4, #28]
   8472e:	4652      	mov	r2, sl
   84730:	47b8      	blx	r7
   84732:	2800      	cmp	r0, #0
   84734:	f77f af31 	ble.w	8459a <__sfvwrite_r+0xfa>
   84738:	4602      	mov	r2, r0
   8473a:	e710      	b.n	8455e <__sfvwrite_r+0xbe>
   8473c:	4662      	mov	r2, ip
   8473e:	4659      	mov	r1, fp
   84740:	f8cd c000 	str.w	ip, [sp]
   84744:	f000 fbc4 	bl	84ed0 <memmove>
   84748:	f8dd c000 	ldr.w	ip, [sp]
   8474c:	6823      	ldr	r3, [r4, #0]
   8474e:	4648      	mov	r0, r9
   84750:	4463      	add	r3, ip
   84752:	6023      	str	r3, [r4, #0]
   84754:	4621      	mov	r1, r4
   84756:	f8cd c000 	str.w	ip, [sp]
   8475a:	f7ff fc75 	bl	84048 <_fflush_r>
   8475e:	f8dd c000 	ldr.w	ip, [sp]
   84762:	2800      	cmp	r0, #0
   84764:	f47f af19 	bne.w	8459a <__sfvwrite_r+0xfa>
   84768:	4667      	mov	r7, ip
   8476a:	e743      	b.n	845f4 <__sfvwrite_r+0x154>
   8476c:	4648      	mov	r0, r9
   8476e:	f8cd c000 	str.w	ip, [sp]
   84772:	f000 fc17 	bl	84fa4 <_realloc_r>
   84776:	f8dd c000 	ldr.w	ip, [sp]
   8477a:	4683      	mov	fp, r0
   8477c:	2800      	cmp	r0, #0
   8477e:	d1be      	bne.n	846fe <__sfvwrite_r+0x25e>
   84780:	4648      	mov	r0, r9
   84782:	6921      	ldr	r1, [r4, #16]
   84784:	f7ff fdc0 	bl	84308 <_free_r>
   84788:	89a3      	ldrh	r3, [r4, #12]
   8478a:	220c      	movs	r2, #12
   8478c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   84790:	b29b      	uxth	r3, r3
   84792:	f8c9 2000 	str.w	r2, [r9]
   84796:	e701      	b.n	8459c <__sfvwrite_r+0xfc>
   84798:	2701      	movs	r7, #1
   8479a:	f108 0a01 	add.w	sl, r8, #1
   8479e:	9701      	str	r7, [sp, #4]
   847a0:	e70e      	b.n	845c0 <__sfvwrite_r+0x120>
   847a2:	f04f 30ff 	mov.w	r0, #4294967295
   847a6:	e6aa      	b.n	844fe <__sfvwrite_r+0x5e>
   847a8:	230c      	movs	r3, #12
   847aa:	f8c9 3000 	str.w	r3, [r9]
   847ae:	89a3      	ldrh	r3, [r4, #12]
   847b0:	e6f4      	b.n	8459c <__sfvwrite_r+0xfc>
   847b2:	bf00      	nop
   847b4:	7ffffc00 	.word	0x7ffffc00

000847b8 <_fwalk>:
   847b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   847bc:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   847c0:	4688      	mov	r8, r1
   847c2:	d019      	beq.n	847f8 <_fwalk+0x40>
   847c4:	2600      	movs	r6, #0
   847c6:	687d      	ldr	r5, [r7, #4]
   847c8:	68bc      	ldr	r4, [r7, #8]
   847ca:	3d01      	subs	r5, #1
   847cc:	d40e      	bmi.n	847ec <_fwalk+0x34>
   847ce:	89a3      	ldrh	r3, [r4, #12]
   847d0:	3d01      	subs	r5, #1
   847d2:	2b01      	cmp	r3, #1
   847d4:	d906      	bls.n	847e4 <_fwalk+0x2c>
   847d6:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   847da:	4620      	mov	r0, r4
   847dc:	3301      	adds	r3, #1
   847de:	d001      	beq.n	847e4 <_fwalk+0x2c>
   847e0:	47c0      	blx	r8
   847e2:	4306      	orrs	r6, r0
   847e4:	1c6b      	adds	r3, r5, #1
   847e6:	f104 0468 	add.w	r4, r4, #104	; 0x68
   847ea:	d1f0      	bne.n	847ce <_fwalk+0x16>
   847ec:	683f      	ldr	r7, [r7, #0]
   847ee:	2f00      	cmp	r7, #0
   847f0:	d1e9      	bne.n	847c6 <_fwalk+0xe>
   847f2:	4630      	mov	r0, r6
   847f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   847f8:	463e      	mov	r6, r7
   847fa:	4630      	mov	r0, r6
   847fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00084800 <__locale_charset>:
   84800:	4800      	ldr	r0, [pc, #0]	; (84804 <__locale_charset+0x4>)
   84802:	4770      	bx	lr
   84804:	20070574 	.word	0x20070574

00084808 <__locale_mb_cur_max>:
   84808:	4b01      	ldr	r3, [pc, #4]	; (84810 <__locale_mb_cur_max+0x8>)
   8480a:	6818      	ldr	r0, [r3, #0]
   8480c:	4770      	bx	lr
   8480e:	bf00      	nop
   84810:	20070594 	.word	0x20070594

00084814 <__smakebuf_r>:
   84814:	b5f0      	push	{r4, r5, r6, r7, lr}
   84816:	898b      	ldrh	r3, [r1, #12]
   84818:	b091      	sub	sp, #68	; 0x44
   8481a:	b29a      	uxth	r2, r3
   8481c:	0796      	lsls	r6, r2, #30
   8481e:	460c      	mov	r4, r1
   84820:	4605      	mov	r5, r0
   84822:	d437      	bmi.n	84894 <__smakebuf_r+0x80>
   84824:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84828:	2900      	cmp	r1, #0
   8482a:	db17      	blt.n	8485c <__smakebuf_r+0x48>
   8482c:	aa01      	add	r2, sp, #4
   8482e:	f000 ff39 	bl	856a4 <_fstat_r>
   84832:	2800      	cmp	r0, #0
   84834:	db10      	blt.n	84858 <__smakebuf_r+0x44>
   84836:	9b02      	ldr	r3, [sp, #8]
   84838:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   8483c:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   84840:	424f      	negs	r7, r1
   84842:	414f      	adcs	r7, r1
   84844:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   84848:	d02c      	beq.n	848a4 <__smakebuf_r+0x90>
   8484a:	89a3      	ldrh	r3, [r4, #12]
   8484c:	f44f 6680 	mov.w	r6, #1024	; 0x400
   84850:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   84854:	81a3      	strh	r3, [r4, #12]
   84856:	e00b      	b.n	84870 <__smakebuf_r+0x5c>
   84858:	89a3      	ldrh	r3, [r4, #12]
   8485a:	b29a      	uxth	r2, r3
   8485c:	f012 0f80 	tst.w	r2, #128	; 0x80
   84860:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   84864:	81a3      	strh	r3, [r4, #12]
   84866:	bf14      	ite	ne
   84868:	2640      	movne	r6, #64	; 0x40
   8486a:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   8486e:	2700      	movs	r7, #0
   84870:	4628      	mov	r0, r5
   84872:	4631      	mov	r1, r6
   84874:	f000 f846 	bl	84904 <_malloc_r>
   84878:	89a3      	ldrh	r3, [r4, #12]
   8487a:	2800      	cmp	r0, #0
   8487c:	d029      	beq.n	848d2 <__smakebuf_r+0xbe>
   8487e:	4a1b      	ldr	r2, [pc, #108]	; (848ec <__smakebuf_r+0xd8>)
   84880:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   84884:	63ea      	str	r2, [r5, #60]	; 0x3c
   84886:	81a3      	strh	r3, [r4, #12]
   84888:	6020      	str	r0, [r4, #0]
   8488a:	6120      	str	r0, [r4, #16]
   8488c:	6166      	str	r6, [r4, #20]
   8488e:	b9a7      	cbnz	r7, 848ba <__smakebuf_r+0xa6>
   84890:	b011      	add	sp, #68	; 0x44
   84892:	bdf0      	pop	{r4, r5, r6, r7, pc}
   84894:	f101 0343 	add.w	r3, r1, #67	; 0x43
   84898:	2201      	movs	r2, #1
   8489a:	600b      	str	r3, [r1, #0]
   8489c:	610b      	str	r3, [r1, #16]
   8489e:	614a      	str	r2, [r1, #20]
   848a0:	b011      	add	sp, #68	; 0x44
   848a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   848a4:	4a12      	ldr	r2, [pc, #72]	; (848f0 <__smakebuf_r+0xdc>)
   848a6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   848a8:	4293      	cmp	r3, r2
   848aa:	d1ce      	bne.n	8484a <__smakebuf_r+0x36>
   848ac:	89a3      	ldrh	r3, [r4, #12]
   848ae:	f44f 6680 	mov.w	r6, #1024	; 0x400
   848b2:	4333      	orrs	r3, r6
   848b4:	81a3      	strh	r3, [r4, #12]
   848b6:	64e6      	str	r6, [r4, #76]	; 0x4c
   848b8:	e7da      	b.n	84870 <__smakebuf_r+0x5c>
   848ba:	4628      	mov	r0, r5
   848bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   848c0:	f000 ff04 	bl	856cc <_isatty_r>
   848c4:	2800      	cmp	r0, #0
   848c6:	d0e3      	beq.n	84890 <__smakebuf_r+0x7c>
   848c8:	89a3      	ldrh	r3, [r4, #12]
   848ca:	f043 0301 	orr.w	r3, r3, #1
   848ce:	81a3      	strh	r3, [r4, #12]
   848d0:	e7de      	b.n	84890 <__smakebuf_r+0x7c>
   848d2:	059a      	lsls	r2, r3, #22
   848d4:	d4dc      	bmi.n	84890 <__smakebuf_r+0x7c>
   848d6:	f104 0243 	add.w	r2, r4, #67	; 0x43
   848da:	f043 0302 	orr.w	r3, r3, #2
   848de:	2101      	movs	r1, #1
   848e0:	81a3      	strh	r3, [r4, #12]
   848e2:	6022      	str	r2, [r4, #0]
   848e4:	6122      	str	r2, [r4, #16]
   848e6:	6161      	str	r1, [r4, #20]
   848e8:	e7d2      	b.n	84890 <__smakebuf_r+0x7c>
   848ea:	bf00      	nop
   848ec:	00084075 	.word	0x00084075
   848f0:	000853e5 	.word	0x000853e5

000848f4 <malloc>:
   848f4:	4b02      	ldr	r3, [pc, #8]	; (84900 <malloc+0xc>)
   848f6:	4601      	mov	r1, r0
   848f8:	6818      	ldr	r0, [r3, #0]
   848fa:	f000 b803 	b.w	84904 <_malloc_r>
   848fe:	bf00      	nop
   84900:	20070570 	.word	0x20070570

00084904 <_malloc_r>:
   84904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84908:	f101 050b 	add.w	r5, r1, #11
   8490c:	2d16      	cmp	r5, #22
   8490e:	b083      	sub	sp, #12
   84910:	4606      	mov	r6, r0
   84912:	d927      	bls.n	84964 <_malloc_r+0x60>
   84914:	f035 0507 	bics.w	r5, r5, #7
   84918:	d427      	bmi.n	8496a <_malloc_r+0x66>
   8491a:	42a9      	cmp	r1, r5
   8491c:	d825      	bhi.n	8496a <_malloc_r+0x66>
   8491e:	4630      	mov	r0, r6
   84920:	f000 fb3c 	bl	84f9c <__malloc_lock>
   84924:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   84928:	d226      	bcs.n	84978 <_malloc_r+0x74>
   8492a:	4fc1      	ldr	r7, [pc, #772]	; (84c30 <_malloc_r+0x32c>)
   8492c:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   84930:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   84934:	68dc      	ldr	r4, [r3, #12]
   84936:	429c      	cmp	r4, r3
   84938:	f000 81d2 	beq.w	84ce0 <_malloc_r+0x3dc>
   8493c:	6863      	ldr	r3, [r4, #4]
   8493e:	68e2      	ldr	r2, [r4, #12]
   84940:	f023 0303 	bic.w	r3, r3, #3
   84944:	4423      	add	r3, r4
   84946:	6858      	ldr	r0, [r3, #4]
   84948:	68a1      	ldr	r1, [r4, #8]
   8494a:	f040 0501 	orr.w	r5, r0, #1
   8494e:	60ca      	str	r2, [r1, #12]
   84950:	4630      	mov	r0, r6
   84952:	6091      	str	r1, [r2, #8]
   84954:	605d      	str	r5, [r3, #4]
   84956:	f000 fb23 	bl	84fa0 <__malloc_unlock>
   8495a:	3408      	adds	r4, #8
   8495c:	4620      	mov	r0, r4
   8495e:	b003      	add	sp, #12
   84960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84964:	2510      	movs	r5, #16
   84966:	42a9      	cmp	r1, r5
   84968:	d9d9      	bls.n	8491e <_malloc_r+0x1a>
   8496a:	2400      	movs	r4, #0
   8496c:	230c      	movs	r3, #12
   8496e:	4620      	mov	r0, r4
   84970:	6033      	str	r3, [r6, #0]
   84972:	b003      	add	sp, #12
   84974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84978:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   8497c:	f000 8089 	beq.w	84a92 <_malloc_r+0x18e>
   84980:	f1bc 0f04 	cmp.w	ip, #4
   84984:	f200 8160 	bhi.w	84c48 <_malloc_r+0x344>
   84988:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   8498c:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   84990:	ea4f 014c 	mov.w	r1, ip, lsl #1
   84994:	4fa6      	ldr	r7, [pc, #664]	; (84c30 <_malloc_r+0x32c>)
   84996:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   8499a:	68cc      	ldr	r4, [r1, #12]
   8499c:	42a1      	cmp	r1, r4
   8499e:	d105      	bne.n	849ac <_malloc_r+0xa8>
   849a0:	e00c      	b.n	849bc <_malloc_r+0xb8>
   849a2:	2b00      	cmp	r3, #0
   849a4:	da79      	bge.n	84a9a <_malloc_r+0x196>
   849a6:	68e4      	ldr	r4, [r4, #12]
   849a8:	42a1      	cmp	r1, r4
   849aa:	d007      	beq.n	849bc <_malloc_r+0xb8>
   849ac:	6862      	ldr	r2, [r4, #4]
   849ae:	f022 0203 	bic.w	r2, r2, #3
   849b2:	1b53      	subs	r3, r2, r5
   849b4:	2b0f      	cmp	r3, #15
   849b6:	ddf4      	ble.n	849a2 <_malloc_r+0x9e>
   849b8:	f10c 3cff 	add.w	ip, ip, #4294967295
   849bc:	f10c 0c01 	add.w	ip, ip, #1
   849c0:	4b9b      	ldr	r3, [pc, #620]	; (84c30 <_malloc_r+0x32c>)
   849c2:	693c      	ldr	r4, [r7, #16]
   849c4:	f103 0e08 	add.w	lr, r3, #8
   849c8:	4574      	cmp	r4, lr
   849ca:	f000 817e 	beq.w	84cca <_malloc_r+0x3c6>
   849ce:	6861      	ldr	r1, [r4, #4]
   849d0:	f021 0103 	bic.w	r1, r1, #3
   849d4:	1b4a      	subs	r2, r1, r5
   849d6:	2a0f      	cmp	r2, #15
   849d8:	f300 8164 	bgt.w	84ca4 <_malloc_r+0x3a0>
   849dc:	2a00      	cmp	r2, #0
   849de:	f8c3 e014 	str.w	lr, [r3, #20]
   849e2:	f8c3 e010 	str.w	lr, [r3, #16]
   849e6:	da69      	bge.n	84abc <_malloc_r+0x1b8>
   849e8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   849ec:	f080 813a 	bcs.w	84c64 <_malloc_r+0x360>
   849f0:	08c9      	lsrs	r1, r1, #3
   849f2:	108a      	asrs	r2, r1, #2
   849f4:	f04f 0801 	mov.w	r8, #1
   849f8:	fa08 f802 	lsl.w	r8, r8, r2
   849fc:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   84a00:	685a      	ldr	r2, [r3, #4]
   84a02:	6888      	ldr	r0, [r1, #8]
   84a04:	ea48 0202 	orr.w	r2, r8, r2
   84a08:	60a0      	str	r0, [r4, #8]
   84a0a:	60e1      	str	r1, [r4, #12]
   84a0c:	605a      	str	r2, [r3, #4]
   84a0e:	608c      	str	r4, [r1, #8]
   84a10:	60c4      	str	r4, [r0, #12]
   84a12:	ea4f 03ac 	mov.w	r3, ip, asr #2
   84a16:	2001      	movs	r0, #1
   84a18:	4098      	lsls	r0, r3
   84a1a:	4290      	cmp	r0, r2
   84a1c:	d85b      	bhi.n	84ad6 <_malloc_r+0x1d2>
   84a1e:	4202      	tst	r2, r0
   84a20:	d106      	bne.n	84a30 <_malloc_r+0x12c>
   84a22:	f02c 0c03 	bic.w	ip, ip, #3
   84a26:	0040      	lsls	r0, r0, #1
   84a28:	4202      	tst	r2, r0
   84a2a:	f10c 0c04 	add.w	ip, ip, #4
   84a2e:	d0fa      	beq.n	84a26 <_malloc_r+0x122>
   84a30:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   84a34:	4644      	mov	r4, r8
   84a36:	46e1      	mov	r9, ip
   84a38:	68e3      	ldr	r3, [r4, #12]
   84a3a:	429c      	cmp	r4, r3
   84a3c:	d107      	bne.n	84a4e <_malloc_r+0x14a>
   84a3e:	e146      	b.n	84cce <_malloc_r+0x3ca>
   84a40:	2a00      	cmp	r2, #0
   84a42:	f280 8157 	bge.w	84cf4 <_malloc_r+0x3f0>
   84a46:	68db      	ldr	r3, [r3, #12]
   84a48:	429c      	cmp	r4, r3
   84a4a:	f000 8140 	beq.w	84cce <_malloc_r+0x3ca>
   84a4e:	6859      	ldr	r1, [r3, #4]
   84a50:	f021 0103 	bic.w	r1, r1, #3
   84a54:	1b4a      	subs	r2, r1, r5
   84a56:	2a0f      	cmp	r2, #15
   84a58:	ddf2      	ble.n	84a40 <_malloc_r+0x13c>
   84a5a:	461c      	mov	r4, r3
   84a5c:	f854 cf08 	ldr.w	ip, [r4, #8]!
   84a60:	68d9      	ldr	r1, [r3, #12]
   84a62:	f045 0901 	orr.w	r9, r5, #1
   84a66:	f042 0801 	orr.w	r8, r2, #1
   84a6a:	441d      	add	r5, r3
   84a6c:	f8c3 9004 	str.w	r9, [r3, #4]
   84a70:	4630      	mov	r0, r6
   84a72:	f8cc 100c 	str.w	r1, [ip, #12]
   84a76:	f8c1 c008 	str.w	ip, [r1, #8]
   84a7a:	617d      	str	r5, [r7, #20]
   84a7c:	613d      	str	r5, [r7, #16]
   84a7e:	f8c5 e00c 	str.w	lr, [r5, #12]
   84a82:	f8c5 e008 	str.w	lr, [r5, #8]
   84a86:	f8c5 8004 	str.w	r8, [r5, #4]
   84a8a:	50aa      	str	r2, [r5, r2]
   84a8c:	f000 fa88 	bl	84fa0 <__malloc_unlock>
   84a90:	e764      	b.n	8495c <_malloc_r+0x58>
   84a92:	217e      	movs	r1, #126	; 0x7e
   84a94:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   84a98:	e77c      	b.n	84994 <_malloc_r+0x90>
   84a9a:	4422      	add	r2, r4
   84a9c:	6850      	ldr	r0, [r2, #4]
   84a9e:	68e3      	ldr	r3, [r4, #12]
   84aa0:	68a1      	ldr	r1, [r4, #8]
   84aa2:	f040 0501 	orr.w	r5, r0, #1
   84aa6:	60cb      	str	r3, [r1, #12]
   84aa8:	4630      	mov	r0, r6
   84aaa:	6099      	str	r1, [r3, #8]
   84aac:	6055      	str	r5, [r2, #4]
   84aae:	f000 fa77 	bl	84fa0 <__malloc_unlock>
   84ab2:	3408      	adds	r4, #8
   84ab4:	4620      	mov	r0, r4
   84ab6:	b003      	add	sp, #12
   84ab8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84abc:	4421      	add	r1, r4
   84abe:	684b      	ldr	r3, [r1, #4]
   84ac0:	4630      	mov	r0, r6
   84ac2:	f043 0301 	orr.w	r3, r3, #1
   84ac6:	604b      	str	r3, [r1, #4]
   84ac8:	f000 fa6a 	bl	84fa0 <__malloc_unlock>
   84acc:	3408      	adds	r4, #8
   84ace:	4620      	mov	r0, r4
   84ad0:	b003      	add	sp, #12
   84ad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84ad6:	68bc      	ldr	r4, [r7, #8]
   84ad8:	6863      	ldr	r3, [r4, #4]
   84ada:	f023 0903 	bic.w	r9, r3, #3
   84ade:	45a9      	cmp	r9, r5
   84ae0:	d304      	bcc.n	84aec <_malloc_r+0x1e8>
   84ae2:	ebc5 0309 	rsb	r3, r5, r9
   84ae6:	2b0f      	cmp	r3, #15
   84ae8:	f300 8091 	bgt.w	84c0e <_malloc_r+0x30a>
   84aec:	4b51      	ldr	r3, [pc, #324]	; (84c34 <_malloc_r+0x330>)
   84aee:	4a52      	ldr	r2, [pc, #328]	; (84c38 <_malloc_r+0x334>)
   84af0:	6819      	ldr	r1, [r3, #0]
   84af2:	6813      	ldr	r3, [r2, #0]
   84af4:	eb05 0a01 	add.w	sl, r5, r1
   84af8:	3301      	adds	r3, #1
   84afa:	eb04 0b09 	add.w	fp, r4, r9
   84afe:	f000 8161 	beq.w	84dc4 <_malloc_r+0x4c0>
   84b02:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   84b06:	f10a 0a0f 	add.w	sl, sl, #15
   84b0a:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   84b0e:	f02a 0a0f 	bic.w	sl, sl, #15
   84b12:	4630      	mov	r0, r6
   84b14:	4651      	mov	r1, sl
   84b16:	9201      	str	r2, [sp, #4]
   84b18:	f000 fc24 	bl	85364 <_sbrk_r>
   84b1c:	f1b0 3fff 	cmp.w	r0, #4294967295
   84b20:	4680      	mov	r8, r0
   84b22:	9a01      	ldr	r2, [sp, #4]
   84b24:	f000 8101 	beq.w	84d2a <_malloc_r+0x426>
   84b28:	4583      	cmp	fp, r0
   84b2a:	f200 80fb 	bhi.w	84d24 <_malloc_r+0x420>
   84b2e:	f8df c114 	ldr.w	ip, [pc, #276]	; 84c44 <_malloc_r+0x340>
   84b32:	45c3      	cmp	fp, r8
   84b34:	f8dc 3000 	ldr.w	r3, [ip]
   84b38:	4453      	add	r3, sl
   84b3a:	f8cc 3000 	str.w	r3, [ip]
   84b3e:	f000 814a 	beq.w	84dd6 <_malloc_r+0x4d2>
   84b42:	6812      	ldr	r2, [r2, #0]
   84b44:	493c      	ldr	r1, [pc, #240]	; (84c38 <_malloc_r+0x334>)
   84b46:	3201      	adds	r2, #1
   84b48:	bf1b      	ittet	ne
   84b4a:	ebcb 0b08 	rsbne	fp, fp, r8
   84b4e:	445b      	addne	r3, fp
   84b50:	f8c1 8000 	streq.w	r8, [r1]
   84b54:	f8cc 3000 	strne.w	r3, [ip]
   84b58:	f018 0307 	ands.w	r3, r8, #7
   84b5c:	f000 8114 	beq.w	84d88 <_malloc_r+0x484>
   84b60:	f1c3 0208 	rsb	r2, r3, #8
   84b64:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   84b68:	4490      	add	r8, r2
   84b6a:	3308      	adds	r3, #8
   84b6c:	44c2      	add	sl, r8
   84b6e:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   84b72:	ebca 0a03 	rsb	sl, sl, r3
   84b76:	4651      	mov	r1, sl
   84b78:	4630      	mov	r0, r6
   84b7a:	f8cd c004 	str.w	ip, [sp, #4]
   84b7e:	f000 fbf1 	bl	85364 <_sbrk_r>
   84b82:	1c43      	adds	r3, r0, #1
   84b84:	f8dd c004 	ldr.w	ip, [sp, #4]
   84b88:	f000 8135 	beq.w	84df6 <_malloc_r+0x4f2>
   84b8c:	ebc8 0200 	rsb	r2, r8, r0
   84b90:	4452      	add	r2, sl
   84b92:	f042 0201 	orr.w	r2, r2, #1
   84b96:	f8dc 3000 	ldr.w	r3, [ip]
   84b9a:	42bc      	cmp	r4, r7
   84b9c:	4453      	add	r3, sl
   84b9e:	f8c7 8008 	str.w	r8, [r7, #8]
   84ba2:	f8cc 3000 	str.w	r3, [ip]
   84ba6:	f8c8 2004 	str.w	r2, [r8, #4]
   84baa:	f8df a098 	ldr.w	sl, [pc, #152]	; 84c44 <_malloc_r+0x340>
   84bae:	d015      	beq.n	84bdc <_malloc_r+0x2d8>
   84bb0:	f1b9 0f0f 	cmp.w	r9, #15
   84bb4:	f240 80eb 	bls.w	84d8e <_malloc_r+0x48a>
   84bb8:	6861      	ldr	r1, [r4, #4]
   84bba:	f1a9 020c 	sub.w	r2, r9, #12
   84bbe:	f022 0207 	bic.w	r2, r2, #7
   84bc2:	f001 0101 	and.w	r1, r1, #1
   84bc6:	ea42 0e01 	orr.w	lr, r2, r1
   84bca:	2005      	movs	r0, #5
   84bcc:	18a1      	adds	r1, r4, r2
   84bce:	2a0f      	cmp	r2, #15
   84bd0:	f8c4 e004 	str.w	lr, [r4, #4]
   84bd4:	6048      	str	r0, [r1, #4]
   84bd6:	6088      	str	r0, [r1, #8]
   84bd8:	f200 8111 	bhi.w	84dfe <_malloc_r+0x4fa>
   84bdc:	4a17      	ldr	r2, [pc, #92]	; (84c3c <_malloc_r+0x338>)
   84bde:	68bc      	ldr	r4, [r7, #8]
   84be0:	6811      	ldr	r1, [r2, #0]
   84be2:	428b      	cmp	r3, r1
   84be4:	bf88      	it	hi
   84be6:	6013      	strhi	r3, [r2, #0]
   84be8:	4a15      	ldr	r2, [pc, #84]	; (84c40 <_malloc_r+0x33c>)
   84bea:	6811      	ldr	r1, [r2, #0]
   84bec:	428b      	cmp	r3, r1
   84bee:	bf88      	it	hi
   84bf0:	6013      	strhi	r3, [r2, #0]
   84bf2:	6862      	ldr	r2, [r4, #4]
   84bf4:	f022 0203 	bic.w	r2, r2, #3
   84bf8:	4295      	cmp	r5, r2
   84bfa:	ebc5 0302 	rsb	r3, r5, r2
   84bfe:	d801      	bhi.n	84c04 <_malloc_r+0x300>
   84c00:	2b0f      	cmp	r3, #15
   84c02:	dc04      	bgt.n	84c0e <_malloc_r+0x30a>
   84c04:	4630      	mov	r0, r6
   84c06:	f000 f9cb 	bl	84fa0 <__malloc_unlock>
   84c0a:	2400      	movs	r4, #0
   84c0c:	e6a6      	b.n	8495c <_malloc_r+0x58>
   84c0e:	f045 0201 	orr.w	r2, r5, #1
   84c12:	f043 0301 	orr.w	r3, r3, #1
   84c16:	4425      	add	r5, r4
   84c18:	6062      	str	r2, [r4, #4]
   84c1a:	4630      	mov	r0, r6
   84c1c:	60bd      	str	r5, [r7, #8]
   84c1e:	606b      	str	r3, [r5, #4]
   84c20:	f000 f9be 	bl	84fa0 <__malloc_unlock>
   84c24:	3408      	adds	r4, #8
   84c26:	4620      	mov	r0, r4
   84c28:	b003      	add	sp, #12
   84c2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84c2e:	bf00      	nop
   84c30:	20070598 	.word	0x20070598
   84c34:	20078d30 	.word	0x20078d30
   84c38:	200709a4 	.word	0x200709a4
   84c3c:	20078d2c 	.word	0x20078d2c
   84c40:	20078d28 	.word	0x20078d28
   84c44:	20078d34 	.word	0x20078d34
   84c48:	f1bc 0f14 	cmp.w	ip, #20
   84c4c:	d961      	bls.n	84d12 <_malloc_r+0x40e>
   84c4e:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   84c52:	f200 808f 	bhi.w	84d74 <_malloc_r+0x470>
   84c56:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   84c5a:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   84c5e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   84c62:	e697      	b.n	84994 <_malloc_r+0x90>
   84c64:	0a4b      	lsrs	r3, r1, #9
   84c66:	2b04      	cmp	r3, #4
   84c68:	d958      	bls.n	84d1c <_malloc_r+0x418>
   84c6a:	2b14      	cmp	r3, #20
   84c6c:	f200 80ad 	bhi.w	84dca <_malloc_r+0x4c6>
   84c70:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   84c74:	0050      	lsls	r0, r2, #1
   84c76:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   84c7a:	6883      	ldr	r3, [r0, #8]
   84c7c:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 84e38 <_malloc_r+0x534>
   84c80:	4283      	cmp	r3, r0
   84c82:	f000 808a 	beq.w	84d9a <_malloc_r+0x496>
   84c86:	685a      	ldr	r2, [r3, #4]
   84c88:	f022 0203 	bic.w	r2, r2, #3
   84c8c:	4291      	cmp	r1, r2
   84c8e:	d202      	bcs.n	84c96 <_malloc_r+0x392>
   84c90:	689b      	ldr	r3, [r3, #8]
   84c92:	4298      	cmp	r0, r3
   84c94:	d1f7      	bne.n	84c86 <_malloc_r+0x382>
   84c96:	68d9      	ldr	r1, [r3, #12]
   84c98:	687a      	ldr	r2, [r7, #4]
   84c9a:	60e1      	str	r1, [r4, #12]
   84c9c:	60a3      	str	r3, [r4, #8]
   84c9e:	608c      	str	r4, [r1, #8]
   84ca0:	60dc      	str	r4, [r3, #12]
   84ca2:	e6b6      	b.n	84a12 <_malloc_r+0x10e>
   84ca4:	f045 0701 	orr.w	r7, r5, #1
   84ca8:	f042 0101 	orr.w	r1, r2, #1
   84cac:	4425      	add	r5, r4
   84cae:	6067      	str	r7, [r4, #4]
   84cb0:	4630      	mov	r0, r6
   84cb2:	615d      	str	r5, [r3, #20]
   84cb4:	611d      	str	r5, [r3, #16]
   84cb6:	f8c5 e00c 	str.w	lr, [r5, #12]
   84cba:	f8c5 e008 	str.w	lr, [r5, #8]
   84cbe:	6069      	str	r1, [r5, #4]
   84cc0:	50aa      	str	r2, [r5, r2]
   84cc2:	3408      	adds	r4, #8
   84cc4:	f000 f96c 	bl	84fa0 <__malloc_unlock>
   84cc8:	e648      	b.n	8495c <_malloc_r+0x58>
   84cca:	685a      	ldr	r2, [r3, #4]
   84ccc:	e6a1      	b.n	84a12 <_malloc_r+0x10e>
   84cce:	f109 0901 	add.w	r9, r9, #1
   84cd2:	f019 0f03 	tst.w	r9, #3
   84cd6:	f104 0408 	add.w	r4, r4, #8
   84cda:	f47f aead 	bne.w	84a38 <_malloc_r+0x134>
   84cde:	e02d      	b.n	84d3c <_malloc_r+0x438>
   84ce0:	f104 0308 	add.w	r3, r4, #8
   84ce4:	6964      	ldr	r4, [r4, #20]
   84ce6:	42a3      	cmp	r3, r4
   84ce8:	bf08      	it	eq
   84cea:	f10c 0c02 	addeq.w	ip, ip, #2
   84cee:	f43f ae67 	beq.w	849c0 <_malloc_r+0xbc>
   84cf2:	e623      	b.n	8493c <_malloc_r+0x38>
   84cf4:	4419      	add	r1, r3
   84cf6:	6848      	ldr	r0, [r1, #4]
   84cf8:	461c      	mov	r4, r3
   84cfa:	f854 2f08 	ldr.w	r2, [r4, #8]!
   84cfe:	68db      	ldr	r3, [r3, #12]
   84d00:	f040 0501 	orr.w	r5, r0, #1
   84d04:	604d      	str	r5, [r1, #4]
   84d06:	4630      	mov	r0, r6
   84d08:	60d3      	str	r3, [r2, #12]
   84d0a:	609a      	str	r2, [r3, #8]
   84d0c:	f000 f948 	bl	84fa0 <__malloc_unlock>
   84d10:	e624      	b.n	8495c <_malloc_r+0x58>
   84d12:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   84d16:	ea4f 014c 	mov.w	r1, ip, lsl #1
   84d1a:	e63b      	b.n	84994 <_malloc_r+0x90>
   84d1c:	098a      	lsrs	r2, r1, #6
   84d1e:	3238      	adds	r2, #56	; 0x38
   84d20:	0050      	lsls	r0, r2, #1
   84d22:	e7a8      	b.n	84c76 <_malloc_r+0x372>
   84d24:	42bc      	cmp	r4, r7
   84d26:	f43f af02 	beq.w	84b2e <_malloc_r+0x22a>
   84d2a:	68bc      	ldr	r4, [r7, #8]
   84d2c:	6862      	ldr	r2, [r4, #4]
   84d2e:	f022 0203 	bic.w	r2, r2, #3
   84d32:	e761      	b.n	84bf8 <_malloc_r+0x2f4>
   84d34:	f8d8 8000 	ldr.w	r8, [r8]
   84d38:	4598      	cmp	r8, r3
   84d3a:	d17a      	bne.n	84e32 <_malloc_r+0x52e>
   84d3c:	f01c 0f03 	tst.w	ip, #3
   84d40:	f1a8 0308 	sub.w	r3, r8, #8
   84d44:	f10c 3cff 	add.w	ip, ip, #4294967295
   84d48:	d1f4      	bne.n	84d34 <_malloc_r+0x430>
   84d4a:	687b      	ldr	r3, [r7, #4]
   84d4c:	ea23 0300 	bic.w	r3, r3, r0
   84d50:	607b      	str	r3, [r7, #4]
   84d52:	0040      	lsls	r0, r0, #1
   84d54:	4298      	cmp	r0, r3
   84d56:	f63f aebe 	bhi.w	84ad6 <_malloc_r+0x1d2>
   84d5a:	2800      	cmp	r0, #0
   84d5c:	f43f aebb 	beq.w	84ad6 <_malloc_r+0x1d2>
   84d60:	4203      	tst	r3, r0
   84d62:	46cc      	mov	ip, r9
   84d64:	f47f ae64 	bne.w	84a30 <_malloc_r+0x12c>
   84d68:	0040      	lsls	r0, r0, #1
   84d6a:	4203      	tst	r3, r0
   84d6c:	f10c 0c04 	add.w	ip, ip, #4
   84d70:	d0fa      	beq.n	84d68 <_malloc_r+0x464>
   84d72:	e65d      	b.n	84a30 <_malloc_r+0x12c>
   84d74:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   84d78:	d819      	bhi.n	84dae <_malloc_r+0x4aa>
   84d7a:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   84d7e:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   84d82:	ea4f 014c 	mov.w	r1, ip, lsl #1
   84d86:	e605      	b.n	84994 <_malloc_r+0x90>
   84d88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   84d8c:	e6ee      	b.n	84b6c <_malloc_r+0x268>
   84d8e:	2301      	movs	r3, #1
   84d90:	f8c8 3004 	str.w	r3, [r8, #4]
   84d94:	4644      	mov	r4, r8
   84d96:	2200      	movs	r2, #0
   84d98:	e72e      	b.n	84bf8 <_malloc_r+0x2f4>
   84d9a:	1092      	asrs	r2, r2, #2
   84d9c:	2001      	movs	r0, #1
   84d9e:	4090      	lsls	r0, r2
   84da0:	f8d8 2004 	ldr.w	r2, [r8, #4]
   84da4:	4619      	mov	r1, r3
   84da6:	4302      	orrs	r2, r0
   84da8:	f8c8 2004 	str.w	r2, [r8, #4]
   84dac:	e775      	b.n	84c9a <_malloc_r+0x396>
   84dae:	f240 5354 	movw	r3, #1364	; 0x554
   84db2:	459c      	cmp	ip, r3
   84db4:	d81b      	bhi.n	84dee <_malloc_r+0x4ea>
   84db6:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   84dba:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   84dbe:	ea4f 014c 	mov.w	r1, ip, lsl #1
   84dc2:	e5e7      	b.n	84994 <_malloc_r+0x90>
   84dc4:	f10a 0a10 	add.w	sl, sl, #16
   84dc8:	e6a3      	b.n	84b12 <_malloc_r+0x20e>
   84dca:	2b54      	cmp	r3, #84	; 0x54
   84dcc:	d81f      	bhi.n	84e0e <_malloc_r+0x50a>
   84dce:	0b0a      	lsrs	r2, r1, #12
   84dd0:	326e      	adds	r2, #110	; 0x6e
   84dd2:	0050      	lsls	r0, r2, #1
   84dd4:	e74f      	b.n	84c76 <_malloc_r+0x372>
   84dd6:	f3cb 010b 	ubfx	r1, fp, #0, #12
   84dda:	2900      	cmp	r1, #0
   84ddc:	f47f aeb1 	bne.w	84b42 <_malloc_r+0x23e>
   84de0:	eb0a 0109 	add.w	r1, sl, r9
   84de4:	68ba      	ldr	r2, [r7, #8]
   84de6:	f041 0101 	orr.w	r1, r1, #1
   84dea:	6051      	str	r1, [r2, #4]
   84dec:	e6f6      	b.n	84bdc <_malloc_r+0x2d8>
   84dee:	21fc      	movs	r1, #252	; 0xfc
   84df0:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   84df4:	e5ce      	b.n	84994 <_malloc_r+0x90>
   84df6:	2201      	movs	r2, #1
   84df8:	f04f 0a00 	mov.w	sl, #0
   84dfc:	e6cb      	b.n	84b96 <_malloc_r+0x292>
   84dfe:	f104 0108 	add.w	r1, r4, #8
   84e02:	4630      	mov	r0, r6
   84e04:	f7ff fa80 	bl	84308 <_free_r>
   84e08:	f8da 3000 	ldr.w	r3, [sl]
   84e0c:	e6e6      	b.n	84bdc <_malloc_r+0x2d8>
   84e0e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   84e12:	d803      	bhi.n	84e1c <_malloc_r+0x518>
   84e14:	0bca      	lsrs	r2, r1, #15
   84e16:	3277      	adds	r2, #119	; 0x77
   84e18:	0050      	lsls	r0, r2, #1
   84e1a:	e72c      	b.n	84c76 <_malloc_r+0x372>
   84e1c:	f240 5254 	movw	r2, #1364	; 0x554
   84e20:	4293      	cmp	r3, r2
   84e22:	d803      	bhi.n	84e2c <_malloc_r+0x528>
   84e24:	0c8a      	lsrs	r2, r1, #18
   84e26:	327c      	adds	r2, #124	; 0x7c
   84e28:	0050      	lsls	r0, r2, #1
   84e2a:	e724      	b.n	84c76 <_malloc_r+0x372>
   84e2c:	20fc      	movs	r0, #252	; 0xfc
   84e2e:	227e      	movs	r2, #126	; 0x7e
   84e30:	e721      	b.n	84c76 <_malloc_r+0x372>
   84e32:	687b      	ldr	r3, [r7, #4]
   84e34:	e78d      	b.n	84d52 <_malloc_r+0x44e>
   84e36:	bf00      	nop
   84e38:	20070598 	.word	0x20070598

00084e3c <memchr>:
   84e3c:	0783      	lsls	r3, r0, #30
   84e3e:	b470      	push	{r4, r5, r6}
   84e40:	b2c9      	uxtb	r1, r1
   84e42:	d040      	beq.n	84ec6 <memchr+0x8a>
   84e44:	1e54      	subs	r4, r2, #1
   84e46:	b32a      	cbz	r2, 84e94 <memchr+0x58>
   84e48:	7803      	ldrb	r3, [r0, #0]
   84e4a:	428b      	cmp	r3, r1
   84e4c:	d023      	beq.n	84e96 <memchr+0x5a>
   84e4e:	1c43      	adds	r3, r0, #1
   84e50:	e004      	b.n	84e5c <memchr+0x20>
   84e52:	b1fc      	cbz	r4, 84e94 <memchr+0x58>
   84e54:	7805      	ldrb	r5, [r0, #0]
   84e56:	4614      	mov	r4, r2
   84e58:	428d      	cmp	r5, r1
   84e5a:	d01c      	beq.n	84e96 <memchr+0x5a>
   84e5c:	f013 0f03 	tst.w	r3, #3
   84e60:	4618      	mov	r0, r3
   84e62:	f104 32ff 	add.w	r2, r4, #4294967295
   84e66:	f103 0301 	add.w	r3, r3, #1
   84e6a:	d1f2      	bne.n	84e52 <memchr+0x16>
   84e6c:	2c03      	cmp	r4, #3
   84e6e:	d814      	bhi.n	84e9a <memchr+0x5e>
   84e70:	1e65      	subs	r5, r4, #1
   84e72:	b354      	cbz	r4, 84eca <memchr+0x8e>
   84e74:	7803      	ldrb	r3, [r0, #0]
   84e76:	428b      	cmp	r3, r1
   84e78:	d00d      	beq.n	84e96 <memchr+0x5a>
   84e7a:	1c42      	adds	r2, r0, #1
   84e7c:	2300      	movs	r3, #0
   84e7e:	e002      	b.n	84e86 <memchr+0x4a>
   84e80:	7804      	ldrb	r4, [r0, #0]
   84e82:	428c      	cmp	r4, r1
   84e84:	d007      	beq.n	84e96 <memchr+0x5a>
   84e86:	42ab      	cmp	r3, r5
   84e88:	4610      	mov	r0, r2
   84e8a:	f103 0301 	add.w	r3, r3, #1
   84e8e:	f102 0201 	add.w	r2, r2, #1
   84e92:	d1f5      	bne.n	84e80 <memchr+0x44>
   84e94:	2000      	movs	r0, #0
   84e96:	bc70      	pop	{r4, r5, r6}
   84e98:	4770      	bx	lr
   84e9a:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   84e9e:	4603      	mov	r3, r0
   84ea0:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   84ea4:	681a      	ldr	r2, [r3, #0]
   84ea6:	4618      	mov	r0, r3
   84ea8:	4072      	eors	r2, r6
   84eaa:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   84eae:	ea25 0202 	bic.w	r2, r5, r2
   84eb2:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   84eb6:	f103 0304 	add.w	r3, r3, #4
   84eba:	d1d9      	bne.n	84e70 <memchr+0x34>
   84ebc:	3c04      	subs	r4, #4
   84ebe:	2c03      	cmp	r4, #3
   84ec0:	4618      	mov	r0, r3
   84ec2:	d8ef      	bhi.n	84ea4 <memchr+0x68>
   84ec4:	e7d4      	b.n	84e70 <memchr+0x34>
   84ec6:	4614      	mov	r4, r2
   84ec8:	e7d0      	b.n	84e6c <memchr+0x30>
   84eca:	4620      	mov	r0, r4
   84ecc:	e7e3      	b.n	84e96 <memchr+0x5a>
   84ece:	bf00      	nop

00084ed0 <memmove>:
   84ed0:	4288      	cmp	r0, r1
   84ed2:	b4f0      	push	{r4, r5, r6, r7}
   84ed4:	d910      	bls.n	84ef8 <memmove+0x28>
   84ed6:	188c      	adds	r4, r1, r2
   84ed8:	42a0      	cmp	r0, r4
   84eda:	d20d      	bcs.n	84ef8 <memmove+0x28>
   84edc:	1885      	adds	r5, r0, r2
   84ede:	1e53      	subs	r3, r2, #1
   84ee0:	b142      	cbz	r2, 84ef4 <memmove+0x24>
   84ee2:	4621      	mov	r1, r4
   84ee4:	462a      	mov	r2, r5
   84ee6:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   84eea:	3b01      	subs	r3, #1
   84eec:	f802 4d01 	strb.w	r4, [r2, #-1]!
   84ef0:	1c5c      	adds	r4, r3, #1
   84ef2:	d1f8      	bne.n	84ee6 <memmove+0x16>
   84ef4:	bcf0      	pop	{r4, r5, r6, r7}
   84ef6:	4770      	bx	lr
   84ef8:	2a0f      	cmp	r2, #15
   84efa:	d944      	bls.n	84f86 <memmove+0xb6>
   84efc:	ea40 0301 	orr.w	r3, r0, r1
   84f00:	079b      	lsls	r3, r3, #30
   84f02:	d144      	bne.n	84f8e <memmove+0xbe>
   84f04:	f1a2 0710 	sub.w	r7, r2, #16
   84f08:	093f      	lsrs	r7, r7, #4
   84f0a:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   84f0e:	3610      	adds	r6, #16
   84f10:	460c      	mov	r4, r1
   84f12:	4603      	mov	r3, r0
   84f14:	6825      	ldr	r5, [r4, #0]
   84f16:	3310      	adds	r3, #16
   84f18:	f843 5c10 	str.w	r5, [r3, #-16]
   84f1c:	6865      	ldr	r5, [r4, #4]
   84f1e:	3410      	adds	r4, #16
   84f20:	f843 5c0c 	str.w	r5, [r3, #-12]
   84f24:	f854 5c08 	ldr.w	r5, [r4, #-8]
   84f28:	f843 5c08 	str.w	r5, [r3, #-8]
   84f2c:	f854 5c04 	ldr.w	r5, [r4, #-4]
   84f30:	f843 5c04 	str.w	r5, [r3, #-4]
   84f34:	42b3      	cmp	r3, r6
   84f36:	d1ed      	bne.n	84f14 <memmove+0x44>
   84f38:	1c7b      	adds	r3, r7, #1
   84f3a:	f002 0c0f 	and.w	ip, r2, #15
   84f3e:	011b      	lsls	r3, r3, #4
   84f40:	f1bc 0f03 	cmp.w	ip, #3
   84f44:	4419      	add	r1, r3
   84f46:	4403      	add	r3, r0
   84f48:	d923      	bls.n	84f92 <memmove+0xc2>
   84f4a:	460e      	mov	r6, r1
   84f4c:	461d      	mov	r5, r3
   84f4e:	4664      	mov	r4, ip
   84f50:	f856 7b04 	ldr.w	r7, [r6], #4
   84f54:	3c04      	subs	r4, #4
   84f56:	2c03      	cmp	r4, #3
   84f58:	f845 7b04 	str.w	r7, [r5], #4
   84f5c:	d8f8      	bhi.n	84f50 <memmove+0x80>
   84f5e:	f1ac 0404 	sub.w	r4, ip, #4
   84f62:	f024 0403 	bic.w	r4, r4, #3
   84f66:	3404      	adds	r4, #4
   84f68:	f002 0203 	and.w	r2, r2, #3
   84f6c:	4423      	add	r3, r4
   84f6e:	4421      	add	r1, r4
   84f70:	2a00      	cmp	r2, #0
   84f72:	d0bf      	beq.n	84ef4 <memmove+0x24>
   84f74:	441a      	add	r2, r3
   84f76:	f811 4b01 	ldrb.w	r4, [r1], #1
   84f7a:	f803 4b01 	strb.w	r4, [r3], #1
   84f7e:	4293      	cmp	r3, r2
   84f80:	d1f9      	bne.n	84f76 <memmove+0xa6>
   84f82:	bcf0      	pop	{r4, r5, r6, r7}
   84f84:	4770      	bx	lr
   84f86:	4603      	mov	r3, r0
   84f88:	2a00      	cmp	r2, #0
   84f8a:	d1f3      	bne.n	84f74 <memmove+0xa4>
   84f8c:	e7b2      	b.n	84ef4 <memmove+0x24>
   84f8e:	4603      	mov	r3, r0
   84f90:	e7f0      	b.n	84f74 <memmove+0xa4>
   84f92:	4662      	mov	r2, ip
   84f94:	2a00      	cmp	r2, #0
   84f96:	d1ed      	bne.n	84f74 <memmove+0xa4>
   84f98:	e7ac      	b.n	84ef4 <memmove+0x24>
   84f9a:	bf00      	nop

00084f9c <__malloc_lock>:
   84f9c:	4770      	bx	lr
   84f9e:	bf00      	nop

00084fa0 <__malloc_unlock>:
   84fa0:	4770      	bx	lr
   84fa2:	bf00      	nop

00084fa4 <_realloc_r>:
   84fa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84fa8:	460c      	mov	r4, r1
   84faa:	b083      	sub	sp, #12
   84fac:	4690      	mov	r8, r2
   84fae:	4681      	mov	r9, r0
   84fb0:	2900      	cmp	r1, #0
   84fb2:	f000 80ba 	beq.w	8512a <_realloc_r+0x186>
   84fb6:	f7ff fff1 	bl	84f9c <__malloc_lock>
   84fba:	f108 060b 	add.w	r6, r8, #11
   84fbe:	f854 3c04 	ldr.w	r3, [r4, #-4]
   84fc2:	2e16      	cmp	r6, #22
   84fc4:	f023 0503 	bic.w	r5, r3, #3
   84fc8:	f1a4 0708 	sub.w	r7, r4, #8
   84fcc:	d84b      	bhi.n	85066 <_realloc_r+0xc2>
   84fce:	2110      	movs	r1, #16
   84fd0:	460e      	mov	r6, r1
   84fd2:	45b0      	cmp	r8, r6
   84fd4:	d84c      	bhi.n	85070 <_realloc_r+0xcc>
   84fd6:	428d      	cmp	r5, r1
   84fd8:	da51      	bge.n	8507e <_realloc_r+0xda>
   84fda:	f8df b384 	ldr.w	fp, [pc, #900]	; 85360 <_realloc_r+0x3bc>
   84fde:	1978      	adds	r0, r7, r5
   84fe0:	f8db e008 	ldr.w	lr, [fp, #8]
   84fe4:	4586      	cmp	lr, r0
   84fe6:	f000 80a6 	beq.w	85136 <_realloc_r+0x192>
   84fea:	6842      	ldr	r2, [r0, #4]
   84fec:	f022 0c01 	bic.w	ip, r2, #1
   84ff0:	4484      	add	ip, r0
   84ff2:	f8dc c004 	ldr.w	ip, [ip, #4]
   84ff6:	f01c 0f01 	tst.w	ip, #1
   84ffa:	d054      	beq.n	850a6 <_realloc_r+0x102>
   84ffc:	2200      	movs	r2, #0
   84ffe:	4610      	mov	r0, r2
   85000:	07db      	lsls	r3, r3, #31
   85002:	d46f      	bmi.n	850e4 <_realloc_r+0x140>
   85004:	f854 3c08 	ldr.w	r3, [r4, #-8]
   85008:	ebc3 0a07 	rsb	sl, r3, r7
   8500c:	f8da 3004 	ldr.w	r3, [sl, #4]
   85010:	f023 0303 	bic.w	r3, r3, #3
   85014:	442b      	add	r3, r5
   85016:	2800      	cmp	r0, #0
   85018:	d062      	beq.n	850e0 <_realloc_r+0x13c>
   8501a:	4570      	cmp	r0, lr
   8501c:	f000 80e9 	beq.w	851f2 <_realloc_r+0x24e>
   85020:	eb02 0e03 	add.w	lr, r2, r3
   85024:	458e      	cmp	lr, r1
   85026:	db5b      	blt.n	850e0 <_realloc_r+0x13c>
   85028:	68c3      	ldr	r3, [r0, #12]
   8502a:	6882      	ldr	r2, [r0, #8]
   8502c:	46d0      	mov	r8, sl
   8502e:	60d3      	str	r3, [r2, #12]
   85030:	609a      	str	r2, [r3, #8]
   85032:	f858 1f08 	ldr.w	r1, [r8, #8]!
   85036:	f8da 300c 	ldr.w	r3, [sl, #12]
   8503a:	1f2a      	subs	r2, r5, #4
   8503c:	2a24      	cmp	r2, #36	; 0x24
   8503e:	60cb      	str	r3, [r1, #12]
   85040:	6099      	str	r1, [r3, #8]
   85042:	f200 8123 	bhi.w	8528c <_realloc_r+0x2e8>
   85046:	2a13      	cmp	r2, #19
   85048:	f240 80b0 	bls.w	851ac <_realloc_r+0x208>
   8504c:	6823      	ldr	r3, [r4, #0]
   8504e:	2a1b      	cmp	r2, #27
   85050:	f8ca 3008 	str.w	r3, [sl, #8]
   85054:	6863      	ldr	r3, [r4, #4]
   85056:	f8ca 300c 	str.w	r3, [sl, #12]
   8505a:	f200 812b 	bhi.w	852b4 <_realloc_r+0x310>
   8505e:	3408      	adds	r4, #8
   85060:	f10a 0310 	add.w	r3, sl, #16
   85064:	e0a3      	b.n	851ae <_realloc_r+0x20a>
   85066:	f026 0607 	bic.w	r6, r6, #7
   8506a:	2e00      	cmp	r6, #0
   8506c:	4631      	mov	r1, r6
   8506e:	dab0      	bge.n	84fd2 <_realloc_r+0x2e>
   85070:	230c      	movs	r3, #12
   85072:	2000      	movs	r0, #0
   85074:	f8c9 3000 	str.w	r3, [r9]
   85078:	b003      	add	sp, #12
   8507a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8507e:	46a0      	mov	r8, r4
   85080:	1baa      	subs	r2, r5, r6
   85082:	2a0f      	cmp	r2, #15
   85084:	f003 0301 	and.w	r3, r3, #1
   85088:	d81a      	bhi.n	850c0 <_realloc_r+0x11c>
   8508a:	432b      	orrs	r3, r5
   8508c:	607b      	str	r3, [r7, #4]
   8508e:	443d      	add	r5, r7
   85090:	686b      	ldr	r3, [r5, #4]
   85092:	f043 0301 	orr.w	r3, r3, #1
   85096:	606b      	str	r3, [r5, #4]
   85098:	4648      	mov	r0, r9
   8509a:	f7ff ff81 	bl	84fa0 <__malloc_unlock>
   8509e:	4640      	mov	r0, r8
   850a0:	b003      	add	sp, #12
   850a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   850a6:	f022 0203 	bic.w	r2, r2, #3
   850aa:	eb02 0c05 	add.w	ip, r2, r5
   850ae:	458c      	cmp	ip, r1
   850b0:	dba6      	blt.n	85000 <_realloc_r+0x5c>
   850b2:	68c2      	ldr	r2, [r0, #12]
   850b4:	6881      	ldr	r1, [r0, #8]
   850b6:	46a0      	mov	r8, r4
   850b8:	60ca      	str	r2, [r1, #12]
   850ba:	4665      	mov	r5, ip
   850bc:	6091      	str	r1, [r2, #8]
   850be:	e7df      	b.n	85080 <_realloc_r+0xdc>
   850c0:	19b9      	adds	r1, r7, r6
   850c2:	4333      	orrs	r3, r6
   850c4:	f042 0001 	orr.w	r0, r2, #1
   850c8:	607b      	str	r3, [r7, #4]
   850ca:	440a      	add	r2, r1
   850cc:	6048      	str	r0, [r1, #4]
   850ce:	6853      	ldr	r3, [r2, #4]
   850d0:	3108      	adds	r1, #8
   850d2:	f043 0301 	orr.w	r3, r3, #1
   850d6:	6053      	str	r3, [r2, #4]
   850d8:	4648      	mov	r0, r9
   850da:	f7ff f915 	bl	84308 <_free_r>
   850de:	e7db      	b.n	85098 <_realloc_r+0xf4>
   850e0:	428b      	cmp	r3, r1
   850e2:	da33      	bge.n	8514c <_realloc_r+0x1a8>
   850e4:	4641      	mov	r1, r8
   850e6:	4648      	mov	r0, r9
   850e8:	f7ff fc0c 	bl	84904 <_malloc_r>
   850ec:	4680      	mov	r8, r0
   850ee:	2800      	cmp	r0, #0
   850f0:	d0d2      	beq.n	85098 <_realloc_r+0xf4>
   850f2:	f854 3c04 	ldr.w	r3, [r4, #-4]
   850f6:	f1a0 0108 	sub.w	r1, r0, #8
   850fa:	f023 0201 	bic.w	r2, r3, #1
   850fe:	443a      	add	r2, r7
   85100:	4291      	cmp	r1, r2
   85102:	f000 80bc 	beq.w	8527e <_realloc_r+0x2da>
   85106:	1f2a      	subs	r2, r5, #4
   85108:	2a24      	cmp	r2, #36	; 0x24
   8510a:	d86e      	bhi.n	851ea <_realloc_r+0x246>
   8510c:	2a13      	cmp	r2, #19
   8510e:	d842      	bhi.n	85196 <_realloc_r+0x1f2>
   85110:	4603      	mov	r3, r0
   85112:	4622      	mov	r2, r4
   85114:	6811      	ldr	r1, [r2, #0]
   85116:	6019      	str	r1, [r3, #0]
   85118:	6851      	ldr	r1, [r2, #4]
   8511a:	6059      	str	r1, [r3, #4]
   8511c:	6892      	ldr	r2, [r2, #8]
   8511e:	609a      	str	r2, [r3, #8]
   85120:	4621      	mov	r1, r4
   85122:	4648      	mov	r0, r9
   85124:	f7ff f8f0 	bl	84308 <_free_r>
   85128:	e7b6      	b.n	85098 <_realloc_r+0xf4>
   8512a:	4611      	mov	r1, r2
   8512c:	b003      	add	sp, #12
   8512e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85132:	f7ff bbe7 	b.w	84904 <_malloc_r>
   85136:	f8de 2004 	ldr.w	r2, [lr, #4]
   8513a:	f106 0c10 	add.w	ip, r6, #16
   8513e:	f022 0203 	bic.w	r2, r2, #3
   85142:	1950      	adds	r0, r2, r5
   85144:	4560      	cmp	r0, ip
   85146:	da3d      	bge.n	851c4 <_realloc_r+0x220>
   85148:	4670      	mov	r0, lr
   8514a:	e759      	b.n	85000 <_realloc_r+0x5c>
   8514c:	46d0      	mov	r8, sl
   8514e:	f858 0f08 	ldr.w	r0, [r8, #8]!
   85152:	f8da 100c 	ldr.w	r1, [sl, #12]
   85156:	1f2a      	subs	r2, r5, #4
   85158:	2a24      	cmp	r2, #36	; 0x24
   8515a:	60c1      	str	r1, [r0, #12]
   8515c:	6088      	str	r0, [r1, #8]
   8515e:	f200 80a0 	bhi.w	852a2 <_realloc_r+0x2fe>
   85162:	2a13      	cmp	r2, #19
   85164:	f240 809b 	bls.w	8529e <_realloc_r+0x2fa>
   85168:	6821      	ldr	r1, [r4, #0]
   8516a:	2a1b      	cmp	r2, #27
   8516c:	f8ca 1008 	str.w	r1, [sl, #8]
   85170:	6861      	ldr	r1, [r4, #4]
   85172:	f8ca 100c 	str.w	r1, [sl, #12]
   85176:	f200 80b2 	bhi.w	852de <_realloc_r+0x33a>
   8517a:	3408      	adds	r4, #8
   8517c:	f10a 0210 	add.w	r2, sl, #16
   85180:	6821      	ldr	r1, [r4, #0]
   85182:	461d      	mov	r5, r3
   85184:	6011      	str	r1, [r2, #0]
   85186:	6861      	ldr	r1, [r4, #4]
   85188:	4657      	mov	r7, sl
   8518a:	6051      	str	r1, [r2, #4]
   8518c:	68a3      	ldr	r3, [r4, #8]
   8518e:	6093      	str	r3, [r2, #8]
   85190:	f8da 3004 	ldr.w	r3, [sl, #4]
   85194:	e774      	b.n	85080 <_realloc_r+0xdc>
   85196:	6823      	ldr	r3, [r4, #0]
   85198:	2a1b      	cmp	r2, #27
   8519a:	6003      	str	r3, [r0, #0]
   8519c:	6863      	ldr	r3, [r4, #4]
   8519e:	6043      	str	r3, [r0, #4]
   851a0:	d862      	bhi.n	85268 <_realloc_r+0x2c4>
   851a2:	f100 0308 	add.w	r3, r0, #8
   851a6:	f104 0208 	add.w	r2, r4, #8
   851aa:	e7b3      	b.n	85114 <_realloc_r+0x170>
   851ac:	4643      	mov	r3, r8
   851ae:	6822      	ldr	r2, [r4, #0]
   851b0:	4675      	mov	r5, lr
   851b2:	601a      	str	r2, [r3, #0]
   851b4:	6862      	ldr	r2, [r4, #4]
   851b6:	4657      	mov	r7, sl
   851b8:	605a      	str	r2, [r3, #4]
   851ba:	68a2      	ldr	r2, [r4, #8]
   851bc:	609a      	str	r2, [r3, #8]
   851be:	f8da 3004 	ldr.w	r3, [sl, #4]
   851c2:	e75d      	b.n	85080 <_realloc_r+0xdc>
   851c4:	1b83      	subs	r3, r0, r6
   851c6:	4437      	add	r7, r6
   851c8:	f043 0301 	orr.w	r3, r3, #1
   851cc:	f8cb 7008 	str.w	r7, [fp, #8]
   851d0:	607b      	str	r3, [r7, #4]
   851d2:	f854 3c04 	ldr.w	r3, [r4, #-4]
   851d6:	4648      	mov	r0, r9
   851d8:	f003 0301 	and.w	r3, r3, #1
   851dc:	431e      	orrs	r6, r3
   851de:	f844 6c04 	str.w	r6, [r4, #-4]
   851e2:	f7ff fedd 	bl	84fa0 <__malloc_unlock>
   851e6:	4620      	mov	r0, r4
   851e8:	e75a      	b.n	850a0 <_realloc_r+0xfc>
   851ea:	4621      	mov	r1, r4
   851ec:	f7ff fe70 	bl	84ed0 <memmove>
   851f0:	e796      	b.n	85120 <_realloc_r+0x17c>
   851f2:	eb02 0c03 	add.w	ip, r2, r3
   851f6:	f106 0210 	add.w	r2, r6, #16
   851fa:	4594      	cmp	ip, r2
   851fc:	f6ff af70 	blt.w	850e0 <_realloc_r+0x13c>
   85200:	4657      	mov	r7, sl
   85202:	f857 1f08 	ldr.w	r1, [r7, #8]!
   85206:	f8da 300c 	ldr.w	r3, [sl, #12]
   8520a:	1f2a      	subs	r2, r5, #4
   8520c:	2a24      	cmp	r2, #36	; 0x24
   8520e:	60cb      	str	r3, [r1, #12]
   85210:	6099      	str	r1, [r3, #8]
   85212:	f200 8086 	bhi.w	85322 <_realloc_r+0x37e>
   85216:	2a13      	cmp	r2, #19
   85218:	d977      	bls.n	8530a <_realloc_r+0x366>
   8521a:	6823      	ldr	r3, [r4, #0]
   8521c:	2a1b      	cmp	r2, #27
   8521e:	f8ca 3008 	str.w	r3, [sl, #8]
   85222:	6863      	ldr	r3, [r4, #4]
   85224:	f8ca 300c 	str.w	r3, [sl, #12]
   85228:	f200 8084 	bhi.w	85334 <_realloc_r+0x390>
   8522c:	3408      	adds	r4, #8
   8522e:	f10a 0310 	add.w	r3, sl, #16
   85232:	6822      	ldr	r2, [r4, #0]
   85234:	601a      	str	r2, [r3, #0]
   85236:	6862      	ldr	r2, [r4, #4]
   85238:	605a      	str	r2, [r3, #4]
   8523a:	68a2      	ldr	r2, [r4, #8]
   8523c:	609a      	str	r2, [r3, #8]
   8523e:	ebc6 020c 	rsb	r2, r6, ip
   85242:	eb0a 0306 	add.w	r3, sl, r6
   85246:	f042 0201 	orr.w	r2, r2, #1
   8524a:	f8cb 3008 	str.w	r3, [fp, #8]
   8524e:	605a      	str	r2, [r3, #4]
   85250:	f8da 3004 	ldr.w	r3, [sl, #4]
   85254:	4648      	mov	r0, r9
   85256:	f003 0301 	and.w	r3, r3, #1
   8525a:	431e      	orrs	r6, r3
   8525c:	f8ca 6004 	str.w	r6, [sl, #4]
   85260:	f7ff fe9e 	bl	84fa0 <__malloc_unlock>
   85264:	4638      	mov	r0, r7
   85266:	e71b      	b.n	850a0 <_realloc_r+0xfc>
   85268:	68a3      	ldr	r3, [r4, #8]
   8526a:	2a24      	cmp	r2, #36	; 0x24
   8526c:	6083      	str	r3, [r0, #8]
   8526e:	68e3      	ldr	r3, [r4, #12]
   85270:	60c3      	str	r3, [r0, #12]
   85272:	d02b      	beq.n	852cc <_realloc_r+0x328>
   85274:	f100 0310 	add.w	r3, r0, #16
   85278:	f104 0210 	add.w	r2, r4, #16
   8527c:	e74a      	b.n	85114 <_realloc_r+0x170>
   8527e:	f850 2c04 	ldr.w	r2, [r0, #-4]
   85282:	46a0      	mov	r8, r4
   85284:	f022 0203 	bic.w	r2, r2, #3
   85288:	4415      	add	r5, r2
   8528a:	e6f9      	b.n	85080 <_realloc_r+0xdc>
   8528c:	4621      	mov	r1, r4
   8528e:	4640      	mov	r0, r8
   85290:	4675      	mov	r5, lr
   85292:	4657      	mov	r7, sl
   85294:	f7ff fe1c 	bl	84ed0 <memmove>
   85298:	f8da 3004 	ldr.w	r3, [sl, #4]
   8529c:	e6f0      	b.n	85080 <_realloc_r+0xdc>
   8529e:	4642      	mov	r2, r8
   852a0:	e76e      	b.n	85180 <_realloc_r+0x1dc>
   852a2:	4621      	mov	r1, r4
   852a4:	4640      	mov	r0, r8
   852a6:	461d      	mov	r5, r3
   852a8:	4657      	mov	r7, sl
   852aa:	f7ff fe11 	bl	84ed0 <memmove>
   852ae:	f8da 3004 	ldr.w	r3, [sl, #4]
   852b2:	e6e5      	b.n	85080 <_realloc_r+0xdc>
   852b4:	68a3      	ldr	r3, [r4, #8]
   852b6:	2a24      	cmp	r2, #36	; 0x24
   852b8:	f8ca 3010 	str.w	r3, [sl, #16]
   852bc:	68e3      	ldr	r3, [r4, #12]
   852be:	f8ca 3014 	str.w	r3, [sl, #20]
   852c2:	d018      	beq.n	852f6 <_realloc_r+0x352>
   852c4:	3410      	adds	r4, #16
   852c6:	f10a 0318 	add.w	r3, sl, #24
   852ca:	e770      	b.n	851ae <_realloc_r+0x20a>
   852cc:	6922      	ldr	r2, [r4, #16]
   852ce:	f100 0318 	add.w	r3, r0, #24
   852d2:	6102      	str	r2, [r0, #16]
   852d4:	6961      	ldr	r1, [r4, #20]
   852d6:	f104 0218 	add.w	r2, r4, #24
   852da:	6141      	str	r1, [r0, #20]
   852dc:	e71a      	b.n	85114 <_realloc_r+0x170>
   852de:	68a1      	ldr	r1, [r4, #8]
   852e0:	2a24      	cmp	r2, #36	; 0x24
   852e2:	f8ca 1010 	str.w	r1, [sl, #16]
   852e6:	68e1      	ldr	r1, [r4, #12]
   852e8:	f8ca 1014 	str.w	r1, [sl, #20]
   852ec:	d00f      	beq.n	8530e <_realloc_r+0x36a>
   852ee:	3410      	adds	r4, #16
   852f0:	f10a 0218 	add.w	r2, sl, #24
   852f4:	e744      	b.n	85180 <_realloc_r+0x1dc>
   852f6:	6922      	ldr	r2, [r4, #16]
   852f8:	f10a 0320 	add.w	r3, sl, #32
   852fc:	f8ca 2018 	str.w	r2, [sl, #24]
   85300:	6962      	ldr	r2, [r4, #20]
   85302:	3418      	adds	r4, #24
   85304:	f8ca 201c 	str.w	r2, [sl, #28]
   85308:	e751      	b.n	851ae <_realloc_r+0x20a>
   8530a:	463b      	mov	r3, r7
   8530c:	e791      	b.n	85232 <_realloc_r+0x28e>
   8530e:	6921      	ldr	r1, [r4, #16]
   85310:	f10a 0220 	add.w	r2, sl, #32
   85314:	f8ca 1018 	str.w	r1, [sl, #24]
   85318:	6961      	ldr	r1, [r4, #20]
   8531a:	3418      	adds	r4, #24
   8531c:	f8ca 101c 	str.w	r1, [sl, #28]
   85320:	e72e      	b.n	85180 <_realloc_r+0x1dc>
   85322:	4621      	mov	r1, r4
   85324:	4638      	mov	r0, r7
   85326:	f8cd c004 	str.w	ip, [sp, #4]
   8532a:	f7ff fdd1 	bl	84ed0 <memmove>
   8532e:	f8dd c004 	ldr.w	ip, [sp, #4]
   85332:	e784      	b.n	8523e <_realloc_r+0x29a>
   85334:	68a3      	ldr	r3, [r4, #8]
   85336:	2a24      	cmp	r2, #36	; 0x24
   85338:	f8ca 3010 	str.w	r3, [sl, #16]
   8533c:	68e3      	ldr	r3, [r4, #12]
   8533e:	f8ca 3014 	str.w	r3, [sl, #20]
   85342:	d003      	beq.n	8534c <_realloc_r+0x3a8>
   85344:	3410      	adds	r4, #16
   85346:	f10a 0318 	add.w	r3, sl, #24
   8534a:	e772      	b.n	85232 <_realloc_r+0x28e>
   8534c:	6922      	ldr	r2, [r4, #16]
   8534e:	f10a 0320 	add.w	r3, sl, #32
   85352:	f8ca 2018 	str.w	r2, [sl, #24]
   85356:	6962      	ldr	r2, [r4, #20]
   85358:	3418      	adds	r4, #24
   8535a:	f8ca 201c 	str.w	r2, [sl, #28]
   8535e:	e768      	b.n	85232 <_realloc_r+0x28e>
   85360:	20070598 	.word	0x20070598

00085364 <_sbrk_r>:
   85364:	b538      	push	{r3, r4, r5, lr}
   85366:	4c07      	ldr	r4, [pc, #28]	; (85384 <_sbrk_r+0x20>)
   85368:	2300      	movs	r3, #0
   8536a:	4605      	mov	r5, r0
   8536c:	4608      	mov	r0, r1
   8536e:	6023      	str	r3, [r4, #0]
   85370:	f7fd fc52 	bl	82c18 <_sbrk>
   85374:	1c43      	adds	r3, r0, #1
   85376:	d000      	beq.n	8537a <_sbrk_r+0x16>
   85378:	bd38      	pop	{r3, r4, r5, pc}
   8537a:	6823      	ldr	r3, [r4, #0]
   8537c:	2b00      	cmp	r3, #0
   8537e:	d0fb      	beq.n	85378 <_sbrk_r+0x14>
   85380:	602b      	str	r3, [r5, #0]
   85382:	bd38      	pop	{r3, r4, r5, pc}
   85384:	20078d6c 	.word	0x20078d6c

00085388 <__sread>:
   85388:	b510      	push	{r4, lr}
   8538a:	460c      	mov	r4, r1
   8538c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85390:	f000 f9c2 	bl	85718 <_read_r>
   85394:	2800      	cmp	r0, #0
   85396:	db03      	blt.n	853a0 <__sread+0x18>
   85398:	6d23      	ldr	r3, [r4, #80]	; 0x50
   8539a:	4403      	add	r3, r0
   8539c:	6523      	str	r3, [r4, #80]	; 0x50
   8539e:	bd10      	pop	{r4, pc}
   853a0:	89a3      	ldrh	r3, [r4, #12]
   853a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   853a6:	81a3      	strh	r3, [r4, #12]
   853a8:	bd10      	pop	{r4, pc}
   853aa:	bf00      	nop

000853ac <__swrite>:
   853ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   853b0:	460c      	mov	r4, r1
   853b2:	8989      	ldrh	r1, [r1, #12]
   853b4:	461d      	mov	r5, r3
   853b6:	05cb      	lsls	r3, r1, #23
   853b8:	4616      	mov	r6, r2
   853ba:	4607      	mov	r7, r0
   853bc:	d506      	bpl.n	853cc <__swrite+0x20>
   853be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   853c2:	2200      	movs	r2, #0
   853c4:	2302      	movs	r3, #2
   853c6:	f000 f993 	bl	856f0 <_lseek_r>
   853ca:	89a1      	ldrh	r1, [r4, #12]
   853cc:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   853d0:	81a1      	strh	r1, [r4, #12]
   853d2:	4638      	mov	r0, r7
   853d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   853d8:	4632      	mov	r2, r6
   853da:	462b      	mov	r3, r5
   853dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   853e0:	f000 b89e 	b.w	85520 <_write_r>

000853e4 <__sseek>:
   853e4:	b510      	push	{r4, lr}
   853e6:	460c      	mov	r4, r1
   853e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   853ec:	f000 f980 	bl	856f0 <_lseek_r>
   853f0:	89a3      	ldrh	r3, [r4, #12]
   853f2:	1c42      	adds	r2, r0, #1
   853f4:	bf0e      	itee	eq
   853f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   853fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   853fe:	6520      	strne	r0, [r4, #80]	; 0x50
   85400:	81a3      	strh	r3, [r4, #12]
   85402:	bd10      	pop	{r4, pc}

00085404 <__sclose>:
   85404:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85408:	f000 b8f2 	b.w	855f0 <_close_r>

0008540c <__swbuf_r>:
   8540c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8540e:	460d      	mov	r5, r1
   85410:	4614      	mov	r4, r2
   85412:	4607      	mov	r7, r0
   85414:	b110      	cbz	r0, 8541c <__swbuf_r+0x10>
   85416:	6b83      	ldr	r3, [r0, #56]	; 0x38
   85418:	2b00      	cmp	r3, #0
   8541a:	d048      	beq.n	854ae <__swbuf_r+0xa2>
   8541c:	89a2      	ldrh	r2, [r4, #12]
   8541e:	69a0      	ldr	r0, [r4, #24]
   85420:	b293      	uxth	r3, r2
   85422:	60a0      	str	r0, [r4, #8]
   85424:	0718      	lsls	r0, r3, #28
   85426:	d538      	bpl.n	8549a <__swbuf_r+0x8e>
   85428:	6926      	ldr	r6, [r4, #16]
   8542a:	2e00      	cmp	r6, #0
   8542c:	d035      	beq.n	8549a <__swbuf_r+0x8e>
   8542e:	0499      	lsls	r1, r3, #18
   85430:	b2ed      	uxtb	r5, r5
   85432:	d515      	bpl.n	85460 <__swbuf_r+0x54>
   85434:	6823      	ldr	r3, [r4, #0]
   85436:	6962      	ldr	r2, [r4, #20]
   85438:	1b9e      	subs	r6, r3, r6
   8543a:	4296      	cmp	r6, r2
   8543c:	da1c      	bge.n	85478 <__swbuf_r+0x6c>
   8543e:	3601      	adds	r6, #1
   85440:	68a2      	ldr	r2, [r4, #8]
   85442:	1c59      	adds	r1, r3, #1
   85444:	3a01      	subs	r2, #1
   85446:	60a2      	str	r2, [r4, #8]
   85448:	6021      	str	r1, [r4, #0]
   8544a:	701d      	strb	r5, [r3, #0]
   8544c:	6963      	ldr	r3, [r4, #20]
   8544e:	42b3      	cmp	r3, r6
   85450:	d01a      	beq.n	85488 <__swbuf_r+0x7c>
   85452:	89a3      	ldrh	r3, [r4, #12]
   85454:	07db      	lsls	r3, r3, #31
   85456:	d501      	bpl.n	8545c <__swbuf_r+0x50>
   85458:	2d0a      	cmp	r5, #10
   8545a:	d015      	beq.n	85488 <__swbuf_r+0x7c>
   8545c:	4628      	mov	r0, r5
   8545e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85460:	6e63      	ldr	r3, [r4, #100]	; 0x64
   85462:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   85466:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   8546a:	6663      	str	r3, [r4, #100]	; 0x64
   8546c:	6823      	ldr	r3, [r4, #0]
   8546e:	81a2      	strh	r2, [r4, #12]
   85470:	6962      	ldr	r2, [r4, #20]
   85472:	1b9e      	subs	r6, r3, r6
   85474:	4296      	cmp	r6, r2
   85476:	dbe2      	blt.n	8543e <__swbuf_r+0x32>
   85478:	4638      	mov	r0, r7
   8547a:	4621      	mov	r1, r4
   8547c:	f7fe fde4 	bl	84048 <_fflush_r>
   85480:	b940      	cbnz	r0, 85494 <__swbuf_r+0x88>
   85482:	6823      	ldr	r3, [r4, #0]
   85484:	2601      	movs	r6, #1
   85486:	e7db      	b.n	85440 <__swbuf_r+0x34>
   85488:	4638      	mov	r0, r7
   8548a:	4621      	mov	r1, r4
   8548c:	f7fe fddc 	bl	84048 <_fflush_r>
   85490:	2800      	cmp	r0, #0
   85492:	d0e3      	beq.n	8545c <__swbuf_r+0x50>
   85494:	f04f 30ff 	mov.w	r0, #4294967295
   85498:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8549a:	4638      	mov	r0, r7
   8549c:	4621      	mov	r1, r4
   8549e:	f7fe fcbd 	bl	83e1c <__swsetup_r>
   854a2:	2800      	cmp	r0, #0
   854a4:	d1f6      	bne.n	85494 <__swbuf_r+0x88>
   854a6:	89a2      	ldrh	r2, [r4, #12]
   854a8:	6926      	ldr	r6, [r4, #16]
   854aa:	b293      	uxth	r3, r2
   854ac:	e7bf      	b.n	8542e <__swbuf_r+0x22>
   854ae:	f7fe fde7 	bl	84080 <__sinit>
   854b2:	e7b3      	b.n	8541c <__swbuf_r+0x10>

000854b4 <_wcrtomb_r>:
   854b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   854b8:	461e      	mov	r6, r3
   854ba:	b086      	sub	sp, #24
   854bc:	460c      	mov	r4, r1
   854be:	4605      	mov	r5, r0
   854c0:	4617      	mov	r7, r2
   854c2:	4b0f      	ldr	r3, [pc, #60]	; (85500 <_wcrtomb_r+0x4c>)
   854c4:	b191      	cbz	r1, 854ec <_wcrtomb_r+0x38>
   854c6:	f8d3 8000 	ldr.w	r8, [r3]
   854ca:	f7ff f999 	bl	84800 <__locale_charset>
   854ce:	9600      	str	r6, [sp, #0]
   854d0:	4603      	mov	r3, r0
   854d2:	4621      	mov	r1, r4
   854d4:	463a      	mov	r2, r7
   854d6:	4628      	mov	r0, r5
   854d8:	47c0      	blx	r8
   854da:	1c43      	adds	r3, r0, #1
   854dc:	d103      	bne.n	854e6 <_wcrtomb_r+0x32>
   854de:	2200      	movs	r2, #0
   854e0:	238a      	movs	r3, #138	; 0x8a
   854e2:	6032      	str	r2, [r6, #0]
   854e4:	602b      	str	r3, [r5, #0]
   854e6:	b006      	add	sp, #24
   854e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   854ec:	681f      	ldr	r7, [r3, #0]
   854ee:	f7ff f987 	bl	84800 <__locale_charset>
   854f2:	9600      	str	r6, [sp, #0]
   854f4:	4603      	mov	r3, r0
   854f6:	4622      	mov	r2, r4
   854f8:	4628      	mov	r0, r5
   854fa:	a903      	add	r1, sp, #12
   854fc:	47b8      	blx	r7
   854fe:	e7ec      	b.n	854da <_wcrtomb_r+0x26>
   85500:	200709a8 	.word	0x200709a8

00085504 <__ascii_wctomb>:
   85504:	b121      	cbz	r1, 85510 <__ascii_wctomb+0xc>
   85506:	2aff      	cmp	r2, #255	; 0xff
   85508:	d804      	bhi.n	85514 <__ascii_wctomb+0x10>
   8550a:	700a      	strb	r2, [r1, #0]
   8550c:	2001      	movs	r0, #1
   8550e:	4770      	bx	lr
   85510:	4608      	mov	r0, r1
   85512:	4770      	bx	lr
   85514:	238a      	movs	r3, #138	; 0x8a
   85516:	6003      	str	r3, [r0, #0]
   85518:	f04f 30ff 	mov.w	r0, #4294967295
   8551c:	4770      	bx	lr
   8551e:	bf00      	nop

00085520 <_write_r>:
   85520:	b570      	push	{r4, r5, r6, lr}
   85522:	4c08      	ldr	r4, [pc, #32]	; (85544 <_write_r+0x24>)
   85524:	4606      	mov	r6, r0
   85526:	2500      	movs	r5, #0
   85528:	4608      	mov	r0, r1
   8552a:	4611      	mov	r1, r2
   8552c:	461a      	mov	r2, r3
   8552e:	6025      	str	r5, [r4, #0]
   85530:	f7fa fe8a 	bl	80248 <_write>
   85534:	1c43      	adds	r3, r0, #1
   85536:	d000      	beq.n	8553a <_write_r+0x1a>
   85538:	bd70      	pop	{r4, r5, r6, pc}
   8553a:	6823      	ldr	r3, [r4, #0]
   8553c:	2b00      	cmp	r3, #0
   8553e:	d0fb      	beq.n	85538 <_write_r+0x18>
   85540:	6033      	str	r3, [r6, #0]
   85542:	bd70      	pop	{r4, r5, r6, pc}
   85544:	20078d6c 	.word	0x20078d6c

00085548 <__register_exitproc>:
   85548:	b5f0      	push	{r4, r5, r6, r7, lr}
   8554a:	4c27      	ldr	r4, [pc, #156]	; (855e8 <__register_exitproc+0xa0>)
   8554c:	b085      	sub	sp, #20
   8554e:	6826      	ldr	r6, [r4, #0]
   85550:	4607      	mov	r7, r0
   85552:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   85556:	2c00      	cmp	r4, #0
   85558:	d040      	beq.n	855dc <__register_exitproc+0x94>
   8555a:	6865      	ldr	r5, [r4, #4]
   8555c:	2d1f      	cmp	r5, #31
   8555e:	dd1e      	ble.n	8559e <__register_exitproc+0x56>
   85560:	4822      	ldr	r0, [pc, #136]	; (855ec <__register_exitproc+0xa4>)
   85562:	b918      	cbnz	r0, 8556c <__register_exitproc+0x24>
   85564:	f04f 30ff 	mov.w	r0, #4294967295
   85568:	b005      	add	sp, #20
   8556a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8556c:	f44f 70c8 	mov.w	r0, #400	; 0x190
   85570:	9103      	str	r1, [sp, #12]
   85572:	9202      	str	r2, [sp, #8]
   85574:	9301      	str	r3, [sp, #4]
   85576:	f7ff f9bd 	bl	848f4 <malloc>
   8557a:	9903      	ldr	r1, [sp, #12]
   8557c:	4604      	mov	r4, r0
   8557e:	9a02      	ldr	r2, [sp, #8]
   85580:	9b01      	ldr	r3, [sp, #4]
   85582:	2800      	cmp	r0, #0
   85584:	d0ee      	beq.n	85564 <__register_exitproc+0x1c>
   85586:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   8558a:	2000      	movs	r0, #0
   8558c:	6025      	str	r5, [r4, #0]
   8558e:	6060      	str	r0, [r4, #4]
   85590:	4605      	mov	r5, r0
   85592:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   85596:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   8559a:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   8559e:	b93f      	cbnz	r7, 855b0 <__register_exitproc+0x68>
   855a0:	1c6b      	adds	r3, r5, #1
   855a2:	2000      	movs	r0, #0
   855a4:	3502      	adds	r5, #2
   855a6:	6063      	str	r3, [r4, #4]
   855a8:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   855ac:	b005      	add	sp, #20
   855ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
   855b0:	2601      	movs	r6, #1
   855b2:	40ae      	lsls	r6, r5
   855b4:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   855b8:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   855bc:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   855c0:	2f02      	cmp	r7, #2
   855c2:	ea42 0206 	orr.w	r2, r2, r6
   855c6:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   855ca:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   855ce:	d1e7      	bne.n	855a0 <__register_exitproc+0x58>
   855d0:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   855d4:	431e      	orrs	r6, r3
   855d6:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   855da:	e7e1      	b.n	855a0 <__register_exitproc+0x58>
   855dc:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   855e0:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   855e4:	e7b9      	b.n	8555a <__register_exitproc+0x12>
   855e6:	bf00      	nop
   855e8:	00086ca4 	.word	0x00086ca4
   855ec:	000848f5 	.word	0x000848f5

000855f0 <_close_r>:
   855f0:	b538      	push	{r3, r4, r5, lr}
   855f2:	4c07      	ldr	r4, [pc, #28]	; (85610 <_close_r+0x20>)
   855f4:	2300      	movs	r3, #0
   855f6:	4605      	mov	r5, r0
   855f8:	4608      	mov	r0, r1
   855fa:	6023      	str	r3, [r4, #0]
   855fc:	f7fd fb26 	bl	82c4c <_close>
   85600:	1c43      	adds	r3, r0, #1
   85602:	d000      	beq.n	85606 <_close_r+0x16>
   85604:	bd38      	pop	{r3, r4, r5, pc}
   85606:	6823      	ldr	r3, [r4, #0]
   85608:	2b00      	cmp	r3, #0
   8560a:	d0fb      	beq.n	85604 <_close_r+0x14>
   8560c:	602b      	str	r3, [r5, #0]
   8560e:	bd38      	pop	{r3, r4, r5, pc}
   85610:	20078d6c 	.word	0x20078d6c

00085614 <_fclose_r>:
   85614:	b570      	push	{r4, r5, r6, lr}
   85616:	460c      	mov	r4, r1
   85618:	4605      	mov	r5, r0
   8561a:	b131      	cbz	r1, 8562a <_fclose_r+0x16>
   8561c:	b110      	cbz	r0, 85624 <_fclose_r+0x10>
   8561e:	6b83      	ldr	r3, [r0, #56]	; 0x38
   85620:	2b00      	cmp	r3, #0
   85622:	d02f      	beq.n	85684 <_fclose_r+0x70>
   85624:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   85628:	b90b      	cbnz	r3, 8562e <_fclose_r+0x1a>
   8562a:	2000      	movs	r0, #0
   8562c:	bd70      	pop	{r4, r5, r6, pc}
   8562e:	4628      	mov	r0, r5
   85630:	4621      	mov	r1, r4
   85632:	f7fe fd09 	bl	84048 <_fflush_r>
   85636:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   85638:	4606      	mov	r6, r0
   8563a:	b133      	cbz	r3, 8564a <_fclose_r+0x36>
   8563c:	4628      	mov	r0, r5
   8563e:	69e1      	ldr	r1, [r4, #28]
   85640:	4798      	blx	r3
   85642:	2800      	cmp	r0, #0
   85644:	bfb8      	it	lt
   85646:	f04f 36ff 	movlt.w	r6, #4294967295
   8564a:	89a3      	ldrh	r3, [r4, #12]
   8564c:	061b      	lsls	r3, r3, #24
   8564e:	d41c      	bmi.n	8568a <_fclose_r+0x76>
   85650:	6b21      	ldr	r1, [r4, #48]	; 0x30
   85652:	b141      	cbz	r1, 85666 <_fclose_r+0x52>
   85654:	f104 0340 	add.w	r3, r4, #64	; 0x40
   85658:	4299      	cmp	r1, r3
   8565a:	d002      	beq.n	85662 <_fclose_r+0x4e>
   8565c:	4628      	mov	r0, r5
   8565e:	f7fe fe53 	bl	84308 <_free_r>
   85662:	2300      	movs	r3, #0
   85664:	6323      	str	r3, [r4, #48]	; 0x30
   85666:	6c61      	ldr	r1, [r4, #68]	; 0x44
   85668:	b121      	cbz	r1, 85674 <_fclose_r+0x60>
   8566a:	4628      	mov	r0, r5
   8566c:	f7fe fe4c 	bl	84308 <_free_r>
   85670:	2300      	movs	r3, #0
   85672:	6463      	str	r3, [r4, #68]	; 0x44
   85674:	f7fe fd7e 	bl	84174 <__sfp_lock_acquire>
   85678:	2300      	movs	r3, #0
   8567a:	81a3      	strh	r3, [r4, #12]
   8567c:	f7fe fd7c 	bl	84178 <__sfp_lock_release>
   85680:	4630      	mov	r0, r6
   85682:	bd70      	pop	{r4, r5, r6, pc}
   85684:	f7fe fcfc 	bl	84080 <__sinit>
   85688:	e7cc      	b.n	85624 <_fclose_r+0x10>
   8568a:	4628      	mov	r0, r5
   8568c:	6921      	ldr	r1, [r4, #16]
   8568e:	f7fe fe3b 	bl	84308 <_free_r>
   85692:	e7dd      	b.n	85650 <_fclose_r+0x3c>

00085694 <fclose>:
   85694:	4b02      	ldr	r3, [pc, #8]	; (856a0 <fclose+0xc>)
   85696:	4601      	mov	r1, r0
   85698:	6818      	ldr	r0, [r3, #0]
   8569a:	f7ff bfbb 	b.w	85614 <_fclose_r>
   8569e:	bf00      	nop
   856a0:	20070570 	.word	0x20070570

000856a4 <_fstat_r>:
   856a4:	b538      	push	{r3, r4, r5, lr}
   856a6:	4c08      	ldr	r4, [pc, #32]	; (856c8 <_fstat_r+0x24>)
   856a8:	2300      	movs	r3, #0
   856aa:	4605      	mov	r5, r0
   856ac:	4608      	mov	r0, r1
   856ae:	4611      	mov	r1, r2
   856b0:	6023      	str	r3, [r4, #0]
   856b2:	f7fd facf 	bl	82c54 <_fstat>
   856b6:	1c43      	adds	r3, r0, #1
   856b8:	d000      	beq.n	856bc <_fstat_r+0x18>
   856ba:	bd38      	pop	{r3, r4, r5, pc}
   856bc:	6823      	ldr	r3, [r4, #0]
   856be:	2b00      	cmp	r3, #0
   856c0:	d0fb      	beq.n	856ba <_fstat_r+0x16>
   856c2:	602b      	str	r3, [r5, #0]
   856c4:	bd38      	pop	{r3, r4, r5, pc}
   856c6:	bf00      	nop
   856c8:	20078d6c 	.word	0x20078d6c

000856cc <_isatty_r>:
   856cc:	b538      	push	{r3, r4, r5, lr}
   856ce:	4c07      	ldr	r4, [pc, #28]	; (856ec <_isatty_r+0x20>)
   856d0:	2300      	movs	r3, #0
   856d2:	4605      	mov	r5, r0
   856d4:	4608      	mov	r0, r1
   856d6:	6023      	str	r3, [r4, #0]
   856d8:	f7fd fac2 	bl	82c60 <_isatty>
   856dc:	1c43      	adds	r3, r0, #1
   856de:	d000      	beq.n	856e2 <_isatty_r+0x16>
   856e0:	bd38      	pop	{r3, r4, r5, pc}
   856e2:	6823      	ldr	r3, [r4, #0]
   856e4:	2b00      	cmp	r3, #0
   856e6:	d0fb      	beq.n	856e0 <_isatty_r+0x14>
   856e8:	602b      	str	r3, [r5, #0]
   856ea:	bd38      	pop	{r3, r4, r5, pc}
   856ec:	20078d6c 	.word	0x20078d6c

000856f0 <_lseek_r>:
   856f0:	b570      	push	{r4, r5, r6, lr}
   856f2:	4c08      	ldr	r4, [pc, #32]	; (85714 <_lseek_r+0x24>)
   856f4:	4606      	mov	r6, r0
   856f6:	2500      	movs	r5, #0
   856f8:	4608      	mov	r0, r1
   856fa:	4611      	mov	r1, r2
   856fc:	461a      	mov	r2, r3
   856fe:	6025      	str	r5, [r4, #0]
   85700:	f7fd fab0 	bl	82c64 <_lseek>
   85704:	1c43      	adds	r3, r0, #1
   85706:	d000      	beq.n	8570a <_lseek_r+0x1a>
   85708:	bd70      	pop	{r4, r5, r6, pc}
   8570a:	6823      	ldr	r3, [r4, #0]
   8570c:	2b00      	cmp	r3, #0
   8570e:	d0fb      	beq.n	85708 <_lseek_r+0x18>
   85710:	6033      	str	r3, [r6, #0]
   85712:	bd70      	pop	{r4, r5, r6, pc}
   85714:	20078d6c 	.word	0x20078d6c

00085718 <_read_r>:
   85718:	b570      	push	{r4, r5, r6, lr}
   8571a:	4c08      	ldr	r4, [pc, #32]	; (8573c <_read_r+0x24>)
   8571c:	4606      	mov	r6, r0
   8571e:	2500      	movs	r5, #0
   85720:	4608      	mov	r0, r1
   85722:	4611      	mov	r1, r2
   85724:	461a      	mov	r2, r3
   85726:	6025      	str	r5, [r4, #0]
   85728:	f7fa fd6e 	bl	80208 <_read>
   8572c:	1c43      	adds	r3, r0, #1
   8572e:	d000      	beq.n	85732 <_read_r+0x1a>
   85730:	bd70      	pop	{r4, r5, r6, pc}
   85732:	6823      	ldr	r3, [r4, #0]
   85734:	2b00      	cmp	r3, #0
   85736:	d0fb      	beq.n	85730 <_read_r+0x18>
   85738:	6033      	str	r3, [r6, #0]
   8573a:	bd70      	pop	{r4, r5, r6, pc}
   8573c:	20078d6c 	.word	0x20078d6c

00085740 <__aeabi_drsub>:
   85740:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   85744:	e002      	b.n	8574c <__adddf3>
   85746:	bf00      	nop

00085748 <__aeabi_dsub>:
   85748:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0008574c <__adddf3>:
   8574c:	b530      	push	{r4, r5, lr}
   8574e:	ea4f 0441 	mov.w	r4, r1, lsl #1
   85752:	ea4f 0543 	mov.w	r5, r3, lsl #1
   85756:	ea94 0f05 	teq	r4, r5
   8575a:	bf08      	it	eq
   8575c:	ea90 0f02 	teqeq	r0, r2
   85760:	bf1f      	itttt	ne
   85762:	ea54 0c00 	orrsne.w	ip, r4, r0
   85766:	ea55 0c02 	orrsne.w	ip, r5, r2
   8576a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   8576e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   85772:	f000 80e2 	beq.w	8593a <__adddf3+0x1ee>
   85776:	ea4f 5454 	mov.w	r4, r4, lsr #21
   8577a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   8577e:	bfb8      	it	lt
   85780:	426d      	neglt	r5, r5
   85782:	dd0c      	ble.n	8579e <__adddf3+0x52>
   85784:	442c      	add	r4, r5
   85786:	ea80 0202 	eor.w	r2, r0, r2
   8578a:	ea81 0303 	eor.w	r3, r1, r3
   8578e:	ea82 0000 	eor.w	r0, r2, r0
   85792:	ea83 0101 	eor.w	r1, r3, r1
   85796:	ea80 0202 	eor.w	r2, r0, r2
   8579a:	ea81 0303 	eor.w	r3, r1, r3
   8579e:	2d36      	cmp	r5, #54	; 0x36
   857a0:	bf88      	it	hi
   857a2:	bd30      	pophi	{r4, r5, pc}
   857a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   857a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
   857ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   857b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   857b4:	d002      	beq.n	857bc <__adddf3+0x70>
   857b6:	4240      	negs	r0, r0
   857b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   857bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   857c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
   857c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   857c8:	d002      	beq.n	857d0 <__adddf3+0x84>
   857ca:	4252      	negs	r2, r2
   857cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   857d0:	ea94 0f05 	teq	r4, r5
   857d4:	f000 80a7 	beq.w	85926 <__adddf3+0x1da>
   857d8:	f1a4 0401 	sub.w	r4, r4, #1
   857dc:	f1d5 0e20 	rsbs	lr, r5, #32
   857e0:	db0d      	blt.n	857fe <__adddf3+0xb2>
   857e2:	fa02 fc0e 	lsl.w	ip, r2, lr
   857e6:	fa22 f205 	lsr.w	r2, r2, r5
   857ea:	1880      	adds	r0, r0, r2
   857ec:	f141 0100 	adc.w	r1, r1, #0
   857f0:	fa03 f20e 	lsl.w	r2, r3, lr
   857f4:	1880      	adds	r0, r0, r2
   857f6:	fa43 f305 	asr.w	r3, r3, r5
   857fa:	4159      	adcs	r1, r3
   857fc:	e00e      	b.n	8581c <__adddf3+0xd0>
   857fe:	f1a5 0520 	sub.w	r5, r5, #32
   85802:	f10e 0e20 	add.w	lr, lr, #32
   85806:	2a01      	cmp	r2, #1
   85808:	fa03 fc0e 	lsl.w	ip, r3, lr
   8580c:	bf28      	it	cs
   8580e:	f04c 0c02 	orrcs.w	ip, ip, #2
   85812:	fa43 f305 	asr.w	r3, r3, r5
   85816:	18c0      	adds	r0, r0, r3
   85818:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   8581c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   85820:	d507      	bpl.n	85832 <__adddf3+0xe6>
   85822:	f04f 0e00 	mov.w	lr, #0
   85826:	f1dc 0c00 	rsbs	ip, ip, #0
   8582a:	eb7e 0000 	sbcs.w	r0, lr, r0
   8582e:	eb6e 0101 	sbc.w	r1, lr, r1
   85832:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   85836:	d31b      	bcc.n	85870 <__adddf3+0x124>
   85838:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   8583c:	d30c      	bcc.n	85858 <__adddf3+0x10c>
   8583e:	0849      	lsrs	r1, r1, #1
   85840:	ea5f 0030 	movs.w	r0, r0, rrx
   85844:	ea4f 0c3c 	mov.w	ip, ip, rrx
   85848:	f104 0401 	add.w	r4, r4, #1
   8584c:	ea4f 5244 	mov.w	r2, r4, lsl #21
   85850:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   85854:	f080 809a 	bcs.w	8598c <__adddf3+0x240>
   85858:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   8585c:	bf08      	it	eq
   8585e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   85862:	f150 0000 	adcs.w	r0, r0, #0
   85866:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8586a:	ea41 0105 	orr.w	r1, r1, r5
   8586e:	bd30      	pop	{r4, r5, pc}
   85870:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   85874:	4140      	adcs	r0, r0
   85876:	eb41 0101 	adc.w	r1, r1, r1
   8587a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8587e:	f1a4 0401 	sub.w	r4, r4, #1
   85882:	d1e9      	bne.n	85858 <__adddf3+0x10c>
   85884:	f091 0f00 	teq	r1, #0
   85888:	bf04      	itt	eq
   8588a:	4601      	moveq	r1, r0
   8588c:	2000      	moveq	r0, #0
   8588e:	fab1 f381 	clz	r3, r1
   85892:	bf08      	it	eq
   85894:	3320      	addeq	r3, #32
   85896:	f1a3 030b 	sub.w	r3, r3, #11
   8589a:	f1b3 0220 	subs.w	r2, r3, #32
   8589e:	da0c      	bge.n	858ba <__adddf3+0x16e>
   858a0:	320c      	adds	r2, #12
   858a2:	dd08      	ble.n	858b6 <__adddf3+0x16a>
   858a4:	f102 0c14 	add.w	ip, r2, #20
   858a8:	f1c2 020c 	rsb	r2, r2, #12
   858ac:	fa01 f00c 	lsl.w	r0, r1, ip
   858b0:	fa21 f102 	lsr.w	r1, r1, r2
   858b4:	e00c      	b.n	858d0 <__adddf3+0x184>
   858b6:	f102 0214 	add.w	r2, r2, #20
   858ba:	bfd8      	it	le
   858bc:	f1c2 0c20 	rsble	ip, r2, #32
   858c0:	fa01 f102 	lsl.w	r1, r1, r2
   858c4:	fa20 fc0c 	lsr.w	ip, r0, ip
   858c8:	bfdc      	itt	le
   858ca:	ea41 010c 	orrle.w	r1, r1, ip
   858ce:	4090      	lslle	r0, r2
   858d0:	1ae4      	subs	r4, r4, r3
   858d2:	bfa2      	ittt	ge
   858d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   858d8:	4329      	orrge	r1, r5
   858da:	bd30      	popge	{r4, r5, pc}
   858dc:	ea6f 0404 	mvn.w	r4, r4
   858e0:	3c1f      	subs	r4, #31
   858e2:	da1c      	bge.n	8591e <__adddf3+0x1d2>
   858e4:	340c      	adds	r4, #12
   858e6:	dc0e      	bgt.n	85906 <__adddf3+0x1ba>
   858e8:	f104 0414 	add.w	r4, r4, #20
   858ec:	f1c4 0220 	rsb	r2, r4, #32
   858f0:	fa20 f004 	lsr.w	r0, r0, r4
   858f4:	fa01 f302 	lsl.w	r3, r1, r2
   858f8:	ea40 0003 	orr.w	r0, r0, r3
   858fc:	fa21 f304 	lsr.w	r3, r1, r4
   85900:	ea45 0103 	orr.w	r1, r5, r3
   85904:	bd30      	pop	{r4, r5, pc}
   85906:	f1c4 040c 	rsb	r4, r4, #12
   8590a:	f1c4 0220 	rsb	r2, r4, #32
   8590e:	fa20 f002 	lsr.w	r0, r0, r2
   85912:	fa01 f304 	lsl.w	r3, r1, r4
   85916:	ea40 0003 	orr.w	r0, r0, r3
   8591a:	4629      	mov	r1, r5
   8591c:	bd30      	pop	{r4, r5, pc}
   8591e:	fa21 f004 	lsr.w	r0, r1, r4
   85922:	4629      	mov	r1, r5
   85924:	bd30      	pop	{r4, r5, pc}
   85926:	f094 0f00 	teq	r4, #0
   8592a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   8592e:	bf06      	itte	eq
   85930:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   85934:	3401      	addeq	r4, #1
   85936:	3d01      	subne	r5, #1
   85938:	e74e      	b.n	857d8 <__adddf3+0x8c>
   8593a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8593e:	bf18      	it	ne
   85940:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   85944:	d029      	beq.n	8599a <__adddf3+0x24e>
   85946:	ea94 0f05 	teq	r4, r5
   8594a:	bf08      	it	eq
   8594c:	ea90 0f02 	teqeq	r0, r2
   85950:	d005      	beq.n	8595e <__adddf3+0x212>
   85952:	ea54 0c00 	orrs.w	ip, r4, r0
   85956:	bf04      	itt	eq
   85958:	4619      	moveq	r1, r3
   8595a:	4610      	moveq	r0, r2
   8595c:	bd30      	pop	{r4, r5, pc}
   8595e:	ea91 0f03 	teq	r1, r3
   85962:	bf1e      	ittt	ne
   85964:	2100      	movne	r1, #0
   85966:	2000      	movne	r0, #0
   85968:	bd30      	popne	{r4, r5, pc}
   8596a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   8596e:	d105      	bne.n	8597c <__adddf3+0x230>
   85970:	0040      	lsls	r0, r0, #1
   85972:	4149      	adcs	r1, r1
   85974:	bf28      	it	cs
   85976:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   8597a:	bd30      	pop	{r4, r5, pc}
   8597c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   85980:	bf3c      	itt	cc
   85982:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   85986:	bd30      	popcc	{r4, r5, pc}
   85988:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8598c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   85990:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   85994:	f04f 0000 	mov.w	r0, #0
   85998:	bd30      	pop	{r4, r5, pc}
   8599a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8599e:	bf1a      	itte	ne
   859a0:	4619      	movne	r1, r3
   859a2:	4610      	movne	r0, r2
   859a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   859a8:	bf1c      	itt	ne
   859aa:	460b      	movne	r3, r1
   859ac:	4602      	movne	r2, r0
   859ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   859b2:	bf06      	itte	eq
   859b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   859b8:	ea91 0f03 	teqeq	r1, r3
   859bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   859c0:	bd30      	pop	{r4, r5, pc}
   859c2:	bf00      	nop

000859c4 <__aeabi_ui2d>:
   859c4:	f090 0f00 	teq	r0, #0
   859c8:	bf04      	itt	eq
   859ca:	2100      	moveq	r1, #0
   859cc:	4770      	bxeq	lr
   859ce:	b530      	push	{r4, r5, lr}
   859d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
   859d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
   859d8:	f04f 0500 	mov.w	r5, #0
   859dc:	f04f 0100 	mov.w	r1, #0
   859e0:	e750      	b.n	85884 <__adddf3+0x138>
   859e2:	bf00      	nop

000859e4 <__aeabi_i2d>:
   859e4:	f090 0f00 	teq	r0, #0
   859e8:	bf04      	itt	eq
   859ea:	2100      	moveq	r1, #0
   859ec:	4770      	bxeq	lr
   859ee:	b530      	push	{r4, r5, lr}
   859f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
   859f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
   859f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   859fc:	bf48      	it	mi
   859fe:	4240      	negmi	r0, r0
   85a00:	f04f 0100 	mov.w	r1, #0
   85a04:	e73e      	b.n	85884 <__adddf3+0x138>
   85a06:	bf00      	nop

00085a08 <__aeabi_f2d>:
   85a08:	0042      	lsls	r2, r0, #1
   85a0a:	ea4f 01e2 	mov.w	r1, r2, asr #3
   85a0e:	ea4f 0131 	mov.w	r1, r1, rrx
   85a12:	ea4f 7002 	mov.w	r0, r2, lsl #28
   85a16:	bf1f      	itttt	ne
   85a18:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   85a1c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   85a20:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   85a24:	4770      	bxne	lr
   85a26:	f092 0f00 	teq	r2, #0
   85a2a:	bf14      	ite	ne
   85a2c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   85a30:	4770      	bxeq	lr
   85a32:	b530      	push	{r4, r5, lr}
   85a34:	f44f 7460 	mov.w	r4, #896	; 0x380
   85a38:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   85a3c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   85a40:	e720      	b.n	85884 <__adddf3+0x138>
   85a42:	bf00      	nop

00085a44 <__aeabi_ul2d>:
   85a44:	ea50 0201 	orrs.w	r2, r0, r1
   85a48:	bf08      	it	eq
   85a4a:	4770      	bxeq	lr
   85a4c:	b530      	push	{r4, r5, lr}
   85a4e:	f04f 0500 	mov.w	r5, #0
   85a52:	e00a      	b.n	85a6a <__aeabi_l2d+0x16>

00085a54 <__aeabi_l2d>:
   85a54:	ea50 0201 	orrs.w	r2, r0, r1
   85a58:	bf08      	it	eq
   85a5a:	4770      	bxeq	lr
   85a5c:	b530      	push	{r4, r5, lr}
   85a5e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   85a62:	d502      	bpl.n	85a6a <__aeabi_l2d+0x16>
   85a64:	4240      	negs	r0, r0
   85a66:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   85a6a:	f44f 6480 	mov.w	r4, #1024	; 0x400
   85a6e:	f104 0432 	add.w	r4, r4, #50	; 0x32
   85a72:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   85a76:	f43f aedc 	beq.w	85832 <__adddf3+0xe6>
   85a7a:	f04f 0203 	mov.w	r2, #3
   85a7e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   85a82:	bf18      	it	ne
   85a84:	3203      	addne	r2, #3
   85a86:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   85a8a:	bf18      	it	ne
   85a8c:	3203      	addne	r2, #3
   85a8e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   85a92:	f1c2 0320 	rsb	r3, r2, #32
   85a96:	fa00 fc03 	lsl.w	ip, r0, r3
   85a9a:	fa20 f002 	lsr.w	r0, r0, r2
   85a9e:	fa01 fe03 	lsl.w	lr, r1, r3
   85aa2:	ea40 000e 	orr.w	r0, r0, lr
   85aa6:	fa21 f102 	lsr.w	r1, r1, r2
   85aaa:	4414      	add	r4, r2
   85aac:	e6c1      	b.n	85832 <__adddf3+0xe6>
   85aae:	bf00      	nop

00085ab0 <__aeabi_dmul>:
   85ab0:	b570      	push	{r4, r5, r6, lr}
   85ab2:	f04f 0cff 	mov.w	ip, #255	; 0xff
   85ab6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   85aba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   85abe:	bf1d      	ittte	ne
   85ac0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   85ac4:	ea94 0f0c 	teqne	r4, ip
   85ac8:	ea95 0f0c 	teqne	r5, ip
   85acc:	f000 f8de 	bleq	85c8c <__aeabi_dmul+0x1dc>
   85ad0:	442c      	add	r4, r5
   85ad2:	ea81 0603 	eor.w	r6, r1, r3
   85ad6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   85ada:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   85ade:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   85ae2:	bf18      	it	ne
   85ae4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   85ae8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   85aec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   85af0:	d038      	beq.n	85b64 <__aeabi_dmul+0xb4>
   85af2:	fba0 ce02 	umull	ip, lr, r0, r2
   85af6:	f04f 0500 	mov.w	r5, #0
   85afa:	fbe1 e502 	umlal	lr, r5, r1, r2
   85afe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   85b02:	fbe0 e503 	umlal	lr, r5, r0, r3
   85b06:	f04f 0600 	mov.w	r6, #0
   85b0a:	fbe1 5603 	umlal	r5, r6, r1, r3
   85b0e:	f09c 0f00 	teq	ip, #0
   85b12:	bf18      	it	ne
   85b14:	f04e 0e01 	orrne.w	lr, lr, #1
   85b18:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   85b1c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   85b20:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   85b24:	d204      	bcs.n	85b30 <__aeabi_dmul+0x80>
   85b26:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   85b2a:	416d      	adcs	r5, r5
   85b2c:	eb46 0606 	adc.w	r6, r6, r6
   85b30:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   85b34:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   85b38:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   85b3c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   85b40:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   85b44:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   85b48:	bf88      	it	hi
   85b4a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   85b4e:	d81e      	bhi.n	85b8e <__aeabi_dmul+0xde>
   85b50:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   85b54:	bf08      	it	eq
   85b56:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   85b5a:	f150 0000 	adcs.w	r0, r0, #0
   85b5e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   85b62:	bd70      	pop	{r4, r5, r6, pc}
   85b64:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   85b68:	ea46 0101 	orr.w	r1, r6, r1
   85b6c:	ea40 0002 	orr.w	r0, r0, r2
   85b70:	ea81 0103 	eor.w	r1, r1, r3
   85b74:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   85b78:	bfc2      	ittt	gt
   85b7a:	ebd4 050c 	rsbsgt	r5, r4, ip
   85b7e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   85b82:	bd70      	popgt	{r4, r5, r6, pc}
   85b84:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   85b88:	f04f 0e00 	mov.w	lr, #0
   85b8c:	3c01      	subs	r4, #1
   85b8e:	f300 80ab 	bgt.w	85ce8 <__aeabi_dmul+0x238>
   85b92:	f114 0f36 	cmn.w	r4, #54	; 0x36
   85b96:	bfde      	ittt	le
   85b98:	2000      	movle	r0, #0
   85b9a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   85b9e:	bd70      	pople	{r4, r5, r6, pc}
   85ba0:	f1c4 0400 	rsb	r4, r4, #0
   85ba4:	3c20      	subs	r4, #32
   85ba6:	da35      	bge.n	85c14 <__aeabi_dmul+0x164>
   85ba8:	340c      	adds	r4, #12
   85baa:	dc1b      	bgt.n	85be4 <__aeabi_dmul+0x134>
   85bac:	f104 0414 	add.w	r4, r4, #20
   85bb0:	f1c4 0520 	rsb	r5, r4, #32
   85bb4:	fa00 f305 	lsl.w	r3, r0, r5
   85bb8:	fa20 f004 	lsr.w	r0, r0, r4
   85bbc:	fa01 f205 	lsl.w	r2, r1, r5
   85bc0:	ea40 0002 	orr.w	r0, r0, r2
   85bc4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   85bc8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   85bcc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   85bd0:	fa21 f604 	lsr.w	r6, r1, r4
   85bd4:	eb42 0106 	adc.w	r1, r2, r6
   85bd8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   85bdc:	bf08      	it	eq
   85bde:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   85be2:	bd70      	pop	{r4, r5, r6, pc}
   85be4:	f1c4 040c 	rsb	r4, r4, #12
   85be8:	f1c4 0520 	rsb	r5, r4, #32
   85bec:	fa00 f304 	lsl.w	r3, r0, r4
   85bf0:	fa20 f005 	lsr.w	r0, r0, r5
   85bf4:	fa01 f204 	lsl.w	r2, r1, r4
   85bf8:	ea40 0002 	orr.w	r0, r0, r2
   85bfc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   85c00:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   85c04:	f141 0100 	adc.w	r1, r1, #0
   85c08:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   85c0c:	bf08      	it	eq
   85c0e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   85c12:	bd70      	pop	{r4, r5, r6, pc}
   85c14:	f1c4 0520 	rsb	r5, r4, #32
   85c18:	fa00 f205 	lsl.w	r2, r0, r5
   85c1c:	ea4e 0e02 	orr.w	lr, lr, r2
   85c20:	fa20 f304 	lsr.w	r3, r0, r4
   85c24:	fa01 f205 	lsl.w	r2, r1, r5
   85c28:	ea43 0302 	orr.w	r3, r3, r2
   85c2c:	fa21 f004 	lsr.w	r0, r1, r4
   85c30:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   85c34:	fa21 f204 	lsr.w	r2, r1, r4
   85c38:	ea20 0002 	bic.w	r0, r0, r2
   85c3c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   85c40:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   85c44:	bf08      	it	eq
   85c46:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   85c4a:	bd70      	pop	{r4, r5, r6, pc}
   85c4c:	f094 0f00 	teq	r4, #0
   85c50:	d10f      	bne.n	85c72 <__aeabi_dmul+0x1c2>
   85c52:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   85c56:	0040      	lsls	r0, r0, #1
   85c58:	eb41 0101 	adc.w	r1, r1, r1
   85c5c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   85c60:	bf08      	it	eq
   85c62:	3c01      	subeq	r4, #1
   85c64:	d0f7      	beq.n	85c56 <__aeabi_dmul+0x1a6>
   85c66:	ea41 0106 	orr.w	r1, r1, r6
   85c6a:	f095 0f00 	teq	r5, #0
   85c6e:	bf18      	it	ne
   85c70:	4770      	bxne	lr
   85c72:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   85c76:	0052      	lsls	r2, r2, #1
   85c78:	eb43 0303 	adc.w	r3, r3, r3
   85c7c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   85c80:	bf08      	it	eq
   85c82:	3d01      	subeq	r5, #1
   85c84:	d0f7      	beq.n	85c76 <__aeabi_dmul+0x1c6>
   85c86:	ea43 0306 	orr.w	r3, r3, r6
   85c8a:	4770      	bx	lr
   85c8c:	ea94 0f0c 	teq	r4, ip
   85c90:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   85c94:	bf18      	it	ne
   85c96:	ea95 0f0c 	teqne	r5, ip
   85c9a:	d00c      	beq.n	85cb6 <__aeabi_dmul+0x206>
   85c9c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   85ca0:	bf18      	it	ne
   85ca2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   85ca6:	d1d1      	bne.n	85c4c <__aeabi_dmul+0x19c>
   85ca8:	ea81 0103 	eor.w	r1, r1, r3
   85cac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   85cb0:	f04f 0000 	mov.w	r0, #0
   85cb4:	bd70      	pop	{r4, r5, r6, pc}
   85cb6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   85cba:	bf06      	itte	eq
   85cbc:	4610      	moveq	r0, r2
   85cbe:	4619      	moveq	r1, r3
   85cc0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   85cc4:	d019      	beq.n	85cfa <__aeabi_dmul+0x24a>
   85cc6:	ea94 0f0c 	teq	r4, ip
   85cca:	d102      	bne.n	85cd2 <__aeabi_dmul+0x222>
   85ccc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   85cd0:	d113      	bne.n	85cfa <__aeabi_dmul+0x24a>
   85cd2:	ea95 0f0c 	teq	r5, ip
   85cd6:	d105      	bne.n	85ce4 <__aeabi_dmul+0x234>
   85cd8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   85cdc:	bf1c      	itt	ne
   85cde:	4610      	movne	r0, r2
   85ce0:	4619      	movne	r1, r3
   85ce2:	d10a      	bne.n	85cfa <__aeabi_dmul+0x24a>
   85ce4:	ea81 0103 	eor.w	r1, r1, r3
   85ce8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   85cec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   85cf0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   85cf4:	f04f 0000 	mov.w	r0, #0
   85cf8:	bd70      	pop	{r4, r5, r6, pc}
   85cfa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   85cfe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   85d02:	bd70      	pop	{r4, r5, r6, pc}

00085d04 <__aeabi_ddiv>:
   85d04:	b570      	push	{r4, r5, r6, lr}
   85d06:	f04f 0cff 	mov.w	ip, #255	; 0xff
   85d0a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   85d0e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   85d12:	bf1d      	ittte	ne
   85d14:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   85d18:	ea94 0f0c 	teqne	r4, ip
   85d1c:	ea95 0f0c 	teqne	r5, ip
   85d20:	f000 f8a7 	bleq	85e72 <__aeabi_ddiv+0x16e>
   85d24:	eba4 0405 	sub.w	r4, r4, r5
   85d28:	ea81 0e03 	eor.w	lr, r1, r3
   85d2c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   85d30:	ea4f 3101 	mov.w	r1, r1, lsl #12
   85d34:	f000 8088 	beq.w	85e48 <__aeabi_ddiv+0x144>
   85d38:	ea4f 3303 	mov.w	r3, r3, lsl #12
   85d3c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   85d40:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   85d44:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   85d48:	ea4f 2202 	mov.w	r2, r2, lsl #8
   85d4c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   85d50:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   85d54:	ea4f 2600 	mov.w	r6, r0, lsl #8
   85d58:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   85d5c:	429d      	cmp	r5, r3
   85d5e:	bf08      	it	eq
   85d60:	4296      	cmpeq	r6, r2
   85d62:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   85d66:	f504 7440 	add.w	r4, r4, #768	; 0x300
   85d6a:	d202      	bcs.n	85d72 <__aeabi_ddiv+0x6e>
   85d6c:	085b      	lsrs	r3, r3, #1
   85d6e:	ea4f 0232 	mov.w	r2, r2, rrx
   85d72:	1ab6      	subs	r6, r6, r2
   85d74:	eb65 0503 	sbc.w	r5, r5, r3
   85d78:	085b      	lsrs	r3, r3, #1
   85d7a:	ea4f 0232 	mov.w	r2, r2, rrx
   85d7e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   85d82:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   85d86:	ebb6 0e02 	subs.w	lr, r6, r2
   85d8a:	eb75 0e03 	sbcs.w	lr, r5, r3
   85d8e:	bf22      	ittt	cs
   85d90:	1ab6      	subcs	r6, r6, r2
   85d92:	4675      	movcs	r5, lr
   85d94:	ea40 000c 	orrcs.w	r0, r0, ip
   85d98:	085b      	lsrs	r3, r3, #1
   85d9a:	ea4f 0232 	mov.w	r2, r2, rrx
   85d9e:	ebb6 0e02 	subs.w	lr, r6, r2
   85da2:	eb75 0e03 	sbcs.w	lr, r5, r3
   85da6:	bf22      	ittt	cs
   85da8:	1ab6      	subcs	r6, r6, r2
   85daa:	4675      	movcs	r5, lr
   85dac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   85db0:	085b      	lsrs	r3, r3, #1
   85db2:	ea4f 0232 	mov.w	r2, r2, rrx
   85db6:	ebb6 0e02 	subs.w	lr, r6, r2
   85dba:	eb75 0e03 	sbcs.w	lr, r5, r3
   85dbe:	bf22      	ittt	cs
   85dc0:	1ab6      	subcs	r6, r6, r2
   85dc2:	4675      	movcs	r5, lr
   85dc4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   85dc8:	085b      	lsrs	r3, r3, #1
   85dca:	ea4f 0232 	mov.w	r2, r2, rrx
   85dce:	ebb6 0e02 	subs.w	lr, r6, r2
   85dd2:	eb75 0e03 	sbcs.w	lr, r5, r3
   85dd6:	bf22      	ittt	cs
   85dd8:	1ab6      	subcs	r6, r6, r2
   85dda:	4675      	movcs	r5, lr
   85ddc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   85de0:	ea55 0e06 	orrs.w	lr, r5, r6
   85de4:	d018      	beq.n	85e18 <__aeabi_ddiv+0x114>
   85de6:	ea4f 1505 	mov.w	r5, r5, lsl #4
   85dea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   85dee:	ea4f 1606 	mov.w	r6, r6, lsl #4
   85df2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   85df6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   85dfa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   85dfe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   85e02:	d1c0      	bne.n	85d86 <__aeabi_ddiv+0x82>
   85e04:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   85e08:	d10b      	bne.n	85e22 <__aeabi_ddiv+0x11e>
   85e0a:	ea41 0100 	orr.w	r1, r1, r0
   85e0e:	f04f 0000 	mov.w	r0, #0
   85e12:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   85e16:	e7b6      	b.n	85d86 <__aeabi_ddiv+0x82>
   85e18:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   85e1c:	bf04      	itt	eq
   85e1e:	4301      	orreq	r1, r0
   85e20:	2000      	moveq	r0, #0
   85e22:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   85e26:	bf88      	it	hi
   85e28:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   85e2c:	f63f aeaf 	bhi.w	85b8e <__aeabi_dmul+0xde>
   85e30:	ebb5 0c03 	subs.w	ip, r5, r3
   85e34:	bf04      	itt	eq
   85e36:	ebb6 0c02 	subseq.w	ip, r6, r2
   85e3a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   85e3e:	f150 0000 	adcs.w	r0, r0, #0
   85e42:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   85e46:	bd70      	pop	{r4, r5, r6, pc}
   85e48:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   85e4c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   85e50:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   85e54:	bfc2      	ittt	gt
   85e56:	ebd4 050c 	rsbsgt	r5, r4, ip
   85e5a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   85e5e:	bd70      	popgt	{r4, r5, r6, pc}
   85e60:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   85e64:	f04f 0e00 	mov.w	lr, #0
   85e68:	3c01      	subs	r4, #1
   85e6a:	e690      	b.n	85b8e <__aeabi_dmul+0xde>
   85e6c:	ea45 0e06 	orr.w	lr, r5, r6
   85e70:	e68d      	b.n	85b8e <__aeabi_dmul+0xde>
   85e72:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   85e76:	ea94 0f0c 	teq	r4, ip
   85e7a:	bf08      	it	eq
   85e7c:	ea95 0f0c 	teqeq	r5, ip
   85e80:	f43f af3b 	beq.w	85cfa <__aeabi_dmul+0x24a>
   85e84:	ea94 0f0c 	teq	r4, ip
   85e88:	d10a      	bne.n	85ea0 <__aeabi_ddiv+0x19c>
   85e8a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   85e8e:	f47f af34 	bne.w	85cfa <__aeabi_dmul+0x24a>
   85e92:	ea95 0f0c 	teq	r5, ip
   85e96:	f47f af25 	bne.w	85ce4 <__aeabi_dmul+0x234>
   85e9a:	4610      	mov	r0, r2
   85e9c:	4619      	mov	r1, r3
   85e9e:	e72c      	b.n	85cfa <__aeabi_dmul+0x24a>
   85ea0:	ea95 0f0c 	teq	r5, ip
   85ea4:	d106      	bne.n	85eb4 <__aeabi_ddiv+0x1b0>
   85ea6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   85eaa:	f43f aefd 	beq.w	85ca8 <__aeabi_dmul+0x1f8>
   85eae:	4610      	mov	r0, r2
   85eb0:	4619      	mov	r1, r3
   85eb2:	e722      	b.n	85cfa <__aeabi_dmul+0x24a>
   85eb4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   85eb8:	bf18      	it	ne
   85eba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   85ebe:	f47f aec5 	bne.w	85c4c <__aeabi_dmul+0x19c>
   85ec2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   85ec6:	f47f af0d 	bne.w	85ce4 <__aeabi_dmul+0x234>
   85eca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   85ece:	f47f aeeb 	bne.w	85ca8 <__aeabi_dmul+0x1f8>
   85ed2:	e712      	b.n	85cfa <__aeabi_dmul+0x24a>

00085ed4 <__gedf2>:
   85ed4:	f04f 3cff 	mov.w	ip, #4294967295
   85ed8:	e006      	b.n	85ee8 <__cmpdf2+0x4>
   85eda:	bf00      	nop

00085edc <__ledf2>:
   85edc:	f04f 0c01 	mov.w	ip, #1
   85ee0:	e002      	b.n	85ee8 <__cmpdf2+0x4>
   85ee2:	bf00      	nop

00085ee4 <__cmpdf2>:
   85ee4:	f04f 0c01 	mov.w	ip, #1
   85ee8:	f84d cd04 	str.w	ip, [sp, #-4]!
   85eec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   85ef0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   85ef4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   85ef8:	bf18      	it	ne
   85efa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   85efe:	d01b      	beq.n	85f38 <__cmpdf2+0x54>
   85f00:	b001      	add	sp, #4
   85f02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   85f06:	bf0c      	ite	eq
   85f08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   85f0c:	ea91 0f03 	teqne	r1, r3
   85f10:	bf02      	ittt	eq
   85f12:	ea90 0f02 	teqeq	r0, r2
   85f16:	2000      	moveq	r0, #0
   85f18:	4770      	bxeq	lr
   85f1a:	f110 0f00 	cmn.w	r0, #0
   85f1e:	ea91 0f03 	teq	r1, r3
   85f22:	bf58      	it	pl
   85f24:	4299      	cmppl	r1, r3
   85f26:	bf08      	it	eq
   85f28:	4290      	cmpeq	r0, r2
   85f2a:	bf2c      	ite	cs
   85f2c:	17d8      	asrcs	r0, r3, #31
   85f2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   85f32:	f040 0001 	orr.w	r0, r0, #1
   85f36:	4770      	bx	lr
   85f38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   85f3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   85f40:	d102      	bne.n	85f48 <__cmpdf2+0x64>
   85f42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   85f46:	d107      	bne.n	85f58 <__cmpdf2+0x74>
   85f48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   85f4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   85f50:	d1d6      	bne.n	85f00 <__cmpdf2+0x1c>
   85f52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   85f56:	d0d3      	beq.n	85f00 <__cmpdf2+0x1c>
   85f58:	f85d 0b04 	ldr.w	r0, [sp], #4
   85f5c:	4770      	bx	lr
   85f5e:	bf00      	nop

00085f60 <__aeabi_cdrcmple>:
   85f60:	4684      	mov	ip, r0
   85f62:	4610      	mov	r0, r2
   85f64:	4662      	mov	r2, ip
   85f66:	468c      	mov	ip, r1
   85f68:	4619      	mov	r1, r3
   85f6a:	4663      	mov	r3, ip
   85f6c:	e000      	b.n	85f70 <__aeabi_cdcmpeq>
   85f6e:	bf00      	nop

00085f70 <__aeabi_cdcmpeq>:
   85f70:	b501      	push	{r0, lr}
   85f72:	f7ff ffb7 	bl	85ee4 <__cmpdf2>
   85f76:	2800      	cmp	r0, #0
   85f78:	bf48      	it	mi
   85f7a:	f110 0f00 	cmnmi.w	r0, #0
   85f7e:	bd01      	pop	{r0, pc}

00085f80 <__aeabi_dcmpeq>:
   85f80:	f84d ed08 	str.w	lr, [sp, #-8]!
   85f84:	f7ff fff4 	bl	85f70 <__aeabi_cdcmpeq>
   85f88:	bf0c      	ite	eq
   85f8a:	2001      	moveq	r0, #1
   85f8c:	2000      	movne	r0, #0
   85f8e:	f85d fb08 	ldr.w	pc, [sp], #8
   85f92:	bf00      	nop

00085f94 <__aeabi_dcmplt>:
   85f94:	f84d ed08 	str.w	lr, [sp, #-8]!
   85f98:	f7ff ffea 	bl	85f70 <__aeabi_cdcmpeq>
   85f9c:	bf34      	ite	cc
   85f9e:	2001      	movcc	r0, #1
   85fa0:	2000      	movcs	r0, #0
   85fa2:	f85d fb08 	ldr.w	pc, [sp], #8
   85fa6:	bf00      	nop

00085fa8 <__aeabi_dcmple>:
   85fa8:	f84d ed08 	str.w	lr, [sp, #-8]!
   85fac:	f7ff ffe0 	bl	85f70 <__aeabi_cdcmpeq>
   85fb0:	bf94      	ite	ls
   85fb2:	2001      	movls	r0, #1
   85fb4:	2000      	movhi	r0, #0
   85fb6:	f85d fb08 	ldr.w	pc, [sp], #8
   85fba:	bf00      	nop

00085fbc <__aeabi_dcmpge>:
   85fbc:	f84d ed08 	str.w	lr, [sp, #-8]!
   85fc0:	f7ff ffce 	bl	85f60 <__aeabi_cdrcmple>
   85fc4:	bf94      	ite	ls
   85fc6:	2001      	movls	r0, #1
   85fc8:	2000      	movhi	r0, #0
   85fca:	f85d fb08 	ldr.w	pc, [sp], #8
   85fce:	bf00      	nop

00085fd0 <__aeabi_dcmpgt>:
   85fd0:	f84d ed08 	str.w	lr, [sp, #-8]!
   85fd4:	f7ff ffc4 	bl	85f60 <__aeabi_cdrcmple>
   85fd8:	bf34      	ite	cc
   85fda:	2001      	movcc	r0, #1
   85fdc:	2000      	movcs	r0, #0
   85fde:	f85d fb08 	ldr.w	pc, [sp], #8
   85fe2:	bf00      	nop

00085fe4 <__aeabi_d2iz>:
   85fe4:	ea4f 0241 	mov.w	r2, r1, lsl #1
   85fe8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   85fec:	d215      	bcs.n	8601a <__aeabi_d2iz+0x36>
   85fee:	d511      	bpl.n	86014 <__aeabi_d2iz+0x30>
   85ff0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   85ff4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   85ff8:	d912      	bls.n	86020 <__aeabi_d2iz+0x3c>
   85ffa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   85ffe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   86002:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   86006:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8600a:	fa23 f002 	lsr.w	r0, r3, r2
   8600e:	bf18      	it	ne
   86010:	4240      	negne	r0, r0
   86012:	4770      	bx	lr
   86014:	f04f 0000 	mov.w	r0, #0
   86018:	4770      	bx	lr
   8601a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   8601e:	d105      	bne.n	8602c <__aeabi_d2iz+0x48>
   86020:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   86024:	bf08      	it	eq
   86026:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   8602a:	4770      	bx	lr
   8602c:	f04f 0000 	mov.w	r0, #0
   86030:	4770      	bx	lr
   86032:	bf00      	nop

00086034 <__aeabi_frsub>:
   86034:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   86038:	e002      	b.n	86040 <__addsf3>
   8603a:	bf00      	nop

0008603c <__aeabi_fsub>:
   8603c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00086040 <__addsf3>:
   86040:	0042      	lsls	r2, r0, #1
   86042:	bf1f      	itttt	ne
   86044:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   86048:	ea92 0f03 	teqne	r2, r3
   8604c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   86050:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   86054:	d06a      	beq.n	8612c <__addsf3+0xec>
   86056:	ea4f 6212 	mov.w	r2, r2, lsr #24
   8605a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   8605e:	bfc1      	itttt	gt
   86060:	18d2      	addgt	r2, r2, r3
   86062:	4041      	eorgt	r1, r0
   86064:	4048      	eorgt	r0, r1
   86066:	4041      	eorgt	r1, r0
   86068:	bfb8      	it	lt
   8606a:	425b      	neglt	r3, r3
   8606c:	2b19      	cmp	r3, #25
   8606e:	bf88      	it	hi
   86070:	4770      	bxhi	lr
   86072:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   86076:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   8607a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   8607e:	bf18      	it	ne
   86080:	4240      	negne	r0, r0
   86082:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   86086:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   8608a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   8608e:	bf18      	it	ne
   86090:	4249      	negne	r1, r1
   86092:	ea92 0f03 	teq	r2, r3
   86096:	d03f      	beq.n	86118 <__addsf3+0xd8>
   86098:	f1a2 0201 	sub.w	r2, r2, #1
   8609c:	fa41 fc03 	asr.w	ip, r1, r3
   860a0:	eb10 000c 	adds.w	r0, r0, ip
   860a4:	f1c3 0320 	rsb	r3, r3, #32
   860a8:	fa01 f103 	lsl.w	r1, r1, r3
   860ac:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   860b0:	d502      	bpl.n	860b8 <__addsf3+0x78>
   860b2:	4249      	negs	r1, r1
   860b4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   860b8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   860bc:	d313      	bcc.n	860e6 <__addsf3+0xa6>
   860be:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   860c2:	d306      	bcc.n	860d2 <__addsf3+0x92>
   860c4:	0840      	lsrs	r0, r0, #1
   860c6:	ea4f 0131 	mov.w	r1, r1, rrx
   860ca:	f102 0201 	add.w	r2, r2, #1
   860ce:	2afe      	cmp	r2, #254	; 0xfe
   860d0:	d251      	bcs.n	86176 <__addsf3+0x136>
   860d2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   860d6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   860da:	bf08      	it	eq
   860dc:	f020 0001 	biceq.w	r0, r0, #1
   860e0:	ea40 0003 	orr.w	r0, r0, r3
   860e4:	4770      	bx	lr
   860e6:	0049      	lsls	r1, r1, #1
   860e8:	eb40 0000 	adc.w	r0, r0, r0
   860ec:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   860f0:	f1a2 0201 	sub.w	r2, r2, #1
   860f4:	d1ed      	bne.n	860d2 <__addsf3+0x92>
   860f6:	fab0 fc80 	clz	ip, r0
   860fa:	f1ac 0c08 	sub.w	ip, ip, #8
   860fe:	ebb2 020c 	subs.w	r2, r2, ip
   86102:	fa00 f00c 	lsl.w	r0, r0, ip
   86106:	bfaa      	itet	ge
   86108:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   8610c:	4252      	neglt	r2, r2
   8610e:	4318      	orrge	r0, r3
   86110:	bfbc      	itt	lt
   86112:	40d0      	lsrlt	r0, r2
   86114:	4318      	orrlt	r0, r3
   86116:	4770      	bx	lr
   86118:	f092 0f00 	teq	r2, #0
   8611c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   86120:	bf06      	itte	eq
   86122:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   86126:	3201      	addeq	r2, #1
   86128:	3b01      	subne	r3, #1
   8612a:	e7b5      	b.n	86098 <__addsf3+0x58>
   8612c:	ea4f 0341 	mov.w	r3, r1, lsl #1
   86130:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   86134:	bf18      	it	ne
   86136:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   8613a:	d021      	beq.n	86180 <__addsf3+0x140>
   8613c:	ea92 0f03 	teq	r2, r3
   86140:	d004      	beq.n	8614c <__addsf3+0x10c>
   86142:	f092 0f00 	teq	r2, #0
   86146:	bf08      	it	eq
   86148:	4608      	moveq	r0, r1
   8614a:	4770      	bx	lr
   8614c:	ea90 0f01 	teq	r0, r1
   86150:	bf1c      	itt	ne
   86152:	2000      	movne	r0, #0
   86154:	4770      	bxne	lr
   86156:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   8615a:	d104      	bne.n	86166 <__addsf3+0x126>
   8615c:	0040      	lsls	r0, r0, #1
   8615e:	bf28      	it	cs
   86160:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   86164:	4770      	bx	lr
   86166:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   8616a:	bf3c      	itt	cc
   8616c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   86170:	4770      	bxcc	lr
   86172:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   86176:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   8617a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   8617e:	4770      	bx	lr
   86180:	ea7f 6222 	mvns.w	r2, r2, asr #24
   86184:	bf16      	itet	ne
   86186:	4608      	movne	r0, r1
   86188:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   8618c:	4601      	movne	r1, r0
   8618e:	0242      	lsls	r2, r0, #9
   86190:	bf06      	itte	eq
   86192:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   86196:	ea90 0f01 	teqeq	r0, r1
   8619a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   8619e:	4770      	bx	lr

000861a0 <__aeabi_ui2f>:
   861a0:	f04f 0300 	mov.w	r3, #0
   861a4:	e004      	b.n	861b0 <__aeabi_i2f+0x8>
   861a6:	bf00      	nop

000861a8 <__aeabi_i2f>:
   861a8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   861ac:	bf48      	it	mi
   861ae:	4240      	negmi	r0, r0
   861b0:	ea5f 0c00 	movs.w	ip, r0
   861b4:	bf08      	it	eq
   861b6:	4770      	bxeq	lr
   861b8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   861bc:	4601      	mov	r1, r0
   861be:	f04f 0000 	mov.w	r0, #0
   861c2:	e01c      	b.n	861fe <__aeabi_l2f+0x2a>

000861c4 <__aeabi_ul2f>:
   861c4:	ea50 0201 	orrs.w	r2, r0, r1
   861c8:	bf08      	it	eq
   861ca:	4770      	bxeq	lr
   861cc:	f04f 0300 	mov.w	r3, #0
   861d0:	e00a      	b.n	861e8 <__aeabi_l2f+0x14>
   861d2:	bf00      	nop

000861d4 <__aeabi_l2f>:
   861d4:	ea50 0201 	orrs.w	r2, r0, r1
   861d8:	bf08      	it	eq
   861da:	4770      	bxeq	lr
   861dc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   861e0:	d502      	bpl.n	861e8 <__aeabi_l2f+0x14>
   861e2:	4240      	negs	r0, r0
   861e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   861e8:	ea5f 0c01 	movs.w	ip, r1
   861ec:	bf02      	ittt	eq
   861ee:	4684      	moveq	ip, r0
   861f0:	4601      	moveq	r1, r0
   861f2:	2000      	moveq	r0, #0
   861f4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   861f8:	bf08      	it	eq
   861fa:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   861fe:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   86202:	fabc f28c 	clz	r2, ip
   86206:	3a08      	subs	r2, #8
   86208:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   8620c:	db10      	blt.n	86230 <__aeabi_l2f+0x5c>
   8620e:	fa01 fc02 	lsl.w	ip, r1, r2
   86212:	4463      	add	r3, ip
   86214:	fa00 fc02 	lsl.w	ip, r0, r2
   86218:	f1c2 0220 	rsb	r2, r2, #32
   8621c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   86220:	fa20 f202 	lsr.w	r2, r0, r2
   86224:	eb43 0002 	adc.w	r0, r3, r2
   86228:	bf08      	it	eq
   8622a:	f020 0001 	biceq.w	r0, r0, #1
   8622e:	4770      	bx	lr
   86230:	f102 0220 	add.w	r2, r2, #32
   86234:	fa01 fc02 	lsl.w	ip, r1, r2
   86238:	f1c2 0220 	rsb	r2, r2, #32
   8623c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   86240:	fa21 f202 	lsr.w	r2, r1, r2
   86244:	eb43 0002 	adc.w	r0, r3, r2
   86248:	bf08      	it	eq
   8624a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   8624e:	4770      	bx	lr

00086250 <__aeabi_fmul>:
   86250:	f04f 0cff 	mov.w	ip, #255	; 0xff
   86254:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   86258:	bf1e      	ittt	ne
   8625a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   8625e:	ea92 0f0c 	teqne	r2, ip
   86262:	ea93 0f0c 	teqne	r3, ip
   86266:	d06f      	beq.n	86348 <__aeabi_fmul+0xf8>
   86268:	441a      	add	r2, r3
   8626a:	ea80 0c01 	eor.w	ip, r0, r1
   8626e:	0240      	lsls	r0, r0, #9
   86270:	bf18      	it	ne
   86272:	ea5f 2141 	movsne.w	r1, r1, lsl #9
   86276:	d01e      	beq.n	862b6 <__aeabi_fmul+0x66>
   86278:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   8627c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
   86280:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
   86284:	fba0 3101 	umull	r3, r1, r0, r1
   86288:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   8628c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
   86290:	bf3e      	ittt	cc
   86292:	0049      	lslcc	r1, r1, #1
   86294:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
   86298:	005b      	lslcc	r3, r3, #1
   8629a:	ea40 0001 	orr.w	r0, r0, r1
   8629e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
   862a2:	2afd      	cmp	r2, #253	; 0xfd
   862a4:	d81d      	bhi.n	862e2 <__aeabi_fmul+0x92>
   862a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   862aa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   862ae:	bf08      	it	eq
   862b0:	f020 0001 	biceq.w	r0, r0, #1
   862b4:	4770      	bx	lr
   862b6:	f090 0f00 	teq	r0, #0
   862ba:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   862be:	bf08      	it	eq
   862c0:	0249      	lsleq	r1, r1, #9
   862c2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   862c6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
   862ca:	3a7f      	subs	r2, #127	; 0x7f
   862cc:	bfc2      	ittt	gt
   862ce:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   862d2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   862d6:	4770      	bxgt	lr
   862d8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   862dc:	f04f 0300 	mov.w	r3, #0
   862e0:	3a01      	subs	r2, #1
   862e2:	dc5d      	bgt.n	863a0 <__aeabi_fmul+0x150>
   862e4:	f112 0f19 	cmn.w	r2, #25
   862e8:	bfdc      	itt	le
   862ea:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
   862ee:	4770      	bxle	lr
   862f0:	f1c2 0200 	rsb	r2, r2, #0
   862f4:	0041      	lsls	r1, r0, #1
   862f6:	fa21 f102 	lsr.w	r1, r1, r2
   862fa:	f1c2 0220 	rsb	r2, r2, #32
   862fe:	fa00 fc02 	lsl.w	ip, r0, r2
   86302:	ea5f 0031 	movs.w	r0, r1, rrx
   86306:	f140 0000 	adc.w	r0, r0, #0
   8630a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
   8630e:	bf08      	it	eq
   86310:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   86314:	4770      	bx	lr
   86316:	f092 0f00 	teq	r2, #0
   8631a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   8631e:	bf02      	ittt	eq
   86320:	0040      	lsleq	r0, r0, #1
   86322:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   86326:	3a01      	subeq	r2, #1
   86328:	d0f9      	beq.n	8631e <__aeabi_fmul+0xce>
   8632a:	ea40 000c 	orr.w	r0, r0, ip
   8632e:	f093 0f00 	teq	r3, #0
   86332:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   86336:	bf02      	ittt	eq
   86338:	0049      	lsleq	r1, r1, #1
   8633a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   8633e:	3b01      	subeq	r3, #1
   86340:	d0f9      	beq.n	86336 <__aeabi_fmul+0xe6>
   86342:	ea41 010c 	orr.w	r1, r1, ip
   86346:	e78f      	b.n	86268 <__aeabi_fmul+0x18>
   86348:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   8634c:	ea92 0f0c 	teq	r2, ip
   86350:	bf18      	it	ne
   86352:	ea93 0f0c 	teqne	r3, ip
   86356:	d00a      	beq.n	8636e <__aeabi_fmul+0x11e>
   86358:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   8635c:	bf18      	it	ne
   8635e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   86362:	d1d8      	bne.n	86316 <__aeabi_fmul+0xc6>
   86364:	ea80 0001 	eor.w	r0, r0, r1
   86368:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   8636c:	4770      	bx	lr
   8636e:	f090 0f00 	teq	r0, #0
   86372:	bf17      	itett	ne
   86374:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
   86378:	4608      	moveq	r0, r1
   8637a:	f091 0f00 	teqne	r1, #0
   8637e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
   86382:	d014      	beq.n	863ae <__aeabi_fmul+0x15e>
   86384:	ea92 0f0c 	teq	r2, ip
   86388:	d101      	bne.n	8638e <__aeabi_fmul+0x13e>
   8638a:	0242      	lsls	r2, r0, #9
   8638c:	d10f      	bne.n	863ae <__aeabi_fmul+0x15e>
   8638e:	ea93 0f0c 	teq	r3, ip
   86392:	d103      	bne.n	8639c <__aeabi_fmul+0x14c>
   86394:	024b      	lsls	r3, r1, #9
   86396:	bf18      	it	ne
   86398:	4608      	movne	r0, r1
   8639a:	d108      	bne.n	863ae <__aeabi_fmul+0x15e>
   8639c:	ea80 0001 	eor.w	r0, r0, r1
   863a0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   863a4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   863a8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   863ac:	4770      	bx	lr
   863ae:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   863b2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
   863b6:	4770      	bx	lr

000863b8 <__aeabi_fdiv>:
   863b8:	f04f 0cff 	mov.w	ip, #255	; 0xff
   863bc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   863c0:	bf1e      	ittt	ne
   863c2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   863c6:	ea92 0f0c 	teqne	r2, ip
   863ca:	ea93 0f0c 	teqne	r3, ip
   863ce:	d069      	beq.n	864a4 <__aeabi_fdiv+0xec>
   863d0:	eba2 0203 	sub.w	r2, r2, r3
   863d4:	ea80 0c01 	eor.w	ip, r0, r1
   863d8:	0249      	lsls	r1, r1, #9
   863da:	ea4f 2040 	mov.w	r0, r0, lsl #9
   863de:	d037      	beq.n	86450 <__aeabi_fdiv+0x98>
   863e0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   863e4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
   863e8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
   863ec:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   863f0:	428b      	cmp	r3, r1
   863f2:	bf38      	it	cc
   863f4:	005b      	lslcc	r3, r3, #1
   863f6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
   863fa:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
   863fe:	428b      	cmp	r3, r1
   86400:	bf24      	itt	cs
   86402:	1a5b      	subcs	r3, r3, r1
   86404:	ea40 000c 	orrcs.w	r0, r0, ip
   86408:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
   8640c:	bf24      	itt	cs
   8640e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
   86412:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   86416:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
   8641a:	bf24      	itt	cs
   8641c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
   86420:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   86424:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   86428:	bf24      	itt	cs
   8642a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
   8642e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   86432:	011b      	lsls	r3, r3, #4
   86434:	bf18      	it	ne
   86436:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
   8643a:	d1e0      	bne.n	863fe <__aeabi_fdiv+0x46>
   8643c:	2afd      	cmp	r2, #253	; 0xfd
   8643e:	f63f af50 	bhi.w	862e2 <__aeabi_fmul+0x92>
   86442:	428b      	cmp	r3, r1
   86444:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   86448:	bf08      	it	eq
   8644a:	f020 0001 	biceq.w	r0, r0, #1
   8644e:	4770      	bx	lr
   86450:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   86454:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   86458:	327f      	adds	r2, #127	; 0x7f
   8645a:	bfc2      	ittt	gt
   8645c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   86460:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   86464:	4770      	bxgt	lr
   86466:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   8646a:	f04f 0300 	mov.w	r3, #0
   8646e:	3a01      	subs	r2, #1
   86470:	e737      	b.n	862e2 <__aeabi_fmul+0x92>
   86472:	f092 0f00 	teq	r2, #0
   86476:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   8647a:	bf02      	ittt	eq
   8647c:	0040      	lsleq	r0, r0, #1
   8647e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   86482:	3a01      	subeq	r2, #1
   86484:	d0f9      	beq.n	8647a <__aeabi_fdiv+0xc2>
   86486:	ea40 000c 	orr.w	r0, r0, ip
   8648a:	f093 0f00 	teq	r3, #0
   8648e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   86492:	bf02      	ittt	eq
   86494:	0049      	lsleq	r1, r1, #1
   86496:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   8649a:	3b01      	subeq	r3, #1
   8649c:	d0f9      	beq.n	86492 <__aeabi_fdiv+0xda>
   8649e:	ea41 010c 	orr.w	r1, r1, ip
   864a2:	e795      	b.n	863d0 <__aeabi_fdiv+0x18>
   864a4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   864a8:	ea92 0f0c 	teq	r2, ip
   864ac:	d108      	bne.n	864c0 <__aeabi_fdiv+0x108>
   864ae:	0242      	lsls	r2, r0, #9
   864b0:	f47f af7d 	bne.w	863ae <__aeabi_fmul+0x15e>
   864b4:	ea93 0f0c 	teq	r3, ip
   864b8:	f47f af70 	bne.w	8639c <__aeabi_fmul+0x14c>
   864bc:	4608      	mov	r0, r1
   864be:	e776      	b.n	863ae <__aeabi_fmul+0x15e>
   864c0:	ea93 0f0c 	teq	r3, ip
   864c4:	d104      	bne.n	864d0 <__aeabi_fdiv+0x118>
   864c6:	024b      	lsls	r3, r1, #9
   864c8:	f43f af4c 	beq.w	86364 <__aeabi_fmul+0x114>
   864cc:	4608      	mov	r0, r1
   864ce:	e76e      	b.n	863ae <__aeabi_fmul+0x15e>
   864d0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   864d4:	bf18      	it	ne
   864d6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   864da:	d1ca      	bne.n	86472 <__aeabi_fdiv+0xba>
   864dc:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
   864e0:	f47f af5c 	bne.w	8639c <__aeabi_fmul+0x14c>
   864e4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   864e8:	f47f af3c 	bne.w	86364 <__aeabi_fmul+0x114>
   864ec:	e75f      	b.n	863ae <__aeabi_fmul+0x15e>
   864ee:	bf00      	nop

000864f0 <__gesf2>:
   864f0:	f04f 3cff 	mov.w	ip, #4294967295
   864f4:	e006      	b.n	86504 <__cmpsf2+0x4>
   864f6:	bf00      	nop

000864f8 <__lesf2>:
   864f8:	f04f 0c01 	mov.w	ip, #1
   864fc:	e002      	b.n	86504 <__cmpsf2+0x4>
   864fe:	bf00      	nop

00086500 <__cmpsf2>:
   86500:	f04f 0c01 	mov.w	ip, #1
   86504:	f84d cd04 	str.w	ip, [sp, #-4]!
   86508:	ea4f 0240 	mov.w	r2, r0, lsl #1
   8650c:	ea4f 0341 	mov.w	r3, r1, lsl #1
   86510:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   86514:	bf18      	it	ne
   86516:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   8651a:	d011      	beq.n	86540 <__cmpsf2+0x40>
   8651c:	b001      	add	sp, #4
   8651e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
   86522:	bf18      	it	ne
   86524:	ea90 0f01 	teqne	r0, r1
   86528:	bf58      	it	pl
   8652a:	ebb2 0003 	subspl.w	r0, r2, r3
   8652e:	bf88      	it	hi
   86530:	17c8      	asrhi	r0, r1, #31
   86532:	bf38      	it	cc
   86534:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
   86538:	bf18      	it	ne
   8653a:	f040 0001 	orrne.w	r0, r0, #1
   8653e:	4770      	bx	lr
   86540:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   86544:	d102      	bne.n	8654c <__cmpsf2+0x4c>
   86546:	ea5f 2c40 	movs.w	ip, r0, lsl #9
   8654a:	d105      	bne.n	86558 <__cmpsf2+0x58>
   8654c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
   86550:	d1e4      	bne.n	8651c <__cmpsf2+0x1c>
   86552:	ea5f 2c41 	movs.w	ip, r1, lsl #9
   86556:	d0e1      	beq.n	8651c <__cmpsf2+0x1c>
   86558:	f85d 0b04 	ldr.w	r0, [sp], #4
   8655c:	4770      	bx	lr
   8655e:	bf00      	nop

00086560 <__aeabi_cfrcmple>:
   86560:	4684      	mov	ip, r0
   86562:	4608      	mov	r0, r1
   86564:	4661      	mov	r1, ip
   86566:	e7ff      	b.n	86568 <__aeabi_cfcmpeq>

00086568 <__aeabi_cfcmpeq>:
   86568:	b50f      	push	{r0, r1, r2, r3, lr}
   8656a:	f7ff ffc9 	bl	86500 <__cmpsf2>
   8656e:	2800      	cmp	r0, #0
   86570:	bf48      	it	mi
   86572:	f110 0f00 	cmnmi.w	r0, #0
   86576:	bd0f      	pop	{r0, r1, r2, r3, pc}

00086578 <__aeabi_fcmpeq>:
   86578:	f84d ed08 	str.w	lr, [sp, #-8]!
   8657c:	f7ff fff4 	bl	86568 <__aeabi_cfcmpeq>
   86580:	bf0c      	ite	eq
   86582:	2001      	moveq	r0, #1
   86584:	2000      	movne	r0, #0
   86586:	f85d fb08 	ldr.w	pc, [sp], #8
   8658a:	bf00      	nop

0008658c <__aeabi_fcmplt>:
   8658c:	f84d ed08 	str.w	lr, [sp, #-8]!
   86590:	f7ff ffea 	bl	86568 <__aeabi_cfcmpeq>
   86594:	bf34      	ite	cc
   86596:	2001      	movcc	r0, #1
   86598:	2000      	movcs	r0, #0
   8659a:	f85d fb08 	ldr.w	pc, [sp], #8
   8659e:	bf00      	nop

000865a0 <__aeabi_fcmple>:
   865a0:	f84d ed08 	str.w	lr, [sp, #-8]!
   865a4:	f7ff ffe0 	bl	86568 <__aeabi_cfcmpeq>
   865a8:	bf94      	ite	ls
   865aa:	2001      	movls	r0, #1
   865ac:	2000      	movhi	r0, #0
   865ae:	f85d fb08 	ldr.w	pc, [sp], #8
   865b2:	bf00      	nop

000865b4 <__aeabi_fcmpge>:
   865b4:	f84d ed08 	str.w	lr, [sp, #-8]!
   865b8:	f7ff ffd2 	bl	86560 <__aeabi_cfrcmple>
   865bc:	bf94      	ite	ls
   865be:	2001      	movls	r0, #1
   865c0:	2000      	movhi	r0, #0
   865c2:	f85d fb08 	ldr.w	pc, [sp], #8
   865c6:	bf00      	nop

000865c8 <__aeabi_fcmpgt>:
   865c8:	f84d ed08 	str.w	lr, [sp, #-8]!
   865cc:	f7ff ffc8 	bl	86560 <__aeabi_cfrcmple>
   865d0:	bf34      	ite	cc
   865d2:	2001      	movcc	r0, #1
   865d4:	2000      	movcs	r0, #0
   865d6:	f85d fb08 	ldr.w	pc, [sp], #8
   865da:	bf00      	nop

000865dc <__aeabi_f2iz>:
   865dc:	ea4f 0240 	mov.w	r2, r0, lsl #1
   865e0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   865e4:	d30f      	bcc.n	86606 <__aeabi_f2iz+0x2a>
   865e6:	f04f 039e 	mov.w	r3, #158	; 0x9e
   865ea:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   865ee:	d90d      	bls.n	8660c <__aeabi_f2iz+0x30>
   865f0:	ea4f 2300 	mov.w	r3, r0, lsl #8
   865f4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   865f8:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   865fc:	fa23 f002 	lsr.w	r0, r3, r2
   86600:	bf18      	it	ne
   86602:	4240      	negne	r0, r0
   86604:	4770      	bx	lr
   86606:	f04f 0000 	mov.w	r0, #0
   8660a:	4770      	bx	lr
   8660c:	f112 0f61 	cmn.w	r2, #97	; 0x61
   86610:	d101      	bne.n	86616 <__aeabi_f2iz+0x3a>
   86612:	0242      	lsls	r2, r0, #9
   86614:	d105      	bne.n	86622 <__aeabi_f2iz+0x46>
   86616:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
   8661a:	bf08      	it	eq
   8661c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   86620:	4770      	bx	lr
   86622:	f04f 0000 	mov.w	r0, #0
   86626:	4770      	bx	lr

00086628 <__aeabi_uldivmod>:
   86628:	b94b      	cbnz	r3, 8663e <__aeabi_uldivmod+0x16>
   8662a:	b942      	cbnz	r2, 8663e <__aeabi_uldivmod+0x16>
   8662c:	2900      	cmp	r1, #0
   8662e:	bf08      	it	eq
   86630:	2800      	cmpeq	r0, #0
   86632:	d002      	beq.n	8663a <__aeabi_uldivmod+0x12>
   86634:	f04f 31ff 	mov.w	r1, #4294967295
   86638:	4608      	mov	r0, r1
   8663a:	f000 b83b 	b.w	866b4 <__aeabi_idiv0>
   8663e:	b082      	sub	sp, #8
   86640:	46ec      	mov	ip, sp
   86642:	e92d 5000 	stmdb	sp!, {ip, lr}
   86646:	f000 f81d 	bl	86684 <__gnu_uldivmod_helper>
   8664a:	f8dd e004 	ldr.w	lr, [sp, #4]
   8664e:	b002      	add	sp, #8
   86650:	bc0c      	pop	{r2, r3}
   86652:	4770      	bx	lr

00086654 <__gnu_ldivmod_helper>:
   86654:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   86658:	9e08      	ldr	r6, [sp, #32]
   8665a:	4614      	mov	r4, r2
   8665c:	461d      	mov	r5, r3
   8665e:	4680      	mov	r8, r0
   86660:	4689      	mov	r9, r1
   86662:	f000 f829 	bl	866b8 <__divdi3>
   86666:	fb04 f301 	mul.w	r3, r4, r1
   8666a:	fba4 ab00 	umull	sl, fp, r4, r0
   8666e:	fb00 3205 	mla	r2, r0, r5, r3
   86672:	4493      	add	fp, r2
   86674:	ebb8 080a 	subs.w	r8, r8, sl
   86678:	eb69 090b 	sbc.w	r9, r9, fp
   8667c:	e9c6 8900 	strd	r8, r9, [r6]
   86680:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00086684 <__gnu_uldivmod_helper>:
   86684:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   86688:	9e08      	ldr	r6, [sp, #32]
   8668a:	4614      	mov	r4, r2
   8668c:	461d      	mov	r5, r3
   8668e:	4680      	mov	r8, r0
   86690:	4689      	mov	r9, r1
   86692:	f000 f961 	bl	86958 <__udivdi3>
   86696:	fb00 f505 	mul.w	r5, r0, r5
   8669a:	fba0 ab04 	umull	sl, fp, r0, r4
   8669e:	fb04 5401 	mla	r4, r4, r1, r5
   866a2:	44a3      	add	fp, r4
   866a4:	ebb8 080a 	subs.w	r8, r8, sl
   866a8:	eb69 090b 	sbc.w	r9, r9, fp
   866ac:	e9c6 8900 	strd	r8, r9, [r6]
   866b0:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

000866b4 <__aeabi_idiv0>:
   866b4:	4770      	bx	lr
   866b6:	bf00      	nop

000866b8 <__divdi3>:
   866b8:	2900      	cmp	r1, #0
   866ba:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   866be:	f2c0 80a1 	blt.w	86804 <__divdi3+0x14c>
   866c2:	2400      	movs	r4, #0
   866c4:	2b00      	cmp	r3, #0
   866c6:	f2c0 8098 	blt.w	867fa <__divdi3+0x142>
   866ca:	4615      	mov	r5, r2
   866cc:	4606      	mov	r6, r0
   866ce:	460f      	mov	r7, r1
   866d0:	2b00      	cmp	r3, #0
   866d2:	d13f      	bne.n	86754 <__divdi3+0x9c>
   866d4:	428a      	cmp	r2, r1
   866d6:	d958      	bls.n	8678a <__divdi3+0xd2>
   866d8:	fab2 f382 	clz	r3, r2
   866dc:	b14b      	cbz	r3, 866f2 <__divdi3+0x3a>
   866de:	f1c3 0220 	rsb	r2, r3, #32
   866e2:	fa01 f703 	lsl.w	r7, r1, r3
   866e6:	fa20 f202 	lsr.w	r2, r0, r2
   866ea:	409d      	lsls	r5, r3
   866ec:	fa00 f603 	lsl.w	r6, r0, r3
   866f0:	4317      	orrs	r7, r2
   866f2:	0c29      	lsrs	r1, r5, #16
   866f4:	fbb7 f2f1 	udiv	r2, r7, r1
   866f8:	fb01 7712 	mls	r7, r1, r2, r7
   866fc:	b2a8      	uxth	r0, r5
   866fe:	fb00 f302 	mul.w	r3, r0, r2
   86702:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   86706:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   8670a:	42bb      	cmp	r3, r7
   8670c:	d909      	bls.n	86722 <__divdi3+0x6a>
   8670e:	197f      	adds	r7, r7, r5
   86710:	f102 3cff 	add.w	ip, r2, #4294967295
   86714:	f080 8105 	bcs.w	86922 <__divdi3+0x26a>
   86718:	42bb      	cmp	r3, r7
   8671a:	f240 8102 	bls.w	86922 <__divdi3+0x26a>
   8671e:	3a02      	subs	r2, #2
   86720:	442f      	add	r7, r5
   86722:	1aff      	subs	r7, r7, r3
   86724:	fbb7 f3f1 	udiv	r3, r7, r1
   86728:	fb01 7113 	mls	r1, r1, r3, r7
   8672c:	fb00 f003 	mul.w	r0, r0, r3
   86730:	b2b6      	uxth	r6, r6
   86732:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   86736:	4288      	cmp	r0, r1
   86738:	d908      	bls.n	8674c <__divdi3+0x94>
   8673a:	1949      	adds	r1, r1, r5
   8673c:	f103 37ff 	add.w	r7, r3, #4294967295
   86740:	f080 80f1 	bcs.w	86926 <__divdi3+0x26e>
   86744:	4288      	cmp	r0, r1
   86746:	f240 80ee 	bls.w	86926 <__divdi3+0x26e>
   8674a:	3b02      	subs	r3, #2
   8674c:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   86750:	2300      	movs	r3, #0
   86752:	e003      	b.n	8675c <__divdi3+0xa4>
   86754:	428b      	cmp	r3, r1
   86756:	d90a      	bls.n	8676e <__divdi3+0xb6>
   86758:	2300      	movs	r3, #0
   8675a:	461a      	mov	r2, r3
   8675c:	4610      	mov	r0, r2
   8675e:	4619      	mov	r1, r3
   86760:	b114      	cbz	r4, 86768 <__divdi3+0xb0>
   86762:	4240      	negs	r0, r0
   86764:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   86768:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8676c:	4770      	bx	lr
   8676e:	fab3 f883 	clz	r8, r3
   86772:	f1b8 0f00 	cmp.w	r8, #0
   86776:	f040 8088 	bne.w	8688a <__divdi3+0x1d2>
   8677a:	428b      	cmp	r3, r1
   8677c:	d302      	bcc.n	86784 <__divdi3+0xcc>
   8677e:	4282      	cmp	r2, r0
   86780:	f200 80e2 	bhi.w	86948 <__divdi3+0x290>
   86784:	2300      	movs	r3, #0
   86786:	2201      	movs	r2, #1
   86788:	e7e8      	b.n	8675c <__divdi3+0xa4>
   8678a:	b912      	cbnz	r2, 86792 <__divdi3+0xda>
   8678c:	2301      	movs	r3, #1
   8678e:	fbb3 f5f2 	udiv	r5, r3, r2
   86792:	fab5 f285 	clz	r2, r5
   86796:	2a00      	cmp	r2, #0
   86798:	d13a      	bne.n	86810 <__divdi3+0x158>
   8679a:	1b7f      	subs	r7, r7, r5
   8679c:	0c28      	lsrs	r0, r5, #16
   8679e:	fa1f fc85 	uxth.w	ip, r5
   867a2:	2301      	movs	r3, #1
   867a4:	fbb7 f1f0 	udiv	r1, r7, r0
   867a8:	fb00 7711 	mls	r7, r0, r1, r7
   867ac:	fb0c f201 	mul.w	r2, ip, r1
   867b0:	ea4f 4816 	mov.w	r8, r6, lsr #16
   867b4:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   867b8:	42ba      	cmp	r2, r7
   867ba:	d907      	bls.n	867cc <__divdi3+0x114>
   867bc:	197f      	adds	r7, r7, r5
   867be:	f101 38ff 	add.w	r8, r1, #4294967295
   867c2:	d202      	bcs.n	867ca <__divdi3+0x112>
   867c4:	42ba      	cmp	r2, r7
   867c6:	f200 80c4 	bhi.w	86952 <__divdi3+0x29a>
   867ca:	4641      	mov	r1, r8
   867cc:	1abf      	subs	r7, r7, r2
   867ce:	fbb7 f2f0 	udiv	r2, r7, r0
   867d2:	fb00 7012 	mls	r0, r0, r2, r7
   867d6:	fb0c fc02 	mul.w	ip, ip, r2
   867da:	b2b6      	uxth	r6, r6
   867dc:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   867e0:	4584      	cmp	ip, r0
   867e2:	d907      	bls.n	867f4 <__divdi3+0x13c>
   867e4:	1940      	adds	r0, r0, r5
   867e6:	f102 37ff 	add.w	r7, r2, #4294967295
   867ea:	d202      	bcs.n	867f2 <__divdi3+0x13a>
   867ec:	4584      	cmp	ip, r0
   867ee:	f200 80ae 	bhi.w	8694e <__divdi3+0x296>
   867f2:	463a      	mov	r2, r7
   867f4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   867f8:	e7b0      	b.n	8675c <__divdi3+0xa4>
   867fa:	43e4      	mvns	r4, r4
   867fc:	4252      	negs	r2, r2
   867fe:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   86802:	e762      	b.n	866ca <__divdi3+0x12>
   86804:	4240      	negs	r0, r0
   86806:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8680a:	f04f 34ff 	mov.w	r4, #4294967295
   8680e:	e759      	b.n	866c4 <__divdi3+0xc>
   86810:	4095      	lsls	r5, r2
   86812:	f1c2 0920 	rsb	r9, r2, #32
   86816:	fa27 f109 	lsr.w	r1, r7, r9
   8681a:	fa26 f909 	lsr.w	r9, r6, r9
   8681e:	4097      	lsls	r7, r2
   86820:	0c28      	lsrs	r0, r5, #16
   86822:	fbb1 f8f0 	udiv	r8, r1, r0
   86826:	fb00 1118 	mls	r1, r0, r8, r1
   8682a:	fa1f fc85 	uxth.w	ip, r5
   8682e:	fb0c f308 	mul.w	r3, ip, r8
   86832:	ea49 0907 	orr.w	r9, r9, r7
   86836:	ea4f 4719 	mov.w	r7, r9, lsr #16
   8683a:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   8683e:	428b      	cmp	r3, r1
   86840:	fa06 f602 	lsl.w	r6, r6, r2
   86844:	d908      	bls.n	86858 <__divdi3+0x1a0>
   86846:	1949      	adds	r1, r1, r5
   86848:	f108 32ff 	add.w	r2, r8, #4294967295
   8684c:	d27a      	bcs.n	86944 <__divdi3+0x28c>
   8684e:	428b      	cmp	r3, r1
   86850:	d978      	bls.n	86944 <__divdi3+0x28c>
   86852:	f1a8 0802 	sub.w	r8, r8, #2
   86856:	4429      	add	r1, r5
   86858:	1ac9      	subs	r1, r1, r3
   8685a:	fbb1 f3f0 	udiv	r3, r1, r0
   8685e:	fb00 1713 	mls	r7, r0, r3, r1
   86862:	fb0c f203 	mul.w	r2, ip, r3
   86866:	fa1f f989 	uxth.w	r9, r9
   8686a:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   8686e:	42ba      	cmp	r2, r7
   86870:	d907      	bls.n	86882 <__divdi3+0x1ca>
   86872:	197f      	adds	r7, r7, r5
   86874:	f103 31ff 	add.w	r1, r3, #4294967295
   86878:	d260      	bcs.n	8693c <__divdi3+0x284>
   8687a:	42ba      	cmp	r2, r7
   8687c:	d95e      	bls.n	8693c <__divdi3+0x284>
   8687e:	3b02      	subs	r3, #2
   86880:	442f      	add	r7, r5
   86882:	1abf      	subs	r7, r7, r2
   86884:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   86888:	e78c      	b.n	867a4 <__divdi3+0xec>
   8688a:	f1c8 0220 	rsb	r2, r8, #32
   8688e:	fa25 f102 	lsr.w	r1, r5, r2
   86892:	fa03 fc08 	lsl.w	ip, r3, r8
   86896:	fa27 f302 	lsr.w	r3, r7, r2
   8689a:	fa20 f202 	lsr.w	r2, r0, r2
   8689e:	fa07 f708 	lsl.w	r7, r7, r8
   868a2:	ea41 0c0c 	orr.w	ip, r1, ip
   868a6:	ea4f 491c 	mov.w	r9, ip, lsr #16
   868aa:	fbb3 f1f9 	udiv	r1, r3, r9
   868ae:	fb09 3311 	mls	r3, r9, r1, r3
   868b2:	fa1f fa8c 	uxth.w	sl, ip
   868b6:	fb0a fb01 	mul.w	fp, sl, r1
   868ba:	4317      	orrs	r7, r2
   868bc:	0c3a      	lsrs	r2, r7, #16
   868be:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   868c2:	459b      	cmp	fp, r3
   868c4:	fa05 f008 	lsl.w	r0, r5, r8
   868c8:	d908      	bls.n	868dc <__divdi3+0x224>
   868ca:	eb13 030c 	adds.w	r3, r3, ip
   868ce:	f101 32ff 	add.w	r2, r1, #4294967295
   868d2:	d235      	bcs.n	86940 <__divdi3+0x288>
   868d4:	459b      	cmp	fp, r3
   868d6:	d933      	bls.n	86940 <__divdi3+0x288>
   868d8:	3902      	subs	r1, #2
   868da:	4463      	add	r3, ip
   868dc:	ebcb 0303 	rsb	r3, fp, r3
   868e0:	fbb3 f2f9 	udiv	r2, r3, r9
   868e4:	fb09 3312 	mls	r3, r9, r2, r3
   868e8:	fb0a fa02 	mul.w	sl, sl, r2
   868ec:	b2bf      	uxth	r7, r7
   868ee:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   868f2:	45ba      	cmp	sl, r7
   868f4:	d908      	bls.n	86908 <__divdi3+0x250>
   868f6:	eb17 070c 	adds.w	r7, r7, ip
   868fa:	f102 33ff 	add.w	r3, r2, #4294967295
   868fe:	d21b      	bcs.n	86938 <__divdi3+0x280>
   86900:	45ba      	cmp	sl, r7
   86902:	d919      	bls.n	86938 <__divdi3+0x280>
   86904:	3a02      	subs	r2, #2
   86906:	4467      	add	r7, ip
   86908:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   8690c:	fba5 0100 	umull	r0, r1, r5, r0
   86910:	ebca 0707 	rsb	r7, sl, r7
   86914:	428f      	cmp	r7, r1
   86916:	f04f 0300 	mov.w	r3, #0
   8691a:	d30a      	bcc.n	86932 <__divdi3+0x27a>
   8691c:	d005      	beq.n	8692a <__divdi3+0x272>
   8691e:	462a      	mov	r2, r5
   86920:	e71c      	b.n	8675c <__divdi3+0xa4>
   86922:	4662      	mov	r2, ip
   86924:	e6fd      	b.n	86722 <__divdi3+0x6a>
   86926:	463b      	mov	r3, r7
   86928:	e710      	b.n	8674c <__divdi3+0x94>
   8692a:	fa06 f608 	lsl.w	r6, r6, r8
   8692e:	4286      	cmp	r6, r0
   86930:	d2f5      	bcs.n	8691e <__divdi3+0x266>
   86932:	1e6a      	subs	r2, r5, #1
   86934:	2300      	movs	r3, #0
   86936:	e711      	b.n	8675c <__divdi3+0xa4>
   86938:	461a      	mov	r2, r3
   8693a:	e7e5      	b.n	86908 <__divdi3+0x250>
   8693c:	460b      	mov	r3, r1
   8693e:	e7a0      	b.n	86882 <__divdi3+0x1ca>
   86940:	4611      	mov	r1, r2
   86942:	e7cb      	b.n	868dc <__divdi3+0x224>
   86944:	4690      	mov	r8, r2
   86946:	e787      	b.n	86858 <__divdi3+0x1a0>
   86948:	4643      	mov	r3, r8
   8694a:	4642      	mov	r2, r8
   8694c:	e706      	b.n	8675c <__divdi3+0xa4>
   8694e:	3a02      	subs	r2, #2
   86950:	e750      	b.n	867f4 <__divdi3+0x13c>
   86952:	3902      	subs	r1, #2
   86954:	442f      	add	r7, r5
   86956:	e739      	b.n	867cc <__divdi3+0x114>

00086958 <__udivdi3>:
   86958:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8695c:	4614      	mov	r4, r2
   8695e:	4605      	mov	r5, r0
   86960:	460e      	mov	r6, r1
   86962:	2b00      	cmp	r3, #0
   86964:	d143      	bne.n	869ee <__udivdi3+0x96>
   86966:	428a      	cmp	r2, r1
   86968:	d953      	bls.n	86a12 <__udivdi3+0xba>
   8696a:	fab2 f782 	clz	r7, r2
   8696e:	b157      	cbz	r7, 86986 <__udivdi3+0x2e>
   86970:	f1c7 0620 	rsb	r6, r7, #32
   86974:	fa20 f606 	lsr.w	r6, r0, r6
   86978:	fa01 f307 	lsl.w	r3, r1, r7
   8697c:	fa02 f407 	lsl.w	r4, r2, r7
   86980:	fa00 f507 	lsl.w	r5, r0, r7
   86984:	431e      	orrs	r6, r3
   86986:	0c21      	lsrs	r1, r4, #16
   86988:	fbb6 f2f1 	udiv	r2, r6, r1
   8698c:	fb01 6612 	mls	r6, r1, r2, r6
   86990:	b2a0      	uxth	r0, r4
   86992:	fb00 f302 	mul.w	r3, r0, r2
   86996:	0c2f      	lsrs	r7, r5, #16
   86998:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   8699c:	42b3      	cmp	r3, r6
   8699e:	d909      	bls.n	869b4 <__udivdi3+0x5c>
   869a0:	1936      	adds	r6, r6, r4
   869a2:	f102 37ff 	add.w	r7, r2, #4294967295
   869a6:	f080 80fd 	bcs.w	86ba4 <__udivdi3+0x24c>
   869aa:	42b3      	cmp	r3, r6
   869ac:	f240 80fa 	bls.w	86ba4 <__udivdi3+0x24c>
   869b0:	3a02      	subs	r2, #2
   869b2:	4426      	add	r6, r4
   869b4:	1af6      	subs	r6, r6, r3
   869b6:	fbb6 f3f1 	udiv	r3, r6, r1
   869ba:	fb01 6113 	mls	r1, r1, r3, r6
   869be:	fb00 f003 	mul.w	r0, r0, r3
   869c2:	b2ad      	uxth	r5, r5
   869c4:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   869c8:	4288      	cmp	r0, r1
   869ca:	d908      	bls.n	869de <__udivdi3+0x86>
   869cc:	1909      	adds	r1, r1, r4
   869ce:	f103 36ff 	add.w	r6, r3, #4294967295
   869d2:	f080 80e9 	bcs.w	86ba8 <__udivdi3+0x250>
   869d6:	4288      	cmp	r0, r1
   869d8:	f240 80e6 	bls.w	86ba8 <__udivdi3+0x250>
   869dc:	3b02      	subs	r3, #2
   869de:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   869e2:	2300      	movs	r3, #0
   869e4:	4610      	mov	r0, r2
   869e6:	4619      	mov	r1, r3
   869e8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   869ec:	4770      	bx	lr
   869ee:	428b      	cmp	r3, r1
   869f0:	d84c      	bhi.n	86a8c <__udivdi3+0x134>
   869f2:	fab3 f683 	clz	r6, r3
   869f6:	2e00      	cmp	r6, #0
   869f8:	d14f      	bne.n	86a9a <__udivdi3+0x142>
   869fa:	428b      	cmp	r3, r1
   869fc:	d302      	bcc.n	86a04 <__udivdi3+0xac>
   869fe:	4282      	cmp	r2, r0
   86a00:	f200 80dd 	bhi.w	86bbe <__udivdi3+0x266>
   86a04:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   86a08:	2300      	movs	r3, #0
   86a0a:	2201      	movs	r2, #1
   86a0c:	4610      	mov	r0, r2
   86a0e:	4619      	mov	r1, r3
   86a10:	4770      	bx	lr
   86a12:	b912      	cbnz	r2, 86a1a <__udivdi3+0xc2>
   86a14:	2401      	movs	r4, #1
   86a16:	fbb4 f4f2 	udiv	r4, r4, r2
   86a1a:	fab4 f284 	clz	r2, r4
   86a1e:	2a00      	cmp	r2, #0
   86a20:	f040 8082 	bne.w	86b28 <__udivdi3+0x1d0>
   86a24:	1b09      	subs	r1, r1, r4
   86a26:	0c26      	lsrs	r6, r4, #16
   86a28:	b2a7      	uxth	r7, r4
   86a2a:	2301      	movs	r3, #1
   86a2c:	fbb1 f0f6 	udiv	r0, r1, r6
   86a30:	fb06 1110 	mls	r1, r6, r0, r1
   86a34:	fb07 f200 	mul.w	r2, r7, r0
   86a38:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   86a3c:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   86a40:	428a      	cmp	r2, r1
   86a42:	d907      	bls.n	86a54 <__udivdi3+0xfc>
   86a44:	1909      	adds	r1, r1, r4
   86a46:	f100 3cff 	add.w	ip, r0, #4294967295
   86a4a:	d202      	bcs.n	86a52 <__udivdi3+0xfa>
   86a4c:	428a      	cmp	r2, r1
   86a4e:	f200 80c8 	bhi.w	86be2 <__udivdi3+0x28a>
   86a52:	4660      	mov	r0, ip
   86a54:	1a89      	subs	r1, r1, r2
   86a56:	fbb1 f2f6 	udiv	r2, r1, r6
   86a5a:	fb06 1112 	mls	r1, r6, r2, r1
   86a5e:	fb07 f702 	mul.w	r7, r7, r2
   86a62:	b2ad      	uxth	r5, r5
   86a64:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   86a68:	42af      	cmp	r7, r5
   86a6a:	d908      	bls.n	86a7e <__udivdi3+0x126>
   86a6c:	192c      	adds	r4, r5, r4
   86a6e:	f102 31ff 	add.w	r1, r2, #4294967295
   86a72:	f080 809b 	bcs.w	86bac <__udivdi3+0x254>
   86a76:	42a7      	cmp	r7, r4
   86a78:	f240 8098 	bls.w	86bac <__udivdi3+0x254>
   86a7c:	3a02      	subs	r2, #2
   86a7e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   86a82:	4610      	mov	r0, r2
   86a84:	4619      	mov	r1, r3
   86a86:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   86a8a:	4770      	bx	lr
   86a8c:	2300      	movs	r3, #0
   86a8e:	461a      	mov	r2, r3
   86a90:	4610      	mov	r0, r2
   86a92:	4619      	mov	r1, r3
   86a94:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   86a98:	4770      	bx	lr
   86a9a:	f1c6 0520 	rsb	r5, r6, #32
   86a9e:	fa22 f705 	lsr.w	r7, r2, r5
   86aa2:	fa03 f406 	lsl.w	r4, r3, r6
   86aa6:	fa21 f305 	lsr.w	r3, r1, r5
   86aaa:	fa01 fb06 	lsl.w	fp, r1, r6
   86aae:	fa20 f505 	lsr.w	r5, r0, r5
   86ab2:	433c      	orrs	r4, r7
   86ab4:	ea4f 4814 	mov.w	r8, r4, lsr #16
   86ab8:	fbb3 fcf8 	udiv	ip, r3, r8
   86abc:	fb08 331c 	mls	r3, r8, ip, r3
   86ac0:	fa1f f984 	uxth.w	r9, r4
   86ac4:	fb09 fa0c 	mul.w	sl, r9, ip
   86ac8:	ea45 0b0b 	orr.w	fp, r5, fp
   86acc:	ea4f 451b 	mov.w	r5, fp, lsr #16
   86ad0:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   86ad4:	459a      	cmp	sl, r3
   86ad6:	fa02 f206 	lsl.w	r2, r2, r6
   86ada:	d904      	bls.n	86ae6 <__udivdi3+0x18e>
   86adc:	191b      	adds	r3, r3, r4
   86ade:	f10c 35ff 	add.w	r5, ip, #4294967295
   86ae2:	d36f      	bcc.n	86bc4 <__udivdi3+0x26c>
   86ae4:	46ac      	mov	ip, r5
   86ae6:	ebca 0303 	rsb	r3, sl, r3
   86aea:	fbb3 f5f8 	udiv	r5, r3, r8
   86aee:	fb08 3315 	mls	r3, r8, r5, r3
   86af2:	fb09 f905 	mul.w	r9, r9, r5
   86af6:	fa1f fb8b 	uxth.w	fp, fp
   86afa:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   86afe:	45b9      	cmp	r9, r7
   86b00:	d904      	bls.n	86b0c <__udivdi3+0x1b4>
   86b02:	193f      	adds	r7, r7, r4
   86b04:	f105 33ff 	add.w	r3, r5, #4294967295
   86b08:	d362      	bcc.n	86bd0 <__udivdi3+0x278>
   86b0a:	461d      	mov	r5, r3
   86b0c:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   86b10:	fbac 2302 	umull	r2, r3, ip, r2
   86b14:	ebc9 0707 	rsb	r7, r9, r7
   86b18:	429f      	cmp	r7, r3
   86b1a:	f04f 0500 	mov.w	r5, #0
   86b1e:	d34a      	bcc.n	86bb6 <__udivdi3+0x25e>
   86b20:	d046      	beq.n	86bb0 <__udivdi3+0x258>
   86b22:	4662      	mov	r2, ip
   86b24:	462b      	mov	r3, r5
   86b26:	e75d      	b.n	869e4 <__udivdi3+0x8c>
   86b28:	4094      	lsls	r4, r2
   86b2a:	f1c2 0920 	rsb	r9, r2, #32
   86b2e:	fa21 fc09 	lsr.w	ip, r1, r9
   86b32:	4091      	lsls	r1, r2
   86b34:	fa20 f909 	lsr.w	r9, r0, r9
   86b38:	0c26      	lsrs	r6, r4, #16
   86b3a:	fbbc f8f6 	udiv	r8, ip, r6
   86b3e:	fb06 cc18 	mls	ip, r6, r8, ip
   86b42:	b2a7      	uxth	r7, r4
   86b44:	fb07 f308 	mul.w	r3, r7, r8
   86b48:	ea49 0901 	orr.w	r9, r9, r1
   86b4c:	ea4f 4119 	mov.w	r1, r9, lsr #16
   86b50:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   86b54:	4563      	cmp	r3, ip
   86b56:	fa00 f502 	lsl.w	r5, r0, r2
   86b5a:	d909      	bls.n	86b70 <__udivdi3+0x218>
   86b5c:	eb1c 0c04 	adds.w	ip, ip, r4
   86b60:	f108 32ff 	add.w	r2, r8, #4294967295
   86b64:	d23b      	bcs.n	86bde <__udivdi3+0x286>
   86b66:	4563      	cmp	r3, ip
   86b68:	d939      	bls.n	86bde <__udivdi3+0x286>
   86b6a:	f1a8 0802 	sub.w	r8, r8, #2
   86b6e:	44a4      	add	ip, r4
   86b70:	ebc3 0c0c 	rsb	ip, r3, ip
   86b74:	fbbc f3f6 	udiv	r3, ip, r6
   86b78:	fb06 c113 	mls	r1, r6, r3, ip
   86b7c:	fb07 f203 	mul.w	r2, r7, r3
   86b80:	fa1f f989 	uxth.w	r9, r9
   86b84:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   86b88:	428a      	cmp	r2, r1
   86b8a:	d907      	bls.n	86b9c <__udivdi3+0x244>
   86b8c:	1909      	adds	r1, r1, r4
   86b8e:	f103 30ff 	add.w	r0, r3, #4294967295
   86b92:	d222      	bcs.n	86bda <__udivdi3+0x282>
   86b94:	428a      	cmp	r2, r1
   86b96:	d920      	bls.n	86bda <__udivdi3+0x282>
   86b98:	3b02      	subs	r3, #2
   86b9a:	4421      	add	r1, r4
   86b9c:	1a89      	subs	r1, r1, r2
   86b9e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   86ba2:	e743      	b.n	86a2c <__udivdi3+0xd4>
   86ba4:	463a      	mov	r2, r7
   86ba6:	e705      	b.n	869b4 <__udivdi3+0x5c>
   86ba8:	4633      	mov	r3, r6
   86baa:	e718      	b.n	869de <__udivdi3+0x86>
   86bac:	460a      	mov	r2, r1
   86bae:	e766      	b.n	86a7e <__udivdi3+0x126>
   86bb0:	40b0      	lsls	r0, r6
   86bb2:	4290      	cmp	r0, r2
   86bb4:	d2b5      	bcs.n	86b22 <__udivdi3+0x1ca>
   86bb6:	f10c 32ff 	add.w	r2, ip, #4294967295
   86bba:	2300      	movs	r3, #0
   86bbc:	e712      	b.n	869e4 <__udivdi3+0x8c>
   86bbe:	4633      	mov	r3, r6
   86bc0:	4632      	mov	r2, r6
   86bc2:	e70f      	b.n	869e4 <__udivdi3+0x8c>
   86bc4:	459a      	cmp	sl, r3
   86bc6:	d98d      	bls.n	86ae4 <__udivdi3+0x18c>
   86bc8:	f1ac 0c02 	sub.w	ip, ip, #2
   86bcc:	4423      	add	r3, r4
   86bce:	e78a      	b.n	86ae6 <__udivdi3+0x18e>
   86bd0:	45b9      	cmp	r9, r7
   86bd2:	d99a      	bls.n	86b0a <__udivdi3+0x1b2>
   86bd4:	3d02      	subs	r5, #2
   86bd6:	4427      	add	r7, r4
   86bd8:	e798      	b.n	86b0c <__udivdi3+0x1b4>
   86bda:	4603      	mov	r3, r0
   86bdc:	e7de      	b.n	86b9c <__udivdi3+0x244>
   86bde:	4690      	mov	r8, r2
   86be0:	e7c6      	b.n	86b70 <__udivdi3+0x218>
   86be2:	3802      	subs	r0, #2
   86be4:	4421      	add	r1, r4
   86be6:	e735      	b.n	86a54 <__udivdi3+0xfc>
   86be8:	00000001 	.word	0x00000001
   86bec:	00000002 	.word	0x00000002
   86bf0:	00000004 	.word	0x00000004
   86bf4:	00000008 	.word	0x00000008
   86bf8:	00000010 	.word	0x00000010
   86bfc:	00000020 	.word	0x00000020
   86c00:	00000040 	.word	0x00000040
   86c04:	00000080 	.word	0x00000080
   86c08:	00000100 	.word	0x00000100
   86c0c:	00000200 	.word	0x00000200
   86c10:	00000400 	.word	0x00000400
   86c14:	09097325 	.word	0x09097325
   86c18:	25096325 	.word	0x25096325
   86c1c:	75250975 	.word	0x75250975
   86c20:	0d752509 	.word	0x0d752509
   86c24:	0000000a 	.word	0x0000000a
   86c28:	454c4449 	.word	0x454c4449
   86c2c:	00000000 	.word	0x00000000
   86c30:	00000a0d 	.word	0x00000a0d
   86c34:	20726d54 	.word	0x20726d54
   86c38:	00637653 	.word	0x00637653
   86c3c:	0a206425 	.word	0x0a206425
   86c40:	00000000 	.word	0x00000000
   86c44:	65646f63 	.word	0x65646f63
   86c48:	6b636f4c 	.word	0x6b636f4c
   86c4c:	00000000 	.word	0x00000000
   86c50:	6c696146 	.word	0x6c696146
   86c54:	74206465 	.word	0x74206465
   86c58:	7263206f 	.word	0x7263206f
   86c5c:	65746165 	.word	0x65746165
   86c60:	646f6320 	.word	0x646f6320
   86c64:	6f6c2065 	.word	0x6f6c2065
   86c68:	74206b63 	.word	0x74206b63
   86c6c:	0d6b7361 	.word	0x0d6b7361
   86c70:	0000000a 	.word	0x0000000a
   86c74:	3264654c 	.word	0x3264654c
   86c78:	00000000 	.word	0x00000000
   86c7c:	6c696146 	.word	0x6c696146
   86c80:	74206465 	.word	0x74206465
   86c84:	7263206f 	.word	0x7263206f
   86c88:	65746165 	.word	0x65746165
   86c8c:	73657420 	.word	0x73657420
   86c90:	656c2074 	.word	0x656c2074
   86c94:	61742064 	.word	0x61742064
   86c98:	0a0d6b73 	.word	0x0a0d6b73
   86c9c:	00000000 	.word	0x00000000
   86ca0:	00000043 	.word	0x00000043

00086ca4 <_global_impure_ptr>:
   86ca4:	20070148 33323130 37363534 42413938     H.. 0123456789AB
   86cb4:	46454443 00000000 33323130 37363534     CDEF....01234567
   86cc4:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   86cd4:	0000296c                                l)..

00086cd8 <zeroes.6721>:
   86cd8:	30303030 30303030 30303030 30303030     0000000000000000

00086ce8 <blanks.6720>:
   86ce8:	20202020 20202020 20202020 20202020                     

00086cf8 <_init>:
   86cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   86cfa:	bf00      	nop
   86cfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
   86cfe:	bc08      	pop	{r3}
   86d00:	469e      	mov	lr, r3
   86d02:	4770      	bx	lr

00086d04 <__init_array_start>:
   86d04:	00083ee1 	.word	0x00083ee1

00086d08 <__frame_dummy_init_array_entry>:
   86d08:	00080119                                ....

00086d0c <_fini>:
   86d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   86d0e:	bf00      	nop
   86d10:	bcf8      	pop	{r3, r4, r5, r6, r7}
   86d12:	bc08      	pop	{r3}
   86d14:	469e      	mov	lr, r3
   86d16:	4770      	bx	lr

00086d18 <__fini_array_start>:
   86d18:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
// Delay loop is put to SRAM so that FWS will not affect delay time
OPTIMIZE_HIGH
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
2007000a:	bf00      	nop

2007000c <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4b14      	ldr	r3, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20070048:	f022 0203 	bic.w	r2, r2, #3
2007004c:	f042 0201 	orr.w	r2, r2, #1
20070050:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	461a      	mov	r2, r3
20070054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070056:	f013 0f08 	tst.w	r3, #8
2007005a:	d0fb      	beq.n	20070054 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005c:	4a11      	ldr	r2, [pc, #68]	; (200700a4 <SystemInit+0x98>)
2007005e:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
20070060:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070062:	461a      	mov	r2, r3
20070064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070066:	f013 0f02 	tst.w	r3, #2
2007006a:	d0fb      	beq.n	20070064 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006c:	2211      	movs	r2, #17
2007006e:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
20070070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070072:	461a      	mov	r2, r3
20070074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070076:	f013 0f08 	tst.w	r3, #8
2007007a:	d0fb      	beq.n	20070074 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007c:	2212      	movs	r2, #18
2007007e:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
20070080:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070082:	461a      	mov	r2, r3
20070084:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070086:	f013 0f08 	tst.w	r3, #8
2007008a:	d0fb      	beq.n	20070084 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008c:	4a06      	ldr	r2, [pc, #24]	; (200700a8 <SystemInit+0x9c>)
2007008e:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
20070090:	601a      	str	r2, [r3, #0]
20070092:	4770      	bx	lr
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	20070144 	.word	0x20070144

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d806      	bhi.n	200700c4 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700b6:	2300      	movs	r3, #0
200700b8:	4a1a      	ldr	r2, [pc, #104]	; (20070124 <system_init_flash+0x74>)
200700ba:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700bc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700c0:	6013      	str	r3, [r2, #0]
200700c2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700c4:	4b18      	ldr	r3, [pc, #96]	; (20070128 <system_init_flash+0x78>)
200700c6:	4298      	cmp	r0, r3
200700c8:	d807      	bhi.n	200700da <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700ca:	f44f 7380 	mov.w	r3, #256	; 0x100
200700ce:	4a15      	ldr	r2, [pc, #84]	; (20070124 <system_init_flash+0x74>)
200700d0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d6:	6013      	str	r3, [r2, #0]
200700d8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700da:	4b14      	ldr	r3, [pc, #80]	; (2007012c <system_init_flash+0x7c>)
200700dc:	4298      	cmp	r0, r3
200700de:	d807      	bhi.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700e0:	f44f 7300 	mov.w	r3, #512	; 0x200
200700e4:	4a0f      	ldr	r2, [pc, #60]	; (20070124 <system_init_flash+0x74>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700f0:	4b0f      	ldr	r3, [pc, #60]	; (20070130 <system_init_flash+0x80>)
200700f2:	4298      	cmp	r0, r3
200700f4:	d807      	bhi.n	20070106 <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700f6:	f44f 7340 	mov.w	r3, #768	; 0x300
200700fa:	4a0a      	ldr	r2, [pc, #40]	; (20070124 <system_init_flash+0x74>)
200700fc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070102:	6013      	str	r3, [r2, #0]
20070104:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
20070106:	4b0b      	ldr	r3, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070108:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007010a:	bf94      	ite	ls
2007010c:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070110:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070114:	4a03      	ldr	r2, [pc, #12]	; (20070124 <system_init_flash+0x74>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	400e0a00 	.word	0x400e0a00
20070128:	02faf07f 	.word	0x02faf07f
2007012c:	03d08fff 	.word	0x03d08fff
20070130:	04c4b3ff 	.word	0x04c4b3ff
20070134:	055d4a7f 	.word	0x055d4a7f

20070138 <uxCriticalNesting>:
20070138:	aaaaaaaa                                ....

2007013c <xFreeBytesRemaining>:
2007013c:	00008000                                ....

20070140 <xNextTaskUnblockTime>:
20070140:	0001ffff                                         ..

20070142 <g_interrupt_enabled>:
20070142:	09000001                                         ..

20070144 <SystemCoreClock>:
20070144:	003d0900                                ..=.

20070148 <impure_data>:
20070148:	00000000 20070434 2007049c 20070504     ....4.. ... ... 
	...
2007017c:	00086ca0 00000000 00000000 00000000     .l..............
	...
200701f0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070200:	0005deec 0000000b 00000000 00000000     ................
	...

20070570 <_impure_ptr>:
20070570:	20070148                                H.. 

20070574 <lc_ctype_charset>:
20070574:	49435341 00000049 00000000 00000000     ASCII...........
	...

20070594 <__mb_cur_max>:
20070594:	00000001                                ....

20070598 <__malloc_av_>:
	...
200705a0:	20070598 20070598 200705a0 200705a0     ... ... ... ... 
200705b0:	200705a8 200705a8 200705b0 200705b0     ... ... ... ... 
200705c0:	200705b8 200705b8 200705c0 200705c0     ... ... ... ... 
200705d0:	200705c8 200705c8 200705d0 200705d0     ... ... ... ... 
200705e0:	200705d8 200705d8 200705e0 200705e0     ... ... ... ... 
200705f0:	200705e8 200705e8 200705f0 200705f0     ... ... ... ... 
20070600:	200705f8 200705f8 20070600 20070600     ... ... ... ... 
20070610:	20070608 20070608 20070610 20070610     ... ... ... ... 
20070620:	20070618 20070618 20070620 20070620     ... ...  ..  .. 
20070630:	20070628 20070628 20070630 20070630     (.. (.. 0.. 0.. 
20070640:	20070638 20070638 20070640 20070640     8.. 8.. @.. @.. 
20070650:	20070648 20070648 20070650 20070650     H.. H.. P.. P.. 
20070660:	20070658 20070658 20070660 20070660     X.. X.. `.. `.. 
20070670:	20070668 20070668 20070670 20070670     h.. h.. p.. p.. 
20070680:	20070678 20070678 20070680 20070680     x.. x.. ... ... 
20070690:	20070688 20070688 20070690 20070690     ... ... ... ... 
200706a0:	20070698 20070698 200706a0 200706a0     ... ... ... ... 
200706b0:	200706a8 200706a8 200706b0 200706b0     ... ... ... ... 
200706c0:	200706b8 200706b8 200706c0 200706c0     ... ... ... ... 
200706d0:	200706c8 200706c8 200706d0 200706d0     ... ... ... ... 
200706e0:	200706d8 200706d8 200706e0 200706e0     ... ... ... ... 
200706f0:	200706e8 200706e8 200706f0 200706f0     ... ... ... ... 
20070700:	200706f8 200706f8 20070700 20070700     ... ... ... ... 
20070710:	20070708 20070708 20070710 20070710     ... ... ... ... 
20070720:	20070718 20070718 20070720 20070720     ... ...  ..  .. 
20070730:	20070728 20070728 20070730 20070730     (.. (.. 0.. 0.. 
20070740:	20070738 20070738 20070740 20070740     8.. 8.. @.. @.. 
20070750:	20070748 20070748 20070750 20070750     H.. H.. P.. P.. 
20070760:	20070758 20070758 20070760 20070760     X.. X.. `.. `.. 
20070770:	20070768 20070768 20070770 20070770     h.. h.. p.. p.. 
20070780:	20070778 20070778 20070780 20070780     x.. x.. ... ... 
20070790:	20070788 20070788 20070790 20070790     ... ... ... ... 
200707a0:	20070798 20070798 200707a0 200707a0     ... ... ... ... 
200707b0:	200707a8 200707a8 200707b0 200707b0     ... ... ... ... 
200707c0:	200707b8 200707b8 200707c0 200707c0     ... ... ... ... 
200707d0:	200707c8 200707c8 200707d0 200707d0     ... ... ... ... 
200707e0:	200707d8 200707d8 200707e0 200707e0     ... ... ... ... 
200707f0:	200707e8 200707e8 200707f0 200707f0     ... ... ... ... 
20070800:	200707f8 200707f8 20070800 20070800     ... ... ... ... 
20070810:	20070808 20070808 20070810 20070810     ... ... ... ... 
20070820:	20070818 20070818 20070820 20070820     ... ...  ..  .. 
20070830:	20070828 20070828 20070830 20070830     (.. (.. 0.. 0.. 
20070840:	20070838 20070838 20070840 20070840     8.. 8.. @.. @.. 
20070850:	20070848 20070848 20070850 20070850     H.. H.. P.. P.. 
20070860:	20070858 20070858 20070860 20070860     X.. X.. `.. `.. 
20070870:	20070868 20070868 20070870 20070870     h.. h.. p.. p.. 
20070880:	20070878 20070878 20070880 20070880     x.. x.. ... ... 
20070890:	20070888 20070888 20070890 20070890     ... ... ... ... 
200708a0:	20070898 20070898 200708a0 200708a0     ... ... ... ... 
200708b0:	200708a8 200708a8 200708b0 200708b0     ... ... ... ... 
200708c0:	200708b8 200708b8 200708c0 200708c0     ... ... ... ... 
200708d0:	200708c8 200708c8 200708d0 200708d0     ... ... ... ... 
200708e0:	200708d8 200708d8 200708e0 200708e0     ... ... ... ... 
200708f0:	200708e8 200708e8 200708f0 200708f0     ... ... ... ... 
20070900:	200708f8 200708f8 20070900 20070900     ... ... ... ... 
20070910:	20070908 20070908 20070910 20070910     ... ... ... ... 
20070920:	20070918 20070918 20070920 20070920     ... ...  ..  .. 
20070930:	20070928 20070928 20070930 20070930     (.. (.. 0.. 0.. 
20070940:	20070938 20070938 20070940 20070940     8.. 8.. @.. @.. 
20070950:	20070948 20070948 20070950 20070950     H.. H.. P.. P.. 
20070960:	20070958 20070958 20070960 20070960     X.. X.. `.. `.. 
20070970:	20070968 20070968 20070970 20070970     h.. h.. p.. p.. 
20070980:	20070978 20070978 20070980 20070980     x.. x.. ... ... 
20070990:	20070988 20070988 20070990 20070990     ... ... ... ... 

200709a0 <__malloc_trim_threshold>:
200709a0:	00020000                                ....

200709a4 <__malloc_sbrk_base>:
200709a4:	ffffffff                                ....

200709a8 <__wctomb>:
200709a8:	00085505                                .U..
