$date
	Fri Dec 27 18:09:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dut $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # y $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#2000
1#
1"
#4000
0"
1!
#6000
0#
1"
#8001
