<profile>

<section name = "Vivado HLS Report for 'TopAdder'" level="0">
<item name = "Date">Fri May 20 13:00:28 2016
</item>
<item name = "Version">2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)</item>
<item name = "Project">complexAdder</item>
<item name = "Solution">unoptimized</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.23</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">127, 127, 128, 128, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">126, 126, 42, -, -, 3, no</column>
<column name=" + Loop 1.1">40, 40, 8, -, -, 5, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 18</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">24, 6, 1438, 2822</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 9</column>
<column name="Register">-, -, 417, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">8, 2, 1, 5</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="TopAdder_AXILiteS_s_axi_U">TopAdder_AXILiteS_s_axi, 24, 0, 548, 524</column>
<column name="TopAdder_dadd_64ns_64ns_64_5_full_dsp_U0">TopAdder_dadd_64ns_64ns_64_5_full_dsp, 0, 3, 445, 1149</column>
<column name="TopAdder_dadd_64ns_64ns_64_5_full_dsp_U1">TopAdder_dadd_64ns_64ns_64_5_full_dsp, 0, 3, 445, 1149</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="depth_1_fu_212_p2">+, 0, 0, 3, 3, 1</column>
<column name="index_1_fu_170_p2">+, 0, 0, 2, 2, 1</column>
<column name="tmp_2_fu_200_p2">+, 0, 0, 5, 5, 5</column>
<column name="tmp_4_fu_222_p2">+, 0, 0, 5, 5, 5</column>
<column name="exitcond1_fu_164_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="exitcond_fu_206_p2">icmp, 0, 0, 2, 3, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">4, 11, 1, 11</column>
<column name="depth_reg_145">3, 2, 3, 6</column>
<column name="index_reg_134">2, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="depth_1_reg_269">3, 0, 3, 0</column>
<column name="depth_reg_145">3, 0, 3, 0</column>
<column name="index_1_reg_236">2, 0, 2, 0</column>
<column name="index_reg_134">2, 0, 2, 0</column>
<column name="input1_M_imag_load_reg_289">64, 0, 64, 0</column>
<column name="input1_M_real_load_reg_284">64, 0, 64, 0</column>
<column name="input2_M_imag_addr_reg_251">2, 0, 2, 0</column>
<column name="input2_M_imag_load_reg_299">64, 0, 64, 0</column>
<column name="input2_M_real_addr_reg_246">2, 0, 2, 0</column>
<column name="input2_M_real_load_reg_294">64, 0, 64, 0</column>
<column name="output_M_imag_addr_reg_261">2, 0, 2, 0</column>
<column name="output_M_real_addr_reg_256">2, 0, 2, 0</column>
<column name="p_r_M_imag_reg_309">64, 0, 64, 0</column>
<column name="p_r_M_real_reg_304">64, 0, 64, 0</column>
<column name="tmp_2_reg_241">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_AWADDR">in, 9, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARADDR">in, 9, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, TopAdder, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, TopAdder, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, TopAdder, return value</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.23</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'__r._M_real', complexAdder/adder.cpp:19">dadd, 8.23, 8.23, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
