// Seed: 249522213
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    output id_3
);
  wor id_4, id_5;
  assign {id_1, 1, 1 & id_4[1 : 1'd0][1'b0] & id_0, id_1, id_2, 1} = id_0;
endmodule
