{
  "design": {
    "design_info": {
      "boundary_crc": "0x3A5596F055337C5F",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../ex3_rv32_2025.gen/sources_1/bd/rv32",
      "name": "rv32",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "RV32I_SOC_ARCH1_0": "",
      "clk_wiz": "",
      "reset_gen_0": "",
      "reset_inv_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "rv32_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "rst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "G_io_uart_0_rx": {
        "direction": "I"
      },
      "G_io_uart_0_cts": {
        "direction": "I"
      },
      "G_io_uart_1_rx": {
        "direction": "I"
      },
      "G_io_uart_1_cts": {
        "direction": "I"
      },
      "G_io_gpio_sw_in": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "G_io_intr_p_2": {
        "direction": "I"
      },
      "G_io_intr_p_3": {
        "direction": "I"
      },
      "G_io_intr_p_4": {
        "direction": "I"
      },
      "G_io_intr_p_5": {
        "direction": "I"
      },
      "G_io_intr_p_6": {
        "direction": "I"
      },
      "G_io_uart_0_tx": {
        "direction": "O"
      },
      "G_io_uart_0_rts": {
        "direction": "O"
      },
      "G_io_uart_1_tx": {
        "direction": "O"
      },
      "G_io_uart_1_rts": {
        "direction": "O"
      },
      "G_io_gpio_seg7_dout": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "G_io_gpio_seg7_an": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "G_io_gpio_led_out": {
        "direction": "O",
        "left": "14",
        "right": "0"
      },
      "G_RV32I_SOC_ARCH1_OUT": {
        "direction": "O"
      }
    },
    "components": {
      "RV32I_SOC_ARCH1_0": {
        "vlnv": "xilinx.com:module_ref:RV32I_SOC_ARCH1:1.0",
        "ip_revision": "1",
        "xci_name": "rv32_RV32I_SOC_ARCH1_0_0",
        "xci_path": "ip\\rv32_RV32I_SOC_ARCH1_0_0\\rv32_RV32I_SOC_ARCH1_0_0.xci",
        "inst_hier_path": "RV32I_SOC_ARCH1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RV32I_SOC_ARCH1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "G_io_uart_0_rx": {
            "direction": "I"
          },
          "G_io_uart_0_cts": {
            "direction": "I"
          },
          "G_io_uart_1_rx": {
            "direction": "I"
          },
          "G_io_uart_1_cts": {
            "direction": "I"
          },
          "G_io_gpio_sw_in": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "G_io_intr_p_2": {
            "direction": "I"
          },
          "G_io_intr_p_3": {
            "direction": "I"
          },
          "G_io_intr_p_4": {
            "direction": "I"
          },
          "G_io_intr_p_5": {
            "direction": "I"
          },
          "G_io_intr_p_6": {
            "direction": "I"
          },
          "G_io_uart_0_tx": {
            "direction": "O"
          },
          "G_io_uart_0_rts": {
            "direction": "O"
          },
          "G_io_uart_1_tx": {
            "direction": "O"
          },
          "G_io_uart_1_rts": {
            "direction": "O"
          },
          "G_io_gpio_seg7_dout": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "G_io_gpio_seg7_an": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "G_io_gpio_led_out": {
            "direction": "O",
            "left": "14",
            "right": "0"
          },
          "G_RV32I_SOC_ARCH1_OUT": {
            "direction": "O"
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "15",
        "xci_name": "rv32_clk_wiz_0",
        "xci_path": "ip\\rv32_clk_wiz_0\\rv32_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "reset_gen_0": {
        "vlnv": "xilinx.com:module_ref:reset_gen:1.0",
        "ip_revision": "1",
        "xci_name": "rv32_reset_gen_0_0",
        "xci_path": "ip\\rv32_reset_gen_0_0\\rv32_reset_gen_0_0.xci",
        "inst_hier_path": "reset_gen_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "reset_gen",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "locked": {
            "direction": "I"
          },
          "rst_n_locked": {
            "direction": "O"
          }
        }
      },
      "reset_inv_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "4",
        "xci_name": "rv32_reset_inv_0_0",
        "xci_path": "ip\\rv32_reset_inv_0_0\\rv32_reset_inv_0_0.xci",
        "inst_hier_path": "reset_inv_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      }
    },
    "nets": {
      "G_io_gpio_sw_in_1": {
        "ports": [
          "G_io_gpio_sw_in",
          "RV32I_SOC_ARCH1_0/G_io_gpio_sw_in"
        ]
      },
      "G_io_intr_p_2_1": {
        "ports": [
          "G_io_intr_p_2",
          "RV32I_SOC_ARCH1_0/G_io_intr_p_2"
        ]
      },
      "G_io_intr_p_3_1": {
        "ports": [
          "G_io_intr_p_3",
          "RV32I_SOC_ARCH1_0/G_io_intr_p_3"
        ]
      },
      "G_io_intr_p_4_1": {
        "ports": [
          "G_io_intr_p_4",
          "RV32I_SOC_ARCH1_0/G_io_intr_p_4"
        ]
      },
      "G_io_intr_p_5_1": {
        "ports": [
          "G_io_intr_p_5",
          "RV32I_SOC_ARCH1_0/G_io_intr_p_5"
        ]
      },
      "G_io_intr_p_6_1": {
        "ports": [
          "G_io_intr_p_6",
          "RV32I_SOC_ARCH1_0/G_io_intr_p_6"
        ]
      },
      "G_io_uart_0_cts_1": {
        "ports": [
          "G_io_uart_0_cts",
          "RV32I_SOC_ARCH1_0/G_io_uart_0_cts"
        ]
      },
      "G_io_uart_0_rx_1": {
        "ports": [
          "G_io_uart_0_rx",
          "RV32I_SOC_ARCH1_0/G_io_uart_0_rx"
        ]
      },
      "G_io_uart_1_cts_1": {
        "ports": [
          "G_io_uart_1_cts",
          "RV32I_SOC_ARCH1_0/G_io_uart_1_cts"
        ]
      },
      "G_io_uart_1_rx_1": {
        "ports": [
          "G_io_uart_1_rx",
          "RV32I_SOC_ARCH1_0/G_io_uart_1_rx"
        ]
      },
      "RV32I_SOC_ARCH1_0_G_RV32I_SOC_ARCH1_OUT": {
        "ports": [
          "RV32I_SOC_ARCH1_0/G_RV32I_SOC_ARCH1_OUT",
          "G_RV32I_SOC_ARCH1_OUT"
        ]
      },
      "RV32I_SOC_ARCH1_0_G_io_gpio_led_out": {
        "ports": [
          "RV32I_SOC_ARCH1_0/G_io_gpio_led_out",
          "G_io_gpio_led_out"
        ]
      },
      "RV32I_SOC_ARCH1_0_G_io_gpio_seg7_an": {
        "ports": [
          "RV32I_SOC_ARCH1_0/G_io_gpio_seg7_an",
          "G_io_gpio_seg7_an"
        ]
      },
      "RV32I_SOC_ARCH1_0_G_io_gpio_seg7_dout": {
        "ports": [
          "RV32I_SOC_ARCH1_0/G_io_gpio_seg7_dout",
          "G_io_gpio_seg7_dout"
        ]
      },
      "RV32I_SOC_ARCH1_0_G_io_uart_0_rts": {
        "ports": [
          "RV32I_SOC_ARCH1_0/G_io_uart_0_rts",
          "G_io_uart_0_rts"
        ]
      },
      "RV32I_SOC_ARCH1_0_G_io_uart_0_tx": {
        "ports": [
          "RV32I_SOC_ARCH1_0/G_io_uart_0_tx",
          "G_io_uart_0_tx"
        ]
      },
      "RV32I_SOC_ARCH1_0_G_io_uart_1_rts": {
        "ports": [
          "RV32I_SOC_ARCH1_0/G_io_uart_1_rts",
          "G_io_uart_1_rts"
        ]
      },
      "RV32I_SOC_ARCH1_0_G_io_uart_1_tx": {
        "ports": [
          "RV32I_SOC_ARCH1_0/G_io_uart_1_tx",
          "G_io_uart_1_tx"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "reset_gen_0/clk",
          "RV32I_SOC_ARCH1_0/clk"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "reset_gen_0/locked"
        ]
      },
      "reset_gen_0_rst_n_locked": {
        "ports": [
          "reset_gen_0/rst_n_locked",
          "RV32I_SOC_ARCH1_0/rst_n"
        ]
      },
      "reset_inv_0_Res": {
        "ports": [
          "reset_inv_0/Res",
          "clk_wiz/reset"
        ]
      },
      "rst_n_1": {
        "ports": [
          "rst_n",
          "reset_gen_0/rst_n",
          "reset_inv_0/Op1"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz/clk_in1"
        ]
      }
    }
  }
}