EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr B 17000 11000
encoding utf-8
Sheet 8 43
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text Notes 7200 1050 0    213  ~ 43
C10GX BANK2J - EMIF
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:10CX220YF780E5G U1
U 5 1 60CD6BCE
P 7100 1650
F 0 "U1" H 7100 -4000 50  0000 L CNN
F 1 "10CX220YF780E5G" H 7100 -4100 50  0000 L CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:BGA780C100P28X28_2900X2900X335" H 7100 1850 50  0001 L CNN
F 3 "https://www.mouser.vn/datasheet/2/612/c10gx-51001-1285325.pdf" H 9370 22445 50  0001 L CNN
F 4 "FBGA-780" H 7100 2100 50  0001 L CNN "Chip Set"
F 5 "Intel" H 7100 2200 50  0001 L CNN "Manufacturer"
F 6 "10CX220YF780E5G" H 7100 2000 50  0001 L CNN "MPN"
F 7 "989-10CX220YF780E5G" H 7100 1925 50  0001 L CNN "Digi-Key_PN"
	5    7100 1650
	1    0    0    -1  
$EndComp
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:GRM155R60J475ME87D C?
U 1 1 60CF8E42
P 3950 8800
AR Path="/60A8BAD3/60CF8E42" Ref="C?"  Part="1" 
AR Path="/60A8BB43/60CF8E42" Ref="C15"  Part="1" 
F 0 "C15" H 4042 8937 50  0000 L CNN
F 1 "GRM155R60J475ME87D" H 4042 8846 50  0001 L CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:C_0402_1005Metric" H 4100 8750 50  0001 L CNN
F 3 "https://www.murata.com/-/media/webrenewal/support/library/catalog/products/capacitor/ceramiccapacitor/c02e.ashx?la=en-us&cvid=20210120024548000000" H 4100 8750 50  0001 L CNN
F 4 "4.7 µF" H 4042 8846 50  0000 L CNN "value"
F 5 "±20%" H 4100 8450 50  0001 L CNN "Tolerance"
F 6 "6.3V" H 4042 8755 50  0000 L CNN "MAX Voltage"
F 7 "0402" H 4042 8664 50  0000 L CNN "Chip Set"
F 8 "Murata Electronics" H 4100 8250 50  0001 L CNN "Manufacturer"
F 9 "GRM155R60J475ME87D" H 4100 8050 50  0001 L CNN "MPN"
F 10 "490-5408-2-ND" H 4100 8150 50  0001 L CNN "Digi-Key_PN"
	1    3950 8800
	1    0    0    -1  
$EndComp
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:GRM155R60J475ME87D C?
U 1 1 60CF8E4F
P 4400 8800
AR Path="/60A8BAD3/60CF8E4F" Ref="C?"  Part="1" 
AR Path="/60A8BB43/60CF8E4F" Ref="C16"  Part="1" 
F 0 "C16" H 4492 8937 50  0000 L CNN
F 1 "GRM155R60J475ME87D" H 4492 8846 50  0001 L CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:C_0402_1005Metric" H 4550 8750 50  0001 L CNN
F 3 "https://www.murata.com/-/media/webrenewal/support/library/catalog/products/capacitor/ceramiccapacitor/c02e.ashx?la=en-us&cvid=20210120024548000000" H 4550 8750 50  0001 L CNN
F 4 "4.7 µF" H 4492 8846 50  0000 L CNN "value"
F 5 "±20%" H 4550 8450 50  0001 L CNN "Tolerance"
F 6 "6.3V" H 4492 8755 50  0000 L CNN "MAX Voltage"
F 7 "0402" H 4492 8664 50  0000 L CNN "Chip Set"
F 8 "Murata Electronics" H 4550 8250 50  0001 L CNN "Manufacturer"
F 9 "GRM155R60J475ME87D" H 4550 8050 50  0001 L CNN "MPN"
F 10 "490-5408-2-ND" H 4550 8150 50  0001 L CNN "Digi-Key_PN"
	1    4400 8800
	1    0    0    -1  
$EndComp
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:GRM155R60J475ME87D C?
U 1 1 60CF8E5C
P 4850 8800
AR Path="/60A8BAD3/60CF8E5C" Ref="C?"  Part="1" 
AR Path="/60A8BB43/60CF8E5C" Ref="C17"  Part="1" 
F 0 "C17" H 4942 8937 50  0000 L CNN
F 1 "GRM155R60J475ME87D" H 4942 8846 50  0001 L CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:C_0402_1005Metric" H 5000 8750 50  0001 L CNN
F 3 "https://www.murata.com/-/media/webrenewal/support/library/catalog/products/capacitor/ceramiccapacitor/c02e.ashx?la=en-us&cvid=20210120024548000000" H 5000 8750 50  0001 L CNN
F 4 "4.7 µF" H 4942 8846 50  0000 L CNN "value"
F 5 "±20%" H 5000 8450 50  0001 L CNN "Tolerance"
F 6 "6.3V" H 4942 8755 50  0000 L CNN "MAX Voltage"
F 7 "0402" H 4942 8664 50  0000 L CNN "Chip Set"
F 8 "Murata Electronics" H 5000 8250 50  0001 L CNN "Manufacturer"
F 9 "GRM155R60J475ME87D" H 5000 8050 50  0001 L CNN "MPN"
F 10 "490-5408-2-ND" H 5000 8150 50  0001 L CNN "Digi-Key_PN"
	1    4850 8800
	1    0    0    -1  
$EndComp
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:GRM155R60J475ME87D C?
U 1 1 60CF8E69
P 5350 8800
AR Path="/60A8BAD3/60CF8E69" Ref="C?"  Part="1" 
AR Path="/60A8BB43/60CF8E69" Ref="C18"  Part="1" 
F 0 "C18" H 5442 8937 50  0000 L CNN
F 1 "GRM155R60J475ME87D" H 5442 8846 50  0001 L CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:C_0402_1005Metric" H 5500 8750 50  0001 L CNN
F 3 "https://www.murata.com/-/media/webrenewal/support/library/catalog/products/capacitor/ceramiccapacitor/c02e.ashx?la=en-us&cvid=20210120024548000000" H 5500 8750 50  0001 L CNN
F 4 "4.7 µF" H 5442 8846 50  0000 L CNN "value"
F 5 "±20%" H 5500 8450 50  0001 L CNN "Tolerance"
F 6 "6.3V" H 5442 8755 50  0000 L CNN "MAX Voltage"
F 7 "0402" H 5442 8664 50  0000 L CNN "Chip Set"
F 8 "Murata Electronics" H 5500 8250 50  0001 L CNN "Manufacturer"
F 9 "GRM155R60J475ME87D" H 5500 8050 50  0001 L CNN "MPN"
F 10 "490-5408-2-ND" H 5500 8150 50  0001 L CNN "Digi-Key_PN"
	1    5350 8800
	1    0    0    -1  
$EndComp
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:GRM155R60J475ME87D C?
U 1 1 60CF8E76
P 5750 8800
AR Path="/60A8BAD3/60CF8E76" Ref="C?"  Part="1" 
AR Path="/60A8BB43/60CF8E76" Ref="C19"  Part="1" 
F 0 "C19" H 5842 8937 50  0000 L CNN
F 1 "GRM155R60J475ME87D" H 5842 8846 50  0001 L CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:C_0402_1005Metric" H 5900 8750 50  0001 L CNN
F 3 "https://www.murata.com/-/media/webrenewal/support/library/catalog/products/capacitor/ceramiccapacitor/c02e.ashx?la=en-us&cvid=20210120024548000000" H 5900 8750 50  0001 L CNN
F 4 "4.7 µF" H 5842 8846 50  0000 L CNN "value"
F 5 "±20%" H 5900 8450 50  0001 L CNN "Tolerance"
F 6 "6.3V" H 5842 8755 50  0000 L CNN "MAX Voltage"
F 7 "0402" H 5842 8664 50  0000 L CNN "Chip Set"
F 8 "Murata Electronics" H 5900 8250 50  0001 L CNN "Manufacturer"
F 9 "GRM155R60J475ME87D" H 5900 8050 50  0001 L CNN "MPN"
F 10 "490-5408-2-ND" H 5900 8150 50  0001 L CNN "Digi-Key_PN"
	1    5750 8800
	1    0    0    -1  
$EndComp
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:GRM155R60J475ME87D C?
U 1 1 60CF8E83
P 6200 8800
AR Path="/60A8BAD3/60CF8E83" Ref="C?"  Part="1" 
AR Path="/60A8BB43/60CF8E83" Ref="C20"  Part="1" 
F 0 "C20" H 6292 8937 50  0000 L CNN
F 1 "GRM155R60J475ME87D" H 6292 8846 50  0001 L CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:C_0402_1005Metric" H 6350 8750 50  0001 L CNN
F 3 "https://www.murata.com/-/media/webrenewal/support/library/catalog/products/capacitor/ceramiccapacitor/c02e.ashx?la=en-us&cvid=20210120024548000000" H 6350 8750 50  0001 L CNN
F 4 "4.7 µF" H 6292 8846 50  0000 L CNN "value"
F 5 "±20%" H 6350 8450 50  0001 L CNN "Tolerance"
F 6 "6.3V" H 6292 8755 50  0000 L CNN "MAX Voltage"
F 7 "0402" H 6292 8664 50  0000 L CNN "Chip Set"
F 8 "Murata Electronics" H 6350 8250 50  0001 L CNN "Manufacturer"
F 9 "GRM155R60J475ME87D" H 6350 8050 50  0001 L CNN "MPN"
F 10 "490-5408-2-ND" H 6350 8150 50  0001 L CNN "Digi-Key_PN"
	1    6200 8800
	1    0    0    -1  
$EndComp
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:GRM155R60J475ME87D C?
U 1 1 60CF8E90
P 6700 8800
AR Path="/60A8BAD3/60CF8E90" Ref="C?"  Part="1" 
AR Path="/60A8BB43/60CF8E90" Ref="C21"  Part="1" 
F 0 "C21" H 6792 8937 50  0000 L CNN
F 1 "GRM155R60J475ME87D" H 6792 8846 50  0001 L CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:C_0402_1005Metric" H 6850 8750 50  0001 L CNN
F 3 "https://www.murata.com/-/media/webrenewal/support/library/catalog/products/capacitor/ceramiccapacitor/c02e.ashx?la=en-us&cvid=20210120024548000000" H 6850 8750 50  0001 L CNN
F 4 "4.7 µF" H 6792 8846 50  0000 L CNN "value"
F 5 "±20%" H 6850 8450 50  0001 L CNN "Tolerance"
F 6 "6.3V" H 6792 8755 50  0000 L CNN "MAX Voltage"
F 7 "0402" H 6792 8664 50  0000 L CNN "Chip Set"
F 8 "Murata Electronics" H 6850 8250 50  0001 L CNN "Manufacturer"
F 9 "GRM155R60J475ME87D" H 6850 8050 50  0001 L CNN "MPN"
F 10 "490-5408-2-ND" H 6850 8150 50  0001 L CNN "Digi-Key_PN"
	1    6700 8800
	1    0    0    -1  
$EndComp
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:C10_1.5V #PWR?
U 1 1 60CF8E96
P 3950 8450
AR Path="/60A8BAD3/60CF8E96" Ref="#PWR?"  Part="1" 
AR Path="/60A8BB43/60CF8E96" Ref="#PWR0118"  Part="1" 
F 0 "#PWR0118" H 3700 8400 50  0001 C CNN
F 1 "C10_1.5V" H 3954 8625 50  0000 C CNN
F 2 "" H 3950 8450 50  0001 C CNN
F 3 "" H 3950 8450 50  0001 C CNN
	1    3950 8450
	1    0    0    -1  
$EndComp
Wire Wire Line
	3950 8700 3950 8550
Wire Wire Line
	3950 8550 4400 8550
Wire Wire Line
	6700 8550 6700 8700
Wire Wire Line
	6200 8700 6200 8550
Connection ~ 6200 8550
Wire Wire Line
	6200 8550 6700 8550
Wire Wire Line
	5750 8700 5750 8550
Connection ~ 5750 8550
Wire Wire Line
	5750 8550 6200 8550
Wire Wire Line
	4400 8700 4400 8550
Connection ~ 4400 8550
Wire Wire Line
	4400 8550 4850 8550
Wire Wire Line
	4850 8700 4850 8550
Connection ~ 4850 8550
Wire Wire Line
	4850 8550 5350 8550
Wire Wire Line
	5350 8700 5350 8550
Connection ~ 5350 8550
Wire Wire Line
	5350 8550 5750 8550
Wire Wire Line
	3950 8900 3950 9100
Wire Wire Line
	3950 9100 4850 9100
Wire Wire Line
	6700 9100 6700 8900
Wire Wire Line
	6200 8900 6200 9100
Connection ~ 6200 9100
Wire Wire Line
	6200 9100 6700 9100
Wire Wire Line
	5750 8900 5750 9100
Connection ~ 5750 9100
Wire Wire Line
	5750 9100 6200 9100
Wire Wire Line
	5350 8900 5350 9100
Connection ~ 5350 9100
Wire Wire Line
	5350 9100 5750 9100
Wire Wire Line
	4850 8900 4850 9100
Connection ~ 4850 9100
Wire Wire Line
	4850 9100 5350 9100
Wire Wire Line
	3950 8450 3950 8550
Connection ~ 3950 8550
$Comp
L power:Earth #PWR?
U 1 1 60CF8EBF
P 3950 9200
AR Path="/60A8BAD3/60CF8EBF" Ref="#PWR?"  Part="1" 
AR Path="/60A8BB43/60CF8EBF" Ref="#PWR0119"  Part="1" 
F 0 "#PWR0119" H 3950 8950 50  0001 C CNN
F 1 "Earth" H 3950 9050 50  0001 C CNN
F 2 "" H 3950 9200 50  0001 C CNN
F 3 "~" H 3950 9200 50  0001 C CNN
	1    3950 9200
	1    0    0    -1  
$EndComp
Wire Wire Line
	3950 9200 3950 9100
Connection ~ 3950 9100
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:C10_1.5V #PWR?
U 1 1 60CF8EC7
P 8800 8200
AR Path="/60A8BAD3/60CF8EC7" Ref="#PWR?"  Part="1" 
AR Path="/60A8BB43/60CF8EC7" Ref="#PWR0120"  Part="1" 
F 0 "#PWR0120" H 8550 8150 50  0001 C CNN
F 1 "C10_1.5V" H 8804 8375 50  0000 C CNN
F 2 "" H 8800 8200 50  0001 C CNN
F 3 "" H 8800 8200 50  0001 C CNN
	1    8800 8200
	1    0    0    -1  
$EndComp
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:RC0402FR-074K7L R?
U 1 1 60CF8ED4
P 8800 8500
AR Path="/60A8BAD3/60CF8ED4" Ref="R?"  Part="1" 
AR Path="/60A8BB43/60CF8ED4" Ref="R31"  Part="1" 
F 0 "R31" H 8868 8591 50  0000 L CNN
F 1 "RC0402FR-074K7L" H 8868 8546 50  0001 L CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:R_0402_1005Metric" H 8900 7650 50  0001 L CNN
F 3 "https://www.mouser.vn/datasheet/2/447/PYu-RC_Group_51_RoHS_L_10-1664068.pdf" H 8800 8500 50  0001 L CNN
F 4 "4.7 K" H 8868 8500 50  0000 L CNN "value"
F 5 "1 %" H 8900 8250 50  0001 L CNN "Tolerance"
F 6 "62.5 mW (1/16 W)" H 8900 8050 50  0001 L CNN "power"
F 7 "0402" H 8868 8409 50  0000 L CNN "Chip Set"
F 8 "Yageo" H 8900 7950 50  0001 L CNN "Manufacturer"
F 9 "RC0402FR-074K7L" H 8900 7850 50  0001 L CNN "MPN"
F 10 "311-4.7KLRTR-ND" H 8900 7750 50  0001 L CNN "Digi-Key_PN"
	1    8800 8500
	1    0    0    -1  
$EndComp
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:CC0402KRX7R7BB104 C?
U 1 1 60CF8EE1
P 9300 8900
AR Path="/60A8BAD3/60CF8EE1" Ref="C?"  Part="1" 
AR Path="/60A8BB43/60CF8EE1" Ref="C23"  Part="1" 
F 0 "C23" H 9392 8991 50  0000 L CNN
F 1 "CC0402KRX7R7BB104" H 9392 8946 50  0001 L CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:C_0402_1005Metric" H 9450 8850 50  0001 L CNN
F 3 "https://www.mouser.vn/datasheet/2/281/murata_03122018_GCM_Series-1310150.pdf" H 9450 8850 50  0001 L CNN
F 4 "0.1 uF" H 9392 8900 50  0000 L CNN "value"
F 5 "±10%" H 9450 8450 50  0001 L CNN "Tolerance"
F 6 "16V" H 9450 8550 50  0001 L CNN "MAX Voltage"
F 7 "0402" H 9392 8809 50  0000 L CNN "Chip Set"
F 8 "Yageo America/Phycomp" H 9450 8350 50  0001 L CNN "Manufacturer"
F 9 "CC0402KRX7R7BB104" H 9450 8150 50  0001 L CNN "MPN"
F 10 "311-1338-2-ND" H 9450 8250 50  0001 L CNN "Digi-Key_PN"
	1    9300 8900
	1    0    0    -1  
$EndComp
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:RC0402FR-074K7L R?
U 1 1 60CF8EEE
P 8800 8900
AR Path="/60A8BAD3/60CF8EEE" Ref="R?"  Part="1" 
AR Path="/60A8BB43/60CF8EEE" Ref="R32"  Part="1" 
F 0 "R32" H 8868 8991 50  0000 L CNN
F 1 "RC0402FR-074K7L" H 8868 8946 50  0001 L CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:R_0402_1005Metric" H 8900 8050 50  0001 L CNN
F 3 "https://www.mouser.vn/datasheet/2/447/PYu-RC_Group_51_RoHS_L_10-1664068.pdf" H 8800 8900 50  0001 L CNN
F 4 "4.7 K" H 8868 8900 50  0000 L CNN "value"
F 5 "1 %" H 8900 8650 50  0001 L CNN "Tolerance"
F 6 "62.5 mW (1/16 W)" H 8900 8450 50  0001 L CNN "power"
F 7 "0402" H 8868 8809 50  0000 L CNN "Chip Set"
F 8 "Yageo" H 8900 8350 50  0001 L CNN "Manufacturer"
F 9 "RC0402FR-074K7L" H 8900 8250 50  0001 L CNN "MPN"
F 10 "311-4.7KLRTR-ND" H 8900 8150 50  0001 L CNN "Digi-Key_PN"
	1    8800 8900
	1    0    0    -1  
$EndComp
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:CC0402KRX7R7BB104 C?
U 1 1 60CF8EFB
P 8350 8700
AR Path="/60A8BAD3/60CF8EFB" Ref="C?"  Part="1" 
AR Path="/60A8BB43/60CF8EFB" Ref="C22"  Part="1" 
F 0 "C22" H 8442 8791 50  0000 L CNN
F 1 "CC0402KRX7R7BB104" H 8442 8746 50  0001 L CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:C_0402_1005Metric" H 8500 8650 50  0001 L CNN
F 3 "https://www.mouser.vn/datasheet/2/281/murata_03122018_GCM_Series-1310150.pdf" H 8500 8650 50  0001 L CNN
F 4 "0.1 uF" H 8442 8700 50  0000 L CNN "value"
F 5 "±10%" H 8500 8250 50  0001 L CNN "Tolerance"
F 6 "16V" H 8500 8350 50  0001 L CNN "MAX Voltage"
F 7 "0402" H 8442 8609 50  0000 L CNN "Chip Set"
F 8 "Yageo America/Phycomp" H 8500 8150 50  0001 L CNN "Manufacturer"
F 9 "CC0402KRX7R7BB104" H 8500 7950 50  0001 L CNN "MPN"
F 10 "311-1338-2-ND" H 8500 8050 50  0001 L CNN "Digi-Key_PN"
	1    8350 8700
	1    0    0    -1  
$EndComp
Wire Wire Line
	8800 8200 8800 8300
Wire Wire Line
	8800 8600 8800 8700
Wire Wire Line
	8350 8600 8350 8300
Wire Wire Line
	8350 8300 8800 8300
Connection ~ 8800 8300
Wire Wire Line
	8800 8300 8800 8400
Wire Wire Line
	8350 8800 8350 9100
Wire Wire Line
	8350 9100 8800 9100
Wire Wire Line
	8800 9100 8800 9000
Wire Wire Line
	8800 9100 9300 9100
Wire Wire Line
	9300 9100 9300 9000
Connection ~ 8800 9100
Wire Wire Line
	9300 8800 9300 8700
Wire Wire Line
	9300 8700 8800 8700
Connection ~ 8800 8700
Wire Wire Line
	8800 8700 8800 8800
$Comp
L power:Earth #PWR?
U 1 1 60CF8F11
P 8350 9200
AR Path="/60A8BAD3/60CF8F11" Ref="#PWR?"  Part="1" 
AR Path="/60A8BB43/60CF8F11" Ref="#PWR0121"  Part="1" 
F 0 "#PWR0121" H 8350 8950 50  0001 C CNN
F 1 "Earth" H 8350 9050 50  0001 C CNN
F 2 "" H 8350 9200 50  0001 C CNN
F 3 "~" H 8350 9200 50  0001 C CNN
	1    8350 9200
	1    0    0    -1  
$EndComp
Wire Wire Line
	8350 9100 8350 9200
Connection ~ 8350 9100
Text GLabel 9650 8700 2    50   Input ~ 0
C10_VREF2J
Wire Wire Line
	9650 8700 9300 8700
Connection ~ 9300 8700
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:RC0402FR-07100RL R29
U 1 1 60D0CC67
P 11650 8700
F 0 "R29" V 11355 8700 50  0000 C CNN
F 1 "RC0402FR-07100RL" V 11354 8700 50  0001 C CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:R_0402_1005Metric" H 11750 8050 50  0001 L CNN
F 3 "https://www.mouser.vn/datasheet/2/447/PYu-RC_Group_51_RoHS_L_10-1664068.pdf" H 11650 8700 50  0001 L CNN
F 4 "100 Ohm" V 11446 8700 50  0000 C CNN "value"
F 5 "1 %" H 11750 8450 50  0001 L CNN "Tolerance"
F 6 "62.5 mW (1/16 W)" H 11750 8250 50  0001 L CNN "power"
F 7 "0402" V 11537 8700 50  0000 C CNN "Chip Set"
F 8 "Yageo" H 11750 8150 50  0001 L CNN "Manufacturer"
F 9 "RC0402FR-07100RL" H 11750 8050 50  0001 L CNN "MPN"
F 10 "311-100LRTR-ND" H 11750 7950 50  0001 L CNN "Digi-Key_PN"
	1    11650 8700
	0    1    1    0   
$EndComp
Text GLabel 12050 8700 2    50   UnSpc ~ 0
REFCLK_EMIF_P
Text GLabel 11200 8700 0    50   UnSpc ~ 0
REFCLK_EMIF_N
Wire Wire Line
	11750 8700 12050 8700
Wire Wire Line
	11550 8700 11200 8700
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:C10_1.5V #PWR0122
U 1 1 60D2F07B
P 6750 1500
F 0 "#PWR0122" H 6500 1450 50  0001 C CNN
F 1 "C10_1.5V" H 6754 1675 50  0000 C CNN
F 2 "" H 6750 1500 50  0001 C CNN
F 3 "" H 6750 1500 50  0001 C CNN
	1    6750 1500
	1    0    0    -1  
$EndComp
Wire Wire Line
	6900 1650 6750 1650
Wire Wire Line
	6750 1650 6750 1500
Wire Wire Line
	6750 1650 6750 1750
Wire Wire Line
	6750 1750 6900 1750
Connection ~ 6750 1650
Wire Wire Line
	6900 1850 6750 1850
Wire Wire Line
	6750 1850 6750 1750
Connection ~ 6750 1750
Text GLabel 6600 2150 0    50   Input ~ 0
C10_VREF2J
Wire Wire Line
	6900 2150 6600 2150
Text GLabel 6600 2500 0    50   BiDi ~ 0
DDR3_D37
Text GLabel 6600 2600 0    50   BiDi ~ 0
DDR3_D34
Text GLabel 6600 2700 0    50   BiDi ~ 0
DDR3_D38
Text GLabel 6600 2800 0    50   BiDi ~ 0
DDR3_D32
Text GLabel 6600 2900 0    50   BiDi ~ 0
DDR3_DM4
Text GLabel 6600 3000 0    50   BiDi ~ 0
DDR3_DQSn4
Text GLabel 6600 3100 0    50   BiDi ~ 0
DDR3_DQSp4
Text GLabel 6600 3200 0    50   BiDi ~ 0
DDR3_D39
Text GLabel 6600 3300 0    50   BiDi ~ 0
DDR3_D36
Text GLabel 6600 3400 0    50   BiDi ~ 0
DDR3_D35
Text GLabel 6600 3500 0    50   BiDi ~ 0
DDR3_D33
Text GLabel 6600 3600 0    50   Input ~ 0
DDR3_BA2
Text GLabel 6600 3700 0    50   Input ~ 0
DDR3_BA1
Text GLabel 6600 3800 0    50   Input ~ 0
DDR3_BA0
Text GLabel 6600 3900 0    50   Input ~ 0
DDR3_CASn
Text GLabel 6000 4600 0    50   Input ~ 0
REFCLK_EMIF_N
Text GLabel 6000 4700 0    50   Input ~ 0
REFCLK_EMIF_P
Text GLabel 6600 4800 0    50   Input ~ 0
DDR3_A11
Text GLabel 6600 4900 0    50   Input ~ 0
DDR3_D10
Text GLabel 6600 5000 0    50   Input ~ 0
DDR3_A9
Wire Wire Line
	6900 2500 6600 2500
Wire Wire Line
	6900 2600 6600 2600
Wire Wire Line
	6900 2700 6600 2700
Wire Wire Line
	6900 2800 6600 2800
Wire Wire Line
	6900 2900 6600 2900
Wire Wire Line
	6900 3000 6600 3000
Wire Wire Line
	6900 3100 6600 3100
Wire Wire Line
	6900 3200 6600 3200
Wire Wire Line
	6900 3300 6600 3300
Wire Wire Line
	6900 3400 6600 3400
Wire Wire Line
	6900 3500 6600 3500
Wire Wire Line
	6900 3600 6600 3600
Wire Wire Line
	6900 3700 6600 3700
Wire Wire Line
	6900 3800 6600 3800
Wire Wire Line
	6900 3900 6600 3900
Wire Wire Line
	6900 4600 6000 4600
Wire Wire Line
	6900 4700 6000 4700
Wire Wire Line
	6900 4800 6600 4800
Wire Wire Line
	6900 4900 6600 4900
Wire Wire Line
	6900 5000 6600 5000
Wire Wire Line
	6900 5100 6600 5100
Wire Wire Line
	6900 5200 6600 5200
Wire Wire Line
	6900 5300 6600 5300
Wire Wire Line
	6900 5400 6600 5400
Wire Wire Line
	6900 5500 6600 5500
Wire Wire Line
	6900 5600 6600 5600
Text GLabel 6600 4000 0    50   Input ~ 0
DDR3_RASn
Wire Wire Line
	6900 4000 6600 4000
NoConn ~ 6900 4100
Text GLabel 6600 4200 0    50   Input ~ 0
DDR3_A14
Text GLabel 6600 4300 0    50   Input ~ 0
DDR3_A13
Wire Wire Line
	6900 4200 6600 4200
Wire Wire Line
	6900 4300 6600 4300
Text GLabel 6600 4400 0    50   Input ~ 0
DDR3_A12
Wire Wire Line
	6900 4400 6600 4400
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:RC0402FR-07240RL R?
U 1 1 60D4483D
P 5250 4500
F 0 "R?" V 4955 4500 50  0000 C CNN
F 1 "RC0402FR-07240RL" V 4954 4500 50  0001 C CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:R_0402_1005Metric" H 5350 3650 50  0001 L CNN
F 3 "https://www.mouser.vn/datasheet/2/447/PYu-RC_Group_51_RoHS_L_10-1664068.pdf" H 5250 4500 50  0001 L CNN
F 4 "240 Ohm" V 5046 4500 50  0000 C CNN "value"
F 5 "1 %" H 5350 4250 50  0001 L CNN "Tolerance"
F 6 "62.5 mW (1/16 W)" H 5350 4050 50  0001 L CNN "power"
F 7 "0402" V 5137 4500 50  0000 C CNN "Chip Set"
F 8 "Yageo" H 5350 3950 50  0001 L CNN "Manufacturer"
F 9 "RC0402FR-07240RL" H 5350 3850 50  0001 L CNN "MPN"
F 10 "311-240LRTR-ND" H 5350 3750 50  0001 L CNN "Digi-Key_PN"
	1    5250 4500
	0    1    1    0   
$EndComp
$Comp
L power:Earth #PWR?
U 1 1 60D490F9
P 5000 4600
AR Path="/60A8BAD3/60D490F9" Ref="#PWR?"  Part="1" 
AR Path="/60A8BB43/60D490F9" Ref="#PWR0123"  Part="1" 
F 0 "#PWR0123" H 5000 4350 50  0001 C CNN
F 1 "Earth" H 5000 4450 50  0001 C CNN
F 2 "" H 5000 4600 50  0001 C CNN
F 3 "~" H 5000 4600 50  0001 C CNN
	1    5000 4600
	1    0    0    -1  
$EndComp
Wire Wire Line
	5150 4500 5000 4500
Wire Wire Line
	5000 4500 5000 4600
Text Label 6100 4700 0    67   ~ 0
REFCLK_EMIF_P
Text Label 6100 4600 0    67   ~ 0
REFCLK_EMIF_N
Text GLabel 6600 5100 0    50   Input ~ 0
DDR3_A8
Text GLabel 6600 5200 0    50   Input ~ 0
DDR3_A7
Text GLabel 6600 5300 0    50   Input ~ 0
DDR3_A6
Text GLabel 6600 5400 0    50   Input ~ 0
DDR3_A5
Text GLabel 6600 5500 0    50   Input ~ 0
DDR3_A4
Text GLabel 6600 5600 0    50   Input ~ 0
DDR3_A3
Wire Wire Line
	5350 4500 6900 4500
Wire Wire Line
	6900 5700 6600 5700
Wire Wire Line
	6900 5800 6600 5800
Wire Wire Line
	6900 5900 6600 5900
Text GLabel 6600 5700 0    50   Input ~ 0
DDR3_A2
Text GLabel 6600 5800 0    50   Input ~ 0
DDR3_A1
Text GLabel 6600 5900 0    50   Input ~ 0
DDR3_A0
NoConn ~ 6900 6000
NoConn ~ 6900 6100
Text GLabel 6600 6200 0    50   Input ~ 0
DDR3_CKN
Text GLabel 6600 6300 0    50   Input ~ 0
DDR3_CKP
Text GLabel 6600 6400 0    50   Input ~ 0
DDR3_CKE1
Wire Wire Line
	6900 6200 6600 6200
Wire Wire Line
	6900 6300 6600 6300
Wire Wire Line
	6900 6400 6600 6400
Wire Wire Line
	6900 6500 6600 6500
Wire Wire Line
	6900 6600 6600 6600
Wire Wire Line
	6900 6700 6600 6700
Wire Wire Line
	6900 6800 6600 6800
Wire Wire Line
	6900 6900 6600 6900
Wire Wire Line
	6900 7000 6600 7000
Text GLabel 6600 6500 0    50   Input ~ 0
DDR3_CKE0
Text GLabel 6600 6600 0    50   Input ~ 0
DDR3_ODT1
Text GLabel 6600 6700 0    50   Input ~ 0
DDR3_ODT0
Text GLabel 6600 6800 0    50   Input ~ 0
DDR3_CSn1
Text GLabel 6600 6900 0    50   Input ~ 0
DDR3_CSn0
Text GLabel 6600 7000 0    50   Input ~ 0
DDR3_RSTn
Wire Wire Line
	6900 7100 6600 7100
Text GLabel 6600 7100 0    50   Input ~ 0
DDR3_WEn
$EndSCHEMATC
