// Seed: 3088701623
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input wand id_2,
    input wand id_3,
    input tri1 id_4,
    input wand id_5,
    input tri1 id_6
);
  logic id_8 = -1, id_9;
  assign module_1.id_25 = 0;
  always @(id_1) begin : LABEL_0
    id_9 <= -1;
  end
endmodule
module module_1 (
    input supply0 id_0
    , id_33,
    input supply0 id_1,
    input wand id_2,
    input uwire id_3,
    input uwire id_4,
    input wand id_5,
    output tri id_6,
    input supply0 id_7,
    input uwire id_8,
    output supply1 id_9,
    output wand id_10,
    output tri id_11,
    output supply1 id_12,
    input tri id_13,
    input wire id_14,
    output tri0 id_15
    , id_34,
    output supply0 id_16,
    input tri0 id_17,
    input tri0 id_18
    , id_35,
    output wor id_19,
    input wor id_20,
    output tri1 id_21,
    input wor id_22,
    output uwire id_23,
    input tri id_24,
    input wire id_25,
    input wire id_26,
    input wor id_27,
    input wand id_28,
    input supply0 id_29,
    input tri0 id_30,
    output wand id_31
);
  assign id_10 = 1 && id_26 - -1 ? 1 : 1;
  module_0 modCall_1 (
      id_4,
      id_27,
      id_2,
      id_4,
      id_18,
      id_24,
      id_17
  );
endmodule
