`timescale 1ps / 1ps
module module_0 (
    input [id_1 : 1] id_2,
    input logic id_3,
    output id_4
);
  logic id_5;
  id_6 id_7 (
      .id_5(id_2),
      .id_3(id_5),
      .id_1(id_5),
      .id_2(id_3)
  );
endmodule
