<def f='llvm/llvm/include/llvm/ADT/BitVector.h' l='366' ll='368' type='void llvm::BitVector::clear()'/>
<doc f='llvm/llvm/include/llvm/ADT/BitVector.h' l='365'>/// clear - Removes all bits from the bitvector. Does not change capacity.</doc>
<use f='llvm/clang/lib/Basic/SourceManager.cpp' l='346' u='c' c='_ZN5clang13SourceManager13clearIDTablesEv'/>
<use f='llvm/llvm/lib/CodeGen/DeadMachineInstructionElim.cpp' l='172' u='c' c='_ZN12_GLOBAL__N_126DeadMachineInstructionElim20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='594' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='595' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/EarlyIfConversion.cpp' l='160' u='c' c='_ZN12_GLOBAL__N_19SSAIfConv20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='919' u='c' c='_ZN4llvm13LiveIntervals24checkRegMaskInterferenceERNS_12LiveIntervalERNS_9BitVectorE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeCalc.cpp' l='45' u='c' c='_ZN4llvm13LiveRangeCalc15resetLiveOutMapEv'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='153' u='c' c='_ZN4llvm13LiveRegMatrix24checkRegMaskInterferenceERNS_12LiveIntervalEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1281' u='c' c='_ZN4llvm17ScheduleDAGMILive16computeDFSResultEv'/>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='703' u='c' c='_ZL17scavengeStackSlotRN4llvm16MachineFrameInfoEibjRNS_9BitVectorE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='1311' u='c' c='_ZN12_GLOBAL__N_112RegAllocFast20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='373' u='c' c='_ZN12_GLOBAL__N_18RAGreedy20GlobalSplitCandidate5resetERN4llvm17InterferenceCacheEj'/>
<use f='llvm/llvm/lib/CodeGen/RegUsageInfoCollector.cpp' l='155' u='c' c='_ZN12_GLOBAL__N_121RegUsageInfoCollector22computeCalleeSavedRegsERN4llvm9BitVectorERNS1_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='121' u='c' c='_ZN4llvm12RegScavenger21determineKillsAndDefsEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp' l='339' u='c' c='_ZN4llvm20FunctionLoweringInfo5clearEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='9559' u='c' c='_ZNK4llvm17BuildVectorSDNode13getSplatValueERKNS_5APIntEPNS_9BitVectorE'/>
<use f='llvm/llvm/lib/CodeGen/SpillPlacement.cpp' l='365' u='c' c='_ZN4llvm14SpillPlacement7prepareERNS_9BitVectorE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='159' u='c' c='_ZN4llvm13SplitAnalysis5clearEv'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='198' u='c' c='_ZN4llvm13SplitAnalysis11analyzeUsesEv'/>
<use f='llvm/llvm/lib/CodeGen/StackColoring.cpp' l='627' u='c' c='_ZN12_GLOBAL__N_113StackColoring14collectMarkersEj'/>
<use f='llvm/llvm/lib/CodeGen/StackColoring.cpp' l='629' u='c' c='_ZN12_GLOBAL__N_113StackColoring14collectMarkersEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='794' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='1468' u='c' c='_ZN12_GLOBAL__N_115ConstGeneration12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='1596' u='c' c='_ZN12_GLOBAL__N_114CopyGeneration12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='2709' u='c' c='_ZN12_GLOBAL__N_117BitSimplification12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='945' u='c' c='_ZN12_GLOBAL__N_116HexagonGenInsert14collectInBlockEPN4llvm17MachineBasicBlockERNS_19OrderedRegisterListE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='1002' u='c' c='_ZNK12_GLOBAL__N_116HexagonGenInsert22findRemovableRegistersEjNS_8IFRecordERNS_11RegisterSetE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='1377' u='c' c='_ZN12_GLOBAL__N_116HexagonGenInsert16selectCandidatesEv'/>
<use f='llvm/llvm/lib/Transforms/Scalar/NewGVN.cpp' l='2968' u='c' c='_ZN12_GLOBAL__N_16NewGVN13cleanupTablesEv'/>
