#vivado=/opt/Xilinx/Vivado/2015.3/bin/vivado
project=esa11_7a102t_xram_axiram_ddr3
xc3sprog_interface = ft4232h_fast
#xc3sprog_interface = ft4232h
# name of resulting bitstream file (*.bit)
bitfile=$(project).runs/impl_1/esa11_xram_axiram_ddr3.bit

junk=*~
junk+=.Xil vivado.log vivado.jou ip_upgrade.log
junk+=$(project).ip_user_files
junk+=$(project).sim
junk+=$(project).cache

junk+=$(project).srcs/sources_1/ip/axi_interconnect_0/*.upgrade_log
junk+=$(project).srcs/sources_1/ip/axi_interconnect_0/*.v
junk+=$(project).srcs/sources_1/ip/axi_interconnect_0/*.vhdl
junk+=$(project).srcs/sources_1/ip/axi_interconnect_0/*.dcp
junk+=$(project).srcs/sources_1/ip/axi_interconnect_0/*.xml
junk+=$(project).srcs/sources_1/ip/axi_interconnect_0/*.xdc
junk+=$(project).srcs/sources_1/ip/axi_interconnect_0/*.veo
junk+=$(project).srcs/sources_1/ip/axi_interconnect_0/*.vho
junk+=$(project).srcs/sources_1/ip/axi_interconnect_0/axi_interconnect_v1_7_10
junk+=$(project).srcs/sources_1/ip/axi_interconnect_0/blk_mem_gen_v8_3_3
junk+=$(project).srcs/sources_1/ip/axi_interconnect_0/fifo_generator_v13_1_1
junk+=$(project).srcs/sources_1/ip/axi_interconnect_0/synth
junk+=$(project).srcs/sources_1/ip/axi_interconnect_0/sim

junk+=$(project).srcs/sources_1/ip/mig_7series_1/example_design/
junk+=$(project).srcs/sources_1/ip/mig_7series_1/*.upgrade_log
junk+=$(project).srcs/sources_1/ip/mig_7series_1/*.v
junk+=$(project).srcs/sources_1/ip/mig_7series_1/*.vhdl
junk+=$(project).srcs/sources_1/ip/mig_7series_1/*.dcp
junk+=$(project).srcs/sources_1/ip/mig_7series_1/*.xml
junk+=$(project).srcs/sources_1/ip/mig_7series_1/*.xdc
junk+=$(project).srcs/sources_1/ip/mig_7series_1/*.veo
junk+=$(project).srcs/sources_1/ip/mig_7series_1/*.vho
junk+=$(project).srcs/sources_1/ip/mig_7series_1/*.tcl
junk+=$(project).srcs/sources_1/ip/mig_7series_1/*.log
junk+=$(project).srcs/sources_1/ip/mig_7series_1/*.in
junk+=$(project).srcs/sources_1/ip/mig_7series_1/*.out
junk+=$(project).srcs/sources_1/ip/mig_7series_1/*.txt
junk+=$(project).srcs/sources_1/ip/mig_7series_1/_tmp
junk+=$(project).srcs/sources_1/ip/mig_7series_1/mig_7series_1
junk+=$(project).srcs/sources_1/ip/mig_7series_1/doc

junk+=$(project).srcs/sources_1/ip/axi_bram_ctrl_0/example_design/
junk+=$(project).srcs/sources_1/ip/axi_bram_ctrl_0/*.upgrade_log
junk+=$(project).srcs/sources_1/ip/axi_bram_ctrl_0/*.v
junk+=$(project).srcs/sources_1/ip/axi_bram_ctrl_0/*.vhdl
junk+=$(project).srcs/sources_1/ip/axi_bram_ctrl_0/*.dcp
junk+=$(project).srcs/sources_1/ip/axi_bram_ctrl_0/*.xml
junk+=$(project).srcs/sources_1/ip/axi_bram_ctrl_0/*.xdc
junk+=$(project).srcs/sources_1/ip/axi_bram_ctrl_0/*.veo
junk+=$(project).srcs/sources_1/ip/axi_bram_ctrl_0/*.tcl
junk+=$(project).srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_v4_0
junk+=$(project).srcs/sources_1/ip/axi_bram_ctrl_0/blk_mem_gen_v8_2
junk+=$(project).srcs/sources_1/ip/axi_bram_ctrl_0/sim
junk+=$(project).srcs/sources_1/ip/axi_bram_ctrl_0/synth
# 100_83_200_250_25MHz for SDR 640x480
junk+=$(project).srcs/sources_1/ip/clk_d100_83_100_200_125_25MHz/*.upgrade_log
junk+=$(project).srcs/sources_1/ip/clk_d100_83_100_200_125_25MHz/*.v
junk+=$(project).srcs/sources_1/ip/clk_d100_83_100_200_125_25MHz/*.vh
junk+=$(project).srcs/sources_1/ip/clk_d100_83_100_200_125_25MHz/*.vhdl
junk+=$(project).srcs/sources_1/ip/clk_d100_83_100_200_125_25MHz/*.dcp
junk+=$(project).srcs/sources_1/ip/clk_d100_83_100_200_125_25MHz/*.xml
junk+=$(project).srcs/sources_1/ip/clk_d100_83_100_200_125_25MHz/*.xdc
junk+=$(project).srcs/sources_1/ip/clk_d100_83_100_200_125_25MHz/*.veo
junk+=$(project).srcs/sources_1/ip/clk_d100_83_100_200_125_25MHz/*.vho
junk+=$(project).srcs/sources_1/ip/clk_d100_83_100_200_125_25MHz/*.tcl
junk+=$(project).srcs/sources_1/ip/clk_d100_83_100_200_125_25MHz/*.ncf
junk+=$(project).srcs/sources_1/ip/clk_d100_83_100_200_125_25MHz/*.log
junk+=$(project).srcs/sources_1/ip/clk_d100_83_100_200_125_25MHz/doc
junk+=$(project).srcs/sources_1/ip/clk_d100_83_100_200_125_25MHz/sim
junk+=$(project).srcs/sources_1/ip/clk_d100_83_100_200_125_25MHz/synth
junk+=$(project).srcs/sources_1/ip/clk_d100_83_100_200_125_25MHz/clk_wiz_v5_3_1
# 100_100_200_250_25MHz for SDR 640x480
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_25MHz/*.upgrade_log
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_25MHz/*.v
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_25MHz/*.vhdl
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_25MHz/*.dcp
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_25MHz/*.xml
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_25MHz/*.xdc
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_25MHz/*.veo
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_25MHz/*.vho
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_25MHz/*.tcl
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_25MHz/*.ncf
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_25MHz/*.log
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_25MHz/doc
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_25MHz/sim
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_25MHz/synth
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_25MHz/clk_wiz_v5_3_1
# 100_100_200_125_25MHz for DDR 640x480
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_125_25MHz/*.upgrade_log
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_125_25MHz/*.v
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_125_25MHz/*.vhdl
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_125_25MHz/*.dcp
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_125_25MHz/*.xml
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_125_25MHz/*.xdc
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_125_25MHz/*.veo
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_125_25MHz/*.vho
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_125_25MHz/*.tcl
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_125_25MHz/*.ncf
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_125_25MHz/*.log
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_125_25MHz/doc
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_125_25MHz/sim
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_125_25MHz/synth
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_125_25MHz/clk_wiz_v5_3_1
# clk_d100_100_200_150_30MHz for DDR 800x480
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_150_30MHz/*.upgrade_log
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_150_30MHz/*.v
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_150_30MHz/*.vhdl
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_150_30MHz/*.dcp
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_150_30MHz/*.xml
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_150_30MHz/*.xdc
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_150_30MHz/*.veo
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_150_30MHz/*.vho
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_150_30MHz/*.tcl
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_150_30MHz/*.ncf
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_150_30MHz/*.log
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_150_30MHz/doc
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_150_30MHz/sim
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_150_30MHz/synth
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_150_30MHz/clk_wiz_v5_3_1
# clk_d100_100_200_40MHz for DDR 800x600
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_40MHz/*.upgrade_log
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_40MHz/*.v
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_40MHz/*.vhdl
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_40MHz/*.dcp
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_40MHz/*.xml
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_40MHz/*.xdc
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_40MHz/*.veo
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_40MHz/*.vho
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_40MHz/*.tcl
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_40MHz/*.ncf
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_40MHz/*.log
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_40MHz/doc
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_40MHz/sim
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_40MHz/synth
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_40MHz/clk_wiz_v5_3_1
# clk_d100_100_200_250_50MHz for DDR 1024x768
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_50MHz/*.upgrade_log
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_50MHz/*.v
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_50MHz/*.vhdl
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_50MHz/*.dcp
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_50MHz/*.xml
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_50MHz/*.xdc
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_50MHz/*.veo
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_50MHz/*.vho
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_50MHz/*.tcl
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_50MHz/*.ncf
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_50MHz/*.log
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_50MHz/.Xil
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_50MHz/doc
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_50MHz/sim
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_50MHz/synth
junk+=$(project).srcs/sources_1/ip/clk_d100_100_200_250_50MHz/clk_wiz_v5_3_1
# clk_d100_108_216_325_65MHz for DDR 1024x768
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_325_65MHz/*.upgrade_log
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_325_65MHz/*.v
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_325_65MHz/*.vhdl
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_325_65MHz/*.dcp
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_325_65MHz/*.xml
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_325_65MHz/*.xdc
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_325_65MHz/*.veo
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_325_65MHz/*.vho
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_325_65MHz/*.tcl
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_325_65MHz/*.ncf
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_325_65MHz/*.log
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_325_65MHz/.Xil
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_325_65MHz/doc
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_325_65MHz/sim
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_325_65MHz/synth
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_325_65MHz/clk_wiz_v5_3_1
# clk_d100_100_225_375_75MHz for DDR 1280x768
junk+=$(project).srcs/sources_1/ip/clk_d100_100_225_375_75MHz/*.upgrade_log
junk+=$(project).srcs/sources_1/ip/clk_d100_100_225_375_75MHz/*.v
junk+=$(project).srcs/sources_1/ip/clk_d100_100_225_375_75MHz/*.vhdl
junk+=$(project).srcs/sources_1/ip/clk_d100_100_225_375_75MHz/*.dcp
junk+=$(project).srcs/sources_1/ip/clk_d100_100_225_375_75MHz/*.xml
junk+=$(project).srcs/sources_1/ip/clk_d100_100_225_375_75MHz/*.xdc
junk+=$(project).srcs/sources_1/ip/clk_d100_100_225_375_75MHz/*.veo
junk+=$(project).srcs/sources_1/ip/clk_d100_100_225_375_75MHz/*.vho
junk+=$(project).srcs/sources_1/ip/clk_d100_100_225_375_75MHz/*.tcl
junk+=$(project).srcs/sources_1/ip/clk_d100_100_225_375_75MHz/*.ncf
junk+=$(project).srcs/sources_1/ip/clk_d100_100_225_375_75MHz/*.log
junk+=$(project).srcs/sources_1/ip/clk_d100_100_225_375_75MHz/.Xil
junk+=$(project).srcs/sources_1/ip/clk_d100_100_225_375_75MHz/doc
junk+=$(project).srcs/sources_1/ip/clk_d100_100_225_375_75MHz/sim
junk+=$(project).srcs/sources_1/ip/clk_d100_100_225_375_75MHz/synth
junk+=$(project).srcs/sources_1/ip/clk_d100_100_225_375_75MHz/clk_wiz_v5_3_1
# clk_d100_108_216_541MHz for DDR 1280x1024
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_541MHz/*.upgrade_log
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_541MHz/*.v
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_541MHz/*.vhdl
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_541MHz/*.dcp
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_541MHz/*.xml
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_541MHz/*.xdc
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_541MHz/*.veo
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_541MHz/*.vho
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_541MHz/*.tcl
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_541MHz/*.ncf
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_541MHz/*.log
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_541MHz/.Xil
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_541MHz/doc
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_541MHz/sim
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_541MHz/synth
junk+=$(project).srcs/sources_1/ip/clk_d100_108_216_541MHz/clk_wiz_v5_3_1

include ../../include/vivado.mk
