
ESE_HelloWorld.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003494  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08003674  08003674  00013674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800370c  0800370c  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  0800370c  0800370c  0001370c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003714  08003714  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003714  08003714  00013714  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003718  08003718  00013718  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  0800371c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000023c  2000005c  08003778  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000298  08003778  00020298  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000bd38  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001d55  00000000  00000000  0002be07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000980  00000000  00000000  0002db60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000073b  00000000  00000000  0002e4e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c786  00000000  00000000  0002ec1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c1d7  00000000  00000000  0004b3a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b4b81  00000000  00000000  00057578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002a5c  00000000  00000000  0010c0fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  0010eb58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000005c 	.word	0x2000005c
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800365c 	.word	0x0800365c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000060 	.word	0x20000060
 800021c:	0800365c 	.word	0x0800365c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002d4:	f000 b970 	b.w	80005b8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9e08      	ldr	r6, [sp, #32]
 80002f6:	460d      	mov	r5, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	460f      	mov	r7, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4694      	mov	ip, r2
 8000304:	d965      	bls.n	80003d2 <__udivmoddi4+0xe2>
 8000306:	fab2 f382 	clz	r3, r2
 800030a:	b143      	cbz	r3, 800031e <__udivmoddi4+0x2e>
 800030c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000310:	f1c3 0220 	rsb	r2, r3, #32
 8000314:	409f      	lsls	r7, r3
 8000316:	fa20 f202 	lsr.w	r2, r0, r2
 800031a:	4317      	orrs	r7, r2
 800031c:	409c      	lsls	r4, r3
 800031e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000322:	fa1f f58c 	uxth.w	r5, ip
 8000326:	fbb7 f1fe 	udiv	r1, r7, lr
 800032a:	0c22      	lsrs	r2, r4, #16
 800032c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000330:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000334:	fb01 f005 	mul.w	r0, r1, r5
 8000338:	4290      	cmp	r0, r2
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x62>
 800033c:	eb1c 0202 	adds.w	r2, ip, r2
 8000340:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000344:	f080 811c 	bcs.w	8000580 <__udivmoddi4+0x290>
 8000348:	4290      	cmp	r0, r2
 800034a:	f240 8119 	bls.w	8000580 <__udivmoddi4+0x290>
 800034e:	3902      	subs	r1, #2
 8000350:	4462      	add	r2, ip
 8000352:	1a12      	subs	r2, r2, r0
 8000354:	b2a4      	uxth	r4, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000362:	fb00 f505 	mul.w	r5, r0, r5
 8000366:	42a5      	cmp	r5, r4
 8000368:	d90a      	bls.n	8000380 <__udivmoddi4+0x90>
 800036a:	eb1c 0404 	adds.w	r4, ip, r4
 800036e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000372:	f080 8107 	bcs.w	8000584 <__udivmoddi4+0x294>
 8000376:	42a5      	cmp	r5, r4
 8000378:	f240 8104 	bls.w	8000584 <__udivmoddi4+0x294>
 800037c:	4464      	add	r4, ip
 800037e:	3802      	subs	r0, #2
 8000380:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000384:	1b64      	subs	r4, r4, r5
 8000386:	2100      	movs	r1, #0
 8000388:	b11e      	cbz	r6, 8000392 <__udivmoddi4+0xa2>
 800038a:	40dc      	lsrs	r4, r3
 800038c:	2300      	movs	r3, #0
 800038e:	e9c6 4300 	strd	r4, r3, [r6]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d908      	bls.n	80003ac <__udivmoddi4+0xbc>
 800039a:	2e00      	cmp	r6, #0
 800039c:	f000 80ed 	beq.w	800057a <__udivmoddi4+0x28a>
 80003a0:	2100      	movs	r1, #0
 80003a2:	e9c6 0500 	strd	r0, r5, [r6]
 80003a6:	4608      	mov	r0, r1
 80003a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ac:	fab3 f183 	clz	r1, r3
 80003b0:	2900      	cmp	r1, #0
 80003b2:	d149      	bne.n	8000448 <__udivmoddi4+0x158>
 80003b4:	42ab      	cmp	r3, r5
 80003b6:	d302      	bcc.n	80003be <__udivmoddi4+0xce>
 80003b8:	4282      	cmp	r2, r0
 80003ba:	f200 80f8 	bhi.w	80005ae <__udivmoddi4+0x2be>
 80003be:	1a84      	subs	r4, r0, r2
 80003c0:	eb65 0203 	sbc.w	r2, r5, r3
 80003c4:	2001      	movs	r0, #1
 80003c6:	4617      	mov	r7, r2
 80003c8:	2e00      	cmp	r6, #0
 80003ca:	d0e2      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	e9c6 4700 	strd	r4, r7, [r6]
 80003d0:	e7df      	b.n	8000392 <__udivmoddi4+0xa2>
 80003d2:	b902      	cbnz	r2, 80003d6 <__udivmoddi4+0xe6>
 80003d4:	deff      	udf	#255	; 0xff
 80003d6:	fab2 f382 	clz	r3, r2
 80003da:	2b00      	cmp	r3, #0
 80003dc:	f040 8090 	bne.w	8000500 <__udivmoddi4+0x210>
 80003e0:	1a8a      	subs	r2, r1, r2
 80003e2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e6:	fa1f fe8c 	uxth.w	lr, ip
 80003ea:	2101      	movs	r1, #1
 80003ec:	fbb2 f5f7 	udiv	r5, r2, r7
 80003f0:	fb07 2015 	mls	r0, r7, r5, r2
 80003f4:	0c22      	lsrs	r2, r4, #16
 80003f6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003fa:	fb0e f005 	mul.w	r0, lr, r5
 80003fe:	4290      	cmp	r0, r2
 8000400:	d908      	bls.n	8000414 <__udivmoddi4+0x124>
 8000402:	eb1c 0202 	adds.w	r2, ip, r2
 8000406:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x122>
 800040c:	4290      	cmp	r0, r2
 800040e:	f200 80cb 	bhi.w	80005a8 <__udivmoddi4+0x2b8>
 8000412:	4645      	mov	r5, r8
 8000414:	1a12      	subs	r2, r2, r0
 8000416:	b2a4      	uxth	r4, r4
 8000418:	fbb2 f0f7 	udiv	r0, r2, r7
 800041c:	fb07 2210 	mls	r2, r7, r0, r2
 8000420:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000424:	fb0e fe00 	mul.w	lr, lr, r0
 8000428:	45a6      	cmp	lr, r4
 800042a:	d908      	bls.n	800043e <__udivmoddi4+0x14e>
 800042c:	eb1c 0404 	adds.w	r4, ip, r4
 8000430:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x14c>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f200 80bb 	bhi.w	80005b2 <__udivmoddi4+0x2c2>
 800043c:	4610      	mov	r0, r2
 800043e:	eba4 040e 	sub.w	r4, r4, lr
 8000442:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000446:	e79f      	b.n	8000388 <__udivmoddi4+0x98>
 8000448:	f1c1 0720 	rsb	r7, r1, #32
 800044c:	408b      	lsls	r3, r1
 800044e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000452:	ea4c 0c03 	orr.w	ip, ip, r3
 8000456:	fa05 f401 	lsl.w	r4, r5, r1
 800045a:	fa20 f307 	lsr.w	r3, r0, r7
 800045e:	40fd      	lsrs	r5, r7
 8000460:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000464:	4323      	orrs	r3, r4
 8000466:	fbb5 f8f9 	udiv	r8, r5, r9
 800046a:	fa1f fe8c 	uxth.w	lr, ip
 800046e:	fb09 5518 	mls	r5, r9, r8, r5
 8000472:	0c1c      	lsrs	r4, r3, #16
 8000474:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000478:	fb08 f50e 	mul.w	r5, r8, lr
 800047c:	42a5      	cmp	r5, r4
 800047e:	fa02 f201 	lsl.w	r2, r2, r1
 8000482:	fa00 f001 	lsl.w	r0, r0, r1
 8000486:	d90b      	bls.n	80004a0 <__udivmoddi4+0x1b0>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000490:	f080 8088 	bcs.w	80005a4 <__udivmoddi4+0x2b4>
 8000494:	42a5      	cmp	r5, r4
 8000496:	f240 8085 	bls.w	80005a4 <__udivmoddi4+0x2b4>
 800049a:	f1a8 0802 	sub.w	r8, r8, #2
 800049e:	4464      	add	r4, ip
 80004a0:	1b64      	subs	r4, r4, r5
 80004a2:	b29d      	uxth	r5, r3
 80004a4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004a8:	fb09 4413 	mls	r4, r9, r3, r4
 80004ac:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004b0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004b4:	45a6      	cmp	lr, r4
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x1da>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80004c0:	d26c      	bcs.n	800059c <__udivmoddi4+0x2ac>
 80004c2:	45a6      	cmp	lr, r4
 80004c4:	d96a      	bls.n	800059c <__udivmoddi4+0x2ac>
 80004c6:	3b02      	subs	r3, #2
 80004c8:	4464      	add	r4, ip
 80004ca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ce:	fba3 9502 	umull	r9, r5, r3, r2
 80004d2:	eba4 040e 	sub.w	r4, r4, lr
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	46c8      	mov	r8, r9
 80004da:	46ae      	mov	lr, r5
 80004dc:	d356      	bcc.n	800058c <__udivmoddi4+0x29c>
 80004de:	d053      	beq.n	8000588 <__udivmoddi4+0x298>
 80004e0:	b156      	cbz	r6, 80004f8 <__udivmoddi4+0x208>
 80004e2:	ebb0 0208 	subs.w	r2, r0, r8
 80004e6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ea:	fa04 f707 	lsl.w	r7, r4, r7
 80004ee:	40ca      	lsrs	r2, r1
 80004f0:	40cc      	lsrs	r4, r1
 80004f2:	4317      	orrs	r7, r2
 80004f4:	e9c6 7400 	strd	r7, r4, [r6]
 80004f8:	4618      	mov	r0, r3
 80004fa:	2100      	movs	r1, #0
 80004fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000500:	f1c3 0120 	rsb	r1, r3, #32
 8000504:	fa02 fc03 	lsl.w	ip, r2, r3
 8000508:	fa20 f201 	lsr.w	r2, r0, r1
 800050c:	fa25 f101 	lsr.w	r1, r5, r1
 8000510:	409d      	lsls	r5, r3
 8000512:	432a      	orrs	r2, r5
 8000514:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000518:	fa1f fe8c 	uxth.w	lr, ip
 800051c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000520:	fb07 1510 	mls	r5, r7, r0, r1
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800052a:	fb00 f50e 	mul.w	r5, r0, lr
 800052e:	428d      	cmp	r5, r1
 8000530:	fa04 f403 	lsl.w	r4, r4, r3
 8000534:	d908      	bls.n	8000548 <__udivmoddi4+0x258>
 8000536:	eb1c 0101 	adds.w	r1, ip, r1
 800053a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800053e:	d22f      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000540:	428d      	cmp	r5, r1
 8000542:	d92d      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000544:	3802      	subs	r0, #2
 8000546:	4461      	add	r1, ip
 8000548:	1b49      	subs	r1, r1, r5
 800054a:	b292      	uxth	r2, r2
 800054c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000550:	fb07 1115 	mls	r1, r7, r5, r1
 8000554:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000558:	fb05 f10e 	mul.w	r1, r5, lr
 800055c:	4291      	cmp	r1, r2
 800055e:	d908      	bls.n	8000572 <__udivmoddi4+0x282>
 8000560:	eb1c 0202 	adds.w	r2, ip, r2
 8000564:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000568:	d216      	bcs.n	8000598 <__udivmoddi4+0x2a8>
 800056a:	4291      	cmp	r1, r2
 800056c:	d914      	bls.n	8000598 <__udivmoddi4+0x2a8>
 800056e:	3d02      	subs	r5, #2
 8000570:	4462      	add	r2, ip
 8000572:	1a52      	subs	r2, r2, r1
 8000574:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000578:	e738      	b.n	80003ec <__udivmoddi4+0xfc>
 800057a:	4631      	mov	r1, r6
 800057c:	4630      	mov	r0, r6
 800057e:	e708      	b.n	8000392 <__udivmoddi4+0xa2>
 8000580:	4639      	mov	r1, r7
 8000582:	e6e6      	b.n	8000352 <__udivmoddi4+0x62>
 8000584:	4610      	mov	r0, r2
 8000586:	e6fb      	b.n	8000380 <__udivmoddi4+0x90>
 8000588:	4548      	cmp	r0, r9
 800058a:	d2a9      	bcs.n	80004e0 <__udivmoddi4+0x1f0>
 800058c:	ebb9 0802 	subs.w	r8, r9, r2
 8000590:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000594:	3b01      	subs	r3, #1
 8000596:	e7a3      	b.n	80004e0 <__udivmoddi4+0x1f0>
 8000598:	4645      	mov	r5, r8
 800059a:	e7ea      	b.n	8000572 <__udivmoddi4+0x282>
 800059c:	462b      	mov	r3, r5
 800059e:	e794      	b.n	80004ca <__udivmoddi4+0x1da>
 80005a0:	4640      	mov	r0, r8
 80005a2:	e7d1      	b.n	8000548 <__udivmoddi4+0x258>
 80005a4:	46d0      	mov	r8, sl
 80005a6:	e77b      	b.n	80004a0 <__udivmoddi4+0x1b0>
 80005a8:	3d02      	subs	r5, #2
 80005aa:	4462      	add	r2, ip
 80005ac:	e732      	b.n	8000414 <__udivmoddi4+0x124>
 80005ae:	4608      	mov	r0, r1
 80005b0:	e70a      	b.n	80003c8 <__udivmoddi4+0xd8>
 80005b2:	4464      	add	r4, ip
 80005b4:	3802      	subs	r0, #2
 80005b6:	e742      	b.n	800043e <__udivmoddi4+0x14e>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b08a      	sub	sp, #40	; 0x28
 80005c0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005c2:	f107 0314 	add.w	r3, r7, #20
 80005c6:	2200      	movs	r2, #0
 80005c8:	601a      	str	r2, [r3, #0]
 80005ca:	605a      	str	r2, [r3, #4]
 80005cc:	609a      	str	r2, [r3, #8]
 80005ce:	60da      	str	r2, [r3, #12]
 80005d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005d2:	4b2b      	ldr	r3, [pc, #172]	; (8000680 <MX_GPIO_Init+0xc4>)
 80005d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005d6:	4a2a      	ldr	r2, [pc, #168]	; (8000680 <MX_GPIO_Init+0xc4>)
 80005d8:	f043 0304 	orr.w	r3, r3, #4
 80005dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005de:	4b28      	ldr	r3, [pc, #160]	; (8000680 <MX_GPIO_Init+0xc4>)
 80005e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005e2:	f003 0304 	and.w	r3, r3, #4
 80005e6:	613b      	str	r3, [r7, #16]
 80005e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005ea:	4b25      	ldr	r3, [pc, #148]	; (8000680 <MX_GPIO_Init+0xc4>)
 80005ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ee:	4a24      	ldr	r2, [pc, #144]	; (8000680 <MX_GPIO_Init+0xc4>)
 80005f0:	f043 0320 	orr.w	r3, r3, #32
 80005f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005f6:	4b22      	ldr	r3, [pc, #136]	; (8000680 <MX_GPIO_Init+0xc4>)
 80005f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005fa:	f003 0320 	and.w	r3, r3, #32
 80005fe:	60fb      	str	r3, [r7, #12]
 8000600:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000602:	4b1f      	ldr	r3, [pc, #124]	; (8000680 <MX_GPIO_Init+0xc4>)
 8000604:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000606:	4a1e      	ldr	r2, [pc, #120]	; (8000680 <MX_GPIO_Init+0xc4>)
 8000608:	f043 0301 	orr.w	r3, r3, #1
 800060c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800060e:	4b1c      	ldr	r3, [pc, #112]	; (8000680 <MX_GPIO_Init+0xc4>)
 8000610:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000612:	f003 0301 	and.w	r3, r3, #1
 8000616:	60bb      	str	r3, [r7, #8]
 8000618:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800061a:	4b19      	ldr	r3, [pc, #100]	; (8000680 <MX_GPIO_Init+0xc4>)
 800061c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800061e:	4a18      	ldr	r2, [pc, #96]	; (8000680 <MX_GPIO_Init+0xc4>)
 8000620:	f043 0302 	orr.w	r3, r3, #2
 8000624:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000626:	4b16      	ldr	r3, [pc, #88]	; (8000680 <MX_GPIO_Init+0xc4>)
 8000628:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800062a:	f003 0302 	and.w	r3, r3, #2
 800062e:	607b      	str	r3, [r7, #4]
 8000630:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000632:	2200      	movs	r2, #0
 8000634:	2120      	movs	r1, #32
 8000636:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800063a:	f000 fcfd 	bl	8001038 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800063e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000642:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000644:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000648:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800064a:	2300      	movs	r3, #0
 800064c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800064e:	f107 0314 	add.w	r3, r7, #20
 8000652:	4619      	mov	r1, r3
 8000654:	480b      	ldr	r0, [pc, #44]	; (8000684 <MX_GPIO_Init+0xc8>)
 8000656:	f000 fb6d 	bl	8000d34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800065a:	2320      	movs	r3, #32
 800065c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800065e:	2301      	movs	r3, #1
 8000660:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000662:	2300      	movs	r3, #0
 8000664:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000666:	2300      	movs	r3, #0
 8000668:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800066a:	f107 0314 	add.w	r3, r7, #20
 800066e:	4619      	mov	r1, r3
 8000670:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000674:	f000 fb5e 	bl	8000d34 <HAL_GPIO_Init>

}
 8000678:	bf00      	nop
 800067a:	3728      	adds	r7, #40	; 0x28
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	40021000 	.word	0x40021000
 8000684:	48000800 	.word	0x48000800

08000688 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */
	uint32_t time = 0;
 800068e:	2300      	movs	r3, #0
 8000690:	607b      	str	r3, [r7, #4]
	uint8_t strlength = 0;
 8000692:	2300      	movs	r3, #0
 8000694:	70fb      	strb	r3, [r7, #3]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000696:	f000 f9d6 	bl	8000a46 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800069a:	f000 f823 	bl	80006e4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800069e:	f7ff ff8d 	bl	80005bc <MX_GPIO_Init>
	MX_LPUART1_UART_Init();
 80006a2:	f000 f905 	bl	80008b0 <MX_LPUART1_UART_Init>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		strlength = snprintf(uartTxBuffer, UART_TX_BUFFER_SIZE, "Hello world, time = %d sec ...\r\n", time);
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	4a0b      	ldr	r2, [pc, #44]	; (80006d8 <main+0x50>)
 80006aa:	2140      	movs	r1, #64	; 0x40
 80006ac:	480b      	ldr	r0, [pc, #44]	; (80006dc <main+0x54>)
 80006ae:	f002 fb1d 	bl	8002cec <sniprintf>
 80006b2:	4603      	mov	r3, r0
 80006b4:	70fb      	strb	r3, [r7, #3]
		HAL_UART_Transmit(&hlpuart1, uartTxBuffer, strlength, HAL_MAX_DELAY);
 80006b6:	78fb      	ldrb	r3, [r7, #3]
 80006b8:	b29a      	uxth	r2, r3
 80006ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80006be:	4907      	ldr	r1, [pc, #28]	; (80006dc <main+0x54>)
 80006c0:	4807      	ldr	r0, [pc, #28]	; (80006e0 <main+0x58>)
 80006c2:	f001 fcf9 	bl	80020b8 <HAL_UART_Transmit>
		HAL_Delay(1000);
 80006c6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006ca:	f000 fa2d 	bl	8000b28 <HAL_Delay>
		time++;
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	3301      	adds	r3, #1
 80006d2:	607b      	str	r3, [r7, #4]
	{
 80006d4:	e7e7      	b.n	80006a6 <main+0x1e>
 80006d6:	bf00      	nop
 80006d8:	08003674 	.word	0x08003674
 80006dc:	20000078 	.word	0x20000078
 80006e0:	200000bc 	.word	0x200000bc

080006e4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b094      	sub	sp, #80	; 0x50
 80006e8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ea:	f107 0318 	add.w	r3, r7, #24
 80006ee:	2238      	movs	r2, #56	; 0x38
 80006f0:	2100      	movs	r1, #0
 80006f2:	4618      	mov	r0, r3
 80006f4:	f002 fb2e 	bl	8002d54 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006f8:	1d3b      	adds	r3, r7, #4
 80006fa:	2200      	movs	r2, #0
 80006fc:	601a      	str	r2, [r3, #0]
 80006fe:	605a      	str	r2, [r3, #4]
 8000700:	609a      	str	r2, [r3, #8]
 8000702:	60da      	str	r2, [r3, #12]
 8000704:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000706:	2000      	movs	r0, #0
 8000708:	f000 fcae 	bl	8001068 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800070c:	2302      	movs	r3, #2
 800070e:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000710:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000714:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000716:	2340      	movs	r3, #64	; 0x40
 8000718:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800071a:	2302      	movs	r3, #2
 800071c:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800071e:	2302      	movs	r3, #2
 8000720:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000722:	2304      	movs	r3, #4
 8000724:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 8000726:	2355      	movs	r3, #85	; 0x55
 8000728:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800072a:	2302      	movs	r3, #2
 800072c:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800072e:	2302      	movs	r3, #2
 8000730:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000732:	2302      	movs	r3, #2
 8000734:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000736:	f107 0318 	add.w	r3, r7, #24
 800073a:	4618      	mov	r0, r3
 800073c:	f000 fd48 	bl	80011d0 <HAL_RCC_OscConfig>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d001      	beq.n	800074a <SystemClock_Config+0x66>
	{
		Error_Handler();
 8000746:	f000 f818 	bl	800077a <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800074a:	230f      	movs	r3, #15
 800074c:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800074e:	2303      	movs	r3, #3
 8000750:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000752:	2300      	movs	r3, #0
 8000754:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000756:	2300      	movs	r3, #0
 8000758:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800075a:	2300      	movs	r3, #0
 800075c:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800075e:	1d3b      	adds	r3, r7, #4
 8000760:	2104      	movs	r1, #4
 8000762:	4618      	mov	r0, r3
 8000764:	f001 f84c 	bl	8001800 <HAL_RCC_ClockConfig>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d001      	beq.n	8000772 <SystemClock_Config+0x8e>
	{
		Error_Handler();
 800076e:	f000 f804 	bl	800077a <Error_Handler>
	}
}
 8000772:	bf00      	nop
 8000774:	3750      	adds	r7, #80	; 0x50
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}

0800077a <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800077a:	b480      	push	{r7}
 800077c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800077e:	b672      	cpsid	i
}
 8000780:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000782:	e7fe      	b.n	8000782 <Error_Handler+0x8>

08000784 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b082      	sub	sp, #8
 8000788:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800078a:	4b0f      	ldr	r3, [pc, #60]	; (80007c8 <HAL_MspInit+0x44>)
 800078c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800078e:	4a0e      	ldr	r2, [pc, #56]	; (80007c8 <HAL_MspInit+0x44>)
 8000790:	f043 0301 	orr.w	r3, r3, #1
 8000794:	6613      	str	r3, [r2, #96]	; 0x60
 8000796:	4b0c      	ldr	r3, [pc, #48]	; (80007c8 <HAL_MspInit+0x44>)
 8000798:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800079a:	f003 0301 	and.w	r3, r3, #1
 800079e:	607b      	str	r3, [r7, #4]
 80007a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007a2:	4b09      	ldr	r3, [pc, #36]	; (80007c8 <HAL_MspInit+0x44>)
 80007a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007a6:	4a08      	ldr	r2, [pc, #32]	; (80007c8 <HAL_MspInit+0x44>)
 80007a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007ac:	6593      	str	r3, [r2, #88]	; 0x58
 80007ae:	4b06      	ldr	r3, [pc, #24]	; (80007c8 <HAL_MspInit+0x44>)
 80007b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007b6:	603b      	str	r3, [r7, #0]
 80007b8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80007ba:	f000 fcf9 	bl	80011b0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007be:	bf00      	nop
 80007c0:	3708      	adds	r7, #8
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	40021000 	.word	0x40021000

080007cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007d0:	e7fe      	b.n	80007d0 <NMI_Handler+0x4>

080007d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007d2:	b480      	push	{r7}
 80007d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007d6:	e7fe      	b.n	80007d6 <HardFault_Handler+0x4>

080007d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007dc:	e7fe      	b.n	80007dc <MemManage_Handler+0x4>

080007de <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007de:	b480      	push	{r7}
 80007e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007e2:	e7fe      	b.n	80007e2 <BusFault_Handler+0x4>

080007e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007e8:	e7fe      	b.n	80007e8 <UsageFault_Handler+0x4>

080007ea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007ea:	b480      	push	{r7}
 80007ec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007ee:	bf00      	nop
 80007f0:	46bd      	mov	sp, r7
 80007f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f6:	4770      	bx	lr

080007f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007fc:	bf00      	nop
 80007fe:	46bd      	mov	sp, r7
 8000800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000804:	4770      	bx	lr

08000806 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000806:	b480      	push	{r7}
 8000808:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800080a:	bf00      	nop
 800080c:	46bd      	mov	sp, r7
 800080e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000812:	4770      	bx	lr

08000814 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000818:	f000 f968 	bl	8000aec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800081c:	bf00      	nop
 800081e:	bd80      	pop	{r7, pc}

08000820 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b086      	sub	sp, #24
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000828:	4a14      	ldr	r2, [pc, #80]	; (800087c <_sbrk+0x5c>)
 800082a:	4b15      	ldr	r3, [pc, #84]	; (8000880 <_sbrk+0x60>)
 800082c:	1ad3      	subs	r3, r2, r3
 800082e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000830:	697b      	ldr	r3, [r7, #20]
 8000832:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000834:	4b13      	ldr	r3, [pc, #76]	; (8000884 <_sbrk+0x64>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	2b00      	cmp	r3, #0
 800083a:	d102      	bne.n	8000842 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800083c:	4b11      	ldr	r3, [pc, #68]	; (8000884 <_sbrk+0x64>)
 800083e:	4a12      	ldr	r2, [pc, #72]	; (8000888 <_sbrk+0x68>)
 8000840:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000842:	4b10      	ldr	r3, [pc, #64]	; (8000884 <_sbrk+0x64>)
 8000844:	681a      	ldr	r2, [r3, #0]
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	4413      	add	r3, r2
 800084a:	693a      	ldr	r2, [r7, #16]
 800084c:	429a      	cmp	r2, r3
 800084e:	d207      	bcs.n	8000860 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000850:	f002 fa88 	bl	8002d64 <__errno>
 8000854:	4603      	mov	r3, r0
 8000856:	220c      	movs	r2, #12
 8000858:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800085a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800085e:	e009      	b.n	8000874 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000860:	4b08      	ldr	r3, [pc, #32]	; (8000884 <_sbrk+0x64>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000866:	4b07      	ldr	r3, [pc, #28]	; (8000884 <_sbrk+0x64>)
 8000868:	681a      	ldr	r2, [r3, #0]
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	4413      	add	r3, r2
 800086e:	4a05      	ldr	r2, [pc, #20]	; (8000884 <_sbrk+0x64>)
 8000870:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000872:	68fb      	ldr	r3, [r7, #12]
}
 8000874:	4618      	mov	r0, r3
 8000876:	3718      	adds	r7, #24
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}
 800087c:	20008000 	.word	0x20008000
 8000880:	00000400 	.word	0x00000400
 8000884:	200000b8 	.word	0x200000b8
 8000888:	20000298 	.word	0x20000298

0800088c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800088c:	b480      	push	{r7}
 800088e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000890:	4b06      	ldr	r3, [pc, #24]	; (80008ac <SystemInit+0x20>)
 8000892:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000896:	4a05      	ldr	r2, [pc, #20]	; (80008ac <SystemInit+0x20>)
 8000898:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800089c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008a0:	bf00      	nop
 80008a2:	46bd      	mov	sp, r7
 80008a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a8:	4770      	bx	lr
 80008aa:	bf00      	nop
 80008ac:	e000ed00 	.word	0xe000ed00

080008b0 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80008b4:	4b21      	ldr	r3, [pc, #132]	; (800093c <MX_LPUART1_UART_Init+0x8c>)
 80008b6:	4a22      	ldr	r2, [pc, #136]	; (8000940 <MX_LPUART1_UART_Init+0x90>)
 80008b8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80008ba:	4b20      	ldr	r3, [pc, #128]	; (800093c <MX_LPUART1_UART_Init+0x8c>)
 80008bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008c0:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008c2:	4b1e      	ldr	r3, [pc, #120]	; (800093c <MX_LPUART1_UART_Init+0x8c>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80008c8:	4b1c      	ldr	r3, [pc, #112]	; (800093c <MX_LPUART1_UART_Init+0x8c>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80008ce:	4b1b      	ldr	r3, [pc, #108]	; (800093c <MX_LPUART1_UART_Init+0x8c>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80008d4:	4b19      	ldr	r3, [pc, #100]	; (800093c <MX_LPUART1_UART_Init+0x8c>)
 80008d6:	220c      	movs	r2, #12
 80008d8:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008da:	4b18      	ldr	r3, [pc, #96]	; (800093c <MX_LPUART1_UART_Init+0x8c>)
 80008dc:	2200      	movs	r2, #0
 80008de:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008e0:	4b16      	ldr	r3, [pc, #88]	; (800093c <MX_LPUART1_UART_Init+0x8c>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008e6:	4b15      	ldr	r3, [pc, #84]	; (800093c <MX_LPUART1_UART_Init+0x8c>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008ec:	4b13      	ldr	r3, [pc, #76]	; (800093c <MX_LPUART1_UART_Init+0x8c>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80008f2:	4812      	ldr	r0, [pc, #72]	; (800093c <MX_LPUART1_UART_Init+0x8c>)
 80008f4:	f001 fb90 	bl	8002018 <HAL_UART_Init>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d001      	beq.n	8000902 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80008fe:	f7ff ff3c 	bl	800077a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000902:	2100      	movs	r1, #0
 8000904:	480d      	ldr	r0, [pc, #52]	; (800093c <MX_LPUART1_UART_Init+0x8c>)
 8000906:	f002 f927 	bl	8002b58 <HAL_UARTEx_SetTxFifoThreshold>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d001      	beq.n	8000914 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8000910:	f7ff ff33 	bl	800077a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000914:	2100      	movs	r1, #0
 8000916:	4809      	ldr	r0, [pc, #36]	; (800093c <MX_LPUART1_UART_Init+0x8c>)
 8000918:	f002 f95c 	bl	8002bd4 <HAL_UARTEx_SetRxFifoThreshold>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8000922:	f7ff ff2a 	bl	800077a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000926:	4805      	ldr	r0, [pc, #20]	; (800093c <MX_LPUART1_UART_Init+0x8c>)
 8000928:	f002 f8dd 	bl	8002ae6 <HAL_UARTEx_DisableFifoMode>
 800092c:	4603      	mov	r3, r0
 800092e:	2b00      	cmp	r3, #0
 8000930:	d001      	beq.n	8000936 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8000932:	f7ff ff22 	bl	800077a <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000936:	bf00      	nop
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	200000bc 	.word	0x200000bc
 8000940:	40008000 	.word	0x40008000

08000944 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b09a      	sub	sp, #104	; 0x68
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800094c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000950:	2200      	movs	r2, #0
 8000952:	601a      	str	r2, [r3, #0]
 8000954:	605a      	str	r2, [r3, #4]
 8000956:	609a      	str	r2, [r3, #8]
 8000958:	60da      	str	r2, [r3, #12]
 800095a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800095c:	f107 0310 	add.w	r3, r7, #16
 8000960:	2244      	movs	r2, #68	; 0x44
 8000962:	2100      	movs	r1, #0
 8000964:	4618      	mov	r0, r3
 8000966:	f002 f9f5 	bl	8002d54 <memset>
  if(uartHandle->Instance==LPUART1)
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	4a1f      	ldr	r2, [pc, #124]	; (80009ec <HAL_UART_MspInit+0xa8>)
 8000970:	4293      	cmp	r3, r2
 8000972:	d136      	bne.n	80009e2 <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000974:	2320      	movs	r3, #32
 8000976:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000978:	2300      	movs	r3, #0
 800097a:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800097c:	f107 0310 	add.w	r3, r7, #16
 8000980:	4618      	mov	r0, r3
 8000982:	f001 f959 	bl	8001c38 <HAL_RCCEx_PeriphCLKConfig>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800098c:	f7ff fef5 	bl	800077a <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000990:	4b17      	ldr	r3, [pc, #92]	; (80009f0 <HAL_UART_MspInit+0xac>)
 8000992:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000994:	4a16      	ldr	r2, [pc, #88]	; (80009f0 <HAL_UART_MspInit+0xac>)
 8000996:	f043 0301 	orr.w	r3, r3, #1
 800099a:	65d3      	str	r3, [r2, #92]	; 0x5c
 800099c:	4b14      	ldr	r3, [pc, #80]	; (80009f0 <HAL_UART_MspInit+0xac>)
 800099e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80009a0:	f003 0301 	and.w	r3, r3, #1
 80009a4:	60fb      	str	r3, [r7, #12]
 80009a6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a8:	4b11      	ldr	r3, [pc, #68]	; (80009f0 <HAL_UART_MspInit+0xac>)
 80009aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009ac:	4a10      	ldr	r2, [pc, #64]	; (80009f0 <HAL_UART_MspInit+0xac>)
 80009ae:	f043 0301 	orr.w	r3, r3, #1
 80009b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009b4:	4b0e      	ldr	r3, [pc, #56]	; (80009f0 <HAL_UART_MspInit+0xac>)
 80009b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009b8:	f003 0301 	and.w	r3, r3, #1
 80009bc:	60bb      	str	r3, [r7, #8]
 80009be:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 80009c0:	230c      	movs	r3, #12
 80009c2:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009c4:	2302      	movs	r3, #2
 80009c6:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c8:	2300      	movs	r3, #0
 80009ca:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009cc:	2300      	movs	r3, #0
 80009ce:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 80009d0:	230c      	movs	r3, #12
 80009d2:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009d4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80009d8:	4619      	mov	r1, r3
 80009da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009de:	f000 f9a9 	bl	8000d34 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 80009e2:	bf00      	nop
 80009e4:	3768      	adds	r7, #104	; 0x68
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	40008000 	.word	0x40008000
 80009f0:	40021000 	.word	0x40021000

080009f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80009f4:	480d      	ldr	r0, [pc, #52]	; (8000a2c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80009f6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009f8:	480d      	ldr	r0, [pc, #52]	; (8000a30 <LoopForever+0x6>)
  ldr r1, =_edata
 80009fa:	490e      	ldr	r1, [pc, #56]	; (8000a34 <LoopForever+0xa>)
  ldr r2, =_sidata
 80009fc:	4a0e      	ldr	r2, [pc, #56]	; (8000a38 <LoopForever+0xe>)
  movs r3, #0
 80009fe:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000a00:	e002      	b.n	8000a08 <LoopCopyDataInit>

08000a02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a06:	3304      	adds	r3, #4

08000a08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a0c:	d3f9      	bcc.n	8000a02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a0e:	4a0b      	ldr	r2, [pc, #44]	; (8000a3c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a10:	4c0b      	ldr	r4, [pc, #44]	; (8000a40 <LoopForever+0x16>)
  movs r3, #0
 8000a12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a14:	e001      	b.n	8000a1a <LoopFillZerobss>

08000a16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a18:	3204      	adds	r2, #4

08000a1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a1c:	d3fb      	bcc.n	8000a16 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000a1e:	f7ff ff35 	bl	800088c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a22:	f002 f9a5 	bl	8002d70 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a26:	f7ff fe2f 	bl	8000688 <main>

08000a2a <LoopForever>:

LoopForever:
    b LoopForever
 8000a2a:	e7fe      	b.n	8000a2a <LoopForever>
  ldr   r0, =_estack
 8000a2c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000a30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a34:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000a38:	0800371c 	.word	0x0800371c
  ldr r2, =_sbss
 8000a3c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000a40:	20000298 	.word	0x20000298

08000a44 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a44:	e7fe      	b.n	8000a44 <ADC1_2_IRQHandler>

08000a46 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a46:	b580      	push	{r7, lr}
 8000a48:	b082      	sub	sp, #8
 8000a4a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a50:	2003      	movs	r0, #3
 8000a52:	f000 f93d 	bl	8000cd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a56:	2000      	movs	r0, #0
 8000a58:	f000 f80e 	bl	8000a78 <HAL_InitTick>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d002      	beq.n	8000a68 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000a62:	2301      	movs	r3, #1
 8000a64:	71fb      	strb	r3, [r7, #7]
 8000a66:	e001      	b.n	8000a6c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000a68:	f7ff fe8c 	bl	8000784 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a6c:	79fb      	ldrb	r3, [r7, #7]

}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	3708      	adds	r7, #8
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
	...

08000a78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b084      	sub	sp, #16
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a80:	2300      	movs	r3, #0
 8000a82:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000a84:	4b16      	ldr	r3, [pc, #88]	; (8000ae0 <HAL_InitTick+0x68>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d022      	beq.n	8000ad2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000a8c:	4b15      	ldr	r3, [pc, #84]	; (8000ae4 <HAL_InitTick+0x6c>)
 8000a8e:	681a      	ldr	r2, [r3, #0]
 8000a90:	4b13      	ldr	r3, [pc, #76]	; (8000ae0 <HAL_InitTick+0x68>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000a98:	fbb1 f3f3 	udiv	r3, r1, r3
 8000a9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f000 f93a 	bl	8000d1a <HAL_SYSTICK_Config>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d10f      	bne.n	8000acc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	2b0f      	cmp	r3, #15
 8000ab0:	d809      	bhi.n	8000ac6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	6879      	ldr	r1, [r7, #4]
 8000ab6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000aba:	f000 f914 	bl	8000ce6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000abe:	4a0a      	ldr	r2, [pc, #40]	; (8000ae8 <HAL_InitTick+0x70>)
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	6013      	str	r3, [r2, #0]
 8000ac4:	e007      	b.n	8000ad6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	73fb      	strb	r3, [r7, #15]
 8000aca:	e004      	b.n	8000ad6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000acc:	2301      	movs	r3, #1
 8000ace:	73fb      	strb	r3, [r7, #15]
 8000ad0:	e001      	b.n	8000ad6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000ad6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ad8:	4618      	mov	r0, r3
 8000ada:	3710      	adds	r7, #16
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	20000008 	.word	0x20000008
 8000ae4:	20000000 	.word	0x20000000
 8000ae8:	20000004 	.word	0x20000004

08000aec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000af0:	4b05      	ldr	r3, [pc, #20]	; (8000b08 <HAL_IncTick+0x1c>)
 8000af2:	681a      	ldr	r2, [r3, #0]
 8000af4:	4b05      	ldr	r3, [pc, #20]	; (8000b0c <HAL_IncTick+0x20>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4413      	add	r3, r2
 8000afa:	4a03      	ldr	r2, [pc, #12]	; (8000b08 <HAL_IncTick+0x1c>)
 8000afc:	6013      	str	r3, [r2, #0]
}
 8000afe:	bf00      	nop
 8000b00:	46bd      	mov	sp, r7
 8000b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b06:	4770      	bx	lr
 8000b08:	2000014c 	.word	0x2000014c
 8000b0c:	20000008 	.word	0x20000008

08000b10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  return uwTick;
 8000b14:	4b03      	ldr	r3, [pc, #12]	; (8000b24 <HAL_GetTick+0x14>)
 8000b16:	681b      	ldr	r3, [r3, #0]
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	2000014c 	.word	0x2000014c

08000b28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b084      	sub	sp, #16
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b30:	f7ff ffee 	bl	8000b10 <HAL_GetTick>
 8000b34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b3a:	68fb      	ldr	r3, [r7, #12]
 8000b3c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000b40:	d004      	beq.n	8000b4c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b42:	4b09      	ldr	r3, [pc, #36]	; (8000b68 <HAL_Delay+0x40>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	68fa      	ldr	r2, [r7, #12]
 8000b48:	4413      	add	r3, r2
 8000b4a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b4c:	bf00      	nop
 8000b4e:	f7ff ffdf 	bl	8000b10 <HAL_GetTick>
 8000b52:	4602      	mov	r2, r0
 8000b54:	68bb      	ldr	r3, [r7, #8]
 8000b56:	1ad3      	subs	r3, r2, r3
 8000b58:	68fa      	ldr	r2, [r7, #12]
 8000b5a:	429a      	cmp	r2, r3
 8000b5c:	d8f7      	bhi.n	8000b4e <HAL_Delay+0x26>
  {
  }
}
 8000b5e:	bf00      	nop
 8000b60:	bf00      	nop
 8000b62:	3710      	adds	r7, #16
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	20000008 	.word	0x20000008

08000b6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	b085      	sub	sp, #20
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	f003 0307 	and.w	r3, r3, #7
 8000b7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b7c:	4b0c      	ldr	r3, [pc, #48]	; (8000bb0 <__NVIC_SetPriorityGrouping+0x44>)
 8000b7e:	68db      	ldr	r3, [r3, #12]
 8000b80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b82:	68ba      	ldr	r2, [r7, #8]
 8000b84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b88:	4013      	ands	r3, r2
 8000b8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b90:	68bb      	ldr	r3, [r7, #8]
 8000b92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b9e:	4a04      	ldr	r2, [pc, #16]	; (8000bb0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ba0:	68bb      	ldr	r3, [r7, #8]
 8000ba2:	60d3      	str	r3, [r2, #12]
}
 8000ba4:	bf00      	nop
 8000ba6:	3714      	adds	r7, #20
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr
 8000bb0:	e000ed00 	.word	0xe000ed00

08000bb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bb8:	4b04      	ldr	r3, [pc, #16]	; (8000bcc <__NVIC_GetPriorityGrouping+0x18>)
 8000bba:	68db      	ldr	r3, [r3, #12]
 8000bbc:	0a1b      	lsrs	r3, r3, #8
 8000bbe:	f003 0307 	and.w	r3, r3, #7
}
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bca:	4770      	bx	lr
 8000bcc:	e000ed00 	.word	0xe000ed00

08000bd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b083      	sub	sp, #12
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	6039      	str	r1, [r7, #0]
 8000bda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	db0a      	blt.n	8000bfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	b2da      	uxtb	r2, r3
 8000be8:	490c      	ldr	r1, [pc, #48]	; (8000c1c <__NVIC_SetPriority+0x4c>)
 8000bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bee:	0112      	lsls	r2, r2, #4
 8000bf0:	b2d2      	uxtb	r2, r2
 8000bf2:	440b      	add	r3, r1
 8000bf4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bf8:	e00a      	b.n	8000c10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	b2da      	uxtb	r2, r3
 8000bfe:	4908      	ldr	r1, [pc, #32]	; (8000c20 <__NVIC_SetPriority+0x50>)
 8000c00:	79fb      	ldrb	r3, [r7, #7]
 8000c02:	f003 030f 	and.w	r3, r3, #15
 8000c06:	3b04      	subs	r3, #4
 8000c08:	0112      	lsls	r2, r2, #4
 8000c0a:	b2d2      	uxtb	r2, r2
 8000c0c:	440b      	add	r3, r1
 8000c0e:	761a      	strb	r2, [r3, #24]
}
 8000c10:	bf00      	nop
 8000c12:	370c      	adds	r7, #12
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr
 8000c1c:	e000e100 	.word	0xe000e100
 8000c20:	e000ed00 	.word	0xe000ed00

08000c24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b089      	sub	sp, #36	; 0x24
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	60f8      	str	r0, [r7, #12]
 8000c2c:	60b9      	str	r1, [r7, #8]
 8000c2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	f003 0307 	and.w	r3, r3, #7
 8000c36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c38:	69fb      	ldr	r3, [r7, #28]
 8000c3a:	f1c3 0307 	rsb	r3, r3, #7
 8000c3e:	2b04      	cmp	r3, #4
 8000c40:	bf28      	it	cs
 8000c42:	2304      	movcs	r3, #4
 8000c44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c46:	69fb      	ldr	r3, [r7, #28]
 8000c48:	3304      	adds	r3, #4
 8000c4a:	2b06      	cmp	r3, #6
 8000c4c:	d902      	bls.n	8000c54 <NVIC_EncodePriority+0x30>
 8000c4e:	69fb      	ldr	r3, [r7, #28]
 8000c50:	3b03      	subs	r3, #3
 8000c52:	e000      	b.n	8000c56 <NVIC_EncodePriority+0x32>
 8000c54:	2300      	movs	r3, #0
 8000c56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c58:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000c5c:	69bb      	ldr	r3, [r7, #24]
 8000c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c62:	43da      	mvns	r2, r3
 8000c64:	68bb      	ldr	r3, [r7, #8]
 8000c66:	401a      	ands	r2, r3
 8000c68:	697b      	ldr	r3, [r7, #20]
 8000c6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c6c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000c70:	697b      	ldr	r3, [r7, #20]
 8000c72:	fa01 f303 	lsl.w	r3, r1, r3
 8000c76:	43d9      	mvns	r1, r3
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c7c:	4313      	orrs	r3, r2
         );
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	3724      	adds	r7, #36	; 0x24
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr
	...

08000c8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b082      	sub	sp, #8
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	3b01      	subs	r3, #1
 8000c98:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c9c:	d301      	bcc.n	8000ca2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	e00f      	b.n	8000cc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ca2:	4a0a      	ldr	r2, [pc, #40]	; (8000ccc <SysTick_Config+0x40>)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	3b01      	subs	r3, #1
 8000ca8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000caa:	210f      	movs	r1, #15
 8000cac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000cb0:	f7ff ff8e 	bl	8000bd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cb4:	4b05      	ldr	r3, [pc, #20]	; (8000ccc <SysTick_Config+0x40>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cba:	4b04      	ldr	r3, [pc, #16]	; (8000ccc <SysTick_Config+0x40>)
 8000cbc:	2207      	movs	r2, #7
 8000cbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cc0:	2300      	movs	r3, #0
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	3708      	adds	r7, #8
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	e000e010 	.word	0xe000e010

08000cd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cd8:	6878      	ldr	r0, [r7, #4]
 8000cda:	f7ff ff47 	bl	8000b6c <__NVIC_SetPriorityGrouping>
}
 8000cde:	bf00      	nop
 8000ce0:	3708      	adds	r7, #8
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}

08000ce6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ce6:	b580      	push	{r7, lr}
 8000ce8:	b086      	sub	sp, #24
 8000cea:	af00      	add	r7, sp, #0
 8000cec:	4603      	mov	r3, r0
 8000cee:	60b9      	str	r1, [r7, #8]
 8000cf0:	607a      	str	r2, [r7, #4]
 8000cf2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000cf4:	f7ff ff5e 	bl	8000bb4 <__NVIC_GetPriorityGrouping>
 8000cf8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cfa:	687a      	ldr	r2, [r7, #4]
 8000cfc:	68b9      	ldr	r1, [r7, #8]
 8000cfe:	6978      	ldr	r0, [r7, #20]
 8000d00:	f7ff ff90 	bl	8000c24 <NVIC_EncodePriority>
 8000d04:	4602      	mov	r2, r0
 8000d06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d0a:	4611      	mov	r1, r2
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f7ff ff5f 	bl	8000bd0 <__NVIC_SetPriority>
}
 8000d12:	bf00      	nop
 8000d14:	3718      	adds	r7, #24
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}

08000d1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d1a:	b580      	push	{r7, lr}
 8000d1c:	b082      	sub	sp, #8
 8000d1e:	af00      	add	r7, sp, #0
 8000d20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d22:	6878      	ldr	r0, [r7, #4]
 8000d24:	f7ff ffb2 	bl	8000c8c <SysTick_Config>
 8000d28:	4603      	mov	r3, r0
}
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	3708      	adds	r7, #8
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
	...

08000d34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b087      	sub	sp, #28
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
 8000d3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000d42:	e15a      	b.n	8000ffa <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	681a      	ldr	r2, [r3, #0]
 8000d48:	2101      	movs	r1, #1
 8000d4a:	697b      	ldr	r3, [r7, #20]
 8000d4c:	fa01 f303 	lsl.w	r3, r1, r3
 8000d50:	4013      	ands	r3, r2
 8000d52:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	f000 814c 	beq.w	8000ff4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	f003 0303 	and.w	r3, r3, #3
 8000d64:	2b01      	cmp	r3, #1
 8000d66:	d005      	beq.n	8000d74 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d68:	683b      	ldr	r3, [r7, #0]
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d70:	2b02      	cmp	r3, #2
 8000d72:	d130      	bne.n	8000dd6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	689b      	ldr	r3, [r3, #8]
 8000d78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000d7a:	697b      	ldr	r3, [r7, #20]
 8000d7c:	005b      	lsls	r3, r3, #1
 8000d7e:	2203      	movs	r2, #3
 8000d80:	fa02 f303 	lsl.w	r3, r2, r3
 8000d84:	43db      	mvns	r3, r3
 8000d86:	693a      	ldr	r2, [r7, #16]
 8000d88:	4013      	ands	r3, r2
 8000d8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	68da      	ldr	r2, [r3, #12]
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	005b      	lsls	r3, r3, #1
 8000d94:	fa02 f303 	lsl.w	r3, r2, r3
 8000d98:	693a      	ldr	r2, [r7, #16]
 8000d9a:	4313      	orrs	r3, r2
 8000d9c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	693a      	ldr	r2, [r7, #16]
 8000da2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000daa:	2201      	movs	r2, #1
 8000dac:	697b      	ldr	r3, [r7, #20]
 8000dae:	fa02 f303 	lsl.w	r3, r2, r3
 8000db2:	43db      	mvns	r3, r3
 8000db4:	693a      	ldr	r2, [r7, #16]
 8000db6:	4013      	ands	r3, r2
 8000db8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	685b      	ldr	r3, [r3, #4]
 8000dbe:	091b      	lsrs	r3, r3, #4
 8000dc0:	f003 0201 	and.w	r2, r3, #1
 8000dc4:	697b      	ldr	r3, [r7, #20]
 8000dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dca:	693a      	ldr	r2, [r7, #16]
 8000dcc:	4313      	orrs	r3, r2
 8000dce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	693a      	ldr	r2, [r7, #16]
 8000dd4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	685b      	ldr	r3, [r3, #4]
 8000dda:	f003 0303 	and.w	r3, r3, #3
 8000dde:	2b03      	cmp	r3, #3
 8000de0:	d017      	beq.n	8000e12 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	68db      	ldr	r3, [r3, #12]
 8000de6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	005b      	lsls	r3, r3, #1
 8000dec:	2203      	movs	r2, #3
 8000dee:	fa02 f303 	lsl.w	r3, r2, r3
 8000df2:	43db      	mvns	r3, r3
 8000df4:	693a      	ldr	r2, [r7, #16]
 8000df6:	4013      	ands	r3, r2
 8000df8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000dfa:	683b      	ldr	r3, [r7, #0]
 8000dfc:	689a      	ldr	r2, [r3, #8]
 8000dfe:	697b      	ldr	r3, [r7, #20]
 8000e00:	005b      	lsls	r3, r3, #1
 8000e02:	fa02 f303 	lsl.w	r3, r2, r3
 8000e06:	693a      	ldr	r2, [r7, #16]
 8000e08:	4313      	orrs	r3, r2
 8000e0a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	693a      	ldr	r2, [r7, #16]
 8000e10:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	f003 0303 	and.w	r3, r3, #3
 8000e1a:	2b02      	cmp	r3, #2
 8000e1c:	d123      	bne.n	8000e66 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	08da      	lsrs	r2, r3, #3
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	3208      	adds	r2, #8
 8000e26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e2a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000e2c:	697b      	ldr	r3, [r7, #20]
 8000e2e:	f003 0307 	and.w	r3, r3, #7
 8000e32:	009b      	lsls	r3, r3, #2
 8000e34:	220f      	movs	r2, #15
 8000e36:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3a:	43db      	mvns	r3, r3
 8000e3c:	693a      	ldr	r2, [r7, #16]
 8000e3e:	4013      	ands	r3, r2
 8000e40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	691a      	ldr	r2, [r3, #16]
 8000e46:	697b      	ldr	r3, [r7, #20]
 8000e48:	f003 0307 	and.w	r3, r3, #7
 8000e4c:	009b      	lsls	r3, r3, #2
 8000e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e52:	693a      	ldr	r2, [r7, #16]
 8000e54:	4313      	orrs	r3, r2
 8000e56:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000e58:	697b      	ldr	r3, [r7, #20]
 8000e5a:	08da      	lsrs	r2, r3, #3
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	3208      	adds	r2, #8
 8000e60:	6939      	ldr	r1, [r7, #16]
 8000e62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	005b      	lsls	r3, r3, #1
 8000e70:	2203      	movs	r2, #3
 8000e72:	fa02 f303 	lsl.w	r3, r2, r3
 8000e76:	43db      	mvns	r3, r3
 8000e78:	693a      	ldr	r2, [r7, #16]
 8000e7a:	4013      	ands	r3, r2
 8000e7c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	f003 0203 	and.w	r2, r3, #3
 8000e86:	697b      	ldr	r3, [r7, #20]
 8000e88:	005b      	lsls	r3, r3, #1
 8000e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8e:	693a      	ldr	r2, [r7, #16]
 8000e90:	4313      	orrs	r3, r2
 8000e92:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	693a      	ldr	r2, [r7, #16]
 8000e98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	f000 80a6 	beq.w	8000ff4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ea8:	4b5b      	ldr	r3, [pc, #364]	; (8001018 <HAL_GPIO_Init+0x2e4>)
 8000eaa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000eac:	4a5a      	ldr	r2, [pc, #360]	; (8001018 <HAL_GPIO_Init+0x2e4>)
 8000eae:	f043 0301 	orr.w	r3, r3, #1
 8000eb2:	6613      	str	r3, [r2, #96]	; 0x60
 8000eb4:	4b58      	ldr	r3, [pc, #352]	; (8001018 <HAL_GPIO_Init+0x2e4>)
 8000eb6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000eb8:	f003 0301 	and.w	r3, r3, #1
 8000ebc:	60bb      	str	r3, [r7, #8]
 8000ebe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000ec0:	4a56      	ldr	r2, [pc, #344]	; (800101c <HAL_GPIO_Init+0x2e8>)
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	089b      	lsrs	r3, r3, #2
 8000ec6:	3302      	adds	r3, #2
 8000ec8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ecc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	f003 0303 	and.w	r3, r3, #3
 8000ed4:	009b      	lsls	r3, r3, #2
 8000ed6:	220f      	movs	r2, #15
 8000ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8000edc:	43db      	mvns	r3, r3
 8000ede:	693a      	ldr	r2, [r7, #16]
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000eea:	d01f      	beq.n	8000f2c <HAL_GPIO_Init+0x1f8>
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	4a4c      	ldr	r2, [pc, #304]	; (8001020 <HAL_GPIO_Init+0x2ec>)
 8000ef0:	4293      	cmp	r3, r2
 8000ef2:	d019      	beq.n	8000f28 <HAL_GPIO_Init+0x1f4>
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	4a4b      	ldr	r2, [pc, #300]	; (8001024 <HAL_GPIO_Init+0x2f0>)
 8000ef8:	4293      	cmp	r3, r2
 8000efa:	d013      	beq.n	8000f24 <HAL_GPIO_Init+0x1f0>
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	4a4a      	ldr	r2, [pc, #296]	; (8001028 <HAL_GPIO_Init+0x2f4>)
 8000f00:	4293      	cmp	r3, r2
 8000f02:	d00d      	beq.n	8000f20 <HAL_GPIO_Init+0x1ec>
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	4a49      	ldr	r2, [pc, #292]	; (800102c <HAL_GPIO_Init+0x2f8>)
 8000f08:	4293      	cmp	r3, r2
 8000f0a:	d007      	beq.n	8000f1c <HAL_GPIO_Init+0x1e8>
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	4a48      	ldr	r2, [pc, #288]	; (8001030 <HAL_GPIO_Init+0x2fc>)
 8000f10:	4293      	cmp	r3, r2
 8000f12:	d101      	bne.n	8000f18 <HAL_GPIO_Init+0x1e4>
 8000f14:	2305      	movs	r3, #5
 8000f16:	e00a      	b.n	8000f2e <HAL_GPIO_Init+0x1fa>
 8000f18:	2306      	movs	r3, #6
 8000f1a:	e008      	b.n	8000f2e <HAL_GPIO_Init+0x1fa>
 8000f1c:	2304      	movs	r3, #4
 8000f1e:	e006      	b.n	8000f2e <HAL_GPIO_Init+0x1fa>
 8000f20:	2303      	movs	r3, #3
 8000f22:	e004      	b.n	8000f2e <HAL_GPIO_Init+0x1fa>
 8000f24:	2302      	movs	r3, #2
 8000f26:	e002      	b.n	8000f2e <HAL_GPIO_Init+0x1fa>
 8000f28:	2301      	movs	r3, #1
 8000f2a:	e000      	b.n	8000f2e <HAL_GPIO_Init+0x1fa>
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	697a      	ldr	r2, [r7, #20]
 8000f30:	f002 0203 	and.w	r2, r2, #3
 8000f34:	0092      	lsls	r2, r2, #2
 8000f36:	4093      	lsls	r3, r2
 8000f38:	693a      	ldr	r2, [r7, #16]
 8000f3a:	4313      	orrs	r3, r2
 8000f3c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f3e:	4937      	ldr	r1, [pc, #220]	; (800101c <HAL_GPIO_Init+0x2e8>)
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	089b      	lsrs	r3, r3, #2
 8000f44:	3302      	adds	r3, #2
 8000f46:	693a      	ldr	r2, [r7, #16]
 8000f48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000f4c:	4b39      	ldr	r3, [pc, #228]	; (8001034 <HAL_GPIO_Init+0x300>)
 8000f4e:	689b      	ldr	r3, [r3, #8]
 8000f50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	43db      	mvns	r3, r3
 8000f56:	693a      	ldr	r2, [r7, #16]
 8000f58:	4013      	ands	r3, r2
 8000f5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	685b      	ldr	r3, [r3, #4]
 8000f60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d003      	beq.n	8000f70 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8000f68:	693a      	ldr	r2, [r7, #16]
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	4313      	orrs	r3, r2
 8000f6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000f70:	4a30      	ldr	r2, [pc, #192]	; (8001034 <HAL_GPIO_Init+0x300>)
 8000f72:	693b      	ldr	r3, [r7, #16]
 8000f74:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000f76:	4b2f      	ldr	r3, [pc, #188]	; (8001034 <HAL_GPIO_Init+0x300>)
 8000f78:	68db      	ldr	r3, [r3, #12]
 8000f7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	43db      	mvns	r3, r3
 8000f80:	693a      	ldr	r2, [r7, #16]
 8000f82:	4013      	ands	r3, r2
 8000f84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d003      	beq.n	8000f9a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8000f92:	693a      	ldr	r2, [r7, #16]
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	4313      	orrs	r3, r2
 8000f98:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000f9a:	4a26      	ldr	r2, [pc, #152]	; (8001034 <HAL_GPIO_Init+0x300>)
 8000f9c:	693b      	ldr	r3, [r7, #16]
 8000f9e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8000fa0:	4b24      	ldr	r3, [pc, #144]	; (8001034 <HAL_GPIO_Init+0x300>)
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	43db      	mvns	r3, r3
 8000faa:	693a      	ldr	r2, [r7, #16]
 8000fac:	4013      	ands	r3, r2
 8000fae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d003      	beq.n	8000fc4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8000fbc:	693a      	ldr	r2, [r7, #16]
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000fc4:	4a1b      	ldr	r2, [pc, #108]	; (8001034 <HAL_GPIO_Init+0x300>)
 8000fc6:	693b      	ldr	r3, [r7, #16]
 8000fc8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000fca:	4b1a      	ldr	r3, [pc, #104]	; (8001034 <HAL_GPIO_Init+0x300>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	43db      	mvns	r3, r3
 8000fd4:	693a      	ldr	r2, [r7, #16]
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	685b      	ldr	r3, [r3, #4]
 8000fde:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d003      	beq.n	8000fee <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8000fe6:	693a      	ldr	r2, [r7, #16]
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	4313      	orrs	r3, r2
 8000fec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000fee:	4a11      	ldr	r2, [pc, #68]	; (8001034 <HAL_GPIO_Init+0x300>)
 8000ff0:	693b      	ldr	r3, [r7, #16]
 8000ff2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	681a      	ldr	r2, [r3, #0]
 8000ffe:	697b      	ldr	r3, [r7, #20]
 8001000:	fa22 f303 	lsr.w	r3, r2, r3
 8001004:	2b00      	cmp	r3, #0
 8001006:	f47f ae9d 	bne.w	8000d44 <HAL_GPIO_Init+0x10>
  }
}
 800100a:	bf00      	nop
 800100c:	bf00      	nop
 800100e:	371c      	adds	r7, #28
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr
 8001018:	40021000 	.word	0x40021000
 800101c:	40010000 	.word	0x40010000
 8001020:	48000400 	.word	0x48000400
 8001024:	48000800 	.word	0x48000800
 8001028:	48000c00 	.word	0x48000c00
 800102c:	48001000 	.word	0x48001000
 8001030:	48001400 	.word	0x48001400
 8001034:	40010400 	.word	0x40010400

08001038 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001038:	b480      	push	{r7}
 800103a:	b083      	sub	sp, #12
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	460b      	mov	r3, r1
 8001042:	807b      	strh	r3, [r7, #2]
 8001044:	4613      	mov	r3, r2
 8001046:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001048:	787b      	ldrb	r3, [r7, #1]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d003      	beq.n	8001056 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800104e:	887a      	ldrh	r2, [r7, #2]
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001054:	e002      	b.n	800105c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001056:	887a      	ldrh	r2, [r7, #2]
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800105c:	bf00      	nop
 800105e:	370c      	adds	r7, #12
 8001060:	46bd      	mov	sp, r7
 8001062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001066:	4770      	bx	lr

08001068 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001068:	b480      	push	{r7}
 800106a:	b085      	sub	sp, #20
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d141      	bne.n	80010fa <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001076:	4b4b      	ldr	r3, [pc, #300]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800107e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001082:	d131      	bne.n	80010e8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001084:	4b47      	ldr	r3, [pc, #284]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001086:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800108a:	4a46      	ldr	r2, [pc, #280]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800108c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001090:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001094:	4b43      	ldr	r3, [pc, #268]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800109c:	4a41      	ldr	r2, [pc, #260]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800109e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010a2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80010a4:	4b40      	ldr	r3, [pc, #256]	; (80011a8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2232      	movs	r2, #50	; 0x32
 80010aa:	fb02 f303 	mul.w	r3, r2, r3
 80010ae:	4a3f      	ldr	r2, [pc, #252]	; (80011ac <HAL_PWREx_ControlVoltageScaling+0x144>)
 80010b0:	fba2 2303 	umull	r2, r3, r2, r3
 80010b4:	0c9b      	lsrs	r3, r3, #18
 80010b6:	3301      	adds	r3, #1
 80010b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80010ba:	e002      	b.n	80010c2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	3b01      	subs	r3, #1
 80010c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80010c2:	4b38      	ldr	r3, [pc, #224]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010c4:	695b      	ldr	r3, [r3, #20]
 80010c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010ce:	d102      	bne.n	80010d6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d1f2      	bne.n	80010bc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80010d6:	4b33      	ldr	r3, [pc, #204]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010d8:	695b      	ldr	r3, [r3, #20]
 80010da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010e2:	d158      	bne.n	8001196 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80010e4:	2303      	movs	r3, #3
 80010e6:	e057      	b.n	8001198 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80010e8:	4b2e      	ldr	r3, [pc, #184]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80010ee:	4a2d      	ldr	r2, [pc, #180]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80010f4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80010f8:	e04d      	b.n	8001196 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001100:	d141      	bne.n	8001186 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001102:	4b28      	ldr	r3, [pc, #160]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800110a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800110e:	d131      	bne.n	8001174 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001110:	4b24      	ldr	r3, [pc, #144]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001112:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001116:	4a23      	ldr	r2, [pc, #140]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001118:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800111c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001120:	4b20      	ldr	r3, [pc, #128]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001128:	4a1e      	ldr	r2, [pc, #120]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800112a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800112e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001130:	4b1d      	ldr	r3, [pc, #116]	; (80011a8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	2232      	movs	r2, #50	; 0x32
 8001136:	fb02 f303 	mul.w	r3, r2, r3
 800113a:	4a1c      	ldr	r2, [pc, #112]	; (80011ac <HAL_PWREx_ControlVoltageScaling+0x144>)
 800113c:	fba2 2303 	umull	r2, r3, r2, r3
 8001140:	0c9b      	lsrs	r3, r3, #18
 8001142:	3301      	adds	r3, #1
 8001144:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001146:	e002      	b.n	800114e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	3b01      	subs	r3, #1
 800114c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800114e:	4b15      	ldr	r3, [pc, #84]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001150:	695b      	ldr	r3, [r3, #20]
 8001152:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001156:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800115a:	d102      	bne.n	8001162 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d1f2      	bne.n	8001148 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001162:	4b10      	ldr	r3, [pc, #64]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001164:	695b      	ldr	r3, [r3, #20]
 8001166:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800116a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800116e:	d112      	bne.n	8001196 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001170:	2303      	movs	r3, #3
 8001172:	e011      	b.n	8001198 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001174:	4b0b      	ldr	r3, [pc, #44]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001176:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800117a:	4a0a      	ldr	r2, [pc, #40]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800117c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001180:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001184:	e007      	b.n	8001196 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001186:	4b07      	ldr	r3, [pc, #28]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800118e:	4a05      	ldr	r2, [pc, #20]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001190:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001194:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001196:	2300      	movs	r3, #0
}
 8001198:	4618      	mov	r0, r3
 800119a:	3714      	adds	r7, #20
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr
 80011a4:	40007000 	.word	0x40007000
 80011a8:	20000000 	.word	0x20000000
 80011ac:	431bde83 	.word	0x431bde83

080011b0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80011b4:	4b05      	ldr	r3, [pc, #20]	; (80011cc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80011b6:	689b      	ldr	r3, [r3, #8]
 80011b8:	4a04      	ldr	r2, [pc, #16]	; (80011cc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80011ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011be:	6093      	str	r3, [r2, #8]
}
 80011c0:	bf00      	nop
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	40007000 	.word	0x40007000

080011d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b088      	sub	sp, #32
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d101      	bne.n	80011e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011de:	2301      	movs	r3, #1
 80011e0:	e306      	b.n	80017f0 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f003 0301 	and.w	r3, r3, #1
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d075      	beq.n	80012da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011ee:	4b97      	ldr	r3, [pc, #604]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 80011f0:	689b      	ldr	r3, [r3, #8]
 80011f2:	f003 030c 	and.w	r3, r3, #12
 80011f6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80011f8:	4b94      	ldr	r3, [pc, #592]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 80011fa:	68db      	ldr	r3, [r3, #12]
 80011fc:	f003 0303 	and.w	r3, r3, #3
 8001200:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001202:	69bb      	ldr	r3, [r7, #24]
 8001204:	2b0c      	cmp	r3, #12
 8001206:	d102      	bne.n	800120e <HAL_RCC_OscConfig+0x3e>
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	2b03      	cmp	r3, #3
 800120c:	d002      	beq.n	8001214 <HAL_RCC_OscConfig+0x44>
 800120e:	69bb      	ldr	r3, [r7, #24]
 8001210:	2b08      	cmp	r3, #8
 8001212:	d10b      	bne.n	800122c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001214:	4b8d      	ldr	r3, [pc, #564]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800121c:	2b00      	cmp	r3, #0
 800121e:	d05b      	beq.n	80012d8 <HAL_RCC_OscConfig+0x108>
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d157      	bne.n	80012d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001228:	2301      	movs	r3, #1
 800122a:	e2e1      	b.n	80017f0 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001234:	d106      	bne.n	8001244 <HAL_RCC_OscConfig+0x74>
 8001236:	4b85      	ldr	r3, [pc, #532]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4a84      	ldr	r2, [pc, #528]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 800123c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001240:	6013      	str	r3, [r2, #0]
 8001242:	e01d      	b.n	8001280 <HAL_RCC_OscConfig+0xb0>
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800124c:	d10c      	bne.n	8001268 <HAL_RCC_OscConfig+0x98>
 800124e:	4b7f      	ldr	r3, [pc, #508]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4a7e      	ldr	r2, [pc, #504]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 8001254:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001258:	6013      	str	r3, [r2, #0]
 800125a:	4b7c      	ldr	r3, [pc, #496]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4a7b      	ldr	r2, [pc, #492]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 8001260:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001264:	6013      	str	r3, [r2, #0]
 8001266:	e00b      	b.n	8001280 <HAL_RCC_OscConfig+0xb0>
 8001268:	4b78      	ldr	r3, [pc, #480]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a77      	ldr	r2, [pc, #476]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 800126e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001272:	6013      	str	r3, [r2, #0]
 8001274:	4b75      	ldr	r3, [pc, #468]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4a74      	ldr	r2, [pc, #464]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 800127a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800127e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d013      	beq.n	80012b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001288:	f7ff fc42 	bl	8000b10 <HAL_GetTick>
 800128c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800128e:	e008      	b.n	80012a2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001290:	f7ff fc3e 	bl	8000b10 <HAL_GetTick>
 8001294:	4602      	mov	r2, r0
 8001296:	693b      	ldr	r3, [r7, #16]
 8001298:	1ad3      	subs	r3, r2, r3
 800129a:	2b64      	cmp	r3, #100	; 0x64
 800129c:	d901      	bls.n	80012a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800129e:	2303      	movs	r3, #3
 80012a0:	e2a6      	b.n	80017f0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80012a2:	4b6a      	ldr	r3, [pc, #424]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d0f0      	beq.n	8001290 <HAL_RCC_OscConfig+0xc0>
 80012ae:	e014      	b.n	80012da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012b0:	f7ff fc2e 	bl	8000b10 <HAL_GetTick>
 80012b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80012b6:	e008      	b.n	80012ca <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012b8:	f7ff fc2a 	bl	8000b10 <HAL_GetTick>
 80012bc:	4602      	mov	r2, r0
 80012be:	693b      	ldr	r3, [r7, #16]
 80012c0:	1ad3      	subs	r3, r2, r3
 80012c2:	2b64      	cmp	r3, #100	; 0x64
 80012c4:	d901      	bls.n	80012ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80012c6:	2303      	movs	r3, #3
 80012c8:	e292      	b.n	80017f0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80012ca:	4b60      	ldr	r3, [pc, #384]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d1f0      	bne.n	80012b8 <HAL_RCC_OscConfig+0xe8>
 80012d6:	e000      	b.n	80012da <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f003 0302 	and.w	r3, r3, #2
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d075      	beq.n	80013d2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80012e6:	4b59      	ldr	r3, [pc, #356]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 80012e8:	689b      	ldr	r3, [r3, #8]
 80012ea:	f003 030c 	and.w	r3, r3, #12
 80012ee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80012f0:	4b56      	ldr	r3, [pc, #344]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 80012f2:	68db      	ldr	r3, [r3, #12]
 80012f4:	f003 0303 	and.w	r3, r3, #3
 80012f8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80012fa:	69bb      	ldr	r3, [r7, #24]
 80012fc:	2b0c      	cmp	r3, #12
 80012fe:	d102      	bne.n	8001306 <HAL_RCC_OscConfig+0x136>
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	2b02      	cmp	r3, #2
 8001304:	d002      	beq.n	800130c <HAL_RCC_OscConfig+0x13c>
 8001306:	69bb      	ldr	r3, [r7, #24]
 8001308:	2b04      	cmp	r3, #4
 800130a:	d11f      	bne.n	800134c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800130c:	4b4f      	ldr	r3, [pc, #316]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001314:	2b00      	cmp	r3, #0
 8001316:	d005      	beq.n	8001324 <HAL_RCC_OscConfig+0x154>
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	68db      	ldr	r3, [r3, #12]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d101      	bne.n	8001324 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001320:	2301      	movs	r3, #1
 8001322:	e265      	b.n	80017f0 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001324:	4b49      	ldr	r3, [pc, #292]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	691b      	ldr	r3, [r3, #16]
 8001330:	061b      	lsls	r3, r3, #24
 8001332:	4946      	ldr	r1, [pc, #280]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 8001334:	4313      	orrs	r3, r2
 8001336:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001338:	4b45      	ldr	r3, [pc, #276]	; (8001450 <HAL_RCC_OscConfig+0x280>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4618      	mov	r0, r3
 800133e:	f7ff fb9b 	bl	8000a78 <HAL_InitTick>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d043      	beq.n	80013d0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001348:	2301      	movs	r3, #1
 800134a:	e251      	b.n	80017f0 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d023      	beq.n	800139c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001354:	4b3d      	ldr	r3, [pc, #244]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a3c      	ldr	r2, [pc, #240]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 800135a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800135e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001360:	f7ff fbd6 	bl	8000b10 <HAL_GetTick>
 8001364:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001366:	e008      	b.n	800137a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001368:	f7ff fbd2 	bl	8000b10 <HAL_GetTick>
 800136c:	4602      	mov	r2, r0
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	2b02      	cmp	r3, #2
 8001374:	d901      	bls.n	800137a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001376:	2303      	movs	r3, #3
 8001378:	e23a      	b.n	80017f0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800137a:	4b34      	ldr	r3, [pc, #208]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001382:	2b00      	cmp	r3, #0
 8001384:	d0f0      	beq.n	8001368 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001386:	4b31      	ldr	r3, [pc, #196]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	691b      	ldr	r3, [r3, #16]
 8001392:	061b      	lsls	r3, r3, #24
 8001394:	492d      	ldr	r1, [pc, #180]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 8001396:	4313      	orrs	r3, r2
 8001398:	604b      	str	r3, [r1, #4]
 800139a:	e01a      	b.n	80013d2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800139c:	4b2b      	ldr	r3, [pc, #172]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a2a      	ldr	r2, [pc, #168]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 80013a2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80013a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013a8:	f7ff fbb2 	bl	8000b10 <HAL_GetTick>
 80013ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80013ae:	e008      	b.n	80013c2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013b0:	f7ff fbae 	bl	8000b10 <HAL_GetTick>
 80013b4:	4602      	mov	r2, r0
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	1ad3      	subs	r3, r2, r3
 80013ba:	2b02      	cmp	r3, #2
 80013bc:	d901      	bls.n	80013c2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80013be:	2303      	movs	r3, #3
 80013c0:	e216      	b.n	80017f0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80013c2:	4b22      	ldr	r3, [pc, #136]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d1f0      	bne.n	80013b0 <HAL_RCC_OscConfig+0x1e0>
 80013ce:	e000      	b.n	80013d2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80013d0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f003 0308 	and.w	r3, r3, #8
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d041      	beq.n	8001462 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	695b      	ldr	r3, [r3, #20]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d01c      	beq.n	8001420 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013e6:	4b19      	ldr	r3, [pc, #100]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 80013e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80013ec:	4a17      	ldr	r2, [pc, #92]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 80013ee:	f043 0301 	orr.w	r3, r3, #1
 80013f2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013f6:	f7ff fb8b 	bl	8000b10 <HAL_GetTick>
 80013fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80013fc:	e008      	b.n	8001410 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013fe:	f7ff fb87 	bl	8000b10 <HAL_GetTick>
 8001402:	4602      	mov	r2, r0
 8001404:	693b      	ldr	r3, [r7, #16]
 8001406:	1ad3      	subs	r3, r2, r3
 8001408:	2b02      	cmp	r3, #2
 800140a:	d901      	bls.n	8001410 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800140c:	2303      	movs	r3, #3
 800140e:	e1ef      	b.n	80017f0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001410:	4b0e      	ldr	r3, [pc, #56]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 8001412:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001416:	f003 0302 	and.w	r3, r3, #2
 800141a:	2b00      	cmp	r3, #0
 800141c:	d0ef      	beq.n	80013fe <HAL_RCC_OscConfig+0x22e>
 800141e:	e020      	b.n	8001462 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001420:	4b0a      	ldr	r3, [pc, #40]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 8001422:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001426:	4a09      	ldr	r2, [pc, #36]	; (800144c <HAL_RCC_OscConfig+0x27c>)
 8001428:	f023 0301 	bic.w	r3, r3, #1
 800142c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001430:	f7ff fb6e 	bl	8000b10 <HAL_GetTick>
 8001434:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001436:	e00d      	b.n	8001454 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001438:	f7ff fb6a 	bl	8000b10 <HAL_GetTick>
 800143c:	4602      	mov	r2, r0
 800143e:	693b      	ldr	r3, [r7, #16]
 8001440:	1ad3      	subs	r3, r2, r3
 8001442:	2b02      	cmp	r3, #2
 8001444:	d906      	bls.n	8001454 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001446:	2303      	movs	r3, #3
 8001448:	e1d2      	b.n	80017f0 <HAL_RCC_OscConfig+0x620>
 800144a:	bf00      	nop
 800144c:	40021000 	.word	0x40021000
 8001450:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001454:	4b8c      	ldr	r3, [pc, #560]	; (8001688 <HAL_RCC_OscConfig+0x4b8>)
 8001456:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800145a:	f003 0302 	and.w	r3, r3, #2
 800145e:	2b00      	cmp	r3, #0
 8001460:	d1ea      	bne.n	8001438 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f003 0304 	and.w	r3, r3, #4
 800146a:	2b00      	cmp	r3, #0
 800146c:	f000 80a6 	beq.w	80015bc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001470:	2300      	movs	r3, #0
 8001472:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001474:	4b84      	ldr	r3, [pc, #528]	; (8001688 <HAL_RCC_OscConfig+0x4b8>)
 8001476:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001478:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800147c:	2b00      	cmp	r3, #0
 800147e:	d101      	bne.n	8001484 <HAL_RCC_OscConfig+0x2b4>
 8001480:	2301      	movs	r3, #1
 8001482:	e000      	b.n	8001486 <HAL_RCC_OscConfig+0x2b6>
 8001484:	2300      	movs	r3, #0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d00d      	beq.n	80014a6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800148a:	4b7f      	ldr	r3, [pc, #508]	; (8001688 <HAL_RCC_OscConfig+0x4b8>)
 800148c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800148e:	4a7e      	ldr	r2, [pc, #504]	; (8001688 <HAL_RCC_OscConfig+0x4b8>)
 8001490:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001494:	6593      	str	r3, [r2, #88]	; 0x58
 8001496:	4b7c      	ldr	r3, [pc, #496]	; (8001688 <HAL_RCC_OscConfig+0x4b8>)
 8001498:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800149a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800149e:	60fb      	str	r3, [r7, #12]
 80014a0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80014a2:	2301      	movs	r3, #1
 80014a4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014a6:	4b79      	ldr	r3, [pc, #484]	; (800168c <HAL_RCC_OscConfig+0x4bc>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d118      	bne.n	80014e4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80014b2:	4b76      	ldr	r3, [pc, #472]	; (800168c <HAL_RCC_OscConfig+0x4bc>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a75      	ldr	r2, [pc, #468]	; (800168c <HAL_RCC_OscConfig+0x4bc>)
 80014b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014be:	f7ff fb27 	bl	8000b10 <HAL_GetTick>
 80014c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014c4:	e008      	b.n	80014d8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014c6:	f7ff fb23 	bl	8000b10 <HAL_GetTick>
 80014ca:	4602      	mov	r2, r0
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	1ad3      	subs	r3, r2, r3
 80014d0:	2b02      	cmp	r3, #2
 80014d2:	d901      	bls.n	80014d8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80014d4:	2303      	movs	r3, #3
 80014d6:	e18b      	b.n	80017f0 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014d8:	4b6c      	ldr	r3, [pc, #432]	; (800168c <HAL_RCC_OscConfig+0x4bc>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d0f0      	beq.n	80014c6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	689b      	ldr	r3, [r3, #8]
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d108      	bne.n	80014fe <HAL_RCC_OscConfig+0x32e>
 80014ec:	4b66      	ldr	r3, [pc, #408]	; (8001688 <HAL_RCC_OscConfig+0x4b8>)
 80014ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80014f2:	4a65      	ldr	r2, [pc, #404]	; (8001688 <HAL_RCC_OscConfig+0x4b8>)
 80014f4:	f043 0301 	orr.w	r3, r3, #1
 80014f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80014fc:	e024      	b.n	8001548 <HAL_RCC_OscConfig+0x378>
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	689b      	ldr	r3, [r3, #8]
 8001502:	2b05      	cmp	r3, #5
 8001504:	d110      	bne.n	8001528 <HAL_RCC_OscConfig+0x358>
 8001506:	4b60      	ldr	r3, [pc, #384]	; (8001688 <HAL_RCC_OscConfig+0x4b8>)
 8001508:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800150c:	4a5e      	ldr	r2, [pc, #376]	; (8001688 <HAL_RCC_OscConfig+0x4b8>)
 800150e:	f043 0304 	orr.w	r3, r3, #4
 8001512:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001516:	4b5c      	ldr	r3, [pc, #368]	; (8001688 <HAL_RCC_OscConfig+0x4b8>)
 8001518:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800151c:	4a5a      	ldr	r2, [pc, #360]	; (8001688 <HAL_RCC_OscConfig+0x4b8>)
 800151e:	f043 0301 	orr.w	r3, r3, #1
 8001522:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001526:	e00f      	b.n	8001548 <HAL_RCC_OscConfig+0x378>
 8001528:	4b57      	ldr	r3, [pc, #348]	; (8001688 <HAL_RCC_OscConfig+0x4b8>)
 800152a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800152e:	4a56      	ldr	r2, [pc, #344]	; (8001688 <HAL_RCC_OscConfig+0x4b8>)
 8001530:	f023 0301 	bic.w	r3, r3, #1
 8001534:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001538:	4b53      	ldr	r3, [pc, #332]	; (8001688 <HAL_RCC_OscConfig+0x4b8>)
 800153a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800153e:	4a52      	ldr	r2, [pc, #328]	; (8001688 <HAL_RCC_OscConfig+0x4b8>)
 8001540:	f023 0304 	bic.w	r3, r3, #4
 8001544:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	689b      	ldr	r3, [r3, #8]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d016      	beq.n	800157e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001550:	f7ff fade 	bl	8000b10 <HAL_GetTick>
 8001554:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001556:	e00a      	b.n	800156e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001558:	f7ff fada 	bl	8000b10 <HAL_GetTick>
 800155c:	4602      	mov	r2, r0
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	f241 3288 	movw	r2, #5000	; 0x1388
 8001566:	4293      	cmp	r3, r2
 8001568:	d901      	bls.n	800156e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800156a:	2303      	movs	r3, #3
 800156c:	e140      	b.n	80017f0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800156e:	4b46      	ldr	r3, [pc, #280]	; (8001688 <HAL_RCC_OscConfig+0x4b8>)
 8001570:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001574:	f003 0302 	and.w	r3, r3, #2
 8001578:	2b00      	cmp	r3, #0
 800157a:	d0ed      	beq.n	8001558 <HAL_RCC_OscConfig+0x388>
 800157c:	e015      	b.n	80015aa <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800157e:	f7ff fac7 	bl	8000b10 <HAL_GetTick>
 8001582:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001584:	e00a      	b.n	800159c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001586:	f7ff fac3 	bl	8000b10 <HAL_GetTick>
 800158a:	4602      	mov	r2, r0
 800158c:	693b      	ldr	r3, [r7, #16]
 800158e:	1ad3      	subs	r3, r2, r3
 8001590:	f241 3288 	movw	r2, #5000	; 0x1388
 8001594:	4293      	cmp	r3, r2
 8001596:	d901      	bls.n	800159c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001598:	2303      	movs	r3, #3
 800159a:	e129      	b.n	80017f0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800159c:	4b3a      	ldr	r3, [pc, #232]	; (8001688 <HAL_RCC_OscConfig+0x4b8>)
 800159e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015a2:	f003 0302 	and.w	r3, r3, #2
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d1ed      	bne.n	8001586 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80015aa:	7ffb      	ldrb	r3, [r7, #31]
 80015ac:	2b01      	cmp	r3, #1
 80015ae:	d105      	bne.n	80015bc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015b0:	4b35      	ldr	r3, [pc, #212]	; (8001688 <HAL_RCC_OscConfig+0x4b8>)
 80015b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015b4:	4a34      	ldr	r2, [pc, #208]	; (8001688 <HAL_RCC_OscConfig+0x4b8>)
 80015b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015ba:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f003 0320 	and.w	r3, r3, #32
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d03c      	beq.n	8001642 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	699b      	ldr	r3, [r3, #24]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d01c      	beq.n	800160a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80015d0:	4b2d      	ldr	r3, [pc, #180]	; (8001688 <HAL_RCC_OscConfig+0x4b8>)
 80015d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80015d6:	4a2c      	ldr	r2, [pc, #176]	; (8001688 <HAL_RCC_OscConfig+0x4b8>)
 80015d8:	f043 0301 	orr.w	r3, r3, #1
 80015dc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015e0:	f7ff fa96 	bl	8000b10 <HAL_GetTick>
 80015e4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80015e6:	e008      	b.n	80015fa <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80015e8:	f7ff fa92 	bl	8000b10 <HAL_GetTick>
 80015ec:	4602      	mov	r2, r0
 80015ee:	693b      	ldr	r3, [r7, #16]
 80015f0:	1ad3      	subs	r3, r2, r3
 80015f2:	2b02      	cmp	r3, #2
 80015f4:	d901      	bls.n	80015fa <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80015f6:	2303      	movs	r3, #3
 80015f8:	e0fa      	b.n	80017f0 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80015fa:	4b23      	ldr	r3, [pc, #140]	; (8001688 <HAL_RCC_OscConfig+0x4b8>)
 80015fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001600:	f003 0302 	and.w	r3, r3, #2
 8001604:	2b00      	cmp	r3, #0
 8001606:	d0ef      	beq.n	80015e8 <HAL_RCC_OscConfig+0x418>
 8001608:	e01b      	b.n	8001642 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800160a:	4b1f      	ldr	r3, [pc, #124]	; (8001688 <HAL_RCC_OscConfig+0x4b8>)
 800160c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001610:	4a1d      	ldr	r2, [pc, #116]	; (8001688 <HAL_RCC_OscConfig+0x4b8>)
 8001612:	f023 0301 	bic.w	r3, r3, #1
 8001616:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800161a:	f7ff fa79 	bl	8000b10 <HAL_GetTick>
 800161e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001620:	e008      	b.n	8001634 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001622:	f7ff fa75 	bl	8000b10 <HAL_GetTick>
 8001626:	4602      	mov	r2, r0
 8001628:	693b      	ldr	r3, [r7, #16]
 800162a:	1ad3      	subs	r3, r2, r3
 800162c:	2b02      	cmp	r3, #2
 800162e:	d901      	bls.n	8001634 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001630:	2303      	movs	r3, #3
 8001632:	e0dd      	b.n	80017f0 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001634:	4b14      	ldr	r3, [pc, #80]	; (8001688 <HAL_RCC_OscConfig+0x4b8>)
 8001636:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800163a:	f003 0302 	and.w	r3, r3, #2
 800163e:	2b00      	cmp	r3, #0
 8001640:	d1ef      	bne.n	8001622 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	69db      	ldr	r3, [r3, #28]
 8001646:	2b00      	cmp	r3, #0
 8001648:	f000 80d1 	beq.w	80017ee <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800164c:	4b0e      	ldr	r3, [pc, #56]	; (8001688 <HAL_RCC_OscConfig+0x4b8>)
 800164e:	689b      	ldr	r3, [r3, #8]
 8001650:	f003 030c 	and.w	r3, r3, #12
 8001654:	2b0c      	cmp	r3, #12
 8001656:	f000 808b 	beq.w	8001770 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	69db      	ldr	r3, [r3, #28]
 800165e:	2b02      	cmp	r3, #2
 8001660:	d15e      	bne.n	8001720 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001662:	4b09      	ldr	r3, [pc, #36]	; (8001688 <HAL_RCC_OscConfig+0x4b8>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4a08      	ldr	r2, [pc, #32]	; (8001688 <HAL_RCC_OscConfig+0x4b8>)
 8001668:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800166c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800166e:	f7ff fa4f 	bl	8000b10 <HAL_GetTick>
 8001672:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001674:	e00c      	b.n	8001690 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001676:	f7ff fa4b 	bl	8000b10 <HAL_GetTick>
 800167a:	4602      	mov	r2, r0
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	1ad3      	subs	r3, r2, r3
 8001680:	2b02      	cmp	r3, #2
 8001682:	d905      	bls.n	8001690 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001684:	2303      	movs	r3, #3
 8001686:	e0b3      	b.n	80017f0 <HAL_RCC_OscConfig+0x620>
 8001688:	40021000 	.word	0x40021000
 800168c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001690:	4b59      	ldr	r3, [pc, #356]	; (80017f8 <HAL_RCC_OscConfig+0x628>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001698:	2b00      	cmp	r3, #0
 800169a:	d1ec      	bne.n	8001676 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800169c:	4b56      	ldr	r3, [pc, #344]	; (80017f8 <HAL_RCC_OscConfig+0x628>)
 800169e:	68da      	ldr	r2, [r3, #12]
 80016a0:	4b56      	ldr	r3, [pc, #344]	; (80017fc <HAL_RCC_OscConfig+0x62c>)
 80016a2:	4013      	ands	r3, r2
 80016a4:	687a      	ldr	r2, [r7, #4]
 80016a6:	6a11      	ldr	r1, [r2, #32]
 80016a8:	687a      	ldr	r2, [r7, #4]
 80016aa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80016ac:	3a01      	subs	r2, #1
 80016ae:	0112      	lsls	r2, r2, #4
 80016b0:	4311      	orrs	r1, r2
 80016b2:	687a      	ldr	r2, [r7, #4]
 80016b4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80016b6:	0212      	lsls	r2, r2, #8
 80016b8:	4311      	orrs	r1, r2
 80016ba:	687a      	ldr	r2, [r7, #4]
 80016bc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80016be:	0852      	lsrs	r2, r2, #1
 80016c0:	3a01      	subs	r2, #1
 80016c2:	0552      	lsls	r2, r2, #21
 80016c4:	4311      	orrs	r1, r2
 80016c6:	687a      	ldr	r2, [r7, #4]
 80016c8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80016ca:	0852      	lsrs	r2, r2, #1
 80016cc:	3a01      	subs	r2, #1
 80016ce:	0652      	lsls	r2, r2, #25
 80016d0:	4311      	orrs	r1, r2
 80016d2:	687a      	ldr	r2, [r7, #4]
 80016d4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80016d6:	06d2      	lsls	r2, r2, #27
 80016d8:	430a      	orrs	r2, r1
 80016da:	4947      	ldr	r1, [pc, #284]	; (80017f8 <HAL_RCC_OscConfig+0x628>)
 80016dc:	4313      	orrs	r3, r2
 80016de:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016e0:	4b45      	ldr	r3, [pc, #276]	; (80017f8 <HAL_RCC_OscConfig+0x628>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a44      	ldr	r2, [pc, #272]	; (80017f8 <HAL_RCC_OscConfig+0x628>)
 80016e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016ea:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80016ec:	4b42      	ldr	r3, [pc, #264]	; (80017f8 <HAL_RCC_OscConfig+0x628>)
 80016ee:	68db      	ldr	r3, [r3, #12]
 80016f0:	4a41      	ldr	r2, [pc, #260]	; (80017f8 <HAL_RCC_OscConfig+0x628>)
 80016f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016f6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016f8:	f7ff fa0a 	bl	8000b10 <HAL_GetTick>
 80016fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016fe:	e008      	b.n	8001712 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001700:	f7ff fa06 	bl	8000b10 <HAL_GetTick>
 8001704:	4602      	mov	r2, r0
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	1ad3      	subs	r3, r2, r3
 800170a:	2b02      	cmp	r3, #2
 800170c:	d901      	bls.n	8001712 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800170e:	2303      	movs	r3, #3
 8001710:	e06e      	b.n	80017f0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001712:	4b39      	ldr	r3, [pc, #228]	; (80017f8 <HAL_RCC_OscConfig+0x628>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800171a:	2b00      	cmp	r3, #0
 800171c:	d0f0      	beq.n	8001700 <HAL_RCC_OscConfig+0x530>
 800171e:	e066      	b.n	80017ee <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001720:	4b35      	ldr	r3, [pc, #212]	; (80017f8 <HAL_RCC_OscConfig+0x628>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4a34      	ldr	r2, [pc, #208]	; (80017f8 <HAL_RCC_OscConfig+0x628>)
 8001726:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800172a:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800172c:	4b32      	ldr	r3, [pc, #200]	; (80017f8 <HAL_RCC_OscConfig+0x628>)
 800172e:	68db      	ldr	r3, [r3, #12]
 8001730:	4a31      	ldr	r2, [pc, #196]	; (80017f8 <HAL_RCC_OscConfig+0x628>)
 8001732:	f023 0303 	bic.w	r3, r3, #3
 8001736:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001738:	4b2f      	ldr	r3, [pc, #188]	; (80017f8 <HAL_RCC_OscConfig+0x628>)
 800173a:	68db      	ldr	r3, [r3, #12]
 800173c:	4a2e      	ldr	r2, [pc, #184]	; (80017f8 <HAL_RCC_OscConfig+0x628>)
 800173e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001742:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001746:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001748:	f7ff f9e2 	bl	8000b10 <HAL_GetTick>
 800174c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800174e:	e008      	b.n	8001762 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001750:	f7ff f9de 	bl	8000b10 <HAL_GetTick>
 8001754:	4602      	mov	r2, r0
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	2b02      	cmp	r3, #2
 800175c:	d901      	bls.n	8001762 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800175e:	2303      	movs	r3, #3
 8001760:	e046      	b.n	80017f0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001762:	4b25      	ldr	r3, [pc, #148]	; (80017f8 <HAL_RCC_OscConfig+0x628>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800176a:	2b00      	cmp	r3, #0
 800176c:	d1f0      	bne.n	8001750 <HAL_RCC_OscConfig+0x580>
 800176e:	e03e      	b.n	80017ee <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	69db      	ldr	r3, [r3, #28]
 8001774:	2b01      	cmp	r3, #1
 8001776:	d101      	bne.n	800177c <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8001778:	2301      	movs	r3, #1
 800177a:	e039      	b.n	80017f0 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800177c:	4b1e      	ldr	r3, [pc, #120]	; (80017f8 <HAL_RCC_OscConfig+0x628>)
 800177e:	68db      	ldr	r3, [r3, #12]
 8001780:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	f003 0203 	and.w	r2, r3, #3
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6a1b      	ldr	r3, [r3, #32]
 800178c:	429a      	cmp	r2, r3
 800178e:	d12c      	bne.n	80017ea <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800179a:	3b01      	subs	r3, #1
 800179c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800179e:	429a      	cmp	r2, r3
 80017a0:	d123      	bne.n	80017ea <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017ac:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80017ae:	429a      	cmp	r2, r3
 80017b0:	d11b      	bne.n	80017ea <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017bc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80017be:	429a      	cmp	r2, r3
 80017c0:	d113      	bne.n	80017ea <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017cc:	085b      	lsrs	r3, r3, #1
 80017ce:	3b01      	subs	r3, #1
 80017d0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80017d2:	429a      	cmp	r2, r3
 80017d4:	d109      	bne.n	80017ea <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017e0:	085b      	lsrs	r3, r3, #1
 80017e2:	3b01      	subs	r3, #1
 80017e4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80017e6:	429a      	cmp	r2, r3
 80017e8:	d001      	beq.n	80017ee <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
 80017ec:	e000      	b.n	80017f0 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 80017ee:	2300      	movs	r3, #0
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	3720      	adds	r7, #32
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	40021000 	.word	0x40021000
 80017fc:	019f800c 	.word	0x019f800c

08001800 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b086      	sub	sp, #24
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
 8001808:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800180a:	2300      	movs	r3, #0
 800180c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d101      	bne.n	8001818 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001814:	2301      	movs	r3, #1
 8001816:	e11e      	b.n	8001a56 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001818:	4b91      	ldr	r3, [pc, #580]	; (8001a60 <HAL_RCC_ClockConfig+0x260>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f003 030f 	and.w	r3, r3, #15
 8001820:	683a      	ldr	r2, [r7, #0]
 8001822:	429a      	cmp	r2, r3
 8001824:	d910      	bls.n	8001848 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001826:	4b8e      	ldr	r3, [pc, #568]	; (8001a60 <HAL_RCC_ClockConfig+0x260>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f023 020f 	bic.w	r2, r3, #15
 800182e:	498c      	ldr	r1, [pc, #560]	; (8001a60 <HAL_RCC_ClockConfig+0x260>)
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	4313      	orrs	r3, r2
 8001834:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001836:	4b8a      	ldr	r3, [pc, #552]	; (8001a60 <HAL_RCC_ClockConfig+0x260>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 030f 	and.w	r3, r3, #15
 800183e:	683a      	ldr	r2, [r7, #0]
 8001840:	429a      	cmp	r2, r3
 8001842:	d001      	beq.n	8001848 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001844:	2301      	movs	r3, #1
 8001846:	e106      	b.n	8001a56 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f003 0301 	and.w	r3, r3, #1
 8001850:	2b00      	cmp	r3, #0
 8001852:	d073      	beq.n	800193c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	2b03      	cmp	r3, #3
 800185a:	d129      	bne.n	80018b0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800185c:	4b81      	ldr	r3, [pc, #516]	; (8001a64 <HAL_RCC_ClockConfig+0x264>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001864:	2b00      	cmp	r3, #0
 8001866:	d101      	bne.n	800186c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001868:	2301      	movs	r3, #1
 800186a:	e0f4      	b.n	8001a56 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800186c:	f000 f99e 	bl	8001bac <RCC_GetSysClockFreqFromPLLSource>
 8001870:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001872:	693b      	ldr	r3, [r7, #16]
 8001874:	4a7c      	ldr	r2, [pc, #496]	; (8001a68 <HAL_RCC_ClockConfig+0x268>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d93f      	bls.n	80018fa <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800187a:	4b7a      	ldr	r3, [pc, #488]	; (8001a64 <HAL_RCC_ClockConfig+0x264>)
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d009      	beq.n	800189a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800188e:	2b00      	cmp	r3, #0
 8001890:	d033      	beq.n	80018fa <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001896:	2b00      	cmp	r3, #0
 8001898:	d12f      	bne.n	80018fa <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800189a:	4b72      	ldr	r3, [pc, #456]	; (8001a64 <HAL_RCC_ClockConfig+0x264>)
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80018a2:	4a70      	ldr	r2, [pc, #448]	; (8001a64 <HAL_RCC_ClockConfig+0x264>)
 80018a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018a8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80018aa:	2380      	movs	r3, #128	; 0x80
 80018ac:	617b      	str	r3, [r7, #20]
 80018ae:	e024      	b.n	80018fa <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	2b02      	cmp	r3, #2
 80018b6:	d107      	bne.n	80018c8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018b8:	4b6a      	ldr	r3, [pc, #424]	; (8001a64 <HAL_RCC_ClockConfig+0x264>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d109      	bne.n	80018d8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80018c4:	2301      	movs	r3, #1
 80018c6:	e0c6      	b.n	8001a56 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018c8:	4b66      	ldr	r3, [pc, #408]	; (8001a64 <HAL_RCC_ClockConfig+0x264>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d101      	bne.n	80018d8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80018d4:	2301      	movs	r3, #1
 80018d6:	e0be      	b.n	8001a56 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80018d8:	f000 f8ce 	bl	8001a78 <HAL_RCC_GetSysClockFreq>
 80018dc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	4a61      	ldr	r2, [pc, #388]	; (8001a68 <HAL_RCC_ClockConfig+0x268>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d909      	bls.n	80018fa <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80018e6:	4b5f      	ldr	r3, [pc, #380]	; (8001a64 <HAL_RCC_ClockConfig+0x264>)
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80018ee:	4a5d      	ldr	r2, [pc, #372]	; (8001a64 <HAL_RCC_ClockConfig+0x264>)
 80018f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018f4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80018f6:	2380      	movs	r3, #128	; 0x80
 80018f8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80018fa:	4b5a      	ldr	r3, [pc, #360]	; (8001a64 <HAL_RCC_ClockConfig+0x264>)
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	f023 0203 	bic.w	r2, r3, #3
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	4957      	ldr	r1, [pc, #348]	; (8001a64 <HAL_RCC_ClockConfig+0x264>)
 8001908:	4313      	orrs	r3, r2
 800190a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800190c:	f7ff f900 	bl	8000b10 <HAL_GetTick>
 8001910:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001912:	e00a      	b.n	800192a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001914:	f7ff f8fc 	bl	8000b10 <HAL_GetTick>
 8001918:	4602      	mov	r2, r0
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	1ad3      	subs	r3, r2, r3
 800191e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001922:	4293      	cmp	r3, r2
 8001924:	d901      	bls.n	800192a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001926:	2303      	movs	r3, #3
 8001928:	e095      	b.n	8001a56 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800192a:	4b4e      	ldr	r3, [pc, #312]	; (8001a64 <HAL_RCC_ClockConfig+0x264>)
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	f003 020c 	and.w	r2, r3, #12
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	429a      	cmp	r2, r3
 800193a:	d1eb      	bne.n	8001914 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f003 0302 	and.w	r3, r3, #2
 8001944:	2b00      	cmp	r3, #0
 8001946:	d023      	beq.n	8001990 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f003 0304 	and.w	r3, r3, #4
 8001950:	2b00      	cmp	r3, #0
 8001952:	d005      	beq.n	8001960 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001954:	4b43      	ldr	r3, [pc, #268]	; (8001a64 <HAL_RCC_ClockConfig+0x264>)
 8001956:	689b      	ldr	r3, [r3, #8]
 8001958:	4a42      	ldr	r2, [pc, #264]	; (8001a64 <HAL_RCC_ClockConfig+0x264>)
 800195a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800195e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f003 0308 	and.w	r3, r3, #8
 8001968:	2b00      	cmp	r3, #0
 800196a:	d007      	beq.n	800197c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800196c:	4b3d      	ldr	r3, [pc, #244]	; (8001a64 <HAL_RCC_ClockConfig+0x264>)
 800196e:	689b      	ldr	r3, [r3, #8]
 8001970:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8001974:	4a3b      	ldr	r2, [pc, #236]	; (8001a64 <HAL_RCC_ClockConfig+0x264>)
 8001976:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800197a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800197c:	4b39      	ldr	r3, [pc, #228]	; (8001a64 <HAL_RCC_ClockConfig+0x264>)
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	4936      	ldr	r1, [pc, #216]	; (8001a64 <HAL_RCC_ClockConfig+0x264>)
 800198a:	4313      	orrs	r3, r2
 800198c:	608b      	str	r3, [r1, #8]
 800198e:	e008      	b.n	80019a2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	2b80      	cmp	r3, #128	; 0x80
 8001994:	d105      	bne.n	80019a2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001996:	4b33      	ldr	r3, [pc, #204]	; (8001a64 <HAL_RCC_ClockConfig+0x264>)
 8001998:	689b      	ldr	r3, [r3, #8]
 800199a:	4a32      	ldr	r2, [pc, #200]	; (8001a64 <HAL_RCC_ClockConfig+0x264>)
 800199c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80019a0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80019a2:	4b2f      	ldr	r3, [pc, #188]	; (8001a60 <HAL_RCC_ClockConfig+0x260>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f003 030f 	and.w	r3, r3, #15
 80019aa:	683a      	ldr	r2, [r7, #0]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d21d      	bcs.n	80019ec <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019b0:	4b2b      	ldr	r3, [pc, #172]	; (8001a60 <HAL_RCC_ClockConfig+0x260>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f023 020f 	bic.w	r2, r3, #15
 80019b8:	4929      	ldr	r1, [pc, #164]	; (8001a60 <HAL_RCC_ClockConfig+0x260>)
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	4313      	orrs	r3, r2
 80019be:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80019c0:	f7ff f8a6 	bl	8000b10 <HAL_GetTick>
 80019c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019c6:	e00a      	b.n	80019de <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019c8:	f7ff f8a2 	bl	8000b10 <HAL_GetTick>
 80019cc:	4602      	mov	r2, r0
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d901      	bls.n	80019de <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80019da:	2303      	movs	r3, #3
 80019dc:	e03b      	b.n	8001a56 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019de:	4b20      	ldr	r3, [pc, #128]	; (8001a60 <HAL_RCC_ClockConfig+0x260>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f003 030f 	and.w	r3, r3, #15
 80019e6:	683a      	ldr	r2, [r7, #0]
 80019e8:	429a      	cmp	r2, r3
 80019ea:	d1ed      	bne.n	80019c8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f003 0304 	and.w	r3, r3, #4
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d008      	beq.n	8001a0a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019f8:	4b1a      	ldr	r3, [pc, #104]	; (8001a64 <HAL_RCC_ClockConfig+0x264>)
 80019fa:	689b      	ldr	r3, [r3, #8]
 80019fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	4917      	ldr	r1, [pc, #92]	; (8001a64 <HAL_RCC_ClockConfig+0x264>)
 8001a06:	4313      	orrs	r3, r2
 8001a08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 0308 	and.w	r3, r3, #8
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d009      	beq.n	8001a2a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a16:	4b13      	ldr	r3, [pc, #76]	; (8001a64 <HAL_RCC_ClockConfig+0x264>)
 8001a18:	689b      	ldr	r3, [r3, #8]
 8001a1a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	691b      	ldr	r3, [r3, #16]
 8001a22:	00db      	lsls	r3, r3, #3
 8001a24:	490f      	ldr	r1, [pc, #60]	; (8001a64 <HAL_RCC_ClockConfig+0x264>)
 8001a26:	4313      	orrs	r3, r2
 8001a28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001a2a:	f000 f825 	bl	8001a78 <HAL_RCC_GetSysClockFreq>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	4b0c      	ldr	r3, [pc, #48]	; (8001a64 <HAL_RCC_ClockConfig+0x264>)
 8001a32:	689b      	ldr	r3, [r3, #8]
 8001a34:	091b      	lsrs	r3, r3, #4
 8001a36:	f003 030f 	and.w	r3, r3, #15
 8001a3a:	490c      	ldr	r1, [pc, #48]	; (8001a6c <HAL_RCC_ClockConfig+0x26c>)
 8001a3c:	5ccb      	ldrb	r3, [r1, r3]
 8001a3e:	f003 031f 	and.w	r3, r3, #31
 8001a42:	fa22 f303 	lsr.w	r3, r2, r3
 8001a46:	4a0a      	ldr	r2, [pc, #40]	; (8001a70 <HAL_RCC_ClockConfig+0x270>)
 8001a48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001a4a:	4b0a      	ldr	r3, [pc, #40]	; (8001a74 <HAL_RCC_ClockConfig+0x274>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f7ff f812 	bl	8000a78 <HAL_InitTick>
 8001a54:	4603      	mov	r3, r0
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3718      	adds	r7, #24
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	40022000 	.word	0x40022000
 8001a64:	40021000 	.word	0x40021000
 8001a68:	04c4b400 	.word	0x04c4b400
 8001a6c:	08003698 	.word	0x08003698
 8001a70:	20000000 	.word	0x20000000
 8001a74:	20000004 	.word	0x20000004

08001a78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b087      	sub	sp, #28
 8001a7c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001a7e:	4b2c      	ldr	r3, [pc, #176]	; (8001b30 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	f003 030c 	and.w	r3, r3, #12
 8001a86:	2b04      	cmp	r3, #4
 8001a88:	d102      	bne.n	8001a90 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001a8a:	4b2a      	ldr	r3, [pc, #168]	; (8001b34 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001a8c:	613b      	str	r3, [r7, #16]
 8001a8e:	e047      	b.n	8001b20 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001a90:	4b27      	ldr	r3, [pc, #156]	; (8001b30 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a92:	689b      	ldr	r3, [r3, #8]
 8001a94:	f003 030c 	and.w	r3, r3, #12
 8001a98:	2b08      	cmp	r3, #8
 8001a9a:	d102      	bne.n	8001aa2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001a9c:	4b26      	ldr	r3, [pc, #152]	; (8001b38 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001a9e:	613b      	str	r3, [r7, #16]
 8001aa0:	e03e      	b.n	8001b20 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001aa2:	4b23      	ldr	r3, [pc, #140]	; (8001b30 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001aa4:	689b      	ldr	r3, [r3, #8]
 8001aa6:	f003 030c 	and.w	r3, r3, #12
 8001aaa:	2b0c      	cmp	r3, #12
 8001aac:	d136      	bne.n	8001b1c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001aae:	4b20      	ldr	r3, [pc, #128]	; (8001b30 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ab0:	68db      	ldr	r3, [r3, #12]
 8001ab2:	f003 0303 	and.w	r3, r3, #3
 8001ab6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001ab8:	4b1d      	ldr	r3, [pc, #116]	; (8001b30 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	091b      	lsrs	r3, r3, #4
 8001abe:	f003 030f 	and.w	r3, r3, #15
 8001ac2:	3301      	adds	r3, #1
 8001ac4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	2b03      	cmp	r3, #3
 8001aca:	d10c      	bne.n	8001ae6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001acc:	4a1a      	ldr	r2, [pc, #104]	; (8001b38 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001ace:	68bb      	ldr	r3, [r7, #8]
 8001ad0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ad4:	4a16      	ldr	r2, [pc, #88]	; (8001b30 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ad6:	68d2      	ldr	r2, [r2, #12]
 8001ad8:	0a12      	lsrs	r2, r2, #8
 8001ada:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001ade:	fb02 f303 	mul.w	r3, r2, r3
 8001ae2:	617b      	str	r3, [r7, #20]
      break;
 8001ae4:	e00c      	b.n	8001b00 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ae6:	4a13      	ldr	r2, [pc, #76]	; (8001b34 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aee:	4a10      	ldr	r2, [pc, #64]	; (8001b30 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001af0:	68d2      	ldr	r2, [r2, #12]
 8001af2:	0a12      	lsrs	r2, r2, #8
 8001af4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001af8:	fb02 f303 	mul.w	r3, r2, r3
 8001afc:	617b      	str	r3, [r7, #20]
      break;
 8001afe:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001b00:	4b0b      	ldr	r3, [pc, #44]	; (8001b30 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b02:	68db      	ldr	r3, [r3, #12]
 8001b04:	0e5b      	lsrs	r3, r3, #25
 8001b06:	f003 0303 	and.w	r3, r3, #3
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	005b      	lsls	r3, r3, #1
 8001b0e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001b10:	697a      	ldr	r2, [r7, #20]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b18:	613b      	str	r3, [r7, #16]
 8001b1a:	e001      	b.n	8001b20 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001b20:	693b      	ldr	r3, [r7, #16]
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	371c      	adds	r7, #28
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	40021000 	.word	0x40021000
 8001b34:	00f42400 	.word	0x00f42400
 8001b38:	016e3600 	.word	0x016e3600

08001b3c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b40:	4b03      	ldr	r3, [pc, #12]	; (8001b50 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b42:	681b      	ldr	r3, [r3, #0]
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop
 8001b50:	20000000 	.word	0x20000000

08001b54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001b58:	f7ff fff0 	bl	8001b3c <HAL_RCC_GetHCLKFreq>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	4b06      	ldr	r3, [pc, #24]	; (8001b78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	0a1b      	lsrs	r3, r3, #8
 8001b64:	f003 0307 	and.w	r3, r3, #7
 8001b68:	4904      	ldr	r1, [pc, #16]	; (8001b7c <HAL_RCC_GetPCLK1Freq+0x28>)
 8001b6a:	5ccb      	ldrb	r3, [r1, r3]
 8001b6c:	f003 031f 	and.w	r3, r3, #31
 8001b70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	40021000 	.word	0x40021000
 8001b7c:	080036a8 	.word	0x080036a8

08001b80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001b84:	f7ff ffda 	bl	8001b3c <HAL_RCC_GetHCLKFreq>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	4b06      	ldr	r3, [pc, #24]	; (8001ba4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	0adb      	lsrs	r3, r3, #11
 8001b90:	f003 0307 	and.w	r3, r3, #7
 8001b94:	4904      	ldr	r1, [pc, #16]	; (8001ba8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001b96:	5ccb      	ldrb	r3, [r1, r3]
 8001b98:	f003 031f 	and.w	r3, r3, #31
 8001b9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	40021000 	.word	0x40021000
 8001ba8:	080036a8 	.word	0x080036a8

08001bac <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b087      	sub	sp, #28
 8001bb0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001bb2:	4b1e      	ldr	r3, [pc, #120]	; (8001c2c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001bb4:	68db      	ldr	r3, [r3, #12]
 8001bb6:	f003 0303 	and.w	r3, r3, #3
 8001bba:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001bbc:	4b1b      	ldr	r3, [pc, #108]	; (8001c2c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	091b      	lsrs	r3, r3, #4
 8001bc2:	f003 030f 	and.w	r3, r3, #15
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	2b03      	cmp	r3, #3
 8001bce:	d10c      	bne.n	8001bea <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001bd0:	4a17      	ldr	r2, [pc, #92]	; (8001c30 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bd8:	4a14      	ldr	r2, [pc, #80]	; (8001c2c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001bda:	68d2      	ldr	r2, [r2, #12]
 8001bdc:	0a12      	lsrs	r2, r2, #8
 8001bde:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001be2:	fb02 f303 	mul.w	r3, r2, r3
 8001be6:	617b      	str	r3, [r7, #20]
    break;
 8001be8:	e00c      	b.n	8001c04 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001bea:	4a12      	ldr	r2, [pc, #72]	; (8001c34 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bf2:	4a0e      	ldr	r2, [pc, #56]	; (8001c2c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001bf4:	68d2      	ldr	r2, [r2, #12]
 8001bf6:	0a12      	lsrs	r2, r2, #8
 8001bf8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001bfc:	fb02 f303 	mul.w	r3, r2, r3
 8001c00:	617b      	str	r3, [r7, #20]
    break;
 8001c02:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001c04:	4b09      	ldr	r3, [pc, #36]	; (8001c2c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	0e5b      	lsrs	r3, r3, #25
 8001c0a:	f003 0303 	and.w	r3, r3, #3
 8001c0e:	3301      	adds	r3, #1
 8001c10:	005b      	lsls	r3, r3, #1
 8001c12:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001c14:	697a      	ldr	r2, [r7, #20]
 8001c16:	68bb      	ldr	r3, [r7, #8]
 8001c18:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c1c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001c1e:	687b      	ldr	r3, [r7, #4]
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	371c      	adds	r7, #28
 8001c24:	46bd      	mov	sp, r7
 8001c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2a:	4770      	bx	lr
 8001c2c:	40021000 	.word	0x40021000
 8001c30:	016e3600 	.word	0x016e3600
 8001c34:	00f42400 	.word	0x00f42400

08001c38 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b086      	sub	sp, #24
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001c40:	2300      	movs	r3, #0
 8001c42:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001c44:	2300      	movs	r3, #0
 8001c46:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	f000 8098 	beq.w	8001d86 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c56:	2300      	movs	r3, #0
 8001c58:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c5a:	4b43      	ldr	r3, [pc, #268]	; (8001d68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d10d      	bne.n	8001c82 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c66:	4b40      	ldr	r3, [pc, #256]	; (8001d68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c6a:	4a3f      	ldr	r2, [pc, #252]	; (8001d68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c70:	6593      	str	r3, [r2, #88]	; 0x58
 8001c72:	4b3d      	ldr	r3, [pc, #244]	; (8001d68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c7a:	60bb      	str	r3, [r7, #8]
 8001c7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c82:	4b3a      	ldr	r3, [pc, #232]	; (8001d6c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4a39      	ldr	r2, [pc, #228]	; (8001d6c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001c88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c8c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001c8e:	f7fe ff3f 	bl	8000b10 <HAL_GetTick>
 8001c92:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c94:	e009      	b.n	8001caa <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c96:	f7fe ff3b 	bl	8000b10 <HAL_GetTick>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	1ad3      	subs	r3, r2, r3
 8001ca0:	2b02      	cmp	r3, #2
 8001ca2:	d902      	bls.n	8001caa <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8001ca4:	2303      	movs	r3, #3
 8001ca6:	74fb      	strb	r3, [r7, #19]
        break;
 8001ca8:	e005      	b.n	8001cb6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001caa:	4b30      	ldr	r3, [pc, #192]	; (8001d6c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d0ef      	beq.n	8001c96 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8001cb6:	7cfb      	ldrb	r3, [r7, #19]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d159      	bne.n	8001d70 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001cbc:	4b2a      	ldr	r3, [pc, #168]	; (8001d68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001cbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001cc6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d01e      	beq.n	8001d0c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd2:	697a      	ldr	r2, [r7, #20]
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	d019      	beq.n	8001d0c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001cd8:	4b23      	ldr	r3, [pc, #140]	; (8001d68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ce2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001ce4:	4b20      	ldr	r3, [pc, #128]	; (8001d68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001ce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cea:	4a1f      	ldr	r2, [pc, #124]	; (8001d68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001cec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cf0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001cf4:	4b1c      	ldr	r3, [pc, #112]	; (8001d68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001cf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cfa:	4a1b      	ldr	r2, [pc, #108]	; (8001d68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001cfc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d00:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001d04:	4a18      	ldr	r2, [pc, #96]	; (8001d68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	f003 0301 	and.w	r3, r3, #1
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d016      	beq.n	8001d44 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d16:	f7fe fefb 	bl	8000b10 <HAL_GetTick>
 8001d1a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d1c:	e00b      	b.n	8001d36 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d1e:	f7fe fef7 	bl	8000b10 <HAL_GetTick>
 8001d22:	4602      	mov	r2, r0
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	1ad3      	subs	r3, r2, r3
 8001d28:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d902      	bls.n	8001d36 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8001d30:	2303      	movs	r3, #3
 8001d32:	74fb      	strb	r3, [r7, #19]
            break;
 8001d34:	e006      	b.n	8001d44 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d36:	4b0c      	ldr	r3, [pc, #48]	; (8001d68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d3c:	f003 0302 	and.w	r3, r3, #2
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d0ec      	beq.n	8001d1e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8001d44:	7cfb      	ldrb	r3, [r7, #19]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d10b      	bne.n	8001d62 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001d4a:	4b07      	ldr	r3, [pc, #28]	; (8001d68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d50:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d58:	4903      	ldr	r1, [pc, #12]	; (8001d68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8001d60:	e008      	b.n	8001d74 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001d62:	7cfb      	ldrb	r3, [r7, #19]
 8001d64:	74bb      	strb	r3, [r7, #18]
 8001d66:	e005      	b.n	8001d74 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8001d68:	40021000 	.word	0x40021000
 8001d6c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001d70:	7cfb      	ldrb	r3, [r7, #19]
 8001d72:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d74:	7c7b      	ldrb	r3, [r7, #17]
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d105      	bne.n	8001d86 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d7a:	4ba6      	ldr	r3, [pc, #664]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d7e:	4aa5      	ldr	r2, [pc, #660]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d80:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d84:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f003 0301 	and.w	r3, r3, #1
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d00a      	beq.n	8001da8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001d92:	4ba0      	ldr	r3, [pc, #640]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d98:	f023 0203 	bic.w	r2, r3, #3
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	499c      	ldr	r1, [pc, #624]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001da2:	4313      	orrs	r3, r2
 8001da4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f003 0302 	and.w	r3, r3, #2
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d00a      	beq.n	8001dca <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001db4:	4b97      	ldr	r3, [pc, #604]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dba:	f023 020c 	bic.w	r2, r3, #12
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	4994      	ldr	r1, [pc, #592]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f003 0304 	and.w	r3, r3, #4
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d00a      	beq.n	8001dec <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001dd6:	4b8f      	ldr	r3, [pc, #572]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001dd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ddc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	498b      	ldr	r1, [pc, #556]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001de6:	4313      	orrs	r3, r2
 8001de8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f003 0308 	and.w	r3, r3, #8
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d00a      	beq.n	8001e0e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001df8:	4b86      	ldr	r3, [pc, #536]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dfe:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	691b      	ldr	r3, [r3, #16]
 8001e06:	4983      	ldr	r1, [pc, #524]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f003 0320 	and.w	r3, r3, #32
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d00a      	beq.n	8001e30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001e1a:	4b7e      	ldr	r3, [pc, #504]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e20:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	695b      	ldr	r3, [r3, #20]
 8001e28:	497a      	ldr	r1, [pc, #488]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d00a      	beq.n	8001e52 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001e3c:	4b75      	ldr	r3, [pc, #468]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e42:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	699b      	ldr	r3, [r3, #24]
 8001e4a:	4972      	ldr	r1, [pc, #456]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d00a      	beq.n	8001e74 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001e5e:	4b6d      	ldr	r3, [pc, #436]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e64:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	69db      	ldr	r3, [r3, #28]
 8001e6c:	4969      	ldr	r1, [pc, #420]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d00a      	beq.n	8001e96 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001e80:	4b64      	ldr	r3, [pc, #400]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e86:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6a1b      	ldr	r3, [r3, #32]
 8001e8e:	4961      	ldr	r1, [pc, #388]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e90:	4313      	orrs	r3, r2
 8001e92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d00a      	beq.n	8001eb8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001ea2:	4b5c      	ldr	r3, [pc, #368]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001ea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ea8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb0:	4958      	ldr	r1, [pc, #352]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d015      	beq.n	8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001ec4:	4b53      	ldr	r3, [pc, #332]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001eca:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ed2:	4950      	ldr	r1, [pc, #320]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ede:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001ee2:	d105      	bne.n	8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001ee4:	4b4b      	ldr	r3, [pc, #300]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	4a4a      	ldr	r2, [pc, #296]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001eea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001eee:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d015      	beq.n	8001f28 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001efc:	4b45      	ldr	r3, [pc, #276]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001efe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f02:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f0a:	4942      	ldr	r1, [pc, #264]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f16:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001f1a:	d105      	bne.n	8001f28 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001f1c:	4b3d      	ldr	r3, [pc, #244]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f1e:	68db      	ldr	r3, [r3, #12]
 8001f20:	4a3c      	ldr	r2, [pc, #240]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f22:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001f26:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d015      	beq.n	8001f60 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8001f34:	4b37      	ldr	r3, [pc, #220]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f3a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f42:	4934      	ldr	r1, [pc, #208]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f44:	4313      	orrs	r3, r2
 8001f46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f52:	d105      	bne.n	8001f60 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001f54:	4b2f      	ldr	r3, [pc, #188]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f56:	68db      	ldr	r3, [r3, #12]
 8001f58:	4a2e      	ldr	r2, [pc, #184]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f5a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001f5e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d015      	beq.n	8001f98 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001f6c:	4b29      	ldr	r3, [pc, #164]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f72:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f7a:	4926      	ldr	r1, [pc, #152]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f86:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001f8a:	d105      	bne.n	8001f98 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001f8c:	4b21      	ldr	r3, [pc, #132]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	4a20      	ldr	r2, [pc, #128]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f92:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001f96:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d015      	beq.n	8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001fa4:	4b1b      	ldr	r3, [pc, #108]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001faa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fb2:	4918      	ldr	r1, [pc, #96]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fbe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001fc2:	d105      	bne.n	8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001fc4:	4b13      	ldr	r3, [pc, #76]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	4a12      	ldr	r2, [pc, #72]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001fce:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d015      	beq.n	8002008 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8001fdc:	4b0d      	ldr	r3, [pc, #52]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fe2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fea:	490a      	ldr	r1, [pc, #40]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fec:	4313      	orrs	r3, r2
 8001fee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ff6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001ffa:	d105      	bne.n	8002008 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8001ffc:	4b05      	ldr	r3, [pc, #20]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	4a04      	ldr	r2, [pc, #16]	; (8002014 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002002:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002006:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002008:	7cbb      	ldrb	r3, [r7, #18]
}
 800200a:	4618      	mov	r0, r3
 800200c:	3718      	adds	r7, #24
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	40021000 	.word	0x40021000

08002018 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b082      	sub	sp, #8
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d101      	bne.n	800202a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	e042      	b.n	80020b0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002030:	2b00      	cmp	r3, #0
 8002032:	d106      	bne.n	8002042 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2200      	movs	r2, #0
 8002038:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800203c:	6878      	ldr	r0, [r7, #4]
 800203e:	f7fe fc81 	bl	8000944 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2224      	movs	r2, #36	; 0x24
 8002046:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f022 0201 	bic.w	r2, r2, #1
 8002058:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f000 f8c2 	bl	80021e4 <UART_SetConfig>
 8002060:	4603      	mov	r3, r0
 8002062:	2b01      	cmp	r3, #1
 8002064:	d101      	bne.n	800206a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e022      	b.n	80020b0 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800206e:	2b00      	cmp	r3, #0
 8002070:	d002      	beq.n	8002078 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f000 fb82 	bl	800277c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	685a      	ldr	r2, [r3, #4]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002086:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	689a      	ldr	r2, [r3, #8]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002096:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f042 0201 	orr.w	r2, r2, #1
 80020a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80020a8:	6878      	ldr	r0, [r7, #4]
 80020aa:	f000 fc09 	bl	80028c0 <UART_CheckIdleState>
 80020ae:	4603      	mov	r3, r0
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	3708      	adds	r7, #8
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}

080020b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b08a      	sub	sp, #40	; 0x28
 80020bc:	af02      	add	r7, sp, #8
 80020be:	60f8      	str	r0, [r7, #12]
 80020c0:	60b9      	str	r1, [r7, #8]
 80020c2:	603b      	str	r3, [r7, #0]
 80020c4:	4613      	mov	r3, r2
 80020c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80020ce:	2b20      	cmp	r3, #32
 80020d0:	f040 8083 	bne.w	80021da <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d002      	beq.n	80020e0 <HAL_UART_Transmit+0x28>
 80020da:	88fb      	ldrh	r3, [r7, #6]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d101      	bne.n	80020e4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	e07b      	b.n	80021dc <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80020ea:	2b01      	cmp	r3, #1
 80020ec:	d101      	bne.n	80020f2 <HAL_UART_Transmit+0x3a>
 80020ee:	2302      	movs	r3, #2
 80020f0:	e074      	b.n	80021dc <HAL_UART_Transmit+0x124>
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	2201      	movs	r2, #1
 80020f6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	2200      	movs	r2, #0
 80020fe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	2221      	movs	r2, #33	; 0x21
 8002106:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800210a:	f7fe fd01 	bl	8000b10 <HAL_GetTick>
 800210e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	88fa      	ldrh	r2, [r7, #6]
 8002114:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	88fa      	ldrh	r2, [r7, #6]
 800211c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002128:	d108      	bne.n	800213c <HAL_UART_Transmit+0x84>
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	691b      	ldr	r3, [r3, #16]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d104      	bne.n	800213c <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8002132:	2300      	movs	r3, #0
 8002134:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002136:	68bb      	ldr	r3, [r7, #8]
 8002138:	61bb      	str	r3, [r7, #24]
 800213a:	e003      	b.n	8002144 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002140:	2300      	movs	r3, #0
 8002142:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	2200      	movs	r2, #0
 8002148:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800214c:	e02c      	b.n	80021a8 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	9300      	str	r3, [sp, #0]
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	2200      	movs	r2, #0
 8002156:	2180      	movs	r1, #128	; 0x80
 8002158:	68f8      	ldr	r0, [r7, #12]
 800215a:	f000 fbfc 	bl	8002956 <UART_WaitOnFlagUntilTimeout>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d001      	beq.n	8002168 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8002164:	2303      	movs	r3, #3
 8002166:	e039      	b.n	80021dc <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8002168:	69fb      	ldr	r3, [r7, #28]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d10b      	bne.n	8002186 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800216e:	69bb      	ldr	r3, [r7, #24]
 8002170:	881b      	ldrh	r3, [r3, #0]
 8002172:	461a      	mov	r2, r3
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800217c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800217e:	69bb      	ldr	r3, [r7, #24]
 8002180:	3302      	adds	r3, #2
 8002182:	61bb      	str	r3, [r7, #24]
 8002184:	e007      	b.n	8002196 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002186:	69fb      	ldr	r3, [r7, #28]
 8002188:	781a      	ldrb	r2, [r3, #0]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002190:	69fb      	ldr	r3, [r7, #28]
 8002192:	3301      	adds	r3, #1
 8002194:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800219c:	b29b      	uxth	r3, r3
 800219e:	3b01      	subs	r3, #1
 80021a0:	b29a      	uxth	r2, r3
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80021ae:	b29b      	uxth	r3, r3
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d1cc      	bne.n	800214e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	9300      	str	r3, [sp, #0]
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	2200      	movs	r2, #0
 80021bc:	2140      	movs	r1, #64	; 0x40
 80021be:	68f8      	ldr	r0, [r7, #12]
 80021c0:	f000 fbc9 	bl	8002956 <UART_WaitOnFlagUntilTimeout>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 80021ca:	2303      	movs	r3, #3
 80021cc:	e006      	b.n	80021dc <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	2220      	movs	r2, #32
 80021d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80021d6:	2300      	movs	r3, #0
 80021d8:	e000      	b.n	80021dc <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 80021da:	2302      	movs	r3, #2
  }
}
 80021dc:	4618      	mov	r0, r3
 80021de:	3720      	adds	r7, #32
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}

080021e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80021e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021e8:	b08c      	sub	sp, #48	; 0x30
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80021ee:	2300      	movs	r3, #0
 80021f0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	689a      	ldr	r2, [r3, #8]
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	691b      	ldr	r3, [r3, #16]
 80021fc:	431a      	orrs	r2, r3
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	695b      	ldr	r3, [r3, #20]
 8002202:	431a      	orrs	r2, r3
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	69db      	ldr	r3, [r3, #28]
 8002208:	4313      	orrs	r3, r2
 800220a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	681a      	ldr	r2, [r3, #0]
 8002212:	4bab      	ldr	r3, [pc, #684]	; (80024c0 <UART_SetConfig+0x2dc>)
 8002214:	4013      	ands	r3, r2
 8002216:	697a      	ldr	r2, [r7, #20]
 8002218:	6812      	ldr	r2, [r2, #0]
 800221a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800221c:	430b      	orrs	r3, r1
 800221e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	68da      	ldr	r2, [r3, #12]
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	430a      	orrs	r2, r1
 8002234:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	699b      	ldr	r3, [r3, #24]
 800223a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4aa0      	ldr	r2, [pc, #640]	; (80024c4 <UART_SetConfig+0x2e0>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d004      	beq.n	8002250 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	6a1b      	ldr	r3, [r3, #32]
 800224a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800224c:	4313      	orrs	r3, r2
 800224e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800225a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800225e:	697a      	ldr	r2, [r7, #20]
 8002260:	6812      	ldr	r2, [r2, #0]
 8002262:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002264:	430b      	orrs	r3, r1
 8002266:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800226e:	f023 010f 	bic.w	r1, r3, #15
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	430a      	orrs	r2, r1
 800227c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a91      	ldr	r2, [pc, #580]	; (80024c8 <UART_SetConfig+0x2e4>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d125      	bne.n	80022d4 <UART_SetConfig+0xf0>
 8002288:	4b90      	ldr	r3, [pc, #576]	; (80024cc <UART_SetConfig+0x2e8>)
 800228a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800228e:	f003 0303 	and.w	r3, r3, #3
 8002292:	2b03      	cmp	r3, #3
 8002294:	d81a      	bhi.n	80022cc <UART_SetConfig+0xe8>
 8002296:	a201      	add	r2, pc, #4	; (adr r2, 800229c <UART_SetConfig+0xb8>)
 8002298:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800229c:	080022ad 	.word	0x080022ad
 80022a0:	080022bd 	.word	0x080022bd
 80022a4:	080022b5 	.word	0x080022b5
 80022a8:	080022c5 	.word	0x080022c5
 80022ac:	2301      	movs	r3, #1
 80022ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80022b2:	e0d6      	b.n	8002462 <UART_SetConfig+0x27e>
 80022b4:	2302      	movs	r3, #2
 80022b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80022ba:	e0d2      	b.n	8002462 <UART_SetConfig+0x27e>
 80022bc:	2304      	movs	r3, #4
 80022be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80022c2:	e0ce      	b.n	8002462 <UART_SetConfig+0x27e>
 80022c4:	2308      	movs	r3, #8
 80022c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80022ca:	e0ca      	b.n	8002462 <UART_SetConfig+0x27e>
 80022cc:	2310      	movs	r3, #16
 80022ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80022d2:	e0c6      	b.n	8002462 <UART_SetConfig+0x27e>
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a7d      	ldr	r2, [pc, #500]	; (80024d0 <UART_SetConfig+0x2ec>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d138      	bne.n	8002350 <UART_SetConfig+0x16c>
 80022de:	4b7b      	ldr	r3, [pc, #492]	; (80024cc <UART_SetConfig+0x2e8>)
 80022e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022e4:	f003 030c 	and.w	r3, r3, #12
 80022e8:	2b0c      	cmp	r3, #12
 80022ea:	d82d      	bhi.n	8002348 <UART_SetConfig+0x164>
 80022ec:	a201      	add	r2, pc, #4	; (adr r2, 80022f4 <UART_SetConfig+0x110>)
 80022ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022f2:	bf00      	nop
 80022f4:	08002329 	.word	0x08002329
 80022f8:	08002349 	.word	0x08002349
 80022fc:	08002349 	.word	0x08002349
 8002300:	08002349 	.word	0x08002349
 8002304:	08002339 	.word	0x08002339
 8002308:	08002349 	.word	0x08002349
 800230c:	08002349 	.word	0x08002349
 8002310:	08002349 	.word	0x08002349
 8002314:	08002331 	.word	0x08002331
 8002318:	08002349 	.word	0x08002349
 800231c:	08002349 	.word	0x08002349
 8002320:	08002349 	.word	0x08002349
 8002324:	08002341 	.word	0x08002341
 8002328:	2300      	movs	r3, #0
 800232a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800232e:	e098      	b.n	8002462 <UART_SetConfig+0x27e>
 8002330:	2302      	movs	r3, #2
 8002332:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002336:	e094      	b.n	8002462 <UART_SetConfig+0x27e>
 8002338:	2304      	movs	r3, #4
 800233a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800233e:	e090      	b.n	8002462 <UART_SetConfig+0x27e>
 8002340:	2308      	movs	r3, #8
 8002342:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002346:	e08c      	b.n	8002462 <UART_SetConfig+0x27e>
 8002348:	2310      	movs	r3, #16
 800234a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800234e:	e088      	b.n	8002462 <UART_SetConfig+0x27e>
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a5f      	ldr	r2, [pc, #380]	; (80024d4 <UART_SetConfig+0x2f0>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d125      	bne.n	80023a6 <UART_SetConfig+0x1c2>
 800235a:	4b5c      	ldr	r3, [pc, #368]	; (80024cc <UART_SetConfig+0x2e8>)
 800235c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002360:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002364:	2b30      	cmp	r3, #48	; 0x30
 8002366:	d016      	beq.n	8002396 <UART_SetConfig+0x1b2>
 8002368:	2b30      	cmp	r3, #48	; 0x30
 800236a:	d818      	bhi.n	800239e <UART_SetConfig+0x1ba>
 800236c:	2b20      	cmp	r3, #32
 800236e:	d00a      	beq.n	8002386 <UART_SetConfig+0x1a2>
 8002370:	2b20      	cmp	r3, #32
 8002372:	d814      	bhi.n	800239e <UART_SetConfig+0x1ba>
 8002374:	2b00      	cmp	r3, #0
 8002376:	d002      	beq.n	800237e <UART_SetConfig+0x19a>
 8002378:	2b10      	cmp	r3, #16
 800237a:	d008      	beq.n	800238e <UART_SetConfig+0x1aa>
 800237c:	e00f      	b.n	800239e <UART_SetConfig+0x1ba>
 800237e:	2300      	movs	r3, #0
 8002380:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002384:	e06d      	b.n	8002462 <UART_SetConfig+0x27e>
 8002386:	2302      	movs	r3, #2
 8002388:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800238c:	e069      	b.n	8002462 <UART_SetConfig+0x27e>
 800238e:	2304      	movs	r3, #4
 8002390:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002394:	e065      	b.n	8002462 <UART_SetConfig+0x27e>
 8002396:	2308      	movs	r3, #8
 8002398:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800239c:	e061      	b.n	8002462 <UART_SetConfig+0x27e>
 800239e:	2310      	movs	r3, #16
 80023a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80023a4:	e05d      	b.n	8002462 <UART_SetConfig+0x27e>
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a4b      	ldr	r2, [pc, #300]	; (80024d8 <UART_SetConfig+0x2f4>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d125      	bne.n	80023fc <UART_SetConfig+0x218>
 80023b0:	4b46      	ldr	r3, [pc, #280]	; (80024cc <UART_SetConfig+0x2e8>)
 80023b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023b6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80023ba:	2bc0      	cmp	r3, #192	; 0xc0
 80023bc:	d016      	beq.n	80023ec <UART_SetConfig+0x208>
 80023be:	2bc0      	cmp	r3, #192	; 0xc0
 80023c0:	d818      	bhi.n	80023f4 <UART_SetConfig+0x210>
 80023c2:	2b80      	cmp	r3, #128	; 0x80
 80023c4:	d00a      	beq.n	80023dc <UART_SetConfig+0x1f8>
 80023c6:	2b80      	cmp	r3, #128	; 0x80
 80023c8:	d814      	bhi.n	80023f4 <UART_SetConfig+0x210>
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d002      	beq.n	80023d4 <UART_SetConfig+0x1f0>
 80023ce:	2b40      	cmp	r3, #64	; 0x40
 80023d0:	d008      	beq.n	80023e4 <UART_SetConfig+0x200>
 80023d2:	e00f      	b.n	80023f4 <UART_SetConfig+0x210>
 80023d4:	2300      	movs	r3, #0
 80023d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80023da:	e042      	b.n	8002462 <UART_SetConfig+0x27e>
 80023dc:	2302      	movs	r3, #2
 80023de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80023e2:	e03e      	b.n	8002462 <UART_SetConfig+0x27e>
 80023e4:	2304      	movs	r3, #4
 80023e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80023ea:	e03a      	b.n	8002462 <UART_SetConfig+0x27e>
 80023ec:	2308      	movs	r3, #8
 80023ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80023f2:	e036      	b.n	8002462 <UART_SetConfig+0x27e>
 80023f4:	2310      	movs	r3, #16
 80023f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80023fa:	e032      	b.n	8002462 <UART_SetConfig+0x27e>
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a30      	ldr	r2, [pc, #192]	; (80024c4 <UART_SetConfig+0x2e0>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d12a      	bne.n	800245c <UART_SetConfig+0x278>
 8002406:	4b31      	ldr	r3, [pc, #196]	; (80024cc <UART_SetConfig+0x2e8>)
 8002408:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800240c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002410:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002414:	d01a      	beq.n	800244c <UART_SetConfig+0x268>
 8002416:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800241a:	d81b      	bhi.n	8002454 <UART_SetConfig+0x270>
 800241c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002420:	d00c      	beq.n	800243c <UART_SetConfig+0x258>
 8002422:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002426:	d815      	bhi.n	8002454 <UART_SetConfig+0x270>
 8002428:	2b00      	cmp	r3, #0
 800242a:	d003      	beq.n	8002434 <UART_SetConfig+0x250>
 800242c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002430:	d008      	beq.n	8002444 <UART_SetConfig+0x260>
 8002432:	e00f      	b.n	8002454 <UART_SetConfig+0x270>
 8002434:	2300      	movs	r3, #0
 8002436:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800243a:	e012      	b.n	8002462 <UART_SetConfig+0x27e>
 800243c:	2302      	movs	r3, #2
 800243e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002442:	e00e      	b.n	8002462 <UART_SetConfig+0x27e>
 8002444:	2304      	movs	r3, #4
 8002446:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800244a:	e00a      	b.n	8002462 <UART_SetConfig+0x27e>
 800244c:	2308      	movs	r3, #8
 800244e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002452:	e006      	b.n	8002462 <UART_SetConfig+0x27e>
 8002454:	2310      	movs	r3, #16
 8002456:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800245a:	e002      	b.n	8002462 <UART_SetConfig+0x27e>
 800245c:	2310      	movs	r3, #16
 800245e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a17      	ldr	r2, [pc, #92]	; (80024c4 <UART_SetConfig+0x2e0>)
 8002468:	4293      	cmp	r3, r2
 800246a:	f040 80a8 	bne.w	80025be <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800246e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002472:	2b08      	cmp	r3, #8
 8002474:	d834      	bhi.n	80024e0 <UART_SetConfig+0x2fc>
 8002476:	a201      	add	r2, pc, #4	; (adr r2, 800247c <UART_SetConfig+0x298>)
 8002478:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800247c:	080024a1 	.word	0x080024a1
 8002480:	080024e1 	.word	0x080024e1
 8002484:	080024a9 	.word	0x080024a9
 8002488:	080024e1 	.word	0x080024e1
 800248c:	080024af 	.word	0x080024af
 8002490:	080024e1 	.word	0x080024e1
 8002494:	080024e1 	.word	0x080024e1
 8002498:	080024e1 	.word	0x080024e1
 800249c:	080024b7 	.word	0x080024b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80024a0:	f7ff fb58 	bl	8001b54 <HAL_RCC_GetPCLK1Freq>
 80024a4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80024a6:	e021      	b.n	80024ec <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80024a8:	4b0c      	ldr	r3, [pc, #48]	; (80024dc <UART_SetConfig+0x2f8>)
 80024aa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80024ac:	e01e      	b.n	80024ec <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80024ae:	f7ff fae3 	bl	8001a78 <HAL_RCC_GetSysClockFreq>
 80024b2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80024b4:	e01a      	b.n	80024ec <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80024b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80024ba:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80024bc:	e016      	b.n	80024ec <UART_SetConfig+0x308>
 80024be:	bf00      	nop
 80024c0:	cfff69f3 	.word	0xcfff69f3
 80024c4:	40008000 	.word	0x40008000
 80024c8:	40013800 	.word	0x40013800
 80024cc:	40021000 	.word	0x40021000
 80024d0:	40004400 	.word	0x40004400
 80024d4:	40004800 	.word	0x40004800
 80024d8:	40004c00 	.word	0x40004c00
 80024dc:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80024e0:	2300      	movs	r3, #0
 80024e2:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80024e4:	2301      	movs	r3, #1
 80024e6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80024ea:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80024ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	f000 812a 	beq.w	8002748 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024f8:	4a9e      	ldr	r2, [pc, #632]	; (8002774 <UART_SetConfig+0x590>)
 80024fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80024fe:	461a      	mov	r2, r3
 8002500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002502:	fbb3 f3f2 	udiv	r3, r3, r2
 8002506:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	685a      	ldr	r2, [r3, #4]
 800250c:	4613      	mov	r3, r2
 800250e:	005b      	lsls	r3, r3, #1
 8002510:	4413      	add	r3, r2
 8002512:	69ba      	ldr	r2, [r7, #24]
 8002514:	429a      	cmp	r2, r3
 8002516:	d305      	bcc.n	8002524 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800251e:	69ba      	ldr	r2, [r7, #24]
 8002520:	429a      	cmp	r2, r3
 8002522:	d903      	bls.n	800252c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800252a:	e10d      	b.n	8002748 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800252c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800252e:	2200      	movs	r2, #0
 8002530:	60bb      	str	r3, [r7, #8]
 8002532:	60fa      	str	r2, [r7, #12]
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002538:	4a8e      	ldr	r2, [pc, #568]	; (8002774 <UART_SetConfig+0x590>)
 800253a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800253e:	b29b      	uxth	r3, r3
 8002540:	2200      	movs	r2, #0
 8002542:	603b      	str	r3, [r7, #0]
 8002544:	607a      	str	r2, [r7, #4]
 8002546:	e9d7 2300 	ldrd	r2, r3, [r7]
 800254a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800254e:	f7fd feb7 	bl	80002c0 <__aeabi_uldivmod>
 8002552:	4602      	mov	r2, r0
 8002554:	460b      	mov	r3, r1
 8002556:	4610      	mov	r0, r2
 8002558:	4619      	mov	r1, r3
 800255a:	f04f 0200 	mov.w	r2, #0
 800255e:	f04f 0300 	mov.w	r3, #0
 8002562:	020b      	lsls	r3, r1, #8
 8002564:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8002568:	0202      	lsls	r2, r0, #8
 800256a:	6979      	ldr	r1, [r7, #20]
 800256c:	6849      	ldr	r1, [r1, #4]
 800256e:	0849      	lsrs	r1, r1, #1
 8002570:	2000      	movs	r0, #0
 8002572:	460c      	mov	r4, r1
 8002574:	4605      	mov	r5, r0
 8002576:	eb12 0804 	adds.w	r8, r2, r4
 800257a:	eb43 0905 	adc.w	r9, r3, r5
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	2200      	movs	r2, #0
 8002584:	469a      	mov	sl, r3
 8002586:	4693      	mov	fp, r2
 8002588:	4652      	mov	r2, sl
 800258a:	465b      	mov	r3, fp
 800258c:	4640      	mov	r0, r8
 800258e:	4649      	mov	r1, r9
 8002590:	f7fd fe96 	bl	80002c0 <__aeabi_uldivmod>
 8002594:	4602      	mov	r2, r0
 8002596:	460b      	mov	r3, r1
 8002598:	4613      	mov	r3, r2
 800259a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800259c:	6a3b      	ldr	r3, [r7, #32]
 800259e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80025a2:	d308      	bcc.n	80025b6 <UART_SetConfig+0x3d2>
 80025a4:	6a3b      	ldr	r3, [r7, #32]
 80025a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80025aa:	d204      	bcs.n	80025b6 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	6a3a      	ldr	r2, [r7, #32]
 80025b2:	60da      	str	r2, [r3, #12]
 80025b4:	e0c8      	b.n	8002748 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80025bc:	e0c4      	b.n	8002748 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	69db      	ldr	r3, [r3, #28]
 80025c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80025c6:	d167      	bne.n	8002698 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80025c8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80025cc:	2b08      	cmp	r3, #8
 80025ce:	d828      	bhi.n	8002622 <UART_SetConfig+0x43e>
 80025d0:	a201      	add	r2, pc, #4	; (adr r2, 80025d8 <UART_SetConfig+0x3f4>)
 80025d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025d6:	bf00      	nop
 80025d8:	080025fd 	.word	0x080025fd
 80025dc:	08002605 	.word	0x08002605
 80025e0:	0800260d 	.word	0x0800260d
 80025e4:	08002623 	.word	0x08002623
 80025e8:	08002613 	.word	0x08002613
 80025ec:	08002623 	.word	0x08002623
 80025f0:	08002623 	.word	0x08002623
 80025f4:	08002623 	.word	0x08002623
 80025f8:	0800261b 	.word	0x0800261b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80025fc:	f7ff faaa 	bl	8001b54 <HAL_RCC_GetPCLK1Freq>
 8002600:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8002602:	e014      	b.n	800262e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002604:	f7ff fabc 	bl	8001b80 <HAL_RCC_GetPCLK2Freq>
 8002608:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800260a:	e010      	b.n	800262e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800260c:	4b5a      	ldr	r3, [pc, #360]	; (8002778 <UART_SetConfig+0x594>)
 800260e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8002610:	e00d      	b.n	800262e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002612:	f7ff fa31 	bl	8001a78 <HAL_RCC_GetSysClockFreq>
 8002616:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8002618:	e009      	b.n	800262e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800261a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800261e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8002620:	e005      	b.n	800262e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8002622:	2300      	movs	r3, #0
 8002624:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800262c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800262e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002630:	2b00      	cmp	r3, #0
 8002632:	f000 8089 	beq.w	8002748 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800263a:	4a4e      	ldr	r2, [pc, #312]	; (8002774 <UART_SetConfig+0x590>)
 800263c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002640:	461a      	mov	r2, r3
 8002642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002644:	fbb3 f3f2 	udiv	r3, r3, r2
 8002648:	005a      	lsls	r2, r3, #1
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	085b      	lsrs	r3, r3, #1
 8002650:	441a      	add	r2, r3
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	fbb2 f3f3 	udiv	r3, r2, r3
 800265a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800265c:	6a3b      	ldr	r3, [r7, #32]
 800265e:	2b0f      	cmp	r3, #15
 8002660:	d916      	bls.n	8002690 <UART_SetConfig+0x4ac>
 8002662:	6a3b      	ldr	r3, [r7, #32]
 8002664:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002668:	d212      	bcs.n	8002690 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800266a:	6a3b      	ldr	r3, [r7, #32]
 800266c:	b29b      	uxth	r3, r3
 800266e:	f023 030f 	bic.w	r3, r3, #15
 8002672:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002674:	6a3b      	ldr	r3, [r7, #32]
 8002676:	085b      	lsrs	r3, r3, #1
 8002678:	b29b      	uxth	r3, r3
 800267a:	f003 0307 	and.w	r3, r3, #7
 800267e:	b29a      	uxth	r2, r3
 8002680:	8bfb      	ldrh	r3, [r7, #30]
 8002682:	4313      	orrs	r3, r2
 8002684:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	8bfa      	ldrh	r2, [r7, #30]
 800268c:	60da      	str	r2, [r3, #12]
 800268e:	e05b      	b.n	8002748 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8002696:	e057      	b.n	8002748 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002698:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800269c:	2b08      	cmp	r3, #8
 800269e:	d828      	bhi.n	80026f2 <UART_SetConfig+0x50e>
 80026a0:	a201      	add	r2, pc, #4	; (adr r2, 80026a8 <UART_SetConfig+0x4c4>)
 80026a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026a6:	bf00      	nop
 80026a8:	080026cd 	.word	0x080026cd
 80026ac:	080026d5 	.word	0x080026d5
 80026b0:	080026dd 	.word	0x080026dd
 80026b4:	080026f3 	.word	0x080026f3
 80026b8:	080026e3 	.word	0x080026e3
 80026bc:	080026f3 	.word	0x080026f3
 80026c0:	080026f3 	.word	0x080026f3
 80026c4:	080026f3 	.word	0x080026f3
 80026c8:	080026eb 	.word	0x080026eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80026cc:	f7ff fa42 	bl	8001b54 <HAL_RCC_GetPCLK1Freq>
 80026d0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80026d2:	e014      	b.n	80026fe <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80026d4:	f7ff fa54 	bl	8001b80 <HAL_RCC_GetPCLK2Freq>
 80026d8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80026da:	e010      	b.n	80026fe <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80026dc:	4b26      	ldr	r3, [pc, #152]	; (8002778 <UART_SetConfig+0x594>)
 80026de:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80026e0:	e00d      	b.n	80026fe <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80026e2:	f7ff f9c9 	bl	8001a78 <HAL_RCC_GetSysClockFreq>
 80026e6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80026e8:	e009      	b.n	80026fe <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80026ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80026ee:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80026f0:	e005      	b.n	80026fe <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80026f2:	2300      	movs	r3, #0
 80026f4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80026fc:	bf00      	nop
    }

    if (pclk != 0U)
 80026fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002700:	2b00      	cmp	r3, #0
 8002702:	d021      	beq.n	8002748 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002708:	4a1a      	ldr	r2, [pc, #104]	; (8002774 <UART_SetConfig+0x590>)
 800270a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800270e:	461a      	mov	r2, r3
 8002710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002712:	fbb3 f2f2 	udiv	r2, r3, r2
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	085b      	lsrs	r3, r3, #1
 800271c:	441a      	add	r2, r3
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	fbb2 f3f3 	udiv	r3, r2, r3
 8002726:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002728:	6a3b      	ldr	r3, [r7, #32]
 800272a:	2b0f      	cmp	r3, #15
 800272c:	d909      	bls.n	8002742 <UART_SetConfig+0x55e>
 800272e:	6a3b      	ldr	r3, [r7, #32]
 8002730:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002734:	d205      	bcs.n	8002742 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002736:	6a3b      	ldr	r3, [r7, #32]
 8002738:	b29a      	uxth	r2, r3
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	60da      	str	r2, [r3, #12]
 8002740:	e002      	b.n	8002748 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	2201      	movs	r2, #1
 800274c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	2201      	movs	r2, #1
 8002754:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	2200      	movs	r2, #0
 800275c:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	2200      	movs	r2, #0
 8002762:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8002764:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8002768:	4618      	mov	r0, r3
 800276a:	3730      	adds	r7, #48	; 0x30
 800276c:	46bd      	mov	sp, r7
 800276e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002772:	bf00      	nop
 8002774:	080036b0 	.word	0x080036b0
 8002778:	00f42400 	.word	0x00f42400

0800277c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800277c:	b480      	push	{r7}
 800277e:	b083      	sub	sp, #12
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002788:	f003 0301 	and.w	r3, r3, #1
 800278c:	2b00      	cmp	r3, #0
 800278e:	d00a      	beq.n	80027a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	430a      	orrs	r2, r1
 80027a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027aa:	f003 0302 	and.w	r3, r3, #2
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d00a      	beq.n	80027c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	430a      	orrs	r2, r1
 80027c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027cc:	f003 0304 	and.w	r3, r3, #4
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d00a      	beq.n	80027ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	430a      	orrs	r2, r1
 80027e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027ee:	f003 0308 	and.w	r3, r3, #8
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d00a      	beq.n	800280c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	430a      	orrs	r2, r1
 800280a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002810:	f003 0310 	and.w	r3, r3, #16
 8002814:	2b00      	cmp	r3, #0
 8002816:	d00a      	beq.n	800282e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	430a      	orrs	r2, r1
 800282c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002832:	f003 0320 	and.w	r3, r3, #32
 8002836:	2b00      	cmp	r3, #0
 8002838:	d00a      	beq.n	8002850 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	430a      	orrs	r2, r1
 800284e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002854:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002858:	2b00      	cmp	r3, #0
 800285a:	d01a      	beq.n	8002892 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	430a      	orrs	r2, r1
 8002870:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002876:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800287a:	d10a      	bne.n	8002892 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	430a      	orrs	r2, r1
 8002890:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002896:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800289a:	2b00      	cmp	r3, #0
 800289c:	d00a      	beq.n	80028b4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	430a      	orrs	r2, r1
 80028b2:	605a      	str	r2, [r3, #4]
  }
}
 80028b4:	bf00      	nop
 80028b6:	370c      	adds	r7, #12
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr

080028c0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b086      	sub	sp, #24
 80028c4:	af02      	add	r7, sp, #8
 80028c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2200      	movs	r2, #0
 80028cc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80028d0:	f7fe f91e 	bl	8000b10 <HAL_GetTick>
 80028d4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f003 0308 	and.w	r3, r3, #8
 80028e0:	2b08      	cmp	r3, #8
 80028e2:	d10e      	bne.n	8002902 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80028e4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80028e8:	9300      	str	r3, [sp, #0]
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f000 f82f 	bl	8002956 <UART_WaitOnFlagUntilTimeout>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d001      	beq.n	8002902 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80028fe:	2303      	movs	r3, #3
 8002900:	e025      	b.n	800294e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 0304 	and.w	r3, r3, #4
 800290c:	2b04      	cmp	r3, #4
 800290e:	d10e      	bne.n	800292e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002910:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002914:	9300      	str	r3, [sp, #0]
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	2200      	movs	r2, #0
 800291a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f000 f819 	bl	8002956 <UART_WaitOnFlagUntilTimeout>
 8002924:	4603      	mov	r3, r0
 8002926:	2b00      	cmp	r3, #0
 8002928:	d001      	beq.n	800292e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800292a:	2303      	movs	r3, #3
 800292c:	e00f      	b.n	800294e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2220      	movs	r2, #32
 8002932:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2220      	movs	r2, #32
 800293a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2200      	movs	r2, #0
 8002942:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2200      	movs	r2, #0
 8002948:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800294c:	2300      	movs	r3, #0
}
 800294e:	4618      	mov	r0, r3
 8002950:	3710      	adds	r7, #16
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}

08002956 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002956:	b580      	push	{r7, lr}
 8002958:	b09c      	sub	sp, #112	; 0x70
 800295a:	af00      	add	r7, sp, #0
 800295c:	60f8      	str	r0, [r7, #12]
 800295e:	60b9      	str	r1, [r7, #8]
 8002960:	603b      	str	r3, [r7, #0]
 8002962:	4613      	mov	r3, r2
 8002964:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002966:	e0a9      	b.n	8002abc <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002968:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800296a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800296e:	f000 80a5 	beq.w	8002abc <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002972:	f7fe f8cd 	bl	8000b10 <HAL_GetTick>
 8002976:	4602      	mov	r2, r0
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	1ad3      	subs	r3, r2, r3
 800297c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800297e:	429a      	cmp	r2, r3
 8002980:	d302      	bcc.n	8002988 <UART_WaitOnFlagUntilTimeout+0x32>
 8002982:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002984:	2b00      	cmp	r3, #0
 8002986:	d140      	bne.n	8002a0a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800298e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002990:	e853 3f00 	ldrex	r3, [r3]
 8002994:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8002996:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002998:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800299c:	667b      	str	r3, [r7, #100]	; 0x64
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	461a      	mov	r2, r3
 80029a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80029a6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80029a8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029aa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80029ac:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80029ae:	e841 2300 	strex	r3, r2, [r1]
 80029b2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80029b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d1e6      	bne.n	8002988 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	3308      	adds	r3, #8
 80029c0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029c4:	e853 3f00 	ldrex	r3, [r3]
 80029c8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80029ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029cc:	f023 0301 	bic.w	r3, r3, #1
 80029d0:	663b      	str	r3, [r7, #96]	; 0x60
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	3308      	adds	r3, #8
 80029d8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80029da:	64ba      	str	r2, [r7, #72]	; 0x48
 80029dc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029de:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80029e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80029e2:	e841 2300 	strex	r3, r2, [r1]
 80029e6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80029e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d1e5      	bne.n	80029ba <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	2220      	movs	r2, #32
 80029f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	2220      	movs	r2, #32
 80029fa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2200      	movs	r2, #0
 8002a02:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8002a06:	2303      	movs	r3, #3
 8002a08:	e069      	b.n	8002ade <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f003 0304 	and.w	r3, r3, #4
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d051      	beq.n	8002abc <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	69db      	ldr	r3, [r3, #28]
 8002a1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002a26:	d149      	bne.n	8002abc <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002a30:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a3a:	e853 3f00 	ldrex	r3, [r3]
 8002a3e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a42:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002a46:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	461a      	mov	r2, r3
 8002a4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a50:	637b      	str	r3, [r7, #52]	; 0x34
 8002a52:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a54:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002a56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a58:	e841 2300 	strex	r3, r2, [r1]
 8002a5c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002a5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d1e6      	bne.n	8002a32 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	3308      	adds	r3, #8
 8002a6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	e853 3f00 	ldrex	r3, [r3]
 8002a72:	613b      	str	r3, [r7, #16]
   return(result);
 8002a74:	693b      	ldr	r3, [r7, #16]
 8002a76:	f023 0301 	bic.w	r3, r3, #1
 8002a7a:	66bb      	str	r3, [r7, #104]	; 0x68
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	3308      	adds	r3, #8
 8002a82:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002a84:	623a      	str	r2, [r7, #32]
 8002a86:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a88:	69f9      	ldr	r1, [r7, #28]
 8002a8a:	6a3a      	ldr	r2, [r7, #32]
 8002a8c:	e841 2300 	strex	r3, r2, [r1]
 8002a90:	61bb      	str	r3, [r7, #24]
   return(result);
 8002a92:	69bb      	ldr	r3, [r7, #24]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d1e5      	bne.n	8002a64 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	2220      	movs	r2, #32
 8002a9c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	2220      	movs	r2, #32
 8002aa4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	2220      	movs	r2, #32
 8002aac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8002ab8:	2303      	movs	r3, #3
 8002aba:	e010      	b.n	8002ade <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	69da      	ldr	r2, [r3, #28]
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	68ba      	ldr	r2, [r7, #8]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	bf0c      	ite	eq
 8002acc:	2301      	moveq	r3, #1
 8002ace:	2300      	movne	r3, #0
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	461a      	mov	r2, r3
 8002ad4:	79fb      	ldrb	r3, [r7, #7]
 8002ad6:	429a      	cmp	r2, r3
 8002ad8:	f43f af46 	beq.w	8002968 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002adc:	2300      	movs	r3, #0
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	3770      	adds	r7, #112	; 0x70
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}

08002ae6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8002ae6:	b480      	push	{r7}
 8002ae8:	b085      	sub	sp, #20
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d101      	bne.n	8002afc <HAL_UARTEx_DisableFifoMode+0x16>
 8002af8:	2302      	movs	r3, #2
 8002afa:	e027      	b.n	8002b4c <HAL_UARTEx_DisableFifoMode+0x66>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2201      	movs	r2, #1
 8002b00:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2224      	movs	r2, #36	; 0x24
 8002b08:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f022 0201 	bic.w	r2, r2, #1
 8002b22:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8002b2a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	68fa      	ldr	r2, [r7, #12]
 8002b38:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2220      	movs	r2, #32
 8002b3e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2200      	movs	r2, #0
 8002b46:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8002b4a:	2300      	movs	r3, #0
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3714      	adds	r7, #20
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr

08002b58 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b084      	sub	sp, #16
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
 8002b60:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d101      	bne.n	8002b70 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8002b6c:	2302      	movs	r3, #2
 8002b6e:	e02d      	b.n	8002bcc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2201      	movs	r2, #1
 8002b74:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2224      	movs	r2, #36	; 0x24
 8002b7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f022 0201 	bic.w	r2, r2, #1
 8002b96:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	683a      	ldr	r2, [r7, #0]
 8002ba8:	430a      	orrs	r2, r1
 8002baa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002bac:	6878      	ldr	r0, [r7, #4]
 8002bae:	f000 f84f 	bl	8002c50 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	68fa      	ldr	r2, [r7, #12]
 8002bb8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2220      	movs	r2, #32
 8002bbe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8002bca:	2300      	movs	r3, #0
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	3710      	adds	r7, #16
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}

08002bd4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b084      	sub	sp, #16
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
 8002bdc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	d101      	bne.n	8002bec <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8002be8:	2302      	movs	r3, #2
 8002bea:	e02d      	b.n	8002c48 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2224      	movs	r2, #36	; 0x24
 8002bf8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f022 0201 	bic.w	r2, r2, #1
 8002c12:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	683a      	ldr	r2, [r7, #0]
 8002c24:	430a      	orrs	r2, r1
 8002c26:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	f000 f811 	bl	8002c50 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	68fa      	ldr	r2, [r7, #12]
 8002c34:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2220      	movs	r2, #32
 8002c3a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2200      	movs	r2, #0
 8002c42:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8002c46:	2300      	movs	r3, #0
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	3710      	adds	r7, #16
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}

08002c50 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b085      	sub	sp, #20
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d108      	bne.n	8002c72 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2201      	movs	r2, #1
 8002c64:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2201      	movs	r2, #1
 8002c6c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8002c70:	e031      	b.n	8002cd6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8002c72:	2308      	movs	r3, #8
 8002c74:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8002c76:	2308      	movs	r3, #8
 8002c78:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	0e5b      	lsrs	r3, r3, #25
 8002c82:	b2db      	uxtb	r3, r3
 8002c84:	f003 0307 	and.w	r3, r3, #7
 8002c88:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	0f5b      	lsrs	r3, r3, #29
 8002c92:	b2db      	uxtb	r3, r3
 8002c94:	f003 0307 	and.w	r3, r3, #7
 8002c98:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002c9a:	7bbb      	ldrb	r3, [r7, #14]
 8002c9c:	7b3a      	ldrb	r2, [r7, #12]
 8002c9e:	4911      	ldr	r1, [pc, #68]	; (8002ce4 <UARTEx_SetNbDataToProcess+0x94>)
 8002ca0:	5c8a      	ldrb	r2, [r1, r2]
 8002ca2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8002ca6:	7b3a      	ldrb	r2, [r7, #12]
 8002ca8:	490f      	ldr	r1, [pc, #60]	; (8002ce8 <UARTEx_SetNbDataToProcess+0x98>)
 8002caa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002cac:	fb93 f3f2 	sdiv	r3, r3, r2
 8002cb0:	b29a      	uxth	r2, r3
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002cb8:	7bfb      	ldrb	r3, [r7, #15]
 8002cba:	7b7a      	ldrb	r2, [r7, #13]
 8002cbc:	4909      	ldr	r1, [pc, #36]	; (8002ce4 <UARTEx_SetNbDataToProcess+0x94>)
 8002cbe:	5c8a      	ldrb	r2, [r1, r2]
 8002cc0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8002cc4:	7b7a      	ldrb	r2, [r7, #13]
 8002cc6:	4908      	ldr	r1, [pc, #32]	; (8002ce8 <UARTEx_SetNbDataToProcess+0x98>)
 8002cc8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002cca:	fb93 f3f2 	sdiv	r3, r3, r2
 8002cce:	b29a      	uxth	r2, r3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8002cd6:	bf00      	nop
 8002cd8:	3714      	adds	r7, #20
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	080036c8 	.word	0x080036c8
 8002ce8:	080036d0 	.word	0x080036d0

08002cec <sniprintf>:
 8002cec:	b40c      	push	{r2, r3}
 8002cee:	b530      	push	{r4, r5, lr}
 8002cf0:	4b17      	ldr	r3, [pc, #92]	; (8002d50 <sniprintf+0x64>)
 8002cf2:	1e0c      	subs	r4, r1, #0
 8002cf4:	681d      	ldr	r5, [r3, #0]
 8002cf6:	b09d      	sub	sp, #116	; 0x74
 8002cf8:	da08      	bge.n	8002d0c <sniprintf+0x20>
 8002cfa:	238b      	movs	r3, #139	; 0x8b
 8002cfc:	602b      	str	r3, [r5, #0]
 8002cfe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002d02:	b01d      	add	sp, #116	; 0x74
 8002d04:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002d08:	b002      	add	sp, #8
 8002d0a:	4770      	bx	lr
 8002d0c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8002d10:	f8ad 3014 	strh.w	r3, [sp, #20]
 8002d14:	bf14      	ite	ne
 8002d16:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8002d1a:	4623      	moveq	r3, r4
 8002d1c:	9304      	str	r3, [sp, #16]
 8002d1e:	9307      	str	r3, [sp, #28]
 8002d20:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002d24:	9002      	str	r0, [sp, #8]
 8002d26:	9006      	str	r0, [sp, #24]
 8002d28:	f8ad 3016 	strh.w	r3, [sp, #22]
 8002d2c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002d2e:	ab21      	add	r3, sp, #132	; 0x84
 8002d30:	a902      	add	r1, sp, #8
 8002d32:	4628      	mov	r0, r5
 8002d34:	9301      	str	r3, [sp, #4]
 8002d36:	f000 f993 	bl	8003060 <_svfiprintf_r>
 8002d3a:	1c43      	adds	r3, r0, #1
 8002d3c:	bfbc      	itt	lt
 8002d3e:	238b      	movlt	r3, #139	; 0x8b
 8002d40:	602b      	strlt	r3, [r5, #0]
 8002d42:	2c00      	cmp	r4, #0
 8002d44:	d0dd      	beq.n	8002d02 <sniprintf+0x16>
 8002d46:	9b02      	ldr	r3, [sp, #8]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	701a      	strb	r2, [r3, #0]
 8002d4c:	e7d9      	b.n	8002d02 <sniprintf+0x16>
 8002d4e:	bf00      	nop
 8002d50:	20000058 	.word	0x20000058

08002d54 <memset>:
 8002d54:	4402      	add	r2, r0
 8002d56:	4603      	mov	r3, r0
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d100      	bne.n	8002d5e <memset+0xa>
 8002d5c:	4770      	bx	lr
 8002d5e:	f803 1b01 	strb.w	r1, [r3], #1
 8002d62:	e7f9      	b.n	8002d58 <memset+0x4>

08002d64 <__errno>:
 8002d64:	4b01      	ldr	r3, [pc, #4]	; (8002d6c <__errno+0x8>)
 8002d66:	6818      	ldr	r0, [r3, #0]
 8002d68:	4770      	bx	lr
 8002d6a:	bf00      	nop
 8002d6c:	20000058 	.word	0x20000058

08002d70 <__libc_init_array>:
 8002d70:	b570      	push	{r4, r5, r6, lr}
 8002d72:	4d0d      	ldr	r5, [pc, #52]	; (8002da8 <__libc_init_array+0x38>)
 8002d74:	4c0d      	ldr	r4, [pc, #52]	; (8002dac <__libc_init_array+0x3c>)
 8002d76:	1b64      	subs	r4, r4, r5
 8002d78:	10a4      	asrs	r4, r4, #2
 8002d7a:	2600      	movs	r6, #0
 8002d7c:	42a6      	cmp	r6, r4
 8002d7e:	d109      	bne.n	8002d94 <__libc_init_array+0x24>
 8002d80:	4d0b      	ldr	r5, [pc, #44]	; (8002db0 <__libc_init_array+0x40>)
 8002d82:	4c0c      	ldr	r4, [pc, #48]	; (8002db4 <__libc_init_array+0x44>)
 8002d84:	f000 fc6a 	bl	800365c <_init>
 8002d88:	1b64      	subs	r4, r4, r5
 8002d8a:	10a4      	asrs	r4, r4, #2
 8002d8c:	2600      	movs	r6, #0
 8002d8e:	42a6      	cmp	r6, r4
 8002d90:	d105      	bne.n	8002d9e <__libc_init_array+0x2e>
 8002d92:	bd70      	pop	{r4, r5, r6, pc}
 8002d94:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d98:	4798      	blx	r3
 8002d9a:	3601      	adds	r6, #1
 8002d9c:	e7ee      	b.n	8002d7c <__libc_init_array+0xc>
 8002d9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002da2:	4798      	blx	r3
 8002da4:	3601      	adds	r6, #1
 8002da6:	e7f2      	b.n	8002d8e <__libc_init_array+0x1e>
 8002da8:	08003714 	.word	0x08003714
 8002dac:	08003714 	.word	0x08003714
 8002db0:	08003714 	.word	0x08003714
 8002db4:	08003718 	.word	0x08003718

08002db8 <__retarget_lock_acquire_recursive>:
 8002db8:	4770      	bx	lr

08002dba <__retarget_lock_release_recursive>:
 8002dba:	4770      	bx	lr

08002dbc <_free_r>:
 8002dbc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002dbe:	2900      	cmp	r1, #0
 8002dc0:	d044      	beq.n	8002e4c <_free_r+0x90>
 8002dc2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002dc6:	9001      	str	r0, [sp, #4]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	f1a1 0404 	sub.w	r4, r1, #4
 8002dce:	bfb8      	it	lt
 8002dd0:	18e4      	addlt	r4, r4, r3
 8002dd2:	f000 f8df 	bl	8002f94 <__malloc_lock>
 8002dd6:	4a1e      	ldr	r2, [pc, #120]	; (8002e50 <_free_r+0x94>)
 8002dd8:	9801      	ldr	r0, [sp, #4]
 8002dda:	6813      	ldr	r3, [r2, #0]
 8002ddc:	b933      	cbnz	r3, 8002dec <_free_r+0x30>
 8002dde:	6063      	str	r3, [r4, #4]
 8002de0:	6014      	str	r4, [r2, #0]
 8002de2:	b003      	add	sp, #12
 8002de4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002de8:	f000 b8da 	b.w	8002fa0 <__malloc_unlock>
 8002dec:	42a3      	cmp	r3, r4
 8002dee:	d908      	bls.n	8002e02 <_free_r+0x46>
 8002df0:	6825      	ldr	r5, [r4, #0]
 8002df2:	1961      	adds	r1, r4, r5
 8002df4:	428b      	cmp	r3, r1
 8002df6:	bf01      	itttt	eq
 8002df8:	6819      	ldreq	r1, [r3, #0]
 8002dfa:	685b      	ldreq	r3, [r3, #4]
 8002dfc:	1949      	addeq	r1, r1, r5
 8002dfe:	6021      	streq	r1, [r4, #0]
 8002e00:	e7ed      	b.n	8002dde <_free_r+0x22>
 8002e02:	461a      	mov	r2, r3
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	b10b      	cbz	r3, 8002e0c <_free_r+0x50>
 8002e08:	42a3      	cmp	r3, r4
 8002e0a:	d9fa      	bls.n	8002e02 <_free_r+0x46>
 8002e0c:	6811      	ldr	r1, [r2, #0]
 8002e0e:	1855      	adds	r5, r2, r1
 8002e10:	42a5      	cmp	r5, r4
 8002e12:	d10b      	bne.n	8002e2c <_free_r+0x70>
 8002e14:	6824      	ldr	r4, [r4, #0]
 8002e16:	4421      	add	r1, r4
 8002e18:	1854      	adds	r4, r2, r1
 8002e1a:	42a3      	cmp	r3, r4
 8002e1c:	6011      	str	r1, [r2, #0]
 8002e1e:	d1e0      	bne.n	8002de2 <_free_r+0x26>
 8002e20:	681c      	ldr	r4, [r3, #0]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	6053      	str	r3, [r2, #4]
 8002e26:	440c      	add	r4, r1
 8002e28:	6014      	str	r4, [r2, #0]
 8002e2a:	e7da      	b.n	8002de2 <_free_r+0x26>
 8002e2c:	d902      	bls.n	8002e34 <_free_r+0x78>
 8002e2e:	230c      	movs	r3, #12
 8002e30:	6003      	str	r3, [r0, #0]
 8002e32:	e7d6      	b.n	8002de2 <_free_r+0x26>
 8002e34:	6825      	ldr	r5, [r4, #0]
 8002e36:	1961      	adds	r1, r4, r5
 8002e38:	428b      	cmp	r3, r1
 8002e3a:	bf04      	itt	eq
 8002e3c:	6819      	ldreq	r1, [r3, #0]
 8002e3e:	685b      	ldreq	r3, [r3, #4]
 8002e40:	6063      	str	r3, [r4, #4]
 8002e42:	bf04      	itt	eq
 8002e44:	1949      	addeq	r1, r1, r5
 8002e46:	6021      	streq	r1, [r4, #0]
 8002e48:	6054      	str	r4, [r2, #4]
 8002e4a:	e7ca      	b.n	8002de2 <_free_r+0x26>
 8002e4c:	b003      	add	sp, #12
 8002e4e:	bd30      	pop	{r4, r5, pc}
 8002e50:	20000290 	.word	0x20000290

08002e54 <sbrk_aligned>:
 8002e54:	b570      	push	{r4, r5, r6, lr}
 8002e56:	4e0e      	ldr	r6, [pc, #56]	; (8002e90 <sbrk_aligned+0x3c>)
 8002e58:	460c      	mov	r4, r1
 8002e5a:	6831      	ldr	r1, [r6, #0]
 8002e5c:	4605      	mov	r5, r0
 8002e5e:	b911      	cbnz	r1, 8002e66 <sbrk_aligned+0x12>
 8002e60:	f000 fba6 	bl	80035b0 <_sbrk_r>
 8002e64:	6030      	str	r0, [r6, #0]
 8002e66:	4621      	mov	r1, r4
 8002e68:	4628      	mov	r0, r5
 8002e6a:	f000 fba1 	bl	80035b0 <_sbrk_r>
 8002e6e:	1c43      	adds	r3, r0, #1
 8002e70:	d00a      	beq.n	8002e88 <sbrk_aligned+0x34>
 8002e72:	1cc4      	adds	r4, r0, #3
 8002e74:	f024 0403 	bic.w	r4, r4, #3
 8002e78:	42a0      	cmp	r0, r4
 8002e7a:	d007      	beq.n	8002e8c <sbrk_aligned+0x38>
 8002e7c:	1a21      	subs	r1, r4, r0
 8002e7e:	4628      	mov	r0, r5
 8002e80:	f000 fb96 	bl	80035b0 <_sbrk_r>
 8002e84:	3001      	adds	r0, #1
 8002e86:	d101      	bne.n	8002e8c <sbrk_aligned+0x38>
 8002e88:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8002e8c:	4620      	mov	r0, r4
 8002e8e:	bd70      	pop	{r4, r5, r6, pc}
 8002e90:	20000294 	.word	0x20000294

08002e94 <_malloc_r>:
 8002e94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002e98:	1ccd      	adds	r5, r1, #3
 8002e9a:	f025 0503 	bic.w	r5, r5, #3
 8002e9e:	3508      	adds	r5, #8
 8002ea0:	2d0c      	cmp	r5, #12
 8002ea2:	bf38      	it	cc
 8002ea4:	250c      	movcc	r5, #12
 8002ea6:	2d00      	cmp	r5, #0
 8002ea8:	4607      	mov	r7, r0
 8002eaa:	db01      	blt.n	8002eb0 <_malloc_r+0x1c>
 8002eac:	42a9      	cmp	r1, r5
 8002eae:	d905      	bls.n	8002ebc <_malloc_r+0x28>
 8002eb0:	230c      	movs	r3, #12
 8002eb2:	603b      	str	r3, [r7, #0]
 8002eb4:	2600      	movs	r6, #0
 8002eb6:	4630      	mov	r0, r6
 8002eb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002ebc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002f90 <_malloc_r+0xfc>
 8002ec0:	f000 f868 	bl	8002f94 <__malloc_lock>
 8002ec4:	f8d8 3000 	ldr.w	r3, [r8]
 8002ec8:	461c      	mov	r4, r3
 8002eca:	bb5c      	cbnz	r4, 8002f24 <_malloc_r+0x90>
 8002ecc:	4629      	mov	r1, r5
 8002ece:	4638      	mov	r0, r7
 8002ed0:	f7ff ffc0 	bl	8002e54 <sbrk_aligned>
 8002ed4:	1c43      	adds	r3, r0, #1
 8002ed6:	4604      	mov	r4, r0
 8002ed8:	d155      	bne.n	8002f86 <_malloc_r+0xf2>
 8002eda:	f8d8 4000 	ldr.w	r4, [r8]
 8002ede:	4626      	mov	r6, r4
 8002ee0:	2e00      	cmp	r6, #0
 8002ee2:	d145      	bne.n	8002f70 <_malloc_r+0xdc>
 8002ee4:	2c00      	cmp	r4, #0
 8002ee6:	d048      	beq.n	8002f7a <_malloc_r+0xe6>
 8002ee8:	6823      	ldr	r3, [r4, #0]
 8002eea:	4631      	mov	r1, r6
 8002eec:	4638      	mov	r0, r7
 8002eee:	eb04 0903 	add.w	r9, r4, r3
 8002ef2:	f000 fb5d 	bl	80035b0 <_sbrk_r>
 8002ef6:	4581      	cmp	r9, r0
 8002ef8:	d13f      	bne.n	8002f7a <_malloc_r+0xe6>
 8002efa:	6821      	ldr	r1, [r4, #0]
 8002efc:	1a6d      	subs	r5, r5, r1
 8002efe:	4629      	mov	r1, r5
 8002f00:	4638      	mov	r0, r7
 8002f02:	f7ff ffa7 	bl	8002e54 <sbrk_aligned>
 8002f06:	3001      	adds	r0, #1
 8002f08:	d037      	beq.n	8002f7a <_malloc_r+0xe6>
 8002f0a:	6823      	ldr	r3, [r4, #0]
 8002f0c:	442b      	add	r3, r5
 8002f0e:	6023      	str	r3, [r4, #0]
 8002f10:	f8d8 3000 	ldr.w	r3, [r8]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d038      	beq.n	8002f8a <_malloc_r+0xf6>
 8002f18:	685a      	ldr	r2, [r3, #4]
 8002f1a:	42a2      	cmp	r2, r4
 8002f1c:	d12b      	bne.n	8002f76 <_malloc_r+0xe2>
 8002f1e:	2200      	movs	r2, #0
 8002f20:	605a      	str	r2, [r3, #4]
 8002f22:	e00f      	b.n	8002f44 <_malloc_r+0xb0>
 8002f24:	6822      	ldr	r2, [r4, #0]
 8002f26:	1b52      	subs	r2, r2, r5
 8002f28:	d41f      	bmi.n	8002f6a <_malloc_r+0xd6>
 8002f2a:	2a0b      	cmp	r2, #11
 8002f2c:	d917      	bls.n	8002f5e <_malloc_r+0xca>
 8002f2e:	1961      	adds	r1, r4, r5
 8002f30:	42a3      	cmp	r3, r4
 8002f32:	6025      	str	r5, [r4, #0]
 8002f34:	bf18      	it	ne
 8002f36:	6059      	strne	r1, [r3, #4]
 8002f38:	6863      	ldr	r3, [r4, #4]
 8002f3a:	bf08      	it	eq
 8002f3c:	f8c8 1000 	streq.w	r1, [r8]
 8002f40:	5162      	str	r2, [r4, r5]
 8002f42:	604b      	str	r3, [r1, #4]
 8002f44:	4638      	mov	r0, r7
 8002f46:	f104 060b 	add.w	r6, r4, #11
 8002f4a:	f000 f829 	bl	8002fa0 <__malloc_unlock>
 8002f4e:	f026 0607 	bic.w	r6, r6, #7
 8002f52:	1d23      	adds	r3, r4, #4
 8002f54:	1af2      	subs	r2, r6, r3
 8002f56:	d0ae      	beq.n	8002eb6 <_malloc_r+0x22>
 8002f58:	1b9b      	subs	r3, r3, r6
 8002f5a:	50a3      	str	r3, [r4, r2]
 8002f5c:	e7ab      	b.n	8002eb6 <_malloc_r+0x22>
 8002f5e:	42a3      	cmp	r3, r4
 8002f60:	6862      	ldr	r2, [r4, #4]
 8002f62:	d1dd      	bne.n	8002f20 <_malloc_r+0x8c>
 8002f64:	f8c8 2000 	str.w	r2, [r8]
 8002f68:	e7ec      	b.n	8002f44 <_malloc_r+0xb0>
 8002f6a:	4623      	mov	r3, r4
 8002f6c:	6864      	ldr	r4, [r4, #4]
 8002f6e:	e7ac      	b.n	8002eca <_malloc_r+0x36>
 8002f70:	4634      	mov	r4, r6
 8002f72:	6876      	ldr	r6, [r6, #4]
 8002f74:	e7b4      	b.n	8002ee0 <_malloc_r+0x4c>
 8002f76:	4613      	mov	r3, r2
 8002f78:	e7cc      	b.n	8002f14 <_malloc_r+0x80>
 8002f7a:	230c      	movs	r3, #12
 8002f7c:	603b      	str	r3, [r7, #0]
 8002f7e:	4638      	mov	r0, r7
 8002f80:	f000 f80e 	bl	8002fa0 <__malloc_unlock>
 8002f84:	e797      	b.n	8002eb6 <_malloc_r+0x22>
 8002f86:	6025      	str	r5, [r4, #0]
 8002f88:	e7dc      	b.n	8002f44 <_malloc_r+0xb0>
 8002f8a:	605b      	str	r3, [r3, #4]
 8002f8c:	deff      	udf	#255	; 0xff
 8002f8e:	bf00      	nop
 8002f90:	20000290 	.word	0x20000290

08002f94 <__malloc_lock>:
 8002f94:	4801      	ldr	r0, [pc, #4]	; (8002f9c <__malloc_lock+0x8>)
 8002f96:	f7ff bf0f 	b.w	8002db8 <__retarget_lock_acquire_recursive>
 8002f9a:	bf00      	nop
 8002f9c:	2000028c 	.word	0x2000028c

08002fa0 <__malloc_unlock>:
 8002fa0:	4801      	ldr	r0, [pc, #4]	; (8002fa8 <__malloc_unlock+0x8>)
 8002fa2:	f7ff bf0a 	b.w	8002dba <__retarget_lock_release_recursive>
 8002fa6:	bf00      	nop
 8002fa8:	2000028c 	.word	0x2000028c

08002fac <__ssputs_r>:
 8002fac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002fb0:	688e      	ldr	r6, [r1, #8]
 8002fb2:	461f      	mov	r7, r3
 8002fb4:	42be      	cmp	r6, r7
 8002fb6:	680b      	ldr	r3, [r1, #0]
 8002fb8:	4682      	mov	sl, r0
 8002fba:	460c      	mov	r4, r1
 8002fbc:	4690      	mov	r8, r2
 8002fbe:	d82c      	bhi.n	800301a <__ssputs_r+0x6e>
 8002fc0:	898a      	ldrh	r2, [r1, #12]
 8002fc2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002fc6:	d026      	beq.n	8003016 <__ssputs_r+0x6a>
 8002fc8:	6965      	ldr	r5, [r4, #20]
 8002fca:	6909      	ldr	r1, [r1, #16]
 8002fcc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002fd0:	eba3 0901 	sub.w	r9, r3, r1
 8002fd4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002fd8:	1c7b      	adds	r3, r7, #1
 8002fda:	444b      	add	r3, r9
 8002fdc:	106d      	asrs	r5, r5, #1
 8002fde:	429d      	cmp	r5, r3
 8002fe0:	bf38      	it	cc
 8002fe2:	461d      	movcc	r5, r3
 8002fe4:	0553      	lsls	r3, r2, #21
 8002fe6:	d527      	bpl.n	8003038 <__ssputs_r+0x8c>
 8002fe8:	4629      	mov	r1, r5
 8002fea:	f7ff ff53 	bl	8002e94 <_malloc_r>
 8002fee:	4606      	mov	r6, r0
 8002ff0:	b360      	cbz	r0, 800304c <__ssputs_r+0xa0>
 8002ff2:	6921      	ldr	r1, [r4, #16]
 8002ff4:	464a      	mov	r2, r9
 8002ff6:	f000 faeb 	bl	80035d0 <memcpy>
 8002ffa:	89a3      	ldrh	r3, [r4, #12]
 8002ffc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003000:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003004:	81a3      	strh	r3, [r4, #12]
 8003006:	6126      	str	r6, [r4, #16]
 8003008:	6165      	str	r5, [r4, #20]
 800300a:	444e      	add	r6, r9
 800300c:	eba5 0509 	sub.w	r5, r5, r9
 8003010:	6026      	str	r6, [r4, #0]
 8003012:	60a5      	str	r5, [r4, #8]
 8003014:	463e      	mov	r6, r7
 8003016:	42be      	cmp	r6, r7
 8003018:	d900      	bls.n	800301c <__ssputs_r+0x70>
 800301a:	463e      	mov	r6, r7
 800301c:	6820      	ldr	r0, [r4, #0]
 800301e:	4632      	mov	r2, r6
 8003020:	4641      	mov	r1, r8
 8003022:	f000 faab 	bl	800357c <memmove>
 8003026:	68a3      	ldr	r3, [r4, #8]
 8003028:	1b9b      	subs	r3, r3, r6
 800302a:	60a3      	str	r3, [r4, #8]
 800302c:	6823      	ldr	r3, [r4, #0]
 800302e:	4433      	add	r3, r6
 8003030:	6023      	str	r3, [r4, #0]
 8003032:	2000      	movs	r0, #0
 8003034:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003038:	462a      	mov	r2, r5
 800303a:	f000 fad7 	bl	80035ec <_realloc_r>
 800303e:	4606      	mov	r6, r0
 8003040:	2800      	cmp	r0, #0
 8003042:	d1e0      	bne.n	8003006 <__ssputs_r+0x5a>
 8003044:	6921      	ldr	r1, [r4, #16]
 8003046:	4650      	mov	r0, sl
 8003048:	f7ff feb8 	bl	8002dbc <_free_r>
 800304c:	230c      	movs	r3, #12
 800304e:	f8ca 3000 	str.w	r3, [sl]
 8003052:	89a3      	ldrh	r3, [r4, #12]
 8003054:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003058:	81a3      	strh	r3, [r4, #12]
 800305a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800305e:	e7e9      	b.n	8003034 <__ssputs_r+0x88>

08003060 <_svfiprintf_r>:
 8003060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003064:	4698      	mov	r8, r3
 8003066:	898b      	ldrh	r3, [r1, #12]
 8003068:	061b      	lsls	r3, r3, #24
 800306a:	b09d      	sub	sp, #116	; 0x74
 800306c:	4607      	mov	r7, r0
 800306e:	460d      	mov	r5, r1
 8003070:	4614      	mov	r4, r2
 8003072:	d50e      	bpl.n	8003092 <_svfiprintf_r+0x32>
 8003074:	690b      	ldr	r3, [r1, #16]
 8003076:	b963      	cbnz	r3, 8003092 <_svfiprintf_r+0x32>
 8003078:	2140      	movs	r1, #64	; 0x40
 800307a:	f7ff ff0b 	bl	8002e94 <_malloc_r>
 800307e:	6028      	str	r0, [r5, #0]
 8003080:	6128      	str	r0, [r5, #16]
 8003082:	b920      	cbnz	r0, 800308e <_svfiprintf_r+0x2e>
 8003084:	230c      	movs	r3, #12
 8003086:	603b      	str	r3, [r7, #0]
 8003088:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800308c:	e0d0      	b.n	8003230 <_svfiprintf_r+0x1d0>
 800308e:	2340      	movs	r3, #64	; 0x40
 8003090:	616b      	str	r3, [r5, #20]
 8003092:	2300      	movs	r3, #0
 8003094:	9309      	str	r3, [sp, #36]	; 0x24
 8003096:	2320      	movs	r3, #32
 8003098:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800309c:	f8cd 800c 	str.w	r8, [sp, #12]
 80030a0:	2330      	movs	r3, #48	; 0x30
 80030a2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003248 <_svfiprintf_r+0x1e8>
 80030a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80030aa:	f04f 0901 	mov.w	r9, #1
 80030ae:	4623      	mov	r3, r4
 80030b0:	469a      	mov	sl, r3
 80030b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80030b6:	b10a      	cbz	r2, 80030bc <_svfiprintf_r+0x5c>
 80030b8:	2a25      	cmp	r2, #37	; 0x25
 80030ba:	d1f9      	bne.n	80030b0 <_svfiprintf_r+0x50>
 80030bc:	ebba 0b04 	subs.w	fp, sl, r4
 80030c0:	d00b      	beq.n	80030da <_svfiprintf_r+0x7a>
 80030c2:	465b      	mov	r3, fp
 80030c4:	4622      	mov	r2, r4
 80030c6:	4629      	mov	r1, r5
 80030c8:	4638      	mov	r0, r7
 80030ca:	f7ff ff6f 	bl	8002fac <__ssputs_r>
 80030ce:	3001      	adds	r0, #1
 80030d0:	f000 80a9 	beq.w	8003226 <_svfiprintf_r+0x1c6>
 80030d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80030d6:	445a      	add	r2, fp
 80030d8:	9209      	str	r2, [sp, #36]	; 0x24
 80030da:	f89a 3000 	ldrb.w	r3, [sl]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	f000 80a1 	beq.w	8003226 <_svfiprintf_r+0x1c6>
 80030e4:	2300      	movs	r3, #0
 80030e6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80030ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80030ee:	f10a 0a01 	add.w	sl, sl, #1
 80030f2:	9304      	str	r3, [sp, #16]
 80030f4:	9307      	str	r3, [sp, #28]
 80030f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80030fa:	931a      	str	r3, [sp, #104]	; 0x68
 80030fc:	4654      	mov	r4, sl
 80030fe:	2205      	movs	r2, #5
 8003100:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003104:	4850      	ldr	r0, [pc, #320]	; (8003248 <_svfiprintf_r+0x1e8>)
 8003106:	f7fd f88b 	bl	8000220 <memchr>
 800310a:	9a04      	ldr	r2, [sp, #16]
 800310c:	b9d8      	cbnz	r0, 8003146 <_svfiprintf_r+0xe6>
 800310e:	06d0      	lsls	r0, r2, #27
 8003110:	bf44      	itt	mi
 8003112:	2320      	movmi	r3, #32
 8003114:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003118:	0711      	lsls	r1, r2, #28
 800311a:	bf44      	itt	mi
 800311c:	232b      	movmi	r3, #43	; 0x2b
 800311e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003122:	f89a 3000 	ldrb.w	r3, [sl]
 8003126:	2b2a      	cmp	r3, #42	; 0x2a
 8003128:	d015      	beq.n	8003156 <_svfiprintf_r+0xf6>
 800312a:	9a07      	ldr	r2, [sp, #28]
 800312c:	4654      	mov	r4, sl
 800312e:	2000      	movs	r0, #0
 8003130:	f04f 0c0a 	mov.w	ip, #10
 8003134:	4621      	mov	r1, r4
 8003136:	f811 3b01 	ldrb.w	r3, [r1], #1
 800313a:	3b30      	subs	r3, #48	; 0x30
 800313c:	2b09      	cmp	r3, #9
 800313e:	d94d      	bls.n	80031dc <_svfiprintf_r+0x17c>
 8003140:	b1b0      	cbz	r0, 8003170 <_svfiprintf_r+0x110>
 8003142:	9207      	str	r2, [sp, #28]
 8003144:	e014      	b.n	8003170 <_svfiprintf_r+0x110>
 8003146:	eba0 0308 	sub.w	r3, r0, r8
 800314a:	fa09 f303 	lsl.w	r3, r9, r3
 800314e:	4313      	orrs	r3, r2
 8003150:	9304      	str	r3, [sp, #16]
 8003152:	46a2      	mov	sl, r4
 8003154:	e7d2      	b.n	80030fc <_svfiprintf_r+0x9c>
 8003156:	9b03      	ldr	r3, [sp, #12]
 8003158:	1d19      	adds	r1, r3, #4
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	9103      	str	r1, [sp, #12]
 800315e:	2b00      	cmp	r3, #0
 8003160:	bfbb      	ittet	lt
 8003162:	425b      	neglt	r3, r3
 8003164:	f042 0202 	orrlt.w	r2, r2, #2
 8003168:	9307      	strge	r3, [sp, #28]
 800316a:	9307      	strlt	r3, [sp, #28]
 800316c:	bfb8      	it	lt
 800316e:	9204      	strlt	r2, [sp, #16]
 8003170:	7823      	ldrb	r3, [r4, #0]
 8003172:	2b2e      	cmp	r3, #46	; 0x2e
 8003174:	d10c      	bne.n	8003190 <_svfiprintf_r+0x130>
 8003176:	7863      	ldrb	r3, [r4, #1]
 8003178:	2b2a      	cmp	r3, #42	; 0x2a
 800317a:	d134      	bne.n	80031e6 <_svfiprintf_r+0x186>
 800317c:	9b03      	ldr	r3, [sp, #12]
 800317e:	1d1a      	adds	r2, r3, #4
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	9203      	str	r2, [sp, #12]
 8003184:	2b00      	cmp	r3, #0
 8003186:	bfb8      	it	lt
 8003188:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800318c:	3402      	adds	r4, #2
 800318e:	9305      	str	r3, [sp, #20]
 8003190:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8003258 <_svfiprintf_r+0x1f8>
 8003194:	7821      	ldrb	r1, [r4, #0]
 8003196:	2203      	movs	r2, #3
 8003198:	4650      	mov	r0, sl
 800319a:	f7fd f841 	bl	8000220 <memchr>
 800319e:	b138      	cbz	r0, 80031b0 <_svfiprintf_r+0x150>
 80031a0:	9b04      	ldr	r3, [sp, #16]
 80031a2:	eba0 000a 	sub.w	r0, r0, sl
 80031a6:	2240      	movs	r2, #64	; 0x40
 80031a8:	4082      	lsls	r2, r0
 80031aa:	4313      	orrs	r3, r2
 80031ac:	3401      	adds	r4, #1
 80031ae:	9304      	str	r3, [sp, #16]
 80031b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80031b4:	4825      	ldr	r0, [pc, #148]	; (800324c <_svfiprintf_r+0x1ec>)
 80031b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80031ba:	2206      	movs	r2, #6
 80031bc:	f7fd f830 	bl	8000220 <memchr>
 80031c0:	2800      	cmp	r0, #0
 80031c2:	d038      	beq.n	8003236 <_svfiprintf_r+0x1d6>
 80031c4:	4b22      	ldr	r3, [pc, #136]	; (8003250 <_svfiprintf_r+0x1f0>)
 80031c6:	bb1b      	cbnz	r3, 8003210 <_svfiprintf_r+0x1b0>
 80031c8:	9b03      	ldr	r3, [sp, #12]
 80031ca:	3307      	adds	r3, #7
 80031cc:	f023 0307 	bic.w	r3, r3, #7
 80031d0:	3308      	adds	r3, #8
 80031d2:	9303      	str	r3, [sp, #12]
 80031d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80031d6:	4433      	add	r3, r6
 80031d8:	9309      	str	r3, [sp, #36]	; 0x24
 80031da:	e768      	b.n	80030ae <_svfiprintf_r+0x4e>
 80031dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80031e0:	460c      	mov	r4, r1
 80031e2:	2001      	movs	r0, #1
 80031e4:	e7a6      	b.n	8003134 <_svfiprintf_r+0xd4>
 80031e6:	2300      	movs	r3, #0
 80031e8:	3401      	adds	r4, #1
 80031ea:	9305      	str	r3, [sp, #20]
 80031ec:	4619      	mov	r1, r3
 80031ee:	f04f 0c0a 	mov.w	ip, #10
 80031f2:	4620      	mov	r0, r4
 80031f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80031f8:	3a30      	subs	r2, #48	; 0x30
 80031fa:	2a09      	cmp	r2, #9
 80031fc:	d903      	bls.n	8003206 <_svfiprintf_r+0x1a6>
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d0c6      	beq.n	8003190 <_svfiprintf_r+0x130>
 8003202:	9105      	str	r1, [sp, #20]
 8003204:	e7c4      	b.n	8003190 <_svfiprintf_r+0x130>
 8003206:	fb0c 2101 	mla	r1, ip, r1, r2
 800320a:	4604      	mov	r4, r0
 800320c:	2301      	movs	r3, #1
 800320e:	e7f0      	b.n	80031f2 <_svfiprintf_r+0x192>
 8003210:	ab03      	add	r3, sp, #12
 8003212:	9300      	str	r3, [sp, #0]
 8003214:	462a      	mov	r2, r5
 8003216:	4b0f      	ldr	r3, [pc, #60]	; (8003254 <_svfiprintf_r+0x1f4>)
 8003218:	a904      	add	r1, sp, #16
 800321a:	4638      	mov	r0, r7
 800321c:	f3af 8000 	nop.w
 8003220:	1c42      	adds	r2, r0, #1
 8003222:	4606      	mov	r6, r0
 8003224:	d1d6      	bne.n	80031d4 <_svfiprintf_r+0x174>
 8003226:	89ab      	ldrh	r3, [r5, #12]
 8003228:	065b      	lsls	r3, r3, #25
 800322a:	f53f af2d 	bmi.w	8003088 <_svfiprintf_r+0x28>
 800322e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003230:	b01d      	add	sp, #116	; 0x74
 8003232:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003236:	ab03      	add	r3, sp, #12
 8003238:	9300      	str	r3, [sp, #0]
 800323a:	462a      	mov	r2, r5
 800323c:	4b05      	ldr	r3, [pc, #20]	; (8003254 <_svfiprintf_r+0x1f4>)
 800323e:	a904      	add	r1, sp, #16
 8003240:	4638      	mov	r0, r7
 8003242:	f000 f879 	bl	8003338 <_printf_i>
 8003246:	e7eb      	b.n	8003220 <_svfiprintf_r+0x1c0>
 8003248:	080036d8 	.word	0x080036d8
 800324c:	080036e2 	.word	0x080036e2
 8003250:	00000000 	.word	0x00000000
 8003254:	08002fad 	.word	0x08002fad
 8003258:	080036de 	.word	0x080036de

0800325c <_printf_common>:
 800325c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003260:	4616      	mov	r6, r2
 8003262:	4699      	mov	r9, r3
 8003264:	688a      	ldr	r2, [r1, #8]
 8003266:	690b      	ldr	r3, [r1, #16]
 8003268:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800326c:	4293      	cmp	r3, r2
 800326e:	bfb8      	it	lt
 8003270:	4613      	movlt	r3, r2
 8003272:	6033      	str	r3, [r6, #0]
 8003274:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003278:	4607      	mov	r7, r0
 800327a:	460c      	mov	r4, r1
 800327c:	b10a      	cbz	r2, 8003282 <_printf_common+0x26>
 800327e:	3301      	adds	r3, #1
 8003280:	6033      	str	r3, [r6, #0]
 8003282:	6823      	ldr	r3, [r4, #0]
 8003284:	0699      	lsls	r1, r3, #26
 8003286:	bf42      	ittt	mi
 8003288:	6833      	ldrmi	r3, [r6, #0]
 800328a:	3302      	addmi	r3, #2
 800328c:	6033      	strmi	r3, [r6, #0]
 800328e:	6825      	ldr	r5, [r4, #0]
 8003290:	f015 0506 	ands.w	r5, r5, #6
 8003294:	d106      	bne.n	80032a4 <_printf_common+0x48>
 8003296:	f104 0a19 	add.w	sl, r4, #25
 800329a:	68e3      	ldr	r3, [r4, #12]
 800329c:	6832      	ldr	r2, [r6, #0]
 800329e:	1a9b      	subs	r3, r3, r2
 80032a0:	42ab      	cmp	r3, r5
 80032a2:	dc26      	bgt.n	80032f2 <_printf_common+0x96>
 80032a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80032a8:	1e13      	subs	r3, r2, #0
 80032aa:	6822      	ldr	r2, [r4, #0]
 80032ac:	bf18      	it	ne
 80032ae:	2301      	movne	r3, #1
 80032b0:	0692      	lsls	r2, r2, #26
 80032b2:	d42b      	bmi.n	800330c <_printf_common+0xb0>
 80032b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80032b8:	4649      	mov	r1, r9
 80032ba:	4638      	mov	r0, r7
 80032bc:	47c0      	blx	r8
 80032be:	3001      	adds	r0, #1
 80032c0:	d01e      	beq.n	8003300 <_printf_common+0xa4>
 80032c2:	6823      	ldr	r3, [r4, #0]
 80032c4:	6922      	ldr	r2, [r4, #16]
 80032c6:	f003 0306 	and.w	r3, r3, #6
 80032ca:	2b04      	cmp	r3, #4
 80032cc:	bf02      	ittt	eq
 80032ce:	68e5      	ldreq	r5, [r4, #12]
 80032d0:	6833      	ldreq	r3, [r6, #0]
 80032d2:	1aed      	subeq	r5, r5, r3
 80032d4:	68a3      	ldr	r3, [r4, #8]
 80032d6:	bf0c      	ite	eq
 80032d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80032dc:	2500      	movne	r5, #0
 80032de:	4293      	cmp	r3, r2
 80032e0:	bfc4      	itt	gt
 80032e2:	1a9b      	subgt	r3, r3, r2
 80032e4:	18ed      	addgt	r5, r5, r3
 80032e6:	2600      	movs	r6, #0
 80032e8:	341a      	adds	r4, #26
 80032ea:	42b5      	cmp	r5, r6
 80032ec:	d11a      	bne.n	8003324 <_printf_common+0xc8>
 80032ee:	2000      	movs	r0, #0
 80032f0:	e008      	b.n	8003304 <_printf_common+0xa8>
 80032f2:	2301      	movs	r3, #1
 80032f4:	4652      	mov	r2, sl
 80032f6:	4649      	mov	r1, r9
 80032f8:	4638      	mov	r0, r7
 80032fa:	47c0      	blx	r8
 80032fc:	3001      	adds	r0, #1
 80032fe:	d103      	bne.n	8003308 <_printf_common+0xac>
 8003300:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003304:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003308:	3501      	adds	r5, #1
 800330a:	e7c6      	b.n	800329a <_printf_common+0x3e>
 800330c:	18e1      	adds	r1, r4, r3
 800330e:	1c5a      	adds	r2, r3, #1
 8003310:	2030      	movs	r0, #48	; 0x30
 8003312:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003316:	4422      	add	r2, r4
 8003318:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800331c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003320:	3302      	adds	r3, #2
 8003322:	e7c7      	b.n	80032b4 <_printf_common+0x58>
 8003324:	2301      	movs	r3, #1
 8003326:	4622      	mov	r2, r4
 8003328:	4649      	mov	r1, r9
 800332a:	4638      	mov	r0, r7
 800332c:	47c0      	blx	r8
 800332e:	3001      	adds	r0, #1
 8003330:	d0e6      	beq.n	8003300 <_printf_common+0xa4>
 8003332:	3601      	adds	r6, #1
 8003334:	e7d9      	b.n	80032ea <_printf_common+0x8e>
	...

08003338 <_printf_i>:
 8003338:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800333c:	7e0f      	ldrb	r7, [r1, #24]
 800333e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003340:	2f78      	cmp	r7, #120	; 0x78
 8003342:	4691      	mov	r9, r2
 8003344:	4680      	mov	r8, r0
 8003346:	460c      	mov	r4, r1
 8003348:	469a      	mov	sl, r3
 800334a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800334e:	d807      	bhi.n	8003360 <_printf_i+0x28>
 8003350:	2f62      	cmp	r7, #98	; 0x62
 8003352:	d80a      	bhi.n	800336a <_printf_i+0x32>
 8003354:	2f00      	cmp	r7, #0
 8003356:	f000 80d4 	beq.w	8003502 <_printf_i+0x1ca>
 800335a:	2f58      	cmp	r7, #88	; 0x58
 800335c:	f000 80c0 	beq.w	80034e0 <_printf_i+0x1a8>
 8003360:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003364:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003368:	e03a      	b.n	80033e0 <_printf_i+0xa8>
 800336a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800336e:	2b15      	cmp	r3, #21
 8003370:	d8f6      	bhi.n	8003360 <_printf_i+0x28>
 8003372:	a101      	add	r1, pc, #4	; (adr r1, 8003378 <_printf_i+0x40>)
 8003374:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003378:	080033d1 	.word	0x080033d1
 800337c:	080033e5 	.word	0x080033e5
 8003380:	08003361 	.word	0x08003361
 8003384:	08003361 	.word	0x08003361
 8003388:	08003361 	.word	0x08003361
 800338c:	08003361 	.word	0x08003361
 8003390:	080033e5 	.word	0x080033e5
 8003394:	08003361 	.word	0x08003361
 8003398:	08003361 	.word	0x08003361
 800339c:	08003361 	.word	0x08003361
 80033a0:	08003361 	.word	0x08003361
 80033a4:	080034e9 	.word	0x080034e9
 80033a8:	08003411 	.word	0x08003411
 80033ac:	080034a3 	.word	0x080034a3
 80033b0:	08003361 	.word	0x08003361
 80033b4:	08003361 	.word	0x08003361
 80033b8:	0800350b 	.word	0x0800350b
 80033bc:	08003361 	.word	0x08003361
 80033c0:	08003411 	.word	0x08003411
 80033c4:	08003361 	.word	0x08003361
 80033c8:	08003361 	.word	0x08003361
 80033cc:	080034ab 	.word	0x080034ab
 80033d0:	682b      	ldr	r3, [r5, #0]
 80033d2:	1d1a      	adds	r2, r3, #4
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	602a      	str	r2, [r5, #0]
 80033d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80033dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80033e0:	2301      	movs	r3, #1
 80033e2:	e09f      	b.n	8003524 <_printf_i+0x1ec>
 80033e4:	6820      	ldr	r0, [r4, #0]
 80033e6:	682b      	ldr	r3, [r5, #0]
 80033e8:	0607      	lsls	r7, r0, #24
 80033ea:	f103 0104 	add.w	r1, r3, #4
 80033ee:	6029      	str	r1, [r5, #0]
 80033f0:	d501      	bpl.n	80033f6 <_printf_i+0xbe>
 80033f2:	681e      	ldr	r6, [r3, #0]
 80033f4:	e003      	b.n	80033fe <_printf_i+0xc6>
 80033f6:	0646      	lsls	r6, r0, #25
 80033f8:	d5fb      	bpl.n	80033f2 <_printf_i+0xba>
 80033fa:	f9b3 6000 	ldrsh.w	r6, [r3]
 80033fe:	2e00      	cmp	r6, #0
 8003400:	da03      	bge.n	800340a <_printf_i+0xd2>
 8003402:	232d      	movs	r3, #45	; 0x2d
 8003404:	4276      	negs	r6, r6
 8003406:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800340a:	485a      	ldr	r0, [pc, #360]	; (8003574 <_printf_i+0x23c>)
 800340c:	230a      	movs	r3, #10
 800340e:	e012      	b.n	8003436 <_printf_i+0xfe>
 8003410:	682b      	ldr	r3, [r5, #0]
 8003412:	6820      	ldr	r0, [r4, #0]
 8003414:	1d19      	adds	r1, r3, #4
 8003416:	6029      	str	r1, [r5, #0]
 8003418:	0605      	lsls	r5, r0, #24
 800341a:	d501      	bpl.n	8003420 <_printf_i+0xe8>
 800341c:	681e      	ldr	r6, [r3, #0]
 800341e:	e002      	b.n	8003426 <_printf_i+0xee>
 8003420:	0641      	lsls	r1, r0, #25
 8003422:	d5fb      	bpl.n	800341c <_printf_i+0xe4>
 8003424:	881e      	ldrh	r6, [r3, #0]
 8003426:	4853      	ldr	r0, [pc, #332]	; (8003574 <_printf_i+0x23c>)
 8003428:	2f6f      	cmp	r7, #111	; 0x6f
 800342a:	bf0c      	ite	eq
 800342c:	2308      	moveq	r3, #8
 800342e:	230a      	movne	r3, #10
 8003430:	2100      	movs	r1, #0
 8003432:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003436:	6865      	ldr	r5, [r4, #4]
 8003438:	60a5      	str	r5, [r4, #8]
 800343a:	2d00      	cmp	r5, #0
 800343c:	bfa2      	ittt	ge
 800343e:	6821      	ldrge	r1, [r4, #0]
 8003440:	f021 0104 	bicge.w	r1, r1, #4
 8003444:	6021      	strge	r1, [r4, #0]
 8003446:	b90e      	cbnz	r6, 800344c <_printf_i+0x114>
 8003448:	2d00      	cmp	r5, #0
 800344a:	d04b      	beq.n	80034e4 <_printf_i+0x1ac>
 800344c:	4615      	mov	r5, r2
 800344e:	fbb6 f1f3 	udiv	r1, r6, r3
 8003452:	fb03 6711 	mls	r7, r3, r1, r6
 8003456:	5dc7      	ldrb	r7, [r0, r7]
 8003458:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800345c:	4637      	mov	r7, r6
 800345e:	42bb      	cmp	r3, r7
 8003460:	460e      	mov	r6, r1
 8003462:	d9f4      	bls.n	800344e <_printf_i+0x116>
 8003464:	2b08      	cmp	r3, #8
 8003466:	d10b      	bne.n	8003480 <_printf_i+0x148>
 8003468:	6823      	ldr	r3, [r4, #0]
 800346a:	07de      	lsls	r6, r3, #31
 800346c:	d508      	bpl.n	8003480 <_printf_i+0x148>
 800346e:	6923      	ldr	r3, [r4, #16]
 8003470:	6861      	ldr	r1, [r4, #4]
 8003472:	4299      	cmp	r1, r3
 8003474:	bfde      	ittt	le
 8003476:	2330      	movle	r3, #48	; 0x30
 8003478:	f805 3c01 	strble.w	r3, [r5, #-1]
 800347c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003480:	1b52      	subs	r2, r2, r5
 8003482:	6122      	str	r2, [r4, #16]
 8003484:	f8cd a000 	str.w	sl, [sp]
 8003488:	464b      	mov	r3, r9
 800348a:	aa03      	add	r2, sp, #12
 800348c:	4621      	mov	r1, r4
 800348e:	4640      	mov	r0, r8
 8003490:	f7ff fee4 	bl	800325c <_printf_common>
 8003494:	3001      	adds	r0, #1
 8003496:	d14a      	bne.n	800352e <_printf_i+0x1f6>
 8003498:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800349c:	b004      	add	sp, #16
 800349e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034a2:	6823      	ldr	r3, [r4, #0]
 80034a4:	f043 0320 	orr.w	r3, r3, #32
 80034a8:	6023      	str	r3, [r4, #0]
 80034aa:	4833      	ldr	r0, [pc, #204]	; (8003578 <_printf_i+0x240>)
 80034ac:	2778      	movs	r7, #120	; 0x78
 80034ae:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80034b2:	6823      	ldr	r3, [r4, #0]
 80034b4:	6829      	ldr	r1, [r5, #0]
 80034b6:	061f      	lsls	r7, r3, #24
 80034b8:	f851 6b04 	ldr.w	r6, [r1], #4
 80034bc:	d402      	bmi.n	80034c4 <_printf_i+0x18c>
 80034be:	065f      	lsls	r7, r3, #25
 80034c0:	bf48      	it	mi
 80034c2:	b2b6      	uxthmi	r6, r6
 80034c4:	07df      	lsls	r7, r3, #31
 80034c6:	bf48      	it	mi
 80034c8:	f043 0320 	orrmi.w	r3, r3, #32
 80034cc:	6029      	str	r1, [r5, #0]
 80034ce:	bf48      	it	mi
 80034d0:	6023      	strmi	r3, [r4, #0]
 80034d2:	b91e      	cbnz	r6, 80034dc <_printf_i+0x1a4>
 80034d4:	6823      	ldr	r3, [r4, #0]
 80034d6:	f023 0320 	bic.w	r3, r3, #32
 80034da:	6023      	str	r3, [r4, #0]
 80034dc:	2310      	movs	r3, #16
 80034de:	e7a7      	b.n	8003430 <_printf_i+0xf8>
 80034e0:	4824      	ldr	r0, [pc, #144]	; (8003574 <_printf_i+0x23c>)
 80034e2:	e7e4      	b.n	80034ae <_printf_i+0x176>
 80034e4:	4615      	mov	r5, r2
 80034e6:	e7bd      	b.n	8003464 <_printf_i+0x12c>
 80034e8:	682b      	ldr	r3, [r5, #0]
 80034ea:	6826      	ldr	r6, [r4, #0]
 80034ec:	6961      	ldr	r1, [r4, #20]
 80034ee:	1d18      	adds	r0, r3, #4
 80034f0:	6028      	str	r0, [r5, #0]
 80034f2:	0635      	lsls	r5, r6, #24
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	d501      	bpl.n	80034fc <_printf_i+0x1c4>
 80034f8:	6019      	str	r1, [r3, #0]
 80034fa:	e002      	b.n	8003502 <_printf_i+0x1ca>
 80034fc:	0670      	lsls	r0, r6, #25
 80034fe:	d5fb      	bpl.n	80034f8 <_printf_i+0x1c0>
 8003500:	8019      	strh	r1, [r3, #0]
 8003502:	2300      	movs	r3, #0
 8003504:	6123      	str	r3, [r4, #16]
 8003506:	4615      	mov	r5, r2
 8003508:	e7bc      	b.n	8003484 <_printf_i+0x14c>
 800350a:	682b      	ldr	r3, [r5, #0]
 800350c:	1d1a      	adds	r2, r3, #4
 800350e:	602a      	str	r2, [r5, #0]
 8003510:	681d      	ldr	r5, [r3, #0]
 8003512:	6862      	ldr	r2, [r4, #4]
 8003514:	2100      	movs	r1, #0
 8003516:	4628      	mov	r0, r5
 8003518:	f7fc fe82 	bl	8000220 <memchr>
 800351c:	b108      	cbz	r0, 8003522 <_printf_i+0x1ea>
 800351e:	1b40      	subs	r0, r0, r5
 8003520:	6060      	str	r0, [r4, #4]
 8003522:	6863      	ldr	r3, [r4, #4]
 8003524:	6123      	str	r3, [r4, #16]
 8003526:	2300      	movs	r3, #0
 8003528:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800352c:	e7aa      	b.n	8003484 <_printf_i+0x14c>
 800352e:	6923      	ldr	r3, [r4, #16]
 8003530:	462a      	mov	r2, r5
 8003532:	4649      	mov	r1, r9
 8003534:	4640      	mov	r0, r8
 8003536:	47d0      	blx	sl
 8003538:	3001      	adds	r0, #1
 800353a:	d0ad      	beq.n	8003498 <_printf_i+0x160>
 800353c:	6823      	ldr	r3, [r4, #0]
 800353e:	079b      	lsls	r3, r3, #30
 8003540:	d413      	bmi.n	800356a <_printf_i+0x232>
 8003542:	68e0      	ldr	r0, [r4, #12]
 8003544:	9b03      	ldr	r3, [sp, #12]
 8003546:	4298      	cmp	r0, r3
 8003548:	bfb8      	it	lt
 800354a:	4618      	movlt	r0, r3
 800354c:	e7a6      	b.n	800349c <_printf_i+0x164>
 800354e:	2301      	movs	r3, #1
 8003550:	4632      	mov	r2, r6
 8003552:	4649      	mov	r1, r9
 8003554:	4640      	mov	r0, r8
 8003556:	47d0      	blx	sl
 8003558:	3001      	adds	r0, #1
 800355a:	d09d      	beq.n	8003498 <_printf_i+0x160>
 800355c:	3501      	adds	r5, #1
 800355e:	68e3      	ldr	r3, [r4, #12]
 8003560:	9903      	ldr	r1, [sp, #12]
 8003562:	1a5b      	subs	r3, r3, r1
 8003564:	42ab      	cmp	r3, r5
 8003566:	dcf2      	bgt.n	800354e <_printf_i+0x216>
 8003568:	e7eb      	b.n	8003542 <_printf_i+0x20a>
 800356a:	2500      	movs	r5, #0
 800356c:	f104 0619 	add.w	r6, r4, #25
 8003570:	e7f5      	b.n	800355e <_printf_i+0x226>
 8003572:	bf00      	nop
 8003574:	080036e9 	.word	0x080036e9
 8003578:	080036fa 	.word	0x080036fa

0800357c <memmove>:
 800357c:	4288      	cmp	r0, r1
 800357e:	b510      	push	{r4, lr}
 8003580:	eb01 0402 	add.w	r4, r1, r2
 8003584:	d902      	bls.n	800358c <memmove+0x10>
 8003586:	4284      	cmp	r4, r0
 8003588:	4623      	mov	r3, r4
 800358a:	d807      	bhi.n	800359c <memmove+0x20>
 800358c:	1e43      	subs	r3, r0, #1
 800358e:	42a1      	cmp	r1, r4
 8003590:	d008      	beq.n	80035a4 <memmove+0x28>
 8003592:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003596:	f803 2f01 	strb.w	r2, [r3, #1]!
 800359a:	e7f8      	b.n	800358e <memmove+0x12>
 800359c:	4402      	add	r2, r0
 800359e:	4601      	mov	r1, r0
 80035a0:	428a      	cmp	r2, r1
 80035a2:	d100      	bne.n	80035a6 <memmove+0x2a>
 80035a4:	bd10      	pop	{r4, pc}
 80035a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80035aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80035ae:	e7f7      	b.n	80035a0 <memmove+0x24>

080035b0 <_sbrk_r>:
 80035b0:	b538      	push	{r3, r4, r5, lr}
 80035b2:	4d06      	ldr	r5, [pc, #24]	; (80035cc <_sbrk_r+0x1c>)
 80035b4:	2300      	movs	r3, #0
 80035b6:	4604      	mov	r4, r0
 80035b8:	4608      	mov	r0, r1
 80035ba:	602b      	str	r3, [r5, #0]
 80035bc:	f7fd f930 	bl	8000820 <_sbrk>
 80035c0:	1c43      	adds	r3, r0, #1
 80035c2:	d102      	bne.n	80035ca <_sbrk_r+0x1a>
 80035c4:	682b      	ldr	r3, [r5, #0]
 80035c6:	b103      	cbz	r3, 80035ca <_sbrk_r+0x1a>
 80035c8:	6023      	str	r3, [r4, #0]
 80035ca:	bd38      	pop	{r3, r4, r5, pc}
 80035cc:	20000288 	.word	0x20000288

080035d0 <memcpy>:
 80035d0:	440a      	add	r2, r1
 80035d2:	4291      	cmp	r1, r2
 80035d4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80035d8:	d100      	bne.n	80035dc <memcpy+0xc>
 80035da:	4770      	bx	lr
 80035dc:	b510      	push	{r4, lr}
 80035de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80035e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80035e6:	4291      	cmp	r1, r2
 80035e8:	d1f9      	bne.n	80035de <memcpy+0xe>
 80035ea:	bd10      	pop	{r4, pc}

080035ec <_realloc_r>:
 80035ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035f0:	4680      	mov	r8, r0
 80035f2:	4614      	mov	r4, r2
 80035f4:	460e      	mov	r6, r1
 80035f6:	b921      	cbnz	r1, 8003602 <_realloc_r+0x16>
 80035f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80035fc:	4611      	mov	r1, r2
 80035fe:	f7ff bc49 	b.w	8002e94 <_malloc_r>
 8003602:	b92a      	cbnz	r2, 8003610 <_realloc_r+0x24>
 8003604:	f7ff fbda 	bl	8002dbc <_free_r>
 8003608:	4625      	mov	r5, r4
 800360a:	4628      	mov	r0, r5
 800360c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003610:	f000 f81b 	bl	800364a <_malloc_usable_size_r>
 8003614:	4284      	cmp	r4, r0
 8003616:	4607      	mov	r7, r0
 8003618:	d802      	bhi.n	8003620 <_realloc_r+0x34>
 800361a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800361e:	d812      	bhi.n	8003646 <_realloc_r+0x5a>
 8003620:	4621      	mov	r1, r4
 8003622:	4640      	mov	r0, r8
 8003624:	f7ff fc36 	bl	8002e94 <_malloc_r>
 8003628:	4605      	mov	r5, r0
 800362a:	2800      	cmp	r0, #0
 800362c:	d0ed      	beq.n	800360a <_realloc_r+0x1e>
 800362e:	42bc      	cmp	r4, r7
 8003630:	4622      	mov	r2, r4
 8003632:	4631      	mov	r1, r6
 8003634:	bf28      	it	cs
 8003636:	463a      	movcs	r2, r7
 8003638:	f7ff ffca 	bl	80035d0 <memcpy>
 800363c:	4631      	mov	r1, r6
 800363e:	4640      	mov	r0, r8
 8003640:	f7ff fbbc 	bl	8002dbc <_free_r>
 8003644:	e7e1      	b.n	800360a <_realloc_r+0x1e>
 8003646:	4635      	mov	r5, r6
 8003648:	e7df      	b.n	800360a <_realloc_r+0x1e>

0800364a <_malloc_usable_size_r>:
 800364a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800364e:	1f18      	subs	r0, r3, #4
 8003650:	2b00      	cmp	r3, #0
 8003652:	bfbc      	itt	lt
 8003654:	580b      	ldrlt	r3, [r1, r0]
 8003656:	18c0      	addlt	r0, r0, r3
 8003658:	4770      	bx	lr
	...

0800365c <_init>:
 800365c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800365e:	bf00      	nop
 8003660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003662:	bc08      	pop	{r3}
 8003664:	469e      	mov	lr, r3
 8003666:	4770      	bx	lr

08003668 <_fini>:
 8003668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800366a:	bf00      	nop
 800366c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800366e:	bc08      	pop	{r3}
 8003670:	469e      	mov	lr, r3
 8003672:	4770      	bx	lr
