# VerilogProjectCores
It consist of al my verilog projects.They have gotten too big to take a screenshot and put it on linkedin.So i put it on github.
