# WIP Single cycle RISC-V basic implementation

Simple Single Cycle RISC-V core implemented for learning purposes.

## in progress

- [ ] add datapath
- [ ] addi datapath
