{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1673379522380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1673379522380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 23:08:42 2023 " "Processing started: Tue Jan 10 23:08:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1673379522380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1673379522380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exponential -c exponential " "Command: quartus_map --read_settings_files=on --write_settings_files=off exponential -c exponential" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1673379522380 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1673379522632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register18.v 1 1 " "Found 1 design units, including 1 entities, in source file register18.v" { { "Info" "ISGN_ENTITY_NAME" "1 register18 " "Found entity 1: register18" {  } { { "register18.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/register18.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379522663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379522663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379522671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379522671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/mux2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379522671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379522671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379522671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379522671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lutexp.v 1 1 " "Found 1 design units, including 1 entities, in source file lutexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "LUTExp.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/LUTExp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379522679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379522679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exponential.v 1 1 " "Found 1 design units, including 1 entities, in source file exponential.v" { { "Info" "ISGN_ENTITY_NAME" "1 exponential " "Found entity 1: exponential" {  } { { "exponential.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/exponential.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379522679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379522679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Datapath.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379522679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379522679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "Counter.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379522679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379522679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "Controller.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379522679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379522679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379522679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379522679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.bdf 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Wrapper " "Found entity 1: Wrapper" {  } { { "Wrapper.bdf" "" { Schematic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Wrapper.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379522679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379522679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379522679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379522679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file wrapper_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wrapper_Controller " "Found entity 1: Wrapper_Controller" {  } { { "Wrapper_Controller.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Wrapper_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379522679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379522679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file wrapper_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wrapper_Counter " "Found entity 1: Wrapper_Counter" {  } { { "Wrapper_Counter.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Wrapper_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379522679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379522679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_Segment " "Found entity 1: Seven_Segment" {  } { { "Seven_Segment.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Seven_Segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379522695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379522695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_int.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_int.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_Segment_int " "Found entity 1: Seven_Segment_int" {  } { { "Seven_Segment_int.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Seven_Segment_int.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379522695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379522695 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Wrapper " "Elaborating entity \"Wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1673379522726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wrapper_Controller Wrapper_Controller:inst1 " "Elaborating entity \"Wrapper_Controller\" for hierarchy \"Wrapper_Controller:inst1\"" {  } { { "Wrapper.bdf" "inst1" { Schematic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Wrapper.bdf" { { 176 -1384 -1208 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522726 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ps Wrapper_Controller.v(8) " "Verilog HDL Always Construct warning at Wrapper_Controller.v(8): variable \"ps\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Wrapper_Controller.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Wrapper_Controller.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1673379522726 "|Wrapper|Wrapper_Controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "eng_done Wrapper_Controller.v(12) " "Verilog HDL Always Construct warning at Wrapper_Controller.v(12): variable \"eng_done\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Wrapper_Controller.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Wrapper_Controller.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1673379522741 "|Wrapper|Wrapper_Controller:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wrapper_Counter Wrapper_Counter:inst3 " "Elaborating entity \"Wrapper_Counter\" for hierarchy \"Wrapper_Counter:inst3\"" {  } { { "Wrapper.bdf" "inst3" { Schematic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Wrapper.bdf" { { 8 -1160 -968 120 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exponential exponential:inst " "Elaborating entity \"exponential\" for hierarchy \"exponential:inst\"" {  } { { "Wrapper.bdf" "inst" { Schematic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Wrapper.bdf" { { 184 -624 -440 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller exponential:inst\|controller:control " "Elaborating entity \"controller\" for hierarchy \"exponential:inst\|controller:control\"" {  } { { "exponential.v" "control" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/exponential.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath exponential:inst\|datapath:dP " "Elaborating entity \"datapath\" for hierarchy \"exponential:inst\|datapath:dP\"" {  } { { "exponential.v" "dP" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/exponential.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register exponential:inst\|datapath:dP\|register:regx " "Elaborating entity \"register\" for hierarchy \"exponential:inst\|datapath:dP\|register:regx\"" {  } { { "Datapath.v" "regx" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Datapath.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter exponential:inst\|datapath:dP\|counter:count " "Elaborating entity \"counter\" for hierarchy \"exponential:inst\|datapath:dP\|counter:count\"" {  } { { "Datapath.v" "count" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Datapath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT exponential:inst\|datapath:dP\|LUT:lut " "Elaborating entity \"LUT\" for hierarchy \"exponential:inst\|datapath:dP\|LUT:lut\"" {  } { { "Datapath.v" "lut" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522741 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LUTExp.v(4) " "Verilog HDL Case Statement warning at LUTExp.v(4): incomplete case statement has no default case item" {  } { { "LUTExp.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/LUTExp.v" 4 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1673379522741 "|exponential|datapath:dP|LUT:lut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datat LUTExp.v(3) " "Verilog HDL Always Construct warning at LUTExp.v(3): inferring latch(es) for variable \"datat\", which holds its previous value in one or more paths through the always construct" {  } { { "LUTExp.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/LUTExp.v" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1673379522741 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[0\] LUTExp.v(3) " "Inferred latch for \"datat\[0\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379522741 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[1\] LUTExp.v(3) " "Inferred latch for \"datat\[1\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379522741 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[2\] LUTExp.v(3) " "Inferred latch for \"datat\[2\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379522741 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[3\] LUTExp.v(3) " "Inferred latch for \"datat\[3\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379522741 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[4\] LUTExp.v(3) " "Inferred latch for \"datat\[4\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379522741 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[5\] LUTExp.v(3) " "Inferred latch for \"datat\[5\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379522741 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[6\] LUTExp.v(3) " "Inferred latch for \"datat\[6\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379522741 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[7\] LUTExp.v(3) " "Inferred latch for \"datat\[7\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379522741 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[8\] LUTExp.v(3) " "Inferred latch for \"datat\[8\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379522741 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[9\] LUTExp.v(3) " "Inferred latch for \"datat\[9\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379522741 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[10\] LUTExp.v(3) " "Inferred latch for \"datat\[10\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379522741 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[11\] LUTExp.v(3) " "Inferred latch for \"datat\[11\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379522741 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[12\] LUTExp.v(3) " "Inferred latch for \"datat\[12\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379522741 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[13\] LUTExp.v(3) " "Inferred latch for \"datat\[13\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379522741 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[14\] LUTExp.v(3) " "Inferred latch for \"datat\[14\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379522741 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[15\] LUTExp.v(3) " "Inferred latch for \"datat\[15\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379522741 "|exponential|datapath:dP|LUT:lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 exponential:inst\|datapath:dP\|mux2to1:mux " "Elaborating entity \"mux2to1\" for hierarchy \"exponential:inst\|datapath:dP\|mux2to1:mux\"" {  } { { "Datapath.v" "mux" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Datapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier exponential:inst\|datapath:dP\|multiplier:mult " "Elaborating entity \"multiplier\" for hierarchy \"exponential:inst\|datapath:dP\|multiplier:mult\"" {  } { { "Datapath.v" "mult" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Datapath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder exponential:inst\|datapath:dP\|adder:add " "Elaborating entity \"adder\" for hierarchy \"exponential:inst\|datapath:dP\|adder:add\"" {  } { { "Datapath.v" "add" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Datapath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register18 exponential:inst\|datapath:dP\|register18:rres " "Elaborating entity \"register18\" for hierarchy \"exponential:inst\|datapath:dP\|register18:rres\"" {  } { { "Datapath.v" "rres" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:inst2 " "Elaborating entity \"ROM\" for hierarchy \"ROM:inst2\"" {  } { { "Wrapper.bdf" "inst2" { Schematic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Wrapper.bdf" { { 8 -888 -672 136 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:inst2\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:inst2\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673379522836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file exp data.mif " "Parameter \"init_file\" = \"exp data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522836 ""}  } { { "ROM.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1673379522836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1081.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1081.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1081 " "Found entity 1: altsyncram_1081" {  } { { "db/altsyncram_1081.tdf" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/db/altsyncram_1081.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379522883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379522883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1081 ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_1081:auto_generated " "Elaborating entity \"altsyncram_1081\" for hierarchy \"ROM:inst2\|altsyncram:altsyncram_component\|altsyncram_1081:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Segment_int Seven_Segment_int:inst6 " "Elaborating entity \"Seven_Segment_int\" for hierarchy \"Seven_Segment_int:inst6\"" {  } { { "Wrapper.bdf" "inst6" { Schematic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Wrapper.bdf" { { 88 -128 56 168 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522883 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Seven_Segment_int.v(3) " "Verilog HDL Case Statement warning at Seven_Segment_int.v(3): incomplete case statement has no default case item" {  } { { "Seven_Segment_int.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Seven_Segment_int.v" 3 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1673379522883 "|Wrapper|Seven_Segment_int:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SSD Seven_Segment_int.v(2) " "Verilog HDL Always Construct warning at Seven_Segment_int.v(2): inferring latch(es) for variable \"SSD\", which holds its previous value in one or more paths through the always construct" {  } { { "Seven_Segment_int.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Seven_Segment_int.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1673379522883 "|Wrapper|Seven_Segment_int:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[0\] Seven_Segment_int.v(2) " "Inferred latch for \"SSD\[0\]\" at Seven_Segment_int.v(2)" {  } { { "Seven_Segment_int.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Seven_Segment_int.v" 2 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379522883 "|Wrapper|Seven_Segment_int:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[1\] Seven_Segment_int.v(2) " "Inferred latch for \"SSD\[1\]\" at Seven_Segment_int.v(2)" {  } { { "Seven_Segment_int.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Seven_Segment_int.v" 2 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379522883 "|Wrapper|Seven_Segment_int:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[2\] Seven_Segment_int.v(2) " "Inferred latch for \"SSD\[2\]\" at Seven_Segment_int.v(2)" {  } { { "Seven_Segment_int.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Seven_Segment_int.v" 2 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379522883 "|Wrapper|Seven_Segment_int:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[3\] Seven_Segment_int.v(2) " "Inferred latch for \"SSD\[3\]\" at Seven_Segment_int.v(2)" {  } { { "Seven_Segment_int.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Seven_Segment_int.v" 2 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379522883 "|Wrapper|Seven_Segment_int:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[4\] Seven_Segment_int.v(2) " "Inferred latch for \"SSD\[4\]\" at Seven_Segment_int.v(2)" {  } { { "Seven_Segment_int.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Seven_Segment_int.v" 2 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379522883 "|Wrapper|Seven_Segment_int:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[5\] Seven_Segment_int.v(2) " "Inferred latch for \"SSD\[5\]\" at Seven_Segment_int.v(2)" {  } { { "Seven_Segment_int.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Seven_Segment_int.v" 2 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379522883 "|Wrapper|Seven_Segment_int:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[6\] Seven_Segment_int.v(2) " "Inferred latch for \"SSD\[6\]\" at Seven_Segment_int.v(2)" {  } { { "Seven_Segment_int.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Seven_Segment_int.v" 2 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379522883 "|Wrapper|Seven_Segment_int:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Segment Seven_Segment:inst7 " "Elaborating entity \"Seven_Segment\" for hierarchy \"Seven_Segment:inst7\"" {  } { { "Wrapper.bdf" "inst7" { Schematic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Wrapper.bdf" { { 192 -128 56 272 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379522883 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "exponential:inst\|datapath:dP\|multiplier:mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"exponential:inst\|datapath:dP\|multiplier:mult\|Mult0\"" {  } { { "multiplier.v" "Mult0" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/multiplier.v" 4 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673379523040 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1673379523040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "exponential:inst\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"exponential:inst\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0\"" {  } { { "multiplier.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/multiplier.v" 4 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673379523072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "exponential:inst\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0 " "Instantiated megafunction \"exponential:inst\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379523072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379523072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379523072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379523072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379523072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379523072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379523072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379523072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379523072 ""}  } { { "multiplier.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/multiplier.v" 4 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1673379523072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/db/mult_l8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379523103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379523103 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Seven_Segment_int:inst6\|SSD\[3\] Seven_Segment_int:inst6\|SSD\[4\] " "Duplicate LATCH primitive \"Seven_Segment_int:inst6\|SSD\[3\]\" merged with LATCH primitive \"Seven_Segment_int:inst6\|SSD\[4\]\"" {  } { { "Seven_Segment_int.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Seven_Segment_int.v" 2 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379523244 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Seven_Segment_int:inst6\|SSD\[0\] Seven_Segment_int:inst6\|SSD\[4\] " "Duplicate LATCH primitive \"Seven_Segment_int:inst6\|SSD\[0\]\" merged with LATCH primitive \"Seven_Segment_int:inst6\|SSD\[4\]\"" {  } { { "Seven_Segment_int.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Seven_Segment_int.v" 2 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379523244 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:inst\|datapath:dP\|LUT:lut\|datat\[12\] exponential:inst\|datapath:dP\|LUT:lut\|datat\[0\] " "Duplicate LATCH primitive \"exponential:inst\|datapath:dP\|LUT:lut\|datat\[12\]\" merged with LATCH primitive \"exponential:inst\|datapath:dP\|LUT:lut\|datat\[0\]\"" {  } { { "LUTExp.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379523244 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:inst\|datapath:dP\|LUT:lut\|datat\[8\] exponential:inst\|datapath:dP\|LUT:lut\|datat\[0\] " "Duplicate LATCH primitive \"exponential:inst\|datapath:dP\|LUT:lut\|datat\[8\]\" merged with LATCH primitive \"exponential:inst\|datapath:dP\|LUT:lut\|datat\[0\]\"" {  } { { "LUTExp.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379523244 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:inst\|datapath:dP\|LUT:lut\|datat\[6\] exponential:inst\|datapath:dP\|LUT:lut\|datat\[2\] " "Duplicate LATCH primitive \"exponential:inst\|datapath:dP\|LUT:lut\|datat\[6\]\" merged with LATCH primitive \"exponential:inst\|datapath:dP\|LUT:lut\|datat\[2\]\"" {  } { { "LUTExp.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379523244 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:inst\|datapath:dP\|LUT:lut\|datat\[11\] exponential:inst\|datapath:dP\|LUT:lut\|datat\[3\] " "Duplicate LATCH primitive \"exponential:inst\|datapath:dP\|LUT:lut\|datat\[11\]\" merged with LATCH primitive \"exponential:inst\|datapath:dP\|LUT:lut\|datat\[3\]\"" {  } { { "LUTExp.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379523244 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:inst\|datapath:dP\|LUT:lut\|datat\[9\] exponential:inst\|datapath:dP\|LUT:lut\|datat\[5\] " "Duplicate LATCH primitive \"exponential:inst\|datapath:dP\|LUT:lut\|datat\[9\]\" merged with LATCH primitive \"exponential:inst\|datapath:dP\|LUT:lut\|datat\[5\]\"" {  } { { "LUTExp.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379523244 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1673379523244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seven_Segment_int:inst6\|SSD\[6\] " "Latch Seven_Segment_int:inst6\|SSD\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exponential:inst\|datapath:dP\|register18:rres\|r_out\[17\] " "Ports D and ENA on the latch are fed by the same signal exponential:inst\|datapath:dP\|register18:rres\|r_out\[17\]" {  } { { "register18.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/register18.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1673379523260 ""}  } { { "Seven_Segment_int.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Seven_Segment_int.v" 2 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1673379523260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seven_Segment_int:inst6\|SSD\[5\] " "Latch Seven_Segment_int:inst6\|SSD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exponential:inst\|datapath:dP\|register18:rres\|r_out\[17\] " "Ports D and ENA on the latch are fed by the same signal exponential:inst\|datapath:dP\|register18:rres\|r_out\[17\]" {  } { { "register18.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/register18.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1673379523260 ""}  } { { "Seven_Segment_int.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Seven_Segment_int.v" 2 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1673379523260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seven_Segment_int:inst6\|SSD\[4\] " "Latch Seven_Segment_int:inst6\|SSD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exponential:inst\|datapath:dP\|register18:rres\|r_out\[16\] " "Ports D and ENA on the latch are fed by the same signal exponential:inst\|datapath:dP\|register18:rres\|r_out\[16\]" {  } { { "register18.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/register18.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1673379523260 ""}  } { { "Seven_Segment_int.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Seven_Segment_int.v" 2 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1673379523260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seven_Segment_int:inst6\|SSD\[2\] " "Latch Seven_Segment_int:inst6\|SSD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exponential:inst\|datapath:dP\|register18:rres\|r_out\[17\] " "Ports D and ENA on the latch are fed by the same signal exponential:inst\|datapath:dP\|register18:rres\|r_out\[17\]" {  } { { "register18.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/register18.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1673379523260 ""}  } { { "Seven_Segment_int.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Seven_Segment_int.v" 2 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1673379523260 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SSD\[1\] GND " "Pin \"SSD\[1\]\" is stuck at GND" {  } { { "Wrapper.bdf" "" { Schematic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#4/Exponential Synthesis/Wrapper.bdf" { { 112 56 232 128 "SSD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673379523276 "|Wrapper|SSD[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1673379523276 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1673379523307 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1673379523452 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673379523452 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "198 " "Implemented 198 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1673379523496 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1673379523496 ""} { "Info" "ICUT_CUT_TM_LCELLS" "148 " "Implemented 148 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1673379523496 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1673379523496 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1673379523496 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1673379523496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1673379523514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 23:08:43 2023 " "Processing ended: Tue Jan 10 23:08:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1673379523514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1673379523514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1673379523514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673379523514 ""}
