$date
	Thu Oct 11 19:52:41 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module teste $end
$var wire 1 ! clok $end
$var wire 8 " s [7:0] $end
$var reg 2 # adr [1:0] $end
$var reg 1 $ clr $end
$var reg 8 % in [7:0] $end
$var reg 1 & rw $end
$scope module clk $end
$var reg 1 ' clk $end
$upscope $end
$scope module r1 $end
$var wire 2 ( adr [1:0] $end
$var wire 1 ! clk $end
$var wire 1 ) clr $end
$var wire 8 * data [7:0] $end
$var wire 4 + dmx [3:0] $end
$var wire 1 , rw $end
$var wire 8 - s [7:0] $end
$var wire 4 . stmp0 [3:0] $end
$var wire 4 / stmp1 [3:0] $end
$var wire 4 0 stmp2 [3:0] $end
$var wire 4 1 stmp3 [3:0] $end
$var wire 4 2 stmp4 [3:0] $end
$var wire 4 3 stmp5 [3:0] $end
$var wire 4 4 stmp6 [3:0] $end
$var wire 4 5 stmp7 [3:0] $end
$scope module dm1 $end
$var wire 2 6 selec [1:0] $end
$var wire 1 7 x $end
$var reg 4 8 s [3:0] $end
$upscope $end
$scope module r1 $end
$var wire 1 9 adr $end
$var wire 1 ! clk $end
$var wire 1 : clock $end
$var wire 1 ) clr $end
$var wire 4 ; data [3:0] $end
$var wire 4 < q [3:0] $end
$var wire 4 = qnot [3:0] $end
$var wire 1 , rw $end
$var reg 4 > s [3:0] $end
$scope module j1 $end
$var wire 1 : clk $end
$var wire 1 ) clr $end
$var wire 1 ? j $end
$var wire 1 @ k $end
$var reg 1 A q $end
$var reg 1 B qnot $end
$upscope $end
$scope module j2 $end
$var wire 1 : clk $end
$var wire 1 ) clr $end
$var wire 1 C j $end
$var wire 1 D k $end
$var reg 1 E q $end
$var reg 1 F qnot $end
$upscope $end
$scope module j3 $end
$var wire 1 : clk $end
$var wire 1 ) clr $end
$var wire 1 G j $end
$var wire 1 H k $end
$var reg 1 I q $end
$var reg 1 J qnot $end
$upscope $end
$scope module j4 $end
$var wire 1 : clk $end
$var wire 1 ) clr $end
$var wire 1 K j $end
$var wire 1 L k $end
$var reg 1 M q $end
$var reg 1 N qnot $end
$upscope $end
$upscope $end
$scope module r2 $end
$var wire 1 O adr $end
$var wire 1 ! clk $end
$var wire 1 P clock $end
$var wire 1 ) clr $end
$var wire 4 Q data [3:0] $end
$var wire 4 R q [3:0] $end
$var wire 4 S qnot [3:0] $end
$var wire 1 , rw $end
$var reg 4 T s [3:0] $end
$scope module j1 $end
$var wire 1 P clk $end
$var wire 1 ) clr $end
$var wire 1 U j $end
$var wire 1 V k $end
$var reg 1 W q $end
$var reg 1 X qnot $end
$upscope $end
$scope module j2 $end
$var wire 1 P clk $end
$var wire 1 ) clr $end
$var wire 1 Y j $end
$var wire 1 Z k $end
$var reg 1 [ q $end
$var reg 1 \ qnot $end
$upscope $end
$scope module j3 $end
$var wire 1 P clk $end
$var wire 1 ) clr $end
$var wire 1 ] j $end
$var wire 1 ^ k $end
$var reg 1 _ q $end
$var reg 1 ` qnot $end
$upscope $end
$scope module j4 $end
$var wire 1 P clk $end
$var wire 1 ) clr $end
$var wire 1 a j $end
$var wire 1 b k $end
$var reg 1 c q $end
$var reg 1 d qnot $end
$upscope $end
$upscope $end
$scope module r3 $end
$var wire 1 e adr $end
$var wire 1 ! clk $end
$var wire 1 f clock $end
$var wire 1 ) clr $end
$var wire 4 g data [3:0] $end
$var wire 4 h q [3:0] $end
$var wire 4 i qnot [3:0] $end
$var wire 1 , rw $end
$var reg 4 j s [3:0] $end
$scope module j1 $end
$var wire 1 f clk $end
$var wire 1 ) clr $end
$var wire 1 k j $end
$var wire 1 l k $end
$var reg 1 m q $end
$var reg 1 n qnot $end
$upscope $end
$scope module j2 $end
$var wire 1 f clk $end
$var wire 1 ) clr $end
$var wire 1 o j $end
$var wire 1 p k $end
$var reg 1 q q $end
$var reg 1 r qnot $end
$upscope $end
$scope module j3 $end
$var wire 1 f clk $end
$var wire 1 ) clr $end
$var wire 1 s j $end
$var wire 1 t k $end
$var reg 1 u q $end
$var reg 1 v qnot $end
$upscope $end
$scope module j4 $end
$var wire 1 f clk $end
$var wire 1 ) clr $end
$var wire 1 w j $end
$var wire 1 x k $end
$var reg 1 y q $end
$var reg 1 z qnot $end
$upscope $end
$upscope $end
$scope module r4 $end
$var wire 1 { adr $end
$var wire 1 ! clk $end
$var wire 1 | clock $end
$var wire 1 ) clr $end
$var wire 4 } data [3:0] $end
$var wire 4 ~ q [3:0] $end
$var wire 4 !" qnot [3:0] $end
$var wire 1 , rw $end
$var reg 4 "" s [3:0] $end
$scope module j1 $end
$var wire 1 | clk $end
$var wire 1 ) clr $end
$var wire 1 #" j $end
$var wire 1 $" k $end
$var reg 1 %" q $end
$var reg 1 &" qnot $end
$upscope $end
$scope module j2 $end
$var wire 1 | clk $end
$var wire 1 ) clr $end
$var wire 1 '" j $end
$var wire 1 (" k $end
$var reg 1 )" q $end
$var reg 1 *" qnot $end
$upscope $end
$scope module j3 $end
$var wire 1 | clk $end
$var wire 1 ) clr $end
$var wire 1 +" j $end
$var wire 1 ," k $end
$var reg 1 -" q $end
$var reg 1 ." qnot $end
$upscope $end
$scope module j4 $end
$var wire 1 | clk $end
$var wire 1 ) clr $end
$var wire 1 /" j $end
$var wire 1 0" k $end
$var reg 1 1" q $end
$var reg 1 2" qnot $end
$upscope $end
$upscope $end
$scope module r5 $end
$var wire 1 3" adr $end
$var wire 1 ! clk $end
$var wire 1 4" clock $end
$var wire 1 ) clr $end
$var wire 4 5" data [3:0] $end
$var wire 4 6" q [3:0] $end
$var wire 4 7" qnot [3:0] $end
$var wire 1 , rw $end
$var reg 4 8" s [3:0] $end
$scope module j1 $end
$var wire 1 4" clk $end
$var wire 1 ) clr $end
$var wire 1 9" j $end
$var wire 1 :" k $end
$var reg 1 ;" q $end
$var reg 1 <" qnot $end
$upscope $end
$scope module j2 $end
$var wire 1 4" clk $end
$var wire 1 ) clr $end
$var wire 1 =" j $end
$var wire 1 >" k $end
$var reg 1 ?" q $end
$var reg 1 @" qnot $end
$upscope $end
$scope module j3 $end
$var wire 1 4" clk $end
$var wire 1 ) clr $end
$var wire 1 A" j $end
$var wire 1 B" k $end
$var reg 1 C" q $end
$var reg 1 D" qnot $end
$upscope $end
$scope module j4 $end
$var wire 1 4" clk $end
$var wire 1 ) clr $end
$var wire 1 E" j $end
$var wire 1 F" k $end
$var reg 1 G" q $end
$var reg 1 H" qnot $end
$upscope $end
$upscope $end
$scope module r6 $end
$var wire 1 I" adr $end
$var wire 1 ! clk $end
$var wire 1 J" clock $end
$var wire 1 ) clr $end
$var wire 4 K" data [3:0] $end
$var wire 4 L" q [3:0] $end
$var wire 4 M" qnot [3:0] $end
$var wire 1 , rw $end
$var reg 4 N" s [3:0] $end
$scope module j1 $end
$var wire 1 J" clk $end
$var wire 1 ) clr $end
$var wire 1 O" j $end
$var wire 1 P" k $end
$var reg 1 Q" q $end
$var reg 1 R" qnot $end
$upscope $end
$scope module j2 $end
$var wire 1 J" clk $end
$var wire 1 ) clr $end
$var wire 1 S" j $end
$var wire 1 T" k $end
$var reg 1 U" q $end
$var reg 1 V" qnot $end
$upscope $end
$scope module j3 $end
$var wire 1 J" clk $end
$var wire 1 ) clr $end
$var wire 1 W" j $end
$var wire 1 X" k $end
$var reg 1 Y" q $end
$var reg 1 Z" qnot $end
$upscope $end
$scope module j4 $end
$var wire 1 J" clk $end
$var wire 1 ) clr $end
$var wire 1 [" j $end
$var wire 1 \" k $end
$var reg 1 ]" q $end
$var reg 1 ^" qnot $end
$upscope $end
$upscope $end
$scope module r7 $end
$var wire 1 _" adr $end
$var wire 1 ! clk $end
$var wire 1 `" clock $end
$var wire 1 ) clr $end
$var wire 4 a" data [3:0] $end
$var wire 4 b" q [3:0] $end
$var wire 4 c" qnot [3:0] $end
$var wire 1 , rw $end
$var reg 4 d" s [3:0] $end
$scope module j1 $end
$var wire 1 `" clk $end
$var wire 1 ) clr $end
$var wire 1 e" j $end
$var wire 1 f" k $end
$var reg 1 g" q $end
$var reg 1 h" qnot $end
$upscope $end
$scope module j2 $end
$var wire 1 `" clk $end
$var wire 1 ) clr $end
$var wire 1 i" j $end
$var wire 1 j" k $end
$var reg 1 k" q $end
$var reg 1 l" qnot $end
$upscope $end
$scope module j3 $end
$var wire 1 `" clk $end
$var wire 1 ) clr $end
$var wire 1 m" j $end
$var wire 1 n" k $end
$var reg 1 o" q $end
$var reg 1 p" qnot $end
$upscope $end
$scope module j4 $end
$var wire 1 `" clk $end
$var wire 1 ) clr $end
$var wire 1 q" j $end
$var wire 1 r" k $end
$var reg 1 s" q $end
$var reg 1 t" qnot $end
$upscope $end
$upscope $end
$scope module r8 $end
$var wire 1 u" adr $end
$var wire 1 ! clk $end
$var wire 1 v" clock $end
$var wire 1 ) clr $end
$var wire 4 w" data [3:0] $end
$var wire 4 x" q [3:0] $end
$var wire 4 y" qnot [3:0] $end
$var wire 1 , rw $end
$var reg 4 z" s [3:0] $end
$scope module j1 $end
$var wire 1 v" clk $end
$var wire 1 ) clr $end
$var wire 1 {" j $end
$var wire 1 |" k $end
$var reg 1 }" q $end
$var reg 1 ~" qnot $end
$upscope $end
$scope module j2 $end
$var wire 1 v" clk $end
$var wire 1 ) clr $end
$var wire 1 !# j $end
$var wire 1 "# k $end
$var reg 1 ## q $end
$var reg 1 $# qnot $end
$upscope $end
$scope module j3 $end
$var wire 1 v" clk $end
$var wire 1 ) clr $end
$var wire 1 %# j $end
$var wire 1 &# k $end
$var reg 1 '# q $end
$var reg 1 (# qnot $end
$upscope $end
$scope module j4 $end
$var wire 1 v" clk $end
$var wire 1 ) clr $end
$var wire 1 )# j $end
$var wire 1 *# k $end
$var reg 1 +# q $end
$var reg 1 ,# qnot $end
$upscope $end
$upscope $end
$scope module m1 $end
$var wire 4 -# d1 [3:0] $end
$var wire 4 .# d2 [3:0] $end
$var wire 4 /# d3 [3:0] $end
$var wire 4 0# d4 [3:0] $end
$var wire 2 1# selec [1:0] $end
$var reg 4 2# s [3:0] $end
$upscope $end
$scope module m2 $end
$var wire 4 3# d1 [3:0] $end
$var wire 4 4# d2 [3:0] $end
$var wire 4 5# d3 [3:0] $end
$var wire 4 6# d4 [3:0] $end
$var wire 2 7# selec [1:0] $end
$var reg 4 8# s [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#12
$dumpvars
bx 8#
b0 7#
bx 6#
bx 5#
bx 4#
bx 3#
bx 2#
b0 1#
bx 0#
bx /#
bx .#
bx -#
x,#
x+#
1*#
0)#
x(#
x'#
1&#
0%#
x$#
x##
1"#
0!#
x~"
x}"
1|"
0{"
bx z"
bx y"
bx x"
b0 w"
0v"
0u"
xt"
xs"
1r"
0q"
xp"
xo"
1n"
0m"
xl"
xk"
1j"
0i"
xh"
xg"
1f"
0e"
bx d"
bx c"
bx b"
b0 a"
0`"
0_"
x^"
x]"
1\"
0["
xZ"
xY"
1X"
0W"
xV"
xU"
1T"
0S"
xR"
xQ"
1P"
0O"
bx N"
bx M"
bx L"
b0 K"
0J"
0I"
xH"
xG"
1F"
0E"
xD"
xC"
1B"
0A"
x@"
x?"
1>"
0="
x<"
x;"
1:"
09"
bx 8"
bx 7"
bx 6"
b0 5"
04"
13"
x2"
x1"
10"
0/"
x."
x-"
1,"
0+"
x*"
x)"
0("
1'"
x&"
x%"
1$"
0#"
bx ""
bx !"
bx ~
b10 }
0|
0{
xz
xy
1x
0w
xv
xu
1t
0s
xr
xq
0p
1o
xn
xm
1l
0k
bx j
bx i
bx h
b10 g
0f
0e
xd
xc
1b
0a
x`
x_
1^
0]
x\
x[
0Z
1Y
xX
xW
1V
0U
bx T
bx S
bx R
b10 Q
0P
0O
xN
xM
1L
0K
xJ
xI
1H
0G
xF
xE
0D
1C
xB
xA
1@
0?
bx >
bx =
bx <
b10 ;
0:
19
b1 8
17
b0 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
0,
b1 +
b10 *
0)
b0 (
1'
0&
b10 %
0$
b0 #
bx "
1!
$end
#13
1B
0A
0F
1E
1J
0I
1N
b1101 =
0M
b10 <
1<"
0;"
1@"
0?"
1D"
0C"
1H"
b1111 7"
0G"
b0 6"
1:
14"
1&
1,
#18
b10 2#
b0 8#
b10 "
b10 -
b10 >
b10 .
b10 -#
b0 8"
b0 2
b0 3#
0:
04"
0&
0,
#23
1I"
03"
1O
09
bx 8#
bx 2#
bx "
bx -
b10 8
b10 +
0H
0^
0t
0,"
1G
1]
1s
1+"
b110 ;
b110 Q
b110 g
b110 }
b110 %
b110 *
b1 #
b1 (
b1 6
b1 1#
b1 7#
#24
0'
0!
#28
1&
1,
#33
0&
0,
#36
1'
1!
#38
0@
0V
0l
0$"
1?
1U
1k
1#"
b111 ;
b111 Q
b111 g
b111 }
b111 %
b111 *
b10 #
b10 (
b10 6
b10 1#
b10 7#
#43
0X
1W
0\
1[
0`
1_
1d
b1000 S
0c
b111 R
1R"
0Q"
1V"
0U"
1Z"
0Y"
1^"
b1111 M"
0]"
b0 L"
1P
1J"
1&
1,
#48
b111 T
b111 /
b111 .#
b0 N"
b0 3
b0 4#
0P
0J"
0&
0,
0'
0!
#53
1D
1Z
1p
1("
0C
0Y
0o
0'"
b101 ;
b101 Q
b101 g
b101 }
b11 #
b11 (
b11 6
b11 1#
b11 7#
b101 %
b101 *
#58
1&
1,
#60
1\
b1010 S
0[
b101 R
1P
1J"
1'
1!
#63
b101 T
b101 /
b101 .#
0P
0J"
0&
0,
#68
b0 8#
b101 2#
b101 "
b101 -
b1 #
b1 (
b1 6
b1 1#
b1 7#
#72
0'
0!
#73
0I"
13"
0O
19
b10 2#
b10 "
b10 -
b1 8
b1 +
b0 #
b0 (
b0 6
b0 1#
b0 7#
#83
b11 #
b11 (
b11 6
b11 1#
b11 7#
#84
1'
1!
#93
b10 #
b10 (
b10 6
b10 1#
b10 7#
#96
0'
0!
#108
1'
1!
#120
0'
0!
#132
1'
1!
#144
0'
0!
#156
1'
1!
#168
0'
0!
#180
1'
1!
#192
0'
0!
#204
1'
1!
#216
0'
0!
#228
1'
1!
#240
0'
0!
#252
1'
1!
#264
0'
0!
#276
1'
1!
#288
0'
0!
#300
1'
1!
#312
0'
0!
#324
1'
1!
#336
0'
0!
#348
1'
1!
#360
0'
0!
#372
1'
1!
#384
0'
0!
#396
1'
1!
#408
0'
0!
#420
1'
1!
#432
0'
0!
#444
1'
1!
#456
0'
0!
#468
1'
1!
#480
0'
0!
#492
1'
1!
#504
0'
0!
#516
1'
1!
#528
0'
0!
#540
1'
1!
#552
0'
0!
#564
1'
1!
#576
0'
0!
#588
1'
1!
#593
