/**
  *   @file            cdsi_offs_def.h
  *
  *   @brief           Header file for CDSI register offset
  *
  *   (C) COPYRIGHT TOSHIBA Corporation Semiconductor & Storage Products Company 2015
  *
  *   All rights reserved
  *
  *   Project:      ARA AP Bridge
  *
  *   Version:      2.02
  *
  *   Release:      Preliminary & Confidential
  *
  *   $Date: Jan 30, 2015
  *
  *   Technical data contained herein are proprietary information of
  *   Toshiba Corporation which shall be treated confidentially,
  *   and shall not be furnished to third parties or made public
  *   without prior written permission by Toshiba Corporation.
  *   These technical data are subject to export CONTROL law of
  *   Japan/USA regulations, and diversion contrary thereto is
  *   prohibited.
  *
  */


#ifndef CDSI_OFFS_DEF_H
#define CDSI_OFFS_DEF_H

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */

#define CDSI0_REG_BASE 0X40010000
#define CDSI1_REG_BASE 0X40012000
#define CDSI_REG_SIZE 0X2000


#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_00_OFFS 0X00000000
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_01_OFFS 0X00000004
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_02_OFFS 0X00000008
#define CDSI_CDSITX_INTERRUPT_FUNC_ENABLE_03_OFFS 0X0000000C
#define CDSI_CDSITX_DEBUG_00_OFFS     0X00000010
#define CDSI_CDSITX_DPHY_RESET_OFFS   0X00000014
#define CDSI_CDSITX_PLL_CONFIG_00_OFFS 0X00000018
#define CDSI_CDSITX_PLL_CONFIG_01_OFFS 0X0000001C
#define CDSI_CDSITX_PLL_CONFIG_02_OFFS 0X00000020
#define CDSI_CDSITX_PLL_CONTROL_00_OFFS 0X00000024
#define CDSI_CDSITX_PLL_CONTROL_01_OFFS 0X00000028
#define CDSI_CDSITX_LANE_ENABLE_00_OFFS 0X0000002C
#define CDSI_CDSITX_LANE_ENABLE_01_OFFS 0X00000030
#define CDSI_CDSITX_LANE_ENABLE_02_OFFS 0X00000034
#define CDSI_CDSITX_VREG_CONFIG_OFFS  0X00000038
#define CDSI_CDSITX_VREG_CONTROL_OFFS 0X0000003C
#define CDSI_CDSITX_LPRX_CALIB_CONFIG_OFFS 0X00000040
#define CDSI_CDSITX_LPRX_CALIB_CONTROL_OFFS 0X00000044
#define CDSI_CDSITX_CSI2DSI_SELECT_OFFS 0X00000048
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_00_OFFS 0X0000004C
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_01_OFFS 0X00000050
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_02_OFFS 0X00000054
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_03_OFFS 0X00000058
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_04_OFFS 0X0000005C
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_05_OFFS 0X00000060
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_06_OFFS 0X00000064
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_07_OFFS 0X00000068
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_08_OFFS 0X0000006C
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_09_OFFS 0X00000070
#define CDSI_CDSITX_GLOBAL_TIMING_PARAM_10_OFFS 0X00000074
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_00_OFFS 0X00000078
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_01_OFFS 0X0000007C
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_02_OFFS 0X00000080
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_03_OFFS 0X00000084
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_04_OFFS 0X00000088
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_05_OFFS 0X0000008C
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_06_OFFS 0X00000090
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_07_OFFS 0X00000094
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_08_OFFS 0X00000098
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_09_OFFS 0X0000009C
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_10_OFFS 0X000000A0
#define CDSI_CDSITX_SIDEBAND_COUNT_CONFIG_11_OFFS 0X000000A4
#define CDSI_CDSITX_SIDEBAND_CONFIG_00_OFFS 0X000000A8
#define CDSI_CDSITX_SIDEBAND_CONFIG_01_OFFS 0X000000AC
#define CDSI_CDSITX_SIDEBAND_CONFIG_02_OFFS 0X000000B0
#define CDSI_CDSITX_SIDEBAND_CONFIG_03_OFFS 0X000000B4
#define CDSI_CDSITX_SIDEBAND_CONFIG_04_OFFS 0X000000B8
#define CDSI_CDSITX_SIDEBAND_CONFIG_05_OFFS 0X000000BC
#define CDSI_CDSITX_SIDEBAND_CONFIG_06_OFFS 0X000000C0
#define CDSI_CDSITX_SIDEBAND_CONFIG_07_OFFS 0X000000C4
#define CDSI_CDSITX_SIDEBAND_CONFIG_08_OFFS 0X000000C8
#define CDSI_CDSITX_SIDEBAND_CONFIG_09_OFFS 0X000000CC
#define CDSI_CDSITX_SIDEBAND_CONFIG_10_OFFS 0X000000D0
#define CDSI_CDSITX_SIDEBAND_CONFIG_11_OFFS 0X000000D4
#define CDSI_CDSITX_SIDEBAND_CONFIG_12_OFFS 0X000000D8
#define CDSI_CDSITX_SIDEBAND_CONFIG_13_OFFS 0X000000DC
#define CDSI_CDSITX_SIDEBAND_CONFIG_14_OFFS 0X000000E0
#define CDSI_CDSITX_SIDEBAND_CONFIG_15_OFFS 0X000000E4
#define CDSI_CDSITX_DEBUG_01_OFFS     0X000000E8
#define CDSI_CDSITX_DEBUG_02_OFFS     0X000000EC
#define CDSI_CDSITX_DEBUG_03_OFFS     0X000000F0
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_00_OFFS 0X000000F4
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_01_OFFS 0X000000F8
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_02_OFFS 0X000000FC
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_03_OFFS 0X00000100
#define CDSI_CDSITX_SIDEBAND_DEBUG_00_OFFS 0X00000104
#define CDSI_CDSITX_SIDEBAND_DEBUG_01_OFFS 0X00000108
#define CDSI_CDSITX_SIDEBAND_DEBUG_02_OFFS 0X0000010C
#define CDSI_CDSITX_LINK_RESET_OFFS   0X00000110
#define CDSI_CDSITX_APF_RESET_OFFS    0X00000114
#define CDSI_CDSITX_SIDEBAND_INIT_CONTROL_04_OFFS 0X00000118
#define CDSI_CDSITX_SIDEBAND_DEBUG_03_OFFS 0X0000011C
#define CDSI_CDSITX_INTERRUPT_STATUS_00_OFFS 0X00000120
#define CDSI_CDSITX_INTERRUPT_STATUS_01_OFFS 0X00000124
#define CDSI_CDSITX_INTERRUPT_STATUS_02_OFFS 0X00000128
#define CDSI_CDSITX_INTERRUPT_STATUS_03_OFFS 0X0000012C
#define CDSI_CDSITX_INTERRUPT_STATUS_04_OFFS 0X00000130
#define CDSI_CDSITX_INTERRUPT_STATUS_05_OFFS 0X00000134
#define CDSI_CDSITX_INTERRUPT_STATUS_06_OFFS 0X00000138
#define CDSI_CDSITX_INTERRUPT_MASK_00_OFFS 0X00000160
#define CDSI_CDSITX_INTERRUPT_MASK_01_OFFS 0X00000164
#define CDSI_CDSITX_INTERRUPT_MASK_02_OFFS 0X00000168
#define CDSI_CDSITX_INTERRUPT_MASK_03_OFFS 0X0000016C
#define CDSI_CDSITX_INTERRUPT_MASK_04_OFFS 0X00000170
#define CDSI_CDSITX_INTERRUPT_MASK_05_OFFS 0X00000174
#define CDSI_CDSITX_INTERRUPT_MASK_06_OFFS 0X00000178
#define CDSI_CDSITX_SIDEBAND_DEBUG_04_OFFS 0X0000017C
#define CDSI_CDSITX_SIDEBAND_LPRXIF_00_OFFS 0X00000180
#define CDSI_CDSITX_SIDEBAND_LPRXIF_01_OFFS 0X00000184
#define CDSI_CDSITX_SIDEBAND_LPRXIF_02_OFFS 0X00000188
#define CDSI_CDSITX_SIDEBAND_LPRXIF_03_OFFS 0X0000018C
#define CDSI_CDSITX_SIDEBAND_LPRXIF_04_OFFS 0X00000190
#define CDSI_CDSITX_SIDEBAND_DEBUG_05_OFFS 0X00000194
#define CDSI_CDSITX_SIDEBAND_DEBUG_06_OFFS 0X00000198
#define CDSI_CDSITX_SIDEBAND_DEBUG_07_OFFS 0X0000019C
#define CDSI_CDSITX_SIDEBAND_CMDIF_00_OFFS 0X000001A0
#define CDSI_CDSITX_SIDEBAND_CMDIF_01_OFFS 0X000001A4
#define CDSI_CDSITX_SIDEBAND_CMDIF_02_OFFS 0X000001A8
#define CDSI_CDSITX_SIDEBAND_CMDIF_03_OFFS 0X000001AC
#define CDSI_CDSITX_SIDEBAND_DEBUG_08_OFFS 0X000001B0
#define CDSI_CDSITX_SIDEBAND_DEBUG_09_OFFS 0X000001B4
#define CDSI_CDSITX_SIDEBAND_DEBUG_10_OFFS 0X000001B8
#define CDSI_CDSITX_SIDEBAND_DEBUG_11_OFFS 0X000001BC
#define CDSI_CDSITX_SIDEBAND_CONTROL_00_OFFS 0X000001C0
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_00_OFFS 0X000001C4
#define CDSI_CDSITX_SIDEBAND_DBG_CONFIG_01_OFFS 0X000001C8
#define CDSI_CDSITX_SIDEBAND_STATUS_01_OFFS 0X000001CC
#define CDSI_CDSITX_SIDEBAND_STATUS_02_OFFS 0X000001D0
#define CDSI_CDSITX_SIDEBAND_STATUS_03_OFFS 0X000001D4
#define CDSI_CDSITX_SIDEBAND_STATUS_04_OFFS 0X000001D8
#define CDSI_CDSITX_SIDEBAND_STATUS_05_OFFS 0X000001DC
#define CDSI_CDSITX_SIDEBAND_STATUS_06_OFFS 0X000001E0
#define CDSI_CDSITX_SIDEBAND_STATUS_07_OFFS 0X000001E4
#define CDSI_AL_TX_BRG_MODE_OFFS      0X00000400
#define CDSI_AL_TX_BRG_DEBUG_00_OFFS  0X00000404
#define CDSI_AL_TX_BRG_DEBUG_01_OFFS  0X00000408
#define CDSI_AL_TX_BRG_DEBUG_02_OFFS  0X0000040C
#define CDSI_AL_TX_BRG_DEBUG_03_OFFS  0X00000410
#define CDSI_AL_TX_BRG_WAIT_CYCLE_SET_OFFS 0X00000414
#define CDSI_AL_TX_BRG_VSYNC_LINE_SET_OFFS 0X00000418
#define CDSI_AL_TX_BRG_TYPE_SEL1_SET_OFFS 0X0000041C
#define CDSI_AL_TX_BRG_TYPE_SEL2_SET_OFFS 0X00000420
#define CDSI_AL_TX_BRG_TYPE_MASK1_SET_OFFS 0X00000424
#define CDSI_AL_TX_BRG_TYPE_MASK2_SET_OFFS 0X00000428
#define CDSI_AL_TX_BRG_PIC_COM_START_OFFS 0X00000440
#define CDSI_AL_TX_BRG_PIC_COM_SET_OFFS 0X00000444
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYSTRCOUNT_OFFS 0X00000448
#define CDSI_AL_TX_BRG_PIC_COM_VDELAYENDCOUNT_OFFS 0X0000044C
#define CDSI_AL_TX_BRG_PIC_COM_MAXFCNT_OFFS 0X00000450
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_PLDT_OFFS 0X00000454
#define CDSI_AL_TX_BRG_PIC_COM_3DCM_LINE_OFFS 0X00000458
#define CDSI_AL_TX_BRG_PIC_SYN_SET_OFFS 0X0000045C
#define CDSI_AL_TX_BRG_PIC_SYN_LINE_OFFS 0X00000460
#define CDSI_AL_TX_BRG_VPARAM_UPDATE_OFFS 0X00000464
#define CDSI_AL_TX_BRG_PIC_COM_STATUS_OFFS 0X00000468
#define CDSI_AL_TX_BRG_STATUS_OFFS    0X00000480
#define CDSI_AL_TX_BRG_STATUS_ENABLE_OFFS 0X00000484
#define CDSI_AL_TX_BRG_INT_MASK_OFFS  0X00000488
#define CDSI_AL_TX_BRG_CDSITX_MODE_OFFS 0X00000500
#define CDSI_AL_TX_BRG_UNIPRO_BYTESWAP_OFFS 0X00000504
#define CDSI_AL_TX_BRG_SOFT_RESET_OFFS 0X00000508
#define CDSI_AL_TX_BRG_SYSCLK_ENABLE_OFFS 0X0000050C
#define CDSI_AL_TX_BRG_ENABLE_OFFS    0X00000510
#define CDSI_AL_TX_BRG_DEBUG_04_OFFS  0X00000600
#define CDSI_AL_TX_BRG_DEBUG_05_OFFS  0X00000604
#define CDSI_AL_TX_BRG_DEBUG_06_OFFS  0X00000608
#define CDSI_AL_TX_BRG_DEBUG_07_OFFS  0X0000060C
#define CDSI_AL_TX_BRG_DEBUG_08_OFFS  0X00000610
#define CDSI_AL_TX_BRG_DEBUG_09_OFFS  0X00000614
#define CDSI_AL_TX_BRG_DEBUG_10_OFFS  0X00000618
#define CDSI_AL_TX_BRG_DEBUG_11_OFFS  0X00000620
#define CDSI_AL_TX_BRG_DEBUG_12_OFFS  0X00000624
#define CDSI_CDSIRX_ADDRESS_CONFIG_OFFS 0X00001004
#define CDSI_CDSIRX_CLKEN_OFFS        0X00001008
#define CDSI_CDSIRX_CLKSEL_OFFS       0X0000100C
#define CDSI_CDSIRX_MODE_CONFIG_OFFS  0X00001010
#define CDSI_CDSIRX_SYSTEM_INIT_OFFS  0X00001014
#define CDSI_CDSIRX_LANE_ENABLE_OFFS  0X00001018
#define CDSI_CDSIRX_VC_ENABLE_OFFS    0X0000101C
#define CDSI_CDSIRX_START_OFFS        0X00001020
#define CDSI_CDSIRX_LINE_INIT_COUNT_OFFS 0X00001024
#define CDSI_CDSIRX_HSRXTO_COUNT_OFFS 0X00001028
#define CDSI_CDSIRX_FUNC_ENABLE_OFFS  0X0000102C
#define CDSI_CDSIRX_DSI_LPTX_MODE_OFFS 0X00001030
#define CDSI_CDSIRX_DSI_TATO_COUNT_OFFS 0X00001034
#define CDSI_CDSIRX_DSI_LPTXTO_COUNT_OFFS 0X00001038
#define CDSI_CDSIRX_DSI_WAITBTA_COUNT_OFFS 0X0000103C
#define CDSI_CDSIRX_FUNC_MODE_OFFS    0X00001040
#define CDSI_CDSIRX_LPRX_STATE_INT_STAT_OFFS 0X00001044
#define CDSI_CDSIRX_LPRX_STATE_INT_MASK_OFFS 0X00001048
#define CDSI_CDSIRX_DSI_RXTRIG_INT_STAT_OFFS 0X0000104C
#define CDSI_CDSIRX_DSI_RXTRIG_INT_MASK_OFFS 0X00001050
#define CDSI_CDSIRX_INTERNAL_STAT_OFFS 0X00001054
#define CDSI_CDSIRX_RXERR_INT_STAT_OFFS 0X0000105C
#define CDSI_CDSIRX_RXERR_INT_MASK_OFFS 0X00001060
#define CDSI_CDSIRX_TXERR_INT_STAT_OFFS 0X00001064
#define CDSI_CDSIRX_TXERR_INT_MASK_OFFS 0X00001068
#define CDSI_CDSIRX_ERR_STATUS_OFFS   0X0000106C
#define CDSI_CDSIRX_DSI_LPTX_INT_STAT_OFFS 0X00001070
#define CDSI_CDSIRX_DSI_LPTX_INT_MASK_OFFS 0X00001074
#define CDSI_CDSIRX_DSI_LPTX_REQ_OFFS 0X00001078
#define CDSI_CDSIRX_DSI_LPTX_TYPE_OFFS 0X0000107C
#define CDSI_CDSIRX_DSI_LPTX_PKT_HDR_OFFS 0X00001080
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD0_OFFS 0X00001084
#define CDSI_CDSIRX_DSI_LPTX_PAYLOAD1_OFFS 0X00001088
#define CDSI_CDSIRX_PPI_HSRX_CNTRL_OFFS 0X000010A0
#define CDSI_CDSIRX_PPI_HSRX_COUNT_OFFS 0X000010A4
#define CDSI_CDSIRX_PPI_DPHY_DLYCNTRL_OFFS 0X000010A8
#define CDSI_CDSIRX_PPI_DPHY_LPRX_THSLD_OFFS 0X000010AC
#define CDSI_CDSIRX_PPI_DPHY_LPRXCALCNTRL_OFFS 0X000010B0
#define CDSI_CDSIRX_PPI_DPHY_LPRXAUTOCALST_OFFS 0X000010B4
#define CDSI_CDSIRX_PPI_DPHY_MON_OFFS 0X000010B8
#define CDSI_CDSIRX_PPI_DPHY_LPTXTIMECNT_OFFS 0X000010BC
#define CDSI_CDSIRX_PPI_DSI_BTA_COUNT_OFFS 0X000010C0
#define CDSI_CDSIRX_PPI_DSI_DPHYTX_ADJUST_OFFS 0X000010C4
#define CDSI_CDSIRX_PPI_DEBUG_00_OFFS 0X000010C8
#define CDSI_CDSIRX_PPI_DEBUG_01_OFFS 0X000010CC
#define CDSI_CDSIRX_PPI_DEBUG_02_OFFS 0X000010D0
#define CDSI_CDSIRX_PPI_DEBUG_03_OFFS 0X000010D4
#define CDSI_CDSIRX_PPI_DEBUG_04_OFFS 0X000010D8
#define CDSI_CDSIRX_PPI_DEBUG_05_OFFS 0X000010DC
#define CDSI_CDSIRX_LANE_STATUS_HS_OFFS 0X000010E0
#define CDSI_CDSIRX_LANE_STATUS_LP_OFFS 0X000010E4
#define CDSI_CDSIRX_DSI_VC0_SH_INT_STAT_OFFS 0X00001108
#define CDSI_CDSIRX_DSI_VC0_SH_INT_MASK_OFFS 0X0000110C
#define CDSI_CDSIRX_DSI_VC1_SH_INT_STAT_OFFS 0X00001110
#define CDSI_CDSIRX_DSI_VC1_SH_INT_MASK_OFFS 0X00001114
#define CDSI_CDSIRX_DSI_VC2_SH_INT_STAT_OFFS 0X00001118
#define CDSI_CDSIRX_DSI_VC2_SH_INT_MASK_OFFS 0X0000111C
#define CDSI_CDSIRX_DSI_VC3_SH_INT_STAT_OFFS 0X00001120
#define CDSI_CDSIRX_DSI_VC3_SH_INT_MASK_OFFS 0X00001124
#define CDSI_CDSIRX_DSI_VC0_LN_INT_STAT_OFFS 0X00001128
#define CDSI_CDSIRX_DSI_VC0_LN_INT_MASK_OFFS 0X0000112C
#define CDSI_CDSIRX_DSI_VC1_LN_INT_STAT_OFFS 0X00001130
#define CDSI_CDSIRX_DSI_VC1_LN_INT_MASK_OFFS 0X00001134
#define CDSI_CDSIRX_DSI_VC2_LN_INT_STAT_OFFS 0X00001138
#define CDSI_CDSIRX_DSI_VC2_LN_INT_MASK_OFFS 0X0000113C
#define CDSI_CDSIRX_DSI_VC3_LN_INT_STAT_OFFS 0X00001140
#define CDSI_CDSIRX_DSI_VC3_LN_INT_MASK_OFFS 0X00001144
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_STAT_OFFS 0X00001148
#define CDSI_CDSIRX_CSI2_VC0_SH_INT_MASK_OFFS 0X0000114C
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_STAT_OFFS 0X00001150
#define CDSI_CDSIRX_CSI2_VC1_SH_INT_MASK_OFFS 0X00001154
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_STAT_OFFS 0X00001158
#define CDSI_CDSIRX_CSI2_VC2_SH_INT_MASK_OFFS 0X0000115C
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_STAT_OFFS 0X00001160
#define CDSI_CDSIRX_CSI2_VC3_SH_INT_MASK_OFFS 0X00001164
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_STAT_OFFS 0X00001168
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_STAT_OFFS 0X0000116C
#define CDSI_CDSIRX_CSI2_VC0_LN0_INT_MASK_OFFS 0X00001170
#define CDSI_CDSIRX_CSI2_VC0_LN1_INT_MASK_OFFS 0X00001174
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_STAT_OFFS 0X00001178
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_STAT_OFFS 0X0000117C
#define CDSI_CDSIRX_CSI2_VC1_LN0_INT_MASK_OFFS 0X00001180
#define CDSI_CDSIRX_CSI2_VC1_LN1_INT_MASK_OFFS 0X00001184
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_STAT_OFFS 0X00001188
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_STAT_OFFS 0X0000118C
#define CDSI_CDSIRX_CSI2_VC2_LN0_INT_MASK_OFFS 0X00001190
#define CDSI_CDSIRX_CSI2_VC2_LN1_INT_MASK_OFFS 0X00001194
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_STAT_OFFS 0X00001198
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_STAT_OFFS 0X0000119C
#define CDSI_CDSIRX_CSI2_VC3_LN0_INT_MASK_OFFS 0X000011A0
#define CDSI_CDSIRX_CSI2_VC3_LN1_INT_MASK_OFFS 0X000011A4
#define CDSI_CDSIRX_RCV_PKT_HEADER_OFFS 0X000011B0
#define CDSI_CDSIRX_CSI2_VC0_FNLN_STAT_OFFS 0X000011B4
#define CDSI_CDSIRX_CSI2_VC1_FNLN_STAT_OFFS 0X000011B8
#define CDSI_CDSIRX_CSI2_VC2_FNLN_STAT_OFFS 0X000011BC
#define CDSI_CDSIRX_CSI2_VC3_FNLN_STAT_OFFS 0X000011C0
#define CDSI_CDSIRX_CDSI_DEBUG_00_OFFS 0X000011C4
#define CDSI_CDSIRX_PPI_DEBUG_06_OFFS 0X000011CC
#define CDSI_CDSIRX_PLL_DEBUG_00_OFFS 0X000011E0
#define CDSI_CDSIRX_PLL_DEBUG_01_OFFS 0X000011E4
#define CDSI_CDSIRX_PLL_DEBUG_02_OFFS 0X000011E8
#define CDSI_CDSIRX_PLL_DEBUG_03_OFFS 0X000011EC
#define CDSI_CDSIRX_PLL_DEBUG_04_OFFS 0X000011F0
#define CDSI_CDSIRX_PLL_DEBUG_05_OFFS 0X000011F4
#define CDSI_AL_RX_BRG_MODE_OFFS      0X00001400
#define CDSI_AL_RX_BRG_INT_STAT_OFFS  0X00001404
#define CDSI_AL_RX_BRG_INT_MASK_OFFS  0X00001408
#define CDSI_AL_RX_BRG_CSI_INFO_OFFS  0X0000140C
#define CDSI_AL_RX_BRG_CSI_DT0_OFFS   0X00001410
#define CDSI_AL_RX_BRG_CSI_DT1_OFFS   0X00001414
#define CDSI_AL_RX_BRG_CSI_DT2_OFFS   0X00001418
#define CDSI_AL_RX_BRG_CSI_DT3_OFFS   0X0000141C
#define CDSI_AL_RX_BRG_DEBUG_00_OFFS  0X00001420

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* CDSI_OFFS_DEF_H */
