--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sun Mar 28 23:42:36 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     PulseController
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets i_rev_pulse_c]
            39 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.353ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \revcounter/dff_6_524__i0  (from i_rev_pulse_c +)
   Destination:    FD1S3AX    D              \revcounter/dff_6_524__i7  (to i_rev_pulse_c +)

   Delay:                   3.514ns  (55.1% logic, 44.9% route), 6 logic levels.

 Constraint Details:

      3.514ns data_path \revcounter/dff_6_524__i0 to \revcounter/dff_6_524__i7 meets
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 1.353ns

 Path Details: \revcounter/dff_6_524__i0 to \revcounter/dff_6_524__i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \revcounter/dff_6_524__i0 (from i_rev_pulse_c)
Route         2   e 0.838                                  revcount[0]
A1_TO_FCO   ---     0.684           A[2] to COUT           \revcounter/dff_6_524_add_4_1
Route         1   e 0.020                                  \revcounter/n2884
FCI_TO_FCO  ---     0.130            CIN to COUT           \revcounter/dff_6_524_add_4_3
Route         1   e 0.020                                  \revcounter/n2885
FCI_TO_FCO  ---     0.130            CIN to COUT           \revcounter/dff_6_524_add_4_5
Route         1   e 0.020                                  \revcounter/n2886
FCI_TO_FCO  ---     0.130            CIN to COUT           \revcounter/dff_6_524_add_4_7
Route         1   e 0.020                                  \revcounter/n2887
FCI_TO_F    ---     0.495            CIN to S[2]           \revcounter/dff_6_524_add_4_9
Route         1   e 0.660                                  \revcounter/n38
                  --------
                    3.514  (55.1% logic, 44.9% route), 6 logic levels.


Passed:  The following path meets requirements by 1.503ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \revcounter/dff_6_524__i0  (from i_rev_pulse_c +)
   Destination:    FD1S3AX    D              \revcounter/dff_6_524__i5  (to i_rev_pulse_c +)

   Delay:                   3.364ns  (53.7% logic, 46.3% route), 5 logic levels.

 Constraint Details:

      3.364ns data_path \revcounter/dff_6_524__i0 to \revcounter/dff_6_524__i5 meets
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 1.503ns

 Path Details: \revcounter/dff_6_524__i0 to \revcounter/dff_6_524__i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \revcounter/dff_6_524__i0 (from i_rev_pulse_c)
Route         2   e 0.838                                  revcount[0]
A1_TO_FCO   ---     0.684           A[2] to COUT           \revcounter/dff_6_524_add_4_1
Route         1   e 0.020                                  \revcounter/n2884
FCI_TO_FCO  ---     0.130            CIN to COUT           \revcounter/dff_6_524_add_4_3
Route         1   e 0.020                                  \revcounter/n2885
FCI_TO_FCO  ---     0.130            CIN to COUT           \revcounter/dff_6_524_add_4_5
Route         1   e 0.020                                  \revcounter/n2886
FCI_TO_F    ---     0.495            CIN to S[2]           \revcounter/dff_6_524_add_4_7
Route         1   e 0.660                                  \revcounter/n40
                  --------
                    3.364  (53.7% logic, 46.3% route), 5 logic levels.


Passed:  The following path meets requirements by 1.503ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \revcounter/dff_6_524__i0  (from i_rev_pulse_c +)
   Destination:    FD1S3AX    D              \revcounter/dff_6_524__i6  (to i_rev_pulse_c +)

   Delay:                   3.364ns  (53.7% logic, 46.3% route), 5 logic levels.

 Constraint Details:

      3.364ns data_path \revcounter/dff_6_524__i0 to \revcounter/dff_6_524__i6 meets
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 1.503ns

 Path Details: \revcounter/dff_6_524__i0 to \revcounter/dff_6_524__i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \revcounter/dff_6_524__i0 (from i_rev_pulse_c)
Route         2   e 0.838                                  revcount[0]
A1_TO_FCO   ---     0.684           A[2] to COUT           \revcounter/dff_6_524_add_4_1
Route         1   e 0.020                                  \revcounter/n2884
FCI_TO_FCO  ---     0.130            CIN to COUT           \revcounter/dff_6_524_add_4_3
Route         1   e 0.020                                  \revcounter/n2885
FCI_TO_FCO  ---     0.130            CIN to COUT           \revcounter/dff_6_524_add_4_5
Route         1   e 0.020                                  \revcounter/n2886
FCI_TO_F    ---     0.495            CIN to S[2]           \revcounter/dff_6_524_add_4_7
Route         1   e 0.660                                  \revcounter/n39
                  --------
                    3.364  (53.7% logic, 46.3% route), 5 logic levels.

Report: 3.647 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk]
            506 items scored, 506 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 2.781ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \a4_pulsein/pw__i1  (from clk +)
   Destination:    FD1P3IX    D              wb_dat_i_i0_i2  (to clk +)

   Delay:                   7.648ns  (39.3% logic, 60.7% route), 8 logic levels.

 Constraint Details:

      7.648ns data_path \a4_pulsein/pw__i1 to wb_dat_i_i0_i2 violates
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 2.781ns

 Path Details: \a4_pulsein/pw__i1 to wb_dat_i_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \a4_pulsein/pw__i1 (from clk)
Route         1   e 0.660                                  a4_pw[1]
LUT4        ---     0.408              D to Z              i1_4_lut_adj_11
Route         1   e 0.660                                  n4_adj_279
LUT4        ---     0.408              D to Z              i1_4_lut_adj_10
Route         1   e 0.660                                  n4_adj_280
LUT4        ---     0.408              D to Z              i3_4_lut
Route         1   e 0.660                                  n2962
LUT4        ---     0.408              B to Z              i1_4_lut_adj_9
Route         1   e 0.660                                  n3059
LUT4        ---     0.408              D to Z              i1918_3_lut_4_lut
Route         1   e 0.020                                  n22
MUXL5       ---     0.193           BLUT to Z              i16
Route         1   e 0.660                                  n20
LUT4        ---     0.408              B to Z              i1_2_lut_adj_18
Route         1   e 0.660                                  n2046
                  --------
                    7.648  (39.3% logic, 60.7% route), 8 logic levels.


Error:  The following path violates requirements by 2.781ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \a4_pulsein/pw__i4  (from clk +)
   Destination:    FD1P3IX    D              wb_dat_i_i0_i2  (to clk +)

   Delay:                   7.648ns  (39.3% logic, 60.7% route), 8 logic levels.

 Constraint Details:

      7.648ns data_path \a4_pulsein/pw__i4 to wb_dat_i_i0_i2 violates
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 2.781ns

 Path Details: \a4_pulsein/pw__i4 to wb_dat_i_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \a4_pulsein/pw__i4 (from clk)
Route         1   e 0.660                                  a4_pw[4]
LUT4        ---     0.408              A to Z              i1_4_lut_adj_11
Route         1   e 0.660                                  n4_adj_279
LUT4        ---     0.408              D to Z              i1_4_lut_adj_10
Route         1   e 0.660                                  n4_adj_280
LUT4        ---     0.408              D to Z              i3_4_lut
Route         1   e 0.660                                  n2962
LUT4        ---     0.408              B to Z              i1_4_lut_adj_9
Route         1   e 0.660                                  n3059
LUT4        ---     0.408              D to Z              i1918_3_lut_4_lut
Route         1   e 0.020                                  n22
MUXL5       ---     0.193           BLUT to Z              i16
Route         1   e 0.660                                  n20
LUT4        ---     0.408              B to Z              i1_2_lut_adj_18
Route         1   e 0.660                                  n2046
                  --------
                    7.648  (39.3% logic, 60.7% route), 8 logic levels.


Error:  The following path violates requirements by 2.781ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \a4_pulsein/pw__i3  (from clk +)
   Destination:    FD1P3IX    D              wb_dat_i_i0_i2  (to clk +)

   Delay:                   7.648ns  (39.3% logic, 60.7% route), 8 logic levels.

 Constraint Details:

      7.648ns data_path \a4_pulsein/pw__i3 to wb_dat_i_i0_i2 violates
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 2.781ns

 Path Details: \a4_pulsein/pw__i3 to wb_dat_i_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \a4_pulsein/pw__i3 (from clk)
Route         1   e 0.660                                  a4_pw[3]
LUT4        ---     0.408              B to Z              i1_4_lut_adj_11
Route         1   e 0.660                                  n4_adj_279
LUT4        ---     0.408              D to Z              i1_4_lut_adj_10
Route         1   e 0.660                                  n4_adj_280
LUT4        ---     0.408              D to Z              i3_4_lut
Route         1   e 0.660                                  n2962
LUT4        ---     0.408              B to Z              i1_4_lut_adj_9
Route         1   e 0.660                                  n3059
LUT4        ---     0.408              D to Z              i1918_3_lut_4_lut
Route         1   e 0.020                                  n22
MUXL5       ---     0.193           BLUT to Z              i16
Route         1   e 0.660                                  n20
LUT4        ---     0.408              B to Z              i1_2_lut_adj_18
Route         1   e 0.660                                  n2046
                  --------
                    7.648  (39.3% logic, 60.7% route), 8 logic levels.

Warning: 7.781 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets i_rev_pulse_c]           |     5.000 ns|     3.647 ns|     6  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk]                     |     5.000 ns|     7.781 ns|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n5_adj_276                              |       1|     163|     32.21%
                                        |        |        |
o_select_indicator_c                    |      28|     163|     32.21%
                                        |        |        |
n14                                     |       1|     162|     32.02%
                                        |        |        |
\y0_pulseout/n51                        |       1|     133|     26.28%
                                        |        |        |
\y1_pulseout/n51                        |       1|     133|     26.28%
                                        |        |        |
\y0_pulseout/n2892                      |       1|     121|     23.91%
                                        |        |        |
\y1_pulseout/n2909                      |       1|     121|     23.91%
                                        |        |        |
\y0_pulseout/n24                        |       2|     100|     19.76%
                                        |        |        |
\y1_pulseout/n24                        |       2|     100|     19.76%
                                        |        |        |
\y0_pulseout/n2893                      |       1|      99|     19.57%
                                        |        |        |
\y1_pulseout/n2910                      |       1|      99|     19.57%
                                        |        |        |
n2967                                   |       1|      81|     16.01%
                                        |        |        |
\y0_pulseout/n2894                      |       1|      77|     15.22%
                                        |        |        |
\y1_pulseout/n2911                      |       1|      77|     15.22%
                                        |        |        |
\y0_pulseout/n2895                      |       1|      55|     10.87%
                                        |        |        |
\y1_pulseout/n2912                      |       1|      55|     10.87%
                                        |        |        |
\y0_pulseout/n22                        |       1|      52|     10.28%
                                        |        |        |
\y1_pulseout/n22                        |       1|      52|     10.28%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 506  Score: 708958

Constraints cover  3307 paths, 595 nets, and 1493 connections (93.7% coverage)


Peak memory: 61698048 bytes, TRCE: 3112960 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 
