{
   "ActiveEmotionalView":"No Loops",
   "Addressing View_ExpandedHierarchyInLayout":"",
   "Addressing View_Layers":"/zynq_ultra_ps_e_pl_clk0:false|/zynq_ultra_ps_e_pl_clk1:false|/clk_wiz_0_clk_out3:false|/ZYNQTDO_1:false|/rst_ps8_99M_peripheral_reset:false|/clk_wiz_0_clk_out1:false|/rst_ps8_99M_peripheral_aresetn:false|/clk_wiz_0_clk_out4:false|/axi_chip2chip_0_aurora_reset_pb:false|/clk_wiz_0_clk_out2:false|/zynq_ultra_ps_e_pl_resetn0:false|/axi_chip2chip_0_aurora8_user_clk_out:false|/axi_chip2chip_0_aurora_pma_init_out:false|",
   "Addressing View_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port GMII -pg 1 -lvl 4 -x 930 -y 560 -defaultsOSRD
preplace port MDIO -pg 1 -lvl 4 -x 930 -y 580 -defaultsOSRD
preplace port ZYNQTDI -pg 1 -lvl 4 -x 930 -y 40 -defaultsOSRD
preplace port ZYNQTCK -pg 1 -lvl 4 -x 930 -y 20 -defaultsOSRD
preplace port ZYNQTMS -pg 1 -lvl 4 -x 930 -y 60 -defaultsOSRD
preplace inst zynq_ultra_ps_e -pg 1 -lvl 1 -x 120 -y 560 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 790 -y 70 -defaultsOSRD
preplace inst led -pg 1 -lvl 3 -x 790 -y 180 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 2 -x 520 -y 280 -defaultsOSRD
preplace inst debug_bridge_0 -pg 1 -lvl 3 -x 790 -y 280 -defaultsOSRD
preplace inst JTAG_bridge_XCVU13P -pg 1 -lvl 3 -x 790 -y 380 -defaultsOSRD
preplace inst axi_chip2chip_0 -pg 1 -lvl 3 -x 790 -y 490 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_M_AXI_HPM0_LPD 1 1 1 360 280n
preplace netloc axi_smc_M04_AXI 1 2 1 650J 320n
preplace netloc axi_smc_M00_AXI 1 2 1 650J 70n
preplace netloc zynq_ultra_ps_e_GMII_ENET1 1 1 3 NJ 560 NJ 560 NJ
preplace netloc axi_smc_M03_AXI 1 2 1 660J 300n
preplace netloc zynq_ultra_ps_e_MDIO_ENET1 1 1 3 NJ 580 NJ 580 NJ
preplace netloc axi_smc_M01_AXI 1 2 1 660J 180n
preplace netloc axi_smc_M02_AXI 1 2 1 NJ 280
preplace netloc axi_chip2chip_0_AXIS_TX 1 3 1 N 490
preplace netloc axi_chip2chip_0_aurora8_USER_DATA_M_AXI_RX 1 2 1 N 500
levelinfo -pg 1 -140 120 520 790 930
pagesize -pg 1 -db -bbox -sgen -140 0 1030 1290
",
   "Addressing View_ScaleFactor":"0.783077",
   "Addressing View_TopLeft":"-235,1",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port GMII -pg 1 -lvl 5 -x 2100 -y 720 -defaultsOSRD
preplace port MDIO -pg 1 -lvl 5 -x 2100 -y 860 -defaultsOSRD
preplace port GT_DIFF_REFCLK -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace port GT_SERIAL_Z2F -pg 1 -lvl 5 -x 2100 -y 150 -defaultsOSRD
preplace port GT_SERIAL_F2Z -pg 1 -lvl 0 -x 0 -y 350 -defaultsOSRD
preplace port ETH_CLK125 -pg 1 -lvl 5 -x 2100 -y 440 -defaultsOSRD
preplace port ETH_CLK125_90 -pg 1 -lvl 5 -x 2100 -y 460 -defaultsOSRD
preplace port ETH_CLK25 -pg 1 -lvl 5 -x 2100 -y 480 -defaultsOSRD
preplace port ETH_CLK10 -pg 1 -lvl 5 -x 2100 -y 500 -defaultsOSRD
preplace port ETH_resetn -pg 1 -lvl 5 -x 2100 -y 520 -defaultsOSRD
preplace port ZYNQTDI -pg 1 -lvl 5 -x 2100 -y 1210 -defaultsOSRD
preplace port ZYNQTDO -pg 1 -lvl 0 -x 0 -y 1440 -defaultsOSRD
preplace port ZYNQTCK -pg 1 -lvl 5 -x 2100 -y 1250 -defaultsOSRD
preplace port ZYNQTMS -pg 1 -lvl 5 -x 2100 -y 1230 -defaultsOSRD
preplace portBus peripheral_reset -pg 1 -lvl 5 -x 2100 -y 1320 -defaultsOSRD
preplace portBus LED_N_tri_o -pg 1 -lvl 5 -x 2100 -y 1080 -defaultsOSRD
preplace inst zynq_ultra_ps_e -pg 1 -lvl 1 -x 410 -y 780 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 1410 -y 630 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1860 -y 630 -defaultsOSRD
preplace inst led -pg 1 -lvl 3 -x 1410 -y 1080 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20} -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 2 -x 960 -y 920 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 76 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 136 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 40 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173} -defaultsOSRD
preplace inst rst_ps8_99M -pg 1 -lvl 3 -x 1410 -y 1340 -swap {0 2 1 3 4 7 8 6 9 5} -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 4 -x 1860 -y 480 -defaultsOSRD
preplace inst debug_bridge_0 -pg 1 -lvl 3 -x 1410 -y 940 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 34 33} -defaultsOSRD
preplace inst debug_bridge_1 -pg 1 -lvl 4 -x 1860 -y 950 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 3 -x 1410 -y 1510 -defaultsOSRD
preplace inst JTAG_bridge_XCVU13P -pg 1 -lvl 4 -x 1860 -y 1230 -defaultsOSRD
preplace inst counter_0 -pg 1 -lvl 2 -x 960 -y 1090 -defaultsOSRD
preplace inst heartbeat_0 -pg 1 -lvl 4 -x 1860 -y 1080 -swap {1 2 0 3} -defaultsOSRD
preplace inst axi_chip2chip_0 -pg 1 -lvl 3 -x 1410 -y 200 -defaultsOSRD
preplace inst axi_chip2chip_0_aurora8 -pg 1 -lvl 4 -x 1860 -y 180 -defaultsOSRD
preplace inst ila_1 -pg 1 -lvl 3 -x 1410 -y 790 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_pl_clk0 1 0 4 20 920 800 1160 1130 1160 1640
preplace netloc zynq_ultra_ps_e_pl_resetn0 1 1 3 800J 810 1180 710 1630J
preplace netloc rst_ps8_99M_peripheral_aresetn 1 1 3 810 1020 1160 1170 1650
preplace netloc zynq_ultra_ps_e_pl_clk1 1 1 3 820J 820 1110 390 1650
preplace netloc clk_wiz_0_clk_out1 1 4 1 NJ 440
preplace netloc clk_wiz_0_clk_out2 1 4 1 NJ 460
preplace netloc clk_wiz_0_clk_out3 1 4 1 NJ 480
preplace netloc clk_wiz_0_clk_out4 1 4 1 NJ 500
preplace netloc clk_wiz_0_locked 1 4 1 NJ 520
preplace netloc rst_ps8_99M_peripheral_reset 1 3 2 NJ 1320 NJ
preplace netloc ZYNQTDO_1 1 0 4 NJ 1440 NJ 1440 NJ 1440 1660J
preplace netloc debug_bridge_2_tap_tdi 1 4 1 NJ 1210
preplace netloc debug_bridge_2_tap_tck 1 4 1 NJ 1250
preplace netloc debug_bridge_2_tap_tms 1 4 1 NJ 1230
preplace netloc led_gpio_io_o 1 3 1 1630 1060n
preplace netloc heartbeat_0_dout 1 4 1 NJ 1080
preplace netloc Net 1 2 1 1100 1090n
preplace netloc axi_chip2chip_0_aurora8_user_clk_out 1 2 3 1170 360 NJ 360 2060
preplace netloc axi_chip2chip_0_aurora_reset_pb 1 3 1 N 200
preplace netloc axi_chip2chip_0_aurora8_channel_up 1 2 3 1180 370 NJ 370 2080
preplace netloc axi_chip2chip_0_aurora8_pll_not_locked_out 1 2 3 1190 380 NJ 380 2070
preplace netloc axi_chip2chip_0_aurora_pma_init_out 1 3 1 1630 180n
preplace netloc axi_smc_M00_AXI 1 2 1 1140 610n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 N 620
preplace netloc debug_bridge_0_m0_bscan 1 3 1 N 940
preplace netloc zynq_ultra_ps_e_M_AXI_HPM0_LPD 1 1 1 810 700n
preplace netloc zynq_ultra_ps_e_GMII_ENET1 1 1 4 NJ 720 NJ 720 NJ 720 NJ
preplace netloc axi_smc_M03_AXI 1 2 2 1110 1200 NJ
preplace netloc zynq_ultra_ps_e_MDIO_ENET1 1 1 4 NJ 740 1150J 860 NJ 860 NJ
preplace netloc axi_smc_M01_AXI 1 2 1 1120 960n
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 3 1 N 640
preplace netloc axi_smc_M02_AXI 1 2 1 N 920
preplace netloc axi_chip2chip_0_aurora8_USER_DATA_M_AXI_RX 1 2 3 1190 10 NJ 10 2080
preplace netloc axi_chip2chip_0_AXIS_TX 1 3 1 N 120
preplace netloc GT_DIFF_REFCLK_1 1 0 4 NJ 50 NJ 50 NJ 50 1630J
preplace netloc axi_chip2chip_0_aurora8_GT_SERIAL_TX 1 4 1 NJ 150
preplace netloc GT_SERIAL_RX_1 1 0 4 NJ 350 NJ 350 NJ 350 1640J
preplace netloc axi_smc_M04_AXI 1 2 1 1100 110n
levelinfo -pg 1 0 410 960 1410 1860 2100
pagesize -pg 1 -db -bbox -sgen -170 0 2300 1580
",
   "Color Coded_ScaleFactor":"0.475257",
   "Color Coded_TopLeft":"-638,509",
   "Default View_Layers":"/rst_ps8_99M_peripheral_reset:true|/clk_wiz_0_clk_out2:true|/rst_ps8_99M_peripheral_aresetn:true|/axi_chip2chip_0_aurora_pma_init_out:true|/clk_wiz_0_clk_out3:true|/axi_chip2chip_0_aurora8_user_clk_out:true|/ZYNQTDO_1:true|/zynq_ultra_ps_e_pl_clk1:true|/clk_wiz_0_clk_out4:true|/zynq_ultra_ps_e_pl_resetn0:true|/axi_chip2chip_0_aurora_reset_pb:true|/zynq_ultra_ps_e_pl_clk0:true|/clk_wiz_0_clk_out1:true|",
   "Default View_ScaleFactor":"0.883883",
   "Default View_TopLeft":"958,-94",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port group_1 -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port group_2 -pg 1 -lvl 5 -x 2060 -y 1000 -defaultsOSRD
preplace port group_3 -pg 1 -lvl 5 -x 2060 -y 1180 -defaultsOSRD
preplace port group_4 -pg 1 -lvl 5 -x 2060 -y 680 -defaultsOSRD
preplace port GT_SERIAL_Z2F -pg 1 -lvl 5 -x 2060 -y 60 -defaultsOSRD
preplace port ETH_resetn -pg 1 -lvl 5 -x 2060 -y 1200 -defaultsOSRD
preplace port ZYNQTDO -pg 1 -lvl 0 -x 0 -y 1400 -defaultsOSRD
preplace portBus peripheral_reset -pg 1 -lvl 5 -x 2060 -y 1280 -defaultsOSRD
preplace portBus LED_N_tri_o -pg 1 -lvl 5 -x 2060 -y 860 -defaultsOSRD
preplace inst zynq_ultra_ps_e -pg 1 -lvl 1 -x 410 -y 380 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 46 42 41 43 45 44 49 47 48} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 0R -pinDir M_AXI_HPM0_LPD right -pinY M_AXI_HPM0_LPD 60R -pinDir maxihpm0_lpd_aclk right -pinY maxihpm0_lpd_aclk 700R -pinBusDir emio_enet1_tsu_inc_ctrl left -pinBusY emio_enet1_tsu_inc_ctrl 0L -pinDir emio_enet1_tsu_timer_cmp_val right -pinY emio_enet1_tsu_timer_cmp_val 80R -pinBusDir emio_enet0_enet_tsu_timer_cnt right -pinBusY emio_enet0_enet_tsu_timer_cnt 100R -pinDir emio_enet1_ext_int_in left -pinY emio_enet1_ext_int_in 20L -pinBusDir emio_enet1_dma_bus_width right -pinBusY emio_enet1_dma_bus_width 120R -pinDir pl_resetn0 right -pinY pl_resetn0 920R -pinDir pl_clk0 right -pinY pl_clk0 720R -pinDir pl_clk1 right -pinY pl_clk1 780R
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 1390 -y 560 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 34 33} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 40R -pinDir S_AXI left -pinY S_AXI 0L -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 20L
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1860 -y 600 -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 0L -pinDir rsta_busy right -pinY rsta_busy 0R -pinDir rstb_busy right -pinY rstb_busy 20R
preplace inst led -pg 1 -lvl 3 -x 1390 -y 1060 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir GPIO.gpio_io_o right -pinY GPIO.gpio_io_o 20R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 20L
preplace inst axi_smc -pg 1 -lvl 2 -x 940 -y 440 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 76 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 136 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 40 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 120R -pinDir M01_AXI right -pinY M01_AXI 620R -pinDir M02_AXI right -pinY M02_AXI 300R -pinDir M03_AXI right -pinY M03_AXI 560R -pinDir M04_AXI right -pinY M04_AXI 0R -pinDir aclk left -pinY aclk 640L -pinDir aresetn right -pinY aresetn 640R
preplace inst rst_ps8_99M -pg 1 -lvl 3 -x 1390 -y 1260 -swap {0 2 1 3 4 7 8 6 9 5} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 40L -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 60L -pinDir dcm_locked left -pinY dcm_locked 80L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 20R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 0R
preplace inst clk_wiz_0 -pg 1 -lvl 4 -x 1860 -y 1180 -swap {0 2 1 3} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 0R -pinDir resetn left -pinY resetn 20L -pinDir clk_in1 left -pinY clk_in1 0L -pinDir locked right -pinY locked 20R
preplace inst debug_bridge_0 -pg 1 -lvl 3 -x 1390 -y 740 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 34 33} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir m0_bscan right -pinY m0_bscan 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 20L
preplace inst debug_bridge_1 -pg 1 -lvl 4 -x 1860 -y 740 -defaultsOSRD -pinDir S_BSCAN left -pinY S_BSCAN 0L -pinDir clk left -pinY clk 20L
preplace inst ila_0 -pg 1 -lvl 3 -x 1390 -y 1460 -defaultsOSRD -pinDir clk left -pinY clk 0L -pinBusDir probe0 left -pinBusY probe0 20L
preplace inst JTAG_bridge_XCVU13P -pg 1 -lvl 4 -x 1860 -y 1000 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 22 21 23} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 0R -pinDir S_AXI left -pinY S_AXI 0L -pinDir s_axi_aclk left -pinY s_axi_aclk 60L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 20L -pinDir tap_tdo left -pinY tap_tdo 80L
preplace inst counter_0 -pg 1 -lvl 2 -x 940 -y 1220 -defaultsOSRD -pinDir clk left -pinY clk 0L -pinDir resetn right -pinY resetn 0R -pinBusDir dout right -pinBusY dout 20R
preplace inst heartbeat_0 -pg 1 -lvl 4 -x 1860 -y 860 -swap {1 2 0 3} -defaultsOSRD -pinDir clk100 left -pinY clk100 20L -pinDir resetn left -pinY resetn 40L -pinBusDir din left -pinBusY din 0L -pinBusDir dout right -pinBusY dout 0R
preplace inst axi_chip2chip_0 -pg 1 -lvl 3 -x 1390 -y 120 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 30 28 29 27 31 32 33 36 42 34 37 43 38 40 35 41 39 44 45 46 47} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 0R -pinDir s_axi left -pinY s_axi 120L -pinDir AXIS_RX right -pinY AXIS_RX 40R -pinDir AXIS_TX right -pinY AXIS_TX 20R -pinDir s_aclk left -pinY s_aclk 180L -pinDir s_aresetn left -pinY s_aresetn 220L -pinBusDir axi_c2c_m2s_intr_in left -pinBusY axi_c2c_m2s_intr_in 140L -pinBusDir axi_c2c_s2m_intr_out right -pinBusY axi_c2c_s2m_intr_out 60R -pinDir axi_c2c_phy_clk right -pinY axi_c2c_phy_clk 140R -pinDir axi_c2c_aurora_channel_up right -pinY axi_c2c_aurora_channel_up 80R -pinDir aurora_do_cc right -pinY aurora_do_cc 120R -pinDir aurora_pma_init_in left -pinY aurora_pma_init_in 160L -pinDir aurora_init_clk left -pinY aurora_init_clk 200L -pinDir aurora_mmcm_not_locked right -pinY aurora_mmcm_not_locked 100R -pinDir axi_c2c_config_error_out right -pinY axi_c2c_config_error_out 160R -pinDir axi_c2c_link_status_out right -pinY axi_c2c_link_status_out 180R -pinDir axi_c2c_multi_bit_error_out right -pinY axi_c2c_multi_bit_error_out 200R -pinDir axi_c2c_link_error_out right -pinY axi_c2c_link_error_out 220R
preplace inst axi_chip2chip_0_aurora8 -pg 1 -lvl 4 -x 1860 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 26 25 27 28 29 30 31} -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 0L -pinBusDir group_2 left -pinBusY group_2 60L -pinDir USER_DATA_S_AXI_TX left -pinY USER_DATA_S_AXI_TX 80L -pinDir USER_DATA_M_AXI_RX left -pinY USER_DATA_M_AXI_RX 100L -pinDir CORE_STATUS left -pinY CORE_STATUS 120L -pinDir CORE_STATUS.channel_up left -pinY CORE_STATUS.channel_up 140L -pinDir CORE_STATUS.pll_not_locked_out left -pinY CORE_STATUS.pll_not_locked_out 160L -pinDir CORE_CONTROL left -pinY CORE_CONTROL 180L -pinDir GT_SERIAL_TX right -pinY GT_SERIAL_TX 0R -pinDir link_reset_out right -pinY link_reset_out 20R -pinDir init_clk_in left -pinY init_clk_in 440L -pinDir user_clk_out left -pinY user_clk_out 200L -pinDir sys_reset_out right -pinY sys_reset_out 40R -pinDir sync_clk_out right -pinY sync_clk_out 60R -pinDir gt_reset_out right -pinY gt_reset_out 80R -pinDir gt_refclk1_out right -pinY gt_refclk1_out 100R -pinBusDir gt_powergood right -pinBusY gt_powergood 120R
preplace inst ila_1 -pg 1 -lvl 3 -x 1390 -y 440 -defaultsOSRD -pinDir SLOT_0_AXI left -pinY SLOT_0_AXI 0L -pinDir clk left -pinY clk 20L
preplace netloc netgroup_1 1 0 4 NJ 60 NJ 60 NJ 60 NJ
preplace netloc netgroup_2 1 3 1 NJ 600
preplace netloc netgroup_3 1 4 1 NJ 1000
preplace netloc netgroup_4 1 4 1 NJ 1180
preplace netloc netgroup_5 1 1 4 NJ 380 1140J 680 NJ 680 NJ
preplace netloc netgroup_6 1 3 1 N 120
preplace netloc zynq_ultra_ps_e_pl_clk0 1 1 3 800 1140 1160 1160 1600
preplace netloc zynq_ultra_ps_e_pl_resetn0 1 1 3 NJ 1300 1180 1200 NJ
preplace netloc rst_ps8_99M_peripheral_aresetn 1 2 2 1120 1180 1620
preplace netloc zynq_ultra_ps_e_pl_clk1 1 1 3 NJ 1160 1100 660 1660
preplace netloc clk_wiz_0_locked 1 4 1 NJ 1200
preplace netloc rst_ps8_99M_peripheral_reset 1 3 2 NJ 1280 NJ
preplace netloc ZYNQTDO_1 1 0 4 NJ 1400 NJ 1400 NJ 1400 1680J
preplace netloc led_gpio_io_o 1 3 1 1640 860n
preplace netloc heartbeat_0_dout 1 4 1 NJ 860
preplace netloc Net 1 2 1 1100 1240n
preplace netloc axi_chip2chip_0_aurora8_user_clk_out 1 3 1 N 260
preplace netloc axi_chip2chip_0_aurora8_channel_up 1 3 1 N 200
preplace netloc axi_chip2chip_0_aurora8_pll_not_locked_out 1 3 1 N 220
preplace netloc axi_smc_M00_AXI 1 2 1 N 560
preplace netloc debug_bridge_0_m0_bscan 1 3 1 N 740
preplace netloc zynq_ultra_ps_e_M_AXI_HPM0_LPD 1 1 1 N 440
preplace netloc axi_smc_M03_AXI 1 2 2 N 1000 NJ
preplace netloc axi_smc_M01_AXI 1 2 1 N 1060
preplace netloc axi_smc_M02_AXI 1 2 1 N 740
preplace netloc axi_chip2chip_0_aurora8_USER_DATA_M_AXI_RX 1 3 1 N 160
preplace netloc axi_chip2chip_0_AXIS_TX 1 3 1 N 140
preplace netloc axi_chip2chip_0_aurora8_GT_SERIAL_TX 1 4 1 NJ 60
preplace netloc axi_smc_M04_AXI 1 2 1 1080 240n
levelinfo -pg 1 0 410 940 1390 1860 2060
pagesize -pg 1 -db -bbox -sgen -120 0 2260 1540
",
   "Grouping and No Loops_ScaleFactor":"0.330519",
   "Grouping and No Loops_TopLeft":"-1740,0",
   "Interfaces View_ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/clk_wiz_0_clk_out1:false|/zynq_ultra_ps_e_pl_resetn0:false|/zynq_ultra_ps_e_pl_clk0:false|/clk_wiz_0_clk_out4:false|/clk_wiz_0_clk_out2:false|/clk_wiz_0_clk_out3:false|/rst_ps8_99M_peripheral_aresetn:false|/zynq_ultra_ps_e_pl_clk1:false|/rst_ps8_99M_peripheral_reset:false|/ZYNQTDO_1:false|/axi_chip2chip_0_aurora_reset_pb:false|/axi_chip2chip_0_aurora8_user_clk_out:false|/axi_chip2chip_0_aurora_pma_init_out:false|",
   "Interfaces View_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port GMII -pg 1 -lvl 5 -x 1540 -y 600 -defaultsOSRD
preplace port MDIO -pg 1 -lvl 5 -x 1540 -y 620 -defaultsOSRD
preplace port GT_DIFF_REFCLK -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace port GT_SERIAL_Z2F -pg 1 -lvl 5 -x 1540 -y 260 -defaultsOSRD
preplace port GT_SERIAL_F2Z -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port ZYNQTDI -pg 1 -lvl 5 -x 1540 -y 40 -defaultsOSRD
preplace port ZYNQTCK -pg 1 -lvl 5 -x 1540 -y 20 -defaultsOSRD
preplace port ZYNQTMS -pg 1 -lvl 5 -x 1540 -y 60 -defaultsOSRD
preplace inst zynq_ultra_ps_e -pg 1 -lvl 1 -x 270 -y 540 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 970 -y 70 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1320 -y 70 -defaultsOSRD
preplace inst led -pg 1 -lvl 3 -x 970 -y 500 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 2 -x 670 -y 520 -defaultsOSRD
preplace inst debug_bridge_0 -pg 1 -lvl 3 -x 970 -y 740 -defaultsOSRD
preplace inst debug_bridge_1 -pg 1 -lvl 4 -x 1320 -y 680 -defaultsOSRD
preplace inst JTAG_bridge_XCVU13P -pg 1 -lvl 3 -x 970 -y 600 -defaultsOSRD
preplace inst axi_chip2chip_0 -pg 1 -lvl 3 -x 970 -y 210 -defaultsOSRD
preplace inst axi_chip2chip_0_aurora8 -pg 1 -lvl 4 -x 1320 -y 240 -defaultsOSRD
preplace inst ila_1 -pg 1 -lvl 3 -x 970 -y 320 -defaultsOSRD
preplace netloc axi_smc_M00_AXI 1 2 1 810 70n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 N 60
preplace netloc debug_bridge_0_m0_bscan 1 3 1 1090J 680n
preplace netloc zynq_ultra_ps_e_M_AXI_HPM0_LPD 1 1 1 N 520
preplace netloc zynq_ultra_ps_e_GMII_ENET1 1 1 4 520 410 N 410 1100 600 NJ
preplace netloc axi_smc_M03_AXI 1 2 1 810J 540n
preplace netloc zynq_ultra_ps_e_MDIO_ENET1 1 1 4 530 420 N 420 1090 620 NJ
preplace netloc axi_smc_M01_AXI 1 2 1 NJ 500
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 3 1 N 80
preplace netloc axi_smc_M02_AXI 1 2 1 820J 520n
preplace netloc axi_chip2chip_0_aurora8_USER_DATA_M_AXI_RX 1 2 3 840 380 NJ 380 1520
preplace netloc axi_chip2chip_0_AXIS_TX 1 3 1 N 210
preplace netloc GT_DIFF_REFCLK_1 1 0 4 NJ 120 530 140 NJ 140 1100J
preplace netloc axi_chip2chip_0_aurora8_GT_SERIAL_TX 1 4 1 NJ 260
preplace netloc GT_SERIAL_RX_1 1 0 4 NJ 140 520 390 NJ 390 1100J
preplace netloc axi_smc_M04_AXI 1 2 1 830 200n
levelinfo -pg 1 0 270 670 970 1320 1540
pagesize -pg 1 -db -bbox -sgen -170 0 1700 800
",
   "Interfaces View_ScaleFactor":"0.986585",
   "Interfaces View_TopLeft":"-206,0",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/zynq_ultra_ps_e_pl_clk0:true|/zynq_ultra_ps_e_pl_clk1:true|/clk_wiz_0_clk_out3:true|/ZYNQTDO_1:true|/rst_ps8_99M_peripheral_reset:true|/clk_wiz_0_clk_out1:true|/rst_ps8_99M_peripheral_aresetn:true|/clk_wiz_0_clk_out4:true|/axi_chip2chip_0_aurora_reset_pb:true|/clk_wiz_0_clk_out2:true|/zynq_ultra_ps_e_pl_resetn0:true|/axi_chip2chip_0_aurora8_user_clk_out:true|/axi_chip2chip_0_aurora_pma_init_out:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port GMII -pg 1 -lvl 7 -x 3060 -y 1040 -defaultsOSRD
preplace port MDIO -pg 1 -lvl 7 -x 3060 -y 1420 -defaultsOSRD
preplace port GT_SERIAL_Z2F -pg 1 -lvl 7 -x 3060 -y 420 -defaultsOSRD
preplace port GT_SERIAL_F2Z -pg 1 -lvl 0 -x 0 -y 600 -defaultsOSRD
preplace port GT_DIFF_REFCLK1 -pg 1 -lvl 0 -x 0 -y 580 -defaultsOSRD
preplace port ETH_CLK125 -pg 1 -lvl 7 -x 3060 -y 1100 -defaultsOSRD
preplace port ETH_CLK125_90 -pg 1 -lvl 7 -x 3060 -y 1120 -defaultsOSRD
preplace port ETH_CLK25 -pg 1 -lvl 7 -x 3060 -y 1140 -defaultsOSRD
preplace port ETH_CLK10 -pg 1 -lvl 7 -x 3060 -y 1160 -defaultsOSRD
preplace port ETH_resetn -pg 1 -lvl 7 -x 3060 -y 1180 -defaultsOSRD
preplace port ZYNQTDI -pg 1 -lvl 7 -x 3060 -y 1580 -defaultsOSRD
preplace port ZYNQTDO -pg 1 -lvl 0 -x 0 -y 1620 -defaultsOSRD
preplace port ZYNQTCK -pg 1 -lvl 7 -x 3060 -y 1080 -defaultsOSRD
preplace port ZYNQTMS -pg 1 -lvl 7 -x 3060 -y 1060 -defaultsOSRD
preplace port CFGINIT -pg 1 -lvl 0 -x 0 -y 1660 -defaultsOSRD
preplace port CFGDONE -pg 1 -lvl 0 -x 0 -y 1640 -defaultsOSRD
preplace portBus CFGPROG -pg 1 -lvl 7 -x 3060 -y 1560 -defaultsOSRD
preplace portBus LED -pg 1 -lvl 7 -x 3060 -y 1640 -defaultsOSRD
preplace portBus Si5345_INSEL -pg 1 -lvl 7 -x 3060 -y 240 -defaultsOSRD
preplace inst zynq_ultra_ps_e -pg 1 -lvl 1 -x 410 -y 940 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 63 64 61 65 60 59 62} -defaultsOSRD -pinDir M_AXI_HPM0_LPD right -pinY M_AXI_HPM0_LPD 0R -pinDir GMII_ENET1 right -pinY GMII_ENET1 100R -pinDir MDIO_ENET1 right -pinY MDIO_ENET1 480R -pinDir maxihpm0_lpd_aclk right -pinY maxihpm0_lpd_aclk 500R -pinBusDir emio_enet1_tsu_inc_ctrl left -pinBusY emio_enet1_tsu_inc_ctrl 0L -pinDir emio_enet1_tsu_timer_cmp_val right -pinY emio_enet1_tsu_timer_cmp_val 580R -pinBusDir emio_enet0_enet_tsu_timer_cnt right -pinBusY emio_enet0_enet_tsu_timer_cnt 600R -pinDir emio_enet1_ext_int_in left -pinY emio_enet1_ext_int_in 20L -pinBusDir emio_enet1_dma_bus_width right -pinBusY emio_enet1_dma_bus_width 620R -pinDir pl_resetn0 right -pinY pl_resetn0 540R -pinDir pl_clk0 right -pinY pl_clk0 520R -pinDir pl_clk1 right -pinY pl_clk1 560R
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 1410 -y 760 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 49 48} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir BRAM_PORTA right -pinY BRAM_PORTA 20R -pinDir BRAM_PORTB right -pinY BRAM_PORTB 40R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 20L
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 2030 -y 780 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 0L -pinDir BRAM_PORTB left -pinY BRAM_PORTB 20L -pinDir rsta_busy right -pinY rsta_busy 0R -pinDir rstb_busy right -pinY rstb_busy 20R
preplace inst gpio_led -pg 1 -lvl 3 -x 1410 -y 1160 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 20R -pinDir GPIO.gpio_io_o right -pinY GPIO.gpio_io_o 40R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 20L
preplace inst axi_smc -pg 1 -lvl 2 -x 1000 -y 660 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 76 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 116 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 136 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 40 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 280L -pinDir M00_AXI right -pinY M00_AXI 100R -pinDir M01_AXI right -pinY M01_AXI 260R -pinDir M02_AXI right -pinY M02_AXI 240R -pinDir M03_AXI right -pinY M03_AXI 280R -pinDir M04_AXI right -pinY M04_AXI 0R -pinDir aclk left -pinY aclk 300L -pinDir aresetn right -pinY aresetn 300R
preplace inst rst_ps8_99M -pg 1 -lvl 5 -x 2530 -y 1160 -swap {2 1 3 4 7 5 6 0 8 9} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 40L -pinDir ext_reset_in left -pinY ext_reset_in 20L -pinDir aux_reset_in left -pinY aux_reset_in 60L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 80L -pinDir dcm_locked left -pinY dcm_locked 100L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset left -pinBusY peripheral_reset 0L -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 40R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 160R
preplace inst clk_wiz_0 -pg 1 -lvl 6 -x 2920 -y 1100 -swap {1 0 2 3 4 5 6} -defaultsOSRD -pinDir resetn left -pinY resetn 20L -pinDir clk_in1 left -pinY clk_in1 0L -pinDir clk_out1 right -pinY clk_out1 0R -pinDir clk_out2 right -pinY clk_out2 20R -pinDir clk_out3 right -pinY clk_out3 40R -pinDir clk_out4 right -pinY clk_out4 60R -pinDir locked right -pinY locked 80R
preplace inst debug_bridge_0 -pg 1 -lvl 3 -x 1410 -y 900 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 34 33} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir m0_bscan right -pinY m0_bscan 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 20L
preplace inst debug_bridge_1 -pg 1 -lvl 4 -x 2030 -y 900 -defaultsOSRD -pinDir S_BSCAN left -pinY S_BSCAN 0L -pinDir clk left -pinY clk 20L
preplace inst ila_6bit_counter -pg 1 -lvl 6 -x 2920 -y 1340 -defaultsOSRD -pinDir clk left -pinY clk 0L -pinBusDir probe0 left -pinBusY probe0 20L
preplace inst JTAG_bridge_XCVU13P -pg 1 -lvl 3 -x 1410 -y 1300 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20 24 23 25 22} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 20L -pinDir tap_tdi right -pinY tap_tdi 20R -pinDir tap_tdo left -pinY tap_tdo 60L -pinDir tap_tms right -pinY tap_tms 40R -pinDir tap_tck right -pinY tap_tck 0R
preplace inst counter_0 -pg 1 -lvl 5 -x 2530 -y 1480 -defaultsOSRD -pinDir clk left -pinY clk 0L -pinDir resetn left -pinY resetn 20L -pinBusDir dout right -pinBusY dout 0R
preplace inst heartbeat_0 -pg 1 -lvl 6 -x 2920 -y 1640 -swap {1 0 2 3} -defaultsOSRD -pinDir clk100 left -pinY clk100 20L -pinDir resetn left -pinY resetn 0L -pinBusDir din left -pinBusY din 80L -pinBusDir dout right -pinBusY dout 0R
preplace inst axi_chip2chip_0 -pg 1 -lvl 3 -x 1410 -y 260 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 35 34 33 46 48 36 47 43 41 44 37 45 38 39 40 42} -defaultsOSRD -pinDir s_axi left -pinY s_axi 180L -pinDir AXIS_RX right -pinY AXIS_RX 0R -pinDir AXIS_TX right -pinY AXIS_TX 20R -pinDir s_aclk left -pinY s_aclk 240L -pinDir s_aresetn left -pinY s_aresetn 220L -pinBusDir axi_c2c_m2s_intr_in left -pinBusY axi_c2c_m2s_intr_in 200L -pinBusDir axi_c2c_s2m_intr_out right -pinBusY axi_c2c_s2m_intr_out 220R -pinDir axi_c2c_phy_clk right -pinY axi_c2c_phy_clk 260R -pinDir axi_c2c_aurora_channel_up right -pinY axi_c2c_aurora_channel_up 40R -pinDir aurora_do_cc right -pinY aurora_do_cc 240R -pinDir aurora_pma_init_in right -pinY aurora_pma_init_in 160R -pinDir aurora_init_clk left -pinY aurora_init_clk 260L -pinDir aurora_pma_init_out right -pinY aurora_pma_init_out 180R -pinDir aurora_mmcm_not_locked right -pinY aurora_mmcm_not_locked 60R -pinDir aurora_reset_pb right -pinY aurora_reset_pb 200R -pinDir axi_c2c_config_error_out right -pinY axi_c2c_config_error_out 80R -pinDir axi_c2c_link_status_out right -pinY axi_c2c_link_status_out 100R -pinDir axi_c2c_multi_bit_error_out right -pinY axi_c2c_multi_bit_error_out 120R -pinDir axi_c2c_link_error_out right -pinY axi_c2c_link_error_out 140R
preplace inst ila_axi4 -pg 1 -lvl 2 -x 1000 -y 520 -defaultsOSRD -pinDir SLOT_0_AXI right -pinY SLOT_0_AXI 0R -pinDir clk left -pinY clk 0L
preplace inst aurora_64b66b_0 -pg 1 -lvl 4 -x 2030 -y 280 -swap {4 1 2 3 0 5 6 17 8 9 10 11 12 13 14 15 16 7 18 19 20 21 22 23 24 25 26 27 28 29 31 30 32 35 42 33 34 36 38 37 39 41 40} -defaultsOSRD -pinDir USER_DATA_S_AXIS_TX left -pinY USER_DATA_S_AXIS_TX 20L -pinDir USER_DATA_M_AXIS_RX left -pinY USER_DATA_M_AXIS_RX 0L -pinDir GT_DIFF_REFCLK1 left -pinY GT_DIFF_REFCLK1 300L -pinDir CORE_STATUS right -pinY CORE_STATUS 0R -pinDir CORE_STATUS.channel_up right -pinY CORE_STATUS.channel_up 20R -pinDir CORE_STATUS.gt_pll_lock right -pinY CORE_STATUS.gt_pll_lock 40R -pinDir CORE_STATUS.hard_err right -pinY CORE_STATUS.hard_err 60R -pinDir CORE_STATUS.lane_up right -pinY CORE_STATUS.lane_up 80R -pinDir CORE_STATUS.mmcm_not_locked_out right -pinY CORE_STATUS.mmcm_not_locked_out 100R -pinDir CORE_STATUS.soft_err right -pinY CORE_STATUS.soft_err 120R -pinDir CORE_CONTROL left -pinY CORE_CONTROL 40L -pinDir GT_SERIAL_TX right -pinY GT_SERIAL_TX 140R -pinDir GT_SERIAL_RX left -pinY GT_SERIAL_RX 320L -pinDir QPLL_CONTROL_OUT right -pinY QPLL_CONTROL_OUT 160R -pinDir reset_pb left -pinY reset_pb 360L -pinDir pma_init left -pinY pma_init 340L -pinDir tx_out_clk right -pinY tx_out_clk 180R -pinDir init_clk left -pinY init_clk 400L -pinDir link_reset_out right -pinY link_reset_out 360R -pinDir user_clk_out left -pinY user_clk_out 380L -pinDir sync_clk_out right -pinY sync_clk_out 200R -pinDir gt_qpllclk_quad1_out right -pinY gt_qpllclk_quad1_out 220R -pinDir gt_qpllrefclk_quad1_out right -pinY gt_qpllrefclk_quad1_out 280R -pinDir sys_reset_out right -pinY sys_reset_out 260R -pinDir gt_reset_out right -pinY gt_reset_out 300R -pinDir gt_refclk1_out right -pinY gt_refclk1_out 340R -pinBusDir gt_powergood right -pinBusY gt_powergood 320R
preplace inst xlconcat_0 -pg 1 -lvl 5 -x 2530 -y 80 -swap {8 0 1 2 3 4 5 6 7 9} -defaultsOSRD -pinBusDir In0 left -pinBusY In0 160L -pinBusDir In1 left -pinBusY In1 0L -pinBusDir In2 left -pinBusY In2 20L -pinBusDir In3 left -pinBusY In3 40L -pinBusDir In4 left -pinBusY In4 60L -pinBusDir In5 left -pinBusY In5 80L -pinBusDir In6 left -pinBusY In6 100L -pinBusDir In7 left -pinBusY In7 120L -pinBusDir In8 left -pinBusY In8 140L -pinBusDir dout right -pinBusY dout 280R
preplace inst ila_axi_chip2chip_mas -pg 1 -lvl 6 -x 2920 -y 480 -swap {1 0} -defaultsOSRD -pinDir clk left -pinY clk 340L -pinBusDir probe0 left -pinBusY probe0 0L
preplace inst xlconcat_1 -pg 1 -lvl 5 -x 2530 -y 480 -swap {1 2 0 3 4 5 6 7} -defaultsOSRD -pinBusDir In0 left -pinBusY In0 20L -pinBusDir In1 left -pinBusY In1 40L -pinBusDir In2 left -pinBusY In2 0L -pinBusDir In3 left -pinBusY In3 60L -pinBusDir In4 left -pinBusY In4 100L -pinBusDir In5 left -pinBusY In5 120L -pinBusDir In6 left -pinBusY In6 160L -pinBusDir dout right -pinBusY dout 440R
preplace inst ila_aurora64b66b_mas -pg 1 -lvl 6 -x 2920 -y 920 -swap {1 0} -defaultsOSRD -pinDir clk left -pinY clk 20L -pinBusDir probe0 left -pinBusY probe0 0L
preplace inst Si5345_INSEL -pg 1 -lvl 6 -x 2920 -y 240 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst xlconcat_2 -pg 1 -lvl 5 -x 2530 -y 1600 -defaultsOSRD -pinBusDir In0 left -pinBusY In0 0L -pinBusDir In1 left -pinBusY In1 40L -pinBusDir In2 left -pinBusY In2 60L -pinBusDir dout right -pinBusY dout 0R
preplace inst ila_CFG -pg 1 -lvl 6 -x 2920 -y 1480 -defaultsOSRD -pinDir clk left -pinY clk 0L -pinBusDir probe0 left -pinBusY probe0 20L
preplace netloc zynq_ultra_ps_e_pl_clk0 1 1 5 800 1020 1200 1100 1800 1100 2240 1380 2780
preplace netloc zynq_ultra_ps_e_pl_resetn0 1 1 5 820J 1060 NJ 1060 NJ 1060 2260 1100 2720
preplace netloc rst_ps8_99M_peripheral_aresetn 1 2 5 1180 1440 1720 1400 2300 1400 2720 1560 NJ
preplace netloc zynq_ultra_ps_e_pl_clk1 1 1 5 840J 1080 NJ 1080 NJ 1080 NJ 1080 2800
preplace netloc clk_wiz_0_clk_out1 1 6 1 NJ 1100
preplace netloc clk_wiz_0_clk_out2 1 6 1 NJ 1120
preplace netloc clk_wiz_0_clk_out3 1 6 1 NJ 1140
preplace netloc clk_wiz_0_clk_out4 1 6 1 NJ 1160
preplace netloc clk_wiz_0_locked 1 6 1 NJ 1180
preplace netloc rst_ps8_99M_peripheral_reset 1 3 2 1740 180 2320
preplace netloc ZYNQTDO_1 1 0 3 NJ 1620 860J 1360 NJ
preplace netloc debug_bridge_2_tap_tdi 1 3 4 1760 1120 2280J 980 2760J 1580 NJ
preplace netloc debug_bridge_2_tap_tck 1 3 4 1700 1020 NJ 1020 2740J 1240 3040J
preplace netloc debug_bridge_2_tap_tms 1 3 4 1800 1140 2300J 1000 NJ 1000 3040J
preplace netloc led_gpio_io_o 1 3 3 1620 1720 NJ 1720 NJ
preplace netloc heartbeat_0_dout 1 6 1 NJ 1640
preplace netloc Net 1 5 1 2740 1360n
preplace netloc axi_chip2chip_0_aurora_reset_pb 1 3 2 1820 220 NJ
preplace netloc aurora_64b66b_0_channel_up 1 3 2 1620 60 2340
preplace netloc aurora_64b66b_0_mmcm_not_locked_out 1 3 2 1640 80 2240
preplace netloc aurora_64b66b_0_user_clk_out 1 3 1 1700 520n
preplace netloc axi_chip2chip_0_aurora_pma_init_out 1 3 2 1800 200 NJ
preplace netloc axi_chip2chip_0_axi_c2c_config_error_out 1 3 2 1660 100 NJ
preplace netloc axi_chip2chip_0_axi_c2c_link_status_out 1 3 2 1680 120 NJ
preplace netloc axi_chip2chip_0_axi_c2c_multi_bit_error_out 1 3 2 1700 140 NJ
preplace netloc axi_chip2chip_0_axi_c2c_link_error_out 1 3 2 1720 160 NJ
preplace netloc xlconcat_0_dout 1 5 1 2800 360n
preplace netloc aurora_64b66b_0_gt_pll_lock 1 4 1 2280 320n
preplace netloc aurora_64b66b_0_lane_up 1 4 1 2260 360n
preplace netloc aurora_64b66b_0_sys_reset_out 1 4 1 N 540
preplace netloc aurora_64b66b_0_gt_reset_out 1 4 1 N 580
preplace netloc aurora_64b66b_0_gt_powergood 1 4 1 N 600
preplace netloc aurora_64b66b_0_link_reset_out 1 4 1 N 640
preplace netloc xlconcat_1_dout 1 5 1 N 920
preplace netloc Si5345_INSEL_dout 1 6 1 NJ 240
preplace netloc CFGINIT_1 1 0 5 NJ 1660 NJ 1660 NJ 1660 NJ 1660 NJ
preplace netloc CFGDONE_1 1 0 5 NJ 1640 NJ 1640 NJ 1640 NJ 1640 NJ
preplace netloc xlconcat_2_dout 1 5 1 2800 1500n
preplace netloc aurora_64b66b_0_GT_SERIAL_TX 1 4 3 NJ 420 NJ 420 NJ
preplace netloc axi_chip2chip_0_AXIS_TX 1 3 1 1760 280n
preplace netloc axi_smc_M02_AXI 1 2 1 N 900
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 3 1 N 800
preplace netloc axi_smc_M01_AXI 1 2 1 1160 920n
preplace netloc zynq_ultra_ps_e_MDIO_ENET1 1 1 6 NJ 1420 NJ 1420 NJ 1420 NJ 1420 NJ 1420 NJ
preplace netloc debug_bridge_0_m0_bscan 1 3 1 N 900
preplace netloc axi_smc_M00_AXI 1 2 1 N 760
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 N 780
preplace netloc axi_smc_M03_AXI 1 2 1 1140 940n
preplace netloc axi_smc_M04_AXI 1 2 1 1160 440n
preplace netloc zynq_ultra_ps_e_GMII_ENET1 1 1 6 NJ 1040 NJ 1040 NJ 1040 NJ 1040 NJ 1040 NJ
preplace netloc zynq_ultra_ps_e_M_AXI_HPM0_LPD 1 1 1 N 940
preplace netloc GT_SERIAL_F2Z_1 1 0 4 NJ 600 NJ 600 NJ 600 NJ
preplace netloc aurora_64b66b_0_USER_DATA_M_AXIS_RX 1 3 1 1780 260n
preplace netloc GT_DIFF_REFCLK1_1 1 0 4 NJ 580 NJ 580 NJ 580 N
levelinfo -pg 1 0 410 1000 1410 2030 2530 2920 3060
pagesize -pg 1 -db -bbox -sgen -180 0 3250 1780
",
   "No Loops_PinnedBlocks":"/axi_chip2chip_0|",
   "No Loops_ScaleFactor":"0.322472",
   "No Loops_TopLeft":"-338,0",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/clk_wiz_0_clk_out1:true|/zynq_ultra_ps_e_pl_resetn0:true|/zynq_ultra_ps_e_pl_clk0:true|/clk_wiz_0_clk_out4:true|/clk_wiz_0_clk_out2:true|/clk_wiz_0_clk_out3:true|/rst_ps8_99M_peripheral_aresetn:true|/zynq_ultra_ps_e_pl_clk1:true|/rst_ps8_99M_peripheral_reset:true|/ZYNQTDO_1:true|/axi_chip2chip_0_aurora_reset_pb:true|/axi_chip2chip_0_aurora8_user_clk_out:true|/axi_chip2chip_0_aurora_pma_init_out:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port GMII -pg 1 -lvl 5 -x 1860 -y 740 -defaultsOSRD
preplace port MDIO -pg 1 -lvl 5 -x 1860 -y 760 -defaultsOSRD
preplace port ETH_CLK125 -pg 1 -lvl 5 -x 1860 -y 500 -defaultsOSRD
preplace port ETH_CLK125_90 -pg 1 -lvl 5 -x 1860 -y 520 -defaultsOSRD
preplace port ETH_CLK25 -pg 1 -lvl 5 -x 1860 -y 540 -defaultsOSRD
preplace port ETH_CLK10 -pg 1 -lvl 5 -x 1860 -y 560 -defaultsOSRD
preplace port ETH_resetn -pg 1 -lvl 5 -x 1860 -y 580 -defaultsOSRD
preplace port ZYNQTDI -pg 1 -lvl 5 -x 1860 -y 820 -defaultsOSRD
preplace port ZYNQTDO -pg 1 -lvl 0 -x 0 -y 940 -defaultsOSRD
preplace port ZYNQTCK -pg 1 -lvl 5 -x 1860 -y 860 -defaultsOSRD
preplace port ZYNQTMS -pg 1 -lvl 5 -x 1860 -y 840 -defaultsOSRD
preplace portBus peripheral_reset -pg 1 -lvl 5 -x 1860 -y 640 -defaultsOSRD
preplace portBus LED_N_tri_o -pg 1 -lvl 5 -x 1860 -y 360 -defaultsOSRD
preplace inst zynq_ultra_ps_e -pg 1 -lvl 1 -x 410 -y 560 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 61 57 62 64 58 65 59 63 60} -defaultsOSRD -pinY M_AXI_HPM0_LPD 0R -pinY GMII_ENET1 180R -pinY MDIO_ENET1 200R -pinY maxihpm0_lpd_aclk 320L -pinBusY emio_enet1_tsu_inc_ctrl 0L -pinY emio_enet1_tsu_timer_cmp_val 260R -pinBusY emio_enet0_enet_tsu_timer_cnt 300R -pinY emio_enet1_ext_int_in 20L -pinBusY emio_enet1_dma_bus_width 320R -pinY pl_resetn0 220R -pinY pl_clk0 280R -pinY pl_clk1 240R
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 1380 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 49 48} -defaultsOSRD -pinY S_AXI 0L -pinY BRAM_PORTA 0R -pinY BRAM_PORTB 20R -pinY s_axi_aclk 40L -pinY s_axi_aresetn 20L
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1710 -y 60 -defaultsOSRD -pinY BRAM_PORTA 0L -pinY BRAM_PORTB 20L -pinY rsta_busy 0R -pinY rstb_busy 20R
preplace inst led -pg 1 -lvl 3 -x 1380 -y 360 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20} -defaultsOSRD -pinY S_AXI 0L -pinY GPIO 0R -pinY GPIO.gpio_io_o 20R -pinY s_axi_aclk 40L -pinY s_axi_aresetn 20L
preplace inst axi_smc -pg 1 -lvl 2 -x 1000 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 96 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 76 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 137 136} -defaultsOSRD -pinY S00_AXI 500L -pinY M00_AXI 0R -pinY M01_AXI 300R -pinY M02_AXI 140R -pinY M03_AXI 540R -pinY aclk 540L -pinY aresetn 520L
preplace inst rst_ps8_99M -pg 1 -lvl 3 -x 1380 -y 580 -swap {3 4 0 1 2 6 7 8 9 5} -defaultsOSRD -pinY slowest_sync_clk 60L -pinY ext_reset_in 80L -pinY aux_reset_in 0L -pinY mb_debug_sys_rst 20L -pinY dcm_locked 40L -pinY mb_reset 20R -pinBusY bus_struct_reset 40R -pinBusY peripheral_reset 60R -pinBusY interconnect_aresetn 80R -pinBusY peripheral_aresetn 0R
preplace inst clk_wiz_0 -pg 1 -lvl 4 -x 1710 -y 500 -defaultsOSRD -pinY resetn 20L -pinY clk_in1 80L -pinY clk_out1 0R -pinY clk_out2 20R -pinY clk_out3 40R -pinY clk_out4 60R -pinY locked 80R
preplace inst debug_bridge_0 -pg 1 -lvl 3 -x 1380 -y 200 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 34 33} -defaultsOSRD -pinY S_AXI 0L -pinY m0_bscan 40R -pinY s_axi_aclk 40L -pinY s_axi_aresetn 20L
preplace inst debug_bridge_1 -pg 1 -lvl 4 -x 1710 -y 240 -defaultsOSRD -pinY S_BSCAN 0L -pinY clk 20L
preplace inst ila_0 -pg 1 -lvl 1 -x 410 -y 1020 -defaultsOSRD -pinY clk 0L -pinBusY probe0 20L
preplace inst JTAG_bridge_XCVU13P -pg 1 -lvl 3 -x 1380 -y 820 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20 22 23 24 25} -defaultsOSRD -pinY S_AXI 0L -pinY s_axi_aclk 40L -pinY s_axi_aresetn 20L -pinY tap_tdi 0R -pinY tap_tdo 120L -pinY tap_tms 20R -pinY tap_tck 40R
preplace inst heartbeat_0 -pg 1 -lvl 4 -x 1710 -y 360 -swap {0 2 1 3} -defaultsOSRD -pinY clk100 0L -pinY resetn 40L -pinBusY din 20L -pinBusY dout 0R
preplace inst counter_0 -pg 1 -lvl 2 -x 1000 -y 1000 -defaultsOSRD -pinY clk100 0L -pinY resetn 20L -pinBusY dout 100L
preplace netloc zynq_ultra_ps_e_pl_clk0 1 0 4 20 960 820 680 1180 300 1560
preplace netloc zynq_ultra_ps_e_pl_resetn0 1 1 3 800 700 1200 520 N
preplace netloc rst_ps8_99M_peripheral_aresetn 1 1 3 860 660 1160 460 1560
preplace netloc zynq_ultra_ps_e_pl_clk1 1 1 3 840J 720 NJ 720 1580
preplace netloc clk_wiz_0_clk_out1 1 4 1 NJ 500
preplace netloc clk_wiz_0_clk_out2 1 4 1 NJ 520
preplace netloc clk_wiz_0_clk_out3 1 4 1 NJ 540
preplace netloc clk_wiz_0_clk_out4 1 4 1 NJ 560
preplace netloc clk_wiz_0_locked 1 4 1 NJ 580
preplace netloc rst_ps8_99M_peripheral_reset 1 3 2 NJ 640 NJ
preplace netloc ZYNQTDO_1 1 0 3 NJ 940 NJ 940 NJ
preplace netloc debug_bridge_2_tap_tdi 1 3 2 NJ 820 NJ
preplace netloc debug_bridge_2_tap_tck 1 3 2 NJ 860 NJ
preplace netloc debug_bridge_2_tap_tms 1 3 2 NJ 840 NJ
preplace netloc led_gpio_io_o 1 3 1 N 380
preplace netloc heartbeat_0_dout 1 4 1 NJ 360
preplace netloc Net 1 0 2 20 1100 NJ
preplace netloc axi_smc_M02_AXI 1 2 1 N 200
preplace netloc axi_smc_M00_AXI 1 2 1 N 60
preplace netloc axi_smc_M01_AXI 1 2 1 N 360
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 3 1 N 80
preplace netloc zynq_ultra_ps_e_MDIO_ENET1 1 1 4 NJ 760 NJ 760 NJ 760 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 N 60
preplace netloc debug_bridge_0_m0_bscan 1 3 1 N 240
preplace netloc zynq_ultra_ps_e_M_AXI_HPM0_LPD 1 1 1 N 560
preplace netloc zynq_ultra_ps_e_GMII_ENET1 1 1 4 NJ 740 NJ 740 NJ 740 NJ
preplace netloc axi_smc_M03_AXI 1 2 1 1140 600n
levelinfo -pg 1 0 410 1000 1380 1710 1860
pagesize -pg 1 -db -bbox -sgen -120 0 2060 1160
",
   "Reduced Jogs_ScaleFactor":"0.351034",
   "Reduced Jogs_TopLeft":"-1419,0",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port GMII -pg 1 -lvl 5 -x 2090 -y 720 -defaultsOSRD
preplace port MDIO -pg 1 -lvl 5 -x 2090 -y 860 -defaultsOSRD
preplace port GT_DIFF_REFCLK -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace port GT_SERIAL_Z2F -pg 1 -lvl 5 -x 2090 -y 150 -defaultsOSRD
preplace port GT_SERIAL_F2Z -pg 1 -lvl 0 -x 0 -y 350 -defaultsOSRD
preplace port ETH_CLK125 -pg 1 -lvl 5 -x 2090 -y 440 -defaultsOSRD
preplace port ETH_CLK125_90 -pg 1 -lvl 5 -x 2090 -y 460 -defaultsOSRD
preplace port ETH_CLK25 -pg 1 -lvl 5 -x 2090 -y 480 -defaultsOSRD
preplace port ETH_CLK10 -pg 1 -lvl 5 -x 2090 -y 500 -defaultsOSRD
preplace port ETH_resetn -pg 1 -lvl 5 -x 2090 -y 520 -defaultsOSRD
preplace port ZYNQTDI -pg 1 -lvl 5 -x 2090 -y 1210 -defaultsOSRD
preplace port ZYNQTDO -pg 1 -lvl 0 -x 0 -y 1400 -defaultsOSRD
preplace port ZYNQTCK -pg 1 -lvl 5 -x 2090 -y 1250 -defaultsOSRD
preplace port ZYNQTMS -pg 1 -lvl 5 -x 2090 -y 1230 -defaultsOSRD
preplace portBus peripheral_reset -pg 1 -lvl 5 -x 2090 -y 1320 -defaultsOSRD
preplace portBus LED_N_tri_o -pg 1 -lvl 5 -x 2090 -y 1080 -defaultsOSRD
preplace inst zynq_ultra_ps_e -pg 1 -lvl 1 -x 410 -y 780 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 1400 -y 630 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 49 48} -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1850 -y 630 -defaultsOSRD
preplace inst led -pg 1 -lvl 3 -x 1400 -y 1080 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 2 -x 960 -y 920 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 76 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 116 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 136 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 40 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173} -defaultsOSRD
preplace inst rst_ps8_99M -pg 1 -lvl 3 -x 1400 -y 1300 -swap {0 1 2 3 4 6 7 8 9 5} -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 4 -x 1850 -y 480 -swap {1 0 2 3 4 5 6} -defaultsOSRD
preplace inst debug_bridge_0 -pg 1 -lvl 3 -x 1400 -y 940 -defaultsOSRD
preplace inst debug_bridge_1 -pg 1 -lvl 4 -x 1850 -y 950 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 3 -x 1400 -y 1470 -defaultsOSRD
preplace inst JTAG_bridge_XCVU13P -pg 1 -lvl 4 -x 1850 -y 1230 -defaultsOSRD
preplace inst counter_0 -pg 1 -lvl 2 -x 960 -y 1090 -defaultsOSRD
preplace inst heartbeat_0 -pg 1 -lvl 4 -x 1850 -y 1080 -swap {0 2 1 3} -defaultsOSRD
preplace inst axi_chip2chip_0 -pg 1 -lvl 3 -x 1400 -y 200 -defaultsOSRD
preplace inst axi_chip2chip_0_aurora8 -pg 1 -lvl 4 -x 1850 -y 180 -defaultsOSRD
preplace inst ila_1 -pg 1 -lvl 3 -x 1400 -y 790 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_pl_clk0 1 0 4 20 920 800 1160 1120 1160 1630
preplace netloc zynq_ultra_ps_e_pl_resetn0 1 1 3 800J 810 1170 710 1630J
preplace netloc rst_ps8_99M_peripheral_aresetn 1 1 3 810 1020 1150 1170 1640
preplace netloc zynq_ultra_ps_e_pl_clk1 1 1 3 820J 820 1110 390 1640
preplace netloc clk_wiz_0_clk_out1 1 4 1 NJ 440
preplace netloc clk_wiz_0_clk_out2 1 4 1 NJ 460
preplace netloc clk_wiz_0_clk_out3 1 4 1 NJ 480
preplace netloc clk_wiz_0_clk_out4 1 4 1 NJ 500
preplace netloc clk_wiz_0_locked 1 4 1 NJ 520
preplace netloc rst_ps8_99M_peripheral_reset 1 3 2 NJ 1320 NJ
preplace netloc ZYNQTDO_1 1 0 4 NJ 1400 NJ 1400 NJ 1400 1650J
preplace netloc debug_bridge_2_tap_tdi 1 4 1 NJ 1210
preplace netloc debug_bridge_2_tap_tck 1 4 1 NJ 1250
preplace netloc debug_bridge_2_tap_tms 1 4 1 NJ 1230
preplace netloc led_gpio_io_o 1 3 1 1620 1080n
preplace netloc heartbeat_0_dout 1 4 1 NJ 1080
preplace netloc Net 1 2 1 1100 1090n
preplace netloc axi_chip2chip_0_aurora8_user_clk_out 1 2 3 1160 360 NJ 360 2050
preplace netloc axi_chip2chip_0_aurora_reset_pb 1 3 1 N 200
preplace netloc axi_chip2chip_0_aurora8_channel_up 1 2 3 1170 370 NJ 370 2070
preplace netloc axi_chip2chip_0_aurora8_pll_not_locked_out 1 2 3 1180 380 NJ 380 2060
preplace netloc axi_chip2chip_0_aurora_pma_init_out 1 3 1 1620 180n
preplace netloc zynq_ultra_ps_e_M_AXI_HPM0_LPD 1 1 1 810 700n
preplace netloc axi_smc_M04_AXI 1 2 1 1100 110n
preplace netloc debug_bridge_0_m0_bscan 1 3 1 N 940
preplace netloc axi_smc_M00_AXI 1 2 1 1130 610n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 N 620
preplace netloc zynq_ultra_ps_e_GMII_ENET1 1 1 4 NJ 720 NJ 720 NJ 720 NJ
preplace netloc axi_smc_M03_AXI 1 2 2 1110 1200 NJ
preplace netloc zynq_ultra_ps_e_MDIO_ENET1 1 1 4 NJ 740 1140J 860 NJ 860 NJ
preplace netloc axi_smc_M01_AXI 1 2 1 1100 940n
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 3 1 N 640
preplace netloc axi_smc_M02_AXI 1 2 1 N 920
preplace netloc axi_chip2chip_0_AXIS_TX 1 3 1 N 120
preplace netloc GT_SERIAL_RX_1 1 0 4 NJ 350 NJ 350 NJ 350 1630J
preplace netloc axi_chip2chip_0_aurora8_GT_SERIAL_TX 1 4 1 NJ 150
preplace netloc GT_DIFF_REFCLK_1 1 0 4 NJ 50 NJ 50 NJ 50 1620J
preplace netloc axi_chip2chip_0_aurora8_USER_DATA_M_AXI_RX 1 2 3 1180 10 NJ 10 2070
levelinfo -pg 1 0 410 960 1400 1850 2090
pagesize -pg 1 -db -bbox -sgen -170 0 2290 1540
"
}
{
   "da_axi4_cnt":"10",
   "da_axi_chip2chip_cnt":"1",
   "da_board_cnt":"6",
   "da_bram_cntlr_cnt":"4",
   "da_clkrst_cnt":"2"
}
