Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jun 19 09:36:36 2018
| Host         : PC-201805041311 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file key_debounce_timing_summary_routed.rpt -rpx key_debounce_timing_summary_routed.rpx -warn_on_violation
| Design       : key_debounce
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.606        0.000                      0                   76        0.168        0.000                      0                   76        2.000        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk_p  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p           1.606        0.000                      0                   76        0.168        0.000                      0                   76        2.000        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        1.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 ax_debounce_m0/DFF2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.695ns (21.741%)  route 2.502ns (78.259%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 8.852 - 5.000 ) 
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          1.442     4.092    ax_debounce_m0/CLK
    SLICE_X1Y108         FDCE                                         r  ax_debounce_m0/DFF2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.348     4.440 r  ax_debounce_m0/DFF2_reg/Q
                         net (fo=34, routed)          1.071     5.511    ax_debounce_m0/DFF2
    SLICE_X2Y112         LUT6 (Prop_lut6_I3_O)        0.242     5.753 r  ax_debounce_m0/q_reg[31]_i_8/O
                         net (fo=1, routed)           0.903     6.655    ax_debounce_m0/q_reg[31]_i_8_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.105     6.760 r  ax_debounce_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.529     7.289    ax_debounce_m0/q_reg[31]_i_1_n_0
    SLICE_X2Y105         FDCE                                         r  ax_debounce_m0/q_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          1.333     8.852    ax_debounce_m0/CLK
    SLICE_X2Y105         FDCE                                         r  ax_debounce_m0/q_reg_reg[0]/C
                         clock pessimism              0.214     9.066    
                         clock uncertainty           -0.035     9.031    
    SLICE_X2Y105         FDCE (Setup_fdce_C_CE)      -0.136     8.895    ax_debounce_m0/q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 ax_debounce_m0/DFF2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.695ns (21.741%)  route 2.502ns (78.259%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 8.852 - 5.000 ) 
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          1.442     4.092    ax_debounce_m0/CLK
    SLICE_X1Y108         FDCE                                         r  ax_debounce_m0/DFF2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.348     4.440 r  ax_debounce_m0/DFF2_reg/Q
                         net (fo=34, routed)          1.071     5.511    ax_debounce_m0/DFF2
    SLICE_X2Y112         LUT6 (Prop_lut6_I3_O)        0.242     5.753 r  ax_debounce_m0/q_reg[31]_i_8/O
                         net (fo=1, routed)           0.903     6.655    ax_debounce_m0/q_reg[31]_i_8_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.105     6.760 r  ax_debounce_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.529     7.289    ax_debounce_m0/q_reg[31]_i_1_n_0
    SLICE_X2Y105         FDCE                                         r  ax_debounce_m0/q_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          1.333     8.852    ax_debounce_m0/CLK
    SLICE_X2Y105         FDCE                                         r  ax_debounce_m0/q_reg_reg[1]/C
                         clock pessimism              0.214     9.066    
                         clock uncertainty           -0.035     9.031    
    SLICE_X2Y105         FDCE (Setup_fdce_C_CE)      -0.136     8.895    ax_debounce_m0/q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 ax_debounce_m0/DFF2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.695ns (21.741%)  route 2.502ns (78.259%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 8.852 - 5.000 ) 
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          1.442     4.092    ax_debounce_m0/CLK
    SLICE_X1Y108         FDCE                                         r  ax_debounce_m0/DFF2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.348     4.440 r  ax_debounce_m0/DFF2_reg/Q
                         net (fo=34, routed)          1.071     5.511    ax_debounce_m0/DFF2
    SLICE_X2Y112         LUT6 (Prop_lut6_I3_O)        0.242     5.753 r  ax_debounce_m0/q_reg[31]_i_8/O
                         net (fo=1, routed)           0.903     6.655    ax_debounce_m0/q_reg[31]_i_8_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.105     6.760 r  ax_debounce_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.529     7.289    ax_debounce_m0/q_reg[31]_i_1_n_0
    SLICE_X2Y105         FDCE                                         r  ax_debounce_m0/q_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          1.333     8.852    ax_debounce_m0/CLK
    SLICE_X2Y105         FDCE                                         r  ax_debounce_m0/q_reg_reg[2]/C
                         clock pessimism              0.214     9.066    
                         clock uncertainty           -0.035     9.031    
    SLICE_X2Y105         FDCE (Setup_fdce_C_CE)      -0.136     8.895    ax_debounce_m0/q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 ax_debounce_m0/DFF2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.695ns (21.741%)  route 2.502ns (78.259%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 8.852 - 5.000 ) 
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          1.442     4.092    ax_debounce_m0/CLK
    SLICE_X1Y108         FDCE                                         r  ax_debounce_m0/DFF2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.348     4.440 r  ax_debounce_m0/DFF2_reg/Q
                         net (fo=34, routed)          1.071     5.511    ax_debounce_m0/DFF2
    SLICE_X2Y112         LUT6 (Prop_lut6_I3_O)        0.242     5.753 r  ax_debounce_m0/q_reg[31]_i_8/O
                         net (fo=1, routed)           0.903     6.655    ax_debounce_m0/q_reg[31]_i_8_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.105     6.760 r  ax_debounce_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.529     7.289    ax_debounce_m0/q_reg[31]_i_1_n_0
    SLICE_X2Y105         FDCE                                         r  ax_debounce_m0/q_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          1.333     8.852    ax_debounce_m0/CLK
    SLICE_X2Y105         FDCE                                         r  ax_debounce_m0/q_reg_reg[3]/C
                         clock pessimism              0.214     9.066    
                         clock uncertainty           -0.035     9.031    
    SLICE_X2Y105         FDCE (Setup_fdce_C_CE)      -0.136     8.895    ax_debounce_m0/q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 ax_debounce_m0/DFF2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.695ns (21.757%)  route 2.499ns (78.243%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 8.852 - 5.000 ) 
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          1.442     4.092    ax_debounce_m0/CLK
    SLICE_X1Y108         FDCE                                         r  ax_debounce_m0/DFF2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.348     4.440 r  ax_debounce_m0/DFF2_reg/Q
                         net (fo=34, routed)          1.071     5.511    ax_debounce_m0/DFF2
    SLICE_X2Y112         LUT6 (Prop_lut6_I3_O)        0.242     5.753 r  ax_debounce_m0/q_reg[31]_i_8/O
                         net (fo=1, routed)           0.903     6.655    ax_debounce_m0/q_reg[31]_i_8_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.105     6.760 r  ax_debounce_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.526     7.286    ax_debounce_m0/q_reg[31]_i_1_n_0
    SLICE_X2Y106         FDCE                                         r  ax_debounce_m0/q_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          1.333     8.852    ax_debounce_m0/CLK
    SLICE_X2Y106         FDCE                                         r  ax_debounce_m0/q_reg_reg[4]/C
                         clock pessimism              0.214     9.066    
                         clock uncertainty           -0.035     9.031    
    SLICE_X2Y106         FDCE (Setup_fdce_C_CE)      -0.136     8.895    ax_debounce_m0/q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 ax_debounce_m0/DFF2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.695ns (21.757%)  route 2.499ns (78.243%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 8.852 - 5.000 ) 
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          1.442     4.092    ax_debounce_m0/CLK
    SLICE_X1Y108         FDCE                                         r  ax_debounce_m0/DFF2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.348     4.440 r  ax_debounce_m0/DFF2_reg/Q
                         net (fo=34, routed)          1.071     5.511    ax_debounce_m0/DFF2
    SLICE_X2Y112         LUT6 (Prop_lut6_I3_O)        0.242     5.753 r  ax_debounce_m0/q_reg[31]_i_8/O
                         net (fo=1, routed)           0.903     6.655    ax_debounce_m0/q_reg[31]_i_8_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.105     6.760 r  ax_debounce_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.526     7.286    ax_debounce_m0/q_reg[31]_i_1_n_0
    SLICE_X2Y106         FDCE                                         r  ax_debounce_m0/q_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          1.333     8.852    ax_debounce_m0/CLK
    SLICE_X2Y106         FDCE                                         r  ax_debounce_m0/q_reg_reg[5]/C
                         clock pessimism              0.214     9.066    
                         clock uncertainty           -0.035     9.031    
    SLICE_X2Y106         FDCE (Setup_fdce_C_CE)      -0.136     8.895    ax_debounce_m0/q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 ax_debounce_m0/DFF2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.695ns (21.757%)  route 2.499ns (78.243%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 8.852 - 5.000 ) 
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          1.442     4.092    ax_debounce_m0/CLK
    SLICE_X1Y108         FDCE                                         r  ax_debounce_m0/DFF2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.348     4.440 r  ax_debounce_m0/DFF2_reg/Q
                         net (fo=34, routed)          1.071     5.511    ax_debounce_m0/DFF2
    SLICE_X2Y112         LUT6 (Prop_lut6_I3_O)        0.242     5.753 r  ax_debounce_m0/q_reg[31]_i_8/O
                         net (fo=1, routed)           0.903     6.655    ax_debounce_m0/q_reg[31]_i_8_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.105     6.760 r  ax_debounce_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.526     7.286    ax_debounce_m0/q_reg[31]_i_1_n_0
    SLICE_X2Y106         FDCE                                         r  ax_debounce_m0/q_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          1.333     8.852    ax_debounce_m0/CLK
    SLICE_X2Y106         FDCE                                         r  ax_debounce_m0/q_reg_reg[6]/C
                         clock pessimism              0.214     9.066    
                         clock uncertainty           -0.035     9.031    
    SLICE_X2Y106         FDCE (Setup_fdce_C_CE)      -0.136     8.895    ax_debounce_m0/q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 ax_debounce_m0/DFF2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.695ns (21.757%)  route 2.499ns (78.243%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 8.852 - 5.000 ) 
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          1.442     4.092    ax_debounce_m0/CLK
    SLICE_X1Y108         FDCE                                         r  ax_debounce_m0/DFF2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.348     4.440 r  ax_debounce_m0/DFF2_reg/Q
                         net (fo=34, routed)          1.071     5.511    ax_debounce_m0/DFF2
    SLICE_X2Y112         LUT6 (Prop_lut6_I3_O)        0.242     5.753 r  ax_debounce_m0/q_reg[31]_i_8/O
                         net (fo=1, routed)           0.903     6.655    ax_debounce_m0/q_reg[31]_i_8_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.105     6.760 r  ax_debounce_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.526     7.286    ax_debounce_m0/q_reg[31]_i_1_n_0
    SLICE_X2Y106         FDCE                                         r  ax_debounce_m0/q_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          1.333     8.852    ax_debounce_m0/CLK
    SLICE_X2Y106         FDCE                                         r  ax_debounce_m0/q_reg_reg[7]/C
                         clock pessimism              0.214     9.066    
                         clock uncertainty           -0.035     9.031    
    SLICE_X2Y106         FDCE (Setup_fdce_C_CE)      -0.136     8.895    ax_debounce_m0/q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 ax_debounce_m0/q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 2.186ns (64.353%)  route 1.211ns (35.647%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 8.849 - 5.000 ) 
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          1.444     4.094    ax_debounce_m0/CLK
    SLICE_X2Y105         FDCE                                         r  ax_debounce_m0/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDCE (Prop_fdce_C_Q)         0.398     4.492 r  ax_debounce_m0/q_reg_reg[1]/Q
                         net (fo=3, routed)           0.539     5.031    ax_debounce_m0/q_reg[1]
    SLICE_X3Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.672     5.703 r  ax_debounce_m0/q_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.703    ax_debounce_m0/q_next0_carry_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.801 r  ax_debounce_m0/q_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    ax_debounce_m0/q_next0_carry__0_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.899 r  ax_debounce_m0/q_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.899    ax_debounce_m0/q_next0_carry__1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.997 r  ax_debounce_m0/q_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.997    ax_debounce_m0/q_next0_carry__2_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.095 r  ax_debounce_m0/q_next0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.095    ax_debounce_m0/q_next0_carry__3_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.193 r  ax_debounce_m0/q_next0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.193    ax_debounce_m0/q_next0_carry__4_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.291 r  ax_debounce_m0/q_next0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.291    ax_debounce_m0/q_next0_carry__5_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.556 r  ax_debounce_m0/q_next0_carry__6/O[1]
                         net (fo=1, routed)           0.672     7.228    ax_debounce_m0/q_next0[30]
    SLICE_X2Y111         LUT3 (Prop_lut3_I0_O)        0.263     7.491 r  ax_debounce_m0/q_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     7.491    ax_debounce_m0/q_reg[30]_i_1_n_0
    SLICE_X2Y111         FDCE                                         r  ax_debounce_m0/q_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          1.330     8.849    ax_debounce_m0/CLK
    SLICE_X2Y111         FDCE                                         r  ax_debounce_m0/q_reg_reg[30]/C
                         clock pessimism              0.214     9.063    
                         clock uncertainty           -0.035     9.028    
    SLICE_X2Y111         FDCE (Setup_fdce_C_D)        0.106     9.134    ax_debounce_m0/q_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.683ns  (required time - arrival time)
  Source:                 ax_debounce_m0/q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 2.003ns (60.296%)  route 1.319ns (39.704%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 8.851 - 5.000 ) 
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          1.444     4.094    ax_debounce_m0/CLK
    SLICE_X2Y105         FDCE                                         r  ax_debounce_m0/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDCE (Prop_fdce_C_Q)         0.398     4.492 r  ax_debounce_m0/q_reg_reg[1]/Q
                         net (fo=3, routed)           0.539     5.031    ax_debounce_m0/q_reg[1]
    SLICE_X3Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.672     5.703 r  ax_debounce_m0/q_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.703    ax_debounce_m0/q_next0_carry_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.801 r  ax_debounce_m0/q_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.801    ax_debounce_m0/q_next0_carry__0_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.899 r  ax_debounce_m0/q_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.899    ax_debounce_m0/q_next0_carry__1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.997 r  ax_debounce_m0/q_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.997    ax_debounce_m0/q_next0_carry__2_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.095 r  ax_debounce_m0/q_next0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.095    ax_debounce_m0/q_next0_carry__3_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.193 r  ax_debounce_m0/q_next0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.193    ax_debounce_m0/q_next0_carry__4_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.373 r  ax_debounce_m0/q_next0_carry__5/O[0]
                         net (fo=1, routed)           0.780     7.153    ax_debounce_m0/q_next0[25]
    SLICE_X1Y109         LUT3 (Prop_lut3_I0_O)        0.263     7.416 r  ax_debounce_m0/q_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     7.416    ax_debounce_m0/q_reg[25]_i_1_n_0
    SLICE_X1Y109         FDCE                                         r  ax_debounce_m0/q_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          1.332     8.851    ax_debounce_m0/CLK
    SLICE_X1Y109         FDCE                                         r  ax_debounce_m0/q_reg_reg[25]/C
                         clock pessimism              0.214     9.065    
                         clock uncertainty           -0.035     9.030    
    SLICE_X1Y109         FDCE (Setup_fdce_C_D)        0.069     9.099    ax_debounce_m0/q_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  1.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ax_debounce_m0/button_out_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/button_out_d0_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.452%)  route 0.138ns (49.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          0.599     1.638    ax_debounce_m0/CLK
    SLICE_X1Y108         FDPE                                         r  ax_debounce_m0/button_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDPE (Prop_fdpe_C_Q)         0.141     1.779 r  ax_debounce_m0/button_out_reg/Q
                         net (fo=3, routed)           0.138     1.918    ax_debounce_m0/button_out_reg_n_0
    SLICE_X4Y108         FDPE                                         r  ax_debounce_m0/button_out_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          0.868     1.997    ax_debounce_m0/CLK
    SLICE_X4Y108         FDPE                                         r  ax_debounce_m0/button_out_d0_reg/C
                         clock pessimism             -0.322     1.674    
    SLICE_X4Y108         FDPE (Hold_fdpe_C_D)         0.075     1.749    ax_debounce_m0/button_out_d0_reg
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ax_debounce_m0/button_out_d0_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/button_negedge_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.227ns (79.523%)  route 0.058ns (20.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          0.598     1.637    ax_debounce_m0/CLK
    SLICE_X4Y108         FDPE                                         r  ax_debounce_m0/button_out_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDPE (Prop_fdpe_C_Q)         0.128     1.765 r  ax_debounce_m0/button_out_d0_reg/Q
                         net (fo=1, routed)           0.058     1.824    ax_debounce_m0/button_out_d0
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.099     1.923 r  ax_debounce_m0/button_negedge_i_1/O
                         net (fo=1, routed)           0.000     1.923    ax_debounce_m0/button_negedge_i_1_n_0
    SLICE_X4Y108         FDCE                                         r  ax_debounce_m0/button_negedge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          0.868     1.997    ax_debounce_m0/CLK
    SLICE_X4Y108         FDCE                                         r  ax_debounce_m0/button_negedge_reg/C
                         clock pessimism             -0.359     1.637    
    SLICE_X4Y108         FDCE (Hold_fdce_C_D)         0.091     1.728    ax_debounce_m0/button_negedge_reg
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 count10_m0/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count10_m0/data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.212ns (57.900%)  route 0.154ns (42.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          0.599     1.638    count10_m0/CLK
    SLICE_X2Y109         FDCE                                         r  count10_m0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.164     1.802 r  count10_m0/data_reg[2]/Q
                         net (fo=3, routed)           0.154     1.957    count10_m0/data_reg_n_0_[2]
    SLICE_X2Y109         LUT4 (Prop_lut4_I0_O)        0.048     2.005 r  count10_m0/data[3]_i_1/O
                         net (fo=1, routed)           0.000     2.005    count10_m0/data[3]_i_1_n_0
    SLICE_X2Y109         FDCE                                         r  count10_m0/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          0.871     2.000    count10_m0/CLK
    SLICE_X2Y109         FDCE                                         r  count10_m0/data_reg[3]/C
                         clock pessimism             -0.361     1.638    
    SLICE_X2Y109         FDCE (Hold_fdce_C_D)         0.131     1.769    count10_m0/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 count10_m0/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count10_m0/data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.552%)  route 0.154ns (42.448%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          0.599     1.638    count10_m0/CLK
    SLICE_X2Y109         FDCE                                         r  count10_m0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.164     1.802 r  count10_m0/data_reg[2]/Q
                         net (fo=3, routed)           0.154     1.957    count10_m0/data_reg_n_0_[2]
    SLICE_X2Y109         LUT4 (Prop_lut4_I0_O)        0.045     2.002 r  count10_m0/data[1]_i_1/O
                         net (fo=1, routed)           0.000     2.002    count10_m0/data[1]_i_1_n_0
    SLICE_X2Y109         FDCE                                         r  count10_m0/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          0.871     2.000    count10_m0/CLK
    SLICE_X2Y109         FDCE                                         r  count10_m0/data_reg[1]/C
                         clock pessimism             -0.361     1.638    
    SLICE_X2Y109         FDCE (Hold_fdce_C_D)         0.120     1.758    count10_m0/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ax_debounce_m0/button_out_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/button_out_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          0.599     1.638    ax_debounce_m0/CLK
    SLICE_X1Y108         FDPE                                         r  ax_debounce_m0/button_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDPE (Prop_fdpe_C_Q)         0.141     1.779 r  ax_debounce_m0/button_out_reg/Q
                         net (fo=3, routed)           0.167     1.947    ax_debounce_m0/button_out_reg_n_0
    SLICE_X1Y108         LUT4 (Prop_lut4_I3_O)        0.045     1.992 r  ax_debounce_m0/button_out_i_1/O
                         net (fo=1, routed)           0.000     1.992    ax_debounce_m0/button_out_i_1_n_0
    SLICE_X1Y108         FDPE                                         r  ax_debounce_m0/button_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          0.871     2.000    ax_debounce_m0/CLK
    SLICE_X1Y108         FDPE                                         r  ax_debounce_m0/button_out_reg/C
                         clock pessimism             -0.361     1.638    
    SLICE_X1Y108         FDPE (Hold_fdpe_C_D)         0.091     1.729    ax_debounce_m0/button_out_reg
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 ax_debounce_m0/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.952%)  route 0.186ns (47.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          0.600     1.639    ax_debounce_m0/CLK
    SLICE_X2Y105         FDCE                                         r  ax_debounce_m0/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDCE (Prop_fdce_C_Q)         0.164     1.803 f  ax_debounce_m0/q_reg_reg[0]/Q
                         net (fo=4, routed)           0.186     1.989    ax_debounce_m0/q_reg[0]
    SLICE_X2Y105         LUT3 (Prop_lut3_I2_O)        0.045     2.034 r  ax_debounce_m0/q_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.034    ax_debounce_m0/q_reg[0]_i_1_n_0
    SLICE_X2Y105         FDCE                                         r  ax_debounce_m0/q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          0.872     2.001    ax_debounce_m0/CLK
    SLICE_X2Y105         FDCE                                         r  ax_debounce_m0/q_reg_reg[0]/C
                         clock pessimism             -0.361     1.639    
    SLICE_X2Y105         FDCE (Hold_fdce_C_D)         0.120     1.759    ax_debounce_m0/q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 ax_debounce_m0/DFF2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.231ns (54.558%)  route 0.192ns (45.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          0.599     1.638    ax_debounce_m0/CLK
    SLICE_X1Y108         FDCE                                         r  ax_debounce_m0/DFF2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.128     1.766 r  ax_debounce_m0/DFF2_reg/Q
                         net (fo=34, routed)          0.192     1.959    ax_debounce_m0/DFF2
    SLICE_X2Y108         LUT3 (Prop_lut3_I1_O)        0.103     2.062 r  ax_debounce_m0/q_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     2.062    ax_debounce_m0/q_reg[24]_i_1_n_0
    SLICE_X2Y108         FDCE                                         r  ax_debounce_m0/q_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          0.871     2.000    ax_debounce_m0/CLK
    SLICE_X2Y108         FDCE                                         r  ax_debounce_m0/q_reg_reg[24]/C
                         clock pessimism             -0.345     1.654    
    SLICE_X2Y108         FDCE (Hold_fdce_C_D)         0.131     1.785    ax_debounce_m0/q_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ax_debounce_m0/DFF2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.227ns (54.124%)  route 0.192ns (45.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          0.599     1.638    ax_debounce_m0/CLK
    SLICE_X1Y108         FDCE                                         r  ax_debounce_m0/DFF2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.128     1.766 r  ax_debounce_m0/DFF2_reg/Q
                         net (fo=34, routed)          0.192     1.959    ax_debounce_m0/DFF2
    SLICE_X2Y108         LUT3 (Prop_lut3_I1_O)        0.099     2.058 r  ax_debounce_m0/q_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     2.058    ax_debounce_m0/q_reg[18]_i_1_n_0
    SLICE_X2Y108         FDCE                                         r  ax_debounce_m0/q_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          0.871     2.000    ax_debounce_m0/CLK
    SLICE_X2Y108         FDCE                                         r  ax_debounce_m0/q_reg_reg[18]/C
                         clock pessimism             -0.345     1.654    
    SLICE_X2Y108         FDCE (Hold_fdce_C_D)         0.121     1.775    ax_debounce_m0/q_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 ax_debounce_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.190ns (44.132%)  route 0.241ns (55.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          0.597     1.636    ax_debounce_m0/CLK
    SLICE_X1Y112         FDCE                                         r  ax_debounce_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.141     1.777 r  ax_debounce_m0/DFF1_reg/Q
                         net (fo=34, routed)          0.241     2.018    ax_debounce_m0/DFF1
    SLICE_X2Y110         LUT3 (Prop_lut3_I2_O)        0.049     2.067 r  ax_debounce_m0/q_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     2.067    ax_debounce_m0/q_reg[28]_i_1_n_0
    SLICE_X2Y110         FDCE                                         r  ax_debounce_m0/q_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          0.871     1.999    ax_debounce_m0/CLK
    SLICE_X2Y110         FDCE                                         r  ax_debounce_m0/q_reg_reg[28]/C
                         clock pessimism             -0.345     1.653    
    SLICE_X2Y110         FDCE (Hold_fdce_C_D)         0.131     1.784    ax_debounce_m0/q_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 ax_debounce_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.608%)  route 0.241ns (56.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          0.597     1.636    ax_debounce_m0/CLK
    SLICE_X1Y112         FDCE                                         r  ax_debounce_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.141     1.777 r  ax_debounce_m0/DFF1_reg/Q
                         net (fo=34, routed)          0.241     2.018    ax_debounce_m0/DFF1
    SLICE_X2Y110         LUT3 (Prop_lut3_I2_O)        0.045     2.063 r  ax_debounce_m0/q_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     2.063    ax_debounce_m0/q_reg[20]_i_1_n_0
    SLICE_X2Y110         FDCE                                         r  ax_debounce_m0/q_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=41, routed)          0.871     1.999    ax_debounce_m0/CLK
    SLICE_X2Y110         FDCE                                         r  ax_debounce_m0/q_reg_reg[20]/C
                         clock pessimism             -0.345     1.653    
    SLICE_X2Y110         FDCE (Hold_fdce_C_D)         0.121     1.774    ax_debounce_m0/q_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0  sys_clk_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X1Y112   ax_debounce_m0/DFF1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X1Y108   ax_debounce_m0/DFF2_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X4Y108   ax_debounce_m0/button_negedge_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         5.000       4.000      SLICE_X4Y108   ax_debounce_m0/button_out_d0_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         5.000       4.000      SLICE_X1Y108   ax_debounce_m0/button_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X2Y105   ax_debounce_m0/q_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X1Y109   ax_debounce_m0/q_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X2Y107   ax_debounce_m0/q_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X2Y108   ax_debounce_m0/q_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X1Y112   ax_debounce_m0/DFF1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y111   ax_debounce_m0/q_reg_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y111   ax_debounce_m0/q_reg_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y111   ax_debounce_m0/q_reg_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y110   ax_debounce_m0/q_reg_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y110   ax_debounce_m0/q_reg_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y110   ax_debounce_m0/q_reg_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y111   ax_debounce_m0/q_reg_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y111   ax_debounce_m0/q_reg_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y110   ax_debounce_m0/q_reg_reg[28]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y108   ax_debounce_m0/button_negedge_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         2.500       2.000      SLICE_X4Y108   ax_debounce_m0/button_out_d0_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y111   ax_debounce_m0/q_reg_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y111   ax_debounce_m0/q_reg_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y111   ax_debounce_m0/q_reg_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y110   ax_debounce_m0/q_reg_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y110   ax_debounce_m0/q_reg_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y110   ax_debounce_m0/q_reg_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y111   ax_debounce_m0/q_reg_reg[26]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y111   ax_debounce_m0/q_reg_reg[27]/C



