{
    "BENCHMARKS": {
        "Trivium_FPGA": {
            "design":"RTL_Benchmark/VHDL/Trivium_FPGA/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        }
    }
}