// Seed: 1843774581
module module_0 (
    input supply0 id_0,
    input wor id_1,
    output wire id_2
);
  wire id_4;
  wire id_5;
  supply0 id_6 = 1'd0 - id_6;
endmodule
module module_1 (
    output wire  id_0
    , id_9,
    input  wor   id_1,
    input  wand  id_2,
    input  tri0  id_3,
    output wand  id_4,
    input  tri0  id_5,
    input  uwire id_6,
    output tri0  id_7
);
  supply1 id_10;
  module_0(
      id_10, id_5, id_4
  );
  assign id_10 = id_2;
  assign id_4  = id_9 == id_5;
endmodule
