Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Nov  6 09:51:40 2021
| Host         : zqp-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file ./report/vip_maskMerge_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 105 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.162        0.000                      0                 1941        0.092        0.000                      0                 1941        4.600        0.000                       0                  1053  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              6.162        0.000                      0                 1941        0.092        0.000                      0                 1941        4.600        0.000                       0                  1053  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/mOutPtr_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.439ns (12.533%)  route 3.064ns (87.467%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1052, unset)         0.537     0.537    bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/ap_clk
    SLICE_X8Y174         FDRE                                         r  bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y174         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/internal_empty_n_reg/Q
                         net (fo=2, routed)           0.589     1.385    bd_0_i/hls_inst/inst/imag_1_data_stream_2_U/imagSrc_data_stream_1_empty_n
    SLICE_X7Y174         LUT6 (Prop_lut6_I2_O)        0.043     1.428 r  bd_0_i/hls_inst/inst/imag_1_data_stream_2_U/tmp_10_fu_142[7]_i_2/O
                         net (fo=2, routed)           0.388     1.816    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/ap_enable_reg_pp0_iter1_reg_3
    SLICE_X6Y167         LUT6 (Prop_lut6_I4_O)        0.043     1.859 f  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/mask2_EN_A_INST_0_i_2/O
                         net (fo=7, routed)           0.519     2.378    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/dout_valid_reg_1
    SLICE_X16Y168        LUT2 (Prop_lut2_I1_O)        0.043     2.421 r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/SRL_SIG[0][7]_i_1__0/O
                         net (fo=70, routed)          1.106     3.527    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/shiftReg_ce
    SLICE_X12Y178        LUT2 (Prop_lut2_I1_O)        0.051     3.578 r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/mOutPtr[1]_i_1/O
                         net (fo=6, routed)           0.462     4.040    bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/E[0]
    SLICE_X8Y175         FDSE                                         r  bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/mOutPtr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1052, unset)         0.510    10.510    bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/ap_clk
    SLICE_X8Y175         FDSE                                         r  bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/mOutPtr_reg[0]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X8Y175         FDSE (Setup_fdse_C_CE)      -0.273    10.202    bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/mOutPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.202    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                  6.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/eol_ph_reg_168_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/eol_fu_102_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.301%)  route 0.065ns (33.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1052, unset)         0.266     0.266    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/ap_clk
    SLICE_X11Y171        FDRE                                         r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/eol_ph_reg_168_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y171        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/eol_ph_reg_168_reg[0]/Q
                         net (fo=2, routed)           0.065     0.431    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/eol_ph_reg_168
    SLICE_X10Y171        LUT6 (Prop_lut6_I5_O)        0.028     0.459 r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/eol_fu_102[0]_i_1/O
                         net (fo=1, routed)           0.000     0.459    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/eol_fu_102[0]_i_1_n_0
    SLICE_X10Y171        FDRE                                         r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/eol_fu_102_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1052, unset)         0.280     0.280    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/ap_clk
    SLICE_X10Y171        FDRE                                         r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/eol_fu_102_reg[0]/C
                         clock pessimism              0.000     0.280    
    SLICE_X10Y171        FDRE (Hold_fdre_C_D)         0.087     0.367    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/eol_fu_102_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.367    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB18_X0Y66  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/mem_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X8Y179  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/axi_data_V_0_reg_141_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y180  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[0]/C



