Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Dec 10 02:10:04 2025
| Host         : eecs-digital-15 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -file obj/post_synth_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (35)
6. checking no_output_delay (77)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (77)
--------------------------------
 There are 77 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.105        0.000                      0                47176       -0.172       -7.564                     44                47144        0.264        0.000                       0                 25781  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
gclk                         {0.000 4.000}        10.000          100.000         
  clk_camera_clk_wiz_0       {0.000 2.500}        5.000           200.000         
  clk_controller_clk_wiz_0   {0.000 6.000}        12.000          83.333          
  clk_ddr3_90_clk_wiz_0      {0.750 2.250}        3.000           333.333         
  clk_ddr3_clk_wiz_0         {0.000 1.500}        3.000           333.333         
  clk_passthrough_clk_wiz_0  {0.000 5.000}        10.000          100.000         
    clk_pixel_cw_hdmi        {0.000 6.734}        13.468          74.250          
    clk_tmds_cw_hdmi         {0.000 1.347}        2.694           371.250         
    clkfbout_cw_hdmi         {0.000 25.000}       50.000          20.000          
  clk_xc_clk_wiz_0           {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                           2.000        0.000                       0                     1  
  clk_camera_clk_wiz_0                                                                                                                                                         0.264        0.000                       0                     3  
  clk_controller_clk_wiz_0         1.105        0.000                      0                46546       -0.172       -7.564                     44                46546        4.750        0.000                       0                 25332  
  clk_ddr3_90_clk_wiz_0                                                                                                                                                        0.845        0.000                       0                    20  
  clk_ddr3_clk_wiz_0                                                                                                                                                           0.845        0.000                       0                    64  
  clk_passthrough_clk_wiz_0                                                                                                                                                    3.000        0.000                       0                     3  
    clk_pixel_cw_hdmi              7.357        0.000                      0                  598        0.045        0.000                      0                  598        6.234        0.000                       0                   342  
    clk_tmds_cw_hdmi                                                                                                                                                           0.538        0.000                       0                     8  
    clkfbout_cw_hdmi                                                                                                                                                          47.845        0.000                       0                     3  
  clk_xc_clk_wiz_0                                                                                                                                                            37.845        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                           7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pixel_cw_hdmi         clk_controller_clk_wiz_0        4.913        0.000                      0                   16                                                                        
clk_controller_clk_wiz_0  clk_pixel_cw_hdmi               4.979        0.000                      0                   16                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                lcw/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               lcw/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000                lcw/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000                lcw/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_camera_clk_wiz_0
  To Clock:  clk_camera_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_camera_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { lcw/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775                highdef_fb/ddr3_top/ddr3_phy_inst/IDELAYCTRL_inst/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264                highdef_fb/ddr3_top/ddr3_phy_inst/IDELAYCTRL_inst/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_controller_clk_wiz_0
  To Clock:  clk_controller_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.105ns,  Total Violation        0.000ns
Hold  :           44  Failing Endpoints,  Worst Slack       -0.172ns,  Total Violation       -7.564ns
PW    :            0  Failing Endpoints,  Worst Slack        4.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 full_projector_inst/tcreator_inst/vertex_z_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_controller_clk_wiz_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            full_projector_inst/ddd_inst/ycoord_divider/p_reg[0][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_controller_clk_wiz_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_controller_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_controller_clk_wiz_0 rise@12.000ns - clk_controller_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.117ns  (logic 4.248ns (41.989%)  route 5.869ns (58.011%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 9.937 - 12.000 ) 
    Source Clock Delay      (SCD):    -1.388ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_controller_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    lcw/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  lcw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    lcw/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.083 r  lcw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.284    lcw/clk_controller_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  lcw/clkout1_buf/O
                         net (fo=25381, unplaced)     0.800    -1.388    full_projector_inst/tcreator_inst/clk_controller
                         FDRE                                         r  full_projector_inst/tcreator_inst/vertex_z_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.932 f  full_projector_inst/tcreator_inst/vertex_z_reg[5]/Q
                         net (fo=5, unplaced)         0.498    -0.434    full_projector_inst/tcreator_inst/vertex_z_reg_n_0_[5]
                         LUT2 (Prop_lut2_I0_O)        0.295    -0.139 r  full_projector_inst/tcreator_inst/vertex2_carry_i_4/O
                         net (fo=1, unplaced)         0.000    -0.139    full_projector_inst/tcreator_inst/vertex2_carry_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.394 r  full_projector_inst/tcreator_inst/vertex2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     0.403    full_projector_inst/tcreator_inst/vertex2_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     0.582 r  full_projector_inst/tcreator_inst/vertex2_carry__0/CO[1]
                         net (fo=63, unplaced)        0.400     0.982    full_projector_inst/tcreator_inst/vertex2
                         LUT3 (Prop_lut3_I0_O)        0.332     1.314 r  full_projector_inst/tcreator_inst/divisor[0][3]_i_6/O
                         net (fo=1, unplaced)         0.333     1.647    full_projector_inst/tcreator_inst/divisor[0][3]_i_6_n_0
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.242 r  full_projector_inst/tcreator_inst/divisor_reg[0][3]_i_5/CO[3]
                         net (fo=1, unplaced)         0.009     2.251    full_projector_inst/tcreator_inst/divisor_reg[0][3]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.588 f  full_projector_inst/tcreator_inst/divisor_reg[0][15]_i_16/O[1]
                         net (fo=1, unplaced)         0.312     2.900    full_projector_inst/tcreator_inst/ddd_inst/zcoord0[6]
                         LUT6 (Prop_lut6_I0_O)        0.306     3.206 f  full_projector_inst/tcreator_inst/divisor[0][0]_i_4__15/O
                         net (fo=4, unplaced)         0.926     4.132    full_projector_inst/tcreator_inst/divisor[0][0]_i_4__15_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.256 f  full_projector_inst/tcreator_inst/divisor[0][0]_i_3__15/O
                         net (fo=6, unplaced)         0.481     4.737    full_projector_inst/tcreator_inst/vertex_z_reg[12]_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.861 f  full_projector_inst/tcreator_inst/p[0][3]_i_7/O
                         net (fo=3, unplaced)         1.129     5.990    full_projector_inst/tcreator_inst/p[0][3]_i_7_n_0
                         LUT5 (Prop_lut5_I0_O)        0.150     6.140 r  full_projector_inst/tcreator_inst/dividend[0][0]_i_7/O
                         net (fo=1, unplaced)         0.000     6.140    full_projector_inst/tcreator_inst/dividend[0][0]_i_7_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     6.716 r  full_projector_inst/tcreator_inst/dividend_reg[0][0]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.009     6.725    full_projector_inst/tcreator_inst/dividend_reg[0][0]_i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.842 f  full_projector_inst/tcreator_inst/dividend_reg[0][0]_i_1__0/CO[3]
                         net (fo=3, unplaced)         0.936     7.778    full_projector_inst/ddd_inst/ycoord_divider/D[0]
                         LUT6 (Prop_lut6_I5_O)        0.124     7.902 r  full_projector_inst/ddd_inst/ycoord_divider/p[0][14]_i_1__15/O
                         net (fo=14, unplaced)        0.827     8.729    full_projector_inst/ddd_inst/ycoord_divider/p[0][14]_i_1__15_n_0
                         FDRE                                         r  full_projector_inst/ddd_inst/ycoord_divider/p_reg[0][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_controller_clk_wiz_0 rise edge)
                                                     12.000    12.000 r  
    N15                                               0.000    12.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.000    lcw/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    13.370 r  lcw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    13.809    lcw/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.431 r  lcw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.191    lcw/clk_controller_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     9.282 r  lcw/clkout1_buf/O
                         net (fo=25381, unplaced)     0.655     9.937    full_projector_inst/ddd_inst/ycoord_divider/clk_controller
                         FDRE                                         r  full_projector_inst/ddd_inst/ycoord_divider/p_reg[0][10]/C
                         clock pessimism              0.530    10.467    
                         clock uncertainty           -0.076    10.391    
                         FDRE (Setup_fdre_C_R)       -0.557     9.834    full_projector_inst/ddd_inst/ycoord_divider/p_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  1.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.172ns  (arrival time - required time)
  Source:                 highdef_fb/ddr3_top/ddr3_phy_inst/sync_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_controller_clk_wiz_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            highdef_fb/ddr3_top/ddr3_phy_inst/genblk1[0].OSERDESE2_cmd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_controller_clk_wiz_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_controller_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_controller_clk_wiz_0 rise@0.000ns - clk_controller_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.492%)  route 0.337ns (70.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    -0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_controller_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    lcw/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  lcw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.323    lcw/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.454 r  lcw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.116    lcw/clk_controller_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.090 r  lcw/clkout1_buf/O
                         net (fo=25381, unplaced)     0.210    -0.881    highdef_fb/ddr3_top/ddr3_phy_inst/clk_camera
                         FDSE                                         r  highdef_fb/ddr3_top/ddr3_phy_inst/sync_rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141    -0.740 r  highdef_fb/ddr3_top/ddr3_phy_inst/sync_rst_reg/Q
                         net (fo=63, unplaced)        0.337    -0.402    highdef_fb/ddr3_top/ddr3_phy_inst/sync_rst
    OLOGIC_X1Y18         OSERDESE2                                    r  highdef_fb/ddr3_top/ddr3_phy_inst/genblk1[0].OSERDESE2_cmd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_controller_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    lcw/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  lcw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.655    lcw/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.755 r  lcw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.400    lcw/clk_controller_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.371 r  lcw/clkout1_buf/O
                         net (fo=25381, unplaced)     0.355    -1.016    highdef_fb/ddr3_top/ddr3_phy_inst/clk_camera
    OLOGIC_X1Y18         OSERDESE2                                    r  highdef_fb/ddr3_top/ddr3_phy_inst/genblk1[0].OSERDESE2_cmd/CLKDIV
                         clock pessimism              0.281    -0.736    
    OLOGIC_X1Y18         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505    -0.231    highdef_fb/ddr3_top/ddr3_phy_inst/genblk1[0].OSERDESE2_cmd
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                 -0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_controller_clk_wiz_0
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { lcw/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         12.000      8.116                full_projector_inst/ddd_inst/cx_raw1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.000      201.360              lcw/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.000       4.750                highdef_fb/traffic_generator_inst/mcf/fifo_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.000       4.750                highdef_fb/traffic_generator_inst/mcf/fifo_reg_0_63_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_ddr3_90_clk_wiz_0
  To Clock:  clk_ddr3_90_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ddr3_90_clk_wiz_0
Waveform(ns):       { 0.750 2.250 }
Period(ns):         3.000
Sources:            { lcw/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.000       0.845                lcw/clkout3_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       3.000       210.360              lcw/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_ddr3_clk_wiz_0
  To Clock:  clk_ddr3_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ddr3_clk_wiz_0
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { lcw/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.000       0.845                lcw/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.000       210.360              lcw/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_passthrough_clk_wiz_0
  To Clock:  clk_passthrough_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_passthrough_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lcw/mmcm_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845                lcw/clkout6_buf/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               wizard_hdmi/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                wizard_hdmi/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                wizard_hdmi/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_cw_hdmi
  To Clock:  clk_pixel_cw_hdmi

Setup :            0  Failing Endpoints,  Worst Slack        7.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.357ns  (required time - arrival time)
  Source:                 vsg/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 1.371ns (25.801%)  route 3.943ns (74.199%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 11.405 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.388ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    lcw/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  lcw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    lcw/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -5.108    -3.083 r  lcw/mmcm_adv_inst/CLKOUT5
                         net (fo=1, unplaced)         0.800    -2.284    lcw/clk_passthrough_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  lcw/clkout6_buf/O
                         net (fo=1, unplaced)         0.584    -1.604    wizard_hdmi/sysclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -3.083 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.284    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  wizard_hdmi/clkout1_buf/O
                         net (fo=341, unplaced)       0.800    -1.388    vsg/clk
                         FDRE                                         r  vsg/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.932 r  vsg/v_count_reg[6]/Q
                         net (fo=8, unplaced)         0.844    -0.088    highdef_fb/unstacker_inst/v_count_hdmi[6]
                         LUT5 (Prop_lut5_I0_O)        0.295     0.207 r  highdef_fb/unstacker_inst/xpm_fifo_axis_inst_i_13/O
                         net (fo=1, unplaced)         0.419     0.626    highdef_fb/unstacker_inst/xpm_fifo_axis_inst_i_13_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     0.750 r  highdef_fb/unstacker_inst/xpm_fifo_axis_inst_i_11/O
                         net (fo=1, unplaced)         0.449     1.199    highdef_fb/unstacker_inst/xpm_fifo_axis_inst_i_11_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.323 r  highdef_fb/unstacker_inst/xpm_fifo_axis_inst_i_6/O
                         net (fo=5, unplaced)         0.477     1.800    highdef_fb/unstacker_inst/xpm_fifo_axis_inst_i_6_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.924 r  highdef_fb/unstacker_inst/xpm_fifo_axis_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.373    highdef_fb/pdfifo/xpm_fifo_axis_inst/m_axis_tready
                         LUT2 (Prop_lut2_I1_O)        0.124     2.497 r  highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=17, unplaced)        0.505     3.002    highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
                         LUT4 (Prop_lut4_I2_O)        0.124     3.126 r  highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=19, unplaced)        0.800     3.926    highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
                         RAMB36E1                                     r  highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    lcw/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  lcw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    15.277    lcw/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -5.378     9.899 r  lcw/mmcm_adv_inst/CLKOUT5
                         net (fo=1, unplaced)         0.760    10.659    lcw/clk_passthrough_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    10.750 r  lcw/clkout6_buf/O
                         net (fo=1, unplaced)         0.439    11.189    wizard_hdmi/sysclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.290     9.899 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.659    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.091    10.750 r  wizard_hdmi/clkout1_buf/O
                         net (fo=341, unplaced)       0.655    11.405    highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
                         RAMB36E1                                     r  highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.530    11.935    
                         clock uncertainty           -0.210    11.725    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    11.282    highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         11.282    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                  7.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    -0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    lcw/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  lcw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.323    lcw/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.776    -1.454 r  lcw/mmcm_adv_inst/CLKOUT5
                         net (fo=1, unplaced)         0.337    -1.116    lcw/clk_passthrough_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.090 r  lcw/clkout6_buf/O
                         net (fo=1, unplaced)         0.114    -0.976    wizard_hdmi/sysclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.477    -1.454 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.116    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.026    -1.090 r  wizard_hdmi/clkout1_buf/O
                         net (fo=341, unplaced)       0.210    -0.881    highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
                         FDRE                                         r  highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.734 r  highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, unplaced)         0.081    -0.653    highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][0]
                         FDRE                                         r  highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    lcw/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  lcw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.655    lcw/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.410    -1.755 r  lcw/mmcm_adv_inst/CLKOUT5
                         net (fo=1, unplaced)         0.355    -1.400    lcw/clk_passthrough_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.371 r  lcw/clkout6_buf/O
                         net (fo=1, unplaced)         0.259    -1.112    wizard_hdmi/sysclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.643    -1.755 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.400    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.029    -1.371 r  wizard_hdmi/clkout1_buf/O
                         net (fo=341, unplaced)       0.355    -1.016    highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
                         FDRE                                         r  highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.281    -0.736    
                         FDRE (Hold_fdre_C_D)         0.038    -0.698    highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.698    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_cw_hdmi
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892               highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892              wizard_hdmi/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234                blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234                blue_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_cw_hdmi
  To Clock:  clk_tmds_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_cw_hdmi
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538                wizard_hdmi/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666              wizard_hdmi/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_hdmi
  To Clock:  clkfbout_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_hdmi
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845               wizard_hdmi/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000               wizard_hdmi/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_xc_clk_wiz_0
  To Clock:  clk_xc_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_xc_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { lcw/mmcm_adv_inst/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845               lcw/clkout5_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       40.000      173.360              lcw/mmcm_adv_inst/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lcw/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845                lcw/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000               lcw/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_cw_hdmi
  To Clock:  clk_controller_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.913ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_controller_clk_wiz_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_controller_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.867ns  (logic 0.456ns (52.595%)  route 0.411ns (47.405%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, unplaced)        0.411     0.867    highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
                         FDRE                                         r  highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
                         FDRE (Setup_fdre_C_D)       -0.220     5.780    highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          5.780    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  4.913    





---------------------------------------------------------------------------------------------------
From Clock:  clk_controller_clk_wiz_0
  To Clock:  clk_pixel_cw_hdmi

Setup :            0  Failing Endpoints,  Worst Slack        4.979ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_controller_clk_wiz_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.801ns  (logic 0.456ns (56.929%)  route 0.345ns (43.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, unplaced)         0.345     0.801    highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
                         FDRE                                         r  highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
                         FDRE (Setup_fdre_C_D)       -0.220     5.780    highdef_fb/pdfifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          5.780    
                         arrival time                          -0.801    
  -------------------------------------------------------------------
                         slack                                  4.979    





