

================================================================
== Vivado HLS Report for 'matrix_multiply_top'
================================================================
* Date:           Sat Feb 04 12:22:19 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mul_matrix
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.65|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  115|  115|  116|  116|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+-----+-----+-----+-----+---------+
        |                                                     |                                          |  Latency  |  Interval | Pipeline|
        |                       Instance                      |                  Module                  | min | max | min | max |   Type  |
        +-----------------------------------------------------+------------------------------------------+-----+-----+-----+-----+---------+
        |grp_matrix_multiply_top_matrix_multiply_alt2_fu_198  |matrix_multiply_top_matrix_multiply_alt2  |   39|   39|   39|   39|   none  |
        +-----------------------------------------------------+------------------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- a_row_loop   |   24|   24|         8|          -|          -|     3|    no    |
        | + a_col_loop  |    6|    6|         2|          -|          -|     3|    no    |
        |- b_row_loop   |   24|   24|         8|          -|          -|     3|    no    |
        | + b_col_loop  |    6|    6|         2|          -|          -|     3|    no    |
        |- c_row_loop   |   24|   24|         8|          -|          -|     3|    no    |
        | + c_col_loop  |    6|    6|         2|          -|          -|     3|    no    |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     48|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      5|     528|    882|
|Memory           |        0|      -|     192|     15|
|Multiplexer      |        -|      -|       -|     33|
|Register         |        -|      -|     243|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     963|    978|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |grp_matrix_multiply_top_matrix_multiply_alt2_fu_198  |matrix_multiply_top_matrix_multiply_alt2  |        0|      5|  528|  882|
    +-----------------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |Total                                                |                                          |        0|      5|  528|  882|
    +-----------------------------------------------------+------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------+-------------------------+---------+----+----+------+-----+------+-------------+
    |   Memory   |          Module         | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+-------------------------+---------+----+----+------+-----+------+-------------+
    |a_i_U       |matrix_multiply_top_a_i  |        0|  64|   5|     9|   32|     1|          288|
    |b_i_U       |matrix_multiply_top_a_i  |        0|  64|   5|     9|   32|     1|          288|
    |C_assign_U  |matrix_multiply_top_a_i  |        0|  64|   5|     9|   32|     1|          288|
    +------------+-------------------------+---------+----+----+------+-----+------+-------------+
    |Total       |                         |        0| 192|  15|    27|   96|     3|          864|
    +------------+-------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_245_p2        |     +    |      0|  0|   2|           2|           1|
    |c_2_fu_305_p2        |     +    |      0|  0|   2|           2|           1|
    |c_3_fu_365_p2        |     +    |      0|  0|   2|           2|           1|
    |r_1_fu_211_p2        |     +    |      0|  0|   2|           2|           1|
    |r_2_fu_271_p2        |     +    |      0|  0|   2|           2|           1|
    |r_3_fu_331_p2        |     +    |      0|  0|   2|           2|           1|
    |tmp_10_fu_315_p2     |     +    |      0|  0|   5|           5|           5|
    |tmp_11_fu_375_p2     |     +    |      0|  0|   5|           5|           5|
    |tmp_3_fu_255_p2      |     +    |      0|  0|   5|           5|           5|
    |tmp_1_fu_293_p2      |     -    |      0|  0|   5|           5|           5|
    |tmp_7_fu_353_p2      |     -    |      0|  0|   5|           5|           5|
    |tmp_9_fu_233_p2      |     -    |      0|  0|   5|           5|           5|
    |exitcond1_fu_325_p2  |   icmp   |      0|  0|   1|           2|           2|
    |exitcond2_fu_299_p2  |   icmp   |      0|  0|   1|           2|           2|
    |exitcond3_fu_265_p2  |   icmp   |      0|  0|   1|           2|           2|
    |exitcond4_fu_239_p2  |   icmp   |      0|  0|   1|           2|           2|
    |exitcond5_fu_205_p2  |   icmp   |      0|  0|   1|           2|           2|
    |exitcond_fu_359_p2   |   icmp   |      0|  0|   1|           2|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  48|          54|          48|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |C_assign_address0  |   4|          3|    4|         12|
    |C_assign_ce0       |   1|          3|    1|          3|
    |a_i_address0       |   4|          3|    4|         12|
    |a_i_ce0            |   1|          3|    1|          3|
    |ap_NS_fsm          |   6|         12|    1|         12|
    |b_i_address0       |   4|          3|    4|         12|
    |b_i_ce0            |   1|          3|    1|          3|
    |c2_reg_165         |   2|          2|    2|          4|
    |c4_reg_187         |   2|          2|    2|          4|
    |c_reg_143          |   2|          2|    2|          4|
    |r1_reg_154         |   2|          2|    2|          4|
    |r3_reg_176         |   2|          2|    2|          4|
    |r_reg_132          |   2|          2|    2|          4|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  33|         42|   28|         81|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |  11|   0|   11|          0|
    |ap_reg_grp_matrix_multiply_top_matrix_multiply_alt2_fu_198_ap_start  |   1|   0|    1|          0|
    |c2_reg_165                                                           |   2|   0|    2|          0|
    |c4_reg_187                                                           |   2|   0|    2|          0|
    |c_1_reg_401                                                          |   2|   0|    2|          0|
    |c_2_reg_432                                                          |   2|   0|    2|          0|
    |c_3_reg_463                                                          |   2|   0|    2|          0|
    |c_reg_143                                                            |   2|   0|    2|          0|
    |r1_reg_154                                                           |   2|   0|    2|          0|
    |r3_reg_176                                                           |   2|   0|    2|          0|
    |r_1_reg_388                                                          |   2|   0|    2|          0|
    |r_2_reg_419                                                          |   2|   0|    2|          0|
    |r_3_reg_450                                                          |   2|   0|    2|          0|
    |r_reg_132                                                            |   2|   0|    2|          0|
    |tmp_12_cast_reg_406                                                  |  64|   0|   64|          0|
    |tmp_15_cast_reg_437                                                  |  64|   0|   64|          0|
    |tmp_16_cast_reg_468                                                  |  64|   0|   64|          0|
    |tmp_1_reg_424                                                        |   5|   0|    5|          0|
    |tmp_7_reg_455                                                        |   5|   0|    5|          0|
    |tmp_9_reg_393                                                        |   5|   0|    5|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 243|   0|  243|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------+-----+-----+------------+---------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | matrix_multiply_top | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | matrix_multiply_top | return value |
|ap_start    |  in |    1| ap_ctrl_hs | matrix_multiply_top | return value |
|ap_done     | out |    1| ap_ctrl_hs | matrix_multiply_top | return value |
|ap_idle     | out |    1| ap_ctrl_hs | matrix_multiply_top | return value |
|ap_ready    | out |    1| ap_ctrl_hs | matrix_multiply_top | return value |
|A_address0  | out |    4|  ap_memory |          A          |     array    |
|A_ce0       | out |    1|  ap_memory |          A          |     array    |
|A_q0        |  in |   32|  ap_memory |          A          |     array    |
|B_address0  | out |    4|  ap_memory |          B          |     array    |
|B_ce0       | out |    1|  ap_memory |          B          |     array    |
|B_q0        |  in |   32|  ap_memory |          B          |     array    |
|C_address0  | out |    4|  ap_memory |          C          |     array    |
|C_ce0       | out |    1|  ap_memory |          C          |     array    |
|C_we0       | out |    1|  ap_memory |          C          |     array    |
|C_d0        | out |   32|  ap_memory |          C          |     array    |
+------------+-----+-----+------------+---------------------+--------------+

