<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml VmodCAM_Ref.twx VmodCAM_Ref.ncd -o
VmodCAM_Ref.twr VmodCAM_Ref.pcf -ucf hijacker.ucf -ucf atlys_vmodcam.ucf -ucf
timing.ucf -ucf atlys.ucf

</twCmdLine><twDesign>VmodCAM_Ref.ncd</twDesign><twDesignPath>VmodCAM_Ref.ncd</twDesignPath><twPCF>VmodCAM_Ref.pcf</twPCF><twPcfPath>VmodCAM_Ref.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sck = PERIOD &quot;sck&quot; 30 MHz HIGH 50%;" ScopeName="">TS_sck = PERIOD TIMEGRP &quot;sck&quot; 30 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.430</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sck = PERIOD TIMEGRP &quot;sck&quot; 30 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tcp" slack="32.903" period="33.333" constraintValue="33.333" deviceLimit="0.430" freqLimit="2325.581" physResource="hijacker1/SPI_S1/presck/CLK" logResource="hijacker1/SPI_S1/presck/CK" locationPin="SLICE_X12Y2.CLK" clockNet="CamBPClk"/></twPinLimitRpt></twConst><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;</twConstName><twItemCnt>346</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>137</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.602</twMinPer></twConstHead><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/DcmProgReg_0 (SLICE_X31Y82.B5), 9 paths
</twPathRptBanner><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.399</twSlack><twSrc BELType="OTHER">Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType="FF">Inst_SysCon/DcmProgReg_0</twDest><twTotPathDel>7.086</twTotPathDel><twClkSkew dest = "0.690" src = "3.171">2.481</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType='FF'>Inst_SysCon/DcmProgReg_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>DCM_X0Y6.PSCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>DCM_X0Y6.PSDONE</twSite><twDelType>Tdmcko_PSDONE</twDelType><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twComp><twBEL>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.993</twDelInfo><twComp>Inst_SysCon/DcmProgDone</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;0&gt;1</twBEL><twBEL>Inst_SysCon/DcmProgReg_0</twBEL></twPathDel><twLogDel>2.284</twLogDel><twRouteDel>4.802</twRouteDel><twTotDel>7.086</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.703</twSlack><twSrc BELType="FF">Inst_SysCon/prevRes_0</twSrc><twDest BELType="FF">Inst_SysCon/DcmProgReg_0</twDest><twTotPathDel>3.825</twTotPathDel><twClkSkew dest = "1.790" src = "1.228">-0.562</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/prevRes_0</twSrc><twDest BELType='FF'>Inst_SysCon/DcmProgReg_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X27Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp><twBEL>Inst_SysCon/prevRes_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;0&gt;1</twBEL><twBEL>Inst_SysCon/DcmProgReg_0</twBEL></twPathDel><twLogDel>1.175</twLogDel><twRouteDel>2.650</twRouteDel><twTotDel>3.825</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.934</twSlack><twSrc BELType="FF">Inst_SysCon/state_FSM_FFd7</twSrc><twDest BELType="FF">Inst_SysCon/DcmProgReg_0</twDest><twTotPathDel>3.614</twTotPathDel><twClkSkew dest = "1.790" src = "1.208">-0.582</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/state_FSM_FFd7</twSrc><twDest BELType='FF'>Inst_SysCon/DcmProgReg_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X27Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd7</twComp><twBEL>Inst_SysCon/state_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;0&gt;1</twBEL><twBEL>Inst_SysCon/DcmProgReg_0</twBEL></twPathDel><twLogDel>1.175</twLogDel><twRouteDel>2.439</twRouteDel><twTotDel>3.614</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/DcmProgReg_1 (SLICE_X37Y83.A3), 9 paths
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.491</twSlack><twSrc BELType="OTHER">Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType="FF">Inst_SysCon/DcmProgReg_1</twDest><twTotPathDel>7.315</twTotPathDel><twClkSkew dest = "0.679" src = "2.839">2.160</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType='FF'>Inst_SysCon/DcmProgReg_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>DCM_X0Y6.PSCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>DCM_X0Y6.PSDONE</twSite><twDelType>Tdmcko_PSDONE</twDelType><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twComp><twBEL>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.993</twDelInfo><twComp>Inst_SysCon/DcmProgDone</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y83.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.874</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y83.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;1&gt;</twComp><twBEL>Inst_SysCon/Mmux_DcmProgReg[9]_loadReg[9]_mux_16_OUT91</twBEL><twBEL>Inst_SysCon/DcmProgReg_1</twBEL></twPathDel><twLogDel>2.284</twLogDel><twRouteDel>5.031</twRouteDel><twTotDel>7.315</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.784</twSlack><twSrc BELType="FF">Inst_SysCon/prevRes_0</twSrc><twDest BELType="FF">Inst_SysCon/DcmProgReg_1</twDest><twTotPathDel>4.054</twTotPathDel><twClkSkew dest = "2.100" src = "1.228">-0.872</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/prevRes_0</twSrc><twDest BELType='FF'>Inst_SysCon/DcmProgReg_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X27Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp><twBEL>Inst_SysCon/prevRes_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y83.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.874</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y83.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;1&gt;</twComp><twBEL>Inst_SysCon/Mmux_DcmProgReg[9]_loadReg[9]_mux_16_OUT91</twBEL><twBEL>Inst_SysCon/DcmProgReg_1</twBEL></twPathDel><twLogDel>1.175</twLogDel><twRouteDel>2.879</twRouteDel><twTotDel>4.054</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.015</twSlack><twSrc BELType="FF">Inst_SysCon/state_FSM_FFd7</twSrc><twDest BELType="FF">Inst_SysCon/DcmProgReg_1</twDest><twTotPathDel>3.843</twTotPathDel><twClkSkew dest = "2.100" src = "1.208">-0.892</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/state_FSM_FFd7</twSrc><twDest BELType='FF'>Inst_SysCon/DcmProgReg_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X27Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd7</twComp><twBEL>Inst_SysCon/state_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y83.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.874</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y83.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;1&gt;</twComp><twBEL>Inst_SysCon/Mmux_DcmProgReg[9]_loadReg[9]_mux_16_OUT91</twBEL><twBEL>Inst_SysCon/DcmProgReg_1</twBEL></twPathDel><twLogDel>1.175</twLogDel><twRouteDel>2.668</twRouteDel><twTotDel>3.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/DcmProgReg_2 (SLICE_X31Y82.B5), 9 paths
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.494</twSlack><twSrc BELType="OTHER">Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType="FF">Inst_SysCon/DcmProgReg_2</twDest><twTotPathDel>6.991</twTotPathDel><twClkSkew dest = "0.690" src = "3.171">2.481</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType='FF'>Inst_SysCon/DcmProgReg_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>DCM_X0Y6.PSCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>DCM_X0Y6.PSDONE</twSite><twDelType>Tdmcko_PSDONE</twDelType><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twComp><twBEL>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.993</twDelInfo><twComp>Inst_SysCon/DcmProgDone</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;2&gt;1</twBEL><twBEL>Inst_SysCon/DcmProgReg_2</twBEL></twPathDel><twLogDel>2.189</twLogDel><twRouteDel>4.802</twRouteDel><twTotDel>6.991</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.798</twSlack><twSrc BELType="FF">Inst_SysCon/prevRes_0</twSrc><twDest BELType="FF">Inst_SysCon/DcmProgReg_2</twDest><twTotPathDel>3.730</twTotPathDel><twClkSkew dest = "1.790" src = "1.228">-0.562</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/prevRes_0</twSrc><twDest BELType='FF'>Inst_SysCon/DcmProgReg_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X27Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp><twBEL>Inst_SysCon/prevRes_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;2&gt;1</twBEL><twBEL>Inst_SysCon/DcmProgReg_2</twBEL></twPathDel><twLogDel>1.080</twLogDel><twRouteDel>2.650</twRouteDel><twTotDel>3.730</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.029</twSlack><twSrc BELType="FF">Inst_SysCon/state_FSM_FFd7</twSrc><twDest BELType="FF">Inst_SysCon/DcmProgReg_2</twDest><twTotPathDel>3.519</twTotPathDel><twClkSkew dest = "1.790" src = "1.208">-0.582</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/state_FSM_FFd7</twSrc><twDest BELType='FF'>Inst_SysCon/DcmProgReg_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X27Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd7</twComp><twBEL>Inst_SysCon/state_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;2&gt;1</twBEL><twBEL>Inst_SysCon/DcmProgReg_2</twBEL></twPathDel><twLogDel>1.080</twLogDel><twRouteDel>2.439</twRouteDel><twTotDel>3.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/state_FSM_FFd6 (SLICE_X27Y71.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.166</twSlack><twSrc BELType="FF">Inst_SysCon/RstQ_97</twSrc><twDest BELType="FF">Inst_SysCon/state_FSM_FFd6</twDest><twTotPathDel>1.792</twTotPathDel><twClkSkew dest = "1.626" src = "0.000">-1.626</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/RstQ_97</twSrc><twDest BELType='FF'>Inst_SysCon/state_FSM_FFd6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X38Y55.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>Inst_SysCon/RstQ&lt;98&gt;</twComp><twBEL>Inst_SysCon/RstQ_97</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y68.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>Inst_SysCon/RstQ&lt;97&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/DcmRst11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.430</twDelInfo><twComp>Inst_SysCon/DcmRst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y71.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd7</twComp><twBEL>Inst_SysCon/state_FSM_FFd6</twBEL></twPathDel><twLogDel>0.245</twLogDel><twRouteDel>1.547</twRouteDel><twTotDel>1.792</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.261</twSlack><twSrc BELType="FF">Inst_SysCon/RstQ_98</twSrc><twDest BELType="FF">Inst_SysCon/state_FSM_FFd6</twDest><twTotPathDel>1.887</twTotPathDel><twClkSkew dest = "1.626" src = "0.000">-1.626</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/RstQ_98</twSrc><twDest BELType='FF'>Inst_SysCon/state_FSM_FFd6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X38Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>Inst_SysCon/RstQ&lt;98&gt;</twComp><twBEL>Inst_SysCon/RstQ_98</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y68.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>Inst_SysCon/RstQ&lt;98&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/DcmRst11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.430</twDelInfo><twComp>Inst_SysCon/DcmRst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y71.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd7</twComp><twBEL>Inst_SysCon/state_FSM_FFd6</twBEL></twPathDel><twLogDel>0.245</twLogDel><twRouteDel>1.642</twRouteDel><twTotDel>1.887</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.335</twSlack><twSrc BELType="FF">Inst_SysCon/RstQ_96</twSrc><twDest BELType="FF">Inst_SysCon/state_FSM_FFd6</twDest><twTotPathDel>1.961</twTotPathDel><twClkSkew dest = "1.626" src = "0.000">-1.626</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/RstQ_96</twSrc><twDest BELType='FF'>Inst_SysCon/state_FSM_FFd6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X38Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>Inst_SysCon/RstQ&lt;98&gt;</twComp><twBEL>Inst_SysCon/RstQ_96</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y68.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>Inst_SysCon/RstQ&lt;96&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/DcmRst11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.430</twDelInfo><twComp>Inst_SysCon/DcmRst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y71.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd7</twComp><twBEL>Inst_SysCon/state_FSM_FFd6</twBEL></twPathDel><twLogDel>0.245</twLogDel><twRouteDel>1.716</twRouteDel><twTotDel>1.961</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/DcmProgReg_4 (SLICE_X26Y72.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.171</twSlack><twSrc BELType="FF">Inst_SysCon/prevRes_2</twSrc><twDest BELType="FF">Inst_SysCon/DcmProgReg_4</twDest><twTotPathDel>0.714</twTotPathDel><twClkSkew dest = "0.747" src = "0.204">-0.543</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/prevRes_2</twSrc><twDest BELType='FF'>Inst_SysCon/DcmProgReg_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X28Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/prevRes_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y72.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.317</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y72.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL><twBEL>Inst_SysCon/DcmProgReg_4</twBEL></twPathDel><twLogDel>0.397</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>0.714</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/RstQ_99 (SLICE_X39Y49.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.320</twSlack><twSrc BELType="FF">Inst_SysCon/RstQ_98</twSrc><twDest BELType="FF">Inst_SysCon/RstQ_99</twDest><twTotPathDel>0.718</twTotPathDel><twClkSkew dest = "0.516" src = "0.118">-0.398</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/RstQ_98</twSrc><twDest BELType='FF'>Inst_SysCon/RstQ_99</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X38Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>Inst_SysCon/RstQ&lt;98&gt;</twComp><twBEL>Inst_SysCon/RstQ_98</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y49.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>Inst_SysCon/RstQ&lt;98&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y49.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>Inst_SysCon/RstQ&lt;99&gt;</twComp><twBEL>Inst_SysCon/RstQ_99</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.425</twRouteDel><twTotDel>0.718</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="37"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="38" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.075" period="1.000" constraintValue="1.000" deviceLimit="0.925" freqLimit="1081.081" physResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0" logResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="Inst_SysCon/ddr2clk_2x"/><twPinLimit anchorID="39" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.075" period="1.000" constraintValue="1.000" deviceLimit="0.925" freqLimit="1081.081" physResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1" logResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="Inst_SysCon/ddr2clk_2x_180"/><twPinLimit anchorID="40" type="MINPERIOD" name="Tdcmper_PSCLK" slack="4.011" period="10.001" constraintValue="10.001" deviceLimit="5.990" freqLimit="166.945" physResource="Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK" logResource="Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK" locationPin="DCM_X0Y6.PSCLK" clockNet="Inst_SysCon/SysConCLK"/></twPinLimitRpt></twConst><twConst anchorID="41" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_CAMA_PCLK_I = PERIOD &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50 %;" ScopeName="">TS_CAMA_PCLK_I = PERIOD TIMEGRP &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50%;</twConstName><twItemCnt>3408</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>666</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.903</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA29), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.597</twSlack><twSrc BELType="FF">Inst_camctlA/D_O_13</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>11.858</twTotPathDel><twClkSkew dest = "0.504" src = "0.514">0.010</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/D_O_13</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X47Y0.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlA/D_O&lt;15&gt;</twComp><twBEL>Inst_camctlA/D_O_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y64.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">8.276</twDelInfo><twComp>Inst_camctlA/D_O&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y64.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Inst_FBCtl/p1_wr_data_15</twComp><twBEL>hijacker1/Mmux_DO151</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRDATA29</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.429</twDelInfo><twComp>CamAD&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>1.153</twLogDel><twRouteDel>10.705</twRouteDel><twTotDel>11.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA25), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.944</twSlack><twSrc BELType="FF">Inst_camctlA/D_O_9</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>11.513</twTotPathDel><twClkSkew dest = "0.504" src = "0.512">0.008</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/D_O_9</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X49Y2.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_camctlA/D_O&lt;11&gt;</twComp><twBEL>Inst_camctlA/D_O_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">8.207</twDelInfo><twComp>Inst_camctlA/D_O&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/p1_wr_data_9</twComp><twBEL>hijacker1/Mmux_DO1161</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRDATA25</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.075</twDelInfo><twComp>CamAD&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>1.231</twLogDel><twRouteDel>10.282</twRouteDel><twTotDel>11.513</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>10.7</twPctLog><twPctRoute>89.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA24), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.217</twSlack><twSrc BELType="FF">Inst_camctlA/D_O_8</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>11.240</twTotPathDel><twClkSkew dest = "0.504" src = "0.512">0.008</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/D_O_8</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X49Y2.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_camctlA/D_O&lt;11&gt;</twComp><twBEL>Inst_camctlA/D_O_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">7.900</twDelInfo><twComp>Inst_camctlA/D_O&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/p1_wr_data_9</twComp><twBEL>hijacker1/Mmux_DO1151</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRDATA24</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.109</twDelInfo><twComp>CamAD&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>1.231</twLogDel><twRouteDel>10.009</twRouteDel><twTotDel>11.240</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CAMA_PCLK_I = PERIOD TIMEGRP &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/Inst_LocalRst0/RstQ_4 (SLICE_X1Y83.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.393</twSlack><twSrc BELType="FF">Inst_FBCtl/Inst_LocalRst0/RstQ_3</twSrc><twDest BELType="FF">Inst_FBCtl/Inst_LocalRst0/RstQ_4</twDest><twTotPathDel>0.393</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/Inst_LocalRst0/RstQ_3</twSrc><twDest BELType='FF'>Inst_FBCtl/Inst_LocalRst0/RstQ_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X1Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRst0/RstQ_4</twComp><twBEL>Inst_FBCtl/Inst_LocalRst0/RstQ_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y83.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRst0/RstQ_3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y83.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRst0/RstQ_4</twComp><twBEL>Inst_FBCtl/Inst_LocalRst0/RstQ_4</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/Inst_LocalRstA2/RstQ_4 (SLICE_X3Y76.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.393</twSlack><twSrc BELType="FF">Inst_FBCtl/Inst_LocalRstA2/RstQ_3</twSrc><twDest BELType="FF">Inst_FBCtl/Inst_LocalRstA2/RstQ_4</twDest><twTotPathDel>0.393</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/Inst_LocalRstA2/RstQ_3</twSrc><twDest BELType='FF'>Inst_FBCtl/Inst_LocalRstA2/RstQ_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X3Y76.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRstA2/RstQ_4</twComp><twBEL>Inst_FBCtl/Inst_LocalRstA2/RstQ_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y76.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRstA2/RstQ_3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y76.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRstA2/RstQ_4</twComp><twBEL>Inst_FBCtl/Inst_LocalRstA2/RstQ_4</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/rd_data_sel0 (SLICE_X12Y74.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.417</twSlack><twSrc BELType="FF">Inst_FBCtl/rd_data_sel0</twSrc><twDest BELType="FF">Inst_FBCtl/rd_data_sel0</twDest><twTotPathDel>0.417</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/rd_data_sel0</twSrc><twDest BELType='FF'>Inst_FBCtl/rd_data_sel0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X12Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_FBCtl/rd_data_sel0</twComp><twBEL>Inst_FBCtl/rd_data_sel0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y74.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>Inst_FBCtl/rd_data_sel0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y74.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>Inst_FBCtl/rd_data_sel0</twComp><twBEL>Inst_FBCtl/rd_data_sel0_INV_217_o1_INV_0</twBEL><twBEL>Inst_FBCtl/rd_data_sel0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.027</twRouteDel><twTotDel>0.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>93.5</twPctLog><twPctRoute>6.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="54"><twPinLimitBanner>Component Switching Limit Checks: TS_CAMA_PCLK_I = PERIOD TIMEGRP &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="55" type="MINPERIOD" name="Tbcper_I" slack="10.770" period="12.500" constraintValue="12.500" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_camctlA/BUFG_inst/I0" logResource="Inst_camctlA/BUFG_inst/I0" locationPin="BUFGMUX_X2Y9.I0" clockNet="int_CAMA_PCLK_I"/><twPinLimit anchorID="56" type="MINPERIOD" name="Tmcbcper_POCMDCLK" slack="11.000" period="12.500" constraintValue="12.500" deviceLimit="1.500" freqLimit="666.667" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK" locationPin="MCB_X0Y1.P0CMDCLK" clockNet="CamAPClk"/><twPinLimit anchorID="57" type="MINPERIOD" name="Tmcbcper_P1CMDCLK" slack="11.000" period="12.500" constraintValue="12.500" deviceLimit="1.500" freqLimit="666.667" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK" locationPin="MCB_X0Y1.P1CMDCLK" clockNet="CamAPClk"/></twPinLimitRpt></twConst><twConst anchorID="58" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_CAMB_PCLK_I = PERIOD &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50 %;" ScopeName="">TS_CAMB_PCLK_I = PERIOD TIMEGRP &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50%;</twConstName><twItemCnt>1787467</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>31413</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.471</twMinPer></twConstHead><twPathRptBanner iPaths="898" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SGMCORE1/SGMLoop[3].[0].Cs_2 (SLICE_X8Y42.C1), 898 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.029</twSlack><twSrc BELType="FF">hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_4</twSrc><twDest BELType="FF">hijacker1/SGMCORE1/SGMLoop[3].[0].Cs_2</twDest><twTotPathDel>12.416</twTotPathDel><twClkSkew dest = "0.565" src = "0.585">0.020</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_4</twSrc><twDest BELType='FF'>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X39Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X39Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_4</twComp><twBEL>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.B3</twSite><twDelType>net</twDelType><twFanCnt>619</twFanCnt><twDelInfo twEdge="twRising">7.997</twDelInfo><twComp>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_4</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/N4393</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs0S/min2[5]_min1[5]_LessThan_3_o2_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y44.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>hijacker1/SGMCORE1/N4362</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/N1741</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs&lt;4&gt;</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs0S/min2[5]_min1[5]_LessThan_3_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs&lt;2&gt;</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs0S/Mmux_MinData_31</twBEL><twBEL>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs_2</twBEL></twPathDel><twLogDel>1.509</twLogDel><twRouteDel>10.907</twRouteDel><twTotDel>12.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.297</twSlack><twSrc BELType="FF">hijacker1/P1_1</twSrc><twDest BELType="FF">hijacker1/SGMCORE1/SGMLoop[3].[0].Cs_2</twDest><twTotPathDel>12.131</twTotPathDel><twClkSkew dest = "0.565" src = "0.602">0.037</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/P1_1</twSrc><twDest BELType='FF'>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X40Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X40Y69.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hijacker1/P1&lt;1&gt;</twComp><twBEL>hijacker1/P1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y47.B1</twSite><twDelType>net</twDelType><twFanCnt>192</twFanCnt><twDelInfo twEdge="twRising">4.323</twDelInfo><twComp>hijacker1/P1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y47.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[0][29]_P1[5]_add_160_OUT_cy&lt;3&gt;</twComp><twBEL>hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[0][29]_P1[5]_add_160_OUT_lut&lt;1&gt;</twBEL><twBEL>hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[0][29]_P1[5]_add_160_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y44.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.964</twDelInfo><twComp>hijacker1/SGMCORE1/SGMInfo_shiftOut[0][29]_P1[5]_add_160_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/N3062</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>hijacker1/SGMCORE1/N4432</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/N1741</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y44.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/N1741</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs&lt;4&gt;</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs0S/min2[5]_min1[5]_LessThan_3_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs&lt;2&gt;</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs0S/Mmux_MinData_31</twBEL><twBEL>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs_2</twBEL></twPathDel><twLogDel>2.322</twLogDel><twRouteDel>9.809</twRouteDel><twTotDel>12.131</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.323</twSlack><twSrc BELType="FF">hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_3</twSrc><twDest BELType="FF">hijacker1/SGMCORE1/SGMLoop[3].[0].Cs_2</twDest><twTotPathDel>12.126</twTotPathDel><twClkSkew dest = "0.565" src = "0.581">0.016</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_3</twSrc><twDest BELType='FF'>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X46Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X46Y81.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_0</twComp><twBEL>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y44.B2</twSite><twDelType>net</twDelType><twFanCnt>952</twFanCnt><twDelInfo twEdge="twRising">7.191</twDelInfo><twComp>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_3</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/N1741</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>hijacker1/SGMCORE1/N4431</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/N3062</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs0S/GMI1/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y44.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs0S/min1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/N3062</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs0S/min2[5]_min1[5]_LessThan_3_o11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>hijacker1/SGMCORE1/N3062</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs&lt;4&gt;</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs0S/min2[5]_min1[5]_LessThan_3_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs&lt;2&gt;</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs0S/Mmux_MinData_31</twBEL><twBEL>hijacker1/SGMCORE1/SGMLoop[3].[0].Cs_2</twBEL></twPathDel><twLogDel>1.832</twLogDel><twRouteDel>10.294</twRouteDel><twTotDel>12.126</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="898" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SGMCORE1/SGMLoop[62].[2].Cs_2 (SLICE_X23Y67.C2), 898 paths
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.038</twSlack><twSrc BELType="RAM">hijacker1/SGMCORE1/[63].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">hijacker1/SGMCORE1/SGMLoop[62].[2].Cs_2</twDest><twTotPathDel>12.397</twTotPathDel><twClkSkew dest = "0.598" src = "0.628">0.030</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>hijacker1/SGMCORE1/[63].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X0Y24.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>RAMB16_X0Y24.DOA3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>hijacker1/SGMCORE1/[63].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>hijacker1/SGMCORE1/[63].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.493</twDelInfo><twComp>hijacker1/SGMCORE1/n1902&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][383]_P1[5]_add_2657_OUT_cy&lt;3&gt;</twComp><twBEL>hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][383]_P1[5]_add_2657_OUT_lut&lt;3&gt;</twBEL><twBEL>hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][383]_P1[5]_add_2657_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][383]_P1[5]_add_2657_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>hijacker1/SGMCORE1/N3119</twComp><twBEL>hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][383]_P1[5]_add_2657_OUT_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y69.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.650</twDelInfo><twComp>hijacker1/SGMCORE1/SGMInfo_shiftOut[2][383]_P1[5]_add_2657_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_1</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y65.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>hijacker1/SGMCORE1/N4968</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/N5455</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs0S/GMI1/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y65.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs0S/min1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/N5455</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y66.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>hijacker1/SGMCORE1/N5454</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y67.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs&lt;2&gt;</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs0S/Mmux_MinData_31</twBEL><twBEL>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs_2</twBEL></twPathDel><twLogDel>3.645</twLogDel><twRouteDel>8.752</twRouteDel><twTotDel>12.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.069</twSlack><twSrc BELType="RAM">hijacker1/SGMCORE1/[63].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">hijacker1/SGMCORE1/SGMLoop[62].[2].Cs_2</twDest><twTotPathDel>12.366</twTotPathDel><twClkSkew dest = "0.598" src = "0.628">0.030</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>hijacker1/SGMCORE1/[63].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X0Y24.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>RAMB16_X0Y24.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>hijacker1/SGMCORE1/[63].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>hijacker1/SGMCORE1/[63].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y62.CX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.615</twDelInfo><twComp>hijacker1/SGMCORE1/n1902&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y62.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][383]_P1[5]_add_2657_OUT_cy&lt;3&gt;</twComp><twBEL>hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][383]_P1[5]_add_2657_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][383]_P1[5]_add_2657_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>hijacker1/SGMCORE1/N3119</twComp><twBEL>hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][383]_P1[5]_add_2657_OUT_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y69.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.650</twDelInfo><twComp>hijacker1/SGMCORE1/SGMInfo_shiftOut[2][383]_P1[5]_add_2657_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_1</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y65.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>hijacker1/SGMCORE1/N4968</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/N5455</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs0S/GMI1/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y65.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs0S/min1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/N5455</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y66.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>hijacker1/SGMCORE1/N5454</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y67.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs&lt;2&gt;</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs0S/Mmux_MinData_31</twBEL><twBEL>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs_2</twBEL></twPathDel><twLogDel>3.492</twLogDel><twRouteDel>8.874</twRouteDel><twTotDel>12.366</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.175</twSlack><twSrc BELType="RAM">hijacker1/SGMCORE1/[63].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">hijacker1/SGMCORE1/SGMLoop[62].[2].Cs_2</twDest><twTotPathDel>12.260</twTotPathDel><twClkSkew dest = "0.598" src = "0.628">0.030</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>hijacker1/SGMCORE1/[63].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X0Y24.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>RAMB16_X0Y24.DOA3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>hijacker1/SGMCORE1/[63].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>hijacker1/SGMCORE1/[63].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.493</twDelInfo><twComp>hijacker1/SGMCORE1/n1902&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y62.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][383]_P1[5]_add_2657_OUT_cy&lt;3&gt;</twComp><twBEL>hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][383]_P1[5]_add_2657_OUT_lut&lt;3&gt;</twBEL><twBEL>hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][383]_P1[5]_add_2657_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][383]_P1[5]_add_2657_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y63.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>hijacker1/SGMCORE1/N3119</twComp><twBEL>hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][383]_P1[5]_add_2657_OUT_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>hijacker1/SGMCORE1/SGMInfo_shiftOut[2][383]_P1[5]_add_2657_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/N5455</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y69.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.250</twDelInfo><twComp>hijacker1/SGMCORE1/N4969</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_1</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y67.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/N5601</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y66.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y67.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs&lt;2&gt;</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs0S/Mmux_MinData_31</twBEL><twBEL>hijacker1/SGMCORE1/SGMLoop[62].[2].Cs_2</twBEL></twPathDel><twLogDel>3.645</twLogDel><twRouteDel>8.615</twRouteDel><twTotDel>12.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="402" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SGMCORE1/SGMLoop[29].[2].Cs_2 (SLICE_X41Y65.C5), 402 paths
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.203</twSlack><twSrc BELType="RAM">hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">hijacker1/SGMCORE1/SGMLoop[29].[2].Cs_2</twDest><twTotPathDel>12.234</twTotPathDel><twClkSkew dest = "0.579" src = "0.607">0.028</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X2Y30.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>RAMB16_X2Y30.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y67.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>hijacker1/SGMCORE1/n1937&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y67.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_P1[5]_add_1187_OUT_cy&lt;3&gt;</twComp><twBEL>hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_P1[5]_add_1187_OUT_lut&lt;2&gt;</twBEL><twBEL>hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_P1[5]_add_1187_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y97.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.155</twDelInfo><twComp>hijacker1/SGMCORE1/SGMInfo_shiftOut[2][173]_P1[5]_add_1187_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_4</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y71.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.997</twDelInfo><twComp>hijacker1/SGMCORE1/N5230</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y71.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y71.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y66.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>hijacker1/SGMCORE1/N4156</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs&lt;2&gt;</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs0S/Mmux_MinData_31</twBEL><twBEL>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs_2</twBEL></twPathDel><twLogDel>3.600</twLogDel><twRouteDel>8.634</twRouteDel><twTotDel>12.234</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.215</twSlack><twSrc BELType="RAM">hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">hijacker1/SGMCORE1/SGMLoop[29].[2].Cs_2</twDest><twTotPathDel>12.222</twTotPathDel><twClkSkew dest = "0.579" src = "0.607">0.028</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X2Y30.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>RAMB16_X2Y30.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y67.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.227</twDelInfo><twComp>hijacker1/SGMCORE1/n1937&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y67.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_P1[5]_add_1187_OUT_cy&lt;3&gt;</twComp><twBEL>hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_P1[5]_add_1187_OUT_lut&lt;0&gt;</twBEL><twBEL>hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_P1[5]_add_1187_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y97.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.155</twDelInfo><twComp>hijacker1/SGMCORE1/SGMInfo_shiftOut[2][173]_P1[5]_add_1187_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_4</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y71.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.997</twDelInfo><twComp>hijacker1/SGMCORE1/N5230</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y71.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y71.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y66.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>hijacker1/SGMCORE1/N4156</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs&lt;2&gt;</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs0S/Mmux_MinData_31</twBEL><twBEL>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs_2</twBEL></twPathDel><twLogDel>3.741</twLogDel><twRouteDel>8.481</twRouteDel><twTotDel>12.222</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.297</twSlack><twSrc BELType="RAM">hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">hijacker1/SGMCORE1/SGMLoop[29].[2].Cs_2</twDest><twTotPathDel>12.140</twTotPathDel><twClkSkew dest = "0.579" src = "0.607">0.028</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X2Y30.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>RAMB16_X2Y30.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>hijacker1/SGMCORE1/[28].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y67.AX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>hijacker1/SGMCORE1/n1937&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y67.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_P1[5]_add_1187_OUT_cy&lt;3&gt;</twComp><twBEL>hijacker1/SGMCORE1/Madd_SGMInfo_shiftOut[2][173]_P1[5]_add_1187_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y97.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.155</twDelInfo><twComp>hijacker1/SGMCORE1/SGMInfo_shiftOut[2][173]_P1[5]_add_1187_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_4</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y71.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.997</twDelInfo><twComp>hijacker1/SGMCORE1/N5230</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y71.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y71.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y66.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>hijacker1/SGMCORE1/N4156</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs&lt;2&gt;</twComp><twBEL>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs0S/Mmux_MinData_31</twBEL><twBEL>hijacker1/SGMCORE1/SGMLoop[29].[2].Cs_2</twBEL></twPathDel><twLogDel>3.552</twLogDel><twRouteDel>8.588</twRouteDel><twTotDel>12.140</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CAMB_PCLK_I = PERIOD TIMEGRP &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SGMCORE1/[10].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y20.DIA6), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.265</twSlack><twSrc BELType="FF">hijacker1/SGMCORE1/SGMInfo_in1_reg_60</twSrc><twDest BELType="RAM">hijacker1/SGMCORE1/[10].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.270</twTotPathDel><twClkSkew dest = "0.068" src = "0.063">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/SGMCORE1/SGMInfo_in1_reg_60</twSrc><twDest BELType='RAM'>hijacker1/SGMCORE1/[10].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X40Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>hijacker1/SGMCORE1/SGMInfo_in1_reg&lt;63&gt;</twComp><twBEL>hijacker1/SGMCORE1/SGMInfo_in1_reg_60</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y20.DIA6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>hijacker1/SGMCORE1/SGMInfo_in1_reg&lt;60&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y20.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>hijacker1/SGMCORE1/[10].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>hijacker1/SGMCORE1/[10].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SGMCORE1/[10].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y20.DIA8), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.265</twSlack><twSrc BELType="FF">hijacker1/SGMCORE1/SGMInfo_in1_reg_63</twSrc><twDest BELType="RAM">hijacker1/SGMCORE1/[10].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.270</twTotPathDel><twClkSkew dest = "0.068" src = "0.063">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/SGMCORE1/SGMInfo_in1_reg_63</twSrc><twDest BELType='RAM'>hijacker1/SGMCORE1/[10].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X40Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>hijacker1/SGMCORE1/SGMInfo_in1_reg&lt;63&gt;</twComp><twBEL>hijacker1/SGMCORE1/SGMInfo_in1_reg_63</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y20.DIA8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>hijacker1/SGMCORE1/SGMInfo_in1_reg&lt;63&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y20.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>hijacker1/SGMCORE1/[10].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>hijacker1/SGMCORE1/[10].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SGMCORE1/[10].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y20.DIPA0), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.265</twSlack><twSrc BELType="FF">hijacker1/SGMCORE1/SGMInfo_in1_reg_62</twSrc><twDest BELType="RAM">hijacker1/SGMCORE1/[10].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.270</twTotPathDel><twClkSkew dest = "0.068" src = "0.063">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/SGMCORE1/SGMInfo_in1_reg_62</twSrc><twDest BELType='RAM'>hijacker1/SGMCORE1/[10].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X40Y40.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>hijacker1/SGMCORE1/SGMInfo_in1_reg&lt;63&gt;</twComp><twBEL>hijacker1/SGMCORE1/SGMInfo_in1_reg_62</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y20.DIPA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>hijacker1/SGMCORE1/SGMInfo_in1_reg&lt;62&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y20.CLKA</twSite><twDelType>Trckd_DIPA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>hijacker1/SGMCORE1/[10].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>hijacker1/SGMCORE1/[10].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="83"><twPinLimitBanner>Component Switching Limit Checks: TS_CAMB_PCLK_I = PERIOD TIMEGRP &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="84" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="9.376" period="12.500" constraintValue="12.500" deviceLimit="3.124" freqLimit="320.102" physResource="hijacker1/SGMCORE1/[63].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="hijacker1/SGMCORE1/[63].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y24.CLKA" clockNet="CamBPClk"/><twPinLimit anchorID="85" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="9.376" period="12.500" constraintValue="12.500" deviceLimit="3.124" freqLimit="320.102" physResource="hijacker1/SGMCORE1/[62].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="hijacker1/SGMCORE1/[62].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y26.CLKA" clockNet="CamBPClk"/><twPinLimit anchorID="86" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="9.376" period="12.500" constraintValue="12.500" deviceLimit="3.124" freqLimit="320.102" physResource="hijacker1/SGMCORE1/[61].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="hijacker1/SGMCORE1/[61].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y26.CLKA" clockNet="CamBPClk"/></twPinLimitRpt></twConst><twConst anchorID="87" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_recfg_clkfx&quot; TS_CLK_I * 1.08 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="88"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_recfg_clkfx&quot; TS_CLK_I * 1.08 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="89" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.001" period="0.926" constraintValue="0.926" deviceLimit="0.925" freqLimit="1081.081" physResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0" logResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="Inst_SysCon/pllout_xs"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.131" period="4.630" constraintValue="4.630" deviceLimit="2.499" freqLimit="400.160" physResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3" logResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3" locationPin="PLL_ADV_X0Y1.CLKOUT3" clockNet="Inst_SysCon/pllout_x2"/><twPinLimit anchorID="91" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="5.926" period="9.260" constraintValue="4.630" deviceLimit="1.667" physResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1" logResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="Inst_SysCon/Pclk"/></twPinLimitRpt></twConst><twConst anchorID="92" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;</twConstName><twItemCnt>6211</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1489</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.591</twMinPer></twConstHead><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/Inst_TWICtl/dataByte_0 (SLICE_X52Y6.C1), 26 paths
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.079</twSlack><twSrc BELType="FF">Inst_camctlA/initA_1</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_0</twDest><twTotPathDel>8.026</twTotPathDel><twClkSkew dest = "0.232" src = "0.245">0.013</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_1</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X57Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X57Y8.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp><twBEL>Inst_camctlA/initA_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y9.D3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.739</twDelInfo><twComp>Inst_camctlA/initA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y9.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_camctlA/_n0130&lt;8&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y10.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.634</twDelInfo><twComp>Inst_camctlA/_n0130&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/mux8</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux81</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y6.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.427</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/mux8</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y6.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>Inst_camctlA/initFb&lt;0&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux83_G</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/mux83</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_0</twBEL></twPathDel><twLogDel>1.226</twLogDel><twRouteDel>6.800</twRouteDel><twTotDel>8.026</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.085</twSlack><twSrc BELType="FF">Inst_camctlA/initA_3</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_0</twDest><twTotPathDel>8.020</twTotPathDel><twClkSkew dest = "0.232" src = "0.245">0.013</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_3</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X57Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X57Y8.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp><twBEL>Inst_camctlA/initA_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y9.D5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">3.663</twDelInfo><twComp>Inst_camctlA/initA&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y9.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_camctlA/_n0130&lt;8&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y10.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.634</twDelInfo><twComp>Inst_camctlA/_n0130&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/mux8</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux81</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y6.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.427</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/mux8</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y6.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>Inst_camctlA/initFb&lt;0&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux83_G</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/mux83</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_0</twBEL></twPathDel><twLogDel>1.296</twLogDel><twRouteDel>6.724</twRouteDel><twTotDel>8.020</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.100</twSlack><twSrc BELType="FF">Inst_camctlA/initA_2</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_0</twDest><twTotPathDel>8.005</twTotPathDel><twClkSkew dest = "0.232" src = "0.245">0.013</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_2</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X57Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X57Y8.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp><twBEL>Inst_camctlA/initA_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y9.D4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">3.718</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y9.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_camctlA/_n0130&lt;8&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y10.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.634</twDelInfo><twComp>Inst_camctlA/_n0130&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/mux8</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux81</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y6.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.427</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/mux8</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y6.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>Inst_camctlA/initFb&lt;0&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux83_G</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/mux83</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_0</twBEL></twPathDel><twLogDel>1.226</twLogDel><twRouteDel>6.779</twRouteDel><twTotDel>8.005</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/Inst_TWICtl/dataByte_7 (SLICE_X55Y7.C2), 26 paths
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.622</twSlack><twSrc BELType="FF">Inst_camctlA/initA_0</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_7</twDest><twTotPathDel>7.481</twTotPathDel><twClkSkew dest = "0.230" src = "0.245">0.015</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_0</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X57Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X57Y8.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp><twBEL>Inst_camctlA/initA_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y8.D1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.530</twDelInfo><twComp>Inst_camctlA/initA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_camctlA/_n0130&lt;31&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM32</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y8.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>Inst_camctlA/_n0130&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y8.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N28</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux116_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y7.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.952</twDelInfo><twComp>N28</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y7.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlA/initFb&lt;7&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux116</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_7</twBEL></twPathDel><twLogDel>1.175</twLogDel><twRouteDel>6.306</twRouteDel><twTotDel>7.481</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.942</twSlack><twSrc BELType="FF">Inst_camctlA/initA_3</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_7</twDest><twTotPathDel>7.161</twTotPathDel><twClkSkew dest = "0.230" src = "0.245">0.015</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_3</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X57Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X57Y8.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp><twBEL>Inst_camctlA/initA_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y8.D4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">3.140</twDelInfo><twComp>Inst_camctlA/initA&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_camctlA/_n0130&lt;31&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM32</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y8.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>Inst_camctlA/_n0130&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y8.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N28</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux116_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y7.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.952</twDelInfo><twComp>N28</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y7.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlA/initFb&lt;7&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux116</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_7</twBEL></twPathDel><twLogDel>1.245</twLogDel><twRouteDel>5.916</twRouteDel><twTotDel>7.161</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.039</twSlack><twSrc BELType="FF">Inst_camctlA/initA_0</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_7</twDest><twTotPathDel>7.064</twTotPathDel><twClkSkew dest = "0.230" src = "0.245">0.015</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_0</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X57Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X57Y8.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp><twBEL>Inst_camctlA/initA_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y8.C1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.498</twDelInfo><twComp>Inst_camctlA/initA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y8.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_camctlA/_n0130&lt;31&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM24</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y8.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>Inst_camctlA/_n0130&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y8.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N28</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux116_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y7.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.952</twDelInfo><twComp>N28</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y7.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlA/initFb&lt;7&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux116</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_7</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>5.831</twRouteDel><twTotDel>7.064</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/Inst_TWICtl/dataByte_6 (SLICE_X53Y7.D2), 26 paths
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.910</twSlack><twSrc BELType="FF">Inst_camctlA/initA_0</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_6</twDest><twTotPathDel>7.193</twTotPathDel><twClkSkew dest = "0.230" src = "0.245">0.015</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_0</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X57Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X57Y8.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp><twBEL>Inst_camctlA/initA_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y8.D1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.530</twDelInfo><twComp>Inst_camctlA/initA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y8.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_camctlA/_n0130&lt;31&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM31</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y7.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>Inst_camctlA/_n0130&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;203&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux115_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y7.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.493</twDelInfo><twComp>N36</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y7.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlA/initFb&lt;6&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux115</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_6</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>5.960</twRouteDel><twTotDel>7.193</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.230</twSlack><twSrc BELType="FF">Inst_camctlA/initA_3</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_6</twDest><twTotPathDel>6.873</twTotPathDel><twClkSkew dest = "0.230" src = "0.245">0.015</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_3</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X57Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X57Y8.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp><twBEL>Inst_camctlA/initA_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y8.D4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">3.140</twDelInfo><twComp>Inst_camctlA/initA&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y8.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_camctlA/_n0130&lt;31&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM31</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y7.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>Inst_camctlA/_n0130&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;203&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux115_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y7.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.493</twDelInfo><twComp>N36</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y7.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlA/initFb&lt;6&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux115</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_6</twBEL></twPathDel><twLogDel>1.303</twLogDel><twRouteDel>5.570</twRouteDel><twTotDel>6.873</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.444</twSlack><twSrc BELType="FF">Inst_camctlA/initA_3</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_6</twDest><twTotPathDel>6.659</twTotPathDel><twClkSkew dest = "0.230" src = "0.245">0.015</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_3</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X57Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X57Y8.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp><twBEL>Inst_camctlA/initA_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y8.B4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.922</twDelInfo><twComp>Inst_camctlA/initA&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y8.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_camctlA/_n0130&lt;31&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM23</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y7.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.999</twDelInfo><twComp>Inst_camctlA/_n0130&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;203&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux115_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y7.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.493</twDelInfo><twComp>N36</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y7.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlA/initFb&lt;6&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux115</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_6</twBEL></twPathDel><twLogDel>1.245</twLogDel><twRouteDel>5.414</twRouteDel><twTotDel>6.659</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/Mram_CamInitRAM4 (SLICE_X52Y7.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.225</twSlack><twSrc BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_3</twSrc><twDest BELType="RAM">Inst_camctlA/Mram_CamInitRAM4</twDest><twTotPathDel>0.227</twTotPathDel><twClkSkew dest = "0.032" src = "0.030">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_3</twSrc><twDest BELType='RAM'>Inst_camctlA/Mram_CamInitRAM4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X53Y7.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_camctlA/initFb&lt;6&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y7.AI</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.033</twDelInfo><twComp>Inst_camctlA/initFb&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y7.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.004</twDelInfo><twComp>Inst_camctlA/_n0130&lt;7&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM4</twBEL></twPathDel><twLogDel>0.194</twLogDel><twRouteDel>0.033</twRouteDel><twTotDel>0.227</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twDestClk><twPctLog>85.5</twPctLog><twPctRoute>14.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/Mram_CamInitRAM13 (SLICE_X2Y22.CI), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.279</twSlack><twSrc BELType="FF">Inst_camctlB/regData1_4</twSrc><twDest BELType="RAM">Inst_camctlB/Mram_CamInitRAM13</twDest><twTotPathDel>0.281</twTotPathDel><twClkSkew dest = "0.033" src = "0.031">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_camctlB/regData1_4</twSrc><twDest BELType='RAM'>Inst_camctlB/Mram_CamInitRAM13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X3Y22.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>Inst_camctlB/initFb&lt;11&gt;</twComp><twBEL>Inst_camctlB/regData1_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y22.CI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.013</twDelInfo><twComp>Inst_camctlB/initFb&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y22.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.024</twDelInfo><twComp>Inst_camctlB/_n0130&lt;20&gt;</twComp><twBEL>Inst_camctlB/Mram_CamInitRAM13</twBEL></twPathDel><twLogDel>0.268</twLogDel><twRouteDel>0.013</twRouteDel><twTotDel>0.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twDestClk><twPctLog>95.4</twPctLog><twPctRoute>4.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/Mram_CamInitRAM8 (SLICE_X52Y7.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.321</twSlack><twSrc BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_7</twSrc><twDest BELType="RAM">Inst_camctlA/Mram_CamInitRAM8</twDest><twTotPathDel>0.325</twTotPathDel><twClkSkew dest = "0.064" src = "0.060">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_7</twSrc><twDest BELType='RAM'>Inst_camctlA/Mram_CamInitRAM8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X55Y7.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_camctlA/initFb&lt;7&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y7.DI</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>Inst_camctlA/initFb&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y7.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>Inst_camctlA/_n0130&lt;7&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM8</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.325</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twDestClk><twPctLog>60.3</twPctLog><twPctRoute>39.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="117"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="118" type="MINPERIOD" name="Tbcper_I" slack="39.940" period="41.670" constraintValue="41.670" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0" logResource="Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="Inst_SysCon/Inst_dcm_fixed/clkfx"/><twPinLimit anchorID="119" type="MINPERIOD" name="Tockper" slack="40.031" period="41.670" constraintValue="41.670" deviceLimit="1.639" freqLimit="610.128" physResource="CAMA_MCLK_O_OBUF/CLK0" logResource="Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK0" locationPin="OLOGIC_X19Y0.CLK0" clockNet="CamClk"/><twPinLimit anchorID="120" type="MINPERIOD" name="Tockper" slack="40.031" period="41.670" constraintValue="41.670" deviceLimit="1.639" freqLimit="610.128" physResource="CAMB_MCLK_O_OBUF/CLK0" logResource="Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK0" locationPin="OLOGIC_X12Y2.CLK0" clockNet="CamClk"/></twPinLimitRpt></twConst><twConst anchorID="121" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx180&quot; TS_CLK_I * 0.24 PHASE 20.8354169         ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="122"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_fixed_clkfx180&quot; TS_CLK_I * 0.24 PHASE 20.8354169
        ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="123" type="MINPERIOD" name="Tbcper_I" slack="39.940" period="41.670" constraintValue="41.670" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0" logResource="Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="Inst_SysCon/Inst_dcm_fixed/clkfx180"/><twPinLimit anchorID="124" type="MINPERIOD" name="Tockper" slack="40.267" period="41.670" constraintValue="41.670" deviceLimit="1.403" freqLimit="712.758" physResource="CAMA_MCLK_O_OBUF/CLK1" logResource="Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK1" locationPin="OLOGIC_X19Y0.CLK1" clockNet="CamClk_180"/><twPinLimit anchorID="125" type="MINPERIOD" name="Tockper" slack="40.267" period="41.670" constraintValue="41.670" deviceLimit="1.403" freqLimit="712.758" physResource="CAMB_MCLK_O_OBUF/CLK1" logResource="Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK1" locationPin="OLOGIC_X12Y2.CLK1" clockNet="CamClk_180"/></twPinLimitRpt></twConst><twConst anchorID="126" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x_180&quot;         TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>1</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.249</twMinPer></twConstHead><twPinLimitRpt anchorID="127"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x_180&quot;
        TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="128" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="-0.249" period="1.000" constraintValue="1.000" deviceLimit="1.249" freqLimit="800.641" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="ddr2clk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="129" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x&quot; TS_CLK_I *         10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>1</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.249</twMinPer></twConstHead><twPinLimitRpt anchorID="130"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x&quot; TS_CLK_I *
        10 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="131" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="-0.249" period="1.000" constraintValue="1.000" deviceLimit="1.249" freqLimit="800.641" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="ddr2clk_2x"/></twPinLimitRpt></twConst><twConst anchorID="132" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;         TS_CLK_I * 1.25 HIGH 50%;</twConstName><twItemCnt>13265</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1312</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.671</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1 (SLICE_X0Y45.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.329</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1</twDest><twTotPathDel>7.538</twTotPathDel><twClkSkew dest = "0.572" src = "0.603">0.031</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y95.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.433</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>57</twFanCnt><twDelInfo twEdge="twRising">5.156</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y45.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1</twBEL></twPathDel><twLogDel>0.949</twLogDel><twRouteDel>6.589</twRouteDel><twTotDel>7.538</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0 (SLICE_X0Y45.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.340</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0</twDest><twTotPathDel>7.527</twTotPathDel><twClkSkew dest = "0.572" src = "0.603">0.031</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y95.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.433</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>57</twFanCnt><twDelInfo twEdge="twRising">5.156</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y45.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0</twBEL></twPathDel><twLogDel>0.938</twLogDel><twRouteDel>6.589</twRouteDel><twTotDel>7.527</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2 (SLICE_X0Y45.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.363</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2</twDest><twTotPathDel>7.504</twTotPathDel><twClkSkew dest = "0.572" src = "0.603">0.031</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y95.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.433</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>57</twFanCnt><twDelInfo twEdge="twRising">5.156</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y45.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2</twBEL></twPathDel><twLogDel>0.915</twLogDel><twRouteDel>6.589</twRouteDel><twTotDel>7.504</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;
        TS_CLK_I * 1.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_7 (SLICE_X10Y98.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.384</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_7</twDest><twTotPathDel>0.386</twTotPathDel><twClkSkew dest = "0.075" src = "0.073">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y98.CE</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y98.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg&lt;7&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_7</twBEL></twPathDel><twLogDel>0.092</twLogDel><twRouteDel>0.294</twRouteDel><twTotDel>0.386</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_3 (SLICE_X10Y98.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.388</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_3</twDest><twTotPathDel>0.390</twTotPathDel><twClkSkew dest = "0.075" src = "0.073">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y98.CE</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y98.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg&lt;7&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_3</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.294</twRouteDel><twTotDel>0.390</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_1 (SLICE_X10Y98.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.390</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_1</twDest><twTotPathDel>0.392</twTotPathDel><twClkSkew dest = "0.075" src = "0.073">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y98.CE</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y98.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg&lt;7&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_1</twBEL></twPathDel><twLogDel>0.098</twLogDel><twRouteDel>0.294</twRouteDel><twTotDel>0.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="145"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;
        TS_CLK_I * 1.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="146" type="MINPERIOD" name="Tbcper_I" slack="6.270" period="8.000" constraintValue="8.000" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/BUFG_inst3/I0" logResource="Inst_SysCon/BUFG_inst3/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="Inst_SysCon/mcb_drp_clk_bfg"/><twPinLimit anchorID="147" type="MINPERIOD" name="Tcp" slack="7.000" period="8.000" constraintValue="8.000" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK" locationPin="SLICE_X2Y96.CLK" clockNet="mcb_drp_clk"/><twPinLimit anchorID="148" type="MINPERIOD" name="Tcp" slack="7.000" period="8.000" constraintValue="8.000" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2/CLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_PLL_LOCK_R2/CLK" locationPin="SLICE_X2Y98.CLK" clockNet="mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="149" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;</twConstName><twItemCnt>83</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>83</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>5.118</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m (OLOGIC_X12Y119.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.488</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m</twDest><twTotPathDel>5.035</twTotPathDel><twClkSkew dest = "0.243" src = "0.244">0.001</twClkSkew><twDelConst>4.630</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twSrcClk><twPathDel><twSite>SLICE_X4Y120.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y119.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.604</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y119.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.024</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>4.604</twRouteDel><twTotDel>5.035</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twDestClk><twPctLog>8.6</twPctLog><twPctRoute>91.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s (OLOGIC_X4Y118.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.058</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s</twDest><twTotPathDel>4.494</twTotPathDel><twClkSkew dest = "0.496" src = "0.492">-0.004</twClkSkew><twDelConst>4.630</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twSrcClk><twPathDel><twSite>SLICE_X28Y111.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y118.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.119</twDelInfo><twComp>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X4Y118.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.033</twDelInfo><twComp>Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s</twComp><twBEL>Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s</twBEL></twPathDel><twLogDel>0.375</twLogDel><twRouteDel>4.119</twRouteDel><twTotDel>4.494</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twDestClk><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s (OLOGIC_X4Y118.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.084</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s</twDest><twTotPathDel>4.468</twTotPathDel><twClkSkew dest = "0.496" src = "0.492">-0.004</twClkSkew><twDelConst>4.630</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twSrcClk><twPathDel><twSite>SLICE_X28Y111.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y118.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.096</twDelInfo><twComp>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X4Y118.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.036</twDelInfo><twComp>Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s</twComp><twBEL>Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s</twBEL></twPathDel><twLogDel>0.372</twLogDel><twRouteDel>4.096</twRouteDel><twTotDel>4.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twDestClk><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s (OLOGIC_X12Y116.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.060</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s</twDest><twTotPathDel>0.114</twTotPathDel><twClkSkew dest = "0.521" src = "0.467">-0.054</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twSrcClk><twPathDel><twSite>SLICE_X27Y111.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.368</twDelInfo><twComp>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y116.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.068</twDelInfo><twComp>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X12Y116.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-1.322</twDelInfo><twComp>Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s</twComp><twBEL>Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s</twBEL></twPathDel><twLogDel>-0.954</twLogDel><twRouteDel>1.068</twRouteDel><twTotDel>0.114</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twDestClk><twPctLog>-836.8</twPctLog><twPctRoute>936.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s (OLOGIC_X12Y116.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.063</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s</twDest><twTotPathDel>0.117</twTotPathDel><twClkSkew dest = "0.521" src = "0.467">-0.054</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twSrcClk><twPathDel><twSite>SLICE_X27Y111.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.368</twDelInfo><twComp>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y116.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.068</twDelInfo><twComp>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X12Y116.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-1.319</twDelInfo><twComp>Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s</twComp><twBEL>Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s</twBEL></twPathDel><twLogDel>-0.951</twLogDel><twRouteDel>1.068</twRouteDel><twTotDel>0.117</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twDestClk><twPctLog>-812.8</twPctLog><twPctRoute>912.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s (OLOGIC_X12Y116.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.066</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s</twDest><twTotPathDel>0.120</twTotPathDel><twClkSkew dest = "0.521" src = "0.467">-0.054</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twSrcClk><twPathDel><twSite>SLICE_X27Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.368</twDelInfo><twComp>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y116.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.068</twDelInfo><twComp>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X12Y116.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-1.316</twDelInfo><twComp>Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s</twComp><twBEL>Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s</twBEL></twPathDel><twLogDel>-0.948</twLogDel><twRouteDel>1.068</twRouteDel><twTotDel>0.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twDestClk><twPctLog>-790.0</twPctLog><twPctRoute>890.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="162"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="163" type="MINPERIOD" name="Tbcper_I" slack="2.900" period="4.630" constraintValue="4.630" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/BUFG_inst2/I0" logResource="Inst_SysCon/BUFG_inst2/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="Inst_SysCon/pllout_x2"/><twPinLimit anchorID="164" type="MINPERIOD" name="Tcp" slack="4.200" period="4.630" constraintValue="4.630" deviceLimit="0.430" freqLimit="2325.581" physResource="Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn&lt;4&gt;/CLK" logResource="Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4/CK" locationPin="SLICE_X4Y120.CLK" clockNet="PClkX2"/><twPinLimit anchorID="165" type="MINPERIOD" name="Tcp" slack="4.200" period="4.630" constraintValue="4.630" deviceLimit="0.430" freqLimit="2325.581" physResource="Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn&lt;4&gt;/CLK" logResource="Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4/CK" locationPin="SLICE_X4Y120.CLK" clockNet="PClkX2"/></twPinLimitRpt></twConst><twConst anchorID="166" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_xs&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="167"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_xs&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="168" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;</twConstName><twItemCnt>4061</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>721</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.297</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (SLICE_X9Y77.B1), 3 paths
</twPathRptBanner><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.963</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twDest><twTotPathDel>8.200</twTotPathDel><twClkSkew dest = "0.596" src = "0.601">0.005</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P3CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P3RDDATA19</twSite><twDelType>Tmcbcko_RDDATA</twDelType><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y77.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.063</twDelInfo><twComp>Inst_FBCtl/p3_rd_data&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y77.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d&lt;8&gt;</twComp><twBEL>Inst_FBCtl/Mmux_DOC101</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>FbRdData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor&lt;2&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twBEL></twPathDel><twLogDel>3.335</twLogDel><twRouteDel>4.865</twRouteDel><twTotDel>8.200</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.149</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twDest><twTotPathDel>8.014</twTotPathDel><twClkSkew dest = "0.596" src = "0.601">0.005</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P3CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P3RDDATA3</twSite><twDelType>Tmcbcko_RDDATA</twDelType><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.877</twDelInfo><twComp>Inst_FBCtl/p3_rd_data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y77.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d&lt;8&gt;</twComp><twBEL>Inst_FBCtl/Mmux_DOC101</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>FbRdData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor&lt;2&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twBEL></twPathDel><twLogDel>3.335</twLogDel><twRouteDel>4.679</twRouteDel><twTotDel>8.014</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.673</twSlack><twSrc BELType="FF">Inst_FBCtl/rd_data_sel</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twDest><twTotPathDel>2.480</twTotPathDel><twClkSkew dest = "0.241" src = "0.256">0.015</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/rd_data_sel</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X11Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/rd_data_sel</twComp><twBEL>Inst_FBCtl/rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y77.C2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>Inst_FBCtl/rd_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y77.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d&lt;8&gt;</twComp><twBEL>Inst_FBCtl/Mmux_DOC101</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>FbRdData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor&lt;2&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twBEL></twPathDel><twLogDel>1.026</twLogDel><twRouteDel>1.454</twRouteDel><twTotDel>2.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (SLICE_X9Y77.B2), 3 paths
</twPathRptBanner><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.058</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twDest><twTotPathDel>8.105</twTotPathDel><twClkSkew dest = "0.596" src = "0.601">0.005</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P3CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P3RDDATA17</twSite><twDelType>Tmcbcko_RDDATA</twDelType><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y75.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.013</twDelInfo><twComp>Inst_FBCtl/p3_rd_data&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d&lt;4&gt;</twComp><twBEL>Inst_FBCtl/Mmux_DOC81</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y77.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>FbRdData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor&lt;2&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twBEL></twPathDel><twLogDel>3.227</twLogDel><twRouteDel>4.878</twRouteDel><twTotDel>8.105</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.702</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twDest><twTotPathDel>7.461</twTotPathDel><twClkSkew dest = "0.596" src = "0.601">0.005</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P3CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P3RDDATA1</twSite><twDelType>Tmcbcko_RDDATA</twDelType><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y75.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.369</twDelInfo><twComp>Inst_FBCtl/p3_rd_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d&lt;4&gt;</twComp><twBEL>Inst_FBCtl/Mmux_DOC81</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y77.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>FbRdData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor&lt;2&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twBEL></twPathDel><twLogDel>3.227</twLogDel><twRouteDel>4.234</twRouteDel><twTotDel>7.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.635</twSlack><twSrc BELType="FF">Inst_FBCtl/rd_data_sel</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twDest><twTotPathDel>2.518</twTotPathDel><twClkSkew dest = "0.241" src = "0.256">0.015</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/rd_data_sel</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X11Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/rd_data_sel</twComp><twBEL>Inst_FBCtl/rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y75.C3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>Inst_FBCtl/rd_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d&lt;4&gt;</twComp><twBEL>Inst_FBCtl/Mmux_DOC81</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y77.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>FbRdData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor&lt;2&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>1.600</twRouteDel><twTotDel>2.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2 (SLICE_X8Y75.B1), 3 paths
</twPathRptBanner><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.155</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twDest><twTotPathDel>8.004</twTotPathDel><twClkSkew dest = "0.592" src = "0.601">0.009</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P3CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P3RDDATA30</twSite><twDelType>Tmcbcko_RDDATA</twDelType><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y69.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.896</twDelInfo><twComp>Inst_FBCtl/p3_rd_data&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d&lt;6&gt;</twComp><twBEL>Inst_FBCtl/Mmux_DOC61</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y75.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>FbRdData&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/ADDERTREE_INTERNAL_Madd2_xor&lt;2&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twBEL></twPathDel><twLogDel>3.246</twLogDel><twRouteDel>4.758</twRouteDel><twTotDel>8.004</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.030</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twDest><twTotPathDel>7.129</twTotPathDel><twClkSkew dest = "0.592" src = "0.601">0.009</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P3CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P3RDDATA14</twSite><twDelType>Tmcbcko_RDDATA</twDelType><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y69.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.021</twDelInfo><twComp>Inst_FBCtl/p3_rd_data&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d&lt;6&gt;</twComp><twBEL>Inst_FBCtl/Mmux_DOC61</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y75.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>FbRdData&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/ADDERTREE_INTERNAL_Madd2_xor&lt;2&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twBEL></twPathDel><twLogDel>3.246</twLogDel><twRouteDel>3.883</twRouteDel><twTotDel>7.129</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.277</twSlack><twSrc BELType="FF">Inst_FBCtl/rd_data_sel</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twDest><twTotPathDel>2.872</twTotPathDel><twClkSkew dest = "0.237" src = "0.256">0.019</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/rd_data_sel</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X11Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/rd_data_sel</twComp><twBEL>Inst_FBCtl/rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y69.D4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>Inst_FBCtl/rd_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d&lt;6&gt;</twComp><twBEL>Inst_FBCtl/Mmux_DOC61</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y75.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>FbRdData&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/ADDERTREE_INTERNAL_Madd2_xor&lt;2&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>1.935</twRouteDel><twTotDel>2.872</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4 (SLICE_X32Y93.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.379</twSlack><twSrc BELType="FF">Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3</twSrc><twDest BELType="FF">Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twDest><twTotPathDel>0.379</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3</twSrc><twDest BELType='FF'>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.260">PClk</twSrcClk><twPathDel><twSite>SLICE_X32Y93.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twComp><twBEL>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y93.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y93.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twComp><twBEL>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/stateRd_FSM_FFd1 (SLICE_X0Y53.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.428</twSlack><twSrc BELType="FF">Inst_FBCtl/stateRd_FSM_FFd1</twSrc><twDest BELType="FF">Inst_FBCtl/stateRd_FSM_FFd1</twDest><twTotPathDel>0.428</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/stateRd_FSM_FFd1</twSrc><twDest BELType='FF'>Inst_FBCtl/stateRd_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.260">PClk</twSrcClk><twPathDel><twSite>SLICE_X0Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_FBCtl/stateRd_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateRd_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y53.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.038</twDelInfo><twComp>Inst_FBCtl/stateRd_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y53.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>Inst_FBCtl/stateRd_FSM_FFd2</twComp><twBEL>Inst_FBCtl/stateRd_FSM_FFd1-In1</twBEL><twBEL>Inst_FBCtl/stateRd_FSM_FFd1</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.038</twRouteDel><twTotDel>0.428</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3 (SLICE_X24Y102.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.429</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3</twDest><twTotPathDel>0.429</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.260">PClk</twSrcClk><twPathDel><twSite>SLICE_X24Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y102.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.039</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y102.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_xor&lt;3&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.039</twRouteDel><twTotDel>0.429</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>90.9</twPctLog><twPctRoute>9.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="193"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="194" type="MINPERIOD" name="Tbcper_I" slack="7.530" period="9.260" constraintValue="9.260" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/BUFG_inst1/I0" logResource="Inst_SysCon/BUFG_inst1/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="Inst_SysCon/pllout_x1"/><twPinLimit anchorID="195" type="MINPERIOD" name="Tmcbcper_P3CMDCLK" slack="7.760" period="9.260" constraintValue="9.260" deviceLimit="1.500" freqLimit="666.667" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK" locationPin="MCB_X0Y1.P3CMDCLK" clockNet="PClk"/><twPinLimit anchorID="196" type="MINPERIOD" name="Tcp" slack="8.260" period="9.260" constraintValue="9.260" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK" logResource="Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd/CLK" locationPin="SLICE_X38Y104.CLK" clockNet="PClk"/></twPinLimitRpt></twConst><twConst anchorID="197" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_6_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.145</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_6_LDC (SLICE_X20Y4.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathFromToDelay"><twSlack>8.355</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twTotPathDel>4.145</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y2.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.773</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y4.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_6_LDC</twBEL></twPathDel><twLogDel>1.745</twLogDel><twRouteDel>2.400</twRouteDel><twTotDel>4.145</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathFromToDelay"><twSlack>10.102</twSlack><twSrc BELType="FF">hijacker1/feedData_6</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twTotPathDel>2.398</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_6</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X8Y4.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y2.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y4.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_6_LDC</twBEL></twPathDel><twLogDel>0.843</twLogDel><twRouteDel>1.555</twRouteDel><twTotDel>2.398</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_6_LDC (SLICE_X20Y4.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathFromToDelay"><twSlack>8.689</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twTotPathDel>3.811</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y2.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.773</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y2.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>2.250</twRouteDel><twTotDel>3.811</twTotDel><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathFromToDelay"><twSlack>10.436</twSlack><twSrc BELType="FF">hijacker1/feedData_6</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twTotPathDel>2.064</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_6</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X8Y4.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y2.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y2.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twComp></twPathDel><twLogDel>0.659</twLogDel><twRouteDel>1.405</twRouteDel><twTotDel>2.064</twTotDel><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_6_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_6_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_6_LDC (SLICE_X20Y4.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="206"><twSlack>1.346</twSlack><twSrc BELType="FF">hijacker1/feedData_6</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_6</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X8Y4.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y2.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y4.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_6_LDC</twBEL></twPathDel><twLogDel>0.449</twLogDel><twRouteDel>0.897</twRouteDel><twTotDel>1.346</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="207"><twSlack>2.487</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y2.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y4.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_6_LDC</twBEL></twPathDel><twLogDel>1.012</twLogDel><twRouteDel>1.475</twRouteDel><twTotDel>2.487</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_6_LDC (SLICE_X20Y4.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="208"><twSlack>1.149</twSlack><twSrc BELType="FF">hijacker1/feedData_6</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_6</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X8Y4.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y2.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y2.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.223</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twComp></twPathDel><twLogDel>0.383</twLogDel><twRouteDel>0.766</twRouteDel><twTotDel>1.149</twTotDel><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="209"><twSlack>2.290</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y2.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y2.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.223</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twComp></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>1.344</twRouteDel><twTotDel>2.290</twTotDel><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="210" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_0_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.184</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_0_LDC (SLICE_X21Y4.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathFromToDelay"><twSlack>8.316</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twTotPathDel>4.184</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y2.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.656</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/misoGate</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y4.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_0_LDC</twBEL></twPathDel><twLogDel>1.795</twLogDel><twRouteDel>2.389</twRouteDel><twTotDel>4.184</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathFromToDelay"><twSlack>9.527</twSlack><twSrc BELType="FF">hijacker1/feedData_0</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twTotPathDel>2.973</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_0</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X8Y5.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp><twBEL>hijacker1/feedData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y2.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>hijacker1/feedData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/misoGate</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y4.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_0_LDC</twBEL></twPathDel><twLogDel>0.893</twLogDel><twRouteDel>2.080</twRouteDel><twTotDel>2.973</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_0_LDC (SLICE_X21Y4.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathFromToDelay"><twSlack>8.354</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twTotPathDel>4.146</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y2.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.656</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y2.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/misoGate</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>2.585</twRouteDel><twTotDel>4.146</twTotDel><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathFromToDelay"><twSlack>9.565</twSlack><twSrc BELType="FF">hijacker1/feedData_0</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twTotPathDel>2.935</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_0</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X8Y5.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp><twBEL>hijacker1/feedData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y2.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>hijacker1/feedData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y2.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/misoGate</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twComp></twPathDel><twLogDel>0.659</twLogDel><twRouteDel>2.276</twRouteDel><twTotDel>2.935</twTotDel><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_0_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_0_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_0_LDC (SLICE_X21Y4.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="219"><twSlack>1.663</twSlack><twSrc BELType="FF">hijacker1/feedData_0</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_0</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X8Y5.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp><twBEL>hijacker1/feedData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y2.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>hijacker1/feedData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>hijacker1/misoGate</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y4.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_0_LDC</twBEL></twPathDel><twLogDel>0.497</twLogDel><twRouteDel>1.166</twRouteDel><twTotDel>1.663</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="220"><twSlack>2.521</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y2.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>hijacker1/misoGate</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y4.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_0_LDC</twBEL></twPathDel><twLogDel>1.060</twLogDel><twRouteDel>1.461</twRouteDel><twTotDel>2.521</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_0_LDC (SLICE_X21Y4.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="221"><twSlack>1.653</twSlack><twSrc BELType="FF">hijacker1/feedData_0</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_0</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X8Y5.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp><twBEL>hijacker1/feedData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y2.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>hijacker1/feedData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y2.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>hijacker1/misoGate</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.487</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twComp></twPathDel><twLogDel>0.383</twLogDel><twRouteDel>1.270</twRouteDel><twTotDel>1.653</twTotDel><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="222"><twSlack>2.511</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y2.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y2.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>hijacker1/misoGate</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.487</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twComp></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>1.565</twRouteDel><twTotDel>2.511</twTotDel><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="223" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_1_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.235</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_1_LDC (SLICE_X27Y2.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathFromToDelay"><twSlack>8.265</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twTotPathDel>4.235</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y2.B4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y2.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_C_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y2.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y2.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_1_LDC</twBEL></twPathDel><twLogDel>1.849</twLogDel><twRouteDel>2.386</twRouteDel><twTotDel>4.235</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathFromToDelay"><twSlack>9.686</twSlack><twSrc BELType="FF">hijacker1/feedData_1</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twTotPathDel>2.814</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_1</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X8Y5.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp><twBEL>hijacker1/feedData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y2.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.331</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y2.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_C_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y2.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y2.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_1_LDC</twBEL></twPathDel><twLogDel>0.947</twLogDel><twRouteDel>1.867</twRouteDel><twTotDel>2.814</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_1_LDC (SLICE_X27Y2.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathFromToDelay"><twSlack>8.527</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twTotPathDel>3.973</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y2.B4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y2.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_C_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twComp></twPathDel><twLogDel>1.623</twLogDel><twRouteDel>2.350</twRouteDel><twTotDel>3.973</twTotDel><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathFromToDelay"><twSlack>9.948</twSlack><twSrc BELType="FF">hijacker1/feedData_1</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twTotPathDel>2.552</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_1</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X8Y5.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp><twBEL>hijacker1/feedData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y2.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.331</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y2.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_C_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twComp></twPathDel><twLogDel>0.721</twLogDel><twRouteDel>1.831</twRouteDel><twTotDel>2.552</twTotDel><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_1_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_1_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_1_LDC (SLICE_X27Y2.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="232"><twSlack>1.633</twSlack><twSrc BELType="FF">hijacker1/feedData_1</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_1</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X8Y5.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp><twBEL>hijacker1/feedData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y2.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y2.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_C_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y2.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.306</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y2.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_1_LDC</twBEL></twPathDel><twLogDel>0.511</twLogDel><twRouteDel>1.122</twRouteDel><twTotDel>1.633</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="233"><twSlack>2.510</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y2.B4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.130</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y2.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_C_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y2.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.306</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y2.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_1_LDC</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>1.436</twRouteDel><twTotDel>2.510</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_1_LDC (SLICE_X27Y2.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="234"><twSlack>1.455</twSlack><twSrc BELType="FF">hijacker1/feedData_1</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_1</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X8Y5.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp><twBEL>hijacker1/feedData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y2.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y2.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_C_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.236</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twComp></twPathDel><twLogDel>0.403</twLogDel><twRouteDel>1.052</twRouteDel><twTotDel>1.455</twTotDel><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="235"><twSlack>2.332</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y2.B4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.130</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y2.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_C_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.236</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twComp></twPathDel><twLogDel>0.966</twLogDel><twRouteDel>1.366</twRouteDel><twTotDel>2.332</twTotDel><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="236" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_2_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.270</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_2_LDC (SLICE_X25Y4.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathFromToDelay"><twSlack>8.230</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twTotPathDel>4.270</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y2.A5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.744</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_C_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y4.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_2_LDC</twBEL></twPathDel><twLogDel>1.849</twLogDel><twRouteDel>2.421</twRouteDel><twTotDel>4.270</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathFromToDelay"><twSlack>9.641</twSlack><twSrc BELType="FF">hijacker1/feedData_2</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twTotPathDel>2.859</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_2</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X8Y5.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp><twBEL>hijacker1/feedData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y2.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_C_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y4.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_2_LDC</twBEL></twPathDel><twLogDel>0.947</twLogDel><twRouteDel>1.912</twRouteDel><twTotDel>2.859</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_2_LDC (SLICE_X25Y4.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathFromToDelay"><twSlack>8.634</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twTotPathDel>3.866</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y2.A5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.744</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y2.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_C_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twComp></twPathDel><twLogDel>1.623</twLogDel><twRouteDel>2.243</twRouteDel><twTotDel>3.866</twTotDel><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathFromToDelay"><twSlack>10.045</twSlack><twSrc BELType="FF">hijacker1/feedData_2</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twTotPathDel>2.455</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_2</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X8Y5.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp><twBEL>hijacker1/feedData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y2.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y2.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_C_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twComp></twPathDel><twLogDel>0.721</twLogDel><twRouteDel>1.734</twRouteDel><twTotDel>2.455</twTotDel><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_2_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_2_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_2_LDC (SLICE_X25Y4.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="245"><twSlack>1.634</twSlack><twSrc BELType="FF">hijacker1/feedData_2</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_2</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X8Y5.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp><twBEL>hijacker1/feedData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y2.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_C_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y4.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_2_LDC</twBEL></twPathDel><twLogDel>0.511</twLogDel><twRouteDel>1.123</twRouteDel><twTotDel>1.634</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="246"><twSlack>2.573</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y2.A5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_C_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y4.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_2_LDC</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>1.499</twRouteDel><twTotDel>2.573</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_2_LDC (SLICE_X25Y4.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="247"><twSlack>1.387</twSlack><twSrc BELType="FF">hijacker1/feedData_2</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_2</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X8Y5.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp><twBEL>hijacker1/feedData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y2.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y2.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_C_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.253</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twComp></twPathDel><twLogDel>0.403</twLogDel><twRouteDel>0.984</twRouteDel><twTotDel>1.387</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="248"><twSlack>2.326</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y2.A5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y2.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_C_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.253</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twComp></twPathDel><twLogDel>0.966</twLogDel><twRouteDel>1.360</twRouteDel><twTotDel>2.326</twTotDel><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="249" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_3_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.354</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_3_LDC (SLICE_X24Y0.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="250"><twConstPath anchorID="251" twDataPathType="twDataPathFromToDelay"><twSlack>8.146</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twTotPathDel>4.354</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y0.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.860</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y0.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_LDC</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y0.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>2.793</twRouteDel><twTotDel>4.354</twTotDel><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="252"><twConstPath anchorID="253" twDataPathType="twDataPathFromToDelay"><twSlack>9.752</twSlack><twSrc BELType="FF">hijacker1/feedData_3</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twTotPathDel>2.748</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_3</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X8Y4.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y0.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.156</twDelInfo><twComp>hijacker1/feedData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y0.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_LDC</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y0.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twComp></twPathDel><twLogDel>0.659</twLogDel><twRouteDel>2.089</twRouteDel><twTotDel>2.748</twTotDel><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_3_LDC (SLICE_X24Y0.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="254"><twConstPath anchorID="255" twDataPathType="twDataPathFromToDelay"><twSlack>8.428</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twTotPathDel>4.072</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y0.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.860</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y0.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_LDC</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y0.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y0.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_3_LDC</twBEL></twPathDel><twLogDel>1.745</twLogDel><twRouteDel>2.327</twRouteDel><twTotDel>4.072</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathFromToDelay"><twSlack>10.034</twSlack><twSrc BELType="FF">hijacker1/feedData_3</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twTotPathDel>2.466</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_3</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X8Y4.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y0.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.156</twDelInfo><twComp>hijacker1/feedData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y0.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_LDC</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y0.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y0.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_3_LDC</twBEL></twPathDel><twLogDel>0.843</twLogDel><twRouteDel>1.623</twRouteDel><twTotDel>2.466</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_3_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_3_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_3_LDC (SLICE_X24Y0.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="258"><twSlack>1.391</twSlack><twSrc BELType="FF">hijacker1/feedData_3</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_3</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X8Y4.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y0.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>hijacker1/feedData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y0.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_LDC</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y0.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y0.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_3_LDC</twBEL></twPathDel><twLogDel>0.449</twLogDel><twRouteDel>0.942</twRouteDel><twTotDel>1.391</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="259"><twSlack>2.432</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y0.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y0.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_LDC</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y0.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y0.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_3_LDC</twBEL></twPathDel><twLogDel>1.012</twLogDel><twRouteDel>1.420</twRouteDel><twTotDel>2.432</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_3_LDC (SLICE_X24Y0.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="260"><twSlack>1.576</twSlack><twSrc BELType="FF">hijacker1/feedData_3</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_3</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X8Y4.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y0.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>hijacker1/feedData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y0.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_LDC</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y0.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.509</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twComp></twPathDel><twLogDel>0.383</twLogDel><twRouteDel>1.193</twRouteDel><twTotDel>1.576</twTotDel><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="261"><twSlack>2.617</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y0.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y0.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_LDC</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y0.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.509</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twComp></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>1.671</twRouteDel><twTotDel>2.617</twTotDel><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="262" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_4_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.463</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_4_LDC (SLICE_X20Y3.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="263"><twConstPath anchorID="264" twDataPathType="twDataPathFromToDelay"><twSlack>8.037</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twTotPathDel>4.463</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y2.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.068</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/win1/Window&lt;1555&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y3.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y3.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_4_LDC</twBEL></twPathDel><twLogDel>1.743</twLogDel><twRouteDel>2.720</twRouteDel><twTotDel>4.463</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="265"><twConstPath anchorID="266" twDataPathType="twDataPathFromToDelay"><twSlack>9.617</twSlack><twSrc BELType="FF">hijacker1/feedData_4</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twTotPathDel>2.883</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_4</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X8Y4.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y2.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/win1/Window&lt;1555&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y3.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y3.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_4_LDC</twBEL></twPathDel><twLogDel>0.841</twLogDel><twRouteDel>2.042</twRouteDel><twTotDel>2.883</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_4_LDC (SLICE_X20Y3.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="267"><twConstPath anchorID="268" twDataPathType="twDataPathFromToDelay"><twSlack>8.316</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twTotPathDel>4.184</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y2.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.068</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y2.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hijacker1/win1/Window&lt;1555&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y3.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twComp></twPathDel><twLogDel>1.571</twLogDel><twRouteDel>2.613</twRouteDel><twTotDel>4.184</twTotDel><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="269"><twConstPath anchorID="270" twDataPathType="twDataPathFromToDelay"><twSlack>9.896</twSlack><twSrc BELType="FF">hijacker1/feedData_4</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twTotPathDel>2.604</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_4</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X8Y4.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y2.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y2.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hijacker1/win1/Window&lt;1555&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y3.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twComp></twPathDel><twLogDel>0.669</twLogDel><twRouteDel>1.935</twRouteDel><twTotDel>2.604</twTotDel><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_4_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_4_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_4_LDC (SLICE_X20Y3.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="271"><twSlack>1.617</twSlack><twSrc BELType="FF">hijacker1/feedData_4</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_4</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X8Y4.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y2.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/win1/Window&lt;1555&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y3.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y3.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_4_LDC</twBEL></twPathDel><twLogDel>0.463</twLogDel><twRouteDel>1.154</twRouteDel><twTotDel>1.617</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="272"><twSlack>2.663</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y2.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/win1/Window&lt;1555&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y3.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y3.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_4_LDC</twBEL></twPathDel><twLogDel>1.026</twLogDel><twRouteDel>1.637</twRouteDel><twTotDel>2.663</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_4_LDC (SLICE_X20Y3.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="273"><twSlack>1.487</twSlack><twSrc BELType="FF">hijacker1/feedData_4</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_4</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X8Y4.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y2.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y2.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>hijacker1/win1/Window&lt;1555&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y3.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.306</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twComp></twPathDel><twLogDel>0.391</twLogDel><twRouteDel>1.096</twRouteDel><twTotDel>1.487</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="274"><twSlack>2.533</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y2.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y2.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>hijacker1/win1/Window&lt;1555&gt;</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y3.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.306</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twComp></twPathDel><twLogDel>0.954</twLogDel><twRouteDel>1.579</twRouteDel><twTotDel>2.533</twTotDel><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="275" twConstType="PATHDELAY" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_5_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.799</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_5_LDC (SLICE_X17Y8.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="276"><twConstPath anchorID="277" twDataPathType="twDataPathFromToDelay"><twSlack>7.701</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twTotPathDel>4.799</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y2.B3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.859</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y2.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_5_LDC</twBEL></twPathDel><twLogDel>1.795</twLogDel><twRouteDel>3.004</twRouteDel><twTotDel>4.799</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="278"><twConstPath anchorID="279" twDataPathType="twDataPathFromToDelay"><twSlack>9.518</twSlack><twSrc BELType="FF">hijacker1/feedData_5</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twTotPathDel>2.982</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_5</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X8Y4.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y2.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>hijacker1/feedData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y2.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_5_LDC</twBEL></twPathDel><twLogDel>0.893</twLogDel><twRouteDel>2.089</twRouteDel><twTotDel>2.982</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_5_LDC (SLICE_X17Y8.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="280"><twConstPath anchorID="281" twDataPathType="twDataPathFromToDelay"><twSlack>8.026</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twTotPathDel>4.474</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y2.B3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.859</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y2.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.054</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>2.913</twRouteDel><twTotDel>4.474</twTotDel><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="282"><twConstPath anchorID="283" twDataPathType="twDataPathFromToDelay"><twSlack>9.843</twSlack><twSrc BELType="FF">hijacker1/feedData_5</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twTotPathDel>2.657</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_5</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X8Y4.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y2.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>hijacker1/feedData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y2.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.054</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twComp></twPathDel><twLogDel>0.659</twLogDel><twRouteDel>1.998</twRouteDel><twTotDel>2.657</twTotDel><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_5_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_5_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_5_LDC (SLICE_X17Y8.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="284"><twSlack>1.755</twSlack><twSrc BELType="FF">hijacker1/feedData_5</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_5</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X8Y4.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y2.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>hijacker1/feedData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y2.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y8.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_5_LDC</twBEL></twPathDel><twLogDel>0.497</twLogDel><twRouteDel>1.258</twRouteDel><twTotDel>1.755</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="285"><twSlack>2.939</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y2.B3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.183</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y2.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y8.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_5_LDC</twBEL></twPathDel><twLogDel>1.060</twLogDel><twRouteDel>1.879</twRouteDel><twTotDel>2.939</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_5_LDC (SLICE_X17Y8.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="286"><twSlack>1.584</twSlack><twSrc BELType="FF">hijacker1/feedData_5</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_5</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X8Y4.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp><twBEL>hijacker1/feedData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y2.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>hijacker1/feedData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y2.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.639</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twComp></twPathDel><twLogDel>0.383</twLogDel><twRouteDel>1.201</twRouteDel><twTotDel>1.584</twTotDel><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="287"><twSlack>2.768</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y2.B3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.183</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y2.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.639</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twComp></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>1.822</twRouteDel><twTotDel>2.768</twTotDel><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="288" twConstType="OFFSETINDELAY" ><twConstHead uID="21"><twConstName UCFConstName="OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE &quot;CAMA_PCLK_I&quot; RISING;" ScopeName="">OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMA_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twItemCnt>50</twItemCnt><twErrCntSetup>27</twErrCntSetup><twErrCntEndPt>27</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>50</twEndPtCnt><twPathErrCnt>27</twPathErrCnt><twMinOff>4.539</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA19), 1 path
</twPathRptBanner><twPathRpt anchorID="289"><twConstOffIn anchorID="290" twDataPathType="twDataPathMaxDelay"><twSlack>-3.289</twSlack><twSrc BELType="PAD">SW_I&lt;7&gt;</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twClkDel>3.241</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;7&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;7&gt;</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>E4.PAD</twSrcSite><twPathDel><twSite>E4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;7&gt;</twComp><twBEL>SW_I&lt;7&gt;</twBEL><twBEL>SW_I_7_IBUF</twBEL><twBEL>ProtoComp2.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.336</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y61.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.251</twDelInfo><twComp>Inst_FBCtl/p1_wr_data_5</twComp><twBEL>hijacker1/Mmux_DO1101</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRDATA19</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">2.347</twDelInfo><twComp>CamAD&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>2.072</twLogDel><twRouteDel>5.683</twRouteDel><twTotDel>7.755</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp8.IMUX.22</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.918</twRouteDel><twTotDel>3.241</twTotDel><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA29), 1 path
</twPathRptBanner><twPathRpt anchorID="291"><twConstOffIn anchorID="292" twDataPathType="twDataPathMaxDelay"><twSlack>-3.090</twSlack><twSrc BELType="PAD">SW_I&lt;7&gt;</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twClkDel>3.241</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;7&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;7&gt;</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>E4.PAD</twSrcSite><twPathDel><twSite>E4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;7&gt;</twComp><twBEL>SW_I&lt;7&gt;</twBEL><twBEL>SW_I_7_IBUF</twBEL><twBEL>ProtoComp2.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.055</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y64.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.251</twDelInfo><twComp>Inst_FBCtl/p1_wr_data_15</twComp><twBEL>hijacker1/Mmux_DO151</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRDATA29</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">2.429</twDelInfo><twComp>CamAD&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>2.072</twLogDel><twRouteDel>5.484</twRouteDel><twTotDel>7.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp8.IMUX.22</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.918</twRouteDel><twTotDel>3.241</twTotDel><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA27), 1 path
</twPathRptBanner><twPathRpt anchorID="293"><twConstOffIn anchorID="294" twDataPathType="twDataPathMaxDelay"><twSlack>-2.934</twSlack><twSrc BELType="PAD">SW_I&lt;7&gt;</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twClkDel>3.241</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;7&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;7&gt;</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>E4.PAD</twSrcSite><twPathDel><twSite>E4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;7&gt;</twComp><twBEL>SW_I&lt;7&gt;</twBEL><twBEL>SW_I_7_IBUF</twBEL><twBEL>ProtoComp2.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y60.C5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">3.299</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y60.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>Inst_FBCtl/p1_wr_data_12</twComp><twBEL>hijacker1/Mmux_DO131</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRDATA27</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.967</twDelInfo><twComp>CamAD&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>2.134</twLogDel><twRouteDel>5.266</twRouteDel><twTotDel>7.400</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp8.IMUX.22</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.918</twRouteDel><twTotDel>3.241</twTotDel><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMA_PCLK_I&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_InputSync_FVA/sreg_0 (SLICE_X39Y2.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="295"><twConstOffIn anchorID="296" twDataPathType="twDataPathMinDelay"><twSlack>5.242</twSlack><twSrc BELType="PAD">CAMA_FV_I</twSrc><twDest BELType="FF">Inst_InputSync_FVA/sreg_0</twDest><twClkDel>3.544</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_InputSync_FVA/sreg&lt;1&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMA_FV_I</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_FV_I</twSrc><twDest BELType='FF'>Inst_InputSync_FVA/sreg_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>T12.PAD</twSrcSite><twPathDel><twSite>T12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_FV_I</twComp><twBEL>CAMA_FV_I</twBEL><twBEL>CAMA_FV_I_IBUF</twBEL><twBEL>ProtoComp2.IMUX.4</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y2.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>Inst_InputSync_FVA/n0003&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y2.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>Inst_InputSync_FVA/sreg&lt;1&gt;</twComp><twBEL>Inst_InputSync_FVA/sreg_0</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>1.387</twRouteDel><twTotDel>2.561</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_InputSync_FVA/sreg_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp8.IMUX.22</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.254</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.025</twRouteDel><twTotDel>3.544</twTotDel><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/D_O_5 (SLICE_X47Y0.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="297"><twConstOffIn anchorID="298" twDataPathType="twDataPathMinDelay"><twSlack>5.594</twSlack><twSrc BELType="PAD">CAMA_D_I&lt;5&gt;</twSrc><twDest BELType="FF">Inst_camctlA/D_O_5</twDest><twClkDel>3.544</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_camctlA/D_O&lt;15&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMA_D_I&lt;5&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_D_I&lt;5&gt;</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>U13.PAD</twSrcSite><twPathDel><twSite>U13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_D_I&lt;5&gt;</twComp><twBEL>CAMA_D_I&lt;5&gt;</twBEL><twBEL>CAMA_D_I_5_IBUF</twBEL><twBEL>ProtoComp2.IMUX.14</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y0.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>CAMA_D_I_5_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y0.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>Inst_camctlA/D_O&lt;15&gt;</twComp><twBEL>Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT121</twBEL><twBEL>Inst_camctlA/D_O_5</twBEL></twPathDel><twLogDel>1.328</twLogDel><twRouteDel>1.585</twRouteDel><twTotDel>2.913</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp8.IMUX.22</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y0.CLK</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.254</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.025</twRouteDel><twTotDel>3.544</twTotDel><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/D_O_7 (SLICE_X47Y0.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="299"><twConstOffIn anchorID="300" twDataPathType="twDataPathMinDelay"><twSlack>5.595</twSlack><twSrc BELType="PAD">CAMA_D_I&lt;7&gt;</twSrc><twDest BELType="FF">Inst_camctlA/D_O_7</twDest><twClkDel>3.544</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_camctlA/D_O&lt;15&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMA_D_I&lt;7&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_D_I&lt;7&gt;</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>R11.PAD</twSrcSite><twPathDel><twSite>R11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_D_I&lt;7&gt;</twComp><twBEL>CAMA_D_I&lt;7&gt;</twBEL><twBEL>CAMA_D_I_7_IBUF</twBEL><twBEL>ProtoComp2.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y0.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.586</twDelInfo><twComp>CAMA_D_I_7_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y0.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>Inst_camctlA/D_O&lt;15&gt;</twComp><twBEL>Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT141</twBEL><twBEL>Inst_camctlA/D_O_7</twBEL></twPathDel><twLogDel>1.328</twLogDel><twRouteDel>1.586</twRouteDel><twTotDel>2.914</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp8.IMUX.22</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y0.CLK</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.254</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.025</twRouteDel><twTotDel>3.544</twTotDel><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="301" twConstType="OFFSETINDELAY" ><twConstHead uID="22"><twConstName UCFConstName="OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE &quot;CAMB_PCLK_I&quot; RISING;" ScopeName="">OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMB_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twItemCnt>214</twItemCnt><twErrCntSetup>142</twErrCntSetup><twErrCntEndPt>142</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>206</twEndPtCnt><twPathErrCnt>149</twPathErrCnt><twMinOff>5.099</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_0 (SLICE_X46Y81.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="302"><twConstOffIn anchorID="303" twDataPathType="twDataPathMaxDelay"><twSlack>-3.849</twSlack><twSrc BELType="PAD">SW_I&lt;3&gt;</twSrc><twDest BELType="FF">hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_0</twDest><twClkDel>3.168</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_0</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;3&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;3&gt;</twSrc><twDest BELType='FF'>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P15.PAD</twSrcSite><twPathDel><twSite>P15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.310</twDelInfo><twComp>SW_I&lt;3&gt;</twComp><twBEL>SW_I&lt;3&gt;</twBEL><twBEL>SW_I_3_IBUF</twBEL><twBEL>ProtoComp2.IMUX.20</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">6.591</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[3].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.341</twDelInfo><twComp>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_0</twComp><twBEL>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_Madd_cy&lt;4&gt;1</twBEL><twBEL>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_0</twBEL></twPathDel><twLogDel>1.651</twLogDel><twRouteDel>6.591</twRouteDel><twTotDel>8.242</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp8.IMUX.23</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y81.CLK</twSite><twDelType>net</twDelType><twFanCnt>2171</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.845</twRouteDel><twTotDel>3.168</twTotDel><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point hijacker1/P1_3 (SLICE_X40Y69.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="304"><twConstOffIn anchorID="305" twDataPathType="twDataPathMaxDelay"><twSlack>-3.337</twSlack><twSrc BELType="PAD">SW_I&lt;3&gt;</twSrc><twDest BELType="FF">hijacker1/P1_3</twDest><twClkDel>3.189</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/P1&lt;1&gt;</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;3&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;3&gt;</twSrc><twDest BELType='FF'>hijacker1/P1_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>P15.PAD</twSrcSite><twPathDel><twSite>P15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.310</twDelInfo><twComp>SW_I&lt;3&gt;</twComp><twBEL>SW_I&lt;3&gt;</twBEL><twBEL>SW_I_3_IBUF</twBEL><twBEL>ProtoComp2.IMUX.20</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y69.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">6.121</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[3].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.320</twDelInfo><twComp>hijacker1/P1&lt;1&gt;</twComp><twBEL>Inst_SysCon/SYNC_SW/gen_bits[3].gen_bit/n0003&lt;0&gt;_rt</twBEL><twBEL>hijacker1/P1_3</twBEL></twPathDel><twLogDel>1.630</twLogDel><twRouteDel>6.121</twRouteDel><twTotDel>7.751</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/P1_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp8.IMUX.23</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y69.CLK</twSite><twDelType>net</twDelType><twFanCnt>2171</twFanCnt><twDelInfo twEdge="twRising">1.189</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.866</twRouteDel><twTotDel>3.189</twTotDel><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_1 (SLICE_X47Y69.C2), 1 path
</twPathRptBanner><twPathRpt anchorID="306"><twConstOffIn anchorID="307" twDataPathType="twDataPathMaxDelay"><twSlack>-3.256</twSlack><twSrc BELType="PAD">SW_I&lt;3&gt;</twSrc><twDest BELType="FF">hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_1</twDest><twClkDel>3.186</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_1</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;3&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;3&gt;</twSrc><twDest BELType='FF'>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>P15.PAD</twSrcSite><twPathDel><twSite>P15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.310</twDelInfo><twComp>SW_I&lt;3&gt;</twComp><twBEL>SW_I&lt;3&gt;</twBEL><twBEL>SW_I_3_IBUF</twBEL><twBEL>ProtoComp2.IMUX.20</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y69.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">6.035</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[3].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.322</twDelInfo><twComp>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_1</twComp><twBEL>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_Madd_41</twBEL><twBEL>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_1</twBEL></twPathDel><twLogDel>1.632</twLogDel><twRouteDel>6.035</twRouteDel><twTotDel>7.667</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/Mmult_SW_I[3]_PWR_9_o_MuLt_87_OUT_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp8.IMUX.23</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y69.CLK</twSite><twDelType>net</twDelType><twFanCnt>2171</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.863</twRouteDel><twTotDel>3.186</twTotDel><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMB_PCLK_I&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_InputSync_FVB/sreg_0 (SLICE_X19Y2.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="308"><twConstOffIn anchorID="309" twDataPathType="twDataPathMinDelay"><twSlack>5.202</twSlack><twSrc BELType="PAD">CAMB_FV_I</twSrc><twDest BELType="FF">Inst_InputSync_FVB/sreg_0</twDest><twClkDel>3.539</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>Inst_InputSync_FVB/sreg&lt;1&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMB_FV_I</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_FV_I</twSrc><twDest BELType='FF'>Inst_InputSync_FVB/sreg_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>R7.PAD</twSrcSite><twPathDel><twSite>R7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_FV_I</twComp><twBEL>CAMB_FV_I</twBEL><twBEL>CAMB_FV_I_IBUF</twBEL><twBEL>ProtoComp2.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y2.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.342</twDelInfo><twComp>Inst_InputSync_FVB/n0003&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y2.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>Inst_InputSync_FVB/sreg&lt;1&gt;</twComp><twBEL>Inst_InputSync_FVB/sreg_0</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>1.342</twRouteDel><twTotDel>2.516</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>Inst_InputSync_FVB/sreg_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp8.IMUX.23</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>2171</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.020</twRouteDel><twTotDel>3.539</twTotDel><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/misoGate (SLICE_X28Y2.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="310"><twConstOffIn anchorID="311" twDataPathType="twDataPathMinDelay"><twSlack>5.314</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="FF">hijacker1/misoGate</twDest><twClkDel>3.539</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/misoGate</twClkDest><twOff>6.250</twOff><twOffSrc>css</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='FF'>hijacker1/misoGate</twDest><twLogLvls>1</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp2.IMUX.31</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y2.AX</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.395</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y2.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>hijacker1/misoGate</twComp><twBEL>hijacker1/misoGate</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>1.395</twRouteDel><twTotDel>2.628</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>46.9</twPctLog><twPctRoute>53.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/misoGate</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp8.IMUX.23</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>2171</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.020</twRouteDel><twTotDel>3.539</twTotDel><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/dataG_0 (SLICE_X3Y2.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="312"><twConstOffIn anchorID="313" twDataPathType="twDataPathMinDelay"><twSlack>5.396</twSlack><twSrc BELType="PAD">mosi</twSrc><twDest BELType="FF">hijacker1/dataG_0</twDest><twClkDel>3.537</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/dataG&lt;3&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>mosi</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>mosi</twSrc><twDest BELType='FF'>hijacker1/dataG_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>R3.PAD</twSrcSite><twPathDel><twSite>R3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>mosi</twComp><twBEL>mosi</twBEL><twBEL>mosi_IBUF</twBEL><twBEL>ProtoComp2.IMUX</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y2.AX</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.534</twDelInfo><twComp>mosi_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y2.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>hijacker1/dataG&lt;3&gt;</twComp><twBEL>hijacker1/dataG_0</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>1.534</twRouteDel><twTotDel>2.708</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/dataG_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp8.IMUX.23</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>2171</twFanCnt><twDelInfo twEdge="twRising">1.275</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.018</twRouteDel><twTotDel>3.537</twTotDel><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="2" anchorID="314"><twConstRollup name="TS_CLK_I" fullName="TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;" type="origin" depth="0" requirement="10.001" prefType="period" actual="9.602" actualRollup="12.490" errors="0" errorRollup="3" items="346" itemsRollup="23620"/><twConstRollup name="TS_Inst_SysCon_Inst_dcm_recfg_clkfx" fullName="TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_recfg_clkfx&quot; TS_CLK_I * 1.08 HIGH 50%;" type="child" depth="1" requirement="9.260" prefType="period" actual="3.334" actualRollup="10.236" errors="0" errorRollup="1" items="0" itemsRollup="4144"/><twConstRollup name="TS_Inst_SysCon_pllout_x2" fullName="TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;" type="child" depth="2" requirement="4.630" prefType="period" actual="5.118" actualRollup="N/A" errors="1" errorRollup="0" items="83" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_pllout_xs" fullName="TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_xs&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 50%;" type="child" depth="2" requirement="0.926" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_pllout_x1" fullName="TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;" type="child" depth="2" requirement="9.260" prefType="period" actual="8.297" actualRollup="N/A" errors="0" errorRollup="0" items="4061" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_Inst_dcm_fixed_clkfx" fullName="TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;" type="child" depth="1" requirement="41.671" prefType="period" actual="8.591" actualRollup="N/A" errors="0" errorRollup="0" items="6211" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_Inst_dcm_fixed_clkfx180" fullName="TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx180&quot; TS_CLK_I * 0.24 PHASE 20.8354169         ns HIGH 50%;" type="child" depth="1" requirement="41.671" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_ddr2clk_2x_180" fullName="TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x_180&quot;         TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 50%;" type="child" depth="1" requirement="1.000" prefType="period" actual="1.249" actualRollup="N/A" errors="1" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_ddr2clk_2x" fullName="TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x&quot; TS_CLK_I *         10 HIGH 50%;" type="child" depth="1" requirement="1.000" prefType="period" actual="1.249" actualRollup="N/A" errors="1" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_mcb_drp_clk_bfg" fullName="TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;         TS_CLK_I * 1.25 HIGH 50%;" type="child" depth="1" requirement="8.001" prefType="period" actual="7.671" actualRollup="N/A" errors="0" errorRollup="0" items="13265" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="4" anchorID="315"><twConstRollup name="TS_CAMB_PCLK_I" fullName="TS_CAMB_PCLK_I = PERIOD TIMEGRP &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50%;" type="origin" depth="0" requirement="12.500" prefType="period" actual="12.471" actualRollup="4.799" errors="0" errorRollup="0" items="1787467" itemsRollup="28"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_6_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_6_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="4.145" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_0_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_0_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="4.184" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_1_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_1_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="4.235" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_2_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_2_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="4.270" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_3_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_3_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="4.354" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_4_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_4_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="4.463" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_5_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_5_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="4.799" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="316">5</twUnmetConstCnt><twDataSheet anchorID="317" twNameLen="15"><twSUH2ClkList anchorID="318" twDestWidth="11" twPhaseWidth="8"><twDest>CAMA_PCLK_I</twDest><twSUH2Clk ><twSrc>CAMA_D_I&lt;0&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.907</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.048</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;1&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.802</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.191</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;2&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.647</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.437</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;3&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.742</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.262</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;4&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.780</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.289</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;5&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.523</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.656</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;6&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.553</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.542</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;7&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.473</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.655</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_FV_I</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.175</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.008</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_LV_I</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.881</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.284</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>SW_I&lt;7&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.539</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.150</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="319" twDestWidth="11" twPhaseWidth="8"><twDest>CAMB_PCLK_I</twDest><twSUH2Clk ><twSrc>CAMB_D_I&lt;0&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.006</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.052</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;1&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.713</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.340</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;2&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.418</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.697</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;3&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.749</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.317</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;4&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.499</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.589</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;5&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.528</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.651</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;6&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.479</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.688</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;7&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.430</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.752</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_FV_I</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.149</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.048</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_LV_I</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.054</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.045</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>SW_I&lt;0&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.704</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.867</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>SW_I&lt;1&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.080</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.759</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>SW_I&lt;2&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.447</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.132</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>SW_I&lt;3&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.099</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.737</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>SW_I&lt;7&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.281</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.087</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mosi</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.733</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.854</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sck</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.672</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.337</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="320" twDestWidth="11"><twDest>CAMA_PCLK_I</twDest><twClk2SU><twSrc>CAMA_PCLK_I</twSrc><twRiseRise>11.903</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="321" twDestWidth="11"><twDest>CAMB_PCLK_I</twDest><twClk2SU><twSrc>CAMB_PCLK_I</twSrc><twRiseRise>12.471</twRiseRise></twClk2SU><twClk2SU><twSrc>css</twSrc><twRiseRise>2.915</twRiseRise><twFallRise>2.915</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="322" twDestWidth="5"><twDest>CLK_I</twDest><twClk2SU><twSrc>CLK_I</twSrc><twRiseRise>9.602</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="323" twDestWidth="11"><twDest>css</twDest><twClk2SU><twSrc>CAMB_PCLK_I</twSrc><twRiseFall>2.982</twRiseFall></twClk2SU><twClk2SU><twSrc>css</twSrc><twRiseFall>0.727</twRiseFall><twFallFall>0.727</twFallFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="324" twDestWidth="11" twWorstWindow="5.547" twWorstSetup="4.539" twWorstHold="1.008" twWorstSetupSlack="-3.289" twWorstHoldSlack="5.242" ><twConstName>OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMA_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>CAMA_D_I&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.343" twHoldSlack = "6.202" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.907</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.048</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.448" twHoldSlack = "6.059" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.802</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.191</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.603" twHoldSlack = "5.813" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.647</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.437</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.508" twHoldSlack = "5.988" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.742</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.262</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.470" twHoldSlack = "5.961" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.780</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.289</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.727" twHoldSlack = "5.594" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.523</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.656</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.697" twHoldSlack = "5.708" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.553</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.542</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.777" twHoldSlack = "5.595" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.473</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.655</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_FV_I</twSrc><twSUHSlackTime twSetupSlack = "1.075" twHoldSlack = "5.242" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.175</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.008</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_LV_I</twSrc><twSUHSlackTime twSetupSlack = "0.369" twHoldSlack = "5.966" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.881</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.284</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>SW_I&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "-3.289" twHoldSlack = "6.100" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.539</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.150</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="325" twDestWidth="11" twWorstWindow="6.147" twWorstSetup="5.099" twWorstHold="1.048" twWorstSetupSlack="-3.849" twWorstHoldSlack="5.202" ><twConstName>OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMB_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>CAMB_D_I&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.244" twHoldSlack = "6.302" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.006</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.052</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.537" twHoldSlack = "5.910" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.713</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.340</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.832" twHoldSlack = "5.553" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.418</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.697</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.501" twHoldSlack = "5.933" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.749</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.317</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.751" twHoldSlack = "5.661" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.499</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.589</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.722" twHoldSlack = "5.599" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.528</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.651</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.771" twHoldSlack = "5.562" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.479</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.688</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.820" twHoldSlack = "5.498" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.430</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.752</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_FV_I</twSrc><twSUHSlackTime twSetupSlack = "1.101" twHoldSlack = "5.202" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.149</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.048</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_LV_I</twSrc><twSUHSlackTime twSetupSlack = "0.196" twHoldSlack = "6.205" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.054</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.045</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>SW_I&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "-2.454" twHoldSlack = "7.117" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.704</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.867</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>SW_I&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "-2.830" twHoldSlack = "8.009" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.080</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.759</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>SW_I&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "-3.197" twHoldSlack = "8.382" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.447</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.132</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>SW_I&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "-3.849" twHoldSlack = "8.987" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.099</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.737</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>SW_I&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "-3.031" twHoldSlack = "7.337" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.281</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.087</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>css</twSrc><twSUHSlackTime twSetupSlack = "-1.665" twHoldSlack = "5.314" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.915</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.936</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>mosi</twSrc><twSUHSlackTime twSetupSlack = "-0.483" twHoldSlack = "5.396" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.733</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.854</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>sck</twSrc><twSUHSlackTime twSetupSlack = "0.578" twHoldSlack = "5.913" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.672</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.337</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="326"><twErrCnt>172</twErrCnt><twScore>246490</twScore><twSetupScore>245992</twSetupScore><twHoldScore>0</twHoldScore><twPinLimitScore>498</twPinLimitScore><twConstCov><twPathCnt>1815133</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>85623</twConnCnt></twConstCov><twStats anchorID="327"><twMinPer>12.471</twMinPer><twFootnote number="1" /><twMaxFreq>80.186</twMaxFreq><twMaxFromToDel>4.799</twMaxFromToDel><twMinInBeforeClk>5.099</twMinInBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Mar 17 19:32:08 2015 </twTimestamp></twFoot><twClientInfo anchorID="328"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 593 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
