#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri May 26 12:21:16 2017
# Process ID: 11924
# Current directory: E:/COD/data+provider
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1768 E:\COD\data+provider\data+provider.xpr
# Log file: E:/COD/data+provider/vivado.log
# Journal file: E:/COD/data+provider\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/COD/data+provider/data+provider.xpr
launch_sdk -workspace E:/COD/data+provider/data+provider.sdk -hwspec E:/COD/data+provider/data+provider.sdk/design_1_wrapper.hdf
open_hw
connect_hw_server
open_hw_target
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROBES.FILE {E:/COD/data+provider/data+provider.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {E:/COD/data+provider/data+provider.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE neq16'hXXXX [get_hw_probes design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE neq16'u0 [get_hw_probes design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq16'u0 [get_hw_probes design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
open_bd_design {E:/COD/data+provider/data+provider.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name data_provider_v1_0_v1_0_project -directory E:/COD/data+provider/data+provider.tmp/data_provider_v1_0_v1_0_project e:/COD/data+provider/ip_repo/data_provider_1.0/component.xml
current_project data+provider
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq16'h0000 [get_hw_probes design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq16'h1230 [get_hw_probes design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq16'h103C [get_hw_probes design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
current_project data_provider_v1_0_v1_0_project
save_wave_config {E:/COD/data+provider/data+provider.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
current_project data+provider
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project data_provider_v1_0_v1_0_project
current_project data+provider
upgrade_ip -vlnv xilinx.com:user:data_provider:1.0 [get_ips  design_1_data_provider_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_data_provider_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 7 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[23][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[23][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[23][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[23][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[23][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[23][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[23][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[20][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[20][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[20][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[20][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[20][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[20][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[20][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[18][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[18][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[18][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[18][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[18][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[18][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[18][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[16][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[16][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[16][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[16][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[16][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[16][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[16][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[19][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[19][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[19][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[19][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[19][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[19][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[19][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1[0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1[1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1[2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1[3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1[4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1[5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1[6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1[7]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1[8]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1[9]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1[10]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr_curr1[0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr_curr1[1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr_curr1[2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr_curr1[3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr_curr1[4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr_curr1[5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr_curr1[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[25][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[25][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[25][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[25][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[25][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[25][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[25][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[3][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[3][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[3][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[3][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[3][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[3][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[3][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr_next1[0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr_next1[1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr_next1[2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr_next1[3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr_next1[4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr_next1[5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr_next1[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[8][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[8][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[8][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[8][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[8][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[8][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[8][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[12][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[12][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[12][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[12][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[12][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[12][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[12][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[14][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[14][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[14][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[14][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[14][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[14][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[14][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[22][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[22][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[22][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[22][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[22][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[22][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[22][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[15][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[15][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[15][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[15][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[15][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[15][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[15][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[1][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[1][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[1][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[1][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[1][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[1][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[1][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[26][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[26][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[26][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[26][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[26][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[26][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[26][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[2][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[2][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[2][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[2][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[2][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[2][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[2][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[29][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[29][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[29][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[29][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[29][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[29][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[29][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[31][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[31][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[31][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[31][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[31][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[31][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[31][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[4][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[4][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[4][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[4][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[4][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[4][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[4][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[17][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[17][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[17][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[17][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[17][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[17][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[17][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[24][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[24][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[24][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[24][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[24][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[24][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[24][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[21][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[21][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[21][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[21][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[21][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[21][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[21][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[13][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[13][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[13][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[13][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[13][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[13][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[13][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[7][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[7][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[7][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[7][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[7][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[7][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[7][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[6][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[6][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[6][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[6][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[6][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[6][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[6][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[9][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[9][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[9][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[9][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[9][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[9][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[9][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[0][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[0][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[0][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[0][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[0][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[0][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[0][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[28][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[28][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[28][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[28][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[28][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[28][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[28][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[11][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[11][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[11][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[11][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[11][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[11][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[11][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[27][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[27][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[27][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[27][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[27][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[27][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[27][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[10][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[10][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[10][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[10][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[10][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[10][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[10][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[5][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[5][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[5][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[5][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[5][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[5][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[5][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[30][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[30][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[30][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[30][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[30][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[30][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[30][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/r_addr1[0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/r_addr1[1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/r_addr1[2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/r_addr1[3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/r_addr1[4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/r_addr1[5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/r_addr1[6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/r_addr1[7]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/r_addr1[8]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/r_addr1[9]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/r_addr1[10]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/r_addr1[11]} ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {E:/COD/data+provider/data+provider.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {E:/COD/data+provider/data+provider.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7z020_1] 0]
current_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {E:/COD/data+provider/data+provider.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {E:/COD/data+provider/data+provider.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq12'oXXXX [get_hw_probes design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq12'u0 [get_hw_probes design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq12'u700 [get_hw_probes design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {E:/COD/data+provider/data+provider.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {E:/COD/data+provider/data+provider.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {E:/COD/data+provider/data+provider.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {E:/COD/data+provider/data+provider.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7z020_1] 0]
current_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {E:/COD/data+provider/data+provider.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {E:/COD/data+provider/data+provider.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq12'u0 [get_hw_probes design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
current_project data_provider_v1_0_v1_0_project
save_wave_config {E:/COD/data+provider/data+provider.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
current_project data+provider
open_bd_design {E:/COD/data+provider/data+provider.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:data_provider:1.0 [get_ips  design_1_data_provider_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_data_provider_0_0] -no_script -sync -force -quiet
close_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*p_wr_data*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*p_rd_data*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[12][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[12][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[12][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[12][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[12][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[12][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[12][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[12][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[11][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[11][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[11][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[11][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[11][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[11][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[11][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[11][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[10][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[10][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[10][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[10][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[10][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[10][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[10][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[10][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[9][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[9][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[9][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[9][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[9][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[9][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[9][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[9][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[8][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[8][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[8][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[8][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[8][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[8][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[8][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[8][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[7]__0[0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[7]__0[1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[7]__0[2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[7]__0[3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[7]__0[4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[7]__0[5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[7]__0[6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[7]__0[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[6]__0[0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[6]__0[1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[6]__0[2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[6]__0[3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[6]__0[4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[6]__0[5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[6]__0[6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[6]__0[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[5]__0[0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[5]__0[1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[5]__0[2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[5]__0[3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[5]__0[4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[5]__0[5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[5]__0[6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[5]__0[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[4]__0[0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[4]__0[1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[4]__0[2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[4]__0[3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[4]__0[4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[4]__0[5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[4]__0[6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[4]__0[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[3]__0[0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[3]__0[1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[3]__0[2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[3]__0[3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[3]__0[4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[3]__0[5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[3]__0[6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[3]__0[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[31][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[31][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[31][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[31][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[31][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[31][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[31][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[31][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[30][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[30][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[30][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[30][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[30][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[30][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[30][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[30][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[2]__0[0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[2]__0[1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[2]__0[2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[2]__0[3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[2]__0[4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[2]__0[5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[2]__0[6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[2]__0[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[29][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[29][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[29][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[29][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[29][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[29][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[29][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[29][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[28][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[28][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[28][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[28][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[28][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[28][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[28][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[28][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[27][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[27][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[27][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[27][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[27][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[27][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[27][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[27][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[26][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[26][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[26][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[26][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[26][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[26][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[26][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[26][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[25][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[25][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[25][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[25][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[25][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[25][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[25][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[25][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[24][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[24][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[24][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[24][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[24][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[24][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[24][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[24][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[23][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[23][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[23][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[23][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[23][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[23][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[23][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[23][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[22][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[22][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[22][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[22][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[22][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[22][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[22][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[22][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[21][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[21][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[21][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[21][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[21][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[21][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[21][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[21][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[20][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[20][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[20][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[20][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[20][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[20][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[20][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[20][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[1]__0[0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[1]__0[1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[1]__0[2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[1]__0[3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[1]__0[4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[1]__0[5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[1]__0[6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[1]__0[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[19][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[19][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[19][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[19][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[19][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[19][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[19][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[19][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[18][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[18][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[18][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[18][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[18][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[18][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[18][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[18][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[17][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[17][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[17][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[17][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[17][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[17][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[17][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[17][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[16][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[16][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[16][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[16][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[16][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[16][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[16][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[16][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[15][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[15][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[15][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[15][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[15][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[15][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[15][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[15][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[14][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[14][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[14][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[14][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[14][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[14][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[14][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[14][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[13][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[13][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[13][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[13][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[13][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[13][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[13][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[13][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr_next1[0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr_next1[1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr_next1[2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr_next1[3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr_next1[4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr_next1[5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr_next1[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[0]__0[0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[0]__0[1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[0]__0[2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[0]__0[3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[0]__0[4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[0]__0[5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[0]__0[6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[0]__0[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[12][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[12][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[12][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[12][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[12][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[12][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[12][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[12][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[10][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[10][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[10][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[10][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[10][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[10][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[10][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[10][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[11][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[11][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[11][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[11][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[11][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[11][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[11][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[11][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr_curr1[0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr_curr1[1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr_curr1[2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr_curr1[3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr_curr1[4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr_curr1[5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr_curr1[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[3][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[3][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[3][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[3][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[3][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[3][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[3][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[4][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[4][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[4][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[4][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[4][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[4][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[4][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[5][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[5][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[5][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[5][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[5][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[5][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[5][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[6][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[6][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[6][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[6][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[6][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[6][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[6][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[7][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[7][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[7][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[7][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[7][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[7][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[7][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[8][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[8][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[8][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[8][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[8][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[8][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[8][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[9][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[9][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[9][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[9][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[9][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[9][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[9][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[31][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[31][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[31][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[31][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[31][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[31][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[31][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[30][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[30][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[30][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[30][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[30][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[30][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[30][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[2][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[2][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[2][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[2][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[2][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[2][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[2][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[29][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[29][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[29][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[29][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[29][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[29][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[29][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[28][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[28][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[28][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[28][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[28][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[28][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[28][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[27][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[27][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[27][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[27][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[27][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[27][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[27][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[26][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[26][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[26][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[26][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[26][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[26][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[26][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[25][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[25][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[25][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[25][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[25][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[25][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[25][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[24][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[24][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[24][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[24][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[24][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[24][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[24][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[23][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[23][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[23][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[23][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[23][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[23][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[23][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[22][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[22][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[22][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[22][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[22][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[22][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[22][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[21][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[21][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[21][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[21][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[21][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[21][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[21][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[20][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[20][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[20][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[20][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[20][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[20][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[20][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[1][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[1][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[1][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[1][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[1][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[1][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[1][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[19][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[19][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[19][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[19][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[19][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[19][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[19][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[18][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[18][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[18][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[18][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[18][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[18][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[18][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[17][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[17][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[17][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[17][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[17][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[17][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[17][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[16][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[16][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[16][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[16][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[16][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[16][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[16][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[15][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[15][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[15][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[15][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[15][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[15][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[15][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[14][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[14][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[14][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[14][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[14][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[14][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[14][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[13][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[13][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[13][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[13][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[13][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[13][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[13][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[0][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[0][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[0][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[0][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[0][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[0][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[0][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1[0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1[1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1[2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1[3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1[4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1[5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1[6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1[7]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1[8]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1[9]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1[10]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe67]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[11][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[11][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[11][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[11][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[11][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[11][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[11][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe68]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[12][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[12][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[12][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[12][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[12][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[12][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[12][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe69]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[10][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[10][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[10][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[10][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[10][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[10][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_addr1[10][6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe70]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/r_addr1[0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/r_addr1[1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/r_addr1[2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/r_addr1[3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/r_addr1[4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/r_addr1[5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/r_addr1[6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/r_addr1[7]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/r_addr1[8]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/r_addr1[9]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/r_addr1[10]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/r_addr1[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe71]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[13][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[13][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[13][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[13][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[13][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[13][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[13][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[13][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe72]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[0][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[0][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[0][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[0][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[0][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[0][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[0][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[0][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe73]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe73]
connect_debug_port u_ila_0/probe73 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[14][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[14][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[14][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[14][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[14][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[14][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[14][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[14][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe74]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe74]
connect_debug_port u_ila_0/probe74 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[15][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[15][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[15][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[15][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[15][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[15][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[15][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[15][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe75]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe75]
connect_debug_port u_ila_0/probe75 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[16][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[16][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[16][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[16][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[16][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[16][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[16][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[16][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe76]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe76]
connect_debug_port u_ila_0/probe76 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[17][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[17][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[17][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[17][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[17][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[17][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[17][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[17][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe77]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe77]
connect_debug_port u_ila_0/probe77 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[18][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[18][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[18][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[18][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[18][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[18][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[18][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[18][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe78]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe78]
connect_debug_port u_ila_0/probe78 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[19][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[19][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[19][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[19][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[19][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[19][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[19][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[19][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe79]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe79]
connect_debug_port u_ila_0/probe79 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[1][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[1][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[1][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[1][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[1][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[1][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[1][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[1][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe80]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe80]
connect_debug_port u_ila_0/probe80 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[20][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[20][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[20][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[20][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[20][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[20][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[20][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[20][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe81]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe81]
connect_debug_port u_ila_0/probe81 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[21][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[21][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[21][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[21][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[21][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[21][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[21][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[21][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe82]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe82]
connect_debug_port u_ila_0/probe82 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[22][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[22][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[22][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[22][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[22][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[22][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[22][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[22][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe83]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe83]
connect_debug_port u_ila_0/probe83 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[23][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[23][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[23][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[23][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[23][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[23][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[23][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[23][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe84]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe84]
connect_debug_port u_ila_0/probe84 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[24][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[24][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[24][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[24][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[24][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[24][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[24][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[24][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe85]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe85]
connect_debug_port u_ila_0/probe85 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[25][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[25][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[25][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[25][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[25][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[25][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[25][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[25][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe86]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe86]
connect_debug_port u_ila_0/probe86 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[26][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[26][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[26][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[26][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[26][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[26][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[26][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[26][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe87]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe87]
connect_debug_port u_ila_0/probe87 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[27][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[27][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[27][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[27][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[27][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[27][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[27][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[27][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe88]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe88]
connect_debug_port u_ila_0/probe88 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[28][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[28][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[28][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[28][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[28][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[28][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[28][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[28][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe89]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe89]
connect_debug_port u_ila_0/probe89 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[29][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[29][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[29][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[29][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[29][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[29][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[29][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[29][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe90]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe90]
connect_debug_port u_ila_0/probe90 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[2][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[2][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[2][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[2][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[2][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[2][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[2][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[2][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe91]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe91]
connect_debug_port u_ila_0/probe91 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[30][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[30][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[30][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[30][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[30][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[30][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[30][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[30][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe92]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe92]
connect_debug_port u_ila_0/probe92 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[31][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[31][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[31][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[31][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[31][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[31][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[31][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[31][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe93]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe93]
connect_debug_port u_ila_0/probe93 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[3][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[3][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[3][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[3][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[3][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[3][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[3][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[3][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe94]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe94]
connect_debug_port u_ila_0/probe94 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[4][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[4][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[4][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[4][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[4][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[4][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[4][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[4][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe95]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe95]
connect_debug_port u_ila_0/probe95 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[5][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[5][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[5][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[5][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[5][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[5][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[5][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[5][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe96]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe96]
connect_debug_port u_ila_0/probe96 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[6][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[6][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[6][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[6][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[6][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[6][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[6][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[6][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe97]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe97]
connect_debug_port u_ila_0/probe97 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[7][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[7][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[7][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[7][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[7][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[7][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[7][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[7][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe98]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe98]
connect_debug_port u_ila_0/probe98 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[8][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[8][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[8][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[8][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[8][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[8][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[8][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[8][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe99]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe99]
connect_debug_port u_ila_0/probe99 [get_nets [list {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[9][0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[9][1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[9][2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[9][3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[9][4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[9][5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[9][6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[9][7]} ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
current_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {E:/COD/data+provider/data+provider.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {E:/COD/data+provider/data+provider.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[0]__0} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[10]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[11]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[12]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[13]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[14]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[15]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[16]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[17]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[18]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[19]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[1]__0} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[20]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[21]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[22]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[23]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[24]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[25]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[26]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[27]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[28]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[29]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[2]__0} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[30]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[31]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[3]__0} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[4]__0} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[5]__0} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[6]__0} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[7]__0} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[8]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_rd_data1[9]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[0]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[10]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[11]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[12]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[13]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[14]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[15]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[16]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[17]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[18]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[19]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[1]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[20]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[21]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[22]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[23]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[24]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[25]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[26]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[27]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[28]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[29]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[2]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[30]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[31]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[3]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[4]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[5]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[6]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[7]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[8]} {design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/p_wr_data1[9]} }
set_property TRIGGER_COMPARE_VALUE eq12'u1 [get_hw_probes design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq12'u2 [get_hw_probes design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq12'u0 [get_hw_probes design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq12'u1 [get_hw_probes design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq12'u0 [get_hw_probes design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq12'u1 [get_hw_probes design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {E:/COD/data+provider/data+provider.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {E:/COD/data+provider/data+provider.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {E:/COD/data+provider/data+provider.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {E:/COD/data+provider/data+provider.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {E:/COD/data+provider/data+provider.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {E:/COD/data+provider/data+provider.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {E:/COD/data+provider/data+provider.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {E:/COD/data+provider/data+provider.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7z020_1] 0]
current_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {E:/COD/data+provider/data+provider.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {E:/COD/data+provider/data+provider.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq12'u65 [get_hw_probes design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq12'u0 [get_hw_probes design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/addr1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
current_project data_provider_v1_0_v1_0_project
current_project data+provider
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project data_provider_v1_0_v1_0_project
current_project data+provider
open_bd_design {E:/COD/data+provider/data+provider.srcs/sources_1/bd/design_1/design_1.bd}
upgrade_ip -vlnv xilinx.com:user:data_provider:1.0 [get_ips  design_1_data_provider_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_data_provider_0_0] -no_script -sync -force -quiet
current_project data_provider_v1_0_v1_0_project
current_project data+provider
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project data_provider_v1_0_v1_0_project
current_project data+provider
upgrade_ip -vlnv xilinx.com:user:data_provider:1.0 [get_ips  design_1_data_provider_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_data_provider_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {E:/COD/data+provider/data+provider.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
current_project data_provider_v1_0_v1_0_project
current_project data+provider
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project data_provider_v1_0_v1_0_project
current_project data+provider
upgrade_ip -vlnv xilinx.com:user:data_provider:1.0 [get_ips  design_1_data_provider_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_data_provider_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {E:/COD/data+provider/data+provider.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {E:/COD/data+provider/data+provider.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw
current_project data_provider_v1_0_v1_0_project
close_project
