// Seed: 4229149272
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_8 = 1'b0;
  id_10 :
  assert property (@(id_10) id_1)
  else if (id_1 | id_2) begin
    id_9 = 1'h0;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0(
      id_2, id_2, id_2, id_2, id_2, id_2, id_3, id_2, id_2
  );
endmodule
