Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Apr 23 12:17:59 2025
| Host         : P1-05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-14  Critical Warning  LUT on the clock tree                                             1           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                        1           
SYNTH-10   Warning           Wide multiplier                                                   4           
SYNTH-11   Warning           DSP output not registered                                         1           
TIMING-16  Warning           Large setup violation                                             643         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (10)
7. checking multiple_clock (1905)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1905)
---------------------------------
 There are 1905 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -36.834    -2929.741                    830                 4103        0.038        0.000                      0                 4103        3.000        0.000                       0                  1909  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        -36.834    -2929.741                    830                 4045        0.122        0.000                      0                 4045        9.500        0.000                       0                  1905  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      -36.832    -2928.067                    830                 4045        0.122        0.000                      0                 4045        9.500        0.000                       0                  1905  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        -36.834    -2929.741                    830                 4045        0.038        0.000                      0                 4045  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      -36.834    -2929.741                    830                 4045        0.038        0.000                      0                 4045  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          0.081        0.000                      0                   58        0.835        0.000                      0                   58  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.081        0.000                      0                   58        0.752        0.000                      0                   58  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.081        0.000                      0                   58        0.752        0.000                      0                   58  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        0.083        0.000                      0                   58        0.835        0.000                      0                   58  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          830  Failing Endpoints,  Worst Slack      -36.834ns,  Total Violation    -2929.741ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -36.834ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        56.190ns  (logic 35.758ns (63.637%)  route 20.432ns (36.363%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.674    55.298    audioCont/clear
    SLICE_X11Y150        FDRE                                         r  audioCont/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.687    18.667    audioCont/clk_out1
    SLICE_X11Y150        FDRE                                         r  audioCont/counter_reg[20]/C
                         clock pessimism              0.480    19.147    
                         clock uncertainty           -0.084    19.063    
    SLICE_X11Y150        FDRE (Setup_fdre_C_R)       -0.600    18.463    audioCont/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         18.463    
                         arrival time                         -55.298    
  -------------------------------------------------------------------
                         slack                                -36.834    

Slack (VIOLATED) :        -36.834ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        56.190ns  (logic 35.758ns (63.637%)  route 20.432ns (36.363%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.674    55.298    audioCont/clear
    SLICE_X11Y150        FDRE                                         r  audioCont/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.687    18.667    audioCont/clk_out1
    SLICE_X11Y150        FDRE                                         r  audioCont/counter_reg[21]/C
                         clock pessimism              0.480    19.147    
                         clock uncertainty           -0.084    19.063    
    SLICE_X11Y150        FDRE (Setup_fdre_C_R)       -0.600    18.463    audioCont/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         18.463    
                         arrival time                         -55.298    
  -------------------------------------------------------------------
                         slack                                -36.834    

Slack (VIOLATED) :        -36.834ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        56.190ns  (logic 35.758ns (63.637%)  route 20.432ns (36.363%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.674    55.298    audioCont/clear
    SLICE_X11Y150        FDRE                                         r  audioCont/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.687    18.667    audioCont/clk_out1
    SLICE_X11Y150        FDRE                                         r  audioCont/counter_reg[22]/C
                         clock pessimism              0.480    19.147    
                         clock uncertainty           -0.084    19.063    
    SLICE_X11Y150        FDRE (Setup_fdre_C_R)       -0.600    18.463    audioCont/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         18.463    
                         arrival time                         -55.298    
  -------------------------------------------------------------------
                         slack                                -36.834    

Slack (VIOLATED) :        -36.722ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        55.903ns  (logic 35.758ns (63.964%)  route 20.145ns (36.036%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.386    55.010    audioCont/clear
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.512    18.491    audioCont/clk_out1
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[12]/C
                         clock pessimism              0.480    18.972    
                         clock uncertainty           -0.084    18.888    
    SLICE_X11Y148        FDRE (Setup_fdre_C_R)       -0.600    18.288    audioCont/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         18.288    
                         arrival time                         -55.010    
  -------------------------------------------------------------------
                         slack                                -36.722    

Slack (VIOLATED) :        -36.722ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        55.903ns  (logic 35.758ns (63.964%)  route 20.145ns (36.036%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.386    55.010    audioCont/clear
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.512    18.491    audioCont/clk_out1
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[13]/C
                         clock pessimism              0.480    18.972    
                         clock uncertainty           -0.084    18.888    
    SLICE_X11Y148        FDRE (Setup_fdre_C_R)       -0.600    18.288    audioCont/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         18.288    
                         arrival time                         -55.010    
  -------------------------------------------------------------------
                         slack                                -36.722    

Slack (VIOLATED) :        -36.722ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        55.903ns  (logic 35.758ns (63.964%)  route 20.145ns (36.036%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.386    55.010    audioCont/clear
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.512    18.491    audioCont/clk_out1
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[14]/C
                         clock pessimism              0.480    18.972    
                         clock uncertainty           -0.084    18.888    
    SLICE_X11Y148        FDRE (Setup_fdre_C_R)       -0.600    18.288    audioCont/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         18.288    
                         arrival time                         -55.010    
  -------------------------------------------------------------------
                         slack                                -36.722    

Slack (VIOLATED) :        -36.722ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        55.903ns  (logic 35.758ns (63.964%)  route 20.145ns (36.036%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.386    55.010    audioCont/clear
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.512    18.491    audioCont/clk_out1
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[15]/C
                         clock pessimism              0.480    18.972    
                         clock uncertainty           -0.084    18.888    
    SLICE_X11Y148        FDRE (Setup_fdre_C_R)       -0.600    18.288    audioCont/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         18.288    
                         arrival time                         -55.010    
  -------------------------------------------------------------------
                         slack                                -36.722    

Slack (VIOLATED) :        -36.715ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        55.975ns  (logic 35.758ns (63.882%)  route 20.217ns (36.118%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.459    55.083    audioCont/clear
    SLICE_X12Y151        FDRE                                         r  audioCont/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.686    18.666    audioCont/clk_out1
    SLICE_X12Y151        FDRE                                         r  audioCont/counter_reg[0]/C
                         clock pessimism              0.480    19.146    
                         clock uncertainty           -0.084    19.062    
    SLICE_X12Y151        FDRE (Setup_fdre_C_R)       -0.695    18.367    audioCont/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.367    
                         arrival time                         -55.083    
  -------------------------------------------------------------------
                         slack                                -36.715    

Slack (VIOLATED) :        -36.715ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        55.975ns  (logic 35.758ns (63.882%)  route 20.217ns (36.118%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.459    55.083    audioCont/clear
    SLICE_X12Y151        FDRE                                         r  audioCont/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.686    18.666    audioCont/clk_out1
    SLICE_X12Y151        FDRE                                         r  audioCont/counter_reg[10]/C
                         clock pessimism              0.480    19.146    
                         clock uncertainty           -0.084    19.062    
    SLICE_X12Y151        FDRE (Setup_fdre_C_R)       -0.695    18.367    audioCont/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         18.367    
                         arrival time                         -55.083    
  -------------------------------------------------------------------
                         slack                                -36.715    

Slack (VIOLATED) :        -36.715ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        55.975ns  (logic 35.758ns (63.882%)  route 20.217ns (36.118%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.459    55.083    audioCont/clear
    SLICE_X12Y151        FDRE                                         r  audioCont/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.686    18.666    audioCont/clk_out1
    SLICE_X12Y151        FDRE                                         r  audioCont/counter_reg[11]/C
                         clock pessimism              0.480    19.146    
                         clock uncertainty           -0.084    19.062    
    SLICE_X12Y151        FDRE (Setup_fdre_C_R)       -0.695    18.367    audioCont/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         18.367    
                         arrival time                         -55.083    
  -------------------------------------------------------------------
                         slack                                -36.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CPU/dffe_setx/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mem_setx/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.443ns = ( 10.443 - 10.000 ) 
    Source Clock Delay      (SCD):    0.357ns = ( 10.357 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.559    10.357    CPU/dffe_setx/negClock
    SLICE_X39Y116        FDCE                                         r  CPU/dffe_setx/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDCE (Prop_fdce_C_Q)         0.141    10.498 r  CPU/dffe_setx/q_reg/Q
                         net (fo=1, routed)           0.056    10.554    CPU/mem_setx/q_reg_0
    SLICE_X39Y116        FDCE                                         r  CPU/mem_setx/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.829    10.443    CPU/mem_setx/negClock
    SLICE_X39Y116        FDCE                                         r  CPU/mem_setx/q_reg/C
                         clock pessimism             -0.087    10.357    
    SLICE_X39Y116        FDCE (Hold_fdce_C_D)         0.075    10.432    CPU/mem_setx/q_reg
  -------------------------------------------------------------------
                         required time                        -10.432    
                         arrival time                          10.554    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 CPU/ex_jt/register[17]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mem_jt/register[17]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.439ns = ( 10.439 - 10.000 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 10.354 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.556    10.354    CPU/ex_jt/register[17]/negClock
    SLICE_X49Y117        FDCE                                         r  CPU/ex_jt/register[17]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDCE (Prop_fdce_C_Q)         0.141    10.495 r  CPU/ex_jt/register[17]/q_reg/Q
                         net (fo=3, routed)           0.068    10.563    CPU/mem_jt/register[17]/q_reg_1
    SLICE_X49Y117        FDCE                                         r  CPU/mem_jt/register[17]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.824    10.439    CPU/mem_jt/register[17]/negClock
    SLICE_X49Y117        FDCE                                         r  CPU/mem_jt/register[17]/q_reg/C
                         clock pessimism             -0.086    10.354    
    SLICE_X49Y117        FDCE (Hold_fdce_C_D)         0.075    10.429    CPU/mem_jt/register[17]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.429    
                         arrival time                          10.563    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 CPU/ex_jt/register[20]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mem_jt/register[20]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.435ns = ( 10.435 - 10.000 ) 
    Source Clock Delay      (SCD):    0.350ns = ( 10.350 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.552    10.350    CPU/ex_jt/register[20]/negClock
    SLICE_X49Y121        FDCE                                         r  CPU/ex_jt/register[20]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121        FDCE (Prop_fdce_C_Q)         0.141    10.491 r  CPU/ex_jt/register[20]/q_reg/Q
                         net (fo=3, routed)           0.070    10.561    CPU/mem_jt/register[20]/q_reg_1
    SLICE_X49Y121        FDCE                                         r  CPU/mem_jt/register[20]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.821    10.435    CPU/mem_jt/register[20]/negClock
    SLICE_X49Y121        FDCE                                         r  CPU/mem_jt/register[20]/q_reg/C
                         clock pessimism             -0.086    10.350    
    SLICE_X49Y121        FDCE (Hold_fdce_C_D)         0.075    10.425    CPU/mem_jt/register[20]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.425    
                         arrival time                          10.561    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[17]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[17]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.355ns = ( 10.355 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.557    10.355    CPU/id_pcplusone_reg/register[17]/negClock
    SLICE_X51Y114        FDCE                                         r  CPU/id_pcplusone_reg/register[17]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDCE (Prop_fdce_C_Q)         0.141    10.496 r  CPU/id_pcplusone_reg/register[17]/q_reg/Q
                         net (fo=1, routed)           0.087    10.583    CPU/id_pcplusone_reg/register[17]/q_reg_n_0
    SLICE_X50Y114        LUT2 (Prop_lut2_I0_O)        0.045    10.628 r  CPU/id_pcplusone_reg/register[17]/q_i_1__205/O
                         net (fo=1, routed)           0.000    10.628    CPU/ex_pcplusone/register[17]/q_reg_8
    SLICE_X50Y114        FDCE                                         r  CPU/ex_pcplusone/register[17]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.826    10.440    CPU/ex_pcplusone/register[17]/negClock
    SLICE_X50Y114        FDCE                                         r  CPU/ex_pcplusone/register[17]/q_reg/C
                         clock pessimism             -0.073    10.368    
    SLICE_X50Y114        FDCE (Hold_fdce_C_D)         0.120    10.488    CPU/ex_pcplusone/register[17]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.488    
                         arrival time                          10.628    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[26]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[26]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 10.433 - 10.000 ) 
    Source Clock Delay      (SCD):    0.349ns = ( 10.349 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.551    10.349    CPU/id_pcplusone_reg/register[26]/negClock
    SLICE_X53Y120        FDCE                                         r  CPU/id_pcplusone_reg/register[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y120        FDCE (Prop_fdce_C_Q)         0.141    10.490 r  CPU/id_pcplusone_reg/register[26]/q_reg/Q
                         net (fo=1, routed)           0.058    10.548    CPU/id_pcplusone_reg/register[26]/q_reg_n_0
    SLICE_X52Y120        LUT2 (Prop_lut2_I0_O)        0.045    10.593 r  CPU/id_pcplusone_reg/register[26]/q_i_1__214/O
                         net (fo=1, routed)           0.000    10.593    CPU/ex_pcplusone/register[26]/q_reg_6
    SLICE_X52Y120        FDCE                                         r  CPU/ex_pcplusone/register[26]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.818    10.433    CPU/ex_pcplusone/register[26]/negClock
    SLICE_X52Y120        FDCE                                         r  CPU/ex_pcplusone/register[26]/q_reg/C
                         clock pessimism             -0.072    10.362    
    SLICE_X52Y120        FDCE (Hold_fdce_C_D)         0.091    10.453    CPU/ex_pcplusone/register[26]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.453    
                         arrival time                          10.593    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[16]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[16]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.769%)  route 0.059ns (24.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.439ns = ( 10.439 - 10.000 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 10.354 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.556    10.354    CPU/id_pcplusone_reg/register[16]/negClock
    SLICE_X53Y113        FDCE                                         r  CPU/id_pcplusone_reg/register[16]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDCE (Prop_fdce_C_Q)         0.141    10.495 r  CPU/id_pcplusone_reg/register[16]/q_reg/Q
                         net (fo=1, routed)           0.059    10.554    CPU/id_pcplusone_reg/register[16]/q_reg_n_0
    SLICE_X52Y113        LUT2 (Prop_lut2_I0_O)        0.045    10.599 r  CPU/id_pcplusone_reg/register[16]/q_i_1__204/O
                         net (fo=1, routed)           0.000    10.599    CPU/ex_pcplusone/register[16]/q_reg_3
    SLICE_X52Y113        FDCE                                         r  CPU/ex_pcplusone/register[16]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.824    10.439    CPU/ex_pcplusone/register[16]/negClock
    SLICE_X52Y113        FDCE                                         r  CPU/ex_pcplusone/register[16]/q_reg/C
                         clock pessimism             -0.073    10.367    
    SLICE_X52Y113        FDCE (Hold_fdce_C_D)         0.092    10.459    CPU/ex_pcplusone/register[16]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.459    
                         arrival time                          10.599    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 CPU/md_ALU/mult/P_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/P_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.189ns (65.067%)  route 0.101ns (34.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.560    -0.604    CPU/md_ALU/mult/clk_out1
    SLICE_X39Y111        FDRE                                         r  CPU/md_ALU/mult/P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  CPU/md_ALU/mult/P_reg[2]/Q
                         net (fo=2, routed)           0.101    -0.362    CPU/ex_mem_excep/register[0]/Q[0]
    SLICE_X38Y111        LUT3 (Prop_lut3_I2_O)        0.048    -0.314 r  CPU/ex_mem_excep/register[0]/P[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    CPU/md_ALU/mult/P_reg[32]_0[1]
    SLICE_X38Y111        FDRE                                         r  CPU/md_ALU/mult/P_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.832    -0.841    CPU/md_ALU/mult/clk_out1
    SLICE_X38Y111        FDRE                                         r  CPU/md_ALU/mult/P_reg[1]/C
                         clock pessimism              0.250    -0.591    
    SLICE_X38Y111        FDRE (Hold_fdre_C_D)         0.131    -0.460    CPU/md_ALU/mult/P_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 CPU/mem_pcplusone/register[0]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/wb_pcplusone/register[0]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.479%)  route 0.128ns (47.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.448ns = ( 10.448 - 10.000 ) 
    Source Clock Delay      (SCD):    0.360ns = ( 10.360 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.562    10.360    CPU/mem_pcplusone/register[0]/negClock
    SLICE_X44Y111        FDCE                                         r  CPU/mem_pcplusone/register[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y111        FDCE (Prop_fdce_C_Q)         0.141    10.501 r  CPU/mem_pcplusone/register[0]/q_reg/Q
                         net (fo=1, routed)           0.128    10.628    CPU/wb_pcplusone/register[0]/q_reg_1
    SLICE_X40Y111        FDCE                                         r  CPU/wb_pcplusone/register[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.834    10.448    CPU/wb_pcplusone/register[0]/negClock
    SLICE_X40Y111        FDCE                                         r  CPU/wb_pcplusone/register[0]/q_reg/C
                         clock pessimism             -0.051    10.398    
    SLICE_X40Y111        FDCE (Hold_fdce_C_D)         0.075    10.473    CPU/wb_pcplusone/register[0]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.473    
                         arrival time                          10.628    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 CPU/ex_jt/register[19]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pc_reg/register[19]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.525ns  (logic 0.231ns (44.039%)  route 0.294ns (55.961%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 10.438 - 10.000 ) 
    Source Clock Delay      (SCD):    0.355ns = ( 10.355 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.557    10.355    CPU/ex_jt/register[19]/negClock
    SLICE_X48Y116        FDCE                                         r  CPU/ex_jt/register[19]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y116        FDCE (Prop_fdce_C_Q)         0.141    10.496 r  CPU/ex_jt/register[19]/q_reg/Q
                         net (fo=3, routed)           0.236    10.731    CPU/dffe_jr/q_reg_97
    SLICE_X52Y115        LUT2 (Prop_lut2_I1_O)        0.045    10.776 f  CPU/dffe_jr/q_i_3__52/O
                         net (fo=1, routed)           0.058    10.834    CPU/dffe_jr/q_i_3__52_n_0
    SLICE_X52Y115        LUT6 (Prop_lut6_I1_O)        0.045    10.879 r  CPU/dffe_jr/q_i_1__30/O
                         net (fo=1, routed)           0.000    10.879    CPU/pc_reg/register[19]/PC_next[0]
    SLICE_X52Y115        FDCE                                         r  CPU/pc_reg/register[19]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.823    10.438    CPU/pc_reg/register[19]/negClock
    SLICE_X52Y115        FDCE                                         r  CPU/pc_reg/register[19]/q_reg/C
                         clock pessimism              0.178    10.616    
    SLICE_X52Y115        FDCE (Hold_fdce_C_D)         0.092    10.708    CPU/pc_reg/register[19]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.708    
                         arrival time                          10.879    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.564    -0.600    CPU/md_ALU/div/clk_out1
    SLICE_X30Y108        FDRE                                         r  CPU/md_ALU/div/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  CPU/md_ALU/div/Q_reg[0]/Q
                         net (fo=2, routed)           0.068    -0.368    CPU/md_ALU/div/Q_2[0]
    SLICE_X30Y108        FDRE                                         r  CPU/md_ALU/div/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.835    -0.838    CPU/md_ALU/div/clk_out1
    SLICE_X30Y108        FDRE                                         r  CPU/md_ALU/div/Q_reg[1]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X30Y108        FDRE (Hold_fdre_C_D)         0.060    -0.540    CPU/md_ALU/div/Q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y22     InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y21     InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y20     InstMem/dataOut_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y46     ProcMem/MemoryArray_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    q_reg_i_3__0/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   pll/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X1Y51      CPU/md_ALU/mult/real_prod_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X1Y47      CPU/md_ALU/mult/real_prod_reg__0/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y113     LED_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y113     LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y113     LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y118     LED_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y118     LED_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y101     LED_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y101     LED_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y115     LED_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y115     LED_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y98      LED_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y98      LED_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y113     LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y113     LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y118     LED_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y118     LED_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y101     LED_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y101     LED_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y115     LED_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y115     LED_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y98      LED_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y98      LED_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          830  Failing Endpoints,  Worst Slack      -36.832ns,  Total Violation    -2928.067ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -36.832ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        56.190ns  (logic 35.758ns (63.637%)  route 20.432ns (36.363%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.674    55.298    audioCont/clear
    SLICE_X11Y150        FDRE                                         r  audioCont/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.687    18.667    audioCont/clk_out1
    SLICE_X11Y150        FDRE                                         r  audioCont/counter_reg[20]/C
                         clock pessimism              0.480    19.147    
                         clock uncertainty           -0.082    19.065    
    SLICE_X11Y150        FDRE (Setup_fdre_C_R)       -0.600    18.465    audioCont/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         18.465    
                         arrival time                         -55.298    
  -------------------------------------------------------------------
                         slack                                -36.832    

Slack (VIOLATED) :        -36.832ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        56.190ns  (logic 35.758ns (63.637%)  route 20.432ns (36.363%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.674    55.298    audioCont/clear
    SLICE_X11Y150        FDRE                                         r  audioCont/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.687    18.667    audioCont/clk_out1
    SLICE_X11Y150        FDRE                                         r  audioCont/counter_reg[21]/C
                         clock pessimism              0.480    19.147    
                         clock uncertainty           -0.082    19.065    
    SLICE_X11Y150        FDRE (Setup_fdre_C_R)       -0.600    18.465    audioCont/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         18.465    
                         arrival time                         -55.298    
  -------------------------------------------------------------------
                         slack                                -36.832    

Slack (VIOLATED) :        -36.832ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        56.190ns  (logic 35.758ns (63.637%)  route 20.432ns (36.363%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.674    55.298    audioCont/clear
    SLICE_X11Y150        FDRE                                         r  audioCont/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.687    18.667    audioCont/clk_out1
    SLICE_X11Y150        FDRE                                         r  audioCont/counter_reg[22]/C
                         clock pessimism              0.480    19.147    
                         clock uncertainty           -0.082    19.065    
    SLICE_X11Y150        FDRE (Setup_fdre_C_R)       -0.600    18.465    audioCont/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         18.465    
                         arrival time                         -55.298    
  -------------------------------------------------------------------
                         slack                                -36.832    

Slack (VIOLATED) :        -36.720ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        55.903ns  (logic 35.758ns (63.964%)  route 20.145ns (36.036%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.386    55.010    audioCont/clear
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.512    18.491    audioCont/clk_out1
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[12]/C
                         clock pessimism              0.480    18.972    
                         clock uncertainty           -0.082    18.890    
    SLICE_X11Y148        FDRE (Setup_fdre_C_R)       -0.600    18.290    audioCont/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         18.290    
                         arrival time                         -55.010    
  -------------------------------------------------------------------
                         slack                                -36.720    

Slack (VIOLATED) :        -36.720ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        55.903ns  (logic 35.758ns (63.964%)  route 20.145ns (36.036%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.386    55.010    audioCont/clear
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.512    18.491    audioCont/clk_out1
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[13]/C
                         clock pessimism              0.480    18.972    
                         clock uncertainty           -0.082    18.890    
    SLICE_X11Y148        FDRE (Setup_fdre_C_R)       -0.600    18.290    audioCont/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         18.290    
                         arrival time                         -55.010    
  -------------------------------------------------------------------
                         slack                                -36.720    

Slack (VIOLATED) :        -36.720ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        55.903ns  (logic 35.758ns (63.964%)  route 20.145ns (36.036%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.386    55.010    audioCont/clear
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.512    18.491    audioCont/clk_out1
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[14]/C
                         clock pessimism              0.480    18.972    
                         clock uncertainty           -0.082    18.890    
    SLICE_X11Y148        FDRE (Setup_fdre_C_R)       -0.600    18.290    audioCont/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         18.290    
                         arrival time                         -55.010    
  -------------------------------------------------------------------
                         slack                                -36.720    

Slack (VIOLATED) :        -36.720ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        55.903ns  (logic 35.758ns (63.964%)  route 20.145ns (36.036%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.386    55.010    audioCont/clear
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.512    18.491    audioCont/clk_out1
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[15]/C
                         clock pessimism              0.480    18.972    
                         clock uncertainty           -0.082    18.890    
    SLICE_X11Y148        FDRE (Setup_fdre_C_R)       -0.600    18.290    audioCont/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         18.290    
                         arrival time                         -55.010    
  -------------------------------------------------------------------
                         slack                                -36.720    

Slack (VIOLATED) :        -36.713ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        55.975ns  (logic 35.758ns (63.882%)  route 20.217ns (36.118%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.459    55.083    audioCont/clear
    SLICE_X12Y151        FDRE                                         r  audioCont/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.686    18.666    audioCont/clk_out1
    SLICE_X12Y151        FDRE                                         r  audioCont/counter_reg[0]/C
                         clock pessimism              0.480    19.146    
                         clock uncertainty           -0.082    19.064    
    SLICE_X12Y151        FDRE (Setup_fdre_C_R)       -0.695    18.369    audioCont/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.369    
                         arrival time                         -55.083    
  -------------------------------------------------------------------
                         slack                                -36.713    

Slack (VIOLATED) :        -36.713ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        55.975ns  (logic 35.758ns (63.882%)  route 20.217ns (36.118%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.459    55.083    audioCont/clear
    SLICE_X12Y151        FDRE                                         r  audioCont/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.686    18.666    audioCont/clk_out1
    SLICE_X12Y151        FDRE                                         r  audioCont/counter_reg[10]/C
                         clock pessimism              0.480    19.146    
                         clock uncertainty           -0.082    19.064    
    SLICE_X12Y151        FDRE (Setup_fdre_C_R)       -0.695    18.369    audioCont/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         18.369    
                         arrival time                         -55.083    
  -------------------------------------------------------------------
                         slack                                -36.713    

Slack (VIOLATED) :        -36.713ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        55.975ns  (logic 35.758ns (63.882%)  route 20.217ns (36.118%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.459    55.083    audioCont/clear
    SLICE_X12Y151        FDRE                                         r  audioCont/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.686    18.666    audioCont/clk_out1
    SLICE_X12Y151        FDRE                                         r  audioCont/counter_reg[11]/C
                         clock pessimism              0.480    19.146    
                         clock uncertainty           -0.082    19.064    
    SLICE_X12Y151        FDRE (Setup_fdre_C_R)       -0.695    18.369    audioCont/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         18.369    
                         arrival time                         -55.083    
  -------------------------------------------------------------------
                         slack                                -36.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CPU/dffe_setx/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mem_setx/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.443ns = ( 10.443 - 10.000 ) 
    Source Clock Delay      (SCD):    0.357ns = ( 10.357 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.559    10.357    CPU/dffe_setx/negClock
    SLICE_X39Y116        FDCE                                         r  CPU/dffe_setx/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDCE (Prop_fdce_C_Q)         0.141    10.498 r  CPU/dffe_setx/q_reg/Q
                         net (fo=1, routed)           0.056    10.554    CPU/mem_setx/q_reg_0
    SLICE_X39Y116        FDCE                                         r  CPU/mem_setx/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.829    10.443    CPU/mem_setx/negClock
    SLICE_X39Y116        FDCE                                         r  CPU/mem_setx/q_reg/C
                         clock pessimism             -0.087    10.357    
    SLICE_X39Y116        FDCE (Hold_fdce_C_D)         0.075    10.432    CPU/mem_setx/q_reg
  -------------------------------------------------------------------
                         required time                        -10.432    
                         arrival time                          10.554    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 CPU/ex_jt/register[17]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mem_jt/register[17]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.439ns = ( 10.439 - 10.000 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 10.354 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.556    10.354    CPU/ex_jt/register[17]/negClock
    SLICE_X49Y117        FDCE                                         r  CPU/ex_jt/register[17]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDCE (Prop_fdce_C_Q)         0.141    10.495 r  CPU/ex_jt/register[17]/q_reg/Q
                         net (fo=3, routed)           0.068    10.563    CPU/mem_jt/register[17]/q_reg_1
    SLICE_X49Y117        FDCE                                         r  CPU/mem_jt/register[17]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.824    10.439    CPU/mem_jt/register[17]/negClock
    SLICE_X49Y117        FDCE                                         r  CPU/mem_jt/register[17]/q_reg/C
                         clock pessimism             -0.086    10.354    
    SLICE_X49Y117        FDCE (Hold_fdce_C_D)         0.075    10.429    CPU/mem_jt/register[17]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.429    
                         arrival time                          10.563    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 CPU/ex_jt/register[20]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mem_jt/register[20]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.435ns = ( 10.435 - 10.000 ) 
    Source Clock Delay      (SCD):    0.350ns = ( 10.350 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.552    10.350    CPU/ex_jt/register[20]/negClock
    SLICE_X49Y121        FDCE                                         r  CPU/ex_jt/register[20]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121        FDCE (Prop_fdce_C_Q)         0.141    10.491 r  CPU/ex_jt/register[20]/q_reg/Q
                         net (fo=3, routed)           0.070    10.561    CPU/mem_jt/register[20]/q_reg_1
    SLICE_X49Y121        FDCE                                         r  CPU/mem_jt/register[20]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.821    10.435    CPU/mem_jt/register[20]/negClock
    SLICE_X49Y121        FDCE                                         r  CPU/mem_jt/register[20]/q_reg/C
                         clock pessimism             -0.086    10.350    
    SLICE_X49Y121        FDCE (Hold_fdce_C_D)         0.075    10.425    CPU/mem_jt/register[20]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.425    
                         arrival time                          10.561    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[17]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[17]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.355ns = ( 10.355 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.557    10.355    CPU/id_pcplusone_reg/register[17]/negClock
    SLICE_X51Y114        FDCE                                         r  CPU/id_pcplusone_reg/register[17]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDCE (Prop_fdce_C_Q)         0.141    10.496 r  CPU/id_pcplusone_reg/register[17]/q_reg/Q
                         net (fo=1, routed)           0.087    10.583    CPU/id_pcplusone_reg/register[17]/q_reg_n_0
    SLICE_X50Y114        LUT2 (Prop_lut2_I0_O)        0.045    10.628 r  CPU/id_pcplusone_reg/register[17]/q_i_1__205/O
                         net (fo=1, routed)           0.000    10.628    CPU/ex_pcplusone/register[17]/q_reg_8
    SLICE_X50Y114        FDCE                                         r  CPU/ex_pcplusone/register[17]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.826    10.440    CPU/ex_pcplusone/register[17]/negClock
    SLICE_X50Y114        FDCE                                         r  CPU/ex_pcplusone/register[17]/q_reg/C
                         clock pessimism             -0.073    10.368    
    SLICE_X50Y114        FDCE (Hold_fdce_C_D)         0.120    10.488    CPU/ex_pcplusone/register[17]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.488    
                         arrival time                          10.628    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[26]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[26]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 10.433 - 10.000 ) 
    Source Clock Delay      (SCD):    0.349ns = ( 10.349 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.551    10.349    CPU/id_pcplusone_reg/register[26]/negClock
    SLICE_X53Y120        FDCE                                         r  CPU/id_pcplusone_reg/register[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y120        FDCE (Prop_fdce_C_Q)         0.141    10.490 r  CPU/id_pcplusone_reg/register[26]/q_reg/Q
                         net (fo=1, routed)           0.058    10.548    CPU/id_pcplusone_reg/register[26]/q_reg_n_0
    SLICE_X52Y120        LUT2 (Prop_lut2_I0_O)        0.045    10.593 r  CPU/id_pcplusone_reg/register[26]/q_i_1__214/O
                         net (fo=1, routed)           0.000    10.593    CPU/ex_pcplusone/register[26]/q_reg_6
    SLICE_X52Y120        FDCE                                         r  CPU/ex_pcplusone/register[26]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.818    10.433    CPU/ex_pcplusone/register[26]/negClock
    SLICE_X52Y120        FDCE                                         r  CPU/ex_pcplusone/register[26]/q_reg/C
                         clock pessimism             -0.072    10.362    
    SLICE_X52Y120        FDCE (Hold_fdce_C_D)         0.091    10.453    CPU/ex_pcplusone/register[26]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.453    
                         arrival time                          10.593    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[16]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[16]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.769%)  route 0.059ns (24.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.439ns = ( 10.439 - 10.000 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 10.354 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.556    10.354    CPU/id_pcplusone_reg/register[16]/negClock
    SLICE_X53Y113        FDCE                                         r  CPU/id_pcplusone_reg/register[16]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDCE (Prop_fdce_C_Q)         0.141    10.495 r  CPU/id_pcplusone_reg/register[16]/q_reg/Q
                         net (fo=1, routed)           0.059    10.554    CPU/id_pcplusone_reg/register[16]/q_reg_n_0
    SLICE_X52Y113        LUT2 (Prop_lut2_I0_O)        0.045    10.599 r  CPU/id_pcplusone_reg/register[16]/q_i_1__204/O
                         net (fo=1, routed)           0.000    10.599    CPU/ex_pcplusone/register[16]/q_reg_3
    SLICE_X52Y113        FDCE                                         r  CPU/ex_pcplusone/register[16]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.824    10.439    CPU/ex_pcplusone/register[16]/negClock
    SLICE_X52Y113        FDCE                                         r  CPU/ex_pcplusone/register[16]/q_reg/C
                         clock pessimism             -0.073    10.367    
    SLICE_X52Y113        FDCE (Hold_fdce_C_D)         0.092    10.459    CPU/ex_pcplusone/register[16]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.459    
                         arrival time                          10.599    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 CPU/md_ALU/mult/P_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/P_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.189ns (65.067%)  route 0.101ns (34.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.560    -0.604    CPU/md_ALU/mult/clk_out1
    SLICE_X39Y111        FDRE                                         r  CPU/md_ALU/mult/P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  CPU/md_ALU/mult/P_reg[2]/Q
                         net (fo=2, routed)           0.101    -0.362    CPU/ex_mem_excep/register[0]/Q[0]
    SLICE_X38Y111        LUT3 (Prop_lut3_I2_O)        0.048    -0.314 r  CPU/ex_mem_excep/register[0]/P[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    CPU/md_ALU/mult/P_reg[32]_0[1]
    SLICE_X38Y111        FDRE                                         r  CPU/md_ALU/mult/P_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.832    -0.841    CPU/md_ALU/mult/clk_out1
    SLICE_X38Y111        FDRE                                         r  CPU/md_ALU/mult/P_reg[1]/C
                         clock pessimism              0.250    -0.591    
    SLICE_X38Y111        FDRE (Hold_fdre_C_D)         0.131    -0.460    CPU/md_ALU/mult/P_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 CPU/mem_pcplusone/register[0]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/wb_pcplusone/register[0]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.479%)  route 0.128ns (47.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.448ns = ( 10.448 - 10.000 ) 
    Source Clock Delay      (SCD):    0.360ns = ( 10.360 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.562    10.360    CPU/mem_pcplusone/register[0]/negClock
    SLICE_X44Y111        FDCE                                         r  CPU/mem_pcplusone/register[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y111        FDCE (Prop_fdce_C_Q)         0.141    10.501 r  CPU/mem_pcplusone/register[0]/q_reg/Q
                         net (fo=1, routed)           0.128    10.628    CPU/wb_pcplusone/register[0]/q_reg_1
    SLICE_X40Y111        FDCE                                         r  CPU/wb_pcplusone/register[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.834    10.448    CPU/wb_pcplusone/register[0]/negClock
    SLICE_X40Y111        FDCE                                         r  CPU/wb_pcplusone/register[0]/q_reg/C
                         clock pessimism             -0.051    10.398    
    SLICE_X40Y111        FDCE (Hold_fdce_C_D)         0.075    10.473    CPU/wb_pcplusone/register[0]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.473    
                         arrival time                          10.628    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 CPU/ex_jt/register[19]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pc_reg/register[19]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.525ns  (logic 0.231ns (44.039%)  route 0.294ns (55.961%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 10.438 - 10.000 ) 
    Source Clock Delay      (SCD):    0.355ns = ( 10.355 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.557    10.355    CPU/ex_jt/register[19]/negClock
    SLICE_X48Y116        FDCE                                         r  CPU/ex_jt/register[19]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y116        FDCE (Prop_fdce_C_Q)         0.141    10.496 r  CPU/ex_jt/register[19]/q_reg/Q
                         net (fo=3, routed)           0.236    10.731    CPU/dffe_jr/q_reg_97
    SLICE_X52Y115        LUT2 (Prop_lut2_I1_O)        0.045    10.776 f  CPU/dffe_jr/q_i_3__52/O
                         net (fo=1, routed)           0.058    10.834    CPU/dffe_jr/q_i_3__52_n_0
    SLICE_X52Y115        LUT6 (Prop_lut6_I1_O)        0.045    10.879 r  CPU/dffe_jr/q_i_1__30/O
                         net (fo=1, routed)           0.000    10.879    CPU/pc_reg/register[19]/PC_next[0]
    SLICE_X52Y115        FDCE                                         r  CPU/pc_reg/register[19]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.823    10.438    CPU/pc_reg/register[19]/negClock
    SLICE_X52Y115        FDCE                                         r  CPU/pc_reg/register[19]/q_reg/C
                         clock pessimism              0.178    10.616    
    SLICE_X52Y115        FDCE (Hold_fdce_C_D)         0.092    10.708    CPU/pc_reg/register[19]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.708    
                         arrival time                          10.879    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.564    -0.600    CPU/md_ALU/div/clk_out1
    SLICE_X30Y108        FDRE                                         r  CPU/md_ALU/div/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  CPU/md_ALU/div/Q_reg[0]/Q
                         net (fo=2, routed)           0.068    -0.368    CPU/md_ALU/div/Q_2[0]
    SLICE_X30Y108        FDRE                                         r  CPU/md_ALU/div/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.835    -0.838    CPU/md_ALU/div/clk_out1
    SLICE_X30Y108        FDRE                                         r  CPU/md_ALU/div/Q_reg[1]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X30Y108        FDRE (Hold_fdre_C_D)         0.060    -0.540    CPU/md_ALU/div/Q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y22     InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y21     InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y20     InstMem/dataOut_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y46     ProcMem/MemoryArray_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    q_reg_i_3__0/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   pll/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X1Y51      CPU/md_ALU/mult/real_prod_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X1Y47      CPU/md_ALU/mult/real_prod_reg__0/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y113     LED_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y113     LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y113     LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y118     LED_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y118     LED_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y101     LED_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y101     LED_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y115     LED_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y115     LED_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y98      LED_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y98      LED_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y113     LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y113     LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y118     LED_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y118     LED_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y101     LED_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y101     LED_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y115     LED_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y115     LED_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y98      LED_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y98      LED_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :          830  Failing Endpoints,  Worst Slack      -36.834ns,  Total Violation    -2929.741ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -36.834ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        56.190ns  (logic 35.758ns (63.637%)  route 20.432ns (36.363%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.674    55.298    audioCont/clear
    SLICE_X11Y150        FDRE                                         r  audioCont/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.687    18.667    audioCont/clk_out1
    SLICE_X11Y150        FDRE                                         r  audioCont/counter_reg[20]/C
                         clock pessimism              0.480    19.147    
                         clock uncertainty           -0.084    19.063    
    SLICE_X11Y150        FDRE (Setup_fdre_C_R)       -0.600    18.463    audioCont/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         18.463    
                         arrival time                         -55.298    
  -------------------------------------------------------------------
                         slack                                -36.834    

Slack (VIOLATED) :        -36.834ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        56.190ns  (logic 35.758ns (63.637%)  route 20.432ns (36.363%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.674    55.298    audioCont/clear
    SLICE_X11Y150        FDRE                                         r  audioCont/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.687    18.667    audioCont/clk_out1
    SLICE_X11Y150        FDRE                                         r  audioCont/counter_reg[21]/C
                         clock pessimism              0.480    19.147    
                         clock uncertainty           -0.084    19.063    
    SLICE_X11Y150        FDRE (Setup_fdre_C_R)       -0.600    18.463    audioCont/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         18.463    
                         arrival time                         -55.298    
  -------------------------------------------------------------------
                         slack                                -36.834    

Slack (VIOLATED) :        -36.834ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        56.190ns  (logic 35.758ns (63.637%)  route 20.432ns (36.363%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.674    55.298    audioCont/clear
    SLICE_X11Y150        FDRE                                         r  audioCont/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.687    18.667    audioCont/clk_out1
    SLICE_X11Y150        FDRE                                         r  audioCont/counter_reg[22]/C
                         clock pessimism              0.480    19.147    
                         clock uncertainty           -0.084    19.063    
    SLICE_X11Y150        FDRE (Setup_fdre_C_R)       -0.600    18.463    audioCont/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         18.463    
                         arrival time                         -55.298    
  -------------------------------------------------------------------
                         slack                                -36.834    

Slack (VIOLATED) :        -36.722ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        55.903ns  (logic 35.758ns (63.964%)  route 20.145ns (36.036%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.386    55.010    audioCont/clear
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.512    18.491    audioCont/clk_out1
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[12]/C
                         clock pessimism              0.480    18.972    
                         clock uncertainty           -0.084    18.888    
    SLICE_X11Y148        FDRE (Setup_fdre_C_R)       -0.600    18.288    audioCont/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         18.288    
                         arrival time                         -55.010    
  -------------------------------------------------------------------
                         slack                                -36.722    

Slack (VIOLATED) :        -36.722ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        55.903ns  (logic 35.758ns (63.964%)  route 20.145ns (36.036%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.386    55.010    audioCont/clear
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.512    18.491    audioCont/clk_out1
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[13]/C
                         clock pessimism              0.480    18.972    
                         clock uncertainty           -0.084    18.888    
    SLICE_X11Y148        FDRE (Setup_fdre_C_R)       -0.600    18.288    audioCont/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         18.288    
                         arrival time                         -55.010    
  -------------------------------------------------------------------
                         slack                                -36.722    

Slack (VIOLATED) :        -36.722ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        55.903ns  (logic 35.758ns (63.964%)  route 20.145ns (36.036%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.386    55.010    audioCont/clear
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.512    18.491    audioCont/clk_out1
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[14]/C
                         clock pessimism              0.480    18.972    
                         clock uncertainty           -0.084    18.888    
    SLICE_X11Y148        FDRE (Setup_fdre_C_R)       -0.600    18.288    audioCont/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         18.288    
                         arrival time                         -55.010    
  -------------------------------------------------------------------
                         slack                                -36.722    

Slack (VIOLATED) :        -36.722ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        55.903ns  (logic 35.758ns (63.964%)  route 20.145ns (36.036%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.386    55.010    audioCont/clear
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.512    18.491    audioCont/clk_out1
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[15]/C
                         clock pessimism              0.480    18.972    
                         clock uncertainty           -0.084    18.888    
    SLICE_X11Y148        FDRE (Setup_fdre_C_R)       -0.600    18.288    audioCont/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         18.288    
                         arrival time                         -55.010    
  -------------------------------------------------------------------
                         slack                                -36.722    

Slack (VIOLATED) :        -36.715ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        55.975ns  (logic 35.758ns (63.882%)  route 20.217ns (36.118%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.459    55.083    audioCont/clear
    SLICE_X12Y151        FDRE                                         r  audioCont/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.686    18.666    audioCont/clk_out1
    SLICE_X12Y151        FDRE                                         r  audioCont/counter_reg[0]/C
                         clock pessimism              0.480    19.146    
                         clock uncertainty           -0.084    19.062    
    SLICE_X12Y151        FDRE (Setup_fdre_C_R)       -0.695    18.367    audioCont/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.367    
                         arrival time                         -55.083    
  -------------------------------------------------------------------
                         slack                                -36.715    

Slack (VIOLATED) :        -36.715ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        55.975ns  (logic 35.758ns (63.882%)  route 20.217ns (36.118%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.459    55.083    audioCont/clear
    SLICE_X12Y151        FDRE                                         r  audioCont/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.686    18.666    audioCont/clk_out1
    SLICE_X12Y151        FDRE                                         r  audioCont/counter_reg[10]/C
                         clock pessimism              0.480    19.146    
                         clock uncertainty           -0.084    19.062    
    SLICE_X12Y151        FDRE (Setup_fdre_C_R)       -0.695    18.367    audioCont/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         18.367    
                         arrival time                         -55.083    
  -------------------------------------------------------------------
                         slack                                -36.715    

Slack (VIOLATED) :        -36.715ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        55.975ns  (logic 35.758ns (63.882%)  route 20.217ns (36.118%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.459    55.083    audioCont/clear
    SLICE_X12Y151        FDRE                                         r  audioCont/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.686    18.666    audioCont/clk_out1
    SLICE_X12Y151        FDRE                                         r  audioCont/counter_reg[11]/C
                         clock pessimism              0.480    19.146    
                         clock uncertainty           -0.084    19.062    
    SLICE_X12Y151        FDRE (Setup_fdre_C_R)       -0.695    18.367    audioCont/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         18.367    
                         arrival time                         -55.083    
  -------------------------------------------------------------------
                         slack                                -36.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 CPU/dffe_setx/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mem_setx/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.443ns = ( 10.443 - 10.000 ) 
    Source Clock Delay      (SCD):    0.357ns = ( 10.357 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.559    10.357    CPU/dffe_setx/negClock
    SLICE_X39Y116        FDCE                                         r  CPU/dffe_setx/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDCE (Prop_fdce_C_Q)         0.141    10.498 r  CPU/dffe_setx/q_reg/Q
                         net (fo=1, routed)           0.056    10.554    CPU/mem_setx/q_reg_0
    SLICE_X39Y116        FDCE                                         r  CPU/mem_setx/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.829    10.443    CPU/mem_setx/negClock
    SLICE_X39Y116        FDCE                                         r  CPU/mem_setx/q_reg/C
                         clock pessimism             -0.087    10.357    
                         clock uncertainty            0.084    10.440    
    SLICE_X39Y116        FDCE (Hold_fdce_C_D)         0.075    10.515    CPU/mem_setx/q_reg
  -------------------------------------------------------------------
                         required time                        -10.515    
                         arrival time                          10.554    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 CPU/ex_jt/register[17]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mem_jt/register[17]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.439ns = ( 10.439 - 10.000 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 10.354 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.556    10.354    CPU/ex_jt/register[17]/negClock
    SLICE_X49Y117        FDCE                                         r  CPU/ex_jt/register[17]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDCE (Prop_fdce_C_Q)         0.141    10.495 r  CPU/ex_jt/register[17]/q_reg/Q
                         net (fo=3, routed)           0.068    10.563    CPU/mem_jt/register[17]/q_reg_1
    SLICE_X49Y117        FDCE                                         r  CPU/mem_jt/register[17]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.824    10.439    CPU/mem_jt/register[17]/negClock
    SLICE_X49Y117        FDCE                                         r  CPU/mem_jt/register[17]/q_reg/C
                         clock pessimism             -0.086    10.354    
                         clock uncertainty            0.084    10.437    
    SLICE_X49Y117        FDCE (Hold_fdce_C_D)         0.075    10.512    CPU/mem_jt/register[17]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.512    
                         arrival time                          10.563    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 CPU/ex_jt/register[20]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mem_jt/register[20]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.435ns = ( 10.435 - 10.000 ) 
    Source Clock Delay      (SCD):    0.350ns = ( 10.350 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.552    10.350    CPU/ex_jt/register[20]/negClock
    SLICE_X49Y121        FDCE                                         r  CPU/ex_jt/register[20]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121        FDCE (Prop_fdce_C_Q)         0.141    10.491 r  CPU/ex_jt/register[20]/q_reg/Q
                         net (fo=3, routed)           0.070    10.561    CPU/mem_jt/register[20]/q_reg_1
    SLICE_X49Y121        FDCE                                         r  CPU/mem_jt/register[20]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.821    10.435    CPU/mem_jt/register[20]/negClock
    SLICE_X49Y121        FDCE                                         r  CPU/mem_jt/register[20]/q_reg/C
                         clock pessimism             -0.086    10.350    
                         clock uncertainty            0.084    10.433    
    SLICE_X49Y121        FDCE (Hold_fdce_C_D)         0.075    10.508    CPU/mem_jt/register[20]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.508    
                         arrival time                          10.561    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[17]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[17]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.355ns = ( 10.355 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.557    10.355    CPU/id_pcplusone_reg/register[17]/negClock
    SLICE_X51Y114        FDCE                                         r  CPU/id_pcplusone_reg/register[17]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDCE (Prop_fdce_C_Q)         0.141    10.496 r  CPU/id_pcplusone_reg/register[17]/q_reg/Q
                         net (fo=1, routed)           0.087    10.583    CPU/id_pcplusone_reg/register[17]/q_reg_n_0
    SLICE_X50Y114        LUT2 (Prop_lut2_I0_O)        0.045    10.628 r  CPU/id_pcplusone_reg/register[17]/q_i_1__205/O
                         net (fo=1, routed)           0.000    10.628    CPU/ex_pcplusone/register[17]/q_reg_8
    SLICE_X50Y114        FDCE                                         r  CPU/ex_pcplusone/register[17]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.826    10.440    CPU/ex_pcplusone/register[17]/negClock
    SLICE_X50Y114        FDCE                                         r  CPU/ex_pcplusone/register[17]/q_reg/C
                         clock pessimism             -0.073    10.368    
                         clock uncertainty            0.084    10.451    
    SLICE_X50Y114        FDCE (Hold_fdce_C_D)         0.120    10.571    CPU/ex_pcplusone/register[17]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.571    
                         arrival time                          10.628    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[26]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[26]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 10.433 - 10.000 ) 
    Source Clock Delay      (SCD):    0.349ns = ( 10.349 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.551    10.349    CPU/id_pcplusone_reg/register[26]/negClock
    SLICE_X53Y120        FDCE                                         r  CPU/id_pcplusone_reg/register[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y120        FDCE (Prop_fdce_C_Q)         0.141    10.490 r  CPU/id_pcplusone_reg/register[26]/q_reg/Q
                         net (fo=1, routed)           0.058    10.548    CPU/id_pcplusone_reg/register[26]/q_reg_n_0
    SLICE_X52Y120        LUT2 (Prop_lut2_I0_O)        0.045    10.593 r  CPU/id_pcplusone_reg/register[26]/q_i_1__214/O
                         net (fo=1, routed)           0.000    10.593    CPU/ex_pcplusone/register[26]/q_reg_6
    SLICE_X52Y120        FDCE                                         r  CPU/ex_pcplusone/register[26]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.818    10.433    CPU/ex_pcplusone/register[26]/negClock
    SLICE_X52Y120        FDCE                                         r  CPU/ex_pcplusone/register[26]/q_reg/C
                         clock pessimism             -0.072    10.362    
                         clock uncertainty            0.084    10.445    
    SLICE_X52Y120        FDCE (Hold_fdce_C_D)         0.091    10.536    CPU/ex_pcplusone/register[26]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.536    
                         arrival time                          10.593    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[16]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[16]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.769%)  route 0.059ns (24.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.439ns = ( 10.439 - 10.000 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 10.354 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.556    10.354    CPU/id_pcplusone_reg/register[16]/negClock
    SLICE_X53Y113        FDCE                                         r  CPU/id_pcplusone_reg/register[16]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDCE (Prop_fdce_C_Q)         0.141    10.495 r  CPU/id_pcplusone_reg/register[16]/q_reg/Q
                         net (fo=1, routed)           0.059    10.554    CPU/id_pcplusone_reg/register[16]/q_reg_n_0
    SLICE_X52Y113        LUT2 (Prop_lut2_I0_O)        0.045    10.599 r  CPU/id_pcplusone_reg/register[16]/q_i_1__204/O
                         net (fo=1, routed)           0.000    10.599    CPU/ex_pcplusone/register[16]/q_reg_3
    SLICE_X52Y113        FDCE                                         r  CPU/ex_pcplusone/register[16]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.824    10.439    CPU/ex_pcplusone/register[16]/negClock
    SLICE_X52Y113        FDCE                                         r  CPU/ex_pcplusone/register[16]/q_reg/C
                         clock pessimism             -0.073    10.367    
                         clock uncertainty            0.084    10.450    
    SLICE_X52Y113        FDCE (Hold_fdce_C_D)         0.092    10.542    CPU/ex_pcplusone/register[16]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.542    
                         arrival time                          10.599    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 CPU/md_ALU/mult/P_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/P_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.189ns (65.067%)  route 0.101ns (34.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.560    -0.604    CPU/md_ALU/mult/clk_out1
    SLICE_X39Y111        FDRE                                         r  CPU/md_ALU/mult/P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  CPU/md_ALU/mult/P_reg[2]/Q
                         net (fo=2, routed)           0.101    -0.362    CPU/ex_mem_excep/register[0]/Q[0]
    SLICE_X38Y111        LUT3 (Prop_lut3_I2_O)        0.048    -0.314 r  CPU/ex_mem_excep/register[0]/P[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    CPU/md_ALU/mult/P_reg[32]_0[1]
    SLICE_X38Y111        FDRE                                         r  CPU/md_ALU/mult/P_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.832    -0.841    CPU/md_ALU/mult/clk_out1
    SLICE_X38Y111        FDRE                                         r  CPU/md_ALU/mult/P_reg[1]/C
                         clock pessimism              0.250    -0.591    
                         clock uncertainty            0.084    -0.508    
    SLICE_X38Y111        FDRE (Hold_fdre_C_D)         0.131    -0.377    CPU/md_ALU/mult/P_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 CPU/mem_pcplusone/register[0]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/wb_pcplusone/register[0]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.479%)  route 0.128ns (47.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.448ns = ( 10.448 - 10.000 ) 
    Source Clock Delay      (SCD):    0.360ns = ( 10.360 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.562    10.360    CPU/mem_pcplusone/register[0]/negClock
    SLICE_X44Y111        FDCE                                         r  CPU/mem_pcplusone/register[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y111        FDCE (Prop_fdce_C_Q)         0.141    10.501 r  CPU/mem_pcplusone/register[0]/q_reg/Q
                         net (fo=1, routed)           0.128    10.628    CPU/wb_pcplusone/register[0]/q_reg_1
    SLICE_X40Y111        FDCE                                         r  CPU/wb_pcplusone/register[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.834    10.448    CPU/wb_pcplusone/register[0]/negClock
    SLICE_X40Y111        FDCE                                         r  CPU/wb_pcplusone/register[0]/q_reg/C
                         clock pessimism             -0.051    10.398    
                         clock uncertainty            0.084    10.481    
    SLICE_X40Y111        FDCE (Hold_fdce_C_D)         0.075    10.556    CPU/wb_pcplusone/register[0]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.556    
                         arrival time                          10.628    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 CPU/ex_jt/register[19]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pc_reg/register[19]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.525ns  (logic 0.231ns (44.039%)  route 0.294ns (55.961%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 10.438 - 10.000 ) 
    Source Clock Delay      (SCD):    0.355ns = ( 10.355 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.557    10.355    CPU/ex_jt/register[19]/negClock
    SLICE_X48Y116        FDCE                                         r  CPU/ex_jt/register[19]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y116        FDCE (Prop_fdce_C_Q)         0.141    10.496 r  CPU/ex_jt/register[19]/q_reg/Q
                         net (fo=3, routed)           0.236    10.731    CPU/dffe_jr/q_reg_97
    SLICE_X52Y115        LUT2 (Prop_lut2_I1_O)        0.045    10.776 f  CPU/dffe_jr/q_i_3__52/O
                         net (fo=1, routed)           0.058    10.834    CPU/dffe_jr/q_i_3__52_n_0
    SLICE_X52Y115        LUT6 (Prop_lut6_I1_O)        0.045    10.879 r  CPU/dffe_jr/q_i_1__30/O
                         net (fo=1, routed)           0.000    10.879    CPU/pc_reg/register[19]/PC_next[0]
    SLICE_X52Y115        FDCE                                         r  CPU/pc_reg/register[19]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.823    10.438    CPU/pc_reg/register[19]/negClock
    SLICE_X52Y115        FDCE                                         r  CPU/pc_reg/register[19]/q_reg/C
                         clock pessimism              0.178    10.616    
                         clock uncertainty            0.084    10.700    
    SLICE_X52Y115        FDCE (Hold_fdce_C_D)         0.092    10.792    CPU/pc_reg/register[19]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.792    
                         arrival time                          10.879    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.564    -0.600    CPU/md_ALU/div/clk_out1
    SLICE_X30Y108        FDRE                                         r  CPU/md_ALU/div/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  CPU/md_ALU/div/Q_reg[0]/Q
                         net (fo=2, routed)           0.068    -0.368    CPU/md_ALU/div/Q_2[0]
    SLICE_X30Y108        FDRE                                         r  CPU/md_ALU/div/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.835    -0.838    CPU/md_ALU/div/clk_out1
    SLICE_X30Y108        FDRE                                         r  CPU/md_ALU/div/Q_reg[1]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.084    -0.517    
    SLICE_X30Y108        FDRE (Hold_fdre_C_D)         0.060    -0.457    CPU/md_ALU/div/Q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          830  Failing Endpoints,  Worst Slack      -36.834ns,  Total Violation    -2929.741ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -36.834ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        56.190ns  (logic 35.758ns (63.637%)  route 20.432ns (36.363%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.674    55.298    audioCont/clear
    SLICE_X11Y150        FDRE                                         r  audioCont/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.687    18.667    audioCont/clk_out1
    SLICE_X11Y150        FDRE                                         r  audioCont/counter_reg[20]/C
                         clock pessimism              0.480    19.147    
                         clock uncertainty           -0.084    19.063    
    SLICE_X11Y150        FDRE (Setup_fdre_C_R)       -0.600    18.463    audioCont/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         18.463    
                         arrival time                         -55.298    
  -------------------------------------------------------------------
                         slack                                -36.834    

Slack (VIOLATED) :        -36.834ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        56.190ns  (logic 35.758ns (63.637%)  route 20.432ns (36.363%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.674    55.298    audioCont/clear
    SLICE_X11Y150        FDRE                                         r  audioCont/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.687    18.667    audioCont/clk_out1
    SLICE_X11Y150        FDRE                                         r  audioCont/counter_reg[21]/C
                         clock pessimism              0.480    19.147    
                         clock uncertainty           -0.084    19.063    
    SLICE_X11Y150        FDRE (Setup_fdre_C_R)       -0.600    18.463    audioCont/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         18.463    
                         arrival time                         -55.298    
  -------------------------------------------------------------------
                         slack                                -36.834    

Slack (VIOLATED) :        -36.834ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        56.190ns  (logic 35.758ns (63.637%)  route 20.432ns (36.363%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.674    55.298    audioCont/clear
    SLICE_X11Y150        FDRE                                         r  audioCont/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.687    18.667    audioCont/clk_out1
    SLICE_X11Y150        FDRE                                         r  audioCont/counter_reg[22]/C
                         clock pessimism              0.480    19.147    
                         clock uncertainty           -0.084    19.063    
    SLICE_X11Y150        FDRE (Setup_fdre_C_R)       -0.600    18.463    audioCont/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         18.463    
                         arrival time                         -55.298    
  -------------------------------------------------------------------
                         slack                                -36.834    

Slack (VIOLATED) :        -36.722ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        55.903ns  (logic 35.758ns (63.964%)  route 20.145ns (36.036%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.386    55.010    audioCont/clear
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.512    18.491    audioCont/clk_out1
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[12]/C
                         clock pessimism              0.480    18.972    
                         clock uncertainty           -0.084    18.888    
    SLICE_X11Y148        FDRE (Setup_fdre_C_R)       -0.600    18.288    audioCont/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         18.288    
                         arrival time                         -55.010    
  -------------------------------------------------------------------
                         slack                                -36.722    

Slack (VIOLATED) :        -36.722ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        55.903ns  (logic 35.758ns (63.964%)  route 20.145ns (36.036%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.386    55.010    audioCont/clear
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.512    18.491    audioCont/clk_out1
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[13]/C
                         clock pessimism              0.480    18.972    
                         clock uncertainty           -0.084    18.888    
    SLICE_X11Y148        FDRE (Setup_fdre_C_R)       -0.600    18.288    audioCont/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         18.288    
                         arrival time                         -55.010    
  -------------------------------------------------------------------
                         slack                                -36.722    

Slack (VIOLATED) :        -36.722ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        55.903ns  (logic 35.758ns (63.964%)  route 20.145ns (36.036%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.386    55.010    audioCont/clear
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.512    18.491    audioCont/clk_out1
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[14]/C
                         clock pessimism              0.480    18.972    
                         clock uncertainty           -0.084    18.888    
    SLICE_X11Y148        FDRE (Setup_fdre_C_R)       -0.600    18.288    audioCont/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         18.288    
                         arrival time                         -55.010    
  -------------------------------------------------------------------
                         slack                                -36.722    

Slack (VIOLATED) :        -36.722ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        55.903ns  (logic 35.758ns (63.964%)  route 20.145ns (36.036%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.386    55.010    audioCont/clear
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.512    18.491    audioCont/clk_out1
    SLICE_X11Y148        FDRE                                         r  audioCont/counter_reg[15]/C
                         clock pessimism              0.480    18.972    
                         clock uncertainty           -0.084    18.888    
    SLICE_X11Y148        FDRE (Setup_fdre_C_R)       -0.600    18.288    audioCont/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         18.288    
                         arrival time                         -55.010    
  -------------------------------------------------------------------
                         slack                                -36.722    

Slack (VIOLATED) :        -36.715ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        55.975ns  (logic 35.758ns (63.882%)  route 20.217ns (36.118%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.459    55.083    audioCont/clear
    SLICE_X12Y151        FDRE                                         r  audioCont/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.686    18.666    audioCont/clk_out1
    SLICE_X12Y151        FDRE                                         r  audioCont/counter_reg[0]/C
                         clock pessimism              0.480    19.146    
                         clock uncertainty           -0.084    19.062    
    SLICE_X12Y151        FDRE (Setup_fdre_C_R)       -0.695    18.367    audioCont/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.367    
                         arrival time                         -55.083    
  -------------------------------------------------------------------
                         slack                                -36.715    

Slack (VIOLATED) :        -36.715ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        55.975ns  (logic 35.758ns (63.882%)  route 20.217ns (36.118%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.459    55.083    audioCont/clear
    SLICE_X12Y151        FDRE                                         r  audioCont/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.686    18.666    audioCont/clk_out1
    SLICE_X12Y151        FDRE                                         r  audioCont/counter_reg[10]/C
                         clock pessimism              0.480    19.146    
                         clock uncertainty           -0.084    19.062    
    SLICE_X12Y151        FDRE (Setup_fdre_C_R)       -0.695    18.367    audioCont/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         18.367    
                         arrival time                         -55.083    
  -------------------------------------------------------------------
                         slack                                -36.715    

Slack (VIOLATED) :        -36.715ns  (required time - arrival time)
  Source:                 tone_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        55.975ns  (logic 35.758ns (63.882%)  route 20.217ns (36.118%))
  Logic Levels:           118  (CARRY4=101 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.647    -0.893    clock
    SLICE_X8Y99          FDRE                                         r  tone_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  tone_reg[1]/Q
                         net (fo=102, routed)         1.094     0.719    audioCont/Q[1]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.843 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.843    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.376 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.036     2.529    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.653 r  audioCont/counter1_carry__1_i_119/O
                         net (fo=1, routed)           0.000     2.653    audioCont/counter1_carry__1_i_119_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.203 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     3.203    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.317 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.000     3.317    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.588 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.774     4.363    audioCont_n_12
    SLICE_X10Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     5.207 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.207    counter1_carry__1_i_71_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.324 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.324    counter1_carry__1_i_39_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.441 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.441    counter1_carry__1_i_38_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.695 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.752     6.446    CounterLimit0[22]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.367     6.813 r  counter1_carry__1_i_74/O
                         net (fo=1, routed)           0.000     6.813    counter1_carry__1_i_74_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.363 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.363    counter1_carry__1_i_37_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.477    counter1_carry__1_i_24_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.748 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.599     8.347    CounterLimit0[21]
    SLICE_X10Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.191 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.191    counter1_carry__1_i_88_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.308    counter1_carry__1_i_46_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.425    counter1_carry__1_i_27_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.679 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.750    10.430    CounterLimit0[20]
    SLICE_X9Y105         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    11.253 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.253    counter1_carry__1_i_93_n_0
    SLICE_X9Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.367    counter1_carry__1_i_51_n_0
    SLICE_X9Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.481    counter1_carry__1_i_29_n_0
    SLICE_X9Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.752 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.576    12.327    CounterLimit0[19]
    SLICE_X9Y109         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    13.156 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.156    counter1_carry__1_i_98_n_0
    SLICE_X9Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.270 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.270    counter1_carry__1_i_56_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.384 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.384    counter1_carry__1_i_31_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.655 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.628    14.284    CounterLimit0[18]
    SLICE_X10Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.128 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.128    counter1_carry__0_i_89_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.245 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.245    counter1_carry__1_i_61_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.362 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.362    counter1_carry__1_i_33_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.616 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.731    16.346    CounterLimit0[17]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.367    16.713 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.713    counter1_carry__0_i_129_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.263 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.263    counter1_carry__0_i_84_n_0
    SLICE_X9Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.377 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.377    counter1_carry__0_i_44_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.491 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.491    counter1_carry__1_i_35_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.762 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.640    18.402    CounterLimit0[16]
    SLICE_X8Y114         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.246 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.246    counter1_carry__0_i_83_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.363 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.363    counter1_carry__0_i_43_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.480 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.480    counter1_carry__0_i_27_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.734 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.769    20.503    CounterLimit0[15]
    SLICE_X7Y115         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    21.326 r  counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.326    counter1_carry__0_i_94_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.440    counter1_carry__0_i_49_n_0
    SLICE_X7Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.554    counter1_carry__0_i_29_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.825 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.583    22.408    CounterLimit0[14]
    SLICE_X6Y117         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.369 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.369    counter1_carry__0_i_54_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.486 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.486    counter1_carry__0_i_31_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.740 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.709    24.449    CounterLimit0[13]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.367    24.816 r  counter1_carry__0_i_107/O
                         net (fo=1, routed)           0.000    24.816    counter1_carry__0_i_107_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.366    counter1_carry__0_i_59_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.480    counter1_carry__0_i_33_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.751 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.882    26.633    CounterLimit0[12]
    SLICE_X8Y120         LUT5 (Prop_lut5_I4_O)        0.373    27.006 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    27.006    counter1_carry__0_i_145_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.539 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.539    counter1_carry__0_i_109_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.656 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.656    counter1_carry__0_i_64_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.773 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.773    counter1_carry__0_i_35_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.027 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.676    CounterLimit0[11]
    SLICE_X9Y122         LUT5 (Prop_lut5_I4_O)        0.367    29.043 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    29.043    counter1_carry__0_i_149_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.593 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.593    counter1_carry__0_i_114_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.707 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.707    counter1_carry__0_i_69_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.821 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.009    29.830    counter1_carry__0_i_37_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.101 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.670    30.770    CounterLimit0[10]
    SLICE_X8Y124         LUT5 (Prop_lut5_I4_O)        0.373    31.143 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.143    counter1_carry_i_69_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.676 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.009    31.685    counter1_carry_i_50_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.802 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.802    counter1_carry__0_i_74_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.919 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.919    counter1_carry__0_i_39_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.173 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.646    32.819    CounterLimit0[9]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.367    33.186 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.186    counter1_carry_i_65_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.736 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.736    counter1_carry_i_45_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.850 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.850    counter1_carry_i_30_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.964 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.964    counter1_carry__0_i_41_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.235 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.769    35.004    CounterLimit0[8]
    SLICE_X11Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    35.833 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.833    counter1_carry_i_44_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.947 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.947    counter1_carry_i_29_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.061 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.061    counter1_carry_i_22_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.332 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.642    36.974    CounterLimit0[7]
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.373    37.347 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.347    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.880 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.880    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.997 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.997    counter1_carry_i_35_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.114 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.114    counter1_carry_i_24_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.368 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.705    39.073    CounterLimit0[6]
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.367    39.440 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.440    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.990 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.990    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.104 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.104    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.218 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.218    counter1_carry_i_26_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.489 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.730    41.219    CounterLimit0[5]
    SLICE_X10Y133        LUT5 (Prop_lut5_I4_O)        0.373    41.592 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.592    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.125 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.125    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.242 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.242    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.359 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.359    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.613 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.675    43.288    CounterLimit0[4]
    SLICE_X8Y135         LUT5 (Prop_lut5_I4_O)        0.367    43.655 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.655    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.188 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.188    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.305 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.305    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.422 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.422    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    44.676 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.639    45.315    CounterLimit0[3]
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.367    45.682 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.682    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.232 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.232    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.346 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.346    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.460 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.460    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.731 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.828    47.559    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.373    47.932 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    47.932    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.465 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.465    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.582 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.582    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.699 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.699    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.953 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.809    49.763    audioCont/CounterLimit0[1]
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.367    50.130 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.130    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    50.643 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.643    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.760 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    50.760    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.877 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.888    51.764    audioCont/CounterLimit0[0]
    SLICE_X9Y142         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.344 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.344    audioCont/counter1_carry_i_10_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.458 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.458    audioCont/counter1_carry_i_9_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.572 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.572    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X9Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.686 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.686    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.020 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.589    audioCont/CounterLimit[17]
    SLICE_X10Y146        LUT4 (Prop_lut4_I2_O)        0.303    53.892 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.892    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.405 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.405    audioCont/counter1
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.624 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.459    55.083    audioCont/clear
    SLICE_X12Y151        FDRE                                         r  audioCont/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.686    18.666    audioCont/clk_out1
    SLICE_X12Y151        FDRE                                         r  audioCont/counter_reg[11]/C
                         clock pessimism              0.480    19.146    
                         clock uncertainty           -0.084    19.062    
    SLICE_X12Y151        FDRE (Setup_fdre_C_R)       -0.695    18.367    audioCont/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         18.367    
                         arrival time                         -55.083    
  -------------------------------------------------------------------
                         slack                                -36.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 CPU/dffe_setx/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mem_setx/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.443ns = ( 10.443 - 10.000 ) 
    Source Clock Delay      (SCD):    0.357ns = ( 10.357 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.559    10.357    CPU/dffe_setx/negClock
    SLICE_X39Y116        FDCE                                         r  CPU/dffe_setx/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDCE (Prop_fdce_C_Q)         0.141    10.498 r  CPU/dffe_setx/q_reg/Q
                         net (fo=1, routed)           0.056    10.554    CPU/mem_setx/q_reg_0
    SLICE_X39Y116        FDCE                                         r  CPU/mem_setx/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.829    10.443    CPU/mem_setx/negClock
    SLICE_X39Y116        FDCE                                         r  CPU/mem_setx/q_reg/C
                         clock pessimism             -0.087    10.357    
                         clock uncertainty            0.084    10.440    
    SLICE_X39Y116        FDCE (Hold_fdce_C_D)         0.075    10.515    CPU/mem_setx/q_reg
  -------------------------------------------------------------------
                         required time                        -10.515    
                         arrival time                          10.554    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 CPU/ex_jt/register[17]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mem_jt/register[17]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.439ns = ( 10.439 - 10.000 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 10.354 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.556    10.354    CPU/ex_jt/register[17]/negClock
    SLICE_X49Y117        FDCE                                         r  CPU/ex_jt/register[17]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDCE (Prop_fdce_C_Q)         0.141    10.495 r  CPU/ex_jt/register[17]/q_reg/Q
                         net (fo=3, routed)           0.068    10.563    CPU/mem_jt/register[17]/q_reg_1
    SLICE_X49Y117        FDCE                                         r  CPU/mem_jt/register[17]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.824    10.439    CPU/mem_jt/register[17]/negClock
    SLICE_X49Y117        FDCE                                         r  CPU/mem_jt/register[17]/q_reg/C
                         clock pessimism             -0.086    10.354    
                         clock uncertainty            0.084    10.437    
    SLICE_X49Y117        FDCE (Hold_fdce_C_D)         0.075    10.512    CPU/mem_jt/register[17]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.512    
                         arrival time                          10.563    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 CPU/ex_jt/register[20]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mem_jt/register[20]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.435ns = ( 10.435 - 10.000 ) 
    Source Clock Delay      (SCD):    0.350ns = ( 10.350 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.552    10.350    CPU/ex_jt/register[20]/negClock
    SLICE_X49Y121        FDCE                                         r  CPU/ex_jt/register[20]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121        FDCE (Prop_fdce_C_Q)         0.141    10.491 r  CPU/ex_jt/register[20]/q_reg/Q
                         net (fo=3, routed)           0.070    10.561    CPU/mem_jt/register[20]/q_reg_1
    SLICE_X49Y121        FDCE                                         r  CPU/mem_jt/register[20]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.821    10.435    CPU/mem_jt/register[20]/negClock
    SLICE_X49Y121        FDCE                                         r  CPU/mem_jt/register[20]/q_reg/C
                         clock pessimism             -0.086    10.350    
                         clock uncertainty            0.084    10.433    
    SLICE_X49Y121        FDCE (Hold_fdce_C_D)         0.075    10.508    CPU/mem_jt/register[20]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.508    
                         arrival time                          10.561    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[17]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[17]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns = ( 10.440 - 10.000 ) 
    Source Clock Delay      (SCD):    0.355ns = ( 10.355 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.557    10.355    CPU/id_pcplusone_reg/register[17]/negClock
    SLICE_X51Y114        FDCE                                         r  CPU/id_pcplusone_reg/register[17]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDCE (Prop_fdce_C_Q)         0.141    10.496 r  CPU/id_pcplusone_reg/register[17]/q_reg/Q
                         net (fo=1, routed)           0.087    10.583    CPU/id_pcplusone_reg/register[17]/q_reg_n_0
    SLICE_X50Y114        LUT2 (Prop_lut2_I0_O)        0.045    10.628 r  CPU/id_pcplusone_reg/register[17]/q_i_1__205/O
                         net (fo=1, routed)           0.000    10.628    CPU/ex_pcplusone/register[17]/q_reg_8
    SLICE_X50Y114        FDCE                                         r  CPU/ex_pcplusone/register[17]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.826    10.440    CPU/ex_pcplusone/register[17]/negClock
    SLICE_X50Y114        FDCE                                         r  CPU/ex_pcplusone/register[17]/q_reg/C
                         clock pessimism             -0.073    10.368    
                         clock uncertainty            0.084    10.451    
    SLICE_X50Y114        FDCE (Hold_fdce_C_D)         0.120    10.571    CPU/ex_pcplusone/register[17]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.571    
                         arrival time                          10.628    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[26]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[26]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 10.433 - 10.000 ) 
    Source Clock Delay      (SCD):    0.349ns = ( 10.349 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.551    10.349    CPU/id_pcplusone_reg/register[26]/negClock
    SLICE_X53Y120        FDCE                                         r  CPU/id_pcplusone_reg/register[26]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y120        FDCE (Prop_fdce_C_Q)         0.141    10.490 r  CPU/id_pcplusone_reg/register[26]/q_reg/Q
                         net (fo=1, routed)           0.058    10.548    CPU/id_pcplusone_reg/register[26]/q_reg_n_0
    SLICE_X52Y120        LUT2 (Prop_lut2_I0_O)        0.045    10.593 r  CPU/id_pcplusone_reg/register[26]/q_i_1__214/O
                         net (fo=1, routed)           0.000    10.593    CPU/ex_pcplusone/register[26]/q_reg_6
    SLICE_X52Y120        FDCE                                         r  CPU/ex_pcplusone/register[26]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.818    10.433    CPU/ex_pcplusone/register[26]/negClock
    SLICE_X52Y120        FDCE                                         r  CPU/ex_pcplusone/register[26]/q_reg/C
                         clock pessimism             -0.072    10.362    
                         clock uncertainty            0.084    10.445    
    SLICE_X52Y120        FDCE (Hold_fdce_C_D)         0.091    10.536    CPU/ex_pcplusone/register[26]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.536    
                         arrival time                          10.593    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[16]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[16]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.769%)  route 0.059ns (24.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.439ns = ( 10.439 - 10.000 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 10.354 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.556    10.354    CPU/id_pcplusone_reg/register[16]/negClock
    SLICE_X53Y113        FDCE                                         r  CPU/id_pcplusone_reg/register[16]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDCE (Prop_fdce_C_Q)         0.141    10.495 r  CPU/id_pcplusone_reg/register[16]/q_reg/Q
                         net (fo=1, routed)           0.059    10.554    CPU/id_pcplusone_reg/register[16]/q_reg_n_0
    SLICE_X52Y113        LUT2 (Prop_lut2_I0_O)        0.045    10.599 r  CPU/id_pcplusone_reg/register[16]/q_i_1__204/O
                         net (fo=1, routed)           0.000    10.599    CPU/ex_pcplusone/register[16]/q_reg_3
    SLICE_X52Y113        FDCE                                         r  CPU/ex_pcplusone/register[16]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.824    10.439    CPU/ex_pcplusone/register[16]/negClock
    SLICE_X52Y113        FDCE                                         r  CPU/ex_pcplusone/register[16]/q_reg/C
                         clock pessimism             -0.073    10.367    
                         clock uncertainty            0.084    10.450    
    SLICE_X52Y113        FDCE (Hold_fdce_C_D)         0.092    10.542    CPU/ex_pcplusone/register[16]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.542    
                         arrival time                          10.599    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 CPU/md_ALU/mult/P_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/mult/P_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.189ns (65.067%)  route 0.101ns (34.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.560    -0.604    CPU/md_ALU/mult/clk_out1
    SLICE_X39Y111        FDRE                                         r  CPU/md_ALU/mult/P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  CPU/md_ALU/mult/P_reg[2]/Q
                         net (fo=2, routed)           0.101    -0.362    CPU/ex_mem_excep/register[0]/Q[0]
    SLICE_X38Y111        LUT3 (Prop_lut3_I2_O)        0.048    -0.314 r  CPU/ex_mem_excep/register[0]/P[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    CPU/md_ALU/mult/P_reg[32]_0[1]
    SLICE_X38Y111        FDRE                                         r  CPU/md_ALU/mult/P_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.832    -0.841    CPU/md_ALU/mult/clk_out1
    SLICE_X38Y111        FDRE                                         r  CPU/md_ALU/mult/P_reg[1]/C
                         clock pessimism              0.250    -0.591    
                         clock uncertainty            0.084    -0.508    
    SLICE_X38Y111        FDRE (Hold_fdre_C_D)         0.131    -0.377    CPU/md_ALU/mult/P_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 CPU/mem_pcplusone/register[0]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/wb_pcplusone/register[0]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.479%)  route 0.128ns (47.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.448ns = ( 10.448 - 10.000 ) 
    Source Clock Delay      (SCD):    0.360ns = ( 10.360 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.562    10.360    CPU/mem_pcplusone/register[0]/negClock
    SLICE_X44Y111        FDCE                                         r  CPU/mem_pcplusone/register[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y111        FDCE (Prop_fdce_C_Q)         0.141    10.501 r  CPU/mem_pcplusone/register[0]/q_reg/Q
                         net (fo=1, routed)           0.128    10.628    CPU/wb_pcplusone/register[0]/q_reg_1
    SLICE_X40Y111        FDCE                                         r  CPU/wb_pcplusone/register[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.834    10.448    CPU/wb_pcplusone/register[0]/negClock
    SLICE_X40Y111        FDCE                                         r  CPU/wb_pcplusone/register[0]/q_reg/C
                         clock pessimism             -0.051    10.398    
                         clock uncertainty            0.084    10.481    
    SLICE_X40Y111        FDCE (Hold_fdce_C_D)         0.075    10.556    CPU/wb_pcplusone/register[0]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.556    
                         arrival time                          10.628    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 CPU/ex_jt/register[19]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pc_reg/register[19]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.525ns  (logic 0.231ns (44.039%)  route 0.294ns (55.961%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 10.438 - 10.000 ) 
    Source Clock Delay      (SCD):    0.355ns = ( 10.355 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.557    10.355    CPU/ex_jt/register[19]/negClock
    SLICE_X48Y116        FDCE                                         r  CPU/ex_jt/register[19]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y116        FDCE (Prop_fdce_C_Q)         0.141    10.496 r  CPU/ex_jt/register[19]/q_reg/Q
                         net (fo=3, routed)           0.236    10.731    CPU/dffe_jr/q_reg_97
    SLICE_X52Y115        LUT2 (Prop_lut2_I1_O)        0.045    10.776 f  CPU/dffe_jr/q_i_3__52/O
                         net (fo=1, routed)           0.058    10.834    CPU/dffe_jr/q_i_3__52_n_0
    SLICE_X52Y115        LUT6 (Prop_lut6_I1_O)        0.045    10.879 r  CPU/dffe_jr/q_i_1__30/O
                         net (fo=1, routed)           0.000    10.879    CPU/pc_reg/register[19]/PC_next[0]
    SLICE_X52Y115        FDCE                                         r  CPU/pc_reg/register[19]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.823    10.438    CPU/pc_reg/register[19]/negClock
    SLICE_X52Y115        FDCE                                         r  CPU/pc_reg/register[19]/q_reg/C
                         clock pessimism              0.178    10.616    
                         clock uncertainty            0.084    10.700    
    SLICE_X52Y115        FDCE (Hold_fdce_C_D)         0.092    10.792    CPU/pc_reg/register[19]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.792    
                         arrival time                          10.879    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.564    -0.600    CPU/md_ALU/div/clk_out1
    SLICE_X30Y108        FDRE                                         r  CPU/md_ALU/div/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  CPU/md_ALU/div/Q_reg[0]/Q
                         net (fo=2, routed)           0.068    -0.368    CPU/md_ALU/div/Q_2[0]
    SLICE_X30Y108        FDRE                                         r  CPU/md_ALU/div/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.835    -0.838    CPU/md_ALU/div/clk_out1
    SLICE_X30Y108        FDRE                                         r  CPU/md_ALU/div/Q_reg[1]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.084    -0.517    
    SLICE_X30Y108        FDRE (Hold_fdre_C_D)         0.060    -0.457    CPU/md_ALU/div/Q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.835ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[2]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.817ns  (logic 4.757ns (40.256%)  route 7.060ns (59.744%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.942ns = ( 10.942 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.345    10.938    CPU/IF_latch/register[2]/clr_pipe
    SLICE_X38Y110        FDCE                                         f  CPU/IF_latch/register[2]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.503    10.942    CPU/IF_latch/register[2]/negClock
    SLICE_X38Y110        FDCE                                         r  CPU/IF_latch/register[2]/q_reg/C
                         clock pessimism              0.480    11.422    
                         clock uncertainty           -0.084    11.339    
    SLICE_X38Y110        FDCE (Recov_fdce_C_CLR)     -0.319    11.020    CPU/IF_latch/register[2]/q_reg
  -------------------------------------------------------------------
                         required time                         11.020    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[9]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.817ns  (logic 4.757ns (40.256%)  route 7.060ns (59.744%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.942ns = ( 10.942 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.345    10.938    CPU/IF_latch/register[9]/clr_pipe
    SLICE_X38Y110        FDCE                                         f  CPU/IF_latch/register[9]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.503    10.942    CPU/IF_latch/register[9]/negClock
    SLICE_X38Y110        FDCE                                         r  CPU/IF_latch/register[9]/q_reg/C
                         clock pessimism              0.480    11.422    
                         clock uncertainty           -0.084    11.339    
    SLICE_X38Y110        FDCE (Recov_fdce_C_CLR)     -0.319    11.020    CPU/IF_latch/register[9]/q_reg
  -------------------------------------------------------------------
                         required time                         11.020    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[20]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.697ns  (logic 4.757ns (40.669%)  route 6.940ns (59.331%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.939ns = ( 10.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.225    10.818    CPU/IF_latch/register[20]/clr_pipe
    SLICE_X41Y113        FDCE                                         f  CPU/IF_latch/register[20]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.500    10.939    CPU/IF_latch/register[20]/negClock
    SLICE_X41Y113        FDCE                                         r  CPU/IF_latch/register[20]/q_reg/C
                         clock pessimism              0.480    11.419    
                         clock uncertainty           -0.084    11.336    
    SLICE_X41Y113        FDCE (Recov_fdce_C_CLR)     -0.405    10.931    CPU/IF_latch/register[20]/q_reg
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[3]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.697ns  (logic 4.757ns (40.669%)  route 6.940ns (59.331%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.939ns = ( 10.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.225    10.818    CPU/IF_latch/register[3]/clr_pipe
    SLICE_X41Y113        FDCE                                         f  CPU/IF_latch/register[3]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.500    10.939    CPU/IF_latch/register[3]/negClock
    SLICE_X41Y113        FDCE                                         r  CPU/IF_latch/register[3]/q_reg/C
                         clock pessimism              0.480    11.419    
                         clock uncertainty           -0.084    11.336    
    SLICE_X41Y113        FDCE (Recov_fdce_C_CLR)     -0.405    10.931    CPU/IF_latch/register[3]/q_reg
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[4]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.697ns  (logic 4.757ns (40.669%)  route 6.940ns (59.331%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.939ns = ( 10.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.225    10.818    CPU/IF_latch/register[4]/clr_pipe
    SLICE_X41Y113        FDCE                                         f  CPU/IF_latch/register[4]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.500    10.939    CPU/IF_latch/register[4]/negClock
    SLICE_X41Y113        FDCE                                         r  CPU/IF_latch/register[4]/q_reg/C
                         clock pessimism              0.480    11.419    
                         clock uncertainty           -0.084    11.336    
    SLICE_X41Y113        FDCE (Recov_fdce_C_CLR)     -0.405    10.931    CPU/IF_latch/register[4]/q_reg
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[7]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.697ns  (logic 4.757ns (40.669%)  route 6.940ns (59.331%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.939ns = ( 10.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.225    10.818    CPU/IF_latch/register[7]/clr_pipe
    SLICE_X41Y113        FDCE                                         f  CPU/IF_latch/register[7]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.500    10.939    CPU/IF_latch/register[7]/negClock
    SLICE_X41Y113        FDCE                                         r  CPU/IF_latch/register[7]/q_reg/C
                         clock pessimism              0.480    11.419    
                         clock uncertainty           -0.084    11.336    
    SLICE_X41Y113        FDCE (Recov_fdce_C_CLR)     -0.405    10.931    CPU/IF_latch/register[7]/q_reg
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[17]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.739ns  (logic 4.757ns (40.525%)  route 6.982ns (59.475%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 10.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.267    10.860    CPU/IF_latch/register[17]/clr_pipe
    SLICE_X42Y113        FDCE                                         f  CPU/IF_latch/register[17]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.497    10.936    CPU/IF_latch/register[17]/negClock
    SLICE_X42Y113        FDCE                                         r  CPU/IF_latch/register[17]/q_reg/C
                         clock pessimism              0.480    11.416    
                         clock uncertainty           -0.084    11.333    
    SLICE_X42Y113        FDCE (Recov_fdce_C_CLR)     -0.319    11.014    CPU/IF_latch/register[17]/q_reg
  -------------------------------------------------------------------
                         required time                         11.014    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[18]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.739ns  (logic 4.757ns (40.525%)  route 6.982ns (59.475%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 10.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.267    10.860    CPU/IF_latch/register[18]/clr_pipe
    SLICE_X42Y113        FDCE                                         f  CPU/IF_latch/register[18]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.497    10.936    CPU/IF_latch/register[18]/negClock
    SLICE_X42Y113        FDCE                                         r  CPU/IF_latch/register[18]/q_reg/C
                         clock pessimism              0.480    11.416    
                         clock uncertainty           -0.084    11.333    
    SLICE_X42Y113        FDCE (Recov_fdce_C_CLR)     -0.319    11.014    CPU/IF_latch/register[18]/q_reg
  -------------------------------------------------------------------
                         required time                         11.014    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[19]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.739ns  (logic 4.757ns (40.525%)  route 6.982ns (59.475%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 10.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.267    10.860    CPU/IF_latch/register[19]/clr_pipe
    SLICE_X42Y113        FDCE                                         f  CPU/IF_latch/register[19]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.497    10.936    CPU/IF_latch/register[19]/negClock
    SLICE_X42Y113        FDCE                                         r  CPU/IF_latch/register[19]/q_reg/C
                         clock pessimism              0.480    11.416    
                         clock uncertainty           -0.084    11.333    
    SLICE_X42Y113        FDCE (Recov_fdce_C_CLR)     -0.319    11.014    CPU/IF_latch/register[19]/q_reg
  -------------------------------------------------------------------
                         required time                         11.014    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[0]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.735ns  (logic 4.757ns (40.539%)  route 6.978ns (59.461%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.940ns = ( 10.940 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.263    10.856    CPU/IF_latch/register[0]/clr_pipe
    SLICE_X38Y112        FDCE                                         f  CPU/IF_latch/register[0]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.501    10.940    CPU/IF_latch/register[0]/negClock
    SLICE_X38Y112        FDCE                                         r  CPU/IF_latch/register[0]/q_reg/C
                         clock pessimism              0.480    11.420    
                         clock uncertainty           -0.084    11.337    
    SLICE_X38Y112        FDCE (Recov_fdce_C_CLR)     -0.319    11.018    CPU/IF_latch/register[0]/q_reg
  -------------------------------------------------------------------
                         required time                         11.018    
                         arrival time                         -10.856    
  -------------------------------------------------------------------
                         slack                                  0.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[19]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.002ns  (logic 0.231ns (23.049%)  route 0.771ns (76.951%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 10.432 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.276    11.354    CPU/id_pcplusone_reg/register[19]/clr_pipe
    SLICE_X55Y121        FDCE                                         f  CPU/id_pcplusone_reg/register[19]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.817    10.432    CPU/id_pcplusone_reg/register[19]/negClock
    SLICE_X55Y121        FDCE                                         r  CPU/id_pcplusone_reg/register[19]/q_reg/C
                         clock pessimism              0.178    10.610    
    SLICE_X55Y121        FDCE (Remov_fdce_C_CLR)     -0.092    10.518    CPU/id_pcplusone_reg/register[19]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.518    
                         arrival time                          11.354    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[20]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.002ns  (logic 0.231ns (23.049%)  route 0.771ns (76.951%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 10.432 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.276    11.354    CPU/id_pcplusone_reg/register[20]/clr_pipe
    SLICE_X55Y121        FDCE                                         f  CPU/id_pcplusone_reg/register[20]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.817    10.432    CPU/id_pcplusone_reg/register[20]/negClock
    SLICE_X55Y121        FDCE                                         r  CPU/id_pcplusone_reg/register[20]/q_reg/C
                         clock pessimism              0.178    10.610    
    SLICE_X55Y121        FDCE (Remov_fdce_C_CLR)     -0.092    10.518    CPU/id_pcplusone_reg/register[20]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.518    
                         arrival time                          11.354    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[22]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.002ns  (logic 0.231ns (23.049%)  route 0.771ns (76.951%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 10.432 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.276    11.354    CPU/id_pcplusone_reg/register[22]/clr_pipe
    SLICE_X55Y121        FDCE                                         f  CPU/id_pcplusone_reg/register[22]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.817    10.432    CPU/id_pcplusone_reg/register[22]/negClock
    SLICE_X55Y121        FDCE                                         r  CPU/id_pcplusone_reg/register[22]/q_reg/C
                         clock pessimism              0.178    10.610    
    SLICE_X55Y121        FDCE (Remov_fdce_C_CLR)     -0.092    10.518    CPU/id_pcplusone_reg/register[22]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.518    
                         arrival time                          11.354    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[23]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.002ns  (logic 0.231ns (23.049%)  route 0.771ns (76.951%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 10.432 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.276    11.354    CPU/id_pcplusone_reg/register[23]/clr_pipe
    SLICE_X55Y121        FDCE                                         f  CPU/id_pcplusone_reg/register[23]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.817    10.432    CPU/id_pcplusone_reg/register[23]/negClock
    SLICE_X55Y121        FDCE                                         r  CPU/id_pcplusone_reg/register[23]/q_reg/C
                         clock pessimism              0.178    10.610    
    SLICE_X55Y121        FDCE (Remov_fdce_C_CLR)     -0.092    10.518    CPU/id_pcplusone_reg/register[23]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.518    
                         arrival time                          11.354    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[24]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.058ns  (logic 0.231ns (21.843%)  route 0.827ns (78.157%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 10.433 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.331    11.409    CPU/id_pcplusone_reg/register[24]/clr_pipe
    SLICE_X53Y120        FDCE                                         f  CPU/id_pcplusone_reg/register[24]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.818    10.433    CPU/id_pcplusone_reg/register[24]/negClock
    SLICE_X53Y120        FDCE                                         r  CPU/id_pcplusone_reg/register[24]/q_reg/C
                         clock pessimism              0.178    10.611    
    SLICE_X53Y120        FDCE (Remov_fdce_C_CLR)     -0.092    10.519    CPU/id_pcplusone_reg/register[24]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.519    
                         arrival time                          11.409    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[25]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.058ns  (logic 0.231ns (21.843%)  route 0.827ns (78.157%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 10.433 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.331    11.409    CPU/id_pcplusone_reg/register[25]/clr_pipe
    SLICE_X53Y120        FDCE                                         f  CPU/id_pcplusone_reg/register[25]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.818    10.433    CPU/id_pcplusone_reg/register[25]/negClock
    SLICE_X53Y120        FDCE                                         r  CPU/id_pcplusone_reg/register[25]/q_reg/C
                         clock pessimism              0.178    10.611    
    SLICE_X53Y120        FDCE (Remov_fdce_C_CLR)     -0.092    10.519    CPU/id_pcplusone_reg/register[25]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.519    
                         arrival time                          11.409    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[26]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.058ns  (logic 0.231ns (21.843%)  route 0.827ns (78.157%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 10.433 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.331    11.409    CPU/id_pcplusone_reg/register[26]/clr_pipe
    SLICE_X53Y120        FDCE                                         f  CPU/id_pcplusone_reg/register[26]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.818    10.433    CPU/id_pcplusone_reg/register[26]/negClock
    SLICE_X53Y120        FDCE                                         r  CPU/id_pcplusone_reg/register[26]/q_reg/C
                         clock pessimism              0.178    10.611    
    SLICE_X53Y120        FDCE (Remov_fdce_C_CLR)     -0.092    10.519    CPU/id_pcplusone_reg/register[26]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.519    
                         arrival time                          11.409    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[27]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.105ns  (logic 0.231ns (20.914%)  route 0.874ns (79.086%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 10.432 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.378    11.456    CPU/id_pcplusone_reg/register[27]/clr_pipe
    SLICE_X53Y121        FDCE                                         f  CPU/id_pcplusone_reg/register[27]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.817    10.432    CPU/id_pcplusone_reg/register[27]/negClock
    SLICE_X53Y121        FDCE                                         r  CPU/id_pcplusone_reg/register[27]/q_reg/C
                         clock pessimism              0.178    10.610    
    SLICE_X53Y121        FDCE (Remov_fdce_C_CLR)     -0.092    10.518    CPU/id_pcplusone_reg/register[27]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.518    
                         arrival time                          11.456    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[28]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.105ns  (logic 0.231ns (20.914%)  route 0.874ns (79.086%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 10.432 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.378    11.456    CPU/id_pcplusone_reg/register[28]/clr_pipe
    SLICE_X53Y121        FDCE                                         f  CPU/id_pcplusone_reg/register[28]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.817    10.432    CPU/id_pcplusone_reg/register[28]/negClock
    SLICE_X53Y121        FDCE                                         r  CPU/id_pcplusone_reg/register[28]/q_reg/C
                         clock pessimism              0.178    10.610    
    SLICE_X53Y121        FDCE (Remov_fdce_C_CLR)     -0.092    10.518    CPU/id_pcplusone_reg/register[28]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.518    
                         arrival time                          11.456    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[29]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.105ns  (logic 0.231ns (20.914%)  route 0.874ns (79.086%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 10.432 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.378    11.456    CPU/id_pcplusone_reg/register[29]/clr_pipe
    SLICE_X53Y121        FDCE                                         f  CPU/id_pcplusone_reg/register[29]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.817    10.432    CPU/id_pcplusone_reg/register[29]/negClock
    SLICE_X53Y121        FDCE                                         r  CPU/id_pcplusone_reg/register[29]/q_reg/C
                         clock pessimism              0.178    10.610    
    SLICE_X53Y121        FDCE (Remov_fdce_C_CLR)     -0.092    10.518    CPU/id_pcplusone_reg/register[29]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.518    
                         arrival time                          11.456    
  -------------------------------------------------------------------
                         slack                                  0.938    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.752ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[2]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.817ns  (logic 4.757ns (40.256%)  route 7.060ns (59.744%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.942ns = ( 10.942 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.345    10.938    CPU/IF_latch/register[2]/clr_pipe
    SLICE_X38Y110        FDCE                                         f  CPU/IF_latch/register[2]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.503    10.942    CPU/IF_latch/register[2]/negClock
    SLICE_X38Y110        FDCE                                         r  CPU/IF_latch/register[2]/q_reg/C
                         clock pessimism              0.480    11.422    
                         clock uncertainty           -0.084    11.339    
    SLICE_X38Y110        FDCE (Recov_fdce_C_CLR)     -0.319    11.020    CPU/IF_latch/register[2]/q_reg
  -------------------------------------------------------------------
                         required time                         11.020    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[9]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.817ns  (logic 4.757ns (40.256%)  route 7.060ns (59.744%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.942ns = ( 10.942 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.345    10.938    CPU/IF_latch/register[9]/clr_pipe
    SLICE_X38Y110        FDCE                                         f  CPU/IF_latch/register[9]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.503    10.942    CPU/IF_latch/register[9]/negClock
    SLICE_X38Y110        FDCE                                         r  CPU/IF_latch/register[9]/q_reg/C
                         clock pessimism              0.480    11.422    
                         clock uncertainty           -0.084    11.339    
    SLICE_X38Y110        FDCE (Recov_fdce_C_CLR)     -0.319    11.020    CPU/IF_latch/register[9]/q_reg
  -------------------------------------------------------------------
                         required time                         11.020    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[20]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.697ns  (logic 4.757ns (40.669%)  route 6.940ns (59.331%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.939ns = ( 10.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.225    10.818    CPU/IF_latch/register[20]/clr_pipe
    SLICE_X41Y113        FDCE                                         f  CPU/IF_latch/register[20]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.500    10.939    CPU/IF_latch/register[20]/negClock
    SLICE_X41Y113        FDCE                                         r  CPU/IF_latch/register[20]/q_reg/C
                         clock pessimism              0.480    11.419    
                         clock uncertainty           -0.084    11.336    
    SLICE_X41Y113        FDCE (Recov_fdce_C_CLR)     -0.405    10.931    CPU/IF_latch/register[20]/q_reg
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[3]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.697ns  (logic 4.757ns (40.669%)  route 6.940ns (59.331%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.939ns = ( 10.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.225    10.818    CPU/IF_latch/register[3]/clr_pipe
    SLICE_X41Y113        FDCE                                         f  CPU/IF_latch/register[3]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.500    10.939    CPU/IF_latch/register[3]/negClock
    SLICE_X41Y113        FDCE                                         r  CPU/IF_latch/register[3]/q_reg/C
                         clock pessimism              0.480    11.419    
                         clock uncertainty           -0.084    11.336    
    SLICE_X41Y113        FDCE (Recov_fdce_C_CLR)     -0.405    10.931    CPU/IF_latch/register[3]/q_reg
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[4]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.697ns  (logic 4.757ns (40.669%)  route 6.940ns (59.331%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.939ns = ( 10.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.225    10.818    CPU/IF_latch/register[4]/clr_pipe
    SLICE_X41Y113        FDCE                                         f  CPU/IF_latch/register[4]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.500    10.939    CPU/IF_latch/register[4]/negClock
    SLICE_X41Y113        FDCE                                         r  CPU/IF_latch/register[4]/q_reg/C
                         clock pessimism              0.480    11.419    
                         clock uncertainty           -0.084    11.336    
    SLICE_X41Y113        FDCE (Recov_fdce_C_CLR)     -0.405    10.931    CPU/IF_latch/register[4]/q_reg
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[7]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.697ns  (logic 4.757ns (40.669%)  route 6.940ns (59.331%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.939ns = ( 10.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.225    10.818    CPU/IF_latch/register[7]/clr_pipe
    SLICE_X41Y113        FDCE                                         f  CPU/IF_latch/register[7]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.500    10.939    CPU/IF_latch/register[7]/negClock
    SLICE_X41Y113        FDCE                                         r  CPU/IF_latch/register[7]/q_reg/C
                         clock pessimism              0.480    11.419    
                         clock uncertainty           -0.084    11.336    
    SLICE_X41Y113        FDCE (Recov_fdce_C_CLR)     -0.405    10.931    CPU/IF_latch/register[7]/q_reg
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[17]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.739ns  (logic 4.757ns (40.525%)  route 6.982ns (59.475%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 10.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.267    10.860    CPU/IF_latch/register[17]/clr_pipe
    SLICE_X42Y113        FDCE                                         f  CPU/IF_latch/register[17]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.497    10.936    CPU/IF_latch/register[17]/negClock
    SLICE_X42Y113        FDCE                                         r  CPU/IF_latch/register[17]/q_reg/C
                         clock pessimism              0.480    11.416    
                         clock uncertainty           -0.084    11.333    
    SLICE_X42Y113        FDCE (Recov_fdce_C_CLR)     -0.319    11.014    CPU/IF_latch/register[17]/q_reg
  -------------------------------------------------------------------
                         required time                         11.014    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[18]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.739ns  (logic 4.757ns (40.525%)  route 6.982ns (59.475%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 10.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.267    10.860    CPU/IF_latch/register[18]/clr_pipe
    SLICE_X42Y113        FDCE                                         f  CPU/IF_latch/register[18]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.497    10.936    CPU/IF_latch/register[18]/negClock
    SLICE_X42Y113        FDCE                                         r  CPU/IF_latch/register[18]/q_reg/C
                         clock pessimism              0.480    11.416    
                         clock uncertainty           -0.084    11.333    
    SLICE_X42Y113        FDCE (Recov_fdce_C_CLR)     -0.319    11.014    CPU/IF_latch/register[18]/q_reg
  -------------------------------------------------------------------
                         required time                         11.014    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[19]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.739ns  (logic 4.757ns (40.525%)  route 6.982ns (59.475%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 10.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.267    10.860    CPU/IF_latch/register[19]/clr_pipe
    SLICE_X42Y113        FDCE                                         f  CPU/IF_latch/register[19]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.497    10.936    CPU/IF_latch/register[19]/negClock
    SLICE_X42Y113        FDCE                                         r  CPU/IF_latch/register[19]/q_reg/C
                         clock pessimism              0.480    11.416    
                         clock uncertainty           -0.084    11.333    
    SLICE_X42Y113        FDCE (Recov_fdce_C_CLR)     -0.319    11.014    CPU/IF_latch/register[19]/q_reg
  -------------------------------------------------------------------
                         required time                         11.014    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[0]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.735ns  (logic 4.757ns (40.539%)  route 6.978ns (59.461%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.940ns = ( 10.940 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.263    10.856    CPU/IF_latch/register[0]/clr_pipe
    SLICE_X38Y112        FDCE                                         f  CPU/IF_latch/register[0]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.501    10.940    CPU/IF_latch/register[0]/negClock
    SLICE_X38Y112        FDCE                                         r  CPU/IF_latch/register[0]/q_reg/C
                         clock pessimism              0.480    11.420    
                         clock uncertainty           -0.084    11.337    
    SLICE_X38Y112        FDCE (Recov_fdce_C_CLR)     -0.319    11.018    CPU/IF_latch/register[0]/q_reg
  -------------------------------------------------------------------
                         required time                         11.018    
                         arrival time                         -10.856    
  -------------------------------------------------------------------
                         slack                                  0.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[19]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.002ns  (logic 0.231ns (23.049%)  route 0.771ns (76.951%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 10.432 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.276    11.354    CPU/id_pcplusone_reg/register[19]/clr_pipe
    SLICE_X55Y121        FDCE                                         f  CPU/id_pcplusone_reg/register[19]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.817    10.432    CPU/id_pcplusone_reg/register[19]/negClock
    SLICE_X55Y121        FDCE                                         r  CPU/id_pcplusone_reg/register[19]/q_reg/C
                         clock pessimism              0.178    10.610    
                         clock uncertainty            0.084    10.694    
    SLICE_X55Y121        FDCE (Remov_fdce_C_CLR)     -0.092    10.602    CPU/id_pcplusone_reg/register[19]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.602    
                         arrival time                          11.354    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[20]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.002ns  (logic 0.231ns (23.049%)  route 0.771ns (76.951%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 10.432 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.276    11.354    CPU/id_pcplusone_reg/register[20]/clr_pipe
    SLICE_X55Y121        FDCE                                         f  CPU/id_pcplusone_reg/register[20]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.817    10.432    CPU/id_pcplusone_reg/register[20]/negClock
    SLICE_X55Y121        FDCE                                         r  CPU/id_pcplusone_reg/register[20]/q_reg/C
                         clock pessimism              0.178    10.610    
                         clock uncertainty            0.084    10.694    
    SLICE_X55Y121        FDCE (Remov_fdce_C_CLR)     -0.092    10.602    CPU/id_pcplusone_reg/register[20]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.602    
                         arrival time                          11.354    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[22]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.002ns  (logic 0.231ns (23.049%)  route 0.771ns (76.951%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 10.432 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.276    11.354    CPU/id_pcplusone_reg/register[22]/clr_pipe
    SLICE_X55Y121        FDCE                                         f  CPU/id_pcplusone_reg/register[22]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.817    10.432    CPU/id_pcplusone_reg/register[22]/negClock
    SLICE_X55Y121        FDCE                                         r  CPU/id_pcplusone_reg/register[22]/q_reg/C
                         clock pessimism              0.178    10.610    
                         clock uncertainty            0.084    10.694    
    SLICE_X55Y121        FDCE (Remov_fdce_C_CLR)     -0.092    10.602    CPU/id_pcplusone_reg/register[22]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.602    
                         arrival time                          11.354    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[23]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.002ns  (logic 0.231ns (23.049%)  route 0.771ns (76.951%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 10.432 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.276    11.354    CPU/id_pcplusone_reg/register[23]/clr_pipe
    SLICE_X55Y121        FDCE                                         f  CPU/id_pcplusone_reg/register[23]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.817    10.432    CPU/id_pcplusone_reg/register[23]/negClock
    SLICE_X55Y121        FDCE                                         r  CPU/id_pcplusone_reg/register[23]/q_reg/C
                         clock pessimism              0.178    10.610    
                         clock uncertainty            0.084    10.694    
    SLICE_X55Y121        FDCE (Remov_fdce_C_CLR)     -0.092    10.602    CPU/id_pcplusone_reg/register[23]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.602    
                         arrival time                          11.354    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[24]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.058ns  (logic 0.231ns (21.843%)  route 0.827ns (78.157%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 10.433 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.331    11.409    CPU/id_pcplusone_reg/register[24]/clr_pipe
    SLICE_X53Y120        FDCE                                         f  CPU/id_pcplusone_reg/register[24]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.818    10.433    CPU/id_pcplusone_reg/register[24]/negClock
    SLICE_X53Y120        FDCE                                         r  CPU/id_pcplusone_reg/register[24]/q_reg/C
                         clock pessimism              0.178    10.611    
                         clock uncertainty            0.084    10.695    
    SLICE_X53Y120        FDCE (Remov_fdce_C_CLR)     -0.092    10.603    CPU/id_pcplusone_reg/register[24]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.603    
                         arrival time                          11.409    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[25]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.058ns  (logic 0.231ns (21.843%)  route 0.827ns (78.157%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 10.433 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.331    11.409    CPU/id_pcplusone_reg/register[25]/clr_pipe
    SLICE_X53Y120        FDCE                                         f  CPU/id_pcplusone_reg/register[25]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.818    10.433    CPU/id_pcplusone_reg/register[25]/negClock
    SLICE_X53Y120        FDCE                                         r  CPU/id_pcplusone_reg/register[25]/q_reg/C
                         clock pessimism              0.178    10.611    
                         clock uncertainty            0.084    10.695    
    SLICE_X53Y120        FDCE (Remov_fdce_C_CLR)     -0.092    10.603    CPU/id_pcplusone_reg/register[25]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.603    
                         arrival time                          11.409    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[26]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.058ns  (logic 0.231ns (21.843%)  route 0.827ns (78.157%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 10.433 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.331    11.409    CPU/id_pcplusone_reg/register[26]/clr_pipe
    SLICE_X53Y120        FDCE                                         f  CPU/id_pcplusone_reg/register[26]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.818    10.433    CPU/id_pcplusone_reg/register[26]/negClock
    SLICE_X53Y120        FDCE                                         r  CPU/id_pcplusone_reg/register[26]/q_reg/C
                         clock pessimism              0.178    10.611    
                         clock uncertainty            0.084    10.695    
    SLICE_X53Y120        FDCE (Remov_fdce_C_CLR)     -0.092    10.603    CPU/id_pcplusone_reg/register[26]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.603    
                         arrival time                          11.409    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[27]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.105ns  (logic 0.231ns (20.914%)  route 0.874ns (79.086%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 10.432 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.378    11.456    CPU/id_pcplusone_reg/register[27]/clr_pipe
    SLICE_X53Y121        FDCE                                         f  CPU/id_pcplusone_reg/register[27]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.817    10.432    CPU/id_pcplusone_reg/register[27]/negClock
    SLICE_X53Y121        FDCE                                         r  CPU/id_pcplusone_reg/register[27]/q_reg/C
                         clock pessimism              0.178    10.610    
                         clock uncertainty            0.084    10.694    
    SLICE_X53Y121        FDCE (Remov_fdce_C_CLR)     -0.092    10.602    CPU/id_pcplusone_reg/register[27]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.602    
                         arrival time                          11.456    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[28]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.105ns  (logic 0.231ns (20.914%)  route 0.874ns (79.086%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 10.432 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.378    11.456    CPU/id_pcplusone_reg/register[28]/clr_pipe
    SLICE_X53Y121        FDCE                                         f  CPU/id_pcplusone_reg/register[28]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.817    10.432    CPU/id_pcplusone_reg/register[28]/negClock
    SLICE_X53Y121        FDCE                                         r  CPU/id_pcplusone_reg/register[28]/q_reg/C
                         clock pessimism              0.178    10.610    
                         clock uncertainty            0.084    10.694    
    SLICE_X53Y121        FDCE (Remov_fdce_C_CLR)     -0.092    10.602    CPU/id_pcplusone_reg/register[28]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.602    
                         arrival time                          11.456    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[29]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.105ns  (logic 0.231ns (20.914%)  route 0.874ns (79.086%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 10.432 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.378    11.456    CPU/id_pcplusone_reg/register[29]/clr_pipe
    SLICE_X53Y121        FDCE                                         f  CPU/id_pcplusone_reg/register[29]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.817    10.432    CPU/id_pcplusone_reg/register[29]/negClock
    SLICE_X53Y121        FDCE                                         r  CPU/id_pcplusone_reg/register[29]/q_reg/C
                         clock pessimism              0.178    10.610    
                         clock uncertainty            0.084    10.694    
    SLICE_X53Y121        FDCE (Remov_fdce_C_CLR)     -0.092    10.602    CPU/id_pcplusone_reg/register[29]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.602    
                         arrival time                          11.456    
  -------------------------------------------------------------------
                         slack                                  0.854    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.752ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[2]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.817ns  (logic 4.757ns (40.256%)  route 7.060ns (59.744%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.942ns = ( 10.942 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.345    10.938    CPU/IF_latch/register[2]/clr_pipe
    SLICE_X38Y110        FDCE                                         f  CPU/IF_latch/register[2]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.503    10.942    CPU/IF_latch/register[2]/negClock
    SLICE_X38Y110        FDCE                                         r  CPU/IF_latch/register[2]/q_reg/C
                         clock pessimism              0.480    11.422    
                         clock uncertainty           -0.084    11.339    
    SLICE_X38Y110        FDCE (Recov_fdce_C_CLR)     -0.319    11.020    CPU/IF_latch/register[2]/q_reg
  -------------------------------------------------------------------
                         required time                         11.020    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[9]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.817ns  (logic 4.757ns (40.256%)  route 7.060ns (59.744%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.942ns = ( 10.942 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.345    10.938    CPU/IF_latch/register[9]/clr_pipe
    SLICE_X38Y110        FDCE                                         f  CPU/IF_latch/register[9]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.503    10.942    CPU/IF_latch/register[9]/negClock
    SLICE_X38Y110        FDCE                                         r  CPU/IF_latch/register[9]/q_reg/C
                         clock pessimism              0.480    11.422    
                         clock uncertainty           -0.084    11.339    
    SLICE_X38Y110        FDCE (Recov_fdce_C_CLR)     -0.319    11.020    CPU/IF_latch/register[9]/q_reg
  -------------------------------------------------------------------
                         required time                         11.020    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[20]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.697ns  (logic 4.757ns (40.669%)  route 6.940ns (59.331%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.939ns = ( 10.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.225    10.818    CPU/IF_latch/register[20]/clr_pipe
    SLICE_X41Y113        FDCE                                         f  CPU/IF_latch/register[20]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.500    10.939    CPU/IF_latch/register[20]/negClock
    SLICE_X41Y113        FDCE                                         r  CPU/IF_latch/register[20]/q_reg/C
                         clock pessimism              0.480    11.419    
                         clock uncertainty           -0.084    11.336    
    SLICE_X41Y113        FDCE (Recov_fdce_C_CLR)     -0.405    10.931    CPU/IF_latch/register[20]/q_reg
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[3]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.697ns  (logic 4.757ns (40.669%)  route 6.940ns (59.331%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.939ns = ( 10.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.225    10.818    CPU/IF_latch/register[3]/clr_pipe
    SLICE_X41Y113        FDCE                                         f  CPU/IF_latch/register[3]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.500    10.939    CPU/IF_latch/register[3]/negClock
    SLICE_X41Y113        FDCE                                         r  CPU/IF_latch/register[3]/q_reg/C
                         clock pessimism              0.480    11.419    
                         clock uncertainty           -0.084    11.336    
    SLICE_X41Y113        FDCE (Recov_fdce_C_CLR)     -0.405    10.931    CPU/IF_latch/register[3]/q_reg
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[4]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.697ns  (logic 4.757ns (40.669%)  route 6.940ns (59.331%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.939ns = ( 10.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.225    10.818    CPU/IF_latch/register[4]/clr_pipe
    SLICE_X41Y113        FDCE                                         f  CPU/IF_latch/register[4]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.500    10.939    CPU/IF_latch/register[4]/negClock
    SLICE_X41Y113        FDCE                                         r  CPU/IF_latch/register[4]/q_reg/C
                         clock pessimism              0.480    11.419    
                         clock uncertainty           -0.084    11.336    
    SLICE_X41Y113        FDCE (Recov_fdce_C_CLR)     -0.405    10.931    CPU/IF_latch/register[4]/q_reg
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[7]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.697ns  (logic 4.757ns (40.669%)  route 6.940ns (59.331%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.939ns = ( 10.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.225    10.818    CPU/IF_latch/register[7]/clr_pipe
    SLICE_X41Y113        FDCE                                         f  CPU/IF_latch/register[7]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.500    10.939    CPU/IF_latch/register[7]/negClock
    SLICE_X41Y113        FDCE                                         r  CPU/IF_latch/register[7]/q_reg/C
                         clock pessimism              0.480    11.419    
                         clock uncertainty           -0.084    11.336    
    SLICE_X41Y113        FDCE (Recov_fdce_C_CLR)     -0.405    10.931    CPU/IF_latch/register[7]/q_reg
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[17]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.739ns  (logic 4.757ns (40.525%)  route 6.982ns (59.475%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 10.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.267    10.860    CPU/IF_latch/register[17]/clr_pipe
    SLICE_X42Y113        FDCE                                         f  CPU/IF_latch/register[17]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.497    10.936    CPU/IF_latch/register[17]/negClock
    SLICE_X42Y113        FDCE                                         r  CPU/IF_latch/register[17]/q_reg/C
                         clock pessimism              0.480    11.416    
                         clock uncertainty           -0.084    11.333    
    SLICE_X42Y113        FDCE (Recov_fdce_C_CLR)     -0.319    11.014    CPU/IF_latch/register[17]/q_reg
  -------------------------------------------------------------------
                         required time                         11.014    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[18]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.739ns  (logic 4.757ns (40.525%)  route 6.982ns (59.475%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 10.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.267    10.860    CPU/IF_latch/register[18]/clr_pipe
    SLICE_X42Y113        FDCE                                         f  CPU/IF_latch/register[18]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.497    10.936    CPU/IF_latch/register[18]/negClock
    SLICE_X42Y113        FDCE                                         r  CPU/IF_latch/register[18]/q_reg/C
                         clock pessimism              0.480    11.416    
                         clock uncertainty           -0.084    11.333    
    SLICE_X42Y113        FDCE (Recov_fdce_C_CLR)     -0.319    11.014    CPU/IF_latch/register[18]/q_reg
  -------------------------------------------------------------------
                         required time                         11.014    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[19]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.739ns  (logic 4.757ns (40.525%)  route 6.982ns (59.475%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 10.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.267    10.860    CPU/IF_latch/register[19]/clr_pipe
    SLICE_X42Y113        FDCE                                         f  CPU/IF_latch/register[19]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.497    10.936    CPU/IF_latch/register[19]/negClock
    SLICE_X42Y113        FDCE                                         r  CPU/IF_latch/register[19]/q_reg/C
                         clock pessimism              0.480    11.416    
                         clock uncertainty           -0.084    11.333    
    SLICE_X42Y113        FDCE (Recov_fdce_C_CLR)     -0.319    11.014    CPU/IF_latch/register[19]/q_reg
  -------------------------------------------------------------------
                         required time                         11.014    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[0]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.735ns  (logic 4.757ns (40.539%)  route 6.978ns (59.461%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.940ns = ( 10.940 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.263    10.856    CPU/IF_latch/register[0]/clr_pipe
    SLICE_X38Y112        FDCE                                         f  CPU/IF_latch/register[0]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.501    10.940    CPU/IF_latch/register[0]/negClock
    SLICE_X38Y112        FDCE                                         r  CPU/IF_latch/register[0]/q_reg/C
                         clock pessimism              0.480    11.420    
                         clock uncertainty           -0.084    11.337    
    SLICE_X38Y112        FDCE (Recov_fdce_C_CLR)     -0.319    11.018    CPU/IF_latch/register[0]/q_reg
  -------------------------------------------------------------------
                         required time                         11.018    
                         arrival time                         -10.856    
  -------------------------------------------------------------------
                         slack                                  0.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[19]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.002ns  (logic 0.231ns (23.049%)  route 0.771ns (76.951%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 10.432 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.276    11.354    CPU/id_pcplusone_reg/register[19]/clr_pipe
    SLICE_X55Y121        FDCE                                         f  CPU/id_pcplusone_reg/register[19]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.817    10.432    CPU/id_pcplusone_reg/register[19]/negClock
    SLICE_X55Y121        FDCE                                         r  CPU/id_pcplusone_reg/register[19]/q_reg/C
                         clock pessimism              0.178    10.610    
                         clock uncertainty            0.084    10.694    
    SLICE_X55Y121        FDCE (Remov_fdce_C_CLR)     -0.092    10.602    CPU/id_pcplusone_reg/register[19]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.602    
                         arrival time                          11.354    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[20]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.002ns  (logic 0.231ns (23.049%)  route 0.771ns (76.951%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 10.432 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.276    11.354    CPU/id_pcplusone_reg/register[20]/clr_pipe
    SLICE_X55Y121        FDCE                                         f  CPU/id_pcplusone_reg/register[20]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.817    10.432    CPU/id_pcplusone_reg/register[20]/negClock
    SLICE_X55Y121        FDCE                                         r  CPU/id_pcplusone_reg/register[20]/q_reg/C
                         clock pessimism              0.178    10.610    
                         clock uncertainty            0.084    10.694    
    SLICE_X55Y121        FDCE (Remov_fdce_C_CLR)     -0.092    10.602    CPU/id_pcplusone_reg/register[20]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.602    
                         arrival time                          11.354    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[22]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.002ns  (logic 0.231ns (23.049%)  route 0.771ns (76.951%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 10.432 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.276    11.354    CPU/id_pcplusone_reg/register[22]/clr_pipe
    SLICE_X55Y121        FDCE                                         f  CPU/id_pcplusone_reg/register[22]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.817    10.432    CPU/id_pcplusone_reg/register[22]/negClock
    SLICE_X55Y121        FDCE                                         r  CPU/id_pcplusone_reg/register[22]/q_reg/C
                         clock pessimism              0.178    10.610    
                         clock uncertainty            0.084    10.694    
    SLICE_X55Y121        FDCE (Remov_fdce_C_CLR)     -0.092    10.602    CPU/id_pcplusone_reg/register[22]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.602    
                         arrival time                          11.354    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[23]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.002ns  (logic 0.231ns (23.049%)  route 0.771ns (76.951%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 10.432 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.276    11.354    CPU/id_pcplusone_reg/register[23]/clr_pipe
    SLICE_X55Y121        FDCE                                         f  CPU/id_pcplusone_reg/register[23]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.817    10.432    CPU/id_pcplusone_reg/register[23]/negClock
    SLICE_X55Y121        FDCE                                         r  CPU/id_pcplusone_reg/register[23]/q_reg/C
                         clock pessimism              0.178    10.610    
                         clock uncertainty            0.084    10.694    
    SLICE_X55Y121        FDCE (Remov_fdce_C_CLR)     -0.092    10.602    CPU/id_pcplusone_reg/register[23]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.602    
                         arrival time                          11.354    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[24]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.058ns  (logic 0.231ns (21.843%)  route 0.827ns (78.157%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 10.433 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.331    11.409    CPU/id_pcplusone_reg/register[24]/clr_pipe
    SLICE_X53Y120        FDCE                                         f  CPU/id_pcplusone_reg/register[24]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.818    10.433    CPU/id_pcplusone_reg/register[24]/negClock
    SLICE_X53Y120        FDCE                                         r  CPU/id_pcplusone_reg/register[24]/q_reg/C
                         clock pessimism              0.178    10.611    
                         clock uncertainty            0.084    10.695    
    SLICE_X53Y120        FDCE (Remov_fdce_C_CLR)     -0.092    10.603    CPU/id_pcplusone_reg/register[24]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.603    
                         arrival time                          11.409    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[25]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.058ns  (logic 0.231ns (21.843%)  route 0.827ns (78.157%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 10.433 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.331    11.409    CPU/id_pcplusone_reg/register[25]/clr_pipe
    SLICE_X53Y120        FDCE                                         f  CPU/id_pcplusone_reg/register[25]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.818    10.433    CPU/id_pcplusone_reg/register[25]/negClock
    SLICE_X53Y120        FDCE                                         r  CPU/id_pcplusone_reg/register[25]/q_reg/C
                         clock pessimism              0.178    10.611    
                         clock uncertainty            0.084    10.695    
    SLICE_X53Y120        FDCE (Remov_fdce_C_CLR)     -0.092    10.603    CPU/id_pcplusone_reg/register[25]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.603    
                         arrival time                          11.409    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[26]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.058ns  (logic 0.231ns (21.843%)  route 0.827ns (78.157%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 10.433 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.331    11.409    CPU/id_pcplusone_reg/register[26]/clr_pipe
    SLICE_X53Y120        FDCE                                         f  CPU/id_pcplusone_reg/register[26]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.818    10.433    CPU/id_pcplusone_reg/register[26]/negClock
    SLICE_X53Y120        FDCE                                         r  CPU/id_pcplusone_reg/register[26]/q_reg/C
                         clock pessimism              0.178    10.611    
                         clock uncertainty            0.084    10.695    
    SLICE_X53Y120        FDCE (Remov_fdce_C_CLR)     -0.092    10.603    CPU/id_pcplusone_reg/register[26]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.603    
                         arrival time                          11.409    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[27]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.105ns  (logic 0.231ns (20.914%)  route 0.874ns (79.086%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 10.432 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.378    11.456    CPU/id_pcplusone_reg/register[27]/clr_pipe
    SLICE_X53Y121        FDCE                                         f  CPU/id_pcplusone_reg/register[27]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.817    10.432    CPU/id_pcplusone_reg/register[27]/negClock
    SLICE_X53Y121        FDCE                                         r  CPU/id_pcplusone_reg/register[27]/q_reg/C
                         clock pessimism              0.178    10.610    
                         clock uncertainty            0.084    10.694    
    SLICE_X53Y121        FDCE (Remov_fdce_C_CLR)     -0.092    10.602    CPU/id_pcplusone_reg/register[27]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.602    
                         arrival time                          11.456    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[28]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.105ns  (logic 0.231ns (20.914%)  route 0.874ns (79.086%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 10.432 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.378    11.456    CPU/id_pcplusone_reg/register[28]/clr_pipe
    SLICE_X53Y121        FDCE                                         f  CPU/id_pcplusone_reg/register[28]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.817    10.432    CPU/id_pcplusone_reg/register[28]/negClock
    SLICE_X53Y121        FDCE                                         r  CPU/id_pcplusone_reg/register[28]/q_reg/C
                         clock pessimism              0.178    10.610    
                         clock uncertainty            0.084    10.694    
    SLICE_X53Y121        FDCE (Remov_fdce_C_CLR)     -0.092    10.602    CPU/id_pcplusone_reg/register[28]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.602    
                         arrival time                          11.456    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[29]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.105ns  (logic 0.231ns (20.914%)  route 0.874ns (79.086%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 10.432 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.378    11.456    CPU/id_pcplusone_reg/register[29]/clr_pipe
    SLICE_X53Y121        FDCE                                         f  CPU/id_pcplusone_reg/register[29]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.817    10.432    CPU/id_pcplusone_reg/register[29]/negClock
    SLICE_X53Y121        FDCE                                         r  CPU/id_pcplusone_reg/register[29]/q_reg/C
                         clock pessimism              0.178    10.610    
                         clock uncertainty            0.084    10.694    
    SLICE_X53Y121        FDCE (Remov_fdce_C_CLR)     -0.092    10.602    CPU/id_pcplusone_reg/register[29]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.602    
                         arrival time                          11.456    
  -------------------------------------------------------------------
                         slack                                  0.854    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.835ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[2]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.817ns  (logic 4.757ns (40.256%)  route 7.060ns (59.744%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.942ns = ( 10.942 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.345    10.938    CPU/IF_latch/register[2]/clr_pipe
    SLICE_X38Y110        FDCE                                         f  CPU/IF_latch/register[2]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.503    10.942    CPU/IF_latch/register[2]/negClock
    SLICE_X38Y110        FDCE                                         r  CPU/IF_latch/register[2]/q_reg/C
                         clock pessimism              0.480    11.422    
                         clock uncertainty           -0.082    11.341    
    SLICE_X38Y110        FDCE (Recov_fdce_C_CLR)     -0.319    11.022    CPU/IF_latch/register[2]/q_reg
  -------------------------------------------------------------------
                         required time                         11.022    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[9]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.817ns  (logic 4.757ns (40.256%)  route 7.060ns (59.744%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.942ns = ( 10.942 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.345    10.938    CPU/IF_latch/register[9]/clr_pipe
    SLICE_X38Y110        FDCE                                         f  CPU/IF_latch/register[9]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.503    10.942    CPU/IF_latch/register[9]/negClock
    SLICE_X38Y110        FDCE                                         r  CPU/IF_latch/register[9]/q_reg/C
                         clock pessimism              0.480    11.422    
                         clock uncertainty           -0.082    11.341    
    SLICE_X38Y110        FDCE (Recov_fdce_C_CLR)     -0.319    11.022    CPU/IF_latch/register[9]/q_reg
  -------------------------------------------------------------------
                         required time                         11.022    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[20]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.697ns  (logic 4.757ns (40.669%)  route 6.940ns (59.331%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.939ns = ( 10.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.225    10.818    CPU/IF_latch/register[20]/clr_pipe
    SLICE_X41Y113        FDCE                                         f  CPU/IF_latch/register[20]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.500    10.939    CPU/IF_latch/register[20]/negClock
    SLICE_X41Y113        FDCE                                         r  CPU/IF_latch/register[20]/q_reg/C
                         clock pessimism              0.480    11.419    
                         clock uncertainty           -0.082    11.338    
    SLICE_X41Y113        FDCE (Recov_fdce_C_CLR)     -0.405    10.933    CPU/IF_latch/register[20]/q_reg
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[3]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.697ns  (logic 4.757ns (40.669%)  route 6.940ns (59.331%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.939ns = ( 10.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.225    10.818    CPU/IF_latch/register[3]/clr_pipe
    SLICE_X41Y113        FDCE                                         f  CPU/IF_latch/register[3]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.500    10.939    CPU/IF_latch/register[3]/negClock
    SLICE_X41Y113        FDCE                                         r  CPU/IF_latch/register[3]/q_reg/C
                         clock pessimism              0.480    11.419    
                         clock uncertainty           -0.082    11.338    
    SLICE_X41Y113        FDCE (Recov_fdce_C_CLR)     -0.405    10.933    CPU/IF_latch/register[3]/q_reg
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[4]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.697ns  (logic 4.757ns (40.669%)  route 6.940ns (59.331%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.939ns = ( 10.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.225    10.818    CPU/IF_latch/register[4]/clr_pipe
    SLICE_X41Y113        FDCE                                         f  CPU/IF_latch/register[4]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.500    10.939    CPU/IF_latch/register[4]/negClock
    SLICE_X41Y113        FDCE                                         r  CPU/IF_latch/register[4]/q_reg/C
                         clock pessimism              0.480    11.419    
                         clock uncertainty           -0.082    11.338    
    SLICE_X41Y113        FDCE (Recov_fdce_C_CLR)     -0.405    10.933    CPU/IF_latch/register[4]/q_reg
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[7]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.697ns  (logic 4.757ns (40.669%)  route 6.940ns (59.331%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.939ns = ( 10.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.225    10.818    CPU/IF_latch/register[7]/clr_pipe
    SLICE_X41Y113        FDCE                                         f  CPU/IF_latch/register[7]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.500    10.939    CPU/IF_latch/register[7]/negClock
    SLICE_X41Y113        FDCE                                         r  CPU/IF_latch/register[7]/q_reg/C
                         clock pessimism              0.480    11.419    
                         clock uncertainty           -0.082    11.338    
    SLICE_X41Y113        FDCE (Recov_fdce_C_CLR)     -0.405    10.933    CPU/IF_latch/register[7]/q_reg
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[17]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.739ns  (logic 4.757ns (40.525%)  route 6.982ns (59.475%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 10.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.267    10.860    CPU/IF_latch/register[17]/clr_pipe
    SLICE_X42Y113        FDCE                                         f  CPU/IF_latch/register[17]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.497    10.936    CPU/IF_latch/register[17]/negClock
    SLICE_X42Y113        FDCE                                         r  CPU/IF_latch/register[17]/q_reg/C
                         clock pessimism              0.480    11.416    
                         clock uncertainty           -0.082    11.335    
    SLICE_X42Y113        FDCE (Recov_fdce_C_CLR)     -0.319    11.016    CPU/IF_latch/register[17]/q_reg
  -------------------------------------------------------------------
                         required time                         11.016    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[18]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.739ns  (logic 4.757ns (40.525%)  route 6.982ns (59.475%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 10.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.267    10.860    CPU/IF_latch/register[18]/clr_pipe
    SLICE_X42Y113        FDCE                                         f  CPU/IF_latch/register[18]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.497    10.936    CPU/IF_latch/register[18]/negClock
    SLICE_X42Y113        FDCE                                         r  CPU/IF_latch/register[18]/q_reg/C
                         clock pessimism              0.480    11.416    
                         clock uncertainty           -0.082    11.335    
    SLICE_X42Y113        FDCE (Recov_fdce_C_CLR)     -0.319    11.016    CPU/IF_latch/register[18]/q_reg
  -------------------------------------------------------------------
                         required time                         11.016    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[19]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.739ns  (logic 4.757ns (40.525%)  route 6.982ns (59.475%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 10.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.267    10.860    CPU/IF_latch/register[19]/clr_pipe
    SLICE_X42Y113        FDCE                                         f  CPU/IF_latch/register[19]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.497    10.936    CPU/IF_latch/register[19]/negClock
    SLICE_X42Y113        FDCE                                         r  CPU/IF_latch/register[19]/q_reg/C
                         clock pessimism              0.480    11.416    
                         clock uncertainty           -0.082    11.335    
    SLICE_X42Y113        FDCE (Recov_fdce_C_CLR)     -0.319    11.016    CPU/IF_latch/register[19]/q_reg
  -------------------------------------------------------------------
                         required time                         11.016    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[0]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.735ns  (logic 4.757ns (40.539%)  route 6.978ns (59.461%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.940ns = ( 10.940 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.661    -0.879    ProcMem/clk_out1
    RAMB18_X0Y46         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.575 r  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.185     2.760    ProcMem/DOADO[0]
    SLICE_X29Y120        LUT2 (Prop_lut2_I0_O)        0.124     2.884 f  ProcMem/q_i_2__89/O
                         net (fo=1, routed)           0.848     3.732    CPU/aluResult_reg/register[5]/q_reg_26
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     3.856 r  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.681     4.537    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X39Y117        LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           0.457     5.117    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.241 r  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.159     5.400    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X40Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.524 r  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.315     5.839    CPU/aluResult_reg/register[5]/q_i_141_0
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.124     5.963 r  CPU/aluResult_reg/register[5]/q_i_174/O
                         net (fo=1, routed)           0.495     6.458    CPU/aluResult_reg/register[2]/s_rsVal[0]
    SLICE_X44Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.582 r  CPU/aluResult_reg/register[2]/q_i_141/O
                         net (fo=1, routed)           0.000     6.582    CPU/aluResult_reg/register[11]/S[0]
    SLICE_X44Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.114 r  CPU/aluResult_reg/register[11]/q_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.114    CPU/aluResult_reg/register[11]/q_reg_i_94_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  CPU/aluResult_reg/register[11]/q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.228    CPU/aluResult_reg/register[11]/q_reg_i_46_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.456 f  CPU/aluResult_reg/register[11]/q_reg_i_15/CO[2]
                         net (fo=1, routed)           0.437     7.893    CPU/dffe_bne/CO[0]
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.313     8.206 f  CPU/dffe_bne/q_i_6__40/O
                         net (fo=1, routed)           0.649     8.855    CPU/aluResult_reg/register[28]/q_reg_5
    SLICE_X45Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.979 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.490     9.469    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.124     9.593 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.263    10.856    CPU/IF_latch/register[0]/clr_pipe
    SLICE_X38Y112        FDCE                                         f  CPU/IF_latch/register[0]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        1.631     8.610    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100     8.710 r  q_reg_i_5/O
                         net (fo=1, routed)           0.638     9.348    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.439 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.501    10.940    CPU/IF_latch/register[0]/negClock
    SLICE_X38Y112        FDCE                                         r  CPU/IF_latch/register[0]/q_reg/C
                         clock pessimism              0.480    11.420    
                         clock uncertainty           -0.082    11.339    
    SLICE_X38Y112        FDCE (Recov_fdce_C_CLR)     -0.319    11.020    CPU/IF_latch/register[0]/q_reg
  -------------------------------------------------------------------
                         required time                         11.020    
                         arrival time                         -10.856    
  -------------------------------------------------------------------
                         slack                                  0.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[19]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.002ns  (logic 0.231ns (23.049%)  route 0.771ns (76.951%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 10.432 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.276    11.354    CPU/id_pcplusone_reg/register[19]/clr_pipe
    SLICE_X55Y121        FDCE                                         f  CPU/id_pcplusone_reg/register[19]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.817    10.432    CPU/id_pcplusone_reg/register[19]/negClock
    SLICE_X55Y121        FDCE                                         r  CPU/id_pcplusone_reg/register[19]/q_reg/C
                         clock pessimism              0.178    10.610    
    SLICE_X55Y121        FDCE (Remov_fdce_C_CLR)     -0.092    10.518    CPU/id_pcplusone_reg/register[19]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.518    
                         arrival time                          11.354    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[20]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.002ns  (logic 0.231ns (23.049%)  route 0.771ns (76.951%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 10.432 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.276    11.354    CPU/id_pcplusone_reg/register[20]/clr_pipe
    SLICE_X55Y121        FDCE                                         f  CPU/id_pcplusone_reg/register[20]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.817    10.432    CPU/id_pcplusone_reg/register[20]/negClock
    SLICE_X55Y121        FDCE                                         r  CPU/id_pcplusone_reg/register[20]/q_reg/C
                         clock pessimism              0.178    10.610    
    SLICE_X55Y121        FDCE (Remov_fdce_C_CLR)     -0.092    10.518    CPU/id_pcplusone_reg/register[20]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.518    
                         arrival time                          11.354    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[22]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.002ns  (logic 0.231ns (23.049%)  route 0.771ns (76.951%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 10.432 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.276    11.354    CPU/id_pcplusone_reg/register[22]/clr_pipe
    SLICE_X55Y121        FDCE                                         f  CPU/id_pcplusone_reg/register[22]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.817    10.432    CPU/id_pcplusone_reg/register[22]/negClock
    SLICE_X55Y121        FDCE                                         r  CPU/id_pcplusone_reg/register[22]/q_reg/C
                         clock pessimism              0.178    10.610    
    SLICE_X55Y121        FDCE (Remov_fdce_C_CLR)     -0.092    10.518    CPU/id_pcplusone_reg/register[22]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.518    
                         arrival time                          11.354    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[23]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.002ns  (logic 0.231ns (23.049%)  route 0.771ns (76.951%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 10.432 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.276    11.354    CPU/id_pcplusone_reg/register[23]/clr_pipe
    SLICE_X55Y121        FDCE                                         f  CPU/id_pcplusone_reg/register[23]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.817    10.432    CPU/id_pcplusone_reg/register[23]/negClock
    SLICE_X55Y121        FDCE                                         r  CPU/id_pcplusone_reg/register[23]/q_reg/C
                         clock pessimism              0.178    10.610    
    SLICE_X55Y121        FDCE (Remov_fdce_C_CLR)     -0.092    10.518    CPU/id_pcplusone_reg/register[23]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.518    
                         arrival time                          11.354    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[24]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.058ns  (logic 0.231ns (21.843%)  route 0.827ns (78.157%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 10.433 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.331    11.409    CPU/id_pcplusone_reg/register[24]/clr_pipe
    SLICE_X53Y120        FDCE                                         f  CPU/id_pcplusone_reg/register[24]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.818    10.433    CPU/id_pcplusone_reg/register[24]/negClock
    SLICE_X53Y120        FDCE                                         r  CPU/id_pcplusone_reg/register[24]/q_reg/C
                         clock pessimism              0.178    10.611    
    SLICE_X53Y120        FDCE (Remov_fdce_C_CLR)     -0.092    10.519    CPU/id_pcplusone_reg/register[24]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.519    
                         arrival time                          11.409    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[25]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.058ns  (logic 0.231ns (21.843%)  route 0.827ns (78.157%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 10.433 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.331    11.409    CPU/id_pcplusone_reg/register[25]/clr_pipe
    SLICE_X53Y120        FDCE                                         f  CPU/id_pcplusone_reg/register[25]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.818    10.433    CPU/id_pcplusone_reg/register[25]/negClock
    SLICE_X53Y120        FDCE                                         r  CPU/id_pcplusone_reg/register[25]/q_reg/C
                         clock pessimism              0.178    10.611    
    SLICE_X53Y120        FDCE (Remov_fdce_C_CLR)     -0.092    10.519    CPU/id_pcplusone_reg/register[25]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.519    
                         arrival time                          11.409    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[26]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.058ns  (logic 0.231ns (21.843%)  route 0.827ns (78.157%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 10.433 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.331    11.409    CPU/id_pcplusone_reg/register[26]/clr_pipe
    SLICE_X53Y120        FDCE                                         f  CPU/id_pcplusone_reg/register[26]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.818    10.433    CPU/id_pcplusone_reg/register[26]/negClock
    SLICE_X53Y120        FDCE                                         r  CPU/id_pcplusone_reg/register[26]/q_reg/C
                         clock pessimism              0.178    10.611    
    SLICE_X53Y120        FDCE (Remov_fdce_C_CLR)     -0.092    10.519    CPU/id_pcplusone_reg/register[26]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.519    
                         arrival time                          11.409    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[27]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.105ns  (logic 0.231ns (20.914%)  route 0.874ns (79.086%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 10.432 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.378    11.456    CPU/id_pcplusone_reg/register[27]/clr_pipe
    SLICE_X53Y121        FDCE                                         f  CPU/id_pcplusone_reg/register[27]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.817    10.432    CPU/id_pcplusone_reg/register[27]/negClock
    SLICE_X53Y121        FDCE                                         r  CPU/id_pcplusone_reg/register[27]/q_reg/C
                         clock pessimism              0.178    10.610    
    SLICE_X53Y121        FDCE (Remov_fdce_C_CLR)     -0.092    10.518    CPU/id_pcplusone_reg/register[27]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.518    
                         arrival time                          11.456    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[28]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.105ns  (logic 0.231ns (20.914%)  route 0.874ns (79.086%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 10.432 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.378    11.456    CPU/id_pcplusone_reg/register[28]/clr_pipe
    SLICE_X53Y121        FDCE                                         f  CPU/id_pcplusone_reg/register[28]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.817    10.432    CPU/id_pcplusone_reg/register[28]/negClock
    SLICE_X53Y121        FDCE                                         r  CPU/id_pcplusone_reg/register[28]/q_reg/C
                         clock pessimism              0.178    10.610    
    SLICE_X53Y121        FDCE (Remov_fdce_C_CLR)     -0.092    10.518    CPU/id_pcplusone_reg/register[28]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.518    
                         arrival time                          11.456    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[29]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.105ns  (logic 0.231ns (20.914%)  route 0.874ns (79.086%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 10.432 - 10.000 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 10.352 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.625     9.461    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     9.506 r  q_reg_i_5/O
                         net (fo=1, routed)           0.266     9.772    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.798 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.554    10.352    CPU/dffe_blt/negClock
    SLICE_X41Y121        FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDCE (Prop_fdce_C_Q)         0.141    10.493 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.282    10.775    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.045    10.820 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.213    11.033    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X40Y121        LUT5 (Prop_lut5_I1_O)        0.045    11.078 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.378    11.456    CPU/id_pcplusone_reg/register[29]/clr_pipe
    SLICE_X53Y121        FDCE                                         f  CPU/id_pcplusone_reg/register[29]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1480, routed)        0.904     9.231    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     9.287 r  q_reg_i_5/O
                         net (fo=1, routed)           0.299     9.586    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.615 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.817    10.432    CPU/id_pcplusone_reg/register[29]/negClock
    SLICE_X53Y121        FDCE                                         r  CPU/id_pcplusone_reg/register[29]/q_reg/C
                         clock pessimism              0.178    10.610    
    SLICE_X53Y121        FDCE (Remov_fdce_C_CLR)     -0.092    10.518    CPU/id_pcplusone_reg/register[29]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.518    
                         arrival time                          11.456    
  -------------------------------------------------------------------
                         slack                                  0.938    





