5 c 1 main 2 fsm2a.cdd main fsm2b.cdd main
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t fsm -i main.fsm -vcd fsm2a.vcd -o fsm2a.cdd -y lib -v fsm2a.v -F fsm=state,next_state -D DUMP -t fsm -i main.fsm -vcd fsm2b.vcd -o fsm2b.cdd -y lib -v fsm2b.v -F fsm=state,next_state -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 fsm "fsm" lib/fsm.v 1 37 1
2 1 23 110015 2e 1 100c 0 0 1 9 clock
2 2 23 9000f 0 2a 1000 0 0 1 26 2
2 3 23 90015 46 27 100a 1 2 1 26 2
2 4 23 36003f 7 1 100c 0 0 2 9 next_state
2 5 23 290032 1 32 1004 0 0 2 9 STATE_IDLE
2 6 23 210032 8 1a 10cc 4 5 2 26 330a
2 7 23 210025 2 1 100c 0 0 1 9 reset
2 8 23 21003f 8 19 100c 6 7 2 26 330a
2 9 23 18001c 0 1 1410 0 0 2 9 state
2 10 23 18003f 17 38 e 8 9
2 11 26 230026 3 1 100c 0 0 1 9 tail
2 12 26 230026 0 2a 1000 0 0 1 26 2
2 13 26 230026 3 29 1008 11 12 1 26 2
2 14 26 1a001e 3 1 100c 0 0 1 9 valid
2 15 26 1a001e 0 2a 1000 0 0 1 26 2
2 16 26 1a001e 3 29 1008 14 15 1 26 2
2 17 26 120015 3 1 100c 0 0 1 9 head
2 18 26 120015 0 2a 1000 0 0 1 26 2
2 19 26 120015 3 29 1008 17 18 1 26 2
2 20 26 9000d 6 1 100c 0 0 2 9 state
2 21 26 9000d 0 2a 1000 0 0 2 26 a
2 22 26 9000d 6 29 1008 20 21 1 26 2
2 23 26 90015 7 2b 1008 19 22 1 26 2
2 24 26 9001e 7 2b 1008 16 23 1 26 2
2 25 26 90026 11 2b 100a 13 24 1 26 2
2 26 27 20006 8 3d 5002 0 0 1 26 2 $u0
2 27 0 0 7 1 100e 0 0 2 9 next_state
2 28 0 0 6 1 100e 0 0 2 9 state
1 STATE_IDLE 0 80000 1 0 31 0 2 17 0
1 STATE_HEAD 0 80000 1 0 31 0 2 21 1
1 STATE_DATA 0 80000 1 0 31 0 2 21 4
1 STATE_TAIL 0 80000 1 0 31 0 2 21 5
1 clock 9 a 1 0 0 0 1 25 1102
1 reset 10 a 1 0 0 0 1 25 1002
1 head 11 a 1 0 0 0 1 25 1102
1 tail 12 a 1 0 0 0 1 25 1102
1 valid 13 a 1 0 0 0 1 25 1102
1 state 20 3000b 1 0 1 0 2 25 330a
1 next_state 21 83000b 1 0 1 0 2 25 330a
4 28 f 28 28
4 27 f 27 27
4 10 6 3 3
4 3 1 10 0
4 26 6 25 0
4 25 1 26 0
6 28 27 1 02,08,07,,01,81,01030105810501068103
3 1 fsm.$u0 "fsm.$u0" lib/fsm.v 0 34 1
2 29 29 5000e 1 32 1004 0 0 2 9 STATE_IDLE
2 30 28 9000d 13 1 100e 0 0 2 9 state
2 31 29 0 8 2d 114e 29 30 1 26 1102
2 32 30 5000e 1 32 1008 0 0 2 9 STATE_HEAD
2 33 30 0 5 2d 120e 32 30 1 26 1102
2 34 31 5000e 1 32 1008 0 0 2 9 STATE_DATA
2 35 31 0 4 2d 120e 34 30 1 26 1102
2 36 32 5000e 1 32 1008 0 0 2 9 STATE_TAIL
2 37 32 0 2 2d 120e 36 30 1 26 1102
2 38 32 3d0046 1 32 1004 0 0 2 9 STATE_IDLE
2 39 32 300039 1 32 1008 0 0 2 9 STATE_HEAD
2 40 32 1f0039 1 1a 1104 38 39 2 26 30a
2 41 32 28002b 1 1 1004 0 0 1 9 head
2 42 32 200024 1 1 1004 0 0 1 9 valid
2 43 32 20002b 1 8 1044 41 42 1 26 1102
2 44 32 1f0046 1 19 1004 40 43 2 26 30a
2 45 32 12001b 0 1 1410 0 0 2 9 next_state
2 46 32 120046 1 37 16 44 45
2 47 31 3d0046 1 32 1018 0 0 2 9 STATE_DATA
2 48 31 300039 1 32 1018 0 0 2 9 STATE_TAIL
2 49 31 1f0039 2 1a 1238 47 48 2 26 310a
2 50 31 28002b 2 1 101c 0 0 1 9 tail
2 51 31 200024 1 1 1018 0 0 1 9 valid
2 52 31 20002b 2 8 133c 50 51 1 26 1002
2 53 31 1f0046 2 19 1038 49 52 2 26 310a
2 54 31 12001b 0 1 1410 0 0 2 9 next_state
2 55 31 120046 2 37 3a 53 54
2 56 30 3d0046 1 32 1008 0 0 2 9 STATE_DATA
2 57 30 300039 1 32 1008 0 0 2 9 STATE_TAIL
2 58 30 1f0039 1 1a 1208 56 57 2 26 310a
2 59 30 28002b 1 1 101c 0 0 1 9 tail
2 60 30 200024 1 1 1018 0 0 1 9 valid
2 61 30 20002b 1 8 133c 59 60 1 26 1002
2 62 30 1f0046 1 19 1038 58 61 2 26 310a
2 63 30 12001b 0 1 1410 0 0 2 9 next_state
2 64 30 120046 1 37 3a 62 63
2 65 29 3d0046 1 32 1004 0 0 2 9 STATE_IDLE
2 66 29 300039 1 32 1008 0 0 2 9 STATE_HEAD
2 67 29 1f0039 3 1a 110c 65 66 2 26 130a
2 68 29 28002b 3 1 100c 0 0 1 9 head
2 69 29 200024 3 1 100c 0 0 1 9 valid
2 70 29 20002b 3 8 124c 68 69 1 26 1102
2 71 29 1f0046 3 19 100c 67 70 2 26 130a
2 72 29 12001b 0 1 1410 0 0 2 9 next_state
2 73 29 120046 3 37 1e 71 72
4 46 0 0 0
4 37 0 46 0
4 55 0 0 0
4 35 0 55 37
4 64 0 0 0
4 33 0 64 35
4 73 0 0 0
4 31 11 73 33
