Loading plugins phase: Elapsed time ==> 0s.899ms
Initializing data phase: Elapsed time ==> 4s.249ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p Z:\Documents\Github Clones\PSoC.Playground\PROJECTS\Lab1_Led\Lab1_Led.cydsn\Lab1_Led.cyprj -d CY8C4245AXI-483 -s Z:\Documents\Github Clones\PSoC.Playground\PROJECTS\Lab1_Led\Lab1_Led.cydsn\Generated_Source\PSoC4 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.389ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.130ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Lab1_Led.v
Program  :   C:\program files\cypress\psoc creator\3.0\psoc creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=Z:\Documents\Github Clones\PSoC.Playground\PROJECTS\Lab1_Led\Lab1_Led.cydsn\Lab1_Led.cyprj -dcpsoc3 Lab1_Led.v -verilog
======================================================================

======================================================================
Compiling:  Lab1_Led.v
Program  :   C:\program files\cypress\psoc creator\3.0\psoc creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=Z:\Documents\Github Clones\PSoC.Playground\PROJECTS\Lab1_Led\Lab1_Led.cydsn\Lab1_Led.cyprj -dcpsoc3 Lab1_Led.v -verilog
======================================================================

======================================================================
Compiling:  Lab1_Led.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=Z:\Documents\Github Clones\PSoC.Playground\PROJECTS\Lab1_Led\Lab1_Led.cydsn\Lab1_Led.cyprj -dcpsoc3 -verilog Lab1_Led.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Dec 30 00:05:29 2014


======================================================================
Compiling:  Lab1_Led.v
Program  :   vpp
Options  :    -yv2 -q10 Lab1_Led.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Dec 30 00:05:29 2014


vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\program files\cypress\psoc creator\3.0\psoc creator\warp\lib\common\std.vhd'.
Linking 'C:\program files\cypress\psoc creator\3.0\psoc creator\warp\lib\common\cypress.vhd'.
Linking 'C:\program files\cypress\psoc creator\3.0\psoc creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\program files\cypress\psoc creator\3.0\psoc creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\program files\cypress\psoc creator\3.0\psoc creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\program files\cypress\psoc creator\3.0\psoc creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\program files\cypress\psoc creator\3.0\psoc creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\program files\cypress\psoc creator\3.0\psoc creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\program files\cypress\psoc creator\3.0\psoc creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Lab1_Led.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  Lab1_Led.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=Z:\Documents\Github Clones\PSoC.Playground\PROJECTS\Lab1_Led\Lab1_Led.cydsn\Lab1_Led.cyprj -dcpsoc3 -verilog Lab1_Led.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Dec 30 00:05:30 2014

Linking 'C:\program files\cypress\psoc creator\3.0\psoc creator\warp\lib\common\std.vhd'.
Linking 'C:\program files\cypress\psoc creator\3.0\psoc creator\warp\lib\common\cypress.vhd'.
Linking 'C:\program files\cypress\psoc creator\3.0\psoc creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\program files\cypress\psoc creator\3.0\psoc creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\program files\cypress\psoc creator\3.0\psoc creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\program files\cypress\psoc creator\3.0\psoc creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\program files\cypress\psoc creator\3.0\psoc creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\program files\cypress\psoc creator\3.0\psoc creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\program files\cypress\psoc creator\3.0\psoc creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'Z:\Documents\Github Clones\PSoC.Playground\PROJECTS\Lab1_Led\Lab1_Led.cydsn\codegentemp\Lab1_Led.ctl'.
Linking 'Z:\Documents\Github Clones\PSoC.Playground\PROJECTS\Lab1_Led\Lab1_Led.cydsn\codegentemp\Lab1_Led.v'.

tovif:  No errors.


======================================================================
Compiling:  Lab1_Led.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=Z:\Documents\Github Clones\PSoC.Playground\PROJECTS\Lab1_Led\Lab1_Led.cydsn\Lab1_Led.cyprj -dcpsoc3 -verilog Lab1_Led.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Dec 30 00:05:30 2014

Linking 'C:\program files\cypress\psoc creator\3.0\psoc creator\warp\lib\common\std.vhd'.
Linking 'C:\program files\cypress\psoc creator\3.0\psoc creator\warp\lib\common\cypress.vhd'.
Linking 'C:\program files\cypress\psoc creator\3.0\psoc creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\program files\cypress\psoc creator\3.0\psoc creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\program files\cypress\psoc creator\3.0\psoc creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\program files\cypress\psoc creator\3.0\psoc creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\program files\cypress\psoc creator\3.0\psoc creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\program files\cypress\psoc creator\3.0\psoc creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\program files\cypress\psoc creator\3.0\psoc creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'Z:\Documents\Github Clones\PSoC.Playground\PROJECTS\Lab1_Led\Lab1_Led.cydsn\codegentemp\Lab1_Led.ctl'.
Linking 'Z:\Documents\Github Clones\PSoC.Playground\PROJECTS\Lab1_Led\Lab1_Led.cydsn\codegentemp\Lab1_Led.v'.
Linking 'C:\program files\cypress\psoc creator\3.0\psoc creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LEDR_net_0
Aliasing tmpOE__LEDG_net_0 to tmpOE__LEDR_net_0
Aliasing tmpOE__LEDB_net_0 to tmpOE__LEDR_net_0
Aliasing tmpOE__SW1_net_0 to tmpOE__LEDR_net_0
Removing Lhs of wire one[6] = tmpOE__LEDR_net_0[1]
Removing Lhs of wire tmpOE__LEDG_net_0[9] = tmpOE__LEDR_net_0[1]
Removing Lhs of wire tmpOE__LEDB_net_0[15] = tmpOE__LEDR_net_0[1]
Removing Lhs of wire tmpOE__SW1_net_0[21] = tmpOE__LEDR_net_0[1]

------------------------------------------------------
Aliased 0 equations, 4 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\program files\cypress\psoc creator\3.0\psoc creator\warp
Warp Program   : C:\program files\cypress\psoc creator\3.0\psoc creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya "-.fftprj=Z:\Documents\Github Clones\PSoC.Playground\PROJECTS\Lab1_Led\Lab1_Led.cydsn\Lab1_Led.cyprj" -dcpsoc3 Lab1_Led.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.449ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.3140, Family: PSoC3, Started at: Tuesday, 30 December 2014 00:05:30
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=Z:\Documents\Github Clones\PSoC.Playground\PROJECTS\Lab1_Led\Lab1_Led.cydsn\Lab1_Led.cyprj -d CY8C4245AXI-483 Lab1_Led.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LEDB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LEDB(0)__PA ,
            pad => LEDB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LEDG(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LEDG(0)__PA ,
            pad => LEDG(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LEDR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LEDR(0)__PA ,
            pad => LEDR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW1(0)__PA ,
            pad => SW1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    0 :    4 :    4 :   0.00%
Pins                          :    6 :   30 :   36 :  16.67%
UDB Macrocells                :    0 :   32 :   32 :   0.00%
UDB Unique Pterms             :    0 :   64 :   64 :   0.00%
UDB Datapath Cells            :    0 :    4 :    4 :   0.00%
UDB Status Cells              :    0 :    4 :    4 :   0.00%
UDB Control Cells             :    0 :    4 :    4 :   0.00%
Interrupts                    :    0 :   32 :   32 :   0.00%
Comparator/Opamp Fixed Blocks :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    1 :    1 :   0.00%
CSD Fixed Blocks              :    0 :    1 :    1 :   0.00%
CapSense Blocks               :    0 :    1 :    1 :   0.00%
8-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
7-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
Temperature Sensor            :    0 :    1 :    1 :   0.00%
Low Power Comparator          :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    0 :    4 :    4 :   0.00%
Serial Communication Blocks   :    0 :    2 :    2 :   0.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.209ms
Tech mapping phase: Elapsed time ==> 0s.339ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0067586s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.149ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0005101 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.060ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.319ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 0, final cost is 0 (NaN improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
Intr hod @ [IntrHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = LEDG(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LEDG(0)__PA ,
        pad => LEDG(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LEDR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LEDR(0)__PA ,
        pad => LEDR(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW1(0)__PA ,
        pad => SW1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = LEDB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LEDB(0)__PA ,
        pad => LEDB(0)_PAD );
    Properties:
    {
    }

Port 2 is empty
Port 3 is empty
Port 4 is empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            lfclk => ClockBlock_LFCLK ,
            ilo => ClockBlock_ILO ,
            sysclk => ClockBlock_SYSCLK ,
            ext => ClockBlock_EXTCLK ,
            imo => ClockBlock_IMO ,
            hfclk => ClockBlock_HFCLK );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(WDT,0)]: empty
Fixed Function block hod @ [FFB(FSS,0)]: empty
Fixed Function block hod @ [FFB(LPCOMP,0)]: empty
Fixed Function block hod @ [FFB(SCB,0)]: empty
Fixed Function block hod @ [FFB(CSD,0)]: empty
Fixed Function block hod @ [FFB(CSIDAC8,0)]: empty
Fixed Function block hod @ [FFB(CSIDAC7,0)]: empty
Fixed Function block hod @ [FFB(TCPWM,0)]: empty
Fixed Function block hod @ [FFB(OA,0)]: empty
Fixed Function block hod @ [FFB(TEMP,0)]: empty
Fixed Function block hod @ [FFB(SARADC,0)]: empty
Fixed Function block hod @ [FFB(M0S8LCD,0)]: empty
Fixed Function block hod @ [FFB(CLK_GEN,0)]: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(LPCOMPBLOCK,0)]: empty
Fixed Function block hod @ [FFB(CTBMBLOCK,0)]: empty
Fixed Function block hod @ [FFB(ANAPUMP,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |         | 
Port | Pin | Fixed |      Type |       Drive Mode |    Name | Connections
-----+-----+-------+-----------+------------------+---------+------------
   0 |   2 |     * |      NONE |         CMOS_OUT | LEDG(0) | 
     |   3 |     * |      NONE |         CMOS_OUT | LEDR(0) | 
     |   7 |     * |      NONE |      RES_PULL_UP |  SW1(0) | 
-----+-----+-------+-----------+------------------+---------+------------
   1 |   6 |     * |      NONE |         CMOS_OUT | LEDB(0) | 
-------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.030ms
Digital Placement phase: Elapsed time ==> 1s.439ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.249ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.369ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.080ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Lab1_Led_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.649ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.279ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.999ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.149ms
API generation phase: Elapsed time ==> 2s.771ms
Dependency generation phase: Elapsed time ==> 0s.048ms
Cleanup phase: Elapsed time ==> 0s.089ms
