#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fd8bf674e40 .scope module, "main" "main" 2 10;
 .timescale -9 -12;
v0x7fd8bf69c940_0 .var "clk", 0 0;
v0x7fd8bf657eb0_0 .var "clk_11MHz", 0 0;
v0x7fd8bf69ca10_0 .var "clk_50MHz", 0 0;
v0x7fd8bf69caa0_0 .var "data_ready", 0 0;
v0x7fd8bf69cb50_0 .net "ram1_addr", 17 0, v0x7fd8bf68f160_0;  1 drivers
v0x7fd8bf69cc60_0 .net "ram1_data", 15 0, L_0x7fd8bf69dac0;  1 drivers
v0x7fd8bf69cd30_0 .net "ram1_en", 0 0, v0x7fd8bf68f2c0_0;  1 drivers
v0x7fd8bf69ce00_0 .net "ram1_oe", 0 0, v0x7fd8bf68f360_0;  1 drivers
v0x7fd8bf69ced0_0 .net "ram1_we", 0 0, v0x7fd8bf68f400_0;  1 drivers
v0x7fd8bf69cfe0_0 .net "ram2_addr", 17 0, v0x7fd8bf690310_0;  1 drivers
v0x7fd8bf69d0b0_0 .net "ram2_data", 15 0, L_0x7fd8bf69df20;  1 drivers
v0x7fd8bf69d180_0 .net "ram2_en", 0 0, v0x7fd8bf690470_0;  1 drivers
v0x7fd8bf69d250_0 .net "ram2_oe", 0 0, v0x7fd8bf690510_0;  1 drivers
v0x7fd8bf69d320_0 .net "ram2_we", 0 0, v0x7fd8bf6905b0_0;  1 drivers
L_0x101486008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd8bf69d3f0_0 .net "rdn", 0 0, L_0x101486008;  1 drivers
v0x7fd8bf69d480_0 .var "rst", 0 0;
v0x7fd8bf69d510_0 .var "tbre", 0 0;
v0x7fd8bf69d6a0_0 .var "tsre", 0 0;
L_0x101486050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd8bf69d730_0 .net "wrn", 0 0, L_0x101486050;  1 drivers
S_0x7fd8bf6560e0 .scope module, "cpu_v1" "CPU" 2 24, 3 39 0, S_0x7fd8bf674e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "clk_50MHz"
    .port_info 3 /INPUT 1 "clk_11MHz"
    .port_info 4 /INOUT 16 "ram1_data"
    .port_info 5 /OUTPUT 18 "ram1_addr"
    .port_info 6 /OUTPUT 1 "ram1_en"
    .port_info 7 /OUTPUT 1 "ram1_oe"
    .port_info 8 /OUTPUT 1 "ram1_we"
    .port_info 9 /INOUT 16 "ram2_data"
    .port_info 10 /OUTPUT 18 "ram2_addr"
    .port_info 11 /OUTPUT 1 "ram2_en"
    .port_info 12 /OUTPUT 1 "ram2_oe"
    .port_info 13 /OUTPUT 1 "ram2_we"
    .port_info 14 /INPUT 1 "tsre"
    .port_info 15 /INPUT 1 "tbre"
    .port_info 16 /INPUT 1 "data_ready"
    .port_info 17 /OUTPUT 1 "rdn"
    .port_info 18 /OUTPUT 1 "wrn"
L_0x7fd8bf69e160 .functor BUFZ 16, L_0x7fd8bf69dc20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf69e1d0 .functor BUFZ 1, v0x7fd8bf68ce90_0, C4<0>, C4<0>, C4<0>;
L_0x7fd8bf69e2c0 .functor BUFZ 16, v0x7fd8bf68e3e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf69e3b0 .functor BUFZ 16, v0x7fd8bf68d820_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf69e870 .functor BUFZ 1, v0x7fd8bf68d110_0, C4<0>, C4<0>, C4<0>;
L_0x7fd8bf69e960 .functor BUFZ 1, v0x7fd8bf689c40_0, C4<0>, C4<0>, C4<0>;
L_0x7fd8bf69ea50 .functor BUFZ 16, L_0x7fd8bf69e780, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf69eb40 .functor BUFZ 16, v0x7fd8bf68dd50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf69ebf0 .functor BUFZ 16, v0x7fd8bf6888c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf69ef30 .functor BUFZ 3, v0x7fd8bf68c120_0, C4<000>, C4<000>, C4<000>;
L_0x7fd8bf69efa0 .functor BUFZ 16, v0x7fd8bf6945d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf69f0f0 .functor BUFZ 3, v0x7fd8bf68c070_0, C4<000>, C4<000>, C4<000>;
L_0x7fd8bf69f980 .functor BUFZ 16, v0x7fd8bf6888c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf6a1040 .functor BUFZ 3, v0x7fd8bf68b070_0, C4<000>, C4<000>, C4<000>;
L_0x7fd8bf6a1130 .functor BUFZ 3, v0x7fd8bf693e10_0, C4<000>, C4<000>, C4<000>;
L_0x7fd8bf69fa30 .functor BUFZ 3, v0x7fd8bf686860_0, C4<000>, C4<000>, C4<000>;
L_0x7fd8bf6a14e0 .functor BUFZ 3, v0x7fd8bf68ace0_0, C4<000>, C4<000>, C4<000>;
L_0x7fd8bf6a1660 .functor BUFZ 2, v0x7fd8bf68ada0_0, C4<00>, C4<00>, C4<00>;
L_0x7fd8bf6a1710 .functor BUFZ 1, v0x7fd8bf68d080_0, C4<0>, C4<0>, C4<0>;
L_0x7fd8bf6a1860 .functor BUFZ 16, v0x7fd8bf6888c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf6a15d0 .functor BUFZ 3, v0x7fd8bf68b770_0, C4<000>, C4<000>, C4<000>;
L_0x7fd8bf6a1b00 .functor BUFZ 3, v0x7fd8bf68b070_0, C4<000>, C4<000>, C4<000>;
L_0x7fd8bf6a17c0 .functor BUFZ 1, v0x7fd8bf68aef0_0, C4<0>, C4<0>, C4<0>;
L_0x7fd8bf6a1cb0 .functor BUFZ 1, v0x7fd8bf68af90_0, C4<0>, C4<0>, C4<0>;
L_0x7fd8bf6a1a90 .functor BUFZ 4, v0x7fd8bf68ae40_0, C4<0000>, C4<0000>, C4<0000>;
L_0x7fd8bf6a1eb0 .functor BUFZ 2, v0x7fd8bf68b420_0, C4<00>, C4<00>, C4<00>;
L_0x7fd8bf6a1c30 .functor BUFZ 2, v0x7fd8bf68b4d0_0, C4<00>, C4<00>, C4<00>;
L_0x7fd8bf6a20c0 .functor BUFZ 3, v0x7fd8bf68ace0_0, C4<000>, C4<000>, C4<000>;
L_0x7fd8bf6a1de0 .functor BUFZ 2, v0x7fd8bf68ada0_0, C4<00>, C4<00>, C4<00>;
L_0x7fd8bf6a2260 .functor BUFZ 3, v0x7fd8bf68b1b0_0, C4<000>, C4<000>, C4<000>;
L_0x7fd8bf6a2020 .functor BUFZ 2, v0x7fd8bf68b6c0_0, C4<00>, C4<00>, C4<00>;
L_0x7fd8bf6a2450 .functor BUFZ 2, v0x7fd8bf68b580_0, C4<00>, C4<00>, C4<00>;
L_0x7fd8bf6a21b0 .functor BUFZ 16, L_0x7fd8bf69f5e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf6a2350 .functor BUFZ 16, L_0x7fd8bf69f890, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf6a2610 .functor BUFZ 16, v0x7fd8bf693180_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf6a2500 .functor BUFZ 16, v0x7fd8bf6933a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf6a27a0 .functor BUFZ 16, v0x7fd8bf693210_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf6a2680 .functor BUFZ 16, v0x7fd8bf693430_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf6a2730 .functor BUFZ 16, v0x7fd8bf6886e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf6a2810 .functor BUFZ 16, L_0x7fd8bf69ff80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf6a28c0 .functor BUFZ 16, L_0x7fd8bf6a04d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf6a29c0 .functor BUFZ 16, L_0x7fd8bf6a0a70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf6a2a70 .functor BUFZ 16, L_0x7fd8bf6a0f60, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf6a2b40 .functor BUFZ 16, L_0x7fd8bf69fb40, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf6a2bf0 .functor BUFZ 1, v0x7fd8bf6860b0_0, C4<0>, C4<0>, C4<0>;
L_0x7fd8bf6a2cd0 .functor BUFZ 1, v0x7fd8bf686150_0, C4<0>, C4<0>, C4<0>;
L_0x7fd8bf6a2dc0 .functor BUFZ 3, v0x7fd8bf686860_0, C4<000>, C4<000>, C4<000>;
L_0x7fd8bf6a2eb0 .functor BUFZ 3, v0x7fd8bf6865f0_0, C4<000>, C4<000>, C4<000>;
L_0x7fd8bf6a2fa0 .functor BUFZ 16, v0x7fd8bf685ac0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf6a3060 .functor BUFZ 16, v0x7fd8bf685eb0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf6a3110 .functor BUFZ 16, v0x7fd8bf680430_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf6a3400 .functor BUFZ 16, v0x7fd8bf690b20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf6a34b0 .functor BUFZ 3, v0x7fd8bf693e10_0, C4<000>, C4<000>, C4<000>;
L_0x7fd8bf6a39a0 .functor BUFZ 3, v0x7fd8bf682120_0, C4<000>, C4<000>, C4<000>;
L_0x7fd8bf6a3a50 .functor BUFZ 3, v0x7fd8bf682070_0, C4<000>, C4<000>, C4<000>;
L_0x7fd8bf6a3560 .functor BUFZ 16, v0x7fd8bf681cd0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf6a3610 .functor BUFZ 16, v0x7fd8bf681d90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf6a3cd0 .functor BUFZ 16, v0x7fd8bf681c20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf6a3d40 .functor BUFZ 16, L_0x7fd8bf6a38f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf6a3b00 .functor BUFZ 3, v0x7fd8bf682230_0, C4<000>, C4<000>, C4<000>;
v0x7fd8bf6947c0_0 .net "alu_a", 15 0, v0x7fd8bf6809d0_0;  1 drivers
v0x7fd8bf694890_0 .net "alu_answer", 15 0, v0x7fd8bf680430_0;  1 drivers
v0x7fd8bf694960_0 .net "alu_b", 15 0, v0x7fd8bf6812f0_0;  1 drivers
v0x7fd8bf694a30_0 .net "clk", 0 0, v0x7fd8bf69c940_0;  1 drivers
v0x7fd8bf694ac0_0 .net "clk_11MHz", 0 0, v0x7fd8bf657eb0_0;  1 drivers
v0x7fd8bf694b90_0 .var "clk_25MHz", 0 0;
v0x7fd8bf694c20_0 .net "clk_50MHz", 0 0, v0x7fd8bf69ca10_0;  1 drivers
v0x7fd8bf694cb0_0 .net "data_ready", 0 0, v0x7fd8bf69caa0_0;  1 drivers
v0x7fd8bf694d40_0 .net "emi_alu_data", 15 0, L_0x7fd8bf6a3110;  1 drivers
v0x7fd8bf694e50_0 .net "emi_ih", 15 0, L_0x7fd8bf6a2fa0;  1 drivers
v0x7fd8bf694ee0_0 .net "emi_pc", 15 0, L_0x7fd8bf6a3060;  1 drivers
v0x7fd8bf694f70_0 .net "emi_ram_en", 0 0, L_0x7fd8bf6a2bf0;  1 drivers
v0x7fd8bf695020_0 .net "emi_ram_op", 0 0, L_0x7fd8bf6a2cd0;  1 drivers
v0x7fd8bf6950d0_0 .net "emi_ram_wb_data", 15 0, L_0x7fd8bf6a3400;  1 drivers
v0x7fd8bf695180_0 .net "emi_reg_op", 2 0, L_0x7fd8bf6a2eb0;  1 drivers
v0x7fd8bf695230_0 .net "emi_wb_addr", 2 0, L_0x7fd8bf6a34b0;  1 drivers
v0x7fd8bf6952e0_0 .net "emi_wb_data_op", 2 0, L_0x7fd8bf6a2dc0;  1 drivers
v0x7fd8bf695490_0 .net "emo_alu_data", 15 0, v0x7fd8bf681c20_0;  1 drivers
v0x7fd8bf695520_0 .net "emo_ih", 15 0, v0x7fd8bf681cd0_0;  1 drivers
v0x7fd8bf6955b0_0 .net "emo_pc", 15 0, v0x7fd8bf681d90_0;  1 drivers
v0x7fd8bf695640_0 .net "emo_ram_en", 0 0, v0x7fd8bf681f30_0;  1 drivers
v0x7fd8bf695710_0 .net "emo_ram_op", 0 0, v0x7fd8bf681fd0_0;  1 drivers
v0x7fd8bf6957e0_0 .net "emo_ram_wb_data", 15 0, v0x7fd8bf681e40_0;  1 drivers
v0x7fd8bf6958b0_0 .net "emo_reg_op", 2 0, v0x7fd8bf682070_0;  1 drivers
v0x7fd8bf695980_0 .net "emo_wb_addr", 2 0, v0x7fd8bf682230_0;  1 drivers
v0x7fd8bf695a50_0 .net "emo_wb_data_op", 2 0, v0x7fd8bf682120_0;  1 drivers
v0x7fd8bf695b20_0 .net "ex_in_inst", 15 0, L_0x7fd8bf69f980;  1 drivers
v0x7fd8bf695bb0_0 .net "ex_out_s_e_10_0", 15 0, L_0x7fd8bf69ff80;  1 drivers
v0x7fd8bf695c40_0 .net "ex_out_s_e_3_0", 15 0, L_0x7fd8bf6a0f60;  1 drivers
v0x7fd8bf695cd0_0 .net "ex_out_s_e_4_0", 15 0, L_0x7fd8bf6a0a70;  1 drivers
v0x7fd8bf695d60_0 .net "ex_out_s_e_7_0", 15 0, L_0x7fd8bf6a04d0;  1 drivers
v0x7fd8bf695df0_0 .net "ex_out_z_e_7_0", 15 0, L_0x7fd8bf69fb40;  1 drivers
v0x7fd8bf695ea0_0 .net "iei_alu_a_op", 2 0, L_0x7fd8bf6a20c0;  1 drivers
v0x7fd8bf695390_0 .net "iei_alu_b_op", 1 0, L_0x7fd8bf6a1de0;  1 drivers
v0x7fd8bf696130_0 .net "iei_alu_op", 3 0, L_0x7fd8bf6a1a90;  1 drivers
v0x7fd8bf6961c0_0 .net "iei_ih", 15 0, L_0x7fd8bf6a2610;  1 drivers
v0x7fd8bf696270_0 .net "iei_im_op", 2 0, L_0x7fd8bf6a2260;  1 drivers
v0x7fd8bf696320_0 .net "iei_inst", 15 0, L_0x7fd8bf6a1860;  1 drivers
v0x7fd8bf6963d0_0 .net "iei_jump_data_op", 1 0, L_0x7fd8bf6a1eb0;  1 drivers
v0x7fd8bf696480_0 .net "iei_jump_en_op", 1 0, L_0x7fd8bf6a1c30;  1 drivers
v0x7fd8bf696530_0 .net "iei_pause", 0 0, L_0x7fd8bf6a1710;  1 drivers
v0x7fd8bf6965e0_0 .net "iei_pc", 15 0, L_0x7fd8bf6a2730;  1 drivers
v0x7fd8bf696690_0 .net "iei_ra", 15 0, L_0x7fd8bf6a27a0;  1 drivers
v0x7fd8bf696740_0 .net "iei_ram_data_op", 1 0, L_0x7fd8bf6a2450;  1 drivers
v0x7fd8bf6967f0_0 .net "iei_ram_en", 0 0, L_0x7fd8bf6a17c0;  1 drivers
v0x7fd8bf6968a0_0 .net "iei_ram_op", 0 0, L_0x7fd8bf6a1cb0;  1 drivers
v0x7fd8bf696950_0 .net "iei_reg_op", 2 0, L_0x7fd8bf6a1b00;  1 drivers
v0x7fd8bf696a00_0 .net "iei_rega", 15 0, L_0x7fd8bf6a21b0;  1 drivers
v0x7fd8bf696ab0_0 .net "iei_regb", 15 0, L_0x7fd8bf6a2350;  1 drivers
v0x7fd8bf696b60_0 .net "iei_s_e_10_0", 15 0, L_0x7fd8bf6a2810;  1 drivers
v0x7fd8bf696c10_0 .net "iei_s_e_3_0", 15 0, L_0x7fd8bf6a2a70;  1 drivers
v0x7fd8bf696cc0_0 .net "iei_s_e_4_0", 15 0, L_0x7fd8bf6a29c0;  1 drivers
v0x7fd8bf696d70_0 .net "iei_s_e_7_0", 15 0, L_0x7fd8bf6a28c0;  1 drivers
v0x7fd8bf696e20_0 .net "iei_sp", 15 0, L_0x7fd8bf6a2500;  1 drivers
v0x7fd8bf696ed0_0 .net "iei_t", 15 0, L_0x7fd8bf6a2680;  1 drivers
v0x7fd8bf696f80_0 .net "iei_wb_addr_op", 1 0, L_0x7fd8bf6a2020;  1 drivers
v0x7fd8bf697030_0 .net "iei_wb_data_op", 2 0, L_0x7fd8bf6a15d0;  1 drivers
v0x7fd8bf6970e0_0 .net "iei_z_e_7_0", 15 0, L_0x7fd8bf6a2b40;  1 drivers
v0x7fd8bf697190_0 .net "ieo_alu_a_op", 2 0, v0x7fd8bf683ed0_0;  1 drivers
v0x7fd8bf697220_0 .net "ieo_alu_b_op", 1 0, v0x7fd8bf685960_0;  1 drivers
v0x7fd8bf6972b0_0 .net "ieo_alu_op", 3 0, v0x7fd8bf685a30_0;  1 drivers
v0x7fd8bf697380_0 .net "ieo_ih", 15 0, v0x7fd8bf685ac0_0;  1 drivers
v0x7fd8bf697410_0 .net "ieo_im_op", 2 0, v0x7fd8bf685b90_0;  1 drivers
v0x7fd8bf6974e0_0 .net "ieo_jump_data_op", 1 0, v0x7fd8bf685c40_0;  1 drivers
v0x7fd8bf6975b0_0 .net "ieo_jump_en_op", 1 0, v0x7fd8bf685cf0_0;  1 drivers
v0x7fd8bf695f70_0 .net "ieo_pc", 15 0, v0x7fd8bf685eb0_0;  1 drivers
v0x7fd8bf696040_0 .net "ieo_ra", 15 0, v0x7fd8bf685f50_0;  1 drivers
v0x7fd8bf697640_0 .net "ieo_ram_data_op", 1 0, v0x7fd8bf686000_0;  1 drivers
v0x7fd8bf697710_0 .net "ieo_ram_en", 0 0, v0x7fd8bf6860b0_0;  1 drivers
v0x7fd8bf6977a0_0 .net "ieo_ram_op", 0 0, v0x7fd8bf686150_0;  1 drivers
v0x7fd8bf697830_0 .net "ieo_reg_addr_rx", 2 0, v0x7fd8bf686340_0;  1 drivers
v0x7fd8bf6978c0_0 .net "ieo_reg_addr_ry", 2 0, v0x7fd8bf6864d0_0;  1 drivers
v0x7fd8bf697950_0 .net "ieo_reg_addr_rz", 2 0, v0x7fd8bf686560_0;  1 drivers
v0x7fd8bf6979e0_0 .net "ieo_reg_op", 2 0, v0x7fd8bf6865f0_0;  1 drivers
v0x7fd8bf697a70_0 .net "ieo_rega", 15 0, v0x7fd8bf6861f0_0;  1 drivers
v0x7fd8bf697b00_0 .net "ieo_regb", 15 0, v0x7fd8bf6862b0_0;  1 drivers
v0x7fd8bf697b90_0 .net "ieo_s_e_10_0", 15 0, v0x7fd8bf686910_0;  1 drivers
v0x7fd8bf697c60_0 .net "ieo_s_e_3_0", 15 0, v0x7fd8bf6869c0_0;  1 drivers
v0x7fd8bf697d30_0 .net "ieo_s_e_4_0", 15 0, v0x7fd8bf686a70_0;  1 drivers
v0x7fd8bf697e00_0 .net "ieo_s_e_7_0", 15 0, v0x7fd8bf686b20_0;  1 drivers
v0x7fd8bf697ed0_0 .net "ieo_sp", 15 0, v0x7fd8bf686680_0;  1 drivers
v0x7fd8bf697f60_0 .net "ieo_t", 15 0, v0x7fd8bf686710_0;  1 drivers
v0x7fd8bf698030_0 .net "ieo_wb_addr_op", 1 0, v0x7fd8bf6867c0_0;  1 drivers
v0x7fd8bf698100_0 .net "ieo_wb_data_op", 2 0, v0x7fd8bf686860_0;  1 drivers
v0x7fd8bf698190_0 .net "ieo_z_e_7_0", 15 0, v0x7fd8bf686bd0_0;  1 drivers
v0x7fd8bf698260_0 .net "ii_clear", 0 0, v0x7fd8bf689c40_0;  1 drivers
v0x7fd8bf6982f0_0 .net "iii_clear", 0 0, L_0x7fd8bf69e960;  1 drivers
v0x7fd8bf698380_0 .net "iii_inst", 15 0, L_0x7fd8bf69ea50;  1 drivers
v0x7fd8bf698430_0 .net "iii_pause", 0 0, L_0x7fd8bf69e870;  1 drivers
v0x7fd8bf6984e0_0 .net "iii_pca", 15 0, L_0x7fd8bf69eb40;  1 drivers
v0x7fd8bf698590_0 .net "iio_inst", 15 0, v0x7fd8bf6888c0_0;  1 drivers
v0x7fd8bf698640_0 .net "iio_pca", 15 0, v0x7fd8bf6886e0_0;  1 drivers
v0x7fd8bf6986f0_0 .net "im_out", 15 0, v0x7fd8bf689040_0;  1 drivers
v0x7fd8bf698780_0 .net "inst_ram_in_addr", 15 0, L_0x7fd8bf69e080;  1 drivers
v0x7fd8bf698810_0 .net "inst_ram_out_inst", 15 0, L_0x7fd8bf69e160;  1 drivers
v0x7fd8bf6988b0_0 .net "jump_add_pc", 15 0, v0x7fd8bf689850_0;  1 drivers
v0x7fd8bf698990_0 .net "jump_addr", 15 0, v0x7fd8bf68a1d0_0;  1 drivers
v0x7fd8bf698a70_0 .net "jump_control_ie_pause", 0 0, v0x7fd8bf689cf0_0;  1 drivers
v0x7fd8bf698b40_0 .net "jump_en", 0 0, v0x7fd8bf68a690_0;  1 drivers
v0x7fd8bf698bd0_0 .net "mci_inst", 15 0, L_0x7fd8bf69ebf0;  1 drivers
v0x7fd8bf698c60_0 .net "mco_alu_A_op", 2 0, v0x7fd8bf68ace0_0;  1 drivers
v0x7fd8bf698cf0_0 .net "mco_alu_B_op", 1 0, v0x7fd8bf68ada0_0;  1 drivers
v0x7fd8bf698da0_0 .net "mco_alu_op", 3 0, v0x7fd8bf68ae40_0;  1 drivers
v0x7fd8bf698e50_0 .net "mco_im_op", 2 0, v0x7fd8bf68b1b0_0;  1 drivers
v0x7fd8bf698f00_0 .net "mco_jump_data_op", 1 0, v0x7fd8bf68b420_0;  1 drivers
v0x7fd8bf698fb0_0 .net "mco_jump_en_op", 1 0, v0x7fd8bf68b4d0_0;  1 drivers
v0x7fd8bf699060_0 .net "mco_ram_data_op", 1 0, v0x7fd8bf68b580_0;  1 drivers
v0x7fd8bf699110_0 .net "mco_ram_en", 0 0, v0x7fd8bf68aef0_0;  1 drivers
v0x7fd8bf6991c0_0 .net "mco_ram_op", 0 0, v0x7fd8bf68af90_0;  1 drivers
v0x7fd8bf699270_0 .net "mco_reg_op", 2 0, v0x7fd8bf68b070_0;  1 drivers
v0x7fd8bf699320_0 .net "mco_wb_addr_op", 1 0, v0x7fd8bf68b6c0_0;  1 drivers
v0x7fd8bf6993d0_0 .net "mco_wb_data_op", 2 0, v0x7fd8bf68b770_0;  1 drivers
v0x7fd8bf699480_0 .net "mwi_alu_data", 15 0, L_0x7fd8bf6a3cd0;  1 drivers
v0x7fd8bf699530_0 .net "mwi_ih", 15 0, L_0x7fd8bf6a3560;  1 drivers
v0x7fd8bf6995e0_0 .net "mwi_pc", 15 0, L_0x7fd8bf6a3610;  1 drivers
v0x7fd8bf699690_0 .net "mwi_ram_data", 15 0, L_0x7fd8bf6a3d40;  1 drivers
v0x7fd8bf699740_0 .net "mwi_reg_op", 2 0, L_0x7fd8bf6a3a50;  1 drivers
v0x7fd8bf6997f0_0 .net "mwi_wb_addr", 2 0, L_0x7fd8bf6a3b00;  1 drivers
v0x7fd8bf6998a0_0 .net "mwi_wb_data_op", 2 0, L_0x7fd8bf6a39a0;  1 drivers
v0x7fd8bf699950_0 .net "mwo_alu_data", 15 0, v0x7fd8bf68bdd0_0;  1 drivers
v0x7fd8bf6999e0_0 .net "mwo_ih", 15 0, v0x7fd8bf68be60_0;  1 drivers
v0x7fd8bf699a70_0 .net "mwo_pc", 15 0, v0x7fd8bf68bef0_0;  1 drivers
v0x7fd8bf699b00_0 .net "mwo_ram_data", 15 0, v0x7fd8bf68bfa0_0;  1 drivers
v0x7fd8bf699b90_0 .net "mwo_reg_op", 2 0, v0x7fd8bf68c070_0;  1 drivers
v0x7fd8bf699c70_0 .net "mwo_wb_addr", 2 0, v0x7fd8bf68c120_0;  1 drivers
v0x7fd8bf699d50_0 .net "mwo_wb_data_op", 2 0, v0x7fd8bf68c1d0_0;  1 drivers
v0x7fd8bf699de0_0 .net "p_c_in_alu_a_op", 2 0, L_0x7fd8bf6a14e0;  1 drivers
v0x7fd8bf699e70_0 .net "p_c_in_alu_b_op", 1 0, L_0x7fd8bf6a1660;  1 drivers
v0x7fd8bf699f20_0 .net "p_c_in_reg1_addr", 2 0, L_0x7fd8bf6a1320;  1 drivers
v0x7fd8bf699fd0_0 .net "p_c_in_reg2_addr", 2 0, L_0x7fd8bf6a1400;  1 drivers
v0x7fd8bf69a080_0 .net "p_c_in_reg_op", 2 0, L_0x7fd8bf6a1040;  1 drivers
v0x7fd8bf69a130_0 .net "p_c_in_wb_addr", 2 0, L_0x7fd8bf6a1130;  1 drivers
v0x7fd8bf69a1e0_0 .net "p_c_in_wb_data_op", 2 0, L_0x7fd8bf69fa30;  1 drivers
v0x7fd8bf69a290_0 .net "p_c_out_ie_pause", 0 0, v0x7fd8bf68d080_0;  1 drivers
v0x7fd8bf69a340_0 .net "p_c_out_ii_pause", 0 0, v0x7fd8bf68d110_0;  1 drivers
v0x7fd8bf69a3f0_0 .net "p_c_out_pc_pause", 0 0, v0x7fd8bf68ce90_0;  1 drivers
v0x7fd8bf69a4a0_0 .net "pc_a_in_pc", 15 0, L_0x7fd8bf69e3b0;  1 drivers
v0x7fd8bf69a550_0 .net "pc_a_out_pc", 15 0, v0x7fd8bf68dd50_0;  1 drivers
v0x7fd8bf69a620_0 .net "pc_in_pc", 15 0, L_0x7fd8bf69e2c0;  1 drivers
v0x7fd8bf69a6b0_0 .net "pc_new", 15 0, v0x7fd8bf68e3e0_0;  1 drivers
v0x7fd8bf69a760_0 .net "pc_out_pc", 15 0, v0x7fd8bf68d820_0;  1 drivers
v0x7fd8bf69a830_0 .net "pc_pause", 0 0, L_0x7fd8bf69e1d0;  1 drivers
v0x7fd8bf69a8c0_0 .net "ram1_addr", 17 0, v0x7fd8bf68f160_0;  alias, 1 drivers
v0x7fd8bf69a970_0 .var "ram1_ctl_addr", 17 0;
v0x7fd8bf69aa20_0 .var "ram1_ctl_data_i", 15 0;
v0x7fd8bf69aad0_0 .net "ram1_ctl_data_o", 15 0, L_0x7fd8bf69d7c0;  1 drivers
v0x7fd8bf69ab80_0 .var "ram1_ctl_en", 0 0;
v0x7fd8bf69ac30_0 .var "ram1_ctl_op", 0 0;
v0x7fd8bf69ace0_0 .net "ram1_data", 15 0, L_0x7fd8bf69dac0;  alias, 1 drivers
v0x7fd8bf69ad90_0 .net "ram1_en", 0 0, v0x7fd8bf68f2c0_0;  alias, 1 drivers
v0x7fd8bf69ae40_0 .net "ram1_oe", 0 0, v0x7fd8bf68f360_0;  alias, 1 drivers
v0x7fd8bf69aef0_0 .net "ram1_out_inst", 15 0, L_0x7fd8bf69e780;  1 drivers
v0x7fd8bf69afa0_0 .net "ram1_we", 0 0, v0x7fd8bf68f400_0;  alias, 1 drivers
v0x7fd8bf69b050_0 .net "ram2_addr", 17 0, v0x7fd8bf690310_0;  alias, 1 drivers
v0x7fd8bf69b100_0 .var "ram2_ctl_addr", 17 0;
v0x7fd8bf69b1b0_0 .var "ram2_ctl_data_i", 15 0;
v0x7fd8bf69b260_0 .net "ram2_ctl_data_o", 15 0, L_0x7fd8bf69dc20;  1 drivers
v0x7fd8bf69b310_0 .var "ram2_ctl_en", 0 0;
v0x7fd8bf69b3c0_0 .var "ram2_ctl_op", 0 0;
v0x7fd8bf69b470_0 .net "ram2_data", 15 0, L_0x7fd8bf69df20;  alias, 1 drivers
v0x7fd8bf69b520_0 .net "ram2_en", 0 0, v0x7fd8bf690470_0;  alias, 1 drivers
v0x7fd8bf69b5d0_0 .net "ram2_oe", 0 0, v0x7fd8bf690510_0;  alias, 1 drivers
v0x7fd8bf69b680_0 .net "ram2_we", 0 0, v0x7fd8bf6905b0_0;  alias, 1 drivers
v0x7fd8bf69b730_0 .net "ram_data", 15 0, v0x7fd8bf690b20_0;  1 drivers
v0x7fd8bf69b7e0_0 .net "ram_out_data", 15 0, L_0x7fd8bf6a38f0;  1 drivers
v0x7fd8bf69b890_0 .net "rdn", 0 0, L_0x101486008;  alias, 1 drivers
v0x7fd8bf69b920_0 .net "reg1_forward_data", 15 0, v0x7fd8bf685030_0;  1 drivers
v0x7fd8bf69b9f0_0 .net "reg1_forward_enable", 0 0, v0x7fd8bf6850c0_0;  1 drivers
v0x7fd8bf69bac0_0 .net "reg2_forward_data", 15 0, v0x7fd8bf6851e0_0;  1 drivers
v0x7fd8bf69bb90_0 .net "reg2_forward_enable", 0 0, v0x7fd8bf685270_0;  1 drivers
v0x7fd8bf69bc20_0 .net "reg_files_in_a_addr", 2 0, L_0x7fd8bf69ed30;  1 drivers
v0x7fd8bf69bcb0_0 .net "reg_files_in_b_addr", 2 0, L_0x7fd8bf69edd0;  1 drivers
v0x7fd8bf69bd40_0 .net "reg_files_in_reg_op", 2 0, L_0x7fd8bf69f0f0;  1 drivers
v0x7fd8bf69bdf0_0 .net "reg_files_in_wb_addr", 2 0, L_0x7fd8bf69ef30;  1 drivers
v0x7fd8bf69bea0_0 .net "reg_files_in_wb_data", 15 0, L_0x7fd8bf69efa0;  1 drivers
v0x7fd8bf69bf50_0 .net "reg_files_out_a_data", 15 0, L_0x7fd8bf69f5e0;  1 drivers
v0x7fd8bf69c000_0 .net "reg_files_out_b_data", 15 0, L_0x7fd8bf69f890;  1 drivers
v0x7fd8bf69c0b0_0 .net "reg_files_out_ih_data", 15 0, v0x7fd8bf693180_0;  1 drivers
v0x7fd8bf69c160_0 .net "reg_files_out_ra_data", 15 0, v0x7fd8bf693210_0;  1 drivers
v0x7fd8bf69c210_0 .net "reg_files_out_sp_data", 15 0, v0x7fd8bf6933a0_0;  1 drivers
v0x7fd8bf69c2c0_0 .net "reg_files_out_t_data", 15 0, v0x7fd8bf693430_0;  1 drivers
v0x7fd8bf69c370_0 .net "rst", 0 0, v0x7fd8bf69d480_0;  1 drivers
v0x7fd8bf69c400_0 .net "tbre", 0 0, v0x7fd8bf69d510_0;  1 drivers
v0x7fd8bf69c490_0 .net "tsre", 0 0, v0x7fd8bf69d6a0_0;  1 drivers
v0x7fd8bf69c520_0 .net "wb_addr", 2 0, v0x7fd8bf693e10_0;  1 drivers
v0x7fd8bf69c5d0_0 .net "wb_data", 15 0, v0x7fd8bf6945d0_0;  1 drivers
v0x7fd8bf69c680_0 .net "wrn", 0 0, L_0x101486050;  alias, 1 drivers
v0x7fd8bf69c710_0 .net "zero", 0 0, v0x7fd8bf6804e0_0;  1 drivers
L_0x7fd8bf69e080 .part v0x7fd8bf69b100_0, 0, 16;
L_0x7fd8bf69ed30 .part v0x7fd8bf6888c0_0, 8, 3;
L_0x7fd8bf69edd0 .part v0x7fd8bf6888c0_0, 5, 3;
L_0x7fd8bf6a1320 .part v0x7fd8bf6888c0_0, 8, 3;
L_0x7fd8bf6a1400 .part v0x7fd8bf6888c0_0, 5, 3;
S_0x7fd8bf652a50 .scope module, "alu" "ALU" 3 629, 4 8 0, S_0x7fd8bf6560e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 4 "op"
    .port_info 3 /OUTPUT 16 "y"
    .port_info 4 /OUTPUT 1 "zero"
v0x7fd8bf6127d0_0 .net "a", 15 0, v0x7fd8bf6809d0_0;  alias, 1 drivers
v0x7fd8bf6802c0_0 .net "b", 15 0, v0x7fd8bf6812f0_0;  alias, 1 drivers
v0x7fd8bf680370_0 .net "op", 3 0, v0x7fd8bf685a30_0;  alias, 1 drivers
v0x7fd8bf680430_0 .var "y", 15 0;
v0x7fd8bf6804e0_0 .var "zero", 0 0;
E_0x7fd8bf657d70 .event edge, v0x7fd8bf680370_0, v0x7fd8bf6802c0_0, v0x7fd8bf6127d0_0;
S_0x7fd8bf680640 .scope module, "alu_a_mux" "ALU_A_Mux" 3 594, 5 8 0, S_0x7fd8bf6560e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_T"
    .port_info 1 /INPUT 16 "data_SP"
    .port_info 2 /INPUT 3 "data_RZ"
    .port_info 3 /INPUT 16 "data_REGA"
    .port_info 4 /INPUT 16 "data_FOWD"
    .port_info 5 /INPUT 1 "ALU_A_FOWD_en"
    .port_info 6 /INPUT 3 "ALU_A_op"
    .port_info 7 /OUTPUT 16 "ALU_A_data"
v0x7fd8bf680930_0 .net "ALU_A_FOWD_en", 0 0, v0x7fd8bf6850c0_0;  alias, 1 drivers
v0x7fd8bf6809d0_0 .var "ALU_A_data", 15 0;
v0x7fd8bf680a90_0 .net "ALU_A_op", 2 0, v0x7fd8bf683ed0_0;  alias, 1 drivers
v0x7fd8bf680b40_0 .net "data_FOWD", 15 0, v0x7fd8bf685030_0;  alias, 1 drivers
v0x7fd8bf680bf0_0 .net "data_REGA", 15 0, v0x7fd8bf6861f0_0;  alias, 1 drivers
v0x7fd8bf680ce0_0 .net "data_RZ", 2 0, v0x7fd8bf686560_0;  alias, 1 drivers
v0x7fd8bf680d90_0 .net "data_SP", 15 0, v0x7fd8bf686680_0;  alias, 1 drivers
v0x7fd8bf680e40_0 .net "data_T", 15 0, v0x7fd8bf686710_0;  alias, 1 drivers
E_0x7fd8bf656a40/0 .event edge, v0x7fd8bf680930_0, v0x7fd8bf680b40_0, v0x7fd8bf680a90_0, v0x7fd8bf680e40_0;
E_0x7fd8bf656a40/1 .event edge, v0x7fd8bf680d90_0, v0x7fd8bf680ce0_0, v0x7fd8bf680bf0_0;
E_0x7fd8bf656a40 .event/or E_0x7fd8bf656a40/0, E_0x7fd8bf656a40/1;
S_0x7fd8bf680fb0 .scope module, "alu_b_mux" "ALU_B_Mux" 3 607, 6 8 0, S_0x7fd8bf6560e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_IM"
    .port_info 1 /INPUT 16 "data_REGB"
    .port_info 2 /INPUT 16 "data_FOWD"
    .port_info 3 /INPUT 1 "ALU_B_FOWD_en"
    .port_info 4 /INPUT 2 "ALU_B_op"
    .port_info 5 /OUTPUT 16 "ALU_B_data"
v0x7fd8bf681250_0 .net "ALU_B_FOWD_en", 0 0, v0x7fd8bf685270_0;  alias, 1 drivers
v0x7fd8bf6812f0_0 .var "ALU_B_data", 15 0;
v0x7fd8bf6813b0_0 .net "ALU_B_op", 1 0, v0x7fd8bf685960_0;  alias, 1 drivers
v0x7fd8bf681460_0 .net "data_FOWD", 15 0, v0x7fd8bf6851e0_0;  alias, 1 drivers
v0x7fd8bf681510_0 .net "data_IM", 15 0, v0x7fd8bf689040_0;  alias, 1 drivers
v0x7fd8bf681600_0 .net "data_REGB", 15 0, v0x7fd8bf6862b0_0;  alias, 1 drivers
E_0x7fd8bf6811f0/0 .event edge, v0x7fd8bf681250_0, v0x7fd8bf681460_0, v0x7fd8bf6813b0_0, v0x7fd8bf681510_0;
E_0x7fd8bf6811f0/1 .event edge, v0x7fd8bf681600_0;
E_0x7fd8bf6811f0 .event/or E_0x7fd8bf6811f0/0, E_0x7fd8bf6811f0/1;
S_0x7fd8bf681740 .scope module, "em" "EXE_MEM" 3 697, 7 8 0, S_0x7fd8bf6560e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk_50MHz"
    .port_info 2 /INPUT 1 "n_em_RAM_en"
    .port_info 3 /INPUT 1 "n_em_RAM_op"
    .port_info 4 /INPUT 3 "n_em_WB_DATA_op"
    .port_info 5 /INPUT 3 "n_em_REG_op"
    .port_info 6 /INPUT 16 "n_em_IH"
    .port_info 7 /INPUT 16 "n_em_PC"
    .port_info 8 /INPUT 16 "n_em_ALU_data"
    .port_info 9 /INPUT 16 "n_em_RAM_WB_data"
    .port_info 10 /INPUT 3 "n_em_WB_addr"
    .port_info 11 /OUTPUT 1 "em_RAM_en"
    .port_info 12 /OUTPUT 1 "em_RAM_op"
    .port_info 13 /OUTPUT 3 "em_WB_DATA_op"
    .port_info 14 /OUTPUT 3 "em_REG_op"
    .port_info 15 /OUTPUT 16 "em_IH"
    .port_info 16 /OUTPUT 16 "em_PC"
    .port_info 17 /OUTPUT 16 "em_ALU_data"
    .port_info 18 /OUTPUT 16 "em_RAM_WB_data"
    .port_info 19 /OUTPUT 3 "em_WB_addr"
v0x7fd8bf681b70_0 .net "clk_50MHz", 0 0, v0x7fd8bf69ca10_0;  alias, 1 drivers
v0x7fd8bf681c20_0 .var "em_ALU_data", 15 0;
v0x7fd8bf681cd0_0 .var "em_IH", 15 0;
v0x7fd8bf681d90_0 .var "em_PC", 15 0;
v0x7fd8bf681e40_0 .var "em_RAM_WB_data", 15 0;
v0x7fd8bf681f30_0 .var "em_RAM_en", 0 0;
v0x7fd8bf681fd0_0 .var "em_RAM_op", 0 0;
v0x7fd8bf682070_0 .var "em_REG_op", 2 0;
v0x7fd8bf682120_0 .var "em_WB_DATA_op", 2 0;
v0x7fd8bf682230_0 .var "em_WB_addr", 2 0;
v0x7fd8bf6822e0_0 .net "n_em_ALU_data", 15 0, L_0x7fd8bf6a3110;  alias, 1 drivers
v0x7fd8bf682390_0 .net "n_em_IH", 15 0, L_0x7fd8bf6a2fa0;  alias, 1 drivers
v0x7fd8bf682440_0 .net "n_em_PC", 15 0, L_0x7fd8bf6a3060;  alias, 1 drivers
v0x7fd8bf6824f0_0 .net "n_em_RAM_WB_data", 15 0, L_0x7fd8bf6a3400;  alias, 1 drivers
v0x7fd8bf6825a0_0 .net "n_em_RAM_en", 0 0, L_0x7fd8bf6a2bf0;  alias, 1 drivers
v0x7fd8bf682640_0 .net "n_em_RAM_op", 0 0, L_0x7fd8bf6a2cd0;  alias, 1 drivers
v0x7fd8bf6826e0_0 .net "n_em_REG_op", 2 0, L_0x7fd8bf6a2eb0;  alias, 1 drivers
v0x7fd8bf682870_0 .net "n_em_WB_DATA_op", 2 0, L_0x7fd8bf6a2dc0;  alias, 1 drivers
v0x7fd8bf682900_0 .net "n_em_WB_addr", 2 0, L_0x7fd8bf6a34b0;  alias, 1 drivers
v0x7fd8bf6829b0_0 .net "rst", 0 0, v0x7fd8bf69d480_0;  alias, 1 drivers
E_0x7fd8bf6807f0/0 .event negedge, v0x7fd8bf6829b0_0;
E_0x7fd8bf6807f0/1 .event posedge, v0x7fd8bf681b70_0;
E_0x7fd8bf6807f0 .event/or E_0x7fd8bf6807f0/0, E_0x7fd8bf6807f0/1;
S_0x7fd8bf682c30 .scope module, "ex" "Extender" 3 322, 8 8 0, S_0x7fd8bf6560e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "inst"
    .port_info 1 /OUTPUT 16 "z_e_7_0"
    .port_info 2 /OUTPUT 16 "s_e_10_0"
    .port_info 3 /OUTPUT 16 "s_e_7_0"
    .port_info 4 /OUTPUT 16 "s_e_4_0"
    .port_info 5 /OUTPUT 16 "s_e_3_0"
L_0x101486200 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fd8bf682dd0_0 .net/2u *"_s0", 7 0, L_0x101486200;  1 drivers
v0x7fd8bf682e80_0 .net *"_s11", 10 0, L_0x7fd8bf69fee0;  1 drivers
v0x7fd8bf682f20_0 .net *"_s15", 0 0, L_0x7fd8bf6a00e0;  1 drivers
v0x7fd8bf682fd0_0 .net *"_s16", 7 0, L_0x7fd8bf6a0180;  1 drivers
v0x7fd8bf683080_0 .net *"_s19", 7 0, L_0x7fd8bf6a0430;  1 drivers
v0x7fd8bf683170_0 .net *"_s23", 0 0, L_0x7fd8bf6a05b0;  1 drivers
v0x7fd8bf683220_0 .net *"_s24", 10 0, L_0x7fd8bf6a07b0;  1 drivers
v0x7fd8bf6832d0_0 .net *"_s27", 4 0, L_0x7fd8bf6a09d0;  1 drivers
v0x7fd8bf683380_0 .net *"_s3", 7 0, L_0x7fd8bf69faa0;  1 drivers
v0x7fd8bf683490_0 .net *"_s31", 0 0, L_0x7fd8bf6a0b50;  1 drivers
v0x7fd8bf683540_0 .net *"_s32", 11 0, L_0x7fd8bf6a0bf0;  1 drivers
v0x7fd8bf6835f0_0 .net *"_s35", 3 0, L_0x7fd8bf6a0ec0;  1 drivers
v0x7fd8bf6836a0_0 .net *"_s7", 0 0, L_0x7fd8bf69fc60;  1 drivers
v0x7fd8bf683750_0 .net *"_s8", 4 0, L_0x7fd8bf69fd80;  1 drivers
v0x7fd8bf683800_0 .net "inst", 15 0, L_0x7fd8bf69f980;  alias, 1 drivers
v0x7fd8bf6838b0_0 .net "s_e_10_0", 15 0, L_0x7fd8bf69ff80;  alias, 1 drivers
v0x7fd8bf683960_0 .net "s_e_3_0", 15 0, L_0x7fd8bf6a0f60;  alias, 1 drivers
v0x7fd8bf683af0_0 .net "s_e_4_0", 15 0, L_0x7fd8bf6a0a70;  alias, 1 drivers
v0x7fd8bf683b80_0 .net "s_e_7_0", 15 0, L_0x7fd8bf6a04d0;  alias, 1 drivers
v0x7fd8bf683c30_0 .net "z_e_7_0", 15 0, L_0x7fd8bf69fb40;  alias, 1 drivers
L_0x7fd8bf69faa0 .part L_0x7fd8bf69f980, 0, 8;
L_0x7fd8bf69fb40 .concat [ 8 8 0 0], L_0x7fd8bf69faa0, L_0x101486200;
L_0x7fd8bf69fc60 .part L_0x7fd8bf69f980, 10, 1;
LS_0x7fd8bf69fd80_0_0 .concat [ 1 1 1 1], L_0x7fd8bf69fc60, L_0x7fd8bf69fc60, L_0x7fd8bf69fc60, L_0x7fd8bf69fc60;
LS_0x7fd8bf69fd80_0_4 .concat [ 1 0 0 0], L_0x7fd8bf69fc60;
L_0x7fd8bf69fd80 .concat [ 4 1 0 0], LS_0x7fd8bf69fd80_0_0, LS_0x7fd8bf69fd80_0_4;
L_0x7fd8bf69fee0 .part L_0x7fd8bf69f980, 0, 11;
L_0x7fd8bf69ff80 .concat [ 11 5 0 0], L_0x7fd8bf69fee0, L_0x7fd8bf69fd80;
L_0x7fd8bf6a00e0 .part L_0x7fd8bf69f980, 7, 1;
LS_0x7fd8bf6a0180_0_0 .concat [ 1 1 1 1], L_0x7fd8bf6a00e0, L_0x7fd8bf6a00e0, L_0x7fd8bf6a00e0, L_0x7fd8bf6a00e0;
LS_0x7fd8bf6a0180_0_4 .concat [ 1 1 1 1], L_0x7fd8bf6a00e0, L_0x7fd8bf6a00e0, L_0x7fd8bf6a00e0, L_0x7fd8bf6a00e0;
L_0x7fd8bf6a0180 .concat [ 4 4 0 0], LS_0x7fd8bf6a0180_0_0, LS_0x7fd8bf6a0180_0_4;
L_0x7fd8bf6a0430 .part L_0x7fd8bf69f980, 0, 8;
L_0x7fd8bf6a04d0 .concat [ 8 8 0 0], L_0x7fd8bf6a0430, L_0x7fd8bf6a0180;
L_0x7fd8bf6a05b0 .part L_0x7fd8bf69f980, 4, 1;
LS_0x7fd8bf6a07b0_0_0 .concat [ 1 1 1 1], L_0x7fd8bf6a05b0, L_0x7fd8bf6a05b0, L_0x7fd8bf6a05b0, L_0x7fd8bf6a05b0;
LS_0x7fd8bf6a07b0_0_4 .concat [ 1 1 1 1], L_0x7fd8bf6a05b0, L_0x7fd8bf6a05b0, L_0x7fd8bf6a05b0, L_0x7fd8bf6a05b0;
LS_0x7fd8bf6a07b0_0_8 .concat [ 1 1 1 0], L_0x7fd8bf6a05b0, L_0x7fd8bf6a05b0, L_0x7fd8bf6a05b0;
L_0x7fd8bf6a07b0 .concat [ 4 4 3 0], LS_0x7fd8bf6a07b0_0_0, LS_0x7fd8bf6a07b0_0_4, LS_0x7fd8bf6a07b0_0_8;
L_0x7fd8bf6a09d0 .part L_0x7fd8bf69f980, 0, 5;
L_0x7fd8bf6a0a70 .concat [ 5 11 0 0], L_0x7fd8bf6a09d0, L_0x7fd8bf6a07b0;
L_0x7fd8bf6a0b50 .part L_0x7fd8bf69f980, 3, 1;
LS_0x7fd8bf6a0bf0_0_0 .concat [ 1 1 1 1], L_0x7fd8bf6a0b50, L_0x7fd8bf6a0b50, L_0x7fd8bf6a0b50, L_0x7fd8bf6a0b50;
LS_0x7fd8bf6a0bf0_0_4 .concat [ 1 1 1 1], L_0x7fd8bf6a0b50, L_0x7fd8bf6a0b50, L_0x7fd8bf6a0b50, L_0x7fd8bf6a0b50;
LS_0x7fd8bf6a0bf0_0_8 .concat [ 1 1 1 1], L_0x7fd8bf6a0b50, L_0x7fd8bf6a0b50, L_0x7fd8bf6a0b50, L_0x7fd8bf6a0b50;
L_0x7fd8bf6a0bf0 .concat [ 4 4 4 0], LS_0x7fd8bf6a0bf0_0_0, LS_0x7fd8bf6a0bf0_0_4, LS_0x7fd8bf6a0bf0_0_8;
L_0x7fd8bf6a0ec0 .part L_0x7fd8bf69f980, 0, 4;
L_0x7fd8bf6a0f60 .concat [ 4 12 0 0], L_0x7fd8bf6a0ec0, L_0x7fd8bf6a0bf0;
S_0x7fd8bf683d70 .scope module, "forward_ctrl" "Forward" 3 552, 9 8 0, S_0x7fd8bf6560e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "emo_PC_wb_data"
    .port_info 1 /INPUT 16 "mwo_PC_wb_data"
    .port_info 2 /INPUT 16 "emo_IH_wb_data"
    .port_info 3 /INPUT 16 "mwo_IH_wb_data"
    .port_info 4 /INPUT 16 "emo_alu_answer"
    .port_info 5 /INPUT 16 "mwo_alu_answer"
    .port_info 6 /INPUT 16 "mwo_ram_read_answer"
    .port_info 7 /INPUT 3 "reg1_addr"
    .port_info 8 /INPUT 3 "reg2_addr"
    .port_info 9 /INPUT 3 "emo_wb_addr"
    .port_info 10 /INPUT 3 "mwo_wb_addr"
    .port_info 11 /INPUT 3 "op1_mux_op"
    .port_info 12 /INPUT 2 "op2_mux_op"
    .port_info 13 /INPUT 3 "emo_reg_op"
    .port_info 14 /INPUT 3 "mwo_reg_op"
    .port_info 15 /INPUT 3 "emo_wb_data_op"
    .port_info 16 /INPUT 3 "mwo_wb_data_op"
    .port_info 17 /OUTPUT 16 "reg1_forward_data"
    .port_info 18 /OUTPUT 16 "reg2_forward_data"
    .port_info 19 /OUTPUT 1 "reg1_forward_enable"
    .port_info 20 /OUTPUT 1 "reg2_forward_enable"
v0x7fd8bf684260_0 .net "emo_IH_wb_data", 15 0, v0x7fd8bf681cd0_0;  alias, 1 drivers
v0x7fd8bf684310_0 .net "emo_PC_wb_data", 15 0, v0x7fd8bf681d90_0;  alias, 1 drivers
v0x7fd8bf6843c0_0 .net "emo_alu_answer", 15 0, v0x7fd8bf681c20_0;  alias, 1 drivers
v0x7fd8bf684490_0 .var "emo_data", 15 0;
v0x7fd8bf684520_0 .net "emo_reg_op", 2 0, v0x7fd8bf682070_0;  alias, 1 drivers
v0x7fd8bf684600_0 .net "emo_wb_addr", 2 0, v0x7fd8bf682230_0;  alias, 1 drivers
v0x7fd8bf6846b0_0 .net "emo_wb_data_op", 2 0, v0x7fd8bf682120_0;  alias, 1 drivers
v0x7fd8bf684760_0 .net "mwo_IH_wb_data", 15 0, v0x7fd8bf68be60_0;  alias, 1 drivers
v0x7fd8bf684800_0 .net "mwo_PC_wb_data", 15 0, v0x7fd8bf68bef0_0;  alias, 1 drivers
v0x7fd8bf684930_0 .net "mwo_alu_answer", 15 0, v0x7fd8bf68bdd0_0;  alias, 1 drivers
v0x7fd8bf6849e0_0 .var "mwo_data", 15 0;
v0x7fd8bf684a90_0 .net "mwo_ram_read_answer", 15 0, v0x7fd8bf68bfa0_0;  alias, 1 drivers
v0x7fd8bf684b40_0 .net "mwo_reg_op", 2 0, v0x7fd8bf68c070_0;  alias, 1 drivers
v0x7fd8bf684bf0_0 .net "mwo_wb_addr", 2 0, v0x7fd8bf68c120_0;  alias, 1 drivers
v0x7fd8bf684ca0_0 .net "mwo_wb_data_op", 2 0, v0x7fd8bf68c1d0_0;  alias, 1 drivers
v0x7fd8bf684d50_0 .net "op1_mux_op", 2 0, v0x7fd8bf683ed0_0;  alias, 1 drivers
v0x7fd8bf684e10_0 .net "op2_mux_op", 1 0, v0x7fd8bf685960_0;  alias, 1 drivers
v0x7fd8bf684fa0_0 .net "reg1_addr", 2 0, v0x7fd8bf686340_0;  alias, 1 drivers
v0x7fd8bf685030_0 .var "reg1_forward_data", 15 0;
v0x7fd8bf6850c0_0 .var "reg1_forward_enable", 0 0;
v0x7fd8bf685150_0 .net "reg2_addr", 2 0, v0x7fd8bf6864d0_0;  alias, 1 drivers
v0x7fd8bf6851e0_0 .var "reg2_forward_data", 15 0;
v0x7fd8bf685270_0 .var "reg2_forward_enable", 0 0;
E_0x7fd8bf682200/0 .event edge, v0x7fd8bf682070_0, v0x7fd8bf680a90_0, v0x7fd8bf684fa0_0, v0x7fd8bf682230_0;
E_0x7fd8bf682200/1 .event edge, v0x7fd8bf684490_0, v0x7fd8bf680930_0, v0x7fd8bf684b40_0, v0x7fd8bf684bf0_0;
E_0x7fd8bf682200/2 .event edge, v0x7fd8bf6849e0_0, v0x7fd8bf6813b0_0, v0x7fd8bf685150_0, v0x7fd8bf681250_0;
E_0x7fd8bf682200 .event/or E_0x7fd8bf682200/0, E_0x7fd8bf682200/1, E_0x7fd8bf682200/2;
E_0x7fd8bf6841e0/0 .event edge, v0x7fd8bf682120_0, v0x7fd8bf681c20_0, v0x7fd8bf681cd0_0, v0x7fd8bf681d90_0;
E_0x7fd8bf6841e0/1 .event edge, v0x7fd8bf684ca0_0, v0x7fd8bf684930_0, v0x7fd8bf684a90_0, v0x7fd8bf684760_0;
E_0x7fd8bf6841e0/2 .event edge, v0x7fd8bf684800_0;
E_0x7fd8bf6841e0 .event/or E_0x7fd8bf6841e0/0, E_0x7fd8bf6841e0/1, E_0x7fd8bf6841e0/2;
S_0x7fd8bf6854f0 .scope module, "ie" "ID_EXE" 3 459, 10 8 0, S_0x7fd8bf6560e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk_50MHz"
    .port_info 2 /INPUT 1 "ie_PAUSE"
    .port_info 3 /INPUT 1 "jump_control_ie_PAUSE"
    .port_info 4 /INPUT 16 "inst"
    .port_info 5 /INPUT 3 "n_ie_WB_DATA_op"
    .port_info 6 /INPUT 3 "n_ie_REG_op"
    .port_info 7 /INPUT 1 "n_ie_RAM_en"
    .port_info 8 /INPUT 1 "n_ie_RAM_op"
    .port_info 9 /INPUT 4 "n_ie_ALU_op"
    .port_info 10 /INPUT 2 "n_ie_JUMP_DATA_op"
    .port_info 11 /INPUT 2 "n_ie_JUMP_EN_op"
    .port_info 12 /INPUT 3 "n_ie_ALU_A_op"
    .port_info 13 /INPUT 2 "n_ie_ALU_B_op"
    .port_info 14 /INPUT 3 "n_ie_IM_op"
    .port_info 15 /INPUT 2 "n_ie_WB_ADDR_op"
    .port_info 16 /INPUT 2 "n_ie_RAM_DATA_op"
    .port_info 17 /INPUT 16 "n_ie_REGA"
    .port_info 18 /INPUT 16 "n_ie_REGB"
    .port_info 19 /INPUT 16 "n_ie_IH"
    .port_info 20 /INPUT 16 "n_ie_SP"
    .port_info 21 /INPUT 16 "n_ie_RA"
    .port_info 22 /INPUT 16 "n_ie_T"
    .port_info 23 /INPUT 16 "n_ie_PC"
    .port_info 24 /INPUT 16 "n_ie_s_e_10_0"
    .port_info 25 /INPUT 16 "n_ie_s_e_7_0"
    .port_info 26 /INPUT 16 "n_ie_s_e_4_0"
    .port_info 27 /INPUT 16 "n_ie_s_e_3_0"
    .port_info 28 /INPUT 16 "n_ie_z_e_7_0"
    .port_info 29 /OUTPUT 3 "ie_WB_DATA_op"
    .port_info 30 /OUTPUT 3 "ie_REG_op"
    .port_info 31 /OUTPUT 1 "ie_RAM_en"
    .port_info 32 /OUTPUT 1 "ie_RAM_op"
    .port_info 33 /OUTPUT 4 "ie_ALU_op"
    .port_info 34 /OUTPUT 2 "ie_JUMP_DATA_op"
    .port_info 35 /OUTPUT 2 "ie_JUMP_EN_op"
    .port_info 36 /OUTPUT 3 "ie_ALU_A_op"
    .port_info 37 /OUTPUT 2 "ie_ALU_B_op"
    .port_info 38 /OUTPUT 3 "ie_IM_op"
    .port_info 39 /OUTPUT 2 "ie_WB_ADDR_op"
    .port_info 40 /OUTPUT 2 "ie_RAM_DATA_op"
    .port_info 41 /OUTPUT 16 "ie_REGA"
    .port_info 42 /OUTPUT 16 "ie_REGB"
    .port_info 43 /OUTPUT 16 "ie_IH"
    .port_info 44 /OUTPUT 16 "ie_SP"
    .port_info 45 /OUTPUT 16 "ie_RA"
    .port_info 46 /OUTPUT 16 "ie_T"
    .port_info 47 /OUTPUT 16 "ie_PC"
    .port_info 48 /OUTPUT 16 "ie_s_e_10_0"
    .port_info 49 /OUTPUT 16 "ie_s_e_7_0"
    .port_info 50 /OUTPUT 16 "ie_s_e_4_0"
    .port_info 51 /OUTPUT 16 "ie_s_e_3_0"
    .port_info 52 /OUTPUT 16 "ie_z_e_7_0"
    .port_info 53 /OUTPUT 3 "ie_REG_ADDR_RX"
    .port_info 54 /OUTPUT 3 "ie_REG_ADDR_RY"
    .port_info 55 /OUTPUT 3 "ie_REG_ADDR_RZ"
v0x7fd8bf685860_0 .net "clk_50MHz", 0 0, v0x7fd8bf69ca10_0;  alias, 1 drivers
v0x7fd8bf683ed0_0 .var "ie_ALU_A_op", 2 0;
v0x7fd8bf685960_0 .var "ie_ALU_B_op", 1 0;
v0x7fd8bf685a30_0 .var "ie_ALU_op", 3 0;
v0x7fd8bf685ac0_0 .var "ie_IH", 15 0;
v0x7fd8bf685b90_0 .var "ie_IM_op", 2 0;
v0x7fd8bf685c40_0 .var "ie_JUMP_DATA_op", 1 0;
v0x7fd8bf685cf0_0 .var "ie_JUMP_EN_op", 1 0;
v0x7fd8bf685da0_0 .net "ie_PAUSE", 0 0, L_0x7fd8bf6a1710;  alias, 1 drivers
v0x7fd8bf685eb0_0 .var "ie_PC", 15 0;
v0x7fd8bf685f50_0 .var "ie_RA", 15 0;
v0x7fd8bf686000_0 .var "ie_RAM_DATA_op", 1 0;
v0x7fd8bf6860b0_0 .var "ie_RAM_en", 0 0;
v0x7fd8bf686150_0 .var "ie_RAM_op", 0 0;
v0x7fd8bf6861f0_0 .var "ie_REGA", 15 0;
v0x7fd8bf6862b0_0 .var "ie_REGB", 15 0;
v0x7fd8bf686340_0 .var "ie_REG_ADDR_RX", 2 0;
v0x7fd8bf6864d0_0 .var "ie_REG_ADDR_RY", 2 0;
v0x7fd8bf686560_0 .var "ie_REG_ADDR_RZ", 2 0;
v0x7fd8bf6865f0_0 .var "ie_REG_op", 2 0;
v0x7fd8bf686680_0 .var "ie_SP", 15 0;
v0x7fd8bf686710_0 .var "ie_T", 15 0;
v0x7fd8bf6867c0_0 .var "ie_WB_ADDR_op", 1 0;
v0x7fd8bf686860_0 .var "ie_WB_DATA_op", 2 0;
v0x7fd8bf686910_0 .var "ie_s_e_10_0", 15 0;
v0x7fd8bf6869c0_0 .var "ie_s_e_3_0", 15 0;
v0x7fd8bf686a70_0 .var "ie_s_e_4_0", 15 0;
v0x7fd8bf686b20_0 .var "ie_s_e_7_0", 15 0;
v0x7fd8bf686bd0_0 .var "ie_z_e_7_0", 15 0;
v0x7fd8bf686c80_0 .net "inst", 15 0, L_0x7fd8bf6a1860;  alias, 1 drivers
v0x7fd8bf686d30_0 .net "jump_control_ie_PAUSE", 0 0, v0x7fd8bf689cf0_0;  alias, 1 drivers
v0x7fd8bf686dd0_0 .net "n_ie_ALU_A_op", 2 0, L_0x7fd8bf6a20c0;  alias, 1 drivers
v0x7fd8bf686e80_0 .net "n_ie_ALU_B_op", 1 0, L_0x7fd8bf6a1de0;  alias, 1 drivers
v0x7fd8bf6863f0_0 .net "n_ie_ALU_op", 3 0, L_0x7fd8bf6a1a90;  alias, 1 drivers
v0x7fd8bf687110_0 .net "n_ie_IH", 15 0, L_0x7fd8bf6a2610;  alias, 1 drivers
v0x7fd8bf6871a0_0 .net "n_ie_IM_op", 2 0, L_0x7fd8bf6a2260;  alias, 1 drivers
v0x7fd8bf687240_0 .net "n_ie_JUMP_DATA_op", 1 0, L_0x7fd8bf6a1eb0;  alias, 1 drivers
v0x7fd8bf6872f0_0 .net "n_ie_JUMP_EN_op", 1 0, L_0x7fd8bf6a1c30;  alias, 1 drivers
v0x7fd8bf6873a0_0 .net "n_ie_PC", 15 0, L_0x7fd8bf6a2730;  alias, 1 drivers
v0x7fd8bf687450_0 .net "n_ie_RA", 15 0, L_0x7fd8bf6a27a0;  alias, 1 drivers
v0x7fd8bf687500_0 .net "n_ie_RAM_DATA_op", 1 0, L_0x7fd8bf6a2450;  alias, 1 drivers
v0x7fd8bf6875b0_0 .net "n_ie_RAM_en", 0 0, L_0x7fd8bf6a17c0;  alias, 1 drivers
v0x7fd8bf687650_0 .net "n_ie_RAM_op", 0 0, L_0x7fd8bf6a1cb0;  alias, 1 drivers
v0x7fd8bf6876f0_0 .net "n_ie_REGA", 15 0, L_0x7fd8bf6a21b0;  alias, 1 drivers
v0x7fd8bf6877a0_0 .net "n_ie_REGB", 15 0, L_0x7fd8bf6a2350;  alias, 1 drivers
v0x7fd8bf687850_0 .net "n_ie_REG_op", 2 0, L_0x7fd8bf6a1b00;  alias, 1 drivers
v0x7fd8bf687900_0 .net "n_ie_SP", 15 0, L_0x7fd8bf6a2500;  alias, 1 drivers
v0x7fd8bf6879b0_0 .net "n_ie_T", 15 0, L_0x7fd8bf6a2680;  alias, 1 drivers
v0x7fd8bf687a60_0 .net "n_ie_WB_ADDR_op", 1 0, L_0x7fd8bf6a2020;  alias, 1 drivers
v0x7fd8bf687b10_0 .net "n_ie_WB_DATA_op", 2 0, L_0x7fd8bf6a15d0;  alias, 1 drivers
v0x7fd8bf687bc0_0 .net "n_ie_s_e_10_0", 15 0, L_0x7fd8bf6a2810;  alias, 1 drivers
v0x7fd8bf687c70_0 .net "n_ie_s_e_3_0", 15 0, L_0x7fd8bf6a2a70;  alias, 1 drivers
v0x7fd8bf687d20_0 .net "n_ie_s_e_4_0", 15 0, L_0x7fd8bf6a29c0;  alias, 1 drivers
v0x7fd8bf687dd0_0 .net "n_ie_s_e_7_0", 15 0, L_0x7fd8bf6a28c0;  alias, 1 drivers
v0x7fd8bf687e80_0 .net "n_ie_z_e_7_0", 15 0, L_0x7fd8bf6a2b40;  alias, 1 drivers
v0x7fd8bf687f30_0 .net "rst", 0 0, v0x7fd8bf69d480_0;  alias, 1 drivers
S_0x7fd8bf6856a0 .scope module, "if_id" "IF_ID" 3 220, 11 8 0, S_0x7fd8bf6560e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk_50MHz"
    .port_info 2 /INPUT 1 "ii_PC_pause"
    .port_info 3 /INPUT 1 "ii_PC_clear"
    .port_info 4 /INPUT 16 "ram_out_inst"
    .port_info 5 /INPUT 16 "pc_add_value"
    .port_info 6 /OUTPUT 16 "ii_inst"
    .port_info 7 /OUTPUT 16 "ii_PC"
v0x7fd8bf688610_0 .net "clk_50MHz", 0 0, v0x7fd8bf69ca10_0;  alias, 1 drivers
v0x7fd8bf6886e0_0 .var "ii_PC", 15 0;
v0x7fd8bf688780_0 .net "ii_PC_clear", 0 0, L_0x7fd8bf69e960;  alias, 1 drivers
v0x7fd8bf688830_0 .net "ii_PC_pause", 0 0, L_0x7fd8bf69e870;  alias, 1 drivers
v0x7fd8bf6888c0_0 .var "ii_inst", 15 0;
v0x7fd8bf6889b0_0 .net "pc_add_value", 15 0, L_0x7fd8bf69eb40;  alias, 1 drivers
v0x7fd8bf688a60_0 .net "ram_out_inst", 15 0, L_0x7fd8bf69ea50;  alias, 1 drivers
v0x7fd8bf688b10_0 .net "rst", 0 0, v0x7fd8bf69d480_0;  alias, 1 drivers
S_0x7fd8bf688c80 .scope module, "im_mux" "Im_Mux" 3 582, 12 8 0, S_0x7fd8bf6560e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "im_s_e3_0"
    .port_info 1 /INPUT 16 "im_s_e4_0"
    .port_info 2 /INPUT 16 "im_s_e7_0"
    .port_info 3 /INPUT 16 "im_s_e10_0"
    .port_info 4 /INPUT 16 "im_z_e7_0"
    .port_info 5 /INPUT 3 "im_op"
    .port_info 6 /OUTPUT 16 "im_out"
v0x7fd8bf688f90_0 .net "im_op", 2 0, v0x7fd8bf685b90_0;  alias, 1 drivers
v0x7fd8bf689040_0 .var "im_out", 15 0;
v0x7fd8bf6890f0_0 .net "im_s_e10_0", 15 0, v0x7fd8bf686910_0;  alias, 1 drivers
v0x7fd8bf6891c0_0 .net "im_s_e3_0", 15 0, v0x7fd8bf6869c0_0;  alias, 1 drivers
v0x7fd8bf689270_0 .net "im_s_e4_0", 15 0, v0x7fd8bf686a70_0;  alias, 1 drivers
v0x7fd8bf689340_0 .net "im_s_e7_0", 15 0, v0x7fd8bf686b20_0;  alias, 1 drivers
v0x7fd8bf6893f0_0 .net "im_z_e7_0", 15 0, v0x7fd8bf686bd0_0;  alias, 1 drivers
E_0x7fd8bf688510/0 .event edge, v0x7fd8bf685b90_0, v0x7fd8bf6869c0_0, v0x7fd8bf686a70_0, v0x7fd8bf686b20_0;
E_0x7fd8bf688510/1 .event edge, v0x7fd8bf686910_0, v0x7fd8bf686bd0_0;
E_0x7fd8bf688510 .event/or E_0x7fd8bf688510/0, E_0x7fd8bf688510/1;
S_0x7fd8bf689530 .scope module, "jump_add" "Jump_Add" 3 639, 13 8 0, S_0x7fd8bf6560e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "old_pc"
    .port_info 1 /INPUT 16 "im"
    .port_info 2 /OUTPUT 16 "new_pc"
v0x7fd8bf6897a0_0 .net "im", 15 0, v0x7fd8bf689040_0;  alias, 1 drivers
v0x7fd8bf689850_0 .var "new_pc", 15 0;
v0x7fd8bf6898f0_0 .net "old_pc", 15 0, v0x7fd8bf685eb0_0;  alias, 1 drivers
E_0x7fd8bf689750 .event edge, v0x7fd8bf685eb0_0, v0x7fd8bf681510_0;
S_0x7fd8bf6899f0 .scope module, "jump_ctl" "Jump_Control" 3 183, 14 8 0, S_0x7fd8bf6560e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "pc_jump_en"
    .port_info 1 /OUTPUT 1 "clear"
    .port_info 2 /OUTPUT 1 "pause"
v0x7fd8bf689c40_0 .var "clear", 0 0;
v0x7fd8bf689cf0_0 .var "pause", 0 0;
v0x7fd8bf689db0_0 .net "pc_jump_en", 0 0, v0x7fd8bf68a690_0;  alias, 1 drivers
E_0x7fd8bf689bf0 .event edge, v0x7fd8bf689db0_0;
S_0x7fd8bf689e90 .scope module, "jump_data_mux" "Jump_Data_Mux" 3 646, 15 8 0, S_0x7fd8bf6560e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "jump_answer"
    .port_info 1 /INPUT 16 "alu_answer"
    .port_info 2 /INPUT 2 "jump_data_op"
    .port_info 3 /OUTPUT 16 "jump_addr"
v0x7fd8bf68a100_0 .net "alu_answer", 15 0, v0x7fd8bf680430_0;  alias, 1 drivers
v0x7fd8bf68a1d0_0 .var "jump_addr", 15 0;
v0x7fd8bf68a270_0 .net "jump_answer", 15 0, v0x7fd8bf689850_0;  alias, 1 drivers
v0x7fd8bf68a340_0 .net "jump_data_op", 1 0, v0x7fd8bf685c40_0;  alias, 1 drivers
E_0x7fd8bf68a0a0 .event edge, v0x7fd8bf685c40_0, v0x7fd8bf680430_0, v0x7fd8bf689850_0, v0x7fd8bf68a1d0_0;
S_0x7fd8bf68a440 .scope module, "jump_en_mux" "Jump_En_Mux" 3 654, 16 8 0, S_0x7fd8bf6560e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "zero"
    .port_info 1 /INPUT 2 "jump_en_op"
    .port_info 2 /OUTPUT 1 "jump_en"
v0x7fd8bf68a690_0 .var "jump_en", 0 0;
v0x7fd8bf68a750_0 .net "jump_en_op", 1 0, v0x7fd8bf685cf0_0;  alias, 1 drivers
v0x7fd8bf68a800_0 .net "zero", 0 0, v0x7fd8bf6804e0_0;  alias, 1 drivers
E_0x7fd8bf68a640 .event edge, v0x7fd8bf685cf0_0, v0x7fd8bf6804e0_0;
S_0x7fd8bf68a8f0 .scope module, "main_control" "Control" 3 251, 17 8 0, S_0x7fd8bf6560e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk_50MHz"
    .port_info 2 /INPUT 16 "inst"
    .port_info 3 /OUTPUT 4 "ALU_op"
    .port_info 4 /OUTPUT 3 "ALU_A_op"
    .port_info 5 /OUTPUT 2 "ALU_B_op"
    .port_info 6 /OUTPUT 3 "REG_op"
    .port_info 7 /OUTPUT 3 "wb_data_op"
    .port_info 8 /OUTPUT 2 "wb_addr_op"
    .port_info 9 /OUTPUT 1 "RAM_en"
    .port_info 10 /OUTPUT 1 "RAM_op"
    .port_info 11 /OUTPUT 2 "jump_en_op"
    .port_info 12 /OUTPUT 2 "jump_data_op"
    .port_info 13 /OUTPUT 3 "im_op"
    .port_info 14 /OUTPUT 2 "ram_data_op"
v0x7fd8bf68ace0_0 .var "ALU_A_op", 2 0;
v0x7fd8bf68ada0_0 .var "ALU_B_op", 1 0;
v0x7fd8bf68ae40_0 .var "ALU_op", 3 0;
v0x7fd8bf68aef0_0 .var "RAM_en", 0 0;
v0x7fd8bf68af90_0 .var "RAM_op", 0 0;
v0x7fd8bf68b070_0 .var "REG_op", 2 0;
v0x7fd8bf68b120_0 .net "clk_50MHz", 0 0, v0x7fd8bf69ca10_0;  alias, 1 drivers
v0x7fd8bf68b1b0_0 .var "im_op", 2 0;
v0x7fd8bf68b260_0 .net "inst", 15 0, L_0x7fd8bf69ebf0;  alias, 1 drivers
v0x7fd8bf68b370_0 .var "inst_ctl_op", 4 0;
v0x7fd8bf68b420_0 .var "jump_data_op", 1 0;
v0x7fd8bf68b4d0_0 .var "jump_en_op", 1 0;
v0x7fd8bf68b580_0 .var "ram_data_op", 1 0;
v0x7fd8bf68b630_0 .net "rst", 0 0, v0x7fd8bf69d480_0;  alias, 1 drivers
v0x7fd8bf68b6c0_0 .var "wb_addr_op", 1 0;
v0x7fd8bf68b770_0 .var "wb_data_op", 2 0;
E_0x7fd8bf68ac90 .event edge, v0x7fd8bf68b260_0, v0x7fd8bf68b370_0;
S_0x7fd8bf68b990 .scope module, "mwm_wb" "MEM_WB" 3 749, 18 8 0, S_0x7fd8bf6560e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk_50MHz"
    .port_info 2 /INPUT 3 "n_mw_WB_data_op"
    .port_info 3 /INPUT 3 "n_mw_REG_op"
    .port_info 4 /INPUT 16 "n_mw_IH"
    .port_info 5 /INPUT 16 "n_mw_PC"
    .port_info 6 /INPUT 16 "n_mw_ALU_data"
    .port_info 7 /INPUT 16 "n_mw_RAM_data"
    .port_info 8 /INPUT 3 "n_mw_WB_addr"
    .port_info 9 /OUTPUT 3 "mw_WB_data_op"
    .port_info 10 /OUTPUT 3 "mw_REG_op"
    .port_info 11 /OUTPUT 16 "mw_IH"
    .port_info 12 /OUTPUT 16 "mw_PC"
    .port_info 13 /OUTPUT 16 "mw_ALU_data"
    .port_info 14 /OUTPUT 16 "mw_RAM_data"
    .port_info 15 /OUTPUT 3 "mw_WB_addr"
v0x7fd8bf68bcc0_0 .net "clk_50MHz", 0 0, v0x7fd8bf69ca10_0;  alias, 1 drivers
v0x7fd8bf68bdd0_0 .var "mw_ALU_data", 15 0;
v0x7fd8bf68be60_0 .var "mw_IH", 15 0;
v0x7fd8bf68bef0_0 .var "mw_PC", 15 0;
v0x7fd8bf68bfa0_0 .var "mw_RAM_data", 15 0;
v0x7fd8bf68c070_0 .var "mw_REG_op", 2 0;
v0x7fd8bf68c120_0 .var "mw_WB_addr", 2 0;
v0x7fd8bf68c1d0_0 .var "mw_WB_data_op", 2 0;
v0x7fd8bf68c280_0 .net "n_mw_ALU_data", 15 0, L_0x7fd8bf6a3cd0;  alias, 1 drivers
v0x7fd8bf68c390_0 .net "n_mw_IH", 15 0, L_0x7fd8bf6a3560;  alias, 1 drivers
v0x7fd8bf68c440_0 .net "n_mw_PC", 15 0, L_0x7fd8bf6a3610;  alias, 1 drivers
v0x7fd8bf68c4f0_0 .net "n_mw_RAM_data", 15 0, L_0x7fd8bf6a3d40;  alias, 1 drivers
v0x7fd8bf68c5a0_0 .net "n_mw_REG_op", 2 0, L_0x7fd8bf6a3a50;  alias, 1 drivers
v0x7fd8bf68c650_0 .net "n_mw_WB_addr", 2 0, L_0x7fd8bf6a3b00;  alias, 1 drivers
v0x7fd8bf68c700_0 .net "n_mw_WB_data_op", 2 0, L_0x7fd8bf6a39a0;  alias, 1 drivers
v0x7fd8bf68c7b0_0 .net "rst", 0 0, v0x7fd8bf69d480_0;  alias, 1 drivers
S_0x7fd8bf68ca00 .scope module, "p_c" "Pause_Control" 3 349, 19 8 0, S_0x7fd8bf6560e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "reg_op"
    .port_info 1 /INPUT 3 "wb_addr"
    .port_info 2 /INPUT 3 "wb_data_op"
    .port_info 3 /INPUT 3 "REGA_addr"
    .port_info 4 /INPUT 3 "REGB_addr"
    .port_info 5 /INPUT 3 "ALU_A_op"
    .port_info 6 /INPUT 2 "ALU_B_op"
    .port_info 7 /OUTPUT 1 "PC_pause"
    .port_info 8 /OUTPUT 1 "ii_pause"
    .port_info 9 /OUTPUT 1 "ie_pause"
v0x7fd8bf68cd30_0 .net "ALU_A_op", 2 0, L_0x7fd8bf6a14e0;  alias, 1 drivers
v0x7fd8bf68cdf0_0 .net "ALU_B_op", 1 0, L_0x7fd8bf6a1660;  alias, 1 drivers
v0x7fd8bf68ce90_0 .var "PC_pause", 0 0;
v0x7fd8bf68cf20_0 .net "REGA_addr", 2 0, L_0x7fd8bf6a1320;  alias, 1 drivers
v0x7fd8bf68cfb0_0 .net "REGB_addr", 2 0, L_0x7fd8bf6a1400;  alias, 1 drivers
v0x7fd8bf68d080_0 .var "ie_pause", 0 0;
v0x7fd8bf68d110_0 .var "ii_pause", 0 0;
v0x7fd8bf68d1b0_0 .net "reg_op", 2 0, L_0x7fd8bf6a1040;  alias, 1 drivers
v0x7fd8bf68d260_0 .net "wb_addr", 2 0, L_0x7fd8bf6a1130;  alias, 1 drivers
v0x7fd8bf68d370_0 .net "wb_data_op", 2 0, L_0x7fd8bf69fa30;  alias, 1 drivers
E_0x7fd8bf688ba0/0 .event edge, v0x7fd8bf68d1b0_0, v0x7fd8bf68d370_0, v0x7fd8bf68d260_0, v0x7fd8bf68cf20_0;
E_0x7fd8bf688ba0/1 .event edge, v0x7fd8bf68cd30_0, v0x7fd8bf68cfb0_0, v0x7fd8bf68cdf0_0;
E_0x7fd8bf688ba0 .event/or E_0x7fd8bf688ba0/0, E_0x7fd8bf688ba0/1;
S_0x7fd8bf68d510 .scope module, "pc" "PC" 3 162, 20 8 0, S_0x7fd8bf6560e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk_50Mhz"
    .port_info 2 /INPUT 1 "PC_pause"
    .port_info 3 /INPUT 16 "PC_in"
    .port_info 4 /OUTPUT 16 "PC_out"
v0x7fd8bf68d770_0 .net "PC_in", 15 0, L_0x7fd8bf69e2c0;  alias, 1 drivers
v0x7fd8bf68d820_0 .var "PC_out", 15 0;
v0x7fd8bf68d8d0_0 .net "PC_pause", 0 0, L_0x7fd8bf69e1d0;  alias, 1 drivers
v0x7fd8bf68d980_0 .net "clk_50Mhz", 0 0, v0x7fd8bf69ca10_0;  alias, 1 drivers
v0x7fd8bf68da10_0 .net "rst", 0 0, v0x7fd8bf69d480_0;  alias, 1 drivers
S_0x7fd8bf68db60 .scope module, "pc_a" "PC_Adder" 3 175, 21 8 0, S_0x7fd8bf6560e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "old_PC"
    .port_info 1 /OUTPUT 16 "new_PC"
v0x7fd8bf68dd50_0 .var "new_PC", 15 0;
v0x7fd8bf68de10_0 .net "old_PC", 15 0, L_0x7fd8bf69e3b0;  alias, 1 drivers
E_0x7fd8bf68dd10 .event edge, v0x7fd8bf68de10_0;
S_0x7fd8bf68def0 .scope module, "pc_jump_mux" "PC_Jump_Mux" 3 191, 22 8 0, S_0x7fd8bf6560e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "PC_jump_op"
    .port_info 1 /INPUT 16 "PC_jump"
    .port_info 2 /INPUT 16 "PC_add"
    .port_info 3 /OUTPUT 16 "PC_new"
v0x7fd8bf68e170_0 .net "PC_add", 15 0, v0x7fd8bf68dd50_0;  alias, 1 drivers
v0x7fd8bf68e240_0 .net "PC_jump", 15 0, v0x7fd8bf68a1d0_0;  alias, 1 drivers
v0x7fd8bf68e2f0_0 .net "PC_jump_op", 0 0, v0x7fd8bf68a690_0;  alias, 1 drivers
v0x7fd8bf68e3e0_0 .var "PC_new", 15 0;
E_0x7fd8bf68e120 .event edge, v0x7fd8bf689db0_0, v0x7fd8bf68a1d0_0, v0x7fd8bf68dd50_0;
S_0x7fd8bf68e4b0 .scope module, "ram1" "sram" 3 97, 23 8 0, S_0x7fd8bf6560e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk_50MHz"
    .port_info 2 /INOUT 16 "sram_data"
    .port_info 3 /OUTPUT 18 "sram_addr"
    .port_info 4 /OUTPUT 1 "sram_en"
    .port_info 5 /OUTPUT 1 "sram_oe"
    .port_info 6 /OUTPUT 1 "sram_we"
    .port_info 7 /OUTPUT 16 "data_o"
    .port_info 8 /INPUT 16 "data_i"
    .port_info 9 /INPUT 18 "addr"
    .port_info 10 /INPUT 1 "op"
    .port_info 11 /INPUT 1 "en"
P_0x7fd8bf68e660 .param/l "S_EMPTY" 0 23 27, C4<0>;
P_0x7fd8bf68e6a0 .param/l "S_ENDDO" 0 23 28, C4<1>;
L_0x7fd8bf69d7c0 .functor BUFZ 16, L_0x7fd8bf69dac0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf69d870 .functor NOT 1, v0x7fd8bf68f2c0_0, C4<0>, C4<0>, C4<0>;
L_0x101486098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fd8bf69d8e0 .functor XNOR 1, v0x7fd8bf69ac30_0, L_0x101486098, C4<0>, C4<0>;
L_0x7fd8bf69d9d0 .functor AND 1, L_0x7fd8bf69d870, L_0x7fd8bf69d8e0, C4<1>, C4<1>;
o0x1014583b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fd8bf68e900_0 name=_s10
v0x7fd8bf68e9a0_0 .net *"_s2", 0 0, L_0x7fd8bf69d870;  1 drivers
v0x7fd8bf68ea50_0 .net/2u *"_s4", 0 0, L_0x101486098;  1 drivers
v0x7fd8bf68eb10_0 .net *"_s6", 0 0, L_0x7fd8bf69d8e0;  1 drivers
v0x7fd8bf68ebb0_0 .net *"_s8", 0 0, L_0x7fd8bf69d9d0;  1 drivers
v0x7fd8bf68ec90_0 .net "addr", 17 0, v0x7fd8bf69a970_0;  1 drivers
v0x7fd8bf68ed40_0 .net "clk_50MHz", 0 0, v0x7fd8bf69ca10_0;  alias, 1 drivers
v0x7fd8bf68edd0_0 .net "data_i", 15 0, v0x7fd8bf69aa20_0;  1 drivers
v0x7fd8bf68ee80_0 .net "data_o", 15 0, L_0x7fd8bf69d7c0;  alias, 1 drivers
v0x7fd8bf68ef90_0 .net "en", 0 0, v0x7fd8bf69ab80_0;  1 drivers
v0x7fd8bf68f030_0 .net "op", 0 0, v0x7fd8bf69ac30_0;  1 drivers
v0x7fd8bf68f0d0_0 .net "rst", 0 0, v0x7fd8bf69d480_0;  alias, 1 drivers
v0x7fd8bf68f160_0 .var "sram_addr", 17 0;
v0x7fd8bf68f210_0 .net "sram_data", 15 0, L_0x7fd8bf69dac0;  alias, 1 drivers
v0x7fd8bf68f2c0_0 .var "sram_en", 0 0;
v0x7fd8bf68f360_0 .var "sram_oe", 0 0;
v0x7fd8bf68f400_0 .var "sram_we", 0 0;
v0x7fd8bf68f590_0 .var "state", 0 0;
L_0x7fd8bf69dac0 .functor MUXZ 16, o0x1014583b8, v0x7fd8bf69aa20_0, L_0x7fd8bf69d9d0, C4<>;
S_0x7fd8bf68f720 .scope module, "ram2" "sram" 3 128, 23 8 0, S_0x7fd8bf6560e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk_50MHz"
    .port_info 2 /INOUT 16 "sram_data"
    .port_info 3 /OUTPUT 18 "sram_addr"
    .port_info 4 /OUTPUT 1 "sram_en"
    .port_info 5 /OUTPUT 1 "sram_oe"
    .port_info 6 /OUTPUT 1 "sram_we"
    .port_info 7 /OUTPUT 16 "data_o"
    .port_info 8 /INPUT 16 "data_i"
    .port_info 9 /INPUT 18 "addr"
    .port_info 10 /INPUT 1 "op"
    .port_info 11 /INPUT 1 "en"
P_0x7fd8bf68f880 .param/l "S_EMPTY" 0 23 27, C4<0>;
P_0x7fd8bf68f8c0 .param/l "S_ENDDO" 0 23 28, C4<1>;
L_0x7fd8bf69dc20 .functor BUFZ 16, L_0x7fd8bf69df20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf69dcd0 .functor NOT 1, v0x7fd8bf690470_0, C4<0>, C4<0>, C4<0>;
L_0x1014860e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fd8bf69dd40 .functor XNOR 1, v0x7fd8bf69b3c0_0, L_0x1014860e0, C4<0>, C4<0>;
L_0x7fd8bf69de30 .functor AND 1, L_0x7fd8bf69dcd0, L_0x7fd8bf69dd40, C4<1>, C4<1>;
o0x1014588f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fd8bf68fac0_0 name=_s10
v0x7fd8bf68fb50_0 .net *"_s2", 0 0, L_0x7fd8bf69dcd0;  1 drivers
v0x7fd8bf68fc00_0 .net/2u *"_s4", 0 0, L_0x1014860e0;  1 drivers
v0x7fd8bf68fcc0_0 .net *"_s6", 0 0, L_0x7fd8bf69dd40;  1 drivers
v0x7fd8bf68fd60_0 .net *"_s8", 0 0, L_0x7fd8bf69de30;  1 drivers
v0x7fd8bf68fe40_0 .net "addr", 17 0, v0x7fd8bf69b100_0;  1 drivers
v0x7fd8bf68fef0_0 .net "clk_50MHz", 0 0, v0x7fd8bf69ca10_0;  alias, 1 drivers
v0x7fd8bf68ff80_0 .net "data_i", 15 0, v0x7fd8bf69b1b0_0;  1 drivers
v0x7fd8bf690030_0 .net "data_o", 15 0, L_0x7fd8bf69dc20;  alias, 1 drivers
v0x7fd8bf690140_0 .net "en", 0 0, v0x7fd8bf69b310_0;  1 drivers
v0x7fd8bf6901e0_0 .net "op", 0 0, v0x7fd8bf69b3c0_0;  1 drivers
v0x7fd8bf690280_0 .net "rst", 0 0, v0x7fd8bf69d480_0;  alias, 1 drivers
v0x7fd8bf690310_0 .var "sram_addr", 17 0;
v0x7fd8bf6903c0_0 .net "sram_data", 15 0, L_0x7fd8bf69df20;  alias, 1 drivers
v0x7fd8bf690470_0 .var "sram_en", 0 0;
v0x7fd8bf690510_0 .var "sram_oe", 0 0;
v0x7fd8bf6905b0_0 .var "sram_we", 0 0;
v0x7fd8bf690740_0 .var "state", 0 0;
L_0x7fd8bf69df20 .functor MUXZ 16, o0x1014588f8, v0x7fd8bf69b1b0_0, L_0x7fd8bf69de30, C4<>;
S_0x7fd8bf6908d0 .scope module, "ram_data_mux" "RAM_Data_Mux" 3 663, 24 8 0, S_0x7fd8bf6560e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_REGA"
    .port_info 1 /INPUT 16 "data_REGB"
    .port_info 2 /INPUT 16 "data_RA"
    .port_info 3 /INPUT 2 "RAM_data_op"
    .port_info 4 /OUTPUT 16 "RAM_data"
v0x7fd8bf690b20_0 .var "RAM_data", 15 0;
v0x7fd8bf690be0_0 .net "RAM_data_op", 1 0, v0x7fd8bf686000_0;  alias, 1 drivers
v0x7fd8bf690c80_0 .net "data_RA", 15 0, v0x7fd8bf685f50_0;  alias, 1 drivers
v0x7fd8bf690d10_0 .net "data_REGA", 15 0, v0x7fd8bf6861f0_0;  alias, 1 drivers
v0x7fd8bf690de0_0 .net "data_REGB", 15 0, v0x7fd8bf6862b0_0;  alias, 1 drivers
E_0x7fd8bf690ab0/0 .event edge, v0x7fd8bf686000_0, v0x7fd8bf680bf0_0, v0x7fd8bf681600_0, v0x7fd8bf685f50_0;
E_0x7fd8bf690ab0/1 .event edge, v0x7fd8bf690b20_0;
E_0x7fd8bf690ab0 .event/or E_0x7fd8bf690ab0/0, E_0x7fd8bf690ab0/1;
S_0x7fd8bf690f30 .scope module, "ram_sim1" "RAM_SIM1" 3 200, 25 8 0, S_0x7fd8bf6560e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "pc"
    .port_info 1 /OUTPUT 16 "inst"
L_0x7fd8bf69e780 .functor BUFZ 16, L_0x7fd8bf69e460, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fd8bf6910e0_0 .net *"_s0", 15 0, L_0x7fd8bf69e460;  1 drivers
v0x7fd8bf691190_0 .net *"_s3", 3 0, L_0x7fd8bf69e500;  1 drivers
v0x7fd8bf691240_0 .net *"_s4", 5 0, L_0x7fd8bf69e620;  1 drivers
L_0x101486128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd8bf691300_0 .net *"_s7", 1 0, L_0x101486128;  1 drivers
v0x7fd8bf6913b0_0 .net "inst", 15 0, L_0x7fd8bf69e780;  alias, 1 drivers
v0x7fd8bf6914a0 .array "insts", 15 0, 15 0;
v0x7fd8bf691540_0 .net "pc", 15 0, v0x7fd8bf68d820_0;  alias, 1 drivers
L_0x7fd8bf69e460 .array/port v0x7fd8bf6914a0, L_0x7fd8bf69e620;
L_0x7fd8bf69e500 .part v0x7fd8bf68d820_0, 0, 4;
L_0x7fd8bf69e620 .concat [ 4 2 0 0], L_0x7fd8bf69e500, L_0x101486128;
S_0x7fd8bf691600 .scope module, "ram_sim2" "RAM_SIM2" 3 724, 26 8 0, S_0x7fd8bf6560e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk_50MHz"
    .port_info 2 /INPUT 1 "ram_en"
    .port_info 3 /INPUT 1 "ram_op"
    .port_info 4 /INPUT 16 "addr"
    .port_info 5 /INPUT 16 "w_data"
    .port_info 6 /OUTPUT 16 "r_data"
L_0x7fd8bf6a38f0 .functor BUFZ 16, L_0x7fd8bf6a3260, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fd8bf6918f0_0 .net *"_s0", 15 0, L_0x7fd8bf6a3260;  1 drivers
v0x7fd8bf6919b0_0 .net *"_s3", 3 0, L_0x7fd8bf6a3300;  1 drivers
v0x7fd8bf691a60_0 .net *"_s4", 5 0, L_0x7fd8bf6a3790;  1 drivers
L_0x101486248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd8bf691b20_0 .net *"_s7", 1 0, L_0x101486248;  1 drivers
v0x7fd8bf691bd0_0 .net "addr", 15 0, v0x7fd8bf681c20_0;  alias, 1 drivers
o0x101459168 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd8bf691cf0_0 .net "clk_50MHz", 0 0, o0x101459168;  0 drivers
v0x7fd8bf691d80 .array "data", 15 0, 15 0;
v0x7fd8bf691e10_0 .net "r_data", 15 0, L_0x7fd8bf6a38f0;  alias, 1 drivers
v0x7fd8bf691ec0_0 .net "ram_en", 0 0, v0x7fd8bf681f30_0;  alias, 1 drivers
v0x7fd8bf691fd0_0 .net "ram_op", 0 0, v0x7fd8bf681fd0_0;  alias, 1 drivers
o0x1014591c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd8bf692060_0 .net "rst", 0 0, o0x1014591c8;  0 drivers
v0x7fd8bf6920f0_0 .net "w_data", 15 0, v0x7fd8bf681e40_0;  alias, 1 drivers
E_0x7fd8bf6918a0 .event edge, v0x7fd8bf681f30_0, v0x7fd8bf681fd0_0, v0x7fd8bf681e40_0, v0x7fd8bf681c20_0;
L_0x7fd8bf6a3260 .array/port v0x7fd8bf691d80, L_0x7fd8bf6a3790;
L_0x7fd8bf6a3300 .part v0x7fd8bf681c20_0, 0, 4;
L_0x7fd8bf6a3790 .concat [ 4 2 0 0], L_0x7fd8bf6a3300, L_0x101486248;
S_0x7fd8bf692220 .scope module, "regs" "REG_File" 3 296, 27 8 0, S_0x7fd8bf6560e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk_50MHz"
    .port_info 2 /INPUT 3 "A_addr"
    .port_info 3 /INPUT 3 "B_addr"
    .port_info 4 /INPUT 3 "wb_addr"
    .port_info 5 /INPUT 16 "wb_data"
    .port_info 6 /INPUT 3 "reg_op"
    .port_info 7 /OUTPUT 16 "A_data"
    .port_info 8 /OUTPUT 16 "B_data"
    .port_info 9 /OUTPUT 16 "T_data"
    .port_info 10 /OUTPUT 16 "SP_data"
    .port_info 11 /OUTPUT 16 "IH_data"
    .port_info 12 /OUTPUT 16 "RA_data"
L_0x7fd8bf69f5e0 .functor BUFZ 16, L_0x7fd8bf69f420, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd8bf69f890 .functor BUFZ 16, L_0x7fd8bf69f6d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fd8bf6925d0_0 .net "A_addr", 2 0, L_0x7fd8bf69ed30;  alias, 1 drivers
v0x7fd8bf692690_0 .net "A_data", 15 0, L_0x7fd8bf69f5e0;  alias, 1 drivers
v0x7fd8bf692730_0 .net "B_addr", 2 0, L_0x7fd8bf69edd0;  alias, 1 drivers
v0x7fd8bf6927c0_0 .net "B_data", 15 0, L_0x7fd8bf69f890;  alias, 1 drivers
v0x7fd8bf692870_0 .net "IH_data", 15 0, v0x7fd8bf693180_0;  alias, 1 drivers
v0x7fd8bf692960_0 .net "RA_data", 15 0, v0x7fd8bf693210_0;  alias, 1 drivers
v0x7fd8bf692a10_0 .net "SP_data", 15 0, v0x7fd8bf6933a0_0;  alias, 1 drivers
v0x7fd8bf692ac0_0 .net "T_data", 15 0, v0x7fd8bf693430_0;  alias, 1 drivers
v0x7fd8bf692b70_0 .net *"_s10", 4 0, L_0x7fd8bf69f4c0;  1 drivers
L_0x101486170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd8bf692c80_0 .net *"_s13", 1 0, L_0x101486170;  1 drivers
v0x7fd8bf692d30_0 .net *"_s16", 15 0, L_0x7fd8bf69f6d0;  1 drivers
v0x7fd8bf692de0_0 .net *"_s18", 4 0, L_0x7fd8bf69f770;  1 drivers
L_0x1014861b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd8bf692e90_0 .net *"_s21", 1 0, L_0x1014861b8;  1 drivers
v0x7fd8bf692f40_0 .net *"_s8", 15 0, L_0x7fd8bf69f420;  1 drivers
v0x7fd8bf692ff0_0 .net "clk_50MHz", 0 0, v0x7fd8bf69ca10_0;  alias, 1 drivers
v0x7fd8bf693180_0 .var "reg_IH", 15 0;
v0x7fd8bf693210_0 .var "reg_RA", 15 0;
v0x7fd8bf6933a0_0 .var "reg_SP", 15 0;
v0x7fd8bf693430_0 .var "reg_T", 15 0;
v0x7fd8bf6934c0_0 .net "reg_op", 2 0, L_0x7fd8bf69f0f0;  alias, 1 drivers
v0x7fd8bf693550 .array "regs", 7 0, 15 0;
v0x7fd8bf6935e0_0 .net "rst", 0 0, v0x7fd8bf69d480_0;  alias, 1 drivers
v0x7fd8bf693770_0 .net "wb_addr", 2 0, L_0x7fd8bf69ef30;  alias, 1 drivers
v0x7fd8bf693800_0 .net "wb_data", 15 0, L_0x7fd8bf69efa0;  alias, 1 drivers
E_0x7fd8bf692580 .event negedge, v0x7fd8bf6829b0_0, v0x7fd8bf681b70_0;
L_0x7fd8bf69f420 .array/port v0x7fd8bf693550, L_0x7fd8bf69f4c0;
L_0x7fd8bf69f4c0 .concat [ 3 2 0 0], L_0x7fd8bf69ed30, L_0x101486170;
L_0x7fd8bf69f6d0 .array/port v0x7fd8bf693550, L_0x7fd8bf69f770;
L_0x7fd8bf69f770 .concat [ 3 2 0 0], L_0x7fd8bf69edd0, L_0x1014861b8;
S_0x7fd8bf693980 .scope module, "wb_addr_Mux" "WB_Addr_Mux" 3 618, 28 8 0, S_0x7fd8bf6560e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "wb_addr_op"
    .port_info 1 /INPUT 3 "rx_addr"
    .port_info 2 /INPUT 3 "ry_addr"
    .port_info 3 /INPUT 3 "rz_addr"
    .port_info 4 /OUTPUT 3 "wb_addr"
v0x7fd8bf693bc0_0 .net "rx_addr", 2 0, v0x7fd8bf686340_0;  alias, 1 drivers
v0x7fd8bf693cb0_0 .net "ry_addr", 2 0, v0x7fd8bf6864d0_0;  alias, 1 drivers
v0x7fd8bf693d40_0 .net "rz_addr", 2 0, v0x7fd8bf686560_0;  alias, 1 drivers
v0x7fd8bf693e10_0 .var "wb_addr", 2 0;
v0x7fd8bf693ea0_0 .net "wb_addr_op", 1 0, v0x7fd8bf6867c0_0;  alias, 1 drivers
E_0x7fd8bf693b60 .event edge, v0x7fd8bf6867c0_0, v0x7fd8bf684fa0_0, v0x7fd8bf685150_0, v0x7fd8bf680ce0_0;
S_0x7fd8bf693fb0 .scope module, "wb_data_mux" "WB_Data_Mux" 3 775, 29 8 0, S_0x7fd8bf6560e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "alu_data"
    .port_info 1 /INPUT 16 "mem_data"
    .port_info 2 /INPUT 16 "wb_PC"
    .port_info 3 /INPUT 16 "wb_IH"
    .port_info 4 /INPUT 3 "wb_data_op"
    .port_info 5 /OUTPUT 16 "wb_data"
v0x7fd8bf694260_0 .net "alu_data", 15 0, v0x7fd8bf68bdd0_0;  alias, 1 drivers
v0x7fd8bf694350_0 .net "mem_data", 15 0, v0x7fd8bf68bfa0_0;  alias, 1 drivers
v0x7fd8bf694430_0 .net "wb_IH", 15 0, v0x7fd8bf68be60_0;  alias, 1 drivers
v0x7fd8bf694500_0 .net "wb_PC", 15 0, v0x7fd8bf68bef0_0;  alias, 1 drivers
v0x7fd8bf6945d0_0 .var "wb_data", 15 0;
v0x7fd8bf6946a0_0 .net "wb_data_op", 2 0, v0x7fd8bf68c1d0_0;  alias, 1 drivers
E_0x7fd8bf6941f0/0 .event edge, v0x7fd8bf684ca0_0, v0x7fd8bf684930_0, v0x7fd8bf684a90_0, v0x7fd8bf684800_0;
E_0x7fd8bf6941f0/1 .event edge, v0x7fd8bf684760_0, v0x7fd8bf6945d0_0;
E_0x7fd8bf6941f0 .event/or E_0x7fd8bf6941f0/0, E_0x7fd8bf6941f0/1;
    .scope S_0x7fd8bf68e4b0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd8bf68f590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd8bf68f2c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd8bf68f360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd8bf68f400_0, 0, 1;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x7fd8bf68f160_0, 0, 18;
    %end;
    .thread T_0;
    .scope S_0x7fd8bf68e4b0;
T_1 ;
    %wait E_0x7fd8bf6807f0;
    %load/vec4 v0x7fd8bf68f0d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68f590_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fd8bf68f590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68f590_0, 0;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x7fd8bf68ef90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x7fd8bf68f030_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0x7fd8bf68ec90_0;
    %assign/vec4 v0x7fd8bf68f160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68f2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68f360_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x7fd8bf68ec90_0;
    %assign/vec4 v0x7fd8bf68f160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68f2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68f400_0, 0;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8bf68f590_0, 0;
T_1.6 ;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x7fd8bf68f030_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68f2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68f360_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8bf68f2c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8bf68f400_0, 0;
T_1.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68f590_0, 0;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fd8bf68f720;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd8bf690740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd8bf690470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd8bf690510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd8bf6905b0_0, 0, 1;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x7fd8bf690310_0, 0, 18;
    %end;
    .thread T_2;
    .scope S_0x7fd8bf68f720;
T_3 ;
    %wait E_0x7fd8bf6807f0;
    %load/vec4 v0x7fd8bf690280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf690740_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fd8bf690740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf690740_0, 0;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x7fd8bf690140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x7fd8bf6901e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v0x7fd8bf68fe40_0;
    %assign/vec4 v0x7fd8bf690310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf690470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf690510_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x7fd8bf68fe40_0;
    %assign/vec4 v0x7fd8bf690310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf690470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf6905b0_0, 0;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8bf690740_0, 0;
T_3.6 ;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x7fd8bf6901e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf690470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf690510_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8bf690470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8bf6905b0_0, 0;
T_3.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf690740_0, 0;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fd8bf68d510;
T_4 ;
    %wait E_0x7fd8bf6807f0;
    %load/vec4 v0x7fd8bf68da10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd8bf68d820_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fd8bf68d8d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x7fd8bf68d770_0;
    %assign/vec4 v0x7fd8bf68d820_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fd8bf68db60;
T_5 ;
    %wait E_0x7fd8bf68dd10;
    %load/vec4 v0x7fd8bf68de10_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fd8bf68dd50_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fd8bf6899f0;
T_6 ;
    %wait E_0x7fd8bf689bf0;
    %load/vec4 v0x7fd8bf689db0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8bf689c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8bf689cf0_0, 0;
    %jmp T_6.2;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf689c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf689cf0_0, 0;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fd8bf68def0;
T_7 ;
    %wait E_0x7fd8bf68e120;
    %load/vec4 v0x7fd8bf68e2f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v0x7fd8bf68e240_0;
    %assign/vec4 v0x7fd8bf68e3e0_0, 0;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0x7fd8bf68e170_0;
    %assign/vec4 v0x7fd8bf68e3e0_0, 0;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fd8bf690f30;
T_8 ;
    %pushi/vec4 26881, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd8bf6914a0, 4, 0;
    %pushi/vec4 27137, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd8bf6914a0, 4, 0;
    %pushi/vec4 27520, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd8bf6914a0, 4, 0;
    %pushi/vec4 13152, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd8bf6914a0, 4, 0;
    %pushi/vec4 27657, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd8bf6914a0, 4, 0;
    %pushi/vec4 56096, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd8bf6914a0, 4, 0;
    %pushi/vec4 56129, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd8bf6914a0, 4, 0;
    %pushi/vec4 57669, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd8bf6914a0, 4, 0;
    %pushi/vec4 57673, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd8bf6914a0, 4, 0;
    %pushi/vec4 19202, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd8bf6914a0, 4, 0;
    %pushi/vec4 19711, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd8bf6914a0, 4, 0;
    %pushi/vec4 11513, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd8bf6914a0, 4, 0;
    %pushi/vec4 2048, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd8bf6914a0, 4, 0;
    %pushi/vec4 6143, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd8bf6914a0, 4, 0;
    %end;
    .thread T_8;
    .scope S_0x7fd8bf6856a0;
T_9 ;
    %wait E_0x7fd8bf6807f0;
    %load/vec4 v0x7fd8bf688b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd8bf6888c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fd8bf688830_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x7fd8bf688780_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd8bf6888c0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x7fd8bf688a60_0;
    %assign/vec4 v0x7fd8bf6888c0_0, 0;
    %load/vec4 v0x7fd8bf6889b0_0;
    %assign/vec4 v0x7fd8bf6886e0_0, 0;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fd8bf68a8f0;
T_10 ;
    %wait E_0x7fd8bf68ac90;
    %load/vec4 v0x7fd8bf68b260_0;
    %parti/s 5, 11, 5;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %pushi/vec4 22, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.19;
T_10.0 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.19;
T_10.1 ;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.19;
T_10.2 ;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.19;
T_10.3 ;
    %load/vec4 v0x7fd8bf68b260_0;
    %parti/s 3, 8, 5;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.23, 6;
    %jmp T_10.24;
T_10.20 ;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.24;
T_10.21 ;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.24;
T_10.22 ;
    %pushi/vec4 21, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.24;
T_10.23 ;
    %pushi/vec4 30, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.24;
T_10.24 ;
    %pop/vec4 1;
    %jmp T_10.19;
T_10.4 ;
    %load/vec4 v0x7fd8bf68b260_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.26, 6;
    %jmp T_10.27;
T_10.25 ;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.27;
T_10.26 ;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.27;
T_10.27 ;
    %pop/vec4 1;
    %jmp T_10.19;
T_10.5 ;
    %load/vec4 v0x7fd8bf68b260_0;
    %parti/s 5, 0, 2;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_10.28, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_10.29, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_10.30, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_10.31, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_10.32, 6;
    %jmp T_10.33;
T_10.28 ;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.33;
T_10.29 ;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.33;
T_10.30 ;
    %load/vec4 v0x7fd8bf68b260_0;
    %parti/s 3, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.34, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.35, 6;
    %jmp T_10.36;
T_10.34 ;
    %pushi/vec4 14, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.36;
T_10.35 ;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.36;
T_10.36 ;
    %pop/vec4 1;
    %jmp T_10.33;
T_10.31 ;
    %pushi/vec4 23, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.33;
T_10.32 ;
    %pushi/vec4 25, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.33;
T_10.33 ;
    %pop/vec4 1;
    %jmp T_10.19;
T_10.6 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.19;
T_10.7 ;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.19;
T_10.8 ;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.19;
T_10.9 ;
    %pushi/vec4 13, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.19;
T_10.10 ;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.19;
T_10.11 ;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.19;
T_10.12 ;
    %pushi/vec4 17, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.19;
T_10.13 ;
    %load/vec4 v0x7fd8bf68b260_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.37, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.38, 6;
    %jmp T_10.39;
T_10.37 ;
    %pushi/vec4 18, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.39;
T_10.38 ;
    %pushi/vec4 20, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.39;
T_10.39 ;
    %pop/vec4 1;
    %jmp T_10.19;
T_10.14 ;
    %pushi/vec4 22, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.19;
T_10.15 ;
    %load/vec4 v0x7fd8bf68b260_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.40, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.41, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.42, 6;
    %jmp T_10.43;
T_10.40 ;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.43;
T_10.41 ;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.43;
T_10.42 ;
    %pushi/vec4 27, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.43;
T_10.43 ;
    %pop/vec4 1;
    %jmp T_10.19;
T_10.16 ;
    %pushi/vec4 29, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.19;
T_10.17 ;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x7fd8bf68b370_0, 0;
    %jmp T_10.19;
T_10.19 ;
    %pop/vec4 1;
    %load/vec4 v0x7fd8bf68b370_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_10.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_10.45, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_10.46, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_10.47, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_10.48, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_10.49, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_10.50, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_10.51, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_10.52, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_10.53, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_10.54, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_10.55, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_10.56, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_10.57, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_10.58, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_10.59, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_10.60, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_10.61, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_10.62, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_10.63, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_10.64, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_10.65, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_10.66, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_10.67, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_10.68, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_10.69, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_10.70, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_10.71, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_10.72, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_10.73, 6;
    %jmp T_10.74;
T_10.44 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68ada0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.45 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68ada0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.46 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68ada0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.47 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68ada0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.48 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd8bf68ada0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.49 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd8bf68ada0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.50 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd8bf68ada0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.51 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd8bf68ada0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.52 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd8bf68ada0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.53 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd8bf68ada0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.54 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd8bf68ada0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.55 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68ada0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.56 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd8bf68ada0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.57 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68ada0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.58 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68ada0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68af90_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.59 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68ada0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.60 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd8bf68ada0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.61 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd8bf68ada0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.62 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.63 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd8bf68ada0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.64 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd8bf68ada0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.65 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd8bf68ada0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.66 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd8bf68ada0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.67 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd8bf68ada0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.68 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd8bf68ada0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.69 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd8bf68ada0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.70 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd8bf68ada0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.71 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68ada0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8bf68af90_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.72 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68ada0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8bf68af90_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.73 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd8bf68ae40_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd8bf68ace0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68ada0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fd8bf68b070_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf68b770_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8bf68aef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8bf68af90_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8bf68b4d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf68b420_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd8bf68b1b0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd8bf68b580_0, 0;
    %jmp T_10.74;
T_10.74 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fd8bf692220;
T_11 ;
    %wait E_0x7fd8bf692580;
    %load/vec4 v0x7fd8bf6935e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd8bf693430_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd8bf6933a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd8bf693180_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd8bf693210_0, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd8bf693550, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd8bf693550, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd8bf693550, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd8bf693550, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd8bf693550, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd8bf693550, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd8bf693550, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd8bf693550, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fd8bf6934c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.2 ;
    %load/vec4 v0x7fd8bf693800_0;
    %assign/vec4 v0x7fd8bf693430_0, 0;
    %jmp T_11.8;
T_11.3 ;
    %load/vec4 v0x7fd8bf693800_0;
    %assign/vec4 v0x7fd8bf6933a0_0, 0;
    %jmp T_11.8;
T_11.4 ;
    %load/vec4 v0x7fd8bf693800_0;
    %assign/vec4 v0x7fd8bf693180_0, 0;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0x7fd8bf693800_0;
    %assign/vec4 v0x7fd8bf693210_0, 0;
    %jmp T_11.8;
T_11.6 ;
    %load/vec4 v0x7fd8bf693800_0;
    %load/vec4 v0x7fd8bf693770_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd8bf693550, 0, 4;
    %jmp T_11.8;
T_11.7 ;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fd8bf692220;
T_12 ;
    %vpi_call 27 69 "$monitor", "%dns c=%x,r=%x, watch=%d %d %d %d", $stime, v0x7fd8bf692ff0_0, v0x7fd8bf6935e0_0, &A<v0x7fd8bf693550, 1>, &A<v0x7fd8bf693550, 2>, &A<v0x7fd8bf693550, 3>, &A<v0x7fd8bf693550, 4> {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x7fd8bf68ca00;
T_13 ;
    %wait E_0x7fd8bf688ba0;
    %load/vec4 v0x7fd8bf68d1b0_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd8bf68d370_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fd8bf68d260_0;
    %load/vec4 v0x7fd8bf68cf20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd8bf68cd30_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fd8bf68d260_0;
    %load/vec4 v0x7fd8bf68cfb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd8bf68cdf0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8bf68ce90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8bf68d110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8bf68d080_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68ce90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68d110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68d080_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fd8bf6854f0;
T_14 ;
    %wait E_0x7fd8bf6807f0;
    %load/vec4 v0x7fd8bf687f30_0;
    %inv;
    %flag_set/vec4 8;
    %load/vec4 v0x7fd8bf686d30_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf686860_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fd8bf6865f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf6860b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf686150_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7fd8bf685a30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf685c40_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8bf685cf0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd8bf683ed0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd8bf685960_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf685b90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf6867c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8bf686000_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fd8bf685da0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x7fd8bf687b10_0;
    %assign/vec4 v0x7fd8bf686860_0, 0;
    %load/vec4 v0x7fd8bf687850_0;
    %assign/vec4 v0x7fd8bf6865f0_0, 0;
    %load/vec4 v0x7fd8bf6875b0_0;
    %assign/vec4 v0x7fd8bf6860b0_0, 0;
    %load/vec4 v0x7fd8bf687650_0;
    %assign/vec4 v0x7fd8bf686150_0, 0;
    %load/vec4 v0x7fd8bf6863f0_0;
    %assign/vec4 v0x7fd8bf685a30_0, 0;
    %load/vec4 v0x7fd8bf687240_0;
    %assign/vec4 v0x7fd8bf685c40_0, 0;
    %load/vec4 v0x7fd8bf6872f0_0;
    %assign/vec4 v0x7fd8bf685cf0_0, 0;
    %load/vec4 v0x7fd8bf686dd0_0;
    %assign/vec4 v0x7fd8bf683ed0_0, 0;
    %load/vec4 v0x7fd8bf686e80_0;
    %assign/vec4 v0x7fd8bf685960_0, 0;
    %load/vec4 v0x7fd8bf6871a0_0;
    %assign/vec4 v0x7fd8bf685b90_0, 0;
    %load/vec4 v0x7fd8bf687a60_0;
    %assign/vec4 v0x7fd8bf6867c0_0, 0;
    %load/vec4 v0x7fd8bf687500_0;
    %assign/vec4 v0x7fd8bf686000_0, 0;
    %load/vec4 v0x7fd8bf6876f0_0;
    %assign/vec4 v0x7fd8bf6861f0_0, 0;
    %load/vec4 v0x7fd8bf6877a0_0;
    %assign/vec4 v0x7fd8bf6862b0_0, 0;
    %load/vec4 v0x7fd8bf687110_0;
    %assign/vec4 v0x7fd8bf685ac0_0, 0;
    %load/vec4 v0x7fd8bf687900_0;
    %assign/vec4 v0x7fd8bf686680_0, 0;
    %load/vec4 v0x7fd8bf687450_0;
    %assign/vec4 v0x7fd8bf685f50_0, 0;
    %load/vec4 v0x7fd8bf6879b0_0;
    %assign/vec4 v0x7fd8bf686710_0, 0;
    %load/vec4 v0x7fd8bf6873a0_0;
    %assign/vec4 v0x7fd8bf685eb0_0, 0;
    %load/vec4 v0x7fd8bf687bc0_0;
    %assign/vec4 v0x7fd8bf686910_0, 0;
    %load/vec4 v0x7fd8bf687dd0_0;
    %assign/vec4 v0x7fd8bf686b20_0, 0;
    %load/vec4 v0x7fd8bf687d20_0;
    %assign/vec4 v0x7fd8bf686a70_0, 0;
    %load/vec4 v0x7fd8bf687c70_0;
    %assign/vec4 v0x7fd8bf6869c0_0, 0;
    %load/vec4 v0x7fd8bf687e80_0;
    %assign/vec4 v0x7fd8bf686bd0_0, 0;
    %load/vec4 v0x7fd8bf686c80_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0x7fd8bf686340_0, 0;
    %load/vec4 v0x7fd8bf686c80_0;
    %parti/s 3, 5, 4;
    %assign/vec4 v0x7fd8bf6864d0_0, 0;
    %load/vec4 v0x7fd8bf686c80_0;
    %parti/s 3, 2, 3;
    %assign/vec4 v0x7fd8bf686560_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fd8bf683d70;
T_15 ;
    %wait E_0x7fd8bf6841e0;
    %load/vec4 v0x7fd8bf6846b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd8bf684490_0, 0, 16;
    %jmp T_15.6;
T_15.0 ;
    %load/vec4 v0x7fd8bf6843c0_0;
    %store/vec4 v0x7fd8bf684490_0, 0, 16;
    %jmp T_15.6;
T_15.1 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd8bf684490_0, 0, 16;
    %jmp T_15.6;
T_15.2 ;
    %load/vec4 v0x7fd8bf684260_0;
    %store/vec4 v0x7fd8bf684490_0, 0, 16;
    %jmp T_15.6;
T_15.3 ;
    %load/vec4 v0x7fd8bf684310_0;
    %store/vec4 v0x7fd8bf684490_0, 0, 16;
    %jmp T_15.6;
T_15.4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd8bf684490_0, 0, 16;
    %jmp T_15.6;
T_15.6 ;
    %pop/vec4 1;
    %load/vec4 v0x7fd8bf684ca0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd8bf6849e0_0, 0, 16;
    %jmp T_15.13;
T_15.7 ;
    %load/vec4 v0x7fd8bf684930_0;
    %store/vec4 v0x7fd8bf6849e0_0, 0, 16;
    %jmp T_15.13;
T_15.8 ;
    %load/vec4 v0x7fd8bf684a90_0;
    %store/vec4 v0x7fd8bf6849e0_0, 0, 16;
    %jmp T_15.13;
T_15.9 ;
    %load/vec4 v0x7fd8bf684760_0;
    %store/vec4 v0x7fd8bf6849e0_0, 0, 16;
    %jmp T_15.13;
T_15.10 ;
    %load/vec4 v0x7fd8bf684800_0;
    %store/vec4 v0x7fd8bf6849e0_0, 0, 16;
    %jmp T_15.13;
T_15.11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd8bf6849e0_0, 0, 16;
    %jmp T_15.13;
T_15.13 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fd8bf683d70;
T_16 ;
    %wait E_0x7fd8bf682200;
    %load/vec4 v0x7fd8bf684520_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd8bf685030_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd8bf6850c0_0, 0, 1;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0x7fd8bf684d50_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_16.5, 4;
    %load/vec4 v0x7fd8bf684fa0_0;
    %load/vec4 v0x7fd8bf684600_0;
    %cmp/e;
    %jmp/0xz  T_16.7, 4;
    %load/vec4 v0x7fd8bf684490_0;
    %store/vec4 v0x7fd8bf685030_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd8bf6850c0_0, 0, 1;
    %jmp T_16.8;
T_16.7 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd8bf685030_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd8bf6850c0_0, 0, 1;
T_16.8 ;
    %jmp T_16.6;
T_16.5 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd8bf685030_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd8bf6850c0_0, 0, 1;
T_16.6 ;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x7fd8bf684d50_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_16.9, 4;
    %load/vec4 v0x7fd8bf684490_0;
    %store/vec4 v0x7fd8bf685030_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd8bf6850c0_0, 0, 1;
    %jmp T_16.10;
T_16.9 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd8bf685030_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd8bf6850c0_0, 0, 1;
T_16.10 ;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x7fd8bf684d50_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_16.11, 4;
    %load/vec4 v0x7fd8bf684490_0;
    %store/vec4 v0x7fd8bf685030_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd8bf6850c0_0, 0, 1;
    %jmp T_16.12;
T_16.11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd8bf685030_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd8bf6850c0_0, 0, 1;
T_16.12 ;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %load/vec4 v0x7fd8bf6850c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.13, 8;
    %load/vec4 v0x7fd8bf684b40_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd8bf685030_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd8bf6850c0_0, 0, 1;
    %jmp T_16.17;
T_16.15 ;
    %load/vec4 v0x7fd8bf684d50_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_16.18, 4;
    %load/vec4 v0x7fd8bf684fa0_0;
    %load/vec4 v0x7fd8bf684bf0_0;
    %cmp/e;
    %jmp/0xz  T_16.20, 4;
    %load/vec4 v0x7fd8bf6849e0_0;
    %store/vec4 v0x7fd8bf685030_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd8bf6850c0_0, 0, 1;
    %jmp T_16.21;
T_16.20 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd8bf685030_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd8bf6850c0_0, 0, 1;
T_16.21 ;
    %jmp T_16.19;
T_16.18 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd8bf685030_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd8bf6850c0_0, 0, 1;
T_16.19 ;
    %jmp T_16.17;
T_16.17 ;
    %pop/vec4 1;
T_16.13 ;
    %load/vec4 v0x7fd8bf684520_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.22, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd8bf6851e0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd8bf685270_0, 0, 1;
    %jmp T_16.24;
T_16.22 ;
    %load/vec4 v0x7fd8bf684e10_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_16.25, 4;
    %load/vec4 v0x7fd8bf685150_0;
    %load/vec4 v0x7fd8bf684600_0;
    %cmp/e;
    %jmp/0xz  T_16.27, 4;
    %load/vec4 v0x7fd8bf684490_0;
    %store/vec4 v0x7fd8bf6851e0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd8bf685270_0, 0, 1;
    %jmp T_16.28;
T_16.27 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd8bf6851e0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd8bf685270_0, 0, 1;
T_16.28 ;
    %jmp T_16.26;
T_16.25 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd8bf6851e0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd8bf685270_0, 0, 1;
T_16.26 ;
    %jmp T_16.24;
T_16.24 ;
    %pop/vec4 1;
    %load/vec4 v0x7fd8bf685270_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.29, 8;
    %load/vec4 v0x7fd8bf684b40_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.31, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd8bf6851e0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd8bf685270_0, 0, 1;
    %jmp T_16.33;
T_16.31 ;
    %load/vec4 v0x7fd8bf684e10_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_16.34, 4;
    %load/vec4 v0x7fd8bf685150_0;
    %load/vec4 v0x7fd8bf684bf0_0;
    %cmp/e;
    %jmp/0xz  T_16.36, 4;
    %load/vec4 v0x7fd8bf6849e0_0;
    %store/vec4 v0x7fd8bf6851e0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd8bf685270_0, 0, 1;
    %jmp T_16.37;
T_16.36 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd8bf6851e0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd8bf685270_0, 0, 1;
T_16.37 ;
    %jmp T_16.35;
T_16.34 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd8bf6851e0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd8bf685270_0, 0, 1;
T_16.35 ;
    %jmp T_16.33;
T_16.33 ;
    %pop/vec4 1;
T_16.29 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fd8bf688c80;
T_17 ;
    %wait E_0x7fd8bf688510;
    %load/vec4 v0x7fd8bf688f90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %jmp T_17.6;
T_17.0 ;
    %load/vec4 v0x7fd8bf6891c0_0;
    %assign/vec4 v0x7fd8bf689040_0, 0;
    %jmp T_17.6;
T_17.1 ;
    %load/vec4 v0x7fd8bf689270_0;
    %assign/vec4 v0x7fd8bf689040_0, 0;
    %jmp T_17.6;
T_17.2 ;
    %load/vec4 v0x7fd8bf689340_0;
    %assign/vec4 v0x7fd8bf689040_0, 0;
    %jmp T_17.6;
T_17.3 ;
    %load/vec4 v0x7fd8bf6890f0_0;
    %assign/vec4 v0x7fd8bf689040_0, 0;
    %jmp T_17.6;
T_17.4 ;
    %load/vec4 v0x7fd8bf6893f0_0;
    %assign/vec4 v0x7fd8bf689040_0, 0;
    %jmp T_17.6;
T_17.5 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fd8bf689040_0, 0;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fd8bf680640;
T_18 ;
    %wait E_0x7fd8bf656a40;
    %load/vec4 v0x7fd8bf680930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x7fd8bf680b40_0;
    %assign/vec4 v0x7fd8bf6809d0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fd8bf680a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %jmp T_18.6;
T_18.2 ;
    %load/vec4 v0x7fd8bf680e40_0;
    %assign/vec4 v0x7fd8bf6809d0_0, 0;
    %jmp T_18.6;
T_18.3 ;
    %load/vec4 v0x7fd8bf680d90_0;
    %assign/vec4 v0x7fd8bf6809d0_0, 0;
    %jmp T_18.6;
T_18.4 ;
    %load/vec4 v0x7fd8bf680ce0_0;
    %pad/u 16;
    %assign/vec4 v0x7fd8bf6809d0_0, 0;
    %jmp T_18.6;
T_18.5 ;
    %load/vec4 v0x7fd8bf680bf0_0;
    %assign/vec4 v0x7fd8bf6809d0_0, 0;
    %jmp T_18.6;
T_18.6 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fd8bf680fb0;
T_19 ;
    %wait E_0x7fd8bf6811f0;
    %load/vec4 v0x7fd8bf681250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x7fd8bf681460_0;
    %assign/vec4 v0x7fd8bf6812f0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7fd8bf6813b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0x7fd8bf681510_0;
    %assign/vec4 v0x7fd8bf6812f0_0, 0;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0x7fd8bf681600_0;
    %assign/vec4 v0x7fd8bf6812f0_0, 0;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fd8bf693980;
T_20 ;
    %wait E_0x7fd8bf693b60;
    %load/vec4 v0x7fd8bf693ea0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %jmp T_20.4;
T_20.0 ;
    %load/vec4 v0x7fd8bf693bc0_0;
    %assign/vec4 v0x7fd8bf693e10_0, 0;
    %jmp T_20.4;
T_20.1 ;
    %load/vec4 v0x7fd8bf693cb0_0;
    %assign/vec4 v0x7fd8bf693e10_0, 0;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v0x7fd8bf693d40_0;
    %assign/vec4 v0x7fd8bf693e10_0, 0;
    %jmp T_20.4;
T_20.3 ;
    %pushi/vec4 0, 7, 3;
    %assign/vec4 v0x7fd8bf693e10_0, 0;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fd8bf652a50;
T_21 ;
    %wait E_0x7fd8bf657d70;
    %load/vec4 v0x7fd8bf680370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %jmp T_21.14;
T_21.0 ;
    %load/vec4 v0x7fd8bf6127d0_0;
    %load/vec4 v0x7fd8bf6802c0_0;
    %add;
    %assign/vec4 v0x7fd8bf680430_0, 0;
    %jmp T_21.14;
T_21.1 ;
    %load/vec4 v0x7fd8bf6127d0_0;
    %load/vec4 v0x7fd8bf6802c0_0;
    %sub;
    %assign/vec4 v0x7fd8bf680430_0, 0;
    %jmp T_21.14;
T_21.2 ;
    %load/vec4 v0x7fd8bf6127d0_0;
    %load/vec4 v0x7fd8bf6802c0_0;
    %and;
    %assign/vec4 v0x7fd8bf680430_0, 0;
    %jmp T_21.14;
T_21.3 ;
    %load/vec4 v0x7fd8bf6127d0_0;
    %load/vec4 v0x7fd8bf6802c0_0;
    %or;
    %assign/vec4 v0x7fd8bf680430_0, 0;
    %jmp T_21.14;
T_21.4 ;
    %load/vec4 v0x7fd8bf6127d0_0;
    %load/vec4 v0x7fd8bf6802c0_0;
    %xor;
    %assign/vec4 v0x7fd8bf680430_0, 0;
    %jmp T_21.14;
T_21.5 ;
    %load/vec4 v0x7fd8bf6127d0_0;
    %inv;
    %assign/vec4 v0x7fd8bf680430_0, 0;
    %jmp T_21.14;
T_21.6 ;
    %load/vec4 v0x7fd8bf6127d0_0;
    %assign/vec4 v0x7fd8bf680430_0, 0;
    %jmp T_21.14;
T_21.7 ;
    %load/vec4 v0x7fd8bf6802c0_0;
    %assign/vec4 v0x7fd8bf680430_0, 0;
    %jmp T_21.14;
T_21.8 ;
    %load/vec4 v0x7fd8bf6127d0_0;
    %load/vec4 v0x7fd8bf6802c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 16;
    %assign/vec4 v0x7fd8bf680430_0, 0;
    %jmp T_21.14;
T_21.9 ;
    %load/vec4 v0x7fd8bf6802c0_0;
    %load/vec4 v0x7fd8bf6127d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.15, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_21.16, 8;
T_21.15 ; End of true expr.
    %load/vec4 v0x7fd8bf6127d0_0;
    %pad/u 32;
    %jmp/0 T_21.16, 8;
 ; End of false expr.
    %blend;
T_21.16;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x7fd8bf680430_0, 0;
    %jmp T_21.14;
T_21.10 ;
    %load/vec4 v0x7fd8bf6802c0_0;
    %ix/getv 4, v0x7fd8bf6127d0_0;
    %shiftl 4;
    %assign/vec4 v0x7fd8bf680430_0, 0;
    %jmp T_21.14;
T_21.11 ;
    %load/vec4 v0x7fd8bf6802c0_0;
    %load/vec4 v0x7fd8bf6127d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_21.18, 8;
T_21.17 ; End of true expr.
    %load/vec4 v0x7fd8bf6127d0_0;
    %pad/u 32;
    %jmp/0 T_21.18, 8;
 ; End of false expr.
    %blend;
T_21.18;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x7fd8bf680430_0, 0;
    %jmp T_21.14;
T_21.12 ;
    %load/vec4 v0x7fd8bf6802c0_0;
    %load/vec4 v0x7fd8bf6127d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_21.20, 8;
T_21.19 ; End of true expr.
    %load/vec4 v0x7fd8bf6127d0_0;
    %pad/u 32;
    %jmp/0 T_21.20, 8;
 ; End of false expr.
    %blend;
T_21.20;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x7fd8bf680430_0, 0;
    %jmp T_21.14;
T_21.13 ;
    %load/vec4 v0x7fd8bf680430_0;
    %assign/vec4 v0x7fd8bf680430_0, 0;
    %jmp T_21.14;
T_21.14 ;
    %pop/vec4 1;
    %load/vec4 v0x7fd8bf6127d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x7fd8bf6804e0_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7fd8bf689530;
T_22 ;
    %wait E_0x7fd8bf689750;
    %load/vec4 v0x7fd8bf6898f0_0;
    %load/vec4 v0x7fd8bf6897a0_0;
    %add;
    %assign/vec4 v0x7fd8bf689850_0, 0;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7fd8bf689e90;
T_23 ;
    %wait E_0x7fd8bf68a0a0;
    %load/vec4 v0x7fd8bf68a340_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %jmp T_23.3;
T_23.0 ;
    %load/vec4 v0x7fd8bf68a100_0;
    %assign/vec4 v0x7fd8bf68a1d0_0, 0;
    %jmp T_23.3;
T_23.1 ;
    %load/vec4 v0x7fd8bf68a270_0;
    %assign/vec4 v0x7fd8bf68a1d0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x7fd8bf68a1d0_0;
    %assign/vec4 v0x7fd8bf68a1d0_0, 0;
    %jmp T_23.3;
T_23.3 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7fd8bf68a440;
T_24 ;
    %wait E_0x7fd8bf68a640;
    %load/vec4 v0x7fd8bf68a750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %jmp T_24.4;
T_24.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8bf68a690_0, 0;
    %jmp T_24.4;
T_24.1 ;
    %load/vec4 v0x7fd8bf68a800_0;
    %assign/vec4 v0x7fd8bf68a690_0, 0;
    %jmp T_24.4;
T_24.2 ;
    %load/vec4 v0x7fd8bf68a800_0;
    %inv;
    %assign/vec4 v0x7fd8bf68a690_0, 0;
    %jmp T_24.4;
T_24.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf68a690_0, 0;
    %jmp T_24.4;
T_24.4 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7fd8bf6908d0;
T_25 ;
    %wait E_0x7fd8bf690ab0;
    %load/vec4 v0x7fd8bf690be0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %jmp T_25.4;
T_25.0 ;
    %load/vec4 v0x7fd8bf690d10_0;
    %assign/vec4 v0x7fd8bf690b20_0, 0;
    %jmp T_25.4;
T_25.1 ;
    %load/vec4 v0x7fd8bf690de0_0;
    %assign/vec4 v0x7fd8bf690b20_0, 0;
    %jmp T_25.4;
T_25.2 ;
    %load/vec4 v0x7fd8bf690c80_0;
    %assign/vec4 v0x7fd8bf690b20_0, 0;
    %jmp T_25.4;
T_25.3 ;
    %load/vec4 v0x7fd8bf690b20_0;
    %assign/vec4 v0x7fd8bf690b20_0, 0;
    %jmp T_25.4;
T_25.4 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x7fd8bf681740;
T_26 ;
    %wait E_0x7fd8bf6807f0;
    %load/vec4 v0x7fd8bf6829b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf681f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8bf681fd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf682120_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fd8bf682070_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x7fd8bf6825a0_0;
    %assign/vec4 v0x7fd8bf681f30_0, 0;
    %load/vec4 v0x7fd8bf682640_0;
    %assign/vec4 v0x7fd8bf681fd0_0, 0;
    %load/vec4 v0x7fd8bf682870_0;
    %assign/vec4 v0x7fd8bf682120_0, 0;
    %load/vec4 v0x7fd8bf6826e0_0;
    %assign/vec4 v0x7fd8bf682070_0, 0;
    %load/vec4 v0x7fd8bf682390_0;
    %assign/vec4 v0x7fd8bf681cd0_0, 0;
    %load/vec4 v0x7fd8bf682440_0;
    %assign/vec4 v0x7fd8bf681d90_0, 0;
    %load/vec4 v0x7fd8bf6822e0_0;
    %assign/vec4 v0x7fd8bf681c20_0, 0;
    %load/vec4 v0x7fd8bf6824f0_0;
    %assign/vec4 v0x7fd8bf681e40_0, 0;
    %load/vec4 v0x7fd8bf682900_0;
    %assign/vec4 v0x7fd8bf682230_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fd8bf691600;
T_27 ;
    %wait E_0x7fd8bf6918a0;
    %load/vec4 v0x7fd8bf691ec0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0x7fd8bf691fd0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.2, 4;
    %load/vec4 v0x7fd8bf6920f0_0;
    %load/vec4 v0x7fd8bf691bd0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd8bf691d80, 0, 4;
T_27.2 ;
T_27.0 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7fd8bf68b990;
T_28 ;
    %wait E_0x7fd8bf6807f0;
    %load/vec4 v0x7fd8bf68c7b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd8bf68c1d0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fd8bf68c070_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x7fd8bf68c700_0;
    %assign/vec4 v0x7fd8bf68c1d0_0, 0;
    %load/vec4 v0x7fd8bf68c5a0_0;
    %assign/vec4 v0x7fd8bf68c070_0, 0;
    %load/vec4 v0x7fd8bf68c390_0;
    %assign/vec4 v0x7fd8bf68be60_0, 0;
    %load/vec4 v0x7fd8bf68c440_0;
    %assign/vec4 v0x7fd8bf68bef0_0, 0;
    %load/vec4 v0x7fd8bf68c280_0;
    %assign/vec4 v0x7fd8bf68bdd0_0, 0;
    %load/vec4 v0x7fd8bf68c4f0_0;
    %assign/vec4 v0x7fd8bf68bfa0_0, 0;
    %load/vec4 v0x7fd8bf68c650_0;
    %assign/vec4 v0x7fd8bf68c120_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7fd8bf693fb0;
T_29 ;
    %wait E_0x7fd8bf6941f0;
    %load/vec4 v0x7fd8bf6946a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %jmp T_29.5;
T_29.0 ;
    %load/vec4 v0x7fd8bf694260_0;
    %assign/vec4 v0x7fd8bf6945d0_0, 0;
    %jmp T_29.5;
T_29.1 ;
    %load/vec4 v0x7fd8bf694350_0;
    %assign/vec4 v0x7fd8bf6945d0_0, 0;
    %jmp T_29.5;
T_29.2 ;
    %load/vec4 v0x7fd8bf694500_0;
    %assign/vec4 v0x7fd8bf6945d0_0, 0;
    %jmp T_29.5;
T_29.3 ;
    %load/vec4 v0x7fd8bf694430_0;
    %assign/vec4 v0x7fd8bf6945d0_0, 0;
    %jmp T_29.5;
T_29.4 ;
    %load/vec4 v0x7fd8bf6945d0_0;
    %assign/vec4 v0x7fd8bf6945d0_0, 0;
    %jmp T_29.5;
T_29.5 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x7fd8bf6560e0;
T_30 ;
    %wait E_0x7fd8bf6807f0;
    %load/vec4 v0x7fd8bf69c370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd8bf694b90_0, 0, 1;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7fd8bf694b90_0;
    %inv;
    %store/vec4 v0x7fd8bf694b90_0, 0, 1;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7fd8bf6560e0;
T_31 ;
    %end;
    .thread T_31;
    .scope S_0x7fd8bf674e40;
T_32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd8bf69d480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd8bf69c940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd8bf657eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd8bf69ca10_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x7fd8bf69d480_0;
    %inv;
    %store/vec4 v0x7fd8bf69d480_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x7fd8bf69d480_0;
    %inv;
    %store/vec4 v0x7fd8bf69d480_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x7fd8bf674e40;
T_33 ;
    %delay 10000, 0;
    %load/vec4 v0x7fd8bf69ca10_0;
    %inv;
    %store/vec4 v0x7fd8bf69ca10_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7fd8bf674e40;
T_34 ;
    %delay 45000, 0;
    %load/vec4 v0x7fd8bf657eb0_0;
    %inv;
    %store/vec4 v0x7fd8bf657eb0_0, 0, 1;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7fd8bf674e40;
T_35 ;
    %delay 1000000, 0;
    %load/vec4 v0x7fd8bf69c940_0;
    %inv;
    %store/vec4 v0x7fd8bf69c940_0, 0, 1;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7fd8bf674e40;
T_36 ;
    %delay 20000000, 0;
    %vpi_call 2 65 "$finish" {0 0 0};
    %end;
    .thread T_36;
# The file index is used to find the file name in the following table.
:file_names 30;
    "N/A";
    "<interactive>";
    "CPU_tb.v";
    "./CPU.v";
    "./ALU.v";
    "./ALU_A_Mux.v";
    "./ALU_B_Mux.v";
    "./EXE_MEM.v";
    "./Extender.v";
    "./Forward.v";
    "./ID_EXE.v";
    "./IF_ID.v";
    "./Im_Mux.v";
    "./Jump_Add.v";
    "./Jump_Control.v";
    "./Jump_Data_Mux.v";
    "./Jump_En_Mux.v";
    "./Control.v";
    "./MEM_WB.v";
    "./Pause_Control.v";
    "./PC.v";
    "./PC_Adder.v";
    "./PC_Jump_Mux.v";
    "./sram.v";
    "./RAM_Data_Mux.v";
    "./RAM_SIM1.v";
    "./RAM_SIM2.v";
    "./REG_File.v";
    "./WB_Addr_Mux.v";
    "./WB_Data_Mux.v";
