#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Mar 15 14:08:16 2018
# Process ID: 10552
# Log file: C:/Users/Lauro/Desktop/CECS-461/Lab_2/project_2/vivado.log
# Journal file: C:/Users/Lauro/Desktop/CECS-461/Lab_2/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Lauro/Desktop/CECS-461/Lab_2/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 762.879 ; gain = 186.055
save_project_as project_3 C:/Users/Lauro/Desktop/CECS-461/Lab_3/project_3 -force
save_project_as: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 771.301 ; gain = 0.000
open_bd_design {C:/Users/Lauro/Desktop/CECS-461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - switches
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - buttons
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/Lauro/Desktop/CECS-461/Lab_3/project_3/project_3.srcs/sources_1/bd/system/system.bd>
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 15 14:09:48 2018] Launched impl_1...
Run output will be captured here: C:/Users/Lauro/Desktop/CECS-461/Lab_3/project_3/project_3.runs/impl_1/runme.log
file copy -force C:/Users/Lauro/Desktop/CECS-461/Lab_3/project_3/project_3.runs/impl_1/system_wrapper.sysdef C:/Users/Lauro/Desktop/CECS-461/Lab_3/project_3/project_3.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/Lauro/Desktop/CECS-461/Lab_3/project_3/project_3.sdk -hwspec C:/Users/Lauro/Desktop/CECS-461/Lab_3/project_3/project_3.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Lauro/Desktop/CECS-461/Lab_3/project_3/project_3.sdk -hwspec C:/Users/Lauro/Desktop/CECS-461/Lab_3/project_3/project_3.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_project
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Lauro/Desktop/CECS-461/Lab_3/project_3/project_3.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Lauro/Desktop/CECS-461/Lab_3/project_3/project_3.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Thu Mar 15 14:17:21 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 15 14:17:21 2018...
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 15 14:17:29 2018...
