#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May 22 13:28:55 2025
# Process ID: 31952
# Current directory: C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30532 C:\Users\Oscar\Desktop\TallerDigitales\Lab2\Eje5\Eje5\Eje5.xpr
# Log file: C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5/vivado.log
# Journal file: C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5/Eje5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 948.844 ; gain = 82.742
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5/Eje5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5/Eje5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Banco_Registros.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Banco_Registros
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_mealy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/LFSR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Top_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5/Eje5.sim/sim_1/behav/xsim'
"xelab -wto eabd31bd93f9420790569f7ce51922da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_TB_behav xil_defaultlib.Top_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto eabd31bd93f9420790569f7ce51922da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_TB_behav xil_defaultlib.Top_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Top.sv" Line 1. Module TopFSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/FSM.sv" Line 1. Module fsm_mealy doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Banco_Registros.sv" Line 4. Module Banco_Registros doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/LFSR.sv" Line 3. Module Generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Mux.sv" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/ALU.sv" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fsm_mealy
Compiling module xil_defaultlib.Banco_Registros
Compiling module xil_defaultlib.Generator
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopFSM
Compiling module xil_defaultlib.Top_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5/Eje5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_TB_behav -key {Behavioral:sim_1:Functional:Top_TB} -tclbatch {Top_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Top_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 739.363 ; gain = 25.395
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 739.363 ; gain = 25.395
launch_runs synth_1 -jobs 4
[Thu May 22 13:54:54 2025] Launched synth_1...
Run output will be captured here: C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5/Eje5.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu May 22 13:56:58 2025] Launched synth_1...
Run output will be captured here: C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5/Eje5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu May 22 13:57:41 2025] Launched impl_1...
Run output will be captured here: C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5/Eje5.runs/impl_1/runme.log
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5/Eje5.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1065.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1192.914 ; gain = 417.848
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5/Eje5.sim/sim_1/synth/func/xsim/Top_TB_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5/Eje5.sim/sim_1/synth/func/xsim/Top_TB_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'Top_TB' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5/Eje5.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj Top_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5/Eje5.sim/sim_1/synth/func/xsim/Top_TB_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Banco_Registros
INFO: [VRFC 10-311] analyzing module TopFSM
INFO: [VRFC 10-311] analyzing module fsm_mealy
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Top_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5/Eje5.sim/sim_1/synth/func/xsim'
"xelab -wto eabd31bd93f9420790569f7ce51922da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Top_TB_func_synth xil_defaultlib.Top_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto eabd31bd93f9420790569f7ce51922da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Top_TB_func_synth xil_defaultlib.Top_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.Banco_Registros
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.fsm_mealy
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.TopFSM
Compiling module xil_defaultlib.Top_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_TB_func_synth

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5/Eje5.sim/sim_1/synth/func/xsim/xsim.dir/Top_TB_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 22 13:59:28 2025...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1229.902 ; gain = 21.574
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5/Eje5.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_TB_func_synth -key {Post-Synthesis:sim_1:Functional:Top_TB} -tclbatch {Top_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Top_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_TB_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1663.457 ; gain = 888.391
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5/Eje5.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5/Eje5.sim/sim_1/synth/timing/xsim/Top_TB_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5/Eje5.sim/sim_1/synth/timing/xsim/Top_TB_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5/Eje5.sim/sim_1/synth/timing/xsim/Top_TB_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5/Eje5.sim/sim_1/synth/timing/xsim/Top_TB_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'Top_TB' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5/Eje5.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj Top_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5/Eje5.sim/sim_1/synth/timing/xsim/Top_TB_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Banco_Registros
INFO: [VRFC 10-311] analyzing module TopFSM
INFO: [VRFC 10-311] analyzing module fsm_mealy
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Top_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5/Eje5.sim/sim_1/synth/timing/xsim'
"xelab -wto eabd31bd93f9420790569f7ce51922da --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Top_TB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Top_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto eabd31bd93f9420790569f7ce51922da --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Top_TB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Top_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Top_TB_time_synth.sdf", for root module "Top_TB/Top1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Top_TB_time_synth.sdf", for root module "Top_TB/Top1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.ALU
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.Banco_Registros
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.fsm_mealy
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.TopFSM
Compiling module xil_defaultlib.Top_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_TB_time_synth

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5/Eje5.sim/sim_1/synth/timing/xsim/xsim.dir/Top_TB_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 22 14:01:23 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1682.746 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Oscar/Desktop/TallerDigitales/Lab2/Eje5/Eje5/Eje5.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_TB_time_synth -key {Post-Synthesis:sim_1:Timing:Top_TB} -tclbatch {Top_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Top_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_TB_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1682.746 ; gain = 19.289
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 22 14:10:02 2025...
