
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003571                       # Number of seconds simulated
sim_ticks                                  3571441953                       # Number of ticks simulated
final_tick                               533135821890                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  60422                       # Simulator instruction rate (inst/s)
host_op_rate                                    76513                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 106566                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887592                       # Number of bytes of host memory used
host_seconds                                 33513.78                       # Real time elapsed on the host
sim_insts                                  2024962494                       # Number of instructions simulated
sim_ops                                    2564245188                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       287360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       325120                       # Number of bytes read from this memory
system.physmem.bytes_read::total               615552                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       139008                       # Number of bytes written to this memory
system.physmem.bytes_written::total            139008                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2245                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2540                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4809                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1086                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1086                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       394239                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     80460499                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       465918                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     91033259                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               172353914                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       394239                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       465918                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             860157                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          38922094                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               38922094                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          38922094                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       394239                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     80460499                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       465918                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     91033259                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              211276008                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8564610                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3103685                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2548264                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       203499                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1308587                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204648                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          315179                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8922                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3211300                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17081890                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3103685                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1519827                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3665453                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1088477                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        680265                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1569985                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80213                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8438702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.486825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.335592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4773249     56.56%     56.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366242      4.34%     60.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          319098      3.78%     64.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          344544      4.08%     68.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          297157      3.52%     72.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          156952      1.86%     74.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          103047      1.22%     75.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          271471      3.22%     78.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1806942     21.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8438702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362385                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.994474                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3377415                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       639412                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3486435                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        54585                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        880846                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506411                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          922                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20248538                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6281                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        880846                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3545992                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         287145                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        81350                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3368760                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       274601                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19559016                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1543                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        168996                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77057                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           64                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27166380                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91210212                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91210212                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10359393                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3372                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1775                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           739059                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1937823                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1008754                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26240                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       391006                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18428346                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3372                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14791385                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28379                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6132580                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18766334                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          176                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8438702                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.752803                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.903615                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3004885     35.61%     35.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1769121     20.96%     56.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1233437     14.62%     71.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       769415      9.12%     80.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       741036      8.78%     89.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       444067      5.26%     94.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338891      4.02%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        73480      0.87%     99.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        64370      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8438702                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108073     69.64%     69.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20943     13.50%     83.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26167     16.86%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12158009     82.20%     82.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       201531      1.36%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1587240     10.73%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       843008      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14791385                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.727035                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             155188                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010492                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38205037                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24564429                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14375997                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14946573                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        27178                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       708620                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228854                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           67                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        880846                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         205428                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16401                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18431718                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        34118                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1937823                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1008754                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1774                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11791                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          791                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          133                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       123874                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114250                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238124                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14534407                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1491205                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       256976                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2312558                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2058745                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            821353                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.697031                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14390788                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14375997                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9376132                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26154710                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.678535                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358487                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6192759                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205869                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7557856                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.619418                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.168848                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3031612     40.11%     40.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2040153     26.99%     67.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       835208     11.05%     78.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       427901      5.66%     83.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       370369      4.90%     88.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       183615      2.43%     91.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       202473      2.68%     93.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101534      1.34%     95.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       364991      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7557856                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       364991                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25624951                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37745966                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4355                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 125908                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.856461                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.856461                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.167595                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.167595                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65648060                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19716857                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19006831                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8564610                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3087142                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2509177                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       212297                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1276076                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1198142                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          324470                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9099                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3093732                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17110676                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3087142                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1522612                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3759294                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1133825                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        646669                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1514794                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        90928                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8416639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.511414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4657345     55.33%     55.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          330476      3.93%     59.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          265945      3.16%     62.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          646501      7.68%     70.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          173958      2.07%     72.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          226402      2.69%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          164377      1.95%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           91386      1.09%     77.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1860249     22.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8416639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360453                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.997835                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3238104                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       628104                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3613274                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        24801                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        912347                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       526870                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4642                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20442713                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10737                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        912347                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3476734                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         143333                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       134612                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3393747                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       355858                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19714307                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3403                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        146492                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       110975                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          594                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27604853                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92016901                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92016901                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16881206                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10723591                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4035                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2267                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           977437                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1838034                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       936095                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14806                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       287336                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18633432                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3866                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14787539                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30190                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6459761                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19728955                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          594                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8416639                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.756941                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.888171                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2939811     34.93%     34.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1811259     21.52%     56.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1174095     13.95%     70.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       875207     10.40%     80.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       755256      8.97%     89.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       390128      4.64%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       336654      4.00%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62951      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        71278      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8416639                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86748     71.06%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17692     14.49%     85.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17643     14.45%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12320460     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       209959      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1635      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1467993      9.93%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       787492      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14787539                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.726586                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             122083                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008256                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38143985                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25097123                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14407356                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14909622                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        55124                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       727084                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          287                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       241274                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        912347                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          62030                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8422                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18637300                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        40835                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1838034                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       936095                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2230                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7498                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125620                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120384                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       246004                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14550051                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1376718                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       237483                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2143282                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2052620                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            766564                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.698857                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14417067                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14407356                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9382915                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26494980                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.682196                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354139                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9889354                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12145083                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6492301                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3272                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       212289                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7504292                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.618418                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.138556                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2932734     39.08%     39.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2073503     27.63%     66.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       842783     11.23%     77.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       473840      6.31%     84.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       386845      5.15%     89.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       157322      2.10%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       186807      2.49%     94.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94002      1.25%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       356456      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7504292                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9889354                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12145083                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1805763                       # Number of memory references committed
system.switch_cpus1.commit.loads              1110945                       # Number of loads committed
system.switch_cpus1.commit.membars               1636                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1744893                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10943277                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       247258                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       356456                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25785220                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38187785                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4596                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 147971                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9889354                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12145083                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9889354                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.866043                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.866043                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.154677                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.154677                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65448953                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19916105                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18871320                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3272                       # number of misc regfile writes
system.l2.replacements                           4809                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           679222                       # Total number of references to valid blocks.
system.l2.sampled_refs                          13001                       # Sample count of references to valid blocks.
system.l2.avg_refs                          52.243827                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            20.359950                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.423709                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1094.800873                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.344332                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1131.906294                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3324.363468                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2598.801375                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.002485                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001272                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.133643                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001385                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.138172                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.405806                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.317236                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         7579                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4771                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12350                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2841                       # number of Writeback hits
system.l2.Writeback_hits::total                  2841                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         7579                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4771                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12350                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         7579                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4771                       # number of overall hits
system.l2.overall_hits::total                   12350                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2245                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2540                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4809                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2245                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2540                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4809                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2245                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2540                       # number of overall misses
system.l2.overall_misses::total                  4809                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       429100                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    107267802                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       596504                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    114466617                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       222760023                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       429100                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    107267802                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       596504                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    114466617                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        222760023                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       429100                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    107267802                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       596504                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    114466617                       # number of overall miss cycles
system.l2.overall_miss_latency::total       222760023                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9824                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7311                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               17159                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2841                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2841                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9824                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7311                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                17159                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9824                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7311                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               17159                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.228522                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.347422                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.280261                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.228522                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.347422                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.280261                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.228522                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.347422                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.280261                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 39009.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47780.758129                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45884.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45065.597244                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46321.485340                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 39009.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47780.758129                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45884.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45065.597244                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46321.485340                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 39009.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47780.758129                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45884.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45065.597244                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46321.485340                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1086                       # number of writebacks
system.l2.writebacks::total                      1086                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2245                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2540                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4809                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2245                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2540                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4809                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2245                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2540                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4809                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       366830                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     94369196                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       521909                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     99810476                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    195068411                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       366830                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     94369196                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       521909                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     99810476                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    195068411                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       366830                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     94369196                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       521909                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     99810476                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    195068411                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.228522                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.347422                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.280261                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.228522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.347422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.280261                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.228522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.347422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.280261                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 33348.181818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42035.276615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40146.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39295.462992                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40563.196299                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 33348.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42035.276615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40146.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39295.462992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40563.196299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 33348.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42035.276615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40146.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39295.462992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40563.196299                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.965208                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001577635                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817745.254083                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.965208                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017572                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882957                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1569974                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1569974                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1569974                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1569974                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1569974                       # number of overall hits
system.cpu0.icache.overall_hits::total        1569974                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       480470                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       480470                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       480470                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       480470                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       480470                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       480470                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1569985                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1569985                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1569985                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1569985                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1569985                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1569985                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 43679.090909                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 43679.090909                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 43679.090909                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 43679.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 43679.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 43679.090909                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       441440                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       441440                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       441440                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       441440                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       441440                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       441440                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40130.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 40130.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 40130.909091                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 40130.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 40130.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 40130.909091                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9824                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174474426                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10080                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17308.970833                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.963458                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.036542                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898295                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101705                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1172638                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1172638                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776682                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776682                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1686                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1686                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1949320                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1949320                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1949320                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1949320                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37689                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37689                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           10                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37699                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37699                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37699                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37699                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1103686381                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1103686381                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       333287                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       333287                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1104019668                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1104019668                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1104019668                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1104019668                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1210327                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1210327                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1987019                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1987019                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1987019                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1987019                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031140                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031140                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018973                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018973                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018973                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018973                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29284.045239                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29284.045239                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 33328.700000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33328.700000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29285.118120                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29285.118120                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29285.118120                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29285.118120                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1556                       # number of writebacks
system.cpu0.dcache.writebacks::total             1556                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27865                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27865                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27875                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27875                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27875                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27875                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9824                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9824                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9824                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9824                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9824                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9824                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    171666399                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    171666399                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    171666399                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    171666399                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    171666399                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    171666399                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004944                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004944                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004944                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004944                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17474.185566                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17474.185566                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17474.185566                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17474.185566                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17474.185566                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17474.185566                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.970735                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006595533                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2029426.477823                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.970735                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020786                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794825                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1514778                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1514778                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1514778                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1514778                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1514778                       # number of overall hits
system.cpu1.icache.overall_hits::total        1514778                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       784207                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       784207                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       784207                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       784207                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       784207                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       784207                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1514794                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1514794                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1514794                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1514794                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1514794                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1514794                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 49012.937500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49012.937500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 49012.937500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49012.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 49012.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49012.937500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       628069                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       628069                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       628069                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       628069                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       628069                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       628069                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        48313                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        48313                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst        48313                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        48313                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst        48313                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        48313                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7311                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165474798                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7567                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21867.952689                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.998913                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.001087                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.878902                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.121098                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1045920                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1045920                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       691547                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        691547                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2135                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2135                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1636                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1636                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1737467                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1737467                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1737467                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1737467                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15740                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15740                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15740                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15740                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15740                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15740                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    533709088                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    533709088                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    533709088                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    533709088                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    533709088                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    533709088                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1061660                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1061660                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       691547                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       691547                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1636                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1636                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1753207                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1753207                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1753207                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1753207                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014826                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014826                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008978                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008978                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008978                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008978                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33907.820076                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33907.820076                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33907.820076                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33907.820076                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33907.820076                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33907.820076                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1285                       # number of writebacks
system.cpu1.dcache.writebacks::total             1285                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8429                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8429                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8429                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8429                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8429                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8429                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7311                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7311                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7311                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7311                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7311                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7311                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    158356842                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    158356842                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    158356842                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    158356842                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    158356842                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    158356842                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006886                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006886                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004170                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004170                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004170                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004170                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21660.079606                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21660.079606                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21660.079606                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21660.079606                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21660.079606                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21660.079606                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
