// Seed: 1960260478
module module_0 (
    input tri id_0,
    input tri id_1,
    output uwire id_2,
    input tri id_3,
    input tri1 id_4,
    input uwire id_5,
    input supply0 id_6,
    input tri0 id_7,
    input supply1 id_8,
    output wor id_9,
    output tri id_10,
    output supply1 id_11,
    output uwire id_12
);
  always_comb id_12 = id_1;
  tri0 id_14;
  assign id_14 = id_1;
  assign id_2  = 1'b0;
  wire id_15;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1
    , id_7,
    input wand id_2,
    input wand id_3,
    output supply0 id_4,
    input logic id_5
);
  initial id_7 <= (1);
  wire id_8;
  wire id_9;
  wire id_10;
  module_0(
      id_1, id_2, id_4, id_1, id_1, id_2, id_1, id_1, id_1, id_4, id_0, id_0, id_0
  );
  assign id_7.id_5 = 1;
  wire id_11;
endmodule
