
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2.2 (64-bit)
  **** SW Build 6049644 on Mar  5 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Thu Apr  3 18:51:09 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/software/xilinx/Vitis/2024.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'aganesh83' on host 'ece-linlabsrv01.ece.gatech.edu' (Linux_x86_64 version 4.18.0-553.44.1.el8_10.x86_64) on Thu Apr 03 18:51:11 EDT 2025
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.10 (Ootpa)"
INFO: [HLS 200-10] In directory '/nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'dataset_hls_ip_export.tcl'
INFO: [HLS 200-1510] Running: source dataset_hls_ip_export.tcl
INFO: [HLS 200-1510] Running: open_project project_1 
INFO: [HLS 200-10] Opening project '/nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1'.
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -vivado_impl_strategy=Flow_Quick
INFO: [HLS 200-1464] Running solution command: config_export -vivado_synth_strategy=Flow_RuntimeOptimized
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: config_export -vivado_impl_strategy Flow_Quick -vivado_synth_strategy Flow_RuntimeOptimized 
INFO: [HLS 200-1510] Running: export_design -flow impl -format ip_catalog -rtl verilog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: /tools/software/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2.2 (64-bit)
  **** SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Thu Apr  3 18:54:14 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/solution1_data.json outdir=/nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/ip srcdir=/nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/ip/misc
INFO: Copied 76 verilog file(s) to /nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/ip/hdl/verilog
INFO: Copied 66 vhdl file(s) to /nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/ip/drivers
ipx::create_core: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1787.516 ; gain = 82.875 ; free physical = 50718 ; free virtual = 196262
INFO: Import ports from HDL: /nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/ip/hdl/vhdl/compute_attention_HLS.vhd (compute_attention_HLS)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.2/data/ip'.
INFO: Add axi4full interface m_axi_mem1
INFO: Add axi4full interface m_axi_mem2
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/ip/component.xml
INFO: Created IP archive /nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/ip/xilinx_com_hls_compute_attention_HLS_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Thu Apr  3 18:54:48 2025...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
WARNING: /tools/software/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2.2 (64-bit)
  **** SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Thu Apr  3 18:55:01 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module compute_attention_HLS
## set language verilog
## set family zynquplus
## set device xczu3eg
## set package -sbva484
## set speed -1-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set other_clks_freq_hz {}
# set ip_vlnv xilinx.com:hls:compute_attention_HLS:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {STRATEGY Flow_RuntimeOptimized}
# set has_impl 1
# set impl_props {STRATEGY Flow_Quick}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project project_1
# dict set report_options hls_solution solution1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "compute_attention_HLS"
# dict set report_options funcmodules {compute_attention_HLS_entry_proc compute_attention_HLS_read_data_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_93_2 compute_attention_HLS_read_data_Pipeline_VITIS_LOOP_102_4_VITIS_LOOP_103_5 compute_attention_HLS_read_data_Pipeline_VITIS_LOOP_114_7_VITIS_LOOP_115_8 compute_attention_HLS_read_data compute_attention_HLS_compute_attention_matrix_stream_Pipeline_VITIS_LOOP_133_3 compute_attention_HLS_compute_attention_matrix_stream compute_attention_HLS_softmax_stream_Pipeline_VITIS_LOOP_153_1 compute_attention_HLS_softmax_stream_Pipeline_VITIS_LOOP_160_2 compute_attention_HLS_softmax_stream_Pipeline_VITIS_LOOP_166_3 compute_attention_HLS_softmax_stream compute_attention_HLS_dataflow_in_loop_VITIS_LOOP_247_2_Block_newFuncRoot_proc24 compute_attention_HLS_dataflow_in_loop_VITIS_LOOP_247_2 compute_attention_HLS_dataflow_parent_loop_proc compute_attention_HLS_VITIS_LOOP_246_1_proc compute_attention_HLS_compute_output_stream_Pipeline_VITIS_LOOP_181_3 compute_attention_HLS_compute_output_stream compute_attention_HLS_write_data}
# dict set report_options bindmodules {compute_attention_HLS_mac_muladd_7ns_3ns_7ns_9_4_1 compute_attention_HLS_flow_control_loop_pipe_sequential_init compute_attention_HLS_mac_muladd_4ns_3ns_4ns_6_4_1 compute_attention_HLS_mul_16s_16s_30_1_1 compute_attention_HLS_mac_muladd_16s_16s_30s_30_4_1 compute_attention_HLS_compute_attention_matrix_stream_row_RAM_AUTO_1R1W compute_attention_HLS_mul_31s_27s_53_1_1 compute_attention_HLS_softmax_stream_Pipeline_VITIS_LOOP_160_2_p_ZL7exp_lut_0_ROM_AUTO_1R compute_attention_HLS_softmax_stream_Pipeline_VITIS_LOOP_160_2_p_ZL7exp_lut_1_ROM_AUTO_1R compute_attention_HLS_sdiv_40ns_32s_16_44_1 compute_attention_HLS_softmax_stream_row_RAM_AUTO_1R1W compute_attention_HLS_mul_16s_16s_27_1_1 compute_attention_HLS_mac_muladd_16s_16s_27s_27_4_1 compute_attention_HLS_mac_muladd_16s_16s_27ns_27_4_1 compute_attention_HLS_flow_control_loop_pipe compute_attention_HLS_p_ZZ21compute_attention_HLSPA100_A128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_bkb_memcore compute_attention_HLS_p_ZZ21compute_attention_HLSPA100_A128_8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_bkb compute_attention_HLS_compute_attention_HLS_ap_fixed_100_128_ap_fixed_100_128_ap_fixed_7_RAM_AUTO_1ejP_memcore compute_attention_HLS_compute_attention_HLS_ap_fixed_100_128_ap_fixed_100_128_ap_fixed_7_RAM_AUTO_1ejP compute_attention_HLS_compute_attention_HLS_ap_fixed_100_128_ap_fixed_100_128_ap_fixed_15_RAM_AUTO_erQ_memcore compute_attention_HLS_compute_attention_HLS_ap_fixed_100_128_ap_fixed_100_128_ap_fixed_15_RAM_AUTO_erQ compute_attention_HLS_fifo_w64_d6_S compute_attention_HLS_fifo_w1600_d32_A compute_attention_HLS_start_for_VITIS_LOOP_246_1_proc_U0 compute_attention_HLS_mem1_m_axi compute_attention_HLS_mem2_m_axi compute_attention_HLS_control_s_axi}
# dict set report_options max_module_depth 11
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1744.664 ; gain = 44.867 ; free physical = 51033 ; free virtual = 196334
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.2/data/ip'.
# create_bd_design bd_0
Wrote  : </nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { $target_clk_freq_hz ne "" } { 
#   foreach bd_clk_port $bd_clk_ports {
#     # Remove "_0" suffix from BD ports & interfaces so they match IP ports 
#     set clk_name [regsub {_0$} [get_property name $bd_clk_port] {}]
#     set port_freq_hz $target_clk_freq_hz
#     if { [dict exists $other_clks_freq_hz $clk_name] } {
#         set port_freq_hz [dict get $other_clks_freq_hz $clk_name]
#     }
#     set_property CONFIG.FREQ_HZ $port_freq_hz $bd_clk_port
#   }
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_mem1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_mem2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem2' at <0x44A0_0000 [ 64K ]>.
Wrote  : </nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1981.000 ; gain = 88.043 ; free physical = 52350 ; free virtual = 197664
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2025-04-03 18:55:33 EDT
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Apr  3 18:55:33 2025] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Apr  3 18:55:33 2025] Launched synth_1...
Run output will be captured here: /nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/project.runs/synth_1/runme.log
[Thu Apr  3 18:55:33 2025] Waiting for synth_1 to finish...
WARNING: /tools/software/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl

WARNING: /tools/software/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2.2 (64-bit)
  **** SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Thu Apr  3 19:01:10 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1742.910 ; gain = 122.891 ; free physical = 51991 ; free virtual = 197578
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1107472
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2824.277 ; gain = 122.688 ; free physical = 50749 ; free virtual = 196367
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-1098522-ece-linlabsrv01.ece.gatech.edu/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-1098522-ece-linlabsrv01.ece.gatech.edu/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2902.246 ; gain = 200.656 ; free physical = 50617 ; free virtual = 196240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2911.152 ; gain = 209.562 ; free physical = 50611 ; free virtual = 196234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2911.152 ; gain = 209.562 ; free physical = 50611 ; free virtual = 196234
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2911.152 ; gain = 0.000 ; free physical = 50612 ; free virtual = 196235
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/compute_attention_HLS.xdc]
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2960.078 ; gain = 0.000 ; free physical = 50569 ; free virtual = 196239
Finished Parsing XDC File [/nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/compute_attention_HLS.xdc]
Parsing XDC File [/nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2960.078 ; gain = 0.000 ; free physical = 50568 ; free virtual = 196238
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2960.078 ; gain = 0.000 ; free physical = 50570 ; free virtual = 196240
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2960.078 ; gain = 258.488 ; free physical = 50539 ; free virtual = 196213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2968.082 ; gain = 266.492 ; free physical = 50529 ; free virtual = 196203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2968.082 ; gain = 266.492 ; free physical = 50528 ; free virtual = 196202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2968.082 ; gain = 266.492 ; free physical = 50562 ; free virtual = 196238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2968.082 ; gain = 266.492 ; free physical = 50549 ; free virtual = 196228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3583.961 ; gain = 882.371 ; free physical = 49942 ; free virtual = 195658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3583.961 ; gain = 882.371 ; free physical = 49940 ; free virtual = 195656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3593.977 ; gain = 892.387 ; free physical = 49935 ; free virtual = 195651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 3755.789 ; gain = 1054.199 ; free physical = 49783 ; free virtual = 195502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 3755.789 ; gain = 1054.199 ; free physical = 49783 ; free virtual = 195502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 3755.789 ; gain = 1054.199 ; free physical = 49783 ; free virtual = 195502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 3755.789 ; gain = 1054.199 ; free physical = 49783 ; free virtual = 195502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 3755.789 ; gain = 1054.199 ; free physical = 49783 ; free virtual = 195502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 3755.789 ; gain = 1054.199 ; free physical = 49783 ; free virtual = 195502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 3755.789 ; gain = 1054.199 ; free physical = 49783 ; free virtual = 195502
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 3755.789 ; gain = 1005.273 ; free physical = 49788 ; free virtual = 195507
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 3755.789 ; gain = 1054.199 ; free physical = 49788 ; free virtual = 195507
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3755.789 ; gain = 0.000 ; free physical = 49786 ; free virtual = 195505
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3755.789 ; gain = 0.000 ; free physical = 49937 ; free virtual = 195660
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c30aa4c4
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:59 . Memory (MB): peak = 3755.789 ; gain = 1965.246 ; free physical = 49937 ; free virtual = 195660
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2745.625; main = 2661.342; forked = 273.801
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5147.266; main = 3681.961; forked = 1553.285
INFO: [Common 17-1381] The checkpoint '/nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr  3 19:02:33 2025...
[Thu Apr  3 19:02:44 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:05:51 ; elapsed = 00:07:11 . Memory (MB): peak = 1987.141 ; gain = 0.000 ; free physical = 52354 ; free virtual = 198101
TIMESTAMP: HLS-REPORT: synthesis open_run: 2025-04-03 19:02:44 EDT
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu3eg-sbva484-1-e
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-454] Reading design checkpoint '/nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2813.113 ; gain = 0.000 ; free physical = 51894 ; free virtual = 197608
INFO: [Netlist 29-17] Analyzing 4308 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/compute_attention_HLS.xdc]
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2860.969 ; gain = 15.844 ; free physical = 51411 ; free virtual = 197256
Finished Parsing XDC File [/nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/compute_attention_HLS.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3260.195 ; gain = 0.000 ; free physical = 51029 ; free virtual = 196899
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1685 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 245 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 480 instances
  RAM16X1S => RAM32X1S (RAMS32): 480 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 480 instances

open_run: Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 3260.195 ; gain = 1273.055 ; free physical = 51033 ; free virtual = 196902
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2025-04-03 19:03:25 EDT
INFO: HLS-REPORT: Running report: report_utilization -file ./report/compute_attention_HLS_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 11 -file ./report/compute_attention_HLS_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/compute_attention_HLS_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:45 ; elapsed = 00:00:42 . Memory (MB): peak = 4726.926 ; gain = 1459.730 ; free physical = 50087 ; free virtual = 195921
INFO: HLS-REPORT: Running report: report_power -file ./report/compute_attention_HLS_power_synth.rpt -xpe ./compute_attention_HLS_power.xpe
Command: report_power -file ./report/compute_attention_HLS_power_synth.rpt -xpe ./compute_attention_HLS_power.xpe
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 4902.391 ; gain = 175.465 ; free physical = 49733 ; free virtual = 195578
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/compute_attention_HLS_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/compute_attention_HLS_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/compute_attention_HLS_failfast_synth.rpt
 -I- design metrics completed in 4 seconds
 -I- DONT_TOUCH metric completed in 1 seconds
 -I- MARK_DEBUG metric completed in 2 seconds
 -I- utilization metrics completed in 3 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 11 seconds
 -I- average fanout metrics completed in 19 seconds (0 modules)
 -I- non-FD high fanout nets completed in 6 seconds
 -I- path budgeting metrics completed in 7 seconds
#  +------------------------------------------------------------------------------------------+
#  | Design Summary                                                                           |
#  | design_1                                                                                 |
#  | xczu3eg-sbva484-1-e                                                                      |
#  +-----------------------------------------------------------+-----------+---------+--------+
#  | Criteria                                                  | Guideline | Actual  | Status |
#  +-----------------------------------------------------------+-----------+---------+--------+
#  | LUT                                                       | 70%       | 49.59%  | OK     |
#  | FD                                                        | 50%       | 21.94%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 14.67%  | OK     |
#  | CARRY8                                                    | 25%       | 27.20%  | REVIEW |
#  | MUXF7                                                     | 15%       | 4.58%   | OK     |
#  | DSP                                                       | 80%       | 68.06%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 100.00% | REVIEW |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 84.03%  | REVIEW |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0       | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0       | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0       | OK     |
#  | Control Sets                                              | 1323      | 318     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 1.28    | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0       | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0       | OK     |
#  +-----------------------------------------------------------+-----------+---------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0       | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0       | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0       | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0       | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0       | OK     |
#  +-----------------------------------------------------------+-----------+---------+--------+
#  | Number of paths above max LUT budgeting (0.350ns)         | 0         | 0       | OK     |
#  | Number of paths above max Net budgeting (0.239ns)         | 0         | 0       | OK     |
#  +-----------------------------------------------------------+-----------+---------+--------+
 -I- Generated file /nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/report/compute_attention_HLS_failfast_synth.rpt
 -I- Number of criteria to review: 3
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 53 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2025-04-03 19:05:16 EDT
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2025-04-03 19:05:16 EDT
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2025-04-03 19:05:16 EDT
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2025-04-03 19:05:18 EDT
TIMESTAMP: HLS-REPORT: synth process timing paths: 2025-04-03 19:05:19 EDT
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2025-04-03 19:05:19 EDT
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2025-04-03 19:05:19 EDT
HLS EXTRACTION: synth area_totals:  0 70560 141120 360 432 0 0
HLS EXTRACTION: synth area_current: 0 34988 30967 245 432 0 864 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 70560 LUT 34988 AVAIL_FF 141120 FF 30967 AVAIL_DSP 360 DSP 245 AVAIL_BRAM 432 BRAM 432 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 864 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/report/verilog/compute_attention_HLS_export.rpt


Implementation tool: Xilinx Vivado v.2024.2.2
Project:             project_1
Solution:            solution1
Device target:       xczu3eg-sbva484-1-e
Report date:         Thu Apr 03 19:05:19 EDT 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          34988
FF:           30967
DSP:            245
BRAM:           432
URAM:             0
LATCH:            0
SRL:            864
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      5.077
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2025-04-03 19:05:19 EDT
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.23 . Memory (MB): peak = 6101.797 ; gain = 0.000 ; free physical = 48658 ; free virtual = 194542
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Thu Apr  3 19:05:26 2025] Launched impl_1...
Run output will be captured here: /nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 6101.797 ; gain = 0.000 ; free physical = 48656 ; free virtual = 194530
[Thu Apr  3 19:05:26 2025] Waiting for impl_1 to finish...
WARNING: /tools/software/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace

WARNING: /tools/software/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2.2 (64-bit)
  **** SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Thu Apr  3 19:05:30 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
Netlist sorting complete. Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2663.980 ; gain = 0.000 ; free physical = 47276 ; free virtual = 193153
INFO: [Netlist 29-17] Analyzing 4308 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2671.980 ; gain = 0.000 ; free physical = 47249 ; free virtual = 193127
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3658.062 ; gain = 0.000 ; free physical = 46291 ; free virtual = 192207
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1685 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 245 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 480 instances
  RAM16X1S => RAM32X1S (RAMS32): 480 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 480 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2.2 (64-bit) build 6060944
open_checkpoint: Time (s): cpu = 00:00:52 ; elapsed = 00:00:50 . Memory (MB): peak = 3658.062 ; gain = 1992.402 ; free physical = 46292 ; free virtual = 192209
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.2/data/ip'.
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3833.719 ; gain = 166.750 ; free physical = 46119 ; free virtual = 192035

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: f10e4962

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4015.703 ; gain = 0.000 ; free physical = 45970 ; free virtual = 191878

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: f10e4962

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4015.703 ; gain = 0.000 ; free physical = 45971 ; free virtual = 191878
Phase 1 Initialization | Checksum: f10e4962

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4015.703 ; gain = 0.000 ; free physical = 45972 ; free virtual = 191879

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: f10e4962

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 4030.547 ; gain = 14.844 ; free physical = 45936 ; free virtual = 191844

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: f10e4962

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 4030.547 ; gain = 14.844 ; free physical = 45933 ; free virtual = 191841
Phase 2 Timer Update And Timing Data Collection | Checksum: f10e4962

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 4030.547 ; gain = 14.844 ; free physical = 45933 ; free virtual = 191841

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 18 pins
INFO: [Opt 31-138] Pushed 11 inverter(s) to 2166 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: d02152b0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 4086.574 ; gain = 70.871 ; free physical = 45932 ; free virtual = 191840
Retarget | Checksum: d02152b0
INFO: [Opt 31-389] Phase Retarget created 70 cells and removed 93 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 12c83c89b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 4086.574 ; gain = 70.871 ; free physical = 45936 ; free virtual = 191844
Constant propagation | Checksum: 12c83c89b
INFO: [Opt 31-389] Phase Constant propagation created 2982 cells and removed 8905 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4086.574 ; gain = 0.000 ; free physical = 45930 ; free virtual = 191838
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4086.574 ; gain = 0.000 ; free physical = 45931 ; free virtual = 191838
Phase 5 Sweep | Checksum: 1b8b98359

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 4086.574 ; gain = 70.871 ; free physical = 45938 ; free virtual = 191845
Sweep | Checksum: 1b8b98359
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 52 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1b8b98359

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 4118.590 ; gain = 102.887 ; free physical = 45936 ; free virtual = 191844
BUFG optimization | Checksum: 1b8b98359
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b8b98359

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 4118.590 ; gain = 102.887 ; free physical = 45936 ; free virtual = 191844
Shift Register Optimization | Checksum: 1b8b98359
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b8b98359

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 4118.590 ; gain = 102.887 ; free physical = 45938 ; free virtual = 191846
Post Processing Netlist | Checksum: 1b8b98359
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 7c888a8f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 4118.590 ; gain = 102.887 ; free physical = 45918 ; free virtual = 191825

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4118.590 ; gain = 0.000 ; free physical = 45938 ; free virtual = 191846
Phase 9.2 Verifying Netlist Connectivity | Checksum: 7c888a8f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 4118.590 ; gain = 102.887 ; free physical = 45938 ; free virtual = 191846
Phase 9 Finalization | Checksum: 7c888a8f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 4118.590 ; gain = 102.887 ; free physical = 45938 ; free virtual = 191846
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              70  |              93  |                                              0  |
|  Constant propagation         |            2982  |            8905  |                                              0  |
|  Sweep                        |               0  |              52  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 7c888a8f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 4118.590 ; gain = 102.887 ; free physical = 45938 ; free virtual = 191846

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4118.590 ; gain = 0.000 ; free physical = 45936 ; free virtual = 191844
Ending Netlist Obfuscation Task | Checksum: 7c888a8f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4118.590 ; gain = 0.000 ; free physical = 45936 ; free virtual = 191844
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 4118.590 ; gain = 457.559 ; free physical = 45936 ; free virtual = 191844
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4177.895 ; gain = 6.492 ; free physical = 45806 ; free virtual = 191739
INFO: [Common 17-1381] The checkpoint '/nethome/aganesh83/FPGA_ECE8893/2025_Spring/HLSFactory/hlsfactory/hls_dataset_sources/class_ece8893_spring_2025/arati_ganesh_ece8893_spring25_lab2/project_1/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:46 ; elapsed = 00:00:12 . Memory (MB): peak = 4177.895 ; gain = 59.305 ; free physical = 45820 ; free virtual = 191746
Command: place_design -directive Quick
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'Quick' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4310.809 ; gain = 0.000 ; free physical = 45700 ; free virtual = 191625
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 78d4dcb8

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4310.809 ; gain = 0.000 ; free physical = 45701 ; free virtual = 191626
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4310.809 ; gain = 0.000 ; free physical = 45701 ; free virtual = 191626

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 92fb0b10

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4310.809 ; gain = 0.000 ; free physical = 45706 ; free virtual = 191632

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 9d6e9d66

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 4342.824 ; gain = 32.016 ; free physical = 45689 ; free virtual = 191615

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9d6e9d66

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 4342.824 ; gain = 32.016 ; free physical = 45712 ; free virtual = 191637
Phase 1 Placer Initialization | Checksum: 9d6e9d66

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 4342.824 ; gain = 32.016 ; free physical = 45716 ; free virtual = 191641

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: b8aaaecb

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 4342.824 ; gain = 32.016 ; free physical = 45731 ; free virtual = 191656

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3164] Check ILP status : ILP-based clock placer is skipped.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: b8aaaecb

Time (s): cpu = 00:01:05 ; elapsed = 00:00:32 . Memory (MB): peak = 4342.824 ; gain = 32.016 ; free physical = 45734 ; free virtual = 191658

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: c09455f8

Time (s): cpu = 00:01:05 ; elapsed = 00:00:32 . Memory (MB): peak = 4342.824 ; gain = 32.016 ; free physical = 45732 ; free virtual = 191657

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: c09455f8

Time (s): cpu = 00:01:25 ; elapsed = 00:00:38 . Memory (MB): peak = 4910.789 ; gain = 599.980 ; free physical = 45104 ; free virtual = 191029

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 167afc6e6

Time (s): cpu = 00:01:29 ; elapsed = 00:00:42 . Memory (MB): peak = 4910.789 ; gain = 599.980 ; free physical = 45175 ; free virtual = 191100

Phase 2.1.1.6 PBP: Add part constraints
Phase 2.1.1.6 PBP: Add part constraints | Checksum: 167afc6e6

Time (s): cpu = 00:01:29 ; elapsed = 00:00:42 . Memory (MB): peak = 4910.789 ; gain = 599.980 ; free physical = 45177 ; free virtual = 191102
Phase 2.1.1 Partition Driven Placement | Checksum: 167afc6e6

Time (s): cpu = 00:01:29 ; elapsed = 00:00:43 . Memory (MB): peak = 4910.789 ; gain = 599.980 ; free physical = 45177 ; free virtual = 191102
Phase 2.1 Floorplanning | Checksum: 167afc6e6

Time (s): cpu = 00:01:29 ; elapsed = 00:00:43 . Memory (MB): peak = 4910.789 ; gain = 599.980 ; free physical = 45177 ; free virtual = 191102

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 167afc6e6

Time (s): cpu = 00:01:30 ; elapsed = 00:00:43 . Memory (MB): peak = 4910.789 ; gain = 599.980 ; free physical = 45176 ; free virtual = 191101

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 167afc6e6

Time (s): cpu = 00:01:30 ; elapsed = 00:00:43 . Memory (MB): peak = 4910.789 ; gain = 599.980 ; free physical = 45168 ; free virtual = 191093

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1c459d2a6

Time (s): cpu = 00:03:40 ; elapsed = 00:01:29 . Memory (MB): peak = 5053.836 ; gain = 743.027 ; free physical = 44714 ; free virtual = 190593

Phase 2.5 Global Place Phase2
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.5 Global Place Phase2 | Checksum: 1c6950732

Time (s): cpu = 00:04:06 ; elapsed = 00:01:39 . Memory (MB): peak = 5055.836 ; gain = 745.027 ; free physical = 44768 ; free virtual = 190659
Phase 2 Global Placement | Checksum: 1c6950732

Time (s): cpu = 00:04:07 ; elapsed = 00:01:39 . Memory (MB): peak = 5055.836 ; gain = 745.027 ; free physical = 44741 ; free virtual = 190632

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c6950732

Time (s): cpu = 00:04:27 ; elapsed = 00:01:45 . Memory (MB): peak = 5055.836 ; gain = 745.027 ; free physical = 44868 ; free virtual = 190761

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1eb3d3706

Time (s): cpu = 00:04:30 ; elapsed = 00:01:47 . Memory (MB): peak = 5055.836 ; gain = 745.027 ; free physical = 44814 ; free virtual = 190721

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 203afe813

Time (s): cpu = 00:04:50 ; elapsed = 00:01:53 . Memory (MB): peak = 5055.836 ; gain = 745.027 ; free physical = 44646 ; free virtual = 190567

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 20512e465

Time (s): cpu = 00:04:52 ; elapsed = 00:01:55 . Memory (MB): peak = 5055.836 ; gain = 745.027 ; free physical = 44536 ; free virtual = 190457
Phase 3.3.2 Slice Area Swap | Checksum: 20512e465

Time (s): cpu = 00:04:53 ; elapsed = 00:01:55 . Memory (MB): peak = 5055.836 ; gain = 745.027 ; free physical = 44515 ; free virtual = 190436
Phase 3.3 Small Shape DP | Checksum: 1b1821ff0

Time (s): cpu = 00:05:06 ; elapsed = 00:01:59 . Memory (MB): peak = 5055.836 ; gain = 745.027 ; free physical = 44737 ; free virtual = 190664

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1b1821ff0

Time (s): cpu = 00:05:11 ; elapsed = 00:02:03 . Memory (MB): peak = 5055.836 ; gain = 745.027 ; free physical = 44438 ; free virtual = 190364

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 23933991f

Time (s): cpu = 00:05:12 ; elapsed = 00:02:04 . Memory (MB): peak = 5055.836 ; gain = 745.027 ; free physical = 44584 ; free virtual = 190510
Phase 3 Detail Placement | Checksum: 23933991f

Time (s): cpu = 00:05:13 ; elapsed = 00:02:04 . Memory (MB): peak = 5055.836 ; gain = 745.027 ; free physical = 44578 ; free virtual = 190504

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 23933991f

Time (s): cpu = 00:05:34 ; elapsed = 00:02:10 . Memory (MB): peak = 5055.836 ; gain = 745.027 ; free physical = 44708 ; free virtual = 190635

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 23933991f

Time (s): cpu = 00:06:01 ; elapsed = 00:02:21 . Memory (MB): peak = 5055.836 ; gain = 745.027 ; free physical = 44703 ; free virtual = 190630

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 23933991f

Time (s): cpu = 00:06:02 ; elapsed = 00:02:22 . Memory (MB): peak = 5055.836 ; gain = 745.027 ; free physical = 44712 ; free virtual = 190630
Phase 4.3 Placer Reporting | Checksum: 23933991f

Time (s): cpu = 00:06:03 ; elapsed = 00:02:22 . Memory (MB): peak = 5055.836 ; gain = 745.027 ; free physical = 44712 ; free virtual = 190629

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5055.836 ; gain = 0.000 ; free physical = 44707 ; free virtual = 190625

Time (s): cpu = 00:06:03 ; elapsed = 00:02:22 . Memory (MB): peak = 5055.836 ; gain = 745.027 ; free physical = 44707 ; free virtual = 190625
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fce1004d

Time (s): cpu = 00:06:03 ; elapsed = 00:02:23 . Memory (MB): peak = 5055.836 ; gain = 745.027 ; free physical = 44709 ; free virtual = 190626
Ending Placer Task | Checksum: 119dfd3d9

Time (s): cpu = 00:06:04 ; elapsed = 00:02:23 . Memory (MB): peak = 5055.836 ; gain = 745.027 ; free physical = 44709 ; free virtual = 190627
55 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:17 ; elapsed = 00:02:26 . Memory (MB): peak = 5055.836 ; gain = 877.941 ; free physical = 44709 ; free virtual = 190626
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.42 . Memory (MB): peak = 5055.836 ; gain = 0.000 ; free physical = 44684 ; free virtual = 190602
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.54 . Memory (MB): peak = 5055.836 ; gain = 0.000 ; free physical = 44590 ; free virtual = 190508
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.37 . Memory (MB): peak = 5055.836 ; gain = 0.000 ; free physical = 44672 ; free virtual = 190612
WARNING: [Runs 36-520] DcpWriter() - An error happened while closing the dcp.xml writer
ERROR: [Common 17-49] Internal Data Exception: HDDMProto::writeMessage failed

INFO: [Common 17-206] Exiting Vivado at Thu Apr  3 19:09:36 2025...
[Thu Apr  3 19:09:51 2025] impl_1 finished
ERROR: [Vivado 12-13638] Failed runs(s) : 'impl_1'
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:04:25 . Memory (MB): peak = 6101.797 ; gain = 0.000 ; free physical = 48429 ; free virtual = 194348
ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.

    while executing
"wait_on_run impl_1"
    invoked from within
"if { $has_impl } {
  # launch run impl
  if { [llength $impl_props] } {
    set_property -dict $impl_props [get_runs impl_1]
  }
  launch_runs impl_1
..."
    (file "run_vivado.tcl" line 175)
INFO: [Common 17-206] Exiting Vivado at Thu Apr  3 19:09:51 2025...
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:18:46; Allocated memory: 19.504 MB.
command 'ap_source' returned error code
    while executing
"source dataset_hls_ip_export.tcl"
    invoked from within
"hls::main dataset_hls_ip_export.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$newargs"
    (procedure "hls_proc" line 16)
    invoked from within
"hls_proc [info nameofexecutable] $::argv"
INFO: [HLS 200-112] Total CPU user time: 907.87 seconds. Total CPU system time: 74.75 seconds. Total elapsed time: 1134.84 seconds; peak allocated memory: 660.891 MB.
