

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Mon Sep 19 23:26:14 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  67457077|  67539579|  0.225 sec|  0.225 sec|  67457078|  67539580|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+----------+----------+-----------+-----------+----------+----------+----------+
        |                                |                     |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline |
        |            Instance            |        Module       |    min   |    max   |    min    |    max    |    min   |    max   |   Type   |
        +--------------------------------+---------------------+----------+----------+-----------+-----------+----------+----------+----------+
        |grp_kernel0_x1_fu_96            |kernel0_x1           |  65053957|  65053957|  0.217 sec|  0.217 sec|  65011714|  65011714|  dataflow|
        |grp_kernel0_x0_fu_104           |kernel0_x0           |   1908859|   1991361|   6.362 ms|   6.637 ms|   1572936|   1991291|  dataflow|
        |grp_nondf_kernel_2mm_x0_fu_113  |nondf_kernel_2mm_x0  |    470377|    470377|   1.568 ms|   1.568 ms|    470377|    470377|      none|
        |grp_nondf_kernel_2mm_x1_fu_121  |nondf_kernel_2mm_x1  |     23876|     23876|  79.579 us|  79.579 us|     23876|     23876|      none|
        +--------------------------------+---------------------+----------+----------+-----------+-----------+----------+----------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       10|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |      330|  17792|   862446|   497587|   653|
|Memory               |        6|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|     1133|     -|
|Register             |        -|      -|      213|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |      336|  17792|   862659|   498730|   653|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       25|    579|       99|      115|   204|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        6|    144|       24|       28|    51|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------+---------+------+--------+--------+-----+
    |            Instance            |         Module        | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
    +--------------------------------+-----------------------+---------+------+--------+--------+-----+
    |control_s_axi_U                 |control_s_axi          |        0|     0|     246|     424|    0|
    |gmem_A_m_axi_U                  |gmem_A_m_axi           |       30|     0|    1415|    1585|    0|
    |gmem_B_m_axi_U                  |gmem_B_m_axi           |       30|     0|    1415|    1585|    0|
    |gmem_C_m_axi_U                  |gmem_C_m_axi           |       30|     0|    1415|    1585|    0|
    |grp_kernel0_x0_fu_104           |kernel0_x0             |      176|  2048|  352111|  228980|    0|
    |grp_kernel0_x1_fu_96            |kernel0_x1             |       64|    64|  387123|  239213|    0|
    |mul_32s_32s_32_2_1_U4122        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4123        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4124        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4125        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4126        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4127        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4128        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4129        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4130        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4131        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4132        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4133        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4134        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4135        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4136        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4137        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4138        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4139        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4140        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4141        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4142        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4143        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4144        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4145        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4146        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4147        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4148        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4149        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4150        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4151        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4152        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4153        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4154        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4155        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4156        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4157        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4158        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4159        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4160        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4161        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4162        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4163        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4164        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4165        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4166        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4167        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4168        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4169        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4170        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4171        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4172        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4173        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4174        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4175        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4176        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4177        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4178        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4179        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4180        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4181        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4182        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4183        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4184        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_32s_32s_32_2_1_U4185        |mul_32s_32s_32_2_1     |        0|     0|     165|      49|    0|
    |mul_512s_512s_512_5_1_U4090     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4091     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4092     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4093     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4094     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4095     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4096     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4097     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4098     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4099     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4100     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4101     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4102     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4103     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4104     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4105     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4106     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4107     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4108     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4109     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4110     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4111     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4112     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4113     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4114     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4115     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4116     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4117     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4118     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4119     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4120     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |mul_512s_512s_512_5_1_U4121     |mul_512s_512s_512_5_1  |        0|   490|     441|     249|    0|
    |grp_nondf_kernel_2mm_x0_fu_113  |nondf_kernel_2mm_x0    |        0|     0|   86737|    9600|  523|
    |grp_nondf_kernel_2mm_x1_fu_121  |nondf_kernel_2mm_x1    |        0|     0|    7312|    3511|  130|
    +--------------------------------+-----------------------+---------+------+--------+--------+-----+
    |Total                           |                       |      330| 17792|  862446|  497587|  653|
    +--------------------------------+-----------------------+---------+------+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |   Module  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |temp_X0_V_U  |temp_X0_V  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |temp_X1_V_U  |temp_X0_V  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |temp_X2_V_U  |temp_X2_V  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |           |        6|  0|   0|    0|  3072|   96|     3|        98304|
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_kernel0_x0_fu_104_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_kernel0_x0_fu_104_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_kernel0_x1_fu_96_ap_done    |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_kernel0_x1_fu_96_ap_ready   |        or|   0|  0|   2|           1|           1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                   |          |   0|  0|  10|           5|           5|
    +----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  54|         10|    1|         10|
    |ap_done             |   9|          2|    1|          2|
    |gmem_A_ARVALID      |   9|          2|    1|          2|
    |gmem_A_RREADY       |   9|          2|    1|          2|
    |gmem_B_ARVALID      |   9|          2|    1|          2|
    |gmem_B_RREADY       |   9|          2|    1|          2|
    |gmem_C_AWVALID      |   9|          2|    1|          2|
    |gmem_C_BREADY       |   9|          2|    1|          2|
    |gmem_C_WVALID       |   9|          2|    1|          2|
    |grp_fu_142_ce       |   9|          2|    1|          2|
    |grp_fu_146_ce       |   9|          2|    1|          2|
    |grp_fu_150_ce       |   9|          2|    1|          2|
    |grp_fu_154_ce       |   9|          2|    1|          2|
    |grp_fu_158_ce       |   9|          2|    1|          2|
    |grp_fu_162_ce       |   9|          2|    1|          2|
    |grp_fu_166_ce       |   9|          2|    1|          2|
    |grp_fu_170_ce       |   9|          2|    1|          2|
    |grp_fu_174_ce       |   9|          2|    1|          2|
    |grp_fu_178_ce       |   9|          2|    1|          2|
    |grp_fu_182_ce       |   9|          2|    1|          2|
    |grp_fu_186_ce       |   9|          2|    1|          2|
    |grp_fu_190_ce       |   9|          2|    1|          2|
    |grp_fu_194_ce       |   9|          2|    1|          2|
    |grp_fu_198_ce       |   9|          2|    1|          2|
    |grp_fu_202_ce       |   9|          2|    1|          2|
    |grp_fu_206_ce       |   9|          2|    1|          2|
    |grp_fu_210_ce       |   9|          2|    1|          2|
    |grp_fu_214_ce       |   9|          2|    1|          2|
    |grp_fu_218_ce       |   9|          2|    1|          2|
    |grp_fu_222_ce       |   9|          2|    1|          2|
    |grp_fu_226_ce       |   9|          2|    1|          2|
    |grp_fu_230_ce       |   9|          2|    1|          2|
    |grp_fu_234_ce       |   9|          2|    1|          2|
    |grp_fu_238_ce       |   9|          2|    1|          2|
    |grp_fu_242_ce       |   9|          2|    1|          2|
    |grp_fu_246_ce       |   9|          2|    1|          2|
    |grp_fu_250_ce       |   9|          2|    1|          2|
    |grp_fu_254_ce       |   9|          2|    1|          2|
    |grp_fu_258_ce       |   9|          2|    1|          2|
    |grp_fu_262_ce       |   9|          2|    1|          2|
    |grp_fu_266_ce       |   9|          2|    1|          2|
    |grp_fu_270_ce       |  14|          3|    1|          3|
    |grp_fu_270_p0       |   9|          2|   32|         64|
    |grp_fu_270_p1       |   9|          2|   32|         64|
    |grp_fu_274_ce       |   9|          2|    1|          2|
    |grp_fu_278_ce       |   9|          2|    1|          2|
    |grp_fu_282_ce       |   9|          2|    1|          2|
    |grp_fu_286_ce       |   9|          2|    1|          2|
    |grp_fu_290_ce       |   9|          2|    1|          2|
    |grp_fu_294_ce       |   9|          2|    1|          2|
    |grp_fu_298_ce       |   9|          2|    1|          2|
    |grp_fu_302_ce       |   9|          2|    1|          2|
    |grp_fu_306_ce       |   9|          2|    1|          2|
    |grp_fu_310_ce       |   9|          2|    1|          2|
    |grp_fu_314_ce       |   9|          2|    1|          2|
    |grp_fu_318_ce       |   9|          2|    1|          2|
    |grp_fu_322_ce       |   9|          2|    1|          2|
    |grp_fu_326_ce       |   9|          2|    1|          2|
    |grp_fu_330_ce       |   9|          2|    1|          2|
    |grp_fu_334_ce       |   9|          2|    1|          2|
    |grp_fu_338_ce       |   9|          2|    1|          2|
    |grp_fu_342_ce       |   9|          2|    1|          2|
    |grp_fu_346_ce       |   9|          2|    1|          2|
    |grp_fu_350_ce       |   9|          2|    1|          2|
    |grp_fu_354_ce       |   9|          2|    1|          2|
    |grp_fu_358_ce       |   9|          2|    1|          2|
    |grp_fu_362_ce       |   9|          2|    1|          2|
    |grp_fu_366_ce       |   9|          2|    1|          2|
    |grp_fu_370_ce       |   9|          2|    1|          2|
    |grp_fu_374_ce       |   9|          2|    1|          2|
    |grp_fu_378_ce       |   9|          2|    1|          2|
    |grp_fu_382_ce       |   9|          2|    1|          2|
    |grp_fu_386_ce       |   9|          2|    1|          2|
    |grp_fu_390_ce       |   9|          2|    1|          2|
    |grp_fu_394_ce       |   9|          2|    1|          2|
    |grp_fu_398_ce       |   9|          2|    1|          2|
    |grp_fu_402_ce       |   9|          2|    1|          2|
    |grp_fu_406_ce       |   9|          2|    1|          2|
    |grp_fu_410_ce       |   9|          2|    1|          2|
    |grp_fu_414_ce       |   9|          2|    1|          2|
    |grp_fu_418_ce       |   9|          2|    1|          2|
    |grp_fu_422_ce       |   9|          2|    1|          2|
    |grp_fu_426_ce       |   9|          2|    1|          2|
    |grp_fu_430_ce       |   9|          2|    1|          2|
    |grp_fu_434_ce       |   9|          2|    1|          2|
    |grp_fu_438_ce       |   9|          2|    1|          2|
    |grp_fu_442_ce       |   9|          2|    1|          2|
    |grp_fu_446_ce       |   9|          2|    1|          2|
    |grp_fu_450_ce       |   9|          2|    1|          2|
    |grp_fu_454_ce       |   9|          2|    1|          2|
    |grp_fu_458_ce       |   9|          2|    1|          2|
    |grp_fu_462_ce       |   9|          2|    1|          2|
    |grp_fu_466_ce       |   9|          2|    1|          2|
    |grp_fu_470_ce       |   9|          2|    1|          2|
    |grp_fu_474_ce       |   9|          2|    1|          2|
    |grp_fu_478_ce       |   9|          2|    1|          2|
    |grp_fu_482_ce       |   9|          2|    1|          2|
    |grp_fu_486_ce       |   9|          2|    1|          2|
    |grp_fu_490_ce       |   9|          2|    1|          2|
    |grp_fu_494_ce       |   9|          2|    1|          2|
    |grp_fu_498_ce       |   9|          2|    1|          2|
    |grp_fu_502_ce       |   9|          2|    1|          2|
    |grp_fu_506_ce       |   9|          2|    1|          2|
    |grp_fu_510_ce       |   9|          2|    1|          2|
    |grp_fu_514_ce       |   9|          2|    1|          2|
    |grp_fu_518_ce       |   9|          2|    1|          2|
    |grp_fu_522_ce       |   9|          2|    1|          2|
    |temp_X0_V_address0  |  14|          3|   10|         30|
    |temp_X0_V_ce0       |  14|          3|    1|          3|
    |temp_X0_V_we0       |   9|          2|    1|          2|
    |temp_X1_V_address0  |  14|          3|   10|         30|
    |temp_X1_V_ce0       |  14|          3|    1|          3|
    |temp_X1_V_we0       |   9|          2|    1|          2|
    |temp_X2_V_address0  |  14|          3|   10|         30|
    |temp_X2_V_ce0       |  14|          3|    1|          3|
    |temp_X2_V_ce1       |   9|          2|    1|          2|
    |temp_X2_V_we0       |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |1133|        249|  206|        454|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |A_read_reg_137                               |  64|   0|   64|          0|
    |B_read_reg_132                               |  64|   0|   64|          0|
    |C_read_reg_127                               |  64|   0|   64|          0|
    |ap_CS_fsm                                    |   9|   0|    9|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_rst_n_inv                                 |   1|   0|    1|          0|
    |ap_rst_reg_1                                 |   1|   0|    1|          0|
    |ap_rst_reg_2                                 |   1|   0|    1|          0|
    |ap_sync_reg_grp_kernel0_x0_fu_104_ap_done    |   1|   0|    1|          0|
    |ap_sync_reg_grp_kernel0_x0_fu_104_ap_ready   |   1|   0|    1|          0|
    |ap_sync_reg_grp_kernel0_x1_fu_96_ap_done     |   1|   0|    1|          0|
    |ap_sync_reg_grp_kernel0_x1_fu_96_ap_ready    |   1|   0|    1|          0|
    |grp_kernel0_x0_fu_104_ap_start_reg           |   1|   0|    1|          0|
    |grp_kernel0_x1_fu_96_ap_start_reg            |   1|   0|    1|          0|
    |grp_nondf_kernel_2mm_x0_fu_113_ap_start_reg  |   1|   0|    1|          0|
    |grp_nondf_kernel_2mm_x1_fu_121_ap_start_reg  |   1|   0|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 213|   0|  213|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|           top|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|           top|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|           top|  return value|
|m_axi_gmem_A_AWVALID   |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWREADY   |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWADDR    |  out|   64|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWID      |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWLEN     |  out|    8|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWSIZE    |  out|    3|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWBURST   |  out|    2|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWLOCK    |  out|    2|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWCACHE   |  out|    4|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWPROT    |  out|    3|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWQOS     |  out|    4|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWREGION  |  out|    4|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWUSER    |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WVALID    |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WREADY    |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WDATA     |  out|  512|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WSTRB     |  out|   64|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WLAST     |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WID       |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WUSER     |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARVALID   |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARREADY   |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARADDR    |  out|   64|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARID      |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARLEN     |  out|    8|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARSIZE    |  out|    3|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARBURST   |  out|    2|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARLOCK    |  out|    2|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARCACHE   |  out|    4|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARPROT    |  out|    3|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARQOS     |  out|    4|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARREGION  |  out|    4|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARUSER    |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RVALID    |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RREADY    |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RDATA     |   in|  512|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RLAST     |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RID       |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RUSER     |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RRESP     |   in|    2|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BVALID    |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BREADY    |  out|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BRESP     |   in|    2|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BID       |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BUSER     |   in|    1|          m_axi|        gmem_A|       pointer|
|m_axi_gmem_B_AWVALID   |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWREADY   |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWADDR    |  out|   64|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWID      |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWLEN     |  out|    8|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWSIZE    |  out|    3|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWBURST   |  out|    2|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWLOCK    |  out|    2|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWCACHE   |  out|    4|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWPROT    |  out|    3|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWQOS     |  out|    4|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWREGION  |  out|    4|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWUSER    |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WVALID    |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WREADY    |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WDATA     |  out|  512|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WSTRB     |  out|   64|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WLAST     |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WID       |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WUSER     |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARVALID   |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARREADY   |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARADDR    |  out|   64|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARID      |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARLEN     |  out|    8|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARSIZE    |  out|    3|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARBURST   |  out|    2|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARLOCK    |  out|    2|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARCACHE   |  out|    4|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARPROT    |  out|    3|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARQOS     |  out|    4|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARREGION  |  out|    4|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARUSER    |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RVALID    |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RREADY    |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RDATA     |   in|  512|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RLAST     |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RID       |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RUSER     |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RRESP     |   in|    2|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BVALID    |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BREADY    |  out|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BRESP     |   in|    2|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BID       |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BUSER     |   in|    1|          m_axi|        gmem_B|       pointer|
|m_axi_gmem_C_AWVALID   |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWREADY   |   in|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWADDR    |  out|   64|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWID      |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWLEN     |  out|    8|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWSIZE    |  out|    3|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWBURST   |  out|    2|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWLOCK    |  out|    2|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWCACHE   |  out|    4|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWPROT    |  out|    3|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWQOS     |  out|    4|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWREGION  |  out|    4|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWUSER    |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WVALID    |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WREADY    |   in|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WDATA     |  out|  512|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WSTRB     |  out|   64|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WLAST     |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WID       |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WUSER     |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARVALID   |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARREADY   |   in|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARADDR    |  out|   64|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARID      |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARLEN     |  out|    8|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARSIZE    |  out|    3|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARBURST   |  out|    2|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARLOCK    |  out|    2|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARCACHE   |  out|    4|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARPROT    |  out|    3|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARQOS     |  out|    4|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARREGION  |  out|    4|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARUSER    |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RVALID    |   in|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RREADY    |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RDATA     |   in|  512|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RLAST     |   in|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RID       |   in|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RUSER     |   in|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RRESP     |   in|    2|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BVALID    |   in|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BREADY    |  out|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BRESP     |   in|    2|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BID       |   in|    1|          m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BUSER     |   in|    1|          m_axi|        gmem_C|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C"   --->   Operation 10 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B"   --->   Operation 11 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A"   --->   Operation 12 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (1.20ns)   --->   "%temp_X0_V = alloca i64 1" [./dut.cpp:40567]   --->   Operation 13 'alloca' 'temp_X0_V' <Predicate = true> <Delay = 1.20>
ST_1 : Operation 14 [1/1] (1.20ns)   --->   "%temp_X1_V = alloca i64 1" [./dut.cpp:40567]   --->   Operation 14 'alloca' 'temp_X1_V' <Predicate = true> <Delay = 1.20>
ST_1 : Operation 15 [1/1] (1.20ns)   --->   "%temp_X2_V = alloca i64 1" [./dut.cpp:40567]   --->   Operation 15 'alloca' 'temp_X2_V' <Predicate = true> <Delay = 1.20>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 16 [2/2] (2.43ns)   --->   "%call_ln40569 = call void @nondf_kernel_2mm_x0, i512 %gmem_A, i64 %A_read, i32 %temp_X0_V" [./dut.cpp:40569]   --->   Operation 16 'call' 'call_ln40569' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln40569 = call void @nondf_kernel_2mm_x0, i512 %gmem_A, i64 %A_read, i32 %temp_X0_V" [./dut.cpp:40569]   --->   Operation 17 'call' 'call_ln40569' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln40570 = call void @kernel0_x0, i512 %gmem_B, i32 %temp_X0_V, i64 %B_read, i32 %temp_X1_V" [./dut.cpp:40570]   --->   Operation 18 'call' 'call_ln40570' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln40570 = call void @kernel0_x0, i512 %gmem_B, i32 %temp_X0_V, i64 %B_read, i32 %temp_X1_V" [./dut.cpp:40570]   --->   Operation 19 'call' 'call_ln40570' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln40571 = call void @nondf_kernel_2mm_x1, i32 %temp_X1_V, i32 %temp_X2_V" [./dut.cpp:40571]   --->   Operation 20 'call' 'call_ln40571' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln40571 = call void @nondf_kernel_2mm_x1, i32 %temp_X1_V, i32 %temp_X2_V" [./dut.cpp:40571]   --->   Operation 21 'call' 'call_ln40571' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln40572 = call void @kernel0_x1, i512 %gmem_C, i32 %temp_X2_V, i64 %C_read" [./dut.cpp:40572]   --->   Operation 22 'call' 'call_ln40572' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1378"   --->   Operation 23 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_973, i32 0, i32 0, void @empty_503, i32 0, i32 0, void @empty_503, void @empty_503, void @empty_503, i32 0, i32 0, i32 0, i32 0, void @empty_503, void @empty_503"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_A, void @empty_621, i32 0, i32 0, void @empty_503, i32 64, i32 0, void @empty_436, void @empty_626, void @empty_503, i32 16, i32 16, i32 16, i32 16, void @empty_503, void @empty_503"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem_A"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_B, void @empty_621, i32 0, i32 0, void @empty_503, i32 64, i32 0, void @empty_611, void @empty_626, void @empty_503, i32 16, i32 16, i32 16, i32 16, void @empty_503, void @empty_503"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem_B"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_C, void @empty_621, i32 0, i32 0, void @empty_503, i32 64, i32 0, void @empty_565, void @empty_626, void @empty_503, i32 16, i32 16, i32 16, i32 16, void @empty_503, void @empty_503"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem_C"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_479, i32 0, i32 0, void @empty_503, i32 0, i32 0, void @empty_480, void @empty_481, void @empty_503, i32 0, i32 0, i32 0, i32 0, void @empty_503, void @empty_482"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_1236, i32 0, i32 0, void @empty_503, i32 0, i32 0, void @empty_503, void @empty_503, void @empty_503, i32 0, i32 0, i32 0, i32 0, void @empty_503, void @empty_482"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_479, i32 0, i32 0, void @empty_503, i32 0, i32 0, void @empty_480, void @empty_450, void @empty_503, i32 0, i32 0, i32 0, i32 0, void @empty_503, void @empty_482"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_1236, i32 0, i32 0, void @empty_503, i32 0, i32 0, void @empty_503, void @empty_503, void @empty_503, i32 0, i32 0, i32 0, i32 0, void @empty_503, void @empty_482"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_479, i32 0, i32 0, void @empty_503, i32 0, i32 0, void @empty_480, void @empty_905, void @empty_503, i32 0, i32 0, i32 0, i32 0, void @empty_503, void @empty_482"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_1236, i32 0, i32 0, void @empty_503, i32 0, i32 0, void @empty_503, void @empty_503, void @empty_503, i32 0, i32 0, i32 0, i32 0, void @empty_503, void @empty_482"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_479, i32 0, i32 0, void @empty_503, i32 0, i32 0, void @empty_480, void @empty_503, void @empty_503, i32 0, i32 0, i32 0, i32 0, void @empty_503, void @empty_503"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln40572 = call void @kernel0_x1, i512 %gmem_C, i32 %temp_X2_V, i64 %C_read" [./dut.cpp:40572]   --->   Operation 38 'call' 'call_ln40572' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln40573 = ret" [./dut.cpp:40573]   --->   Operation 39 'ret' 'ret_ln40573' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
C_read            (read         ) [ 0011111111]
B_read            (read         ) [ 0011110000]
A_read            (read         ) [ 0011000000]
temp_X0_V         (alloca       ) [ 0011110000]
temp_X1_V         (alloca       ) [ 0011111100]
temp_X2_V         (alloca       ) [ 0011111111]
call_ln40569      (call         ) [ 0000000000]
call_ln40570      (call         ) [ 0000000000]
call_ln40571      (call         ) [ 0000000000]
spectopmodule_ln0 (spectopmodule) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
call_ln40572      (call         ) [ 0000000000]
ret_ln40573       (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem_C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_C"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nondf_kernel_2mm_x0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel0_x0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nondf_kernel_2mm_x1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel0_x1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1378"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_973"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_503"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_621"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_436"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_626"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_611"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_565"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_479"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_480"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_481"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_482"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1236"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_450"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_905"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="temp_X0_V_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_X0_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="temp_X1_V_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_X1_V/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="temp_X2_V_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_X2_V/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="C_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="B_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="A_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_kernel0_x1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="512" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="3" bw="64" slack="7"/>
<pin id="101" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln40572/8 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_kernel0_x0_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="512" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="3" bw="64" slack="3"/>
<pin id="109" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="110" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln40570/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_nondf_kernel_2mm_x0_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="512" slack="0"/>
<pin id="116" dir="0" index="2" bw="64" slack="1"/>
<pin id="117" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln40569/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_nondf_kernel_2mm_x1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln40571/6 "/>
</bind>
</comp>

<comp id="127" class="1005" name="C_read_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="7"/>
<pin id="129" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="C_read "/>
</bind>
</comp>

<comp id="132" class="1005" name="B_read_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="3"/>
<pin id="134" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="B_read "/>
</bind>
</comp>

<comp id="137" class="1005" name="A_read_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="1"/>
<pin id="139" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_read "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="144" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="145" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691/79 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="148" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="149" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_32/88 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="152" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="153" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_33/97 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="156" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="157" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_34/106 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="160" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="161" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_35/115 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="164" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="165" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_36/124 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="168" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="169" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_37/133 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="173" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_38/142 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="176" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="177" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_39/151 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="180" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="181" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_40/160 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="184" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="185" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_41/169 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="188" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="189" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_42/178 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="192" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="193" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_43/187 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="197" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_44/196 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="200" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="201" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_45/205 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="204" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="205" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_46/214 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="208" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="209" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_47/223 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="212" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="213" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_48/232 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="216" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="217" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_49/241 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="220" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="221" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_50/250 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="224" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="225" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_51/259 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="228" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="229" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_52/268 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="232" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="233" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_53/277 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="236" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="237" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_54/286 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="240" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="241" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_55/295 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="244" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="245" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_56/304 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="248" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="249" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_57/313 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="252" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="253" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_58/322 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="256" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="257" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_59/331 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="260" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="261" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_60/340 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="264" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="265" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_61/349 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="268" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="269" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_62/358 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="272" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="273" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln51/371 mul_ln691/12 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="277" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_1/12 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="281" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_2/12 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="284" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="285" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_3/12 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="288" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="289" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_4/12 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="292" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="293" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_5/12 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="296" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="297" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_6/12 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="300" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="301" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_7/12 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="304" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="305" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_8/12 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="308" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="309" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_9/12 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="312" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="313" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_10/12 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="316" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="317" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_11/12 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="320" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="321" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_12/12 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="324" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="325" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_13/12 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="328" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="329" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_14/12 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="332" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="333" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_15/12 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="336" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="337" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_16/12 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="340" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="341" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_17/12 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="344" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="345" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_18/12 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="348" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="349" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_19/12 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="352" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="353" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_20/12 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="356" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="357" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_21/12 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="360" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="361" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_22/12 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="364" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="365" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_23/12 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="368" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="369" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_24/12 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="372" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="373" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_25/12 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="376" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="377" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_26/12 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="380" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="381" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_27/12 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="384" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="385" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_28/12 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="388" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="389" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_29/12 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="392" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="393" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_30/12 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="396" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="397" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691_31/12 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="400" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="401" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99/22 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="404" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="405" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_1/22 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="408" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="409" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_2/22 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="412" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="413" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_3/22 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="416" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="417" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_4/22 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="420" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="421" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_5/22 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="424" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="425" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_6/22 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="428" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="429" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_7/22 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="432" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="433" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_8/22 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="436" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="437" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_9/22 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="440" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="441" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_10/22 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="444" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="445" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_11/22 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="448" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="449" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_12/22 "/>
</bind>
</comp>

<comp id="450" class="1004" name="grp_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="452" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="453" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_13/22 "/>
</bind>
</comp>

<comp id="454" class="1004" name="grp_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="456" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="457" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_14/22 "/>
</bind>
</comp>

<comp id="458" class="1004" name="grp_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="460" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="461" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_15/22 "/>
</bind>
</comp>

<comp id="462" class="1004" name="grp_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="464" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="465" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_16/22 "/>
</bind>
</comp>

<comp id="466" class="1004" name="grp_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="468" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="469" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_17/22 "/>
</bind>
</comp>

<comp id="470" class="1004" name="grp_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="472" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="473" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_18/22 "/>
</bind>
</comp>

<comp id="474" class="1004" name="grp_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="476" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="477" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_19/22 "/>
</bind>
</comp>

<comp id="478" class="1004" name="grp_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="480" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="481" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_20/22 "/>
</bind>
</comp>

<comp id="482" class="1004" name="grp_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="484" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="485" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_21/22 "/>
</bind>
</comp>

<comp id="486" class="1004" name="grp_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="488" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="489" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_22/22 "/>
</bind>
</comp>

<comp id="490" class="1004" name="grp_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="492" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="493" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_23/22 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="496" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="497" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_24/22 "/>
</bind>
</comp>

<comp id="498" class="1004" name="grp_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="500" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="501" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_25/22 "/>
</bind>
</comp>

<comp id="502" class="1004" name="grp_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="504" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="505" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_26/22 "/>
</bind>
</comp>

<comp id="506" class="1004" name="grp_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="508" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="509" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_27/22 "/>
</bind>
</comp>

<comp id="510" class="1004" name="grp_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="512" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="513" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_28/22 "/>
</bind>
</comp>

<comp id="514" class="1004" name="grp_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="516" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="517" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_29/22 "/>
</bind>
</comp>

<comp id="518" class="1004" name="grp_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="520" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="521" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_30/22 "/>
</bind>
</comp>

<comp id="522" class="1004" name="grp_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="524" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="525" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_31/22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="78" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="96" pin=3"/></net>

<net id="135"><net_src comp="84" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="104" pin=3"/></net>

<net id="140"><net_src comp="90" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="113" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_C | {8 9 }
 - Input state : 
	Port: top : gmem_A | {2 3 }
	Port: top : gmem_B | {4 5 }
	Port: top : A | {1 }
	Port: top : B | {1 }
	Port: top : C | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |      grp_kernel0_x1_fu_96      |    64   |    64   | 574.948 |  459575 |  99087  |    0    |
|   call   |      grp_kernel0_x0_fu_104     |   176   |   2048  | 1425.77 |  290243 |  109932 |    0    |
|          | grp_nondf_kernel_2mm_x0_fu_113 |    0    |  15680  |  64.606 |  118403 |  15654  |   523   |
|          | grp_nondf_kernel_2mm_x1_fu_121 |    0    |    0    |  75.078 |  18687  |   7280  |   130   |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |           grp_fu_142           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_146           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_150           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_154           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_158           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_162           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_166           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_170           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_174           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_178           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_182           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_186           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_190           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_194           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_198           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_202           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_206           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_210           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_214           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_218           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_222           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_226           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_230           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_234           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_238           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_242           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_246           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_250           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_254           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_258           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_262           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_266           |    0    |   490   |    0    |   441   |   249   |    0    |
|          |           grp_fu_270           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_274           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_278           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_282           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_286           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_290           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_294           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_298           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_302           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_306           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_310           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_314           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_318           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_322           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_326           |    0    |    0    |    0    |   165   |    49   |    0    |
|    mul   |           grp_fu_330           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_334           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_338           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_342           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_346           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_350           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_354           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_358           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_362           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_366           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_370           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_374           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_378           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_382           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_386           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_390           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_394           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_398           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_402           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_406           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_410           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_414           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_418           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_422           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_426           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_430           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_434           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_438           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_442           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_446           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_450           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_454           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_458           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_462           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_466           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_470           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_474           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_478           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_482           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_486           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_490           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_494           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_498           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_502           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_506           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_510           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_514           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_518           |    0    |    0    |    0    |   165   |    49   |    0    |
|          |           grp_fu_522           |    0    |    0    |    0    |   165   |    49   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        C_read_read_fu_78       |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |        B_read_read_fu_84       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        A_read_read_fu_90       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                |   240   |  33472  |  2140.4 |  911580 |  243057 |   653   |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|temp_X0_V|    2   |    0   |    0   |
|temp_X1_V|    2   |    0   |    0   |
|temp_X2_V|    2   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    6   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|A_read_reg_137|   64   |
|B_read_reg_132|   64   |
|C_read_reg_127|   64   |
+--------------+--------+
|     Total    |   192  |
+--------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   240  |  33472 |  2140  | 911580 | 243057 |   653  |
|   Memory  |    6   |    -   |    -   |    0   |    0   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   192  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   246  |  33472 |  2140  | 911772 | 243057 |   653  |
+-----------+--------+--------+--------+--------+--------+--------+
