## Yang Zhang's Homepage
![](./zy.jpg) **Yang Zhang**，PhD in computer science and technology (advised by Prof. Dan Feng), Wuhan National Laboratory for Optoelectronics (WNLO), **Huazhong University of Science and Technology(HUST)**. I'm currently a research and development expert in cloud computing at Sangfor Technologies Inc.

Email:youngzhang@hust.edu.cn, zhangyang16723@sangfor.com.cn.

## Biography
- 2019.7-now. `Research and development expert in cloud computing`@_Sangfor Technologies Inc_. 
- 2019.7-2021.12. `Postdoc in computer science and technology`@_SIAT, Chinese Academy of Sciences_.
- 2014.9-2019.6. `Ph.D. degree in computer science and technology`@_WNLO, HUST_.
- 2010.9-2014.6. `B.E. degree in computer science and technology`@_Innovation Class, HUST_.

## Publications
1. **Yang Zhang**, Dan Feng, Jingning Liu, Wei Tong, Bing Wu and Caihua Fang. A Novel ReRAM-based Main Memory Structure for Optimizing Access Latency and Reliability. 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC). Austin, TX, USA: ACM, June 18-22, 2017, 1-6. (**CCF A，EI**)
2. **Yang Zhang**, Dan Feng, Wei Tong, Yu Hua, Jingning Liu, Zhipeng Tan, Chengning Wang, Bing Wu, Zheng Li and Gaoxiang Xu. CACF: A Novel Circuit Architecture Co-optimization Framework for Improving Performance, Reliability and Energy of ReRAM-based Main Memory System. ACM Transactions on Architecture and Code Optimization (TACO). 2018, 15(2):22-1-22-26. (**CCF A, SCI**)
3. **Yang Zhang**, Dan Feng, Wei Tong, Jingning Liu, Chengning Wang, Jie Xu. Tiered-ReRAM: A Low Latency and Energy Efficient TLC Crossbar ReRAM Architecture. 2019 35th IEEE International Conference on Massive Storage Systems and Technology (MSST). Santa Clara, CA, USA: IEEE, May 20-24, 2019. Accepted and to appear in MSST 2019. Regular Paper. (**CCF B，EI**)
4. **Yang Zhang**, Zhibin Yu, Liang Gu, Chengning Wang and Dan Feng, "EnTiered-ReRAM: An Enhanced Low Latency and Energy Efficient TLC Crossbar ReRAM Architecture," in IEEE Access, vol. 9, pp. 167173-167189, 2021, doi: 10.1109/ACCESS.2021.3129878.(**JCR：Q2 SCI，IF：3.476**)
5. **Yang Zhang**, Dan Feng, Zhipeng Tan, Jingning Liu, Wei Tong, Chengning Wang. Asymmetric-ReRAM: A Low Latency and High Reliability Crossbar Resistive Memory Architecture. 2018 16th IEEE International Symposium on Parallel and Distributed Processing with Applications (ISPA). Melbourne, Australia: IEEE, December 11-13, 2018, 330-337. (**CCF C，EI**)
6. Chengning Wang, Dan Feng, Wei Tong, Yu Hua, Jingning Liu, Bing Wu, Wei Zhao, Linghao Song, **Yang Zhang**, Jie Xu, Liangxue Wei, Yiran Chen, "Improving Multilevel Writes on Vertical 3-D Cross-Point Resistive Memory," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 40, no. 4, pp. 762-775, April 2021, doi: 10.1109/TCAD.2020.3006188.(CCF A，SCI)
7. Chengning Wang, Dan Feng, Wei Tong, Jingning Liu, Bing Wu, Wei Zhao, **Yang Zhang**, Yiran Chen, "Improving Write Performance on Cross-Point RRAM Arrays by Leveraging Multidimensional Non-Uniformity of Cell Effective Voltage," in IEEE Transactions on Computers, vol. 70, no. 4, pp. 566-580, 1 April 2021, doi: 10.1109/TC.2020.2990884.(CCF A，SCI)
8. Chengning Wang, Dan Feng, Wei Tong, Jingning Liu, Bing Wu, Wei Zhao, **Yang Zhang**, "Design and Analysis of Address-Adaptive Read Reference Settings for Multilevel Cell Cross-Point Memory Arrays," in IEEE Transactions on Electron Devices, vol. 66, no. 12, pp. 5347-5352, Dec. 2019, doi: 10.1109/TED.2019.2945058.
(CCF A，SCI)
9. Chengning Wang, Dan Feng, Jingning Liu, Wei Tong, Bing Wu and **Yang Zhang**. DAWS: Exploiting Crossbar Characteristics for Improving Write Performance of High Density Resistive Memory. 2017 35th IEEE International Conference on Computer Design (ICCD). Boston, MA, USA: IEEE, November 5-7, 2017, 281-288. (CCF B，EI)
10. Bing Wu, Dan Feng, Wei Tong, Jingning Liu, Shuai Li, Mingshun Yang, Chengning Wang, and **Yang Zhang**. Aliens: A Novel Hybrid Architecture for Resistive Random-Access Memory. 2018 37th International Conference on Computer-Aided Design (ICCAD). San Diego, CA, USA: ACM, November 05-08, 2018, 1-8. (CCF B，EI)
11. Gaoxiang Xu, Zhipeng Tan, Dan Feng, Laurence T. Yang, Wei Zhou, Xinyan Zhang, **Yang Zhang** and Jie Xu. FvRS: Efficiently Identifying Performance-critical Data for Improving Performance of Big Data Processing. Future Generation Computer Systems (FGCS), 2019, 91: 157-166. (CCF C，CCF A in HUST，SCI)
12. Bing Wu, Dan Feng, Wei Tong, Jingning Liu, Chengning Wang, Wei Zhao, **Yang Zhang**. (2019). A Low Power Reconfigurable Memory Architecture for Complementary Resistive Switches. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. PP. 1-1. 10.1109/TCAD.2019.2927520. (CCF A，SCI)

## Honor
- 2022/02. Annual Third Quality Award for HCI(Hyper-Converged Infrastructure)@Sangfor Technologies Inc. (bonus:80000rmb)
- 2021/12. Gold Medal for Innovation Award@Sangfor Technologies Inc.
- 2020/12. Excelsior Developer Award@Sangfor Technologies Inc.
- 2020/12. Excellent Employees Award@Sangfor Technologies Inc.
- 2019/06. Outstanding PhD graduates@HUST.
- 2019/05. Oral presentation@Santa Clara, California.
- 2019/01. National Optoelectronics Laboratory Scholarship@HUST.
- 2018/10. Zhixing First Class Scholarship@HUST.
- 2018/01. Research Star@HUST.
- 2017/10. Zhixing Second Class Scholarship@HUST.
- 2017/06. Oral presentation@Austin, Texas.
- 2014-2019. Full PhD Scholarship.
