// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 19.4 (Release Build #64)
// 
// Legal Notice: Copyright 2019 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from zlaswp_bb_B6_stall_region
// SystemVerilog created on Sun May 24 22:38:03 2020


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module zlaswp_bb_B6_stall_region (
    input wire [63:0] in_lm3213_zlaswp_avm_readdata,
    input wire [0:0] in_lm3213_zlaswp_avm_writeack,
    input wire [0:0] in_lm3213_zlaswp_avm_waitrequest,
    input wire [0:0] in_lm3213_zlaswp_avm_readdatavalid,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_zlaswp4_exiting_valid_out,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_zlaswp4_exiting_stall_out,
    input wire [0:0] in_pipeline_stall_in,
    output wire [0:0] out_pipeline_valid_out,
    input wire [0:0] in_flush,
    input wire [63:0] in_intel_reserved_ffwd_21_0,
    input wire [31:0] in_intel_reserved_ffwd_26_0,
    input wire [0:0] in_intel_reserved_ffwd_27_0,
    input wire [31:0] in_intel_reserved_ffwd_3_0,
    input wire [0:0] in_stall_in,
    output wire [0:0] out_stall_out,
    input wire [31:0] in_ZZ7zlaswp_PiP8TYPE_3_S_S_S_S_S_E2ix_static_1_replace_phi237,
    input wire [0:0] in_forked181,
    input wire [31:0] in_lm18611245,
    input wire [31:0] in_lm19012246,
    input wire [0:0] in_memdep_phi103_pop16242,
    input wire [0:0] in_memdep_phi120_pop17243,
    input wire [0:0] in_memdep_phi136_pop18251,
    input wire [0:0] in_memdep_phi57_pop10247,
    input wire [0:0] in_memdep_phi61_pop11248,
    input wire [0:0] in_memdep_phi66_pop12249,
    input wire [0:0] in_memdep_phi72_pop13240,
    input wire [0:0] in_memdep_phi82_pop14250,
    input wire [0:0] in_memdep_phi88_pop15241,
    input wire [0:0] in_notcmp193239,
    input wire [0:0] in_phi_decision209_xor_and_i0238,
    input wire [0:0] in_reduction_zlaswp_33244,
    input wire [31:0] in_storemerge67_replace_phi236,
    input wire [0:0] in_unnamed_zlaswp36,
    input wire [0:0] in_valid_in,
    input wire [63:0] in_lm3414_zlaswp_avm_readdata,
    input wire [0:0] in_lm3414_zlaswp_avm_writeack,
    input wire [0:0] in_lm3414_zlaswp_avm_waitrequest,
    input wire [0:0] in_lm3414_zlaswp_avm_readdatavalid,
    output wire [63:0] out_lm3213_zlaswp_avm_address,
    output wire [0:0] out_lm3213_zlaswp_avm_enable,
    output wire [0:0] out_lm3213_zlaswp_avm_read,
    output wire [0:0] out_lm3213_zlaswp_avm_write,
    output wire [63:0] out_lm3213_zlaswp_avm_writedata,
    output wire [7:0] out_lm3213_zlaswp_avm_byteenable,
    output wire [0:0] out_lm3213_zlaswp_avm_burstcount,
    output wire [31:0] out_ZZ7zlaswp_PiP8TYPE_3_S_S_S_S_S_E2ix_static_1_replace_phi221_pop31,
    output wire [0:0] out_lm3213_toi1_intcast56,
    output wire [0:0] out_masked,
    output wire [0:0] out_memdep_102,
    output wire [0:0] out_memdep_119,
    output wire [0:0] out_memdep_71,
    output wire [0:0] out_memdep_87,
    output wire [0:0] out_notcmp193223_pop33,
    output wire [0:0] out_phi_decision209_xor_and_i0222_pop32,
    output wire [0:0] out_valid_out,
    input wire [63:0] in_lm3615_zlaswp_avm_readdata,
    input wire [0:0] in_lm3615_zlaswp_avm_writeack,
    input wire [0:0] in_lm3615_zlaswp_avm_waitrequest,
    input wire [0:0] in_lm3615_zlaswp_avm_readdatavalid,
    output wire [63:0] out_lm3414_zlaswp_avm_address,
    output wire [0:0] out_lm3414_zlaswp_avm_enable,
    output wire [0:0] out_lm3414_zlaswp_avm_read,
    output wire [0:0] out_lm3414_zlaswp_avm_write,
    output wire [63:0] out_lm3414_zlaswp_avm_writedata,
    output wire [7:0] out_lm3414_zlaswp_avm_byteenable,
    output wire [0:0] out_lm3414_zlaswp_avm_burstcount,
    input wire [63:0] in_memdep_71_zlaswp_avm_readdata,
    input wire [0:0] in_memdep_71_zlaswp_avm_writeack,
    input wire [0:0] in_memdep_71_zlaswp_avm_waitrequest,
    input wire [0:0] in_memdep_71_zlaswp_avm_readdatavalid,
    output wire [63:0] out_lm3615_zlaswp_avm_address,
    output wire [0:0] out_lm3615_zlaswp_avm_enable,
    output wire [0:0] out_lm3615_zlaswp_avm_read,
    output wire [0:0] out_lm3615_zlaswp_avm_write,
    output wire [63:0] out_lm3615_zlaswp_avm_writedata,
    output wire [7:0] out_lm3615_zlaswp_avm_byteenable,
    output wire [0:0] out_lm3615_zlaswp_avm_burstcount,
    input wire [63:0] in_lm3816_zlaswp_avm_readdata,
    input wire [0:0] in_lm3816_zlaswp_avm_writeack,
    input wire [0:0] in_lm3816_zlaswp_avm_waitrequest,
    input wire [0:0] in_lm3816_zlaswp_avm_readdatavalid,
    output wire [63:0] out_memdep_71_zlaswp_avm_address,
    output wire [0:0] out_memdep_71_zlaswp_avm_enable,
    output wire [0:0] out_memdep_71_zlaswp_avm_read,
    output wire [0:0] out_memdep_71_zlaswp_avm_write,
    output wire [63:0] out_memdep_71_zlaswp_avm_writedata,
    output wire [7:0] out_memdep_71_zlaswp_avm_byteenable,
    output wire [0:0] out_memdep_71_zlaswp_avm_burstcount,
    input wire [63:0] in_memdep_87_zlaswp_avm_readdata,
    input wire [0:0] in_memdep_87_zlaswp_avm_writeack,
    input wire [0:0] in_memdep_87_zlaswp_avm_waitrequest,
    input wire [0:0] in_memdep_87_zlaswp_avm_readdatavalid,
    output wire [0:0] out_lsu_memdep_71_o_active,
    input wire [63:0] in_memdep_102_zlaswp_avm_readdata,
    input wire [0:0] in_memdep_102_zlaswp_avm_writeack,
    input wire [0:0] in_memdep_102_zlaswp_avm_waitrequest,
    input wire [0:0] in_memdep_102_zlaswp_avm_readdatavalid,
    output wire [63:0] out_lm3816_zlaswp_avm_address,
    output wire [0:0] out_lm3816_zlaswp_avm_enable,
    output wire [0:0] out_lm3816_zlaswp_avm_read,
    output wire [0:0] out_lm3816_zlaswp_avm_write,
    output wire [63:0] out_lm3816_zlaswp_avm_writedata,
    output wire [7:0] out_lm3816_zlaswp_avm_byteenable,
    output wire [0:0] out_lm3816_zlaswp_avm_burstcount,
    input wire [63:0] in_memdep_119_zlaswp_avm_readdata,
    input wire [0:0] in_memdep_119_zlaswp_avm_writeack,
    input wire [0:0] in_memdep_119_zlaswp_avm_waitrequest,
    input wire [0:0] in_memdep_119_zlaswp_avm_readdatavalid,
    output wire [63:0] out_memdep_87_zlaswp_avm_address,
    output wire [0:0] out_memdep_87_zlaswp_avm_enable,
    output wire [0:0] out_memdep_87_zlaswp_avm_read,
    output wire [0:0] out_memdep_87_zlaswp_avm_write,
    output wire [63:0] out_memdep_87_zlaswp_avm_writedata,
    output wire [7:0] out_memdep_87_zlaswp_avm_byteenable,
    output wire [0:0] out_memdep_87_zlaswp_avm_burstcount,
    output wire [0:0] out_lsu_memdep_87_o_active,
    output wire [63:0] out_memdep_102_zlaswp_avm_address,
    output wire [0:0] out_memdep_102_zlaswp_avm_enable,
    output wire [0:0] out_memdep_102_zlaswp_avm_read,
    output wire [0:0] out_memdep_102_zlaswp_avm_write,
    output wire [63:0] out_memdep_102_zlaswp_avm_writedata,
    output wire [7:0] out_memdep_102_zlaswp_avm_byteenable,
    output wire [0:0] out_memdep_102_zlaswp_avm_burstcount,
    output wire [0:0] out_lsu_memdep_102_o_active,
    output wire [63:0] out_memdep_119_zlaswp_avm_address,
    output wire [0:0] out_memdep_119_zlaswp_avm_enable,
    output wire [0:0] out_memdep_119_zlaswp_avm_read,
    output wire [0:0] out_memdep_119_zlaswp_avm_write,
    output wire [63:0] out_memdep_119_zlaswp_avm_writedata,
    output wire [7:0] out_memdep_119_zlaswp_avm_byteenable,
    output wire [0:0] out_memdep_119_zlaswp_avm_burstcount,
    output wire [0:0] out_lsu_memdep_119_o_active,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [31:0] c_i32_1151_q;
    wire [31:0] c_i32_undef150_q;
    wire [2:0] c_i3_3146_q;
    wire [32:0] i_add79_zlaswp21_a;
    wire [32:0] i_add79_zlaswp21_b;
    logic [32:0] i_add79_zlaswp21_o;
    wire [32:0] i_add79_zlaswp21_q;
    wire [32:0] i_add89_zlaswp70_a;
    wire [32:0] i_add89_zlaswp70_b;
    logic [32:0] i_add89_zlaswp70_o;
    wire [32:0] i_add89_zlaswp70_q;
    wire [2:0] i_cleanups_shl_zlaswp3_vt_join_q;
    wire [1:0] i_cleanups_shl_zlaswp3_vt_select_2_b;
    wire [33:0] i_cmp76_zlaswp15_a;
    wire [33:0] i_cmp76_zlaswp15_b;
    logic [33:0] i_cmp76_zlaswp15_o;
    wire [0:0] i_cmp76_zlaswp15_n;
    wire [32:0] i_inc111_zlaswp137_a;
    wire [32:0] i_inc111_zlaswp137_b;
    logic [32:0] i_inc111_zlaswp137_o;
    wire [32:0] i_inc111_zlaswp137_q;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29_out_dest_data_out_27_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_inc61182_zlaswp10_out_dest_data_out_26_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_inc61182_zlaswp10_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_inc61182_zlaswp10_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17_out_dest_data_out_3_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17_out_valid_out;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_out_dest_data_out_21_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_out_valid_out;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_out_dest_data_out_21_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_out_valid_out;
    wire [63:0] i_llvm_fpga_mem_lm3213_zlaswp55_out_lm3213_zlaswp_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm3213_zlaswp55_out_lm3213_zlaswp_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm3213_zlaswp55_out_lm3213_zlaswp_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm3213_zlaswp55_out_lm3213_zlaswp_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm3213_zlaswp55_out_lm3213_zlaswp_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm3213_zlaswp55_out_lm3213_zlaswp_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm3213_zlaswp55_out_lm3213_zlaswp_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm3213_zlaswp55_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm3213_zlaswp55_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm3414_zlaswp66_out_lm3414_zlaswp_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm3414_zlaswp66_out_lm3414_zlaswp_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm3414_zlaswp66_out_lm3414_zlaswp_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm3414_zlaswp66_out_lm3414_zlaswp_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm3414_zlaswp66_out_lm3414_zlaswp_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm3414_zlaswp66_out_lm3414_zlaswp_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm3414_zlaswp66_out_lm3414_zlaswp_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm3414_zlaswp66_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm3414_zlaswp66_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm3615_zlaswp75_out_lm3615_zlaswp_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm3615_zlaswp75_out_lm3615_zlaswp_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm3615_zlaswp75_out_lm3615_zlaswp_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm3615_zlaswp75_out_lm3615_zlaswp_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm3615_zlaswp75_out_lm3615_zlaswp_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm3615_zlaswp75_out_lm3615_zlaswp_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm3615_zlaswp75_out_lm3615_zlaswp_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm3615_zlaswp75_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm3615_zlaswp75_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm3615_zlaswp75_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm3816_zlaswp100_out_lm3816_zlaswp_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm3816_zlaswp100_out_lm3816_zlaswp_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm3816_zlaswp100_out_lm3816_zlaswp_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm3816_zlaswp100_out_lm3816_zlaswp_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm3816_zlaswp100_out_lm3816_zlaswp_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm3816_zlaswp100_out_lm3816_zlaswp_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm3816_zlaswp100_out_lm3816_zlaswp_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm3816_zlaswp100_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm3816_zlaswp100_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm3816_zlaswp100_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_102_zlaswp128_out_lsu_memdep_102_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_102_zlaswp128_out_memdep_102_zlaswp_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_102_zlaswp128_out_memdep_102_zlaswp_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_102_zlaswp128_out_memdep_102_zlaswp_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_102_zlaswp128_out_memdep_102_zlaswp_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_102_zlaswp128_out_memdep_102_zlaswp_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_102_zlaswp128_out_memdep_102_zlaswp_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_102_zlaswp128_out_memdep_102_zlaswp_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_102_zlaswp128_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_102_zlaswp128_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_102_zlaswp128_out_o_writeack;
    wire [0:0] i_llvm_fpga_mem_memdep_119_zlaswp135_out_lsu_memdep_119_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_119_zlaswp135_out_memdep_119_zlaswp_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_119_zlaswp135_out_memdep_119_zlaswp_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_119_zlaswp135_out_memdep_119_zlaswp_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_119_zlaswp135_out_memdep_119_zlaswp_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_119_zlaswp135_out_memdep_119_zlaswp_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_119_zlaswp135_out_memdep_119_zlaswp_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_119_zlaswp135_out_memdep_119_zlaswp_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_119_zlaswp135_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_119_zlaswp135_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_119_zlaswp135_out_o_writeack;
    wire [0:0] i_llvm_fpga_mem_memdep_71_zlaswp97_out_lsu_memdep_71_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_71_zlaswp97_out_memdep_71_zlaswp_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_71_zlaswp97_out_memdep_71_zlaswp_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_71_zlaswp97_out_memdep_71_zlaswp_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_71_zlaswp97_out_memdep_71_zlaswp_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_71_zlaswp97_out_memdep_71_zlaswp_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_71_zlaswp97_out_memdep_71_zlaswp_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_71_zlaswp97_out_memdep_71_zlaswp_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack;
    wire [0:0] i_llvm_fpga_mem_memdep_87_zlaswp120_out_lsu_memdep_87_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_87_zlaswp120_out_memdep_87_zlaswp_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_87_zlaswp120_out_memdep_87_zlaswp_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_87_zlaswp120_out_memdep_87_zlaswp_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_87_zlaswp120_out_memdep_87_zlaswp_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_87_zlaswp120_out_memdep_87_zlaswp_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_87_zlaswp120_out_memdep_87_zlaswp_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_87_zlaswp120_out_memdep_87_zlaswp_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_zlaswp4_out_exiting_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_zlaswp4_out_exiting_valid_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_zlaswp4_out_initeration_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_zlaswp4_out_not_exitcond_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_zlaswp4_out_pipeline_valid_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_zlaswp4_out_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_zlaswp4_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_feedback_stall_out_36;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_out_feedback_stall_out_26;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_feedback_stall_out_37;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_out_feedback_stall_out_27;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_feedback_stall_out_46;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_out_feedback_stall_out_20;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_feedback_stall_out_42;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_out_feedback_stall_out_21;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_feedback_stall_out_43;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_out_feedback_stall_out_22;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_feedback_stall_out_44;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_feedback_stall_out_34;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_out_feedback_stall_out_23;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_out_feedback_stall_out_24;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_feedback_stall_out_45;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_feedback_stall_out_35;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_out_feedback_stall_out_25;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_out_feedback_stall_out_33;
    wire [0:0] i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_out_feedback_stall_out_32;
    wire [0:0] i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_pop40_zlaswp26_out_feedback_stall_out_40;
    wire [0:0] i_llvm_fpga_pop_i1_pop40_zlaswp26_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_pop40_zlaswp26_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_feedback_stall_out_38;
    wire [0:0] i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_valid_out;
    wire [31:0] i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_feedback_stall_out_39;
    wire [0:0] i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_valid_out;
    wire [31:0] i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_feedback_stall_out_41;
    wire [0:0] i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_valid_out;
    wire [31:0] i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_feedback_stall_out_30;
    wire [0:0] i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_valid_out;
    wire [31:0] i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_out_feedback_stall_out_19;
    wire [0:0] i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_out_valid_out;
    wire [31:0] i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_out_feedback_stall_out_31;
    wire [0:0] i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_out_valid_out;
    wire [2:0] i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_out_feedback_stall_out_29;
    wire [0:0] i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_out_valid_out;
    wire [2:0] i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_out_feedback_stall_out_28;
    wire [0:0] i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration_zlaswp9_out_feedback_out_2;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration_zlaswp9_out_feedback_valid_out_2;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration_zlaswp9_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration_zlaswp9_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_zlaswp43_out_feedback_out_36;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_zlaswp43_out_feedback_valid_out_36;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_zlaswp43_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_zlaswp43_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_out_feedback_out_26;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_out_feedback_valid_out_26;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_zlaswp47_out_feedback_out_37;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_zlaswp47_out_feedback_valid_out_37;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_zlaswp47_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_zlaswp47_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_out_feedback_out_27;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_out_feedback_valid_out_27;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_zlaswp89_out_feedback_out_46;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_zlaswp89_out_feedback_valid_out_46;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_zlaswp89_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_zlaswp89_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_out_feedback_out_20;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_out_feedback_valid_out_20;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_zlaswp106_out_feedback_out_42;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_zlaswp106_out_feedback_valid_out_42;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_zlaswp106_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_zlaswp106_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_out_feedback_out_21;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_out_feedback_valid_out_21;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_zlaswp80_out_feedback_out_43;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_zlaswp80_out_feedback_valid_out_43;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_zlaswp80_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_zlaswp80_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi64_push22_zlaswp109_out_feedback_out_22;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi64_push22_zlaswp109_out_feedback_valid_out_22;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi64_push22_zlaswp109_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi64_push22_zlaswp109_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_zlaswp111_out_feedback_out_44;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_zlaswp111_out_feedback_valid_out_44;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_zlaswp111_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_zlaswp111_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_zlaswp38_out_feedback_out_34;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_zlaswp38_out_feedback_valid_out_34;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_zlaswp38_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_zlaswp38_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_out_feedback_out_23;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_out_feedback_valid_out_23;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi80_push24_zlaswp102_out_feedback_out_24;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi80_push24_zlaswp102_out_feedback_valid_out_24;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi80_push24_zlaswp102_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi80_push24_zlaswp102_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_zlaswp84_out_feedback_out_45;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_zlaswp84_out_feedback_valid_out_45;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_zlaswp84_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_zlaswp84_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_zlaswp41_out_feedback_out_35;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_zlaswp41_out_feedback_valid_out_35;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_zlaswp41_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_zlaswp41_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_out_feedback_out_25;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_out_feedback_valid_out_25;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_out_feedback_out_33;
    wire [0:0] i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_out_feedback_valid_out_33;
    wire [0:0] i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_zlaswp32_out_feedback_out_3;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_zlaswp32_out_feedback_valid_out_3;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_zlaswp32_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_zlaswp32_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_out_feedback_out_32;
    wire [0:0] i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_out_feedback_valid_out_32;
    wire [0:0] i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_push40_zlaswp27_out_feedback_out_40;
    wire [0:0] i_llvm_fpga_push_i1_push40_zlaswp27_out_feedback_valid_out_40;
    wire [0:0] i_llvm_fpga_push_i1_push40_zlaswp27_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_push40_zlaswp27_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_reduction_zlaswp_33228_push38_zlaswp62_out_feedback_out_38;
    wire [0:0] i_llvm_fpga_push_i1_reduction_zlaswp_33228_push38_zlaswp62_out_feedback_valid_out_38;
    wire [0:0] i_llvm_fpga_push_i1_reduction_zlaswp_33228_push38_zlaswp62_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_reduction_zlaswp_33228_push38_zlaswp62_out_valid_out;
    wire [31:0] i_llvm_fpga_push_i32_lm18611229_push39_zlaswp69_out_feedback_out_39;
    wire [0:0] i_llvm_fpga_push_i32_lm18611229_push39_zlaswp69_out_feedback_valid_out_39;
    wire [0:0] i_llvm_fpga_push_i32_lm18611229_push39_zlaswp69_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i32_lm18611229_push39_zlaswp69_out_valid_out;
    wire [31:0] i_llvm_fpga_push_i32_lm19012230_push41_zlaswp14_out_feedback_out_41;
    wire [0:0] i_llvm_fpga_push_i32_lm19012230_push41_zlaswp14_out_feedback_valid_out_41;
    wire [0:0] i_llvm_fpga_push_i32_lm19012230_push41_zlaswp14_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i32_lm19012230_push41_zlaswp14_out_valid_out;
    wire [31:0] i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_zlaswp20_out_feedback_out_30;
    wire [0:0] i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_zlaswp20_out_feedback_valid_out_30;
    wire [0:0] i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_zlaswp20_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_zlaswp20_out_valid_out;
    wire [31:0] i_llvm_fpga_push_i32_storemerge68_push19_zlaswp138_out_feedback_out_19;
    wire [0:0] i_llvm_fpga_push_i32_storemerge68_push19_zlaswp138_out_feedback_valid_out_19;
    wire [0:0] i_llvm_fpga_push_i32_storemerge68_push19_zlaswp138_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i32_storemerge68_push19_zlaswp138_out_valid_out;
    wire [31:0] i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_out_feedback_out_31;
    wire [0:0] i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_out_feedback_valid_out_31;
    wire [0:0] i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_out_valid_out;
    wire [7:0] i_llvm_fpga_push_i3_cleanups_push29_zlaswp35_out_feedback_out_29;
    wire [0:0] i_llvm_fpga_push_i3_cleanups_push29_zlaswp35_out_feedback_valid_out_29;
    wire [0:0] i_llvm_fpga_push_i3_cleanups_push29_zlaswp35_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i3_cleanups_push29_zlaswp35_out_valid_out;
    wire [7:0] i_llvm_fpga_push_i3_initerations_push28_zlaswp7_out_feedback_out_28;
    wire [0:0] i_llvm_fpga_push_i3_initerations_push28_zlaswp7_out_feedback_valid_out_28;
    wire [0:0] i_llvm_fpga_push_i3_initerations_push28_zlaswp7_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i3_initerations_push28_zlaswp7_out_valid_out;
    wire [0:0] i_masked_zlaswp139_qi;
    reg [0:0] i_masked_zlaswp139_q;
    wire [0:0] i_next_cleanups_zlaswp34_s;
    reg [2:0] i_next_cleanups_zlaswp34_q;
    wire [2:0] i_next_initerations_zlaswp6_vt_join_q;
    wire [1:0] i_next_initerations_zlaswp6_vt_select_1_b;
    wire [0:0] i_notcmp_zlaswp31_q;
    wire [0:0] i_or_zlaswp33_q;
    wire [0:0] i_phi_decision192_xor_and_i0_zlaswp28_q;
    wire [0:0] i_phi_decision211_xor_and_i0_zlaswp30_qi;
    reg [0:0] i_phi_decision211_xor_and_i0_zlaswp30_q;
    wire [0:0] i_reduction_zlaswp_105_zlaswp130_q;
    wire [0:0] i_reduction_zlaswp_106_zlaswp131_q;
    wire [0:0] i_reduction_zlaswp_107_zlaswp132_q;
    wire [0:0] i_reduction_zlaswp_108_zlaswp133_qi;
    reg [0:0] i_reduction_zlaswp_108_zlaswp133_q;
    wire [0:0] i_reduction_zlaswp_109_zlaswp134_q;
    wire [0:0] i_reduction_zlaswp_38_zlaswp39_q;
    wire [0:0] i_reduction_zlaswp_39_zlaswp44_q;
    wire [0:0] i_reduction_zlaswp_40_zlaswp48_q;
    wire [0:0] i_reduction_zlaswp_41_zlaswp49_q;
    wire [0:0] i_reduction_zlaswp_42_zlaswp50_q;
    wire [0:0] i_reduction_zlaswp_43_zlaswp52_q;
    wire [0:0] i_reduction_zlaswp_44_zlaswp54_q;
    wire [0:0] i_reduction_zlaswp_45_zlaswp58_q;
    wire [0:0] i_reduction_zlaswp_46_zlaswp59_q;
    wire [0:0] i_reduction_zlaswp_48_zlaswp60_q;
    wire [0:0] i_reduction_zlaswp_49_zlaswp63_q;
    wire [0:0] i_reduction_zlaswp_50_zlaswp64_q;
    wire [0:0] i_reduction_zlaswp_51_zlaswp65_q;
    wire [0:0] i_reduction_zlaswp_59_zlaswp81_q;
    wire [0:0] i_reduction_zlaswp_60_zlaswp85_q;
    wire [0:0] i_reduction_zlaswp_61_zlaswp86_q;
    wire [0:0] i_reduction_zlaswp_62_zlaswp87_q;
    wire [0:0] i_reduction_zlaswp_63_zlaswp90_q;
    wire [0:0] i_reduction_zlaswp_64_zlaswp91_q;
    wire [0:0] i_reduction_zlaswp_65_zlaswp92_q;
    wire [0:0] i_reduction_zlaswp_66_zlaswp93_q;
    wire [0:0] i_reduction_zlaswp_67_zlaswp94_q;
    wire [0:0] i_reduction_zlaswp_68_zlaswp95_qi;
    reg [0:0] i_reduction_zlaswp_68_zlaswp95_q;
    wire [0:0] i_reduction_zlaswp_69_zlaswp96_q;
    wire [0:0] i_reduction_zlaswp_77_zlaswp107_q;
    wire [0:0] i_reduction_zlaswp_78_zlaswp112_q;
    wire [0:0] i_reduction_zlaswp_80_zlaswp113_q;
    wire [0:0] i_reduction_zlaswp_82_zlaswp114_q;
    wire [0:0] i_reduction_zlaswp_83_zlaswp115_q;
    wire [0:0] i_reduction_zlaswp_84_zlaswp116_q;
    wire [0:0] i_reduction_zlaswp_85_zlaswp117_q;
    wire [0:0] i_reduction_zlaswp_86_zlaswp118_qi;
    reg [0:0] i_reduction_zlaswp_86_zlaswp118_q;
    wire [0:0] i_reduction_zlaswp_87_zlaswp119_q;
    wire [0:0] i_reduction_zlaswp_93_zlaswp122_q;
    wire [0:0] i_reduction_zlaswp_94_zlaswp123_q;
    wire [0:0] i_reduction_zlaswp_95_zlaswp124_q;
    wire [0:0] i_reduction_zlaswp_96_zlaswp125_q;
    wire [0:0] i_reduction_zlaswp_97_zlaswp126_qi;
    reg [0:0] i_reduction_zlaswp_97_zlaswp126_q;
    wire [0:0] i_reduction_zlaswp_98_zlaswp127_q;
    wire [0:0] i_storemerge68_replace_phi_zlaswp12_s;
    reg [31:0] i_storemerge68_replace_phi_zlaswp12_q;
    wire [0:0] i_xor_zlaswp2_q;
    wire [31:0] bgTrunc_i_add79_zlaswp21_sel_x_b;
    wire [31:0] bgTrunc_i_add89_zlaswp70_sel_x_b;
    wire [31:0] bgTrunc_i_inc111_zlaswp137_sel_x_b;
    wire [63:0] bgTrunc_i_mul78_zlaswp18_sel_x_in;
    wire [31:0] bgTrunc_i_mul78_zlaswp18_sel_x_b;
    wire [64:0] i_arrayidx81_zlaswp0_add_x_a;
    wire [64:0] i_arrayidx81_zlaswp0_add_x_b;
    logic [64:0] i_arrayidx81_zlaswp0_add_x_o;
    wire [64:0] i_arrayidx81_zlaswp0_add_x_q;
    wire [127:0] i_arrayidx81_zlaswp0_mult_extender_x_q;
    wire [59:0] i_arrayidx81_zlaswp0_mult_multconst_x_q;
    wire [63:0] i_arrayidx81_zlaswp0_trunc_sel_x_b;
    wire [63:0] i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b;
    wire [64:0] i_arrayidx91_zlaswp0_add_x_a;
    wire [64:0] i_arrayidx91_zlaswp0_add_x_b;
    logic [64:0] i_arrayidx91_zlaswp0_add_x_o;
    wire [64:0] i_arrayidx91_zlaswp0_add_x_q;
    wire [127:0] i_arrayidx91_zlaswp0_mult_extender_x_q;
    wire [63:0] i_arrayidx91_zlaswp0_trunc_sel_x_b;
    wire [63:0] i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b;
    wire [0:0] i_first_cleanup_zlaswp1_sel_x_b;
    wire [63:0] i_idxprom80_zlaswp22_sel_x_b;
    wire [63:0] i_idxprom90_zlaswp71_sel_x_b;
    wire [0:0] i_last_initeration_zlaswp8_sel_x_b;
    wire [0:0] i_lm3213_toi1_intcast56_zlaswp56_sel_x_b;
    wire [0:0] i_lm3414_toi1_intcast62_zlaswp67_sel_x_b;
    wire [0:0] i_lm3615_toi1_intcast65_zlaswp76_sel_x_b;
    wire [0:0] i_lm3816_toi1_intcast81_zlaswp101_sel_x_b;
    wire [64:0] i_r82_zlaswp0_add_x_a;
    wire [64:0] i_r82_zlaswp0_add_x_b;
    logic [64:0] i_r82_zlaswp0_add_x_o;
    wire [64:0] i_r82_zlaswp0_add_x_q;
    wire [63:0] i_r82_zlaswp0_c_i64_41_x_q;
    wire [63:0] i_r82_zlaswp0_trunc_sel_x_b;
    wire [64:0] i_r92_zlaswp0_add_x_a;
    wire [64:0] i_r92_zlaswp0_add_x_b;
    logic [64:0] i_r92_zlaswp0_add_x_o;
    wire [64:0] i_r92_zlaswp0_add_x_q;
    wire [63:0] i_r92_zlaswp0_trunc_sel_x_b;
    wire [0:0] zlaswp_B6_merge_reg_aunroll_x_out_stall_out;
    wire [0:0] zlaswp_B6_merge_reg_aunroll_x_out_valid_out;
    wire [0:0] zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl;
    wire [31:0] zlaswp_B6_merge_reg_aunroll_x_out_data_out_1_tpl;
    wire [31:0] zlaswp_B6_merge_reg_aunroll_x_out_data_out_2_tpl;
    wire [0:0] zlaswp_B6_merge_reg_aunroll_x_out_data_out_3_tpl;
    wire [0:0] zlaswp_B6_merge_reg_aunroll_x_out_data_out_4_tpl;
    wire [0:0] zlaswp_B6_merge_reg_aunroll_x_out_data_out_5_tpl;
    wire [0:0] zlaswp_B6_merge_reg_aunroll_x_out_data_out_6_tpl;
    wire [0:0] zlaswp_B6_merge_reg_aunroll_x_out_data_out_7_tpl;
    wire [0:0] zlaswp_B6_merge_reg_aunroll_x_out_data_out_8_tpl;
    wire [0:0] zlaswp_B6_merge_reg_aunroll_x_out_data_out_9_tpl;
    wire [31:0] zlaswp_B6_merge_reg_aunroll_x_out_data_out_10_tpl;
    wire [0:0] zlaswp_B6_merge_reg_aunroll_x_out_data_out_11_tpl;
    wire [31:0] zlaswp_B6_merge_reg_aunroll_x_out_data_out_12_tpl;
    wire [0:0] zlaswp_B6_merge_reg_aunroll_x_out_data_out_13_tpl;
    wire [0:0] zlaswp_B6_merge_reg_aunroll_x_out_data_out_14_tpl;
    wire [0:0] zlaswp_B6_merge_reg_aunroll_x_out_data_out_15_tpl;
    wire [0:0] zlaswp_B6_merge_reg_aunroll_x_out_data_out_16_tpl;
    wire [0:0] zlaswp_B6_merge_reg_aunroll_x_out_data_out_17_tpl;
    wire [13:0] i_mul78_zlaswp18_bs1_b;
    wire [17:0] i_mul78_zlaswp18_bs4_in;
    wire [17:0] i_mul78_zlaswp18_bs4_b;
    wire [63:0] i_mul78_zlaswp18_sums_join_0_q;
    wire [50:0] i_mul78_zlaswp18_sums_align_1_q;
    wire [50:0] i_mul78_zlaswp18_sums_align_1_qint;
    wire [64:0] i_mul78_zlaswp18_sums_result_add_0_0_a;
    wire [64:0] i_mul78_zlaswp18_sums_result_add_0_0_b;
    logic [64:0] i_mul78_zlaswp18_sums_result_add_0_0_o;
    wire [64:0] i_mul78_zlaswp18_sums_result_add_0_0_q;
    wire [35:0] i_arrayidx81_zlaswp0_mult_x_sums_align_0_q;
    wire [35:0] i_arrayidx81_zlaswp0_mult_x_sums_align_0_qint;
    wire [57:0] i_arrayidx81_zlaswp0_mult_x_sums_join_1_q;
    wire [39:0] i_arrayidx81_zlaswp0_mult_x_sums_align_2_q;
    wire [39:0] i_arrayidx81_zlaswp0_mult_x_sums_align_2_qint;
    wire [27:0] i_arrayidx81_zlaswp0_mult_x_sums_align_3_q;
    wire [27:0] i_arrayidx81_zlaswp0_mult_x_sums_align_3_qint;
    wire [67:0] i_arrayidx81_zlaswp0_mult_x_sums_join_4_q;
    wire [68:0] i_arrayidx81_zlaswp0_mult_x_sums_result_add_0_0_a;
    wire [68:0] i_arrayidx81_zlaswp0_mult_x_sums_result_add_0_0_b;
    logic [68:0] i_arrayidx81_zlaswp0_mult_x_sums_result_add_0_0_o;
    wire [68:0] i_arrayidx81_zlaswp0_mult_x_sums_result_add_0_0_q;
    wire [35:0] i_arrayidx91_zlaswp0_mult_x_sums_align_0_q;
    wire [35:0] i_arrayidx91_zlaswp0_mult_x_sums_align_0_qint;
    wire [57:0] i_arrayidx91_zlaswp0_mult_x_sums_join_1_q;
    wire [39:0] i_arrayidx91_zlaswp0_mult_x_sums_align_2_q;
    wire [39:0] i_arrayidx91_zlaswp0_mult_x_sums_align_2_qint;
    wire [27:0] i_arrayidx91_zlaswp0_mult_x_sums_align_3_q;
    wire [27:0] i_arrayidx91_zlaswp0_mult_x_sums_align_3_qint;
    wire [67:0] i_arrayidx91_zlaswp0_mult_x_sums_join_4_q;
    wire [68:0] i_arrayidx91_zlaswp0_mult_x_sums_result_add_0_0_a;
    wire [68:0] i_arrayidx91_zlaswp0_mult_x_sums_result_add_0_0_b;
    logic [68:0] i_arrayidx91_zlaswp0_mult_x_sums_result_add_0_0_o;
    wire [68:0] i_arrayidx91_zlaswp0_mult_x_sums_result_add_0_0_q;
    wire [1:0] leftShiftStage0Idx1Rng1_uid461_i_cleanups_shl_zlaswp0_shift_x_in;
    wire [1:0] leftShiftStage0Idx1Rng1_uid461_i_cleanups_shl_zlaswp0_shift_x_b;
    wire [2:0] leftShiftStage0Idx1_uid462_i_cleanups_shl_zlaswp0_shift_x_q;
    wire [0:0] leftShiftStage0_uid464_i_cleanups_shl_zlaswp0_shift_x_s;
    reg [2:0] leftShiftStage0_uid464_i_cleanups_shl_zlaswp0_shift_x_q;
    wire [1:0] rightShiftStage0Idx1Rng1_uid468_i_next_initerations_zlaswp0_shift_x_b;
    wire [2:0] rightShiftStage0Idx1_uid470_i_next_initerations_zlaswp0_shift_x_q;
    wire [0:0] rightShiftStage0_uid472_i_next_initerations_zlaswp0_shift_x_s;
    reg [2:0] rightShiftStage0_uid472_i_next_initerations_zlaswp0_shift_x_q;
    wire [12:0] i_arrayidx81_zlaswp0_mult_x_im0_shift0_q;
    wire [12:0] i_arrayidx81_zlaswp0_mult_x_im0_shift0_qint;
    wire [20:0] i_arrayidx81_zlaswp0_mult_x_im3_shift0_q;
    wire [20:0] i_arrayidx81_zlaswp0_mult_x_im3_shift0_qint;
    wire [20:0] i_arrayidx81_zlaswp0_mult_x_im6_shift0_q;
    wire [20:0] i_arrayidx81_zlaswp0_mult_x_im6_shift0_qint;
    wire [20:0] i_arrayidx81_zlaswp0_mult_x_im9_shift0_q;
    wire [20:0] i_arrayidx81_zlaswp0_mult_x_im9_shift0_qint;
    wire [12:0] i_arrayidx91_zlaswp0_mult_x_im0_shift0_q;
    wire [12:0] i_arrayidx91_zlaswp0_mult_x_im0_shift0_qint;
    wire [20:0] i_arrayidx91_zlaswp0_mult_x_im3_shift0_q;
    wire [20:0] i_arrayidx91_zlaswp0_mult_x_im3_shift0_qint;
    wire [20:0] i_arrayidx91_zlaswp0_mult_x_im6_shift0_q;
    wire [20:0] i_arrayidx91_zlaswp0_mult_x_im6_shift0_qint;
    wire [20:0] i_arrayidx91_zlaswp0_mult_x_im9_shift0_q;
    wire [20:0] i_arrayidx91_zlaswp0_mult_x_im9_shift0_qint;
    wire i_mul78_zlaswp18_im0_cma_reset;
    wire [13:0] i_mul78_zlaswp18_im0_cma_a0;
    wire [13:0] i_mul78_zlaswp18_im0_cma_c0;
    wire [27:0] i_mul78_zlaswp18_im0_cma_s0;
    wire [27:0] i_mul78_zlaswp18_im0_cma_qq;
    wire [27:0] i_mul78_zlaswp18_im0_cma_q;
    wire i_mul78_zlaswp18_im0_cma_ena0;
    wire i_mul78_zlaswp18_im0_cma_ena1;
    wire i_mul78_zlaswp18_im0_cma_ena2;
    wire i_mul78_zlaswp18_im8_cma_reset;
    wire [17:0] i_mul78_zlaswp18_im8_cma_a0;
    wire [17:0] i_mul78_zlaswp18_im8_cma_c0;
    wire [35:0] i_mul78_zlaswp18_im8_cma_s0;
    wire [35:0] i_mul78_zlaswp18_im8_cma_qq;
    wire [35:0] i_mul78_zlaswp18_im8_cma_q;
    wire i_mul78_zlaswp18_im8_cma_ena0;
    wire i_mul78_zlaswp18_im8_cma_ena1;
    wire i_mul78_zlaswp18_im8_cma_ena2;
    wire i_mul78_zlaswp18_ma3_cma_reset;
    wire [13:0] i_mul78_zlaswp18_ma3_cma_a0;
    wire [17:0] i_mul78_zlaswp18_ma3_cma_c0;
    wire [13:0] i_mul78_zlaswp18_ma3_cma_a1;
    wire [17:0] i_mul78_zlaswp18_ma3_cma_c1;
    wire [32:0] i_mul78_zlaswp18_ma3_cma_s0;
    wire [32:0] i_mul78_zlaswp18_ma3_cma_qq;
    wire [32:0] i_mul78_zlaswp18_ma3_cma_q;
    wire i_mul78_zlaswp18_ma3_cma_ena0;
    wire i_mul78_zlaswp18_ma3_cma_ena1;
    wire i_mul78_zlaswp18_ma3_cma_ena2;
    wire [13:0] i_mul78_zlaswp18_bs2_merged_bit_select_b;
    wire [17:0] i_mul78_zlaswp18_bs2_merged_bit_select_c;
    wire [9:0] i_arrayidx81_zlaswp0_mult_x_bs1_merged_bit_select_b;
    wire [17:0] i_arrayidx81_zlaswp0_mult_x_bs1_merged_bit_select_c;
    wire [17:0] i_arrayidx81_zlaswp0_mult_x_bs1_merged_bit_select_d;
    wire [17:0] i_arrayidx81_zlaswp0_mult_x_bs1_merged_bit_select_e;
    wire [9:0] i_arrayidx91_zlaswp0_mult_x_bs1_merged_bit_select_b;
    wire [17:0] i_arrayidx91_zlaswp0_mult_x_bs1_merged_bit_select_c;
    wire [17:0] i_arrayidx91_zlaswp0_mult_x_bs1_merged_bit_select_d;
    wire [17:0] i_arrayidx91_zlaswp0_mult_x_bs1_merged_bit_select_e;
    wire [32:0] join_for_coalesced_delay_0_q;
    wire [31:0] sel_for_coalesced_delay_0_b;
    wire [0:0] sel_for_coalesced_delay_0_c;
    wire [4:0] join_for_coalesced_delay_1_q;
    wire [0:0] sel_for_coalesced_delay_1_b;
    wire [0:0] sel_for_coalesced_delay_1_c;
    wire [0:0] sel_for_coalesced_delay_1_d;
    wire [0:0] sel_for_coalesced_delay_1_e;
    wire [0:0] sel_for_coalesced_delay_1_f;
    wire [33:0] join_for_coalesced_delay_2_q;
    wire [31:0] sel_for_coalesced_delay_2_b;
    wire [0:0] sel_for_coalesced_delay_2_c;
    wire [0:0] sel_for_coalesced_delay_2_d;
    wire [0:0] redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_valid_in;
    wire redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_stall_in;
    wire redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_data_in;
    wire [0:0] redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_valid_out;
    wire redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_stall_out;
    wire redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_data_out;
    reg [0:0] redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_q;
    reg [0:0] redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_q;
    reg [0:0] redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_q;
    reg [0:0] redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_q;
    reg [0:0] redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_q;
    wire [0:0] redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_in;
    wire redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_in;
    wire redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_data_in;
    wire [0:0] redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_out;
    wire redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_out;
    wire redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_data_out;
    wire [0:0] redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_valid_in;
    wire redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_stall_in;
    wire redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_data_in;
    wire [0:0] redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_valid_out;
    wire redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_stall_out;
    wire redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_data_out;
    wire [0:0] redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_valid_in;
    wire redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_stall_in;
    wire redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_data_in;
    wire [0:0] redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_valid_out;
    wire redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_stall_out;
    wire redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_data_out;
    wire [0:0] redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_valid_in;
    wire redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_stall_in;
    wire redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_data_in;
    wire [0:0] redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_valid_out;
    wire redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_stall_out;
    wire redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_data_out;
    wire [0:0] redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_valid_in;
    wire redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_stall_in;
    wire redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_data_in;
    wire [0:0] redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_valid_out;
    wire redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_stall_out;
    wire redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_data_out;
    wire [0:0] redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_valid_in;
    wire redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_stall_in;
    wire redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_data_in;
    wire [0:0] redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_valid_out;
    wire redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_stall_out;
    wire redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_data_out;
    wire [0:0] redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_valid_in;
    wire redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_stall_in;
    wire redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_data_in;
    wire [0:0] redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_valid_out;
    wire redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_stall_out;
    wire redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_data_out;
    reg [63:0] redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_q;
    wire [0:0] redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_valid_in;
    wire redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_stall_in;
    wire redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_data_in;
    wire [0:0] redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_valid_out;
    wire redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_stall_out;
    wire redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_data_out;
    reg [63:0] redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_q;
    reg [31:0] redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_q;
    reg [31:0] redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_q;
    reg [31:0] redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_q;
    reg [31:0] redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_q;
    reg [31:0] redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_q;
    wire [0:0] redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_valid_in;
    wire redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_stall_in;
    wire redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_data_in;
    wire [0:0] redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_valid_out;
    wire redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_stall_out;
    wire redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_data_out;
    wire [0:0] redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_valid_in;
    wire redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_stall_in;
    wire redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_data_in;
    wire [0:0] redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_valid_out;
    wire redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_stall_out;
    wire redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_data_out;
    wire [0:0] redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_valid_in;
    wire redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_stall_in;
    wire redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_data_in;
    wire [0:0] redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_valid_out;
    wire redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_stall_out;
    wire redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_data_out;
    wire [0:0] redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_valid_in;
    wire redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_stall_in;
    wire redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_data_in;
    wire [0:0] redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_valid_out;
    wire redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_stall_out;
    wire redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_data_out;
    wire [0:0] redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_valid_in;
    wire redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_stall_in;
    wire redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_data_in;
    wire [0:0] redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_valid_out;
    wire redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_stall_out;
    wire redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_data_out;
    wire [0:0] redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_valid_in;
    wire redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_stall_in;
    wire redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_data_in;
    wire [0:0] redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_valid_out;
    wire redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_stall_out;
    wire redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_data_out;
    wire [0:0] redist32_i_or_zlaswp33_q_32_fifo_valid_in;
    wire redist32_i_or_zlaswp33_q_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist32_i_or_zlaswp33_q_32_fifo_stall_in;
    wire redist32_i_or_zlaswp33_q_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist32_i_or_zlaswp33_q_32_fifo_data_in;
    wire [0:0] redist32_i_or_zlaswp33_q_32_fifo_valid_out;
    wire redist32_i_or_zlaswp33_q_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist32_i_or_zlaswp33_q_32_fifo_stall_out;
    wire redist32_i_or_zlaswp33_q_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist32_i_or_zlaswp33_q_32_fifo_data_out;
    wire [0:0] redist33_i_or_zlaswp33_q_63_fifo_valid_in;
    wire redist33_i_or_zlaswp33_q_63_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist33_i_or_zlaswp33_q_63_fifo_stall_in;
    wire redist33_i_or_zlaswp33_q_63_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist33_i_or_zlaswp33_q_63_fifo_data_in;
    wire [0:0] redist33_i_or_zlaswp33_q_63_fifo_valid_out;
    wire redist33_i_or_zlaswp33_q_63_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist33_i_or_zlaswp33_q_63_fifo_stall_out;
    wire redist33_i_or_zlaswp33_q_63_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist33_i_or_zlaswp33_q_63_fifo_data_out;
    wire [0:0] redist34_i_notcmp_zlaswp31_q_31_fifo_valid_in;
    wire redist34_i_notcmp_zlaswp31_q_31_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist34_i_notcmp_zlaswp31_q_31_fifo_stall_in;
    wire redist34_i_notcmp_zlaswp31_q_31_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist34_i_notcmp_zlaswp31_q_31_fifo_data_in;
    wire [0:0] redist34_i_notcmp_zlaswp31_q_31_fifo_valid_out;
    wire redist34_i_notcmp_zlaswp31_q_31_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist34_i_notcmp_zlaswp31_q_31_fifo_stall_out;
    wire redist34_i_notcmp_zlaswp31_q_31_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist34_i_notcmp_zlaswp31_q_31_fifo_data_out;
    wire [0:0] redist35_i_next_cleanups_zlaswp34_q_32_fifo_valid_in;
    wire redist35_i_next_cleanups_zlaswp34_q_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist35_i_next_cleanups_zlaswp34_q_32_fifo_stall_in;
    wire redist35_i_next_cleanups_zlaswp34_q_32_fifo_stall_in_bitsignaltemp;
    wire [2:0] redist35_i_next_cleanups_zlaswp34_q_32_fifo_data_in;
    wire [0:0] redist35_i_next_cleanups_zlaswp34_q_32_fifo_valid_out;
    wire redist35_i_next_cleanups_zlaswp34_q_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist35_i_next_cleanups_zlaswp34_q_32_fifo_stall_out;
    wire redist35_i_next_cleanups_zlaswp34_q_32_fifo_stall_out_bitsignaltemp;
    wire [2:0] redist35_i_next_cleanups_zlaswp34_q_32_fifo_data_out;
    wire [0:0] redist36_i_masked_zlaswp139_q_63_fifo_valid_in;
    wire redist36_i_masked_zlaswp139_q_63_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist36_i_masked_zlaswp139_q_63_fifo_stall_in;
    wire redist36_i_masked_zlaswp139_q_63_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist36_i_masked_zlaswp139_q_63_fifo_data_in;
    wire [0:0] redist36_i_masked_zlaswp139_q_63_fifo_valid_out;
    wire redist36_i_masked_zlaswp139_q_63_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist36_i_masked_zlaswp139_q_63_fifo_stall_out;
    wire redist36_i_masked_zlaswp139_q_63_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist36_i_masked_zlaswp139_q_63_fifo_data_out;
    wire [0:0] redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_valid_in;
    wire redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_stall_in;
    wire redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_data_in;
    wire [0:0] redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_valid_out;
    wire redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_stall_out;
    wire redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_data_out;
    wire [0:0] redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_valid_in;
    wire redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_stall_in;
    wire redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_data_in;
    wire [0:0] redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_valid_out;
    wire redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_stall_out;
    wire redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_data_out;
    wire [0:0] redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_valid_in;
    wire redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_stall_in;
    wire redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_data_in;
    wire [0:0] redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_valid_out;
    wire redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_stall_out;
    wire redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_data_out;
    wire [0:0] redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_valid_in;
    wire redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_stall_in;
    wire redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_data_in;
    wire [0:0] redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_valid_out;
    wire redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_stall_out;
    wire redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_data_out;
    wire [0:0] redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_valid_in;
    wire redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_stall_in;
    wire redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_data_in;
    wire [0:0] redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_valid_out;
    wire redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_stall_out;
    wire redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_data_out;
    wire [0:0] redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_valid_in;
    wire redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_stall_in;
    wire redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_data_in;
    wire [0:0] redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_valid_out;
    wire redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_stall_out;
    wire redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_data_out;
    wire [0:0] redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_valid_in;
    wire redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_stall_in;
    wire redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_data_in;
    wire [0:0] redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_valid_out;
    wire redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_stall_out;
    wire redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_data_out;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_valid_in;
    wire redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_stall_in;
    wire redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_data_in;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_valid_out;
    wire redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_stall_out;
    wire redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_data_out;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_valid_in;
    wire redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_stall_in;
    wire redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_data_in;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_valid_out;
    wire redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_stall_out;
    wire redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_data_out;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_valid_in;
    wire redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_stall_in;
    wire redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_data_in;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_valid_out;
    wire redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_stall_out;
    wire redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_data_out;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_valid_in;
    wire redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_stall_in;
    wire redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_data_in;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_valid_out;
    wire redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_stall_out;
    wire redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_data_out;
    wire [0:0] redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_valid_in;
    wire redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_stall_in;
    wire redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_data_in;
    wire [0:0] redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_valid_out;
    wire redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_stall_out;
    wire redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_data_out;
    wire [0:0] redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_valid_in;
    wire redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_stall_in;
    wire redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_data_in;
    wire [0:0] redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_valid_out;
    wire redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_stall_out;
    wire redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_data_out;
    wire [0:0] redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_valid_in;
    wire redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_stall_in;
    wire redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_data_in;
    wire [0:0] redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_valid_out;
    wire redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_stall_out;
    wire redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_data_out;
    wire [0:0] redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_valid_in;
    wire redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_stall_in;
    wire redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_data_in;
    wire [0:0] redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_valid_out;
    wire redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_stall_out;
    wire redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_data_out;
    wire [0:0] redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_valid_in;
    wire redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_stall_in;
    wire redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_data_in;
    wire [0:0] redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_valid_out;
    wire redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_stall_out;
    wire redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_data_out;
    wire [0:0] redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_valid_in;
    wire redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_stall_in;
    wire redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_data_in;
    wire [0:0] redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_valid_out;
    wire redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_stall_out;
    wire redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_data_out;
    wire [0:0] redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_valid_in;
    wire redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_stall_in;
    wire redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_data_in;
    wire [0:0] redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_valid_out;
    wire redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_stall_out;
    wire redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_data_out;
    wire [0:0] redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_valid_in;
    wire redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_stall_in;
    wire redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_data_in;
    wire [0:0] redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_valid_out;
    wire redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_stall_out;
    wire redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_data_out;
    wire [0:0] redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_valid_in;
    wire redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_stall_in;
    wire redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_data_in;
    wire [0:0] redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_valid_out;
    wire redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_stall_out;
    wire redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_data_out;
    wire [0:0] redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_valid_in;
    wire redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_stall_in;
    wire redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_data_in;
    wire [0:0] redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_valid_out;
    wire redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_stall_out;
    wire redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_data_out;
    wire [0:0] redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_valid_in;
    wire redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_stall_in;
    wire redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_data_in;
    wire [0:0] redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_valid_out;
    wire redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_stall_out;
    wire redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_data_out;
    wire [0:0] redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_valid_in;
    wire redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_stall_in;
    wire redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_data_in;
    wire [0:0] redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_valid_out;
    wire redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_stall_out;
    wire redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_data_out;
    wire [0:0] redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_valid_in;
    wire redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_stall_in;
    wire redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_data_in;
    wire [0:0] redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_valid_out;
    wire redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_stall_out;
    wire redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_data_out;
    wire [0:0] redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_valid_in;
    wire redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_stall_in;
    wire redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_data_in;
    wire [0:0] redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_valid_out;
    wire redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_stall_out;
    wire redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_data_out;
    wire [0:0] redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_valid_in;
    wire redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_stall_in;
    wire redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_data_in;
    wire [0:0] redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_valid_out;
    wire redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_stall_out;
    wire redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_data_out;
    wire [0:0] redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_valid_in;
    wire redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_stall_in;
    wire redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_data_in;
    wire [0:0] redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_valid_out;
    wire redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_stall_out;
    wire redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_data_out;
    wire [0:0] coalesced_delay_0_fifo_valid_in;
    wire coalesced_delay_0_fifo_valid_in_bitsignaltemp;
    wire [0:0] coalesced_delay_0_fifo_stall_in;
    wire coalesced_delay_0_fifo_stall_in_bitsignaltemp;
    wire [32:0] coalesced_delay_0_fifo_data_in;
    wire [0:0] coalesced_delay_0_fifo_valid_out;
    wire coalesced_delay_0_fifo_valid_out_bitsignaltemp;
    wire [0:0] coalesced_delay_0_fifo_stall_out;
    wire coalesced_delay_0_fifo_stall_out_bitsignaltemp;
    wire [32:0] coalesced_delay_0_fifo_data_out;
    wire [0:0] coalesced_delay_1_fifo_valid_in;
    wire coalesced_delay_1_fifo_valid_in_bitsignaltemp;
    wire [0:0] coalesced_delay_1_fifo_stall_in;
    wire coalesced_delay_1_fifo_stall_in_bitsignaltemp;
    wire [4:0] coalesced_delay_1_fifo_data_in;
    wire [0:0] coalesced_delay_1_fifo_valid_out;
    wire coalesced_delay_1_fifo_valid_out_bitsignaltemp;
    wire [0:0] coalesced_delay_1_fifo_stall_out;
    wire coalesced_delay_1_fifo_stall_out_bitsignaltemp;
    wire [4:0] coalesced_delay_1_fifo_data_out;
    wire [0:0] coalesced_delay_2_fifo_valid_in;
    wire coalesced_delay_2_fifo_valid_in_bitsignaltemp;
    wire [0:0] coalesced_delay_2_fifo_stall_in;
    wire coalesced_delay_2_fifo_stall_in_bitsignaltemp;
    wire [33:0] coalesced_delay_2_fifo_data_in;
    wire [0:0] coalesced_delay_2_fifo_valid_out;
    wire coalesced_delay_2_fifo_valid_out_bitsignaltemp;
    wire [0:0] coalesced_delay_2_fifo_stall_out;
    wire coalesced_delay_2_fifo_stall_out_bitsignaltemp;
    wire [33:0] coalesced_delay_2_fifo_data_out;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_inc61182_zlaswp10_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_inc61182_zlaswp10_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17_b;
    wire [63:0] bubble_join_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_q;
    wire [63:0] bubble_select_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_b;
    wire [63:0] bubble_join_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_q;
    wire [63:0] bubble_select_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm3213_zlaswp55_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm3213_zlaswp55_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm3414_zlaswp66_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm3414_zlaswp66_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm3615_zlaswp75_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm3615_zlaswp75_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm3816_zlaswp100_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm3816_zlaswp100_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_102_zlaswp128_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_102_zlaswp128_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_119_zlaswp135_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_119_zlaswp135_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_71_zlaswp97_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_71_zlaswp97_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_87_zlaswp120_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_87_zlaswp120_b;
    wire [0:0] bubble_join_i_llvm_fpga_pipeline_keep_going_zlaswp4_q;
    wire [0:0] bubble_select_i_llvm_fpga_pipeline_keep_going_zlaswp4_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_pop40_zlaswp26_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_pop40_zlaswp26_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_b;
    wire [31:0] bubble_join_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_q;
    wire [31:0] bubble_select_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_b;
    wire [31:0] bubble_join_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_q;
    wire [31:0] bubble_select_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_b;
    wire [31:0] bubble_join_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_q;
    wire [31:0] bubble_select_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_b;
    wire [31:0] bubble_join_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_q;
    wire [31:0] bubble_select_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_b;
    wire [31:0] bubble_join_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_q;
    wire [31:0] bubble_select_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_b;
    wire [2:0] bubble_join_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_q;
    wire [2:0] bubble_select_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_b;
    wire [2:0] bubble_join_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_q;
    wire [2:0] bubble_select_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_b;
    wire [141:0] bubble_join_stall_entry_q;
    wire [31:0] bubble_select_stall_entry_b;
    wire [0:0] bubble_select_stall_entry_c;
    wire [31:0] bubble_select_stall_entry_d;
    wire [31:0] bubble_select_stall_entry_e;
    wire [0:0] bubble_select_stall_entry_f;
    wire [0:0] bubble_select_stall_entry_g;
    wire [0:0] bubble_select_stall_entry_h;
    wire [0:0] bubble_select_stall_entry_i;
    wire [0:0] bubble_select_stall_entry_j;
    wire [0:0] bubble_select_stall_entry_k;
    wire [0:0] bubble_select_stall_entry_l;
    wire [0:0] bubble_select_stall_entry_m;
    wire [0:0] bubble_select_stall_entry_n;
    wire [0:0] bubble_select_stall_entry_o;
    wire [0:0] bubble_select_stall_entry_p;
    wire [0:0] bubble_select_stall_entry_q;
    wire [31:0] bubble_select_stall_entry_r;
    wire [0:0] bubble_select_stall_entry_s;
    wire [141:0] bubble_join_zlaswp_B6_merge_reg_aunroll_x_q;
    wire [0:0] bubble_select_zlaswp_B6_merge_reg_aunroll_x_b;
    wire [31:0] bubble_select_zlaswp_B6_merge_reg_aunroll_x_c;
    wire [31:0] bubble_select_zlaswp_B6_merge_reg_aunroll_x_d;
    wire [0:0] bubble_select_zlaswp_B6_merge_reg_aunroll_x_e;
    wire [0:0] bubble_select_zlaswp_B6_merge_reg_aunroll_x_f;
    wire [0:0] bubble_select_zlaswp_B6_merge_reg_aunroll_x_g;
    wire [0:0] bubble_select_zlaswp_B6_merge_reg_aunroll_x_h;
    wire [0:0] bubble_select_zlaswp_B6_merge_reg_aunroll_x_i;
    wire [0:0] bubble_select_zlaswp_B6_merge_reg_aunroll_x_j;
    wire [0:0] bubble_select_zlaswp_B6_merge_reg_aunroll_x_k;
    wire [31:0] bubble_select_zlaswp_B6_merge_reg_aunroll_x_l;
    wire [0:0] bubble_select_zlaswp_B6_merge_reg_aunroll_x_m;
    wire [31:0] bubble_select_zlaswp_B6_merge_reg_aunroll_x_n;
    wire [0:0] bubble_select_zlaswp_B6_merge_reg_aunroll_x_o;
    wire [0:0] bubble_select_zlaswp_B6_merge_reg_aunroll_x_p;
    wire [0:0] bubble_select_zlaswp_B6_merge_reg_aunroll_x_q;
    wire [0:0] bubble_select_zlaswp_B6_merge_reg_aunroll_x_r;
    wire [0:0] bubble_select_zlaswp_B6_merge_reg_aunroll_x_s;
    wire [27:0] bubble_join_i_mul78_zlaswp18_im0_cma_q;
    wire [27:0] bubble_select_i_mul78_zlaswp18_im0_cma_b;
    wire [35:0] bubble_join_i_mul78_zlaswp18_im8_cma_q;
    wire [35:0] bubble_select_i_mul78_zlaswp18_im8_cma_b;
    wire [32:0] bubble_join_i_mul78_zlaswp18_ma3_cma_q;
    wire [32:0] bubble_select_i_mul78_zlaswp18_ma3_cma_b;
    wire [0:0] bubble_join_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_q;
    wire [0:0] bubble_select_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_b;
    wire [0:0] bubble_join_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_q;
    wire [0:0] bubble_select_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_b;
    wire [0:0] bubble_join_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_q;
    wire [0:0] bubble_select_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_b;
    wire [63:0] bubble_join_redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_q;
    wire [63:0] bubble_select_redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_b;
    wire [63:0] bubble_join_redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_q;
    wire [63:0] bubble_select_redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_b;
    wire [0:0] bubble_join_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_q;
    wire [0:0] bubble_select_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_b;
    wire [0:0] bubble_join_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_q;
    wire [0:0] bubble_select_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_b;
    wire [63:0] bubble_join_redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_q;
    wire [63:0] bubble_select_redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_b;
    wire [63:0] bubble_join_redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_q;
    wire [63:0] bubble_select_redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_b;
    wire [31:0] bubble_join_redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_q;
    wire [31:0] bubble_select_redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_b;
    wire [0:0] bubble_join_redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_q;
    wire [0:0] bubble_select_redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_b;
    wire [0:0] bubble_join_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_q;
    wire [0:0] bubble_select_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_b;
    wire [0:0] bubble_join_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_q;
    wire [0:0] bubble_select_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_b;
    wire [0:0] bubble_join_redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_q;
    wire [0:0] bubble_select_redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_b;
    wire [0:0] bubble_join_redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_q;
    wire [0:0] bubble_select_redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_b;
    wire [0:0] bubble_join_redist32_i_or_zlaswp33_q_32_fifo_q;
    wire [0:0] bubble_select_redist32_i_or_zlaswp33_q_32_fifo_b;
    wire [0:0] bubble_join_redist33_i_or_zlaswp33_q_63_fifo_q;
    wire [0:0] bubble_select_redist33_i_or_zlaswp33_q_63_fifo_b;
    wire [0:0] bubble_join_redist34_i_notcmp_zlaswp31_q_31_fifo_q;
    wire [0:0] bubble_select_redist34_i_notcmp_zlaswp31_q_31_fifo_b;
    wire [2:0] bubble_join_redist35_i_next_cleanups_zlaswp34_q_32_fifo_q;
    wire [2:0] bubble_select_redist35_i_next_cleanups_zlaswp34_q_32_fifo_b;
    wire [0:0] bubble_join_redist36_i_masked_zlaswp139_q_63_fifo_q;
    wire [0:0] bubble_select_redist36_i_masked_zlaswp139_q_63_fifo_b;
    wire [31:0] bubble_join_redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_q;
    wire [31:0] bubble_select_redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_b;
    wire [31:0] bubble_join_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_q;
    wire [31:0] bubble_select_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_b;
    wire [31:0] bubble_join_redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_q;
    wire [31:0] bubble_select_redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_b;
    wire [31:0] bubble_join_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_q;
    wire [31:0] bubble_select_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_b;
    wire [31:0] bubble_join_redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_q;
    wire [31:0] bubble_select_redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_b;
    wire [0:0] bubble_join_redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_q;
    wire [0:0] bubble_select_redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_b;
    wire [0:0] bubble_join_redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_q;
    wire [0:0] bubble_select_redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_b;
    wire [0:0] bubble_join_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_q;
    wire [0:0] bubble_select_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_b;
    wire [0:0] bubble_join_redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_q;
    wire [0:0] bubble_select_redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_b;
    wire [0:0] bubble_join_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_q;
    wire [0:0] bubble_select_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_b;
    wire [0:0] bubble_join_redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_q;
    wire [0:0] bubble_select_redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_b;
    wire [0:0] bubble_join_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_q;
    wire [0:0] bubble_select_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_b;
    wire [0:0] bubble_join_redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_q;
    wire [0:0] bubble_select_redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_b;
    wire [0:0] bubble_join_redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_q;
    wire [0:0] bubble_select_redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_b;
    wire [0:0] bubble_join_redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_q;
    wire [0:0] bubble_select_redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_b;
    wire [0:0] bubble_join_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_q;
    wire [0:0] bubble_select_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_b;
    wire [0:0] bubble_join_redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_q;
    wire [0:0] bubble_select_redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_b;
    wire [0:0] bubble_join_redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_q;
    wire [0:0] bubble_select_redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_b;
    wire [0:0] bubble_join_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_q;
    wire [0:0] bubble_select_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_b;
    wire [0:0] bubble_join_redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_q;
    wire [0:0] bubble_select_redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_b;
    wire [0:0] bubble_join_redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_q;
    wire [0:0] bubble_select_redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_b;
    wire [0:0] bubble_join_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_q;
    wire [0:0] bubble_select_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_b;
    wire [0:0] bubble_join_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_q;
    wire [0:0] bubble_select_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_b;
    wire [0:0] bubble_join_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_q;
    wire [0:0] bubble_select_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_b;
    wire [0:0] bubble_join_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_q;
    wire [0:0] bubble_select_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_b;
    wire [31:0] bubble_join_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_q;
    wire [31:0] bubble_select_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_b;
    wire [31:0] bubble_join_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_q;
    wire [31:0] bubble_select_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_b;
    wire [32:0] bubble_join_coalesced_delay_0_fifo_q;
    wire [32:0] bubble_select_coalesced_delay_0_fifo_b;
    wire [4:0] bubble_join_coalesced_delay_1_fifo_q;
    wire [4:0] bubble_select_coalesced_delay_1_fifo_b;
    wire [33:0] bubble_join_coalesced_delay_2_fifo_q;
    wire [33:0] bubble_select_coalesced_delay_2_fifo_b;
    wire [0:0] SE_i_add79_zlaswp21_wireValid;
    wire [0:0] SE_i_add79_zlaswp21_and0;
    wire [0:0] SE_i_add79_zlaswp21_backStall;
    wire [0:0] SE_i_add79_zlaswp21_V0;
    wire [0:0] SE_i_add89_zlaswp70_wireValid;
    wire [0:0] SE_i_add89_zlaswp70_and0;
    wire [0:0] SE_i_add89_zlaswp70_backStall;
    wire [0:0] SE_i_add89_zlaswp70_V0;
    wire [0:0] SE_i_cmp76_zlaswp15_wireValid;
    wire [0:0] SE_i_cmp76_zlaswp15_and0;
    wire [0:0] SE_i_cmp76_zlaswp15_and1;
    wire [0:0] SE_i_cmp76_zlaswp15_backStall;
    wire [0:0] SE_i_cmp76_zlaswp15_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_or1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_or2;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_V2;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_V3;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_or1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_or2;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_V2;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_V3;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_backStall;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_V2;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_backStall;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_V2;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_backStall;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_V1;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_backStall;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_V1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg4;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg4;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed4;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg5;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg5;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed5;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg6;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg6;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed6;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg7;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg7;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed7;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg8;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg8;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed8;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg9;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg9;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed9;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg10;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg10;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed10;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg11;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg11;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed11;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg12;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg12;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed12;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg13;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg13;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed13;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg14;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg14;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed14;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg15;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg15;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed15;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg16;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg16;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed16;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg17;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg17;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed17;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg18;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg18;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed18;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg19;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg19;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed19;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg20;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg20;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed20;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or0;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or3;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or4;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or5;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or6;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or7;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or8;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or9;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or10;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or11;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or12;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or13;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or14;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or15;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or16;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or17;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or18;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or19;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V0;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V3;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V4;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V5;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V6;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V7;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V8;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V9;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V10;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V11;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V12;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V13;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V14;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V15;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V16;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V17;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V18;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V19;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V20;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_or2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_V3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_or2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_V3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_or2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_V3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_or2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_V3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_and0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_and1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_and0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_and0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_and0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_and0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_and1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_V1;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_lastiniteration_zlaswp9_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_lastiniteration_zlaswp9_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_zlaswp43_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_zlaswp43_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_zlaswp47_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_zlaswp47_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_zlaswp89_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_zlaswp89_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_zlaswp106_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_zlaswp106_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_zlaswp80_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_zlaswp80_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi64_push22_zlaswp109_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi64_push22_zlaswp109_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_zlaswp111_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_zlaswp111_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_zlaswp38_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_zlaswp38_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi80_push24_zlaswp102_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi80_push24_zlaswp102_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_zlaswp84_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_zlaswp84_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_zlaswp41_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_zlaswp41_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_notexitcond_zlaswp32_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_notexitcond_zlaswp32_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_push40_zlaswp27_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_push40_zlaswp27_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_reduction_zlaswp_33228_push38_zlaswp62_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_reduction_zlaswp_33228_push38_zlaswp62_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_lm18611229_push39_zlaswp69_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_lm18611229_push39_zlaswp69_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_lm19012230_push41_zlaswp14_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_lm19012230_push41_zlaswp14_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_zlaswp20_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_zlaswp20_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_storemerge68_push19_zlaswp138_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_storemerge68_push19_zlaswp138_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i3_cleanups_push29_zlaswp35_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i3_cleanups_push29_zlaswp35_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i3_initerations_push28_zlaswp7_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i3_initerations_push28_zlaswp7_backStall;
    reg [0:0] SE_i_masked_zlaswp139_R_v_0;
    wire [0:0] SE_i_masked_zlaswp139_v_s_0;
    wire [0:0] SE_i_masked_zlaswp139_s_tv_0;
    wire [0:0] SE_i_masked_zlaswp139_backEN;
    wire [0:0] SE_i_masked_zlaswp139_and0;
    wire [0:0] SE_i_masked_zlaswp139_backStall;
    wire [0:0] SE_i_masked_zlaswp139_V0;
    reg [0:0] SE_i_next_cleanups_zlaswp34_R_v_0;
    wire [0:0] SE_i_next_cleanups_zlaswp34_v_s_0;
    wire [0:0] SE_i_next_cleanups_zlaswp34_s_tv_0;
    wire [0:0] SE_i_next_cleanups_zlaswp34_backEN;
    wire [0:0] SE_i_next_cleanups_zlaswp34_backStall;
    wire [0:0] SE_i_next_cleanups_zlaswp34_V0;
    wire [0:0] SE_i_next_initerations_zlaswp6_vt_join_wireValid;
    wire [0:0] SE_i_next_initerations_zlaswp6_vt_join_wireStall;
    wire [0:0] SE_i_next_initerations_zlaswp6_vt_join_StallValid;
    wire [0:0] SE_i_next_initerations_zlaswp6_vt_join_toReg0;
    reg [0:0] SE_i_next_initerations_zlaswp6_vt_join_fromReg0;
    wire [0:0] SE_i_next_initerations_zlaswp6_vt_join_consumed0;
    wire [0:0] SE_i_next_initerations_zlaswp6_vt_join_toReg1;
    reg [0:0] SE_i_next_initerations_zlaswp6_vt_join_fromReg1;
    wire [0:0] SE_i_next_initerations_zlaswp6_vt_join_consumed1;
    wire [0:0] SE_i_next_initerations_zlaswp6_vt_join_and0;
    wire [0:0] SE_i_next_initerations_zlaswp6_vt_join_or0;
    wire [0:0] SE_i_next_initerations_zlaswp6_vt_join_backStall;
    wire [0:0] SE_i_next_initerations_zlaswp6_vt_join_V0;
    wire [0:0] SE_i_next_initerations_zlaswp6_vt_join_V1;
    wire [0:0] SE_i_or_zlaswp33_wireValid;
    wire [0:0] SE_i_or_zlaswp33_wireStall;
    wire [0:0] SE_i_or_zlaswp33_StallValid;
    wire [0:0] SE_i_or_zlaswp33_toReg0;
    reg [0:0] SE_i_or_zlaswp33_fromReg0;
    wire [0:0] SE_i_or_zlaswp33_consumed0;
    wire [0:0] SE_i_or_zlaswp33_toReg1;
    reg [0:0] SE_i_or_zlaswp33_fromReg1;
    wire [0:0] SE_i_or_zlaswp33_consumed1;
    wire [0:0] SE_i_or_zlaswp33_toReg2;
    reg [0:0] SE_i_or_zlaswp33_fromReg2;
    wire [0:0] SE_i_or_zlaswp33_consumed2;
    wire [0:0] SE_i_or_zlaswp33_toReg3;
    reg [0:0] SE_i_or_zlaswp33_fromReg3;
    wire [0:0] SE_i_or_zlaswp33_consumed3;
    wire [0:0] SE_i_or_zlaswp33_toReg4;
    reg [0:0] SE_i_or_zlaswp33_fromReg4;
    wire [0:0] SE_i_or_zlaswp33_consumed4;
    wire [0:0] SE_i_or_zlaswp33_toReg5;
    reg [0:0] SE_i_or_zlaswp33_fromReg5;
    wire [0:0] SE_i_or_zlaswp33_consumed5;
    wire [0:0] SE_i_or_zlaswp33_and0;
    wire [0:0] SE_i_or_zlaswp33_or0;
    wire [0:0] SE_i_or_zlaswp33_or1;
    wire [0:0] SE_i_or_zlaswp33_or2;
    wire [0:0] SE_i_or_zlaswp33_or3;
    wire [0:0] SE_i_or_zlaswp33_or4;
    wire [0:0] SE_i_or_zlaswp33_backStall;
    wire [0:0] SE_i_or_zlaswp33_V0;
    wire [0:0] SE_i_or_zlaswp33_V1;
    wire [0:0] SE_i_or_zlaswp33_V2;
    wire [0:0] SE_i_or_zlaswp33_V3;
    wire [0:0] SE_i_or_zlaswp33_V4;
    wire [0:0] SE_i_or_zlaswp33_V5;
    reg [0:0] SE_i_phi_decision211_xor_and_i0_zlaswp30_R_v_0;
    reg [0:0] SE_i_phi_decision211_xor_and_i0_zlaswp30_R_v_1;
    reg [0:0] SE_i_phi_decision211_xor_and_i0_zlaswp30_R_v_2;
    wire [0:0] SE_i_phi_decision211_xor_and_i0_zlaswp30_v_s_0;
    wire [0:0] SE_i_phi_decision211_xor_and_i0_zlaswp30_s_tv_0;
    wire [0:0] SE_i_phi_decision211_xor_and_i0_zlaswp30_s_tv_1;
    wire [0:0] SE_i_phi_decision211_xor_and_i0_zlaswp30_s_tv_2;
    wire [0:0] SE_i_phi_decision211_xor_and_i0_zlaswp30_backEN;
    wire [0:0] SE_i_phi_decision211_xor_and_i0_zlaswp30_and0;
    wire [0:0] SE_i_phi_decision211_xor_and_i0_zlaswp30_or0;
    wire [0:0] SE_i_phi_decision211_xor_and_i0_zlaswp30_or1;
    wire [0:0] SE_i_phi_decision211_xor_and_i0_zlaswp30_backStall;
    wire [0:0] SE_i_phi_decision211_xor_and_i0_zlaswp30_V0;
    wire [0:0] SE_i_phi_decision211_xor_and_i0_zlaswp30_V1;
    wire [0:0] SE_i_phi_decision211_xor_and_i0_zlaswp30_V2;
    wire [0:0] SE_i_reduction_zlaswp_105_zlaswp130_wireValid;
    wire [0:0] SE_i_reduction_zlaswp_105_zlaswp130_and0;
    wire [0:0] SE_i_reduction_zlaswp_105_zlaswp130_and1;
    wire [0:0] SE_i_reduction_zlaswp_105_zlaswp130_backStall;
    wire [0:0] SE_i_reduction_zlaswp_105_zlaswp130_V0;
    wire [0:0] SE_i_reduction_zlaswp_107_zlaswp132_wireValid;
    wire [0:0] SE_i_reduction_zlaswp_107_zlaswp132_and0;
    wire [0:0] SE_i_reduction_zlaswp_107_zlaswp132_backStall;
    wire [0:0] SE_i_reduction_zlaswp_107_zlaswp132_V0;
    reg [0:0] SE_i_reduction_zlaswp_108_zlaswp133_R_v_0;
    wire [0:0] SE_i_reduction_zlaswp_108_zlaswp133_v_s_0;
    wire [0:0] SE_i_reduction_zlaswp_108_zlaswp133_s_tv_0;
    wire [0:0] SE_i_reduction_zlaswp_108_zlaswp133_backEN;
    wire [0:0] SE_i_reduction_zlaswp_108_zlaswp133_and0;
    wire [0:0] SE_i_reduction_zlaswp_108_zlaswp133_backStall;
    wire [0:0] SE_i_reduction_zlaswp_108_zlaswp133_V0;
    wire [0:0] SE_i_reduction_zlaswp_39_zlaswp44_wireValid;
    wire [0:0] SE_i_reduction_zlaswp_39_zlaswp44_wireStall;
    wire [0:0] SE_i_reduction_zlaswp_39_zlaswp44_StallValid;
    wire [0:0] SE_i_reduction_zlaswp_39_zlaswp44_toReg0;
    reg [0:0] SE_i_reduction_zlaswp_39_zlaswp44_fromReg0;
    wire [0:0] SE_i_reduction_zlaswp_39_zlaswp44_consumed0;
    wire [0:0] SE_i_reduction_zlaswp_39_zlaswp44_toReg1;
    reg [0:0] SE_i_reduction_zlaswp_39_zlaswp44_fromReg1;
    wire [0:0] SE_i_reduction_zlaswp_39_zlaswp44_consumed1;
    wire [0:0] SE_i_reduction_zlaswp_39_zlaswp44_and0;
    wire [0:0] SE_i_reduction_zlaswp_39_zlaswp44_and1;
    wire [0:0] SE_i_reduction_zlaswp_39_zlaswp44_and2;
    wire [0:0] SE_i_reduction_zlaswp_39_zlaswp44_and3;
    wire [0:0] SE_i_reduction_zlaswp_39_zlaswp44_and4;
    wire [0:0] SE_i_reduction_zlaswp_39_zlaswp44_and5;
    wire [0:0] SE_i_reduction_zlaswp_39_zlaswp44_or0;
    wire [0:0] SE_i_reduction_zlaswp_39_zlaswp44_backStall;
    wire [0:0] SE_i_reduction_zlaswp_39_zlaswp44_V0;
    wire [0:0] SE_i_reduction_zlaswp_39_zlaswp44_V1;
    wire [0:0] SE_i_reduction_zlaswp_40_zlaswp48_wireValid;
    wire [0:0] SE_i_reduction_zlaswp_40_zlaswp48_wireStall;
    wire [0:0] SE_i_reduction_zlaswp_40_zlaswp48_StallValid;
    wire [0:0] SE_i_reduction_zlaswp_40_zlaswp48_toReg0;
    reg [0:0] SE_i_reduction_zlaswp_40_zlaswp48_fromReg0;
    wire [0:0] SE_i_reduction_zlaswp_40_zlaswp48_consumed0;
    wire [0:0] SE_i_reduction_zlaswp_40_zlaswp48_toReg1;
    reg [0:0] SE_i_reduction_zlaswp_40_zlaswp48_fromReg1;
    wire [0:0] SE_i_reduction_zlaswp_40_zlaswp48_consumed1;
    wire [0:0] SE_i_reduction_zlaswp_40_zlaswp48_and0;
    wire [0:0] SE_i_reduction_zlaswp_40_zlaswp48_or0;
    wire [0:0] SE_i_reduction_zlaswp_40_zlaswp48_backStall;
    wire [0:0] SE_i_reduction_zlaswp_40_zlaswp48_V0;
    wire [0:0] SE_i_reduction_zlaswp_40_zlaswp48_V1;
    wire [0:0] SE_i_reduction_zlaswp_45_zlaswp58_wireValid;
    wire [0:0] SE_i_reduction_zlaswp_45_zlaswp58_wireStall;
    wire [0:0] SE_i_reduction_zlaswp_45_zlaswp58_StallValid;
    wire [0:0] SE_i_reduction_zlaswp_45_zlaswp58_toReg0;
    reg [0:0] SE_i_reduction_zlaswp_45_zlaswp58_fromReg0;
    wire [0:0] SE_i_reduction_zlaswp_45_zlaswp58_consumed0;
    wire [0:0] SE_i_reduction_zlaswp_45_zlaswp58_toReg1;
    reg [0:0] SE_i_reduction_zlaswp_45_zlaswp58_fromReg1;
    wire [0:0] SE_i_reduction_zlaswp_45_zlaswp58_consumed1;
    wire [0:0] SE_i_reduction_zlaswp_45_zlaswp58_toReg2;
    reg [0:0] SE_i_reduction_zlaswp_45_zlaswp58_fromReg2;
    wire [0:0] SE_i_reduction_zlaswp_45_zlaswp58_consumed2;
    wire [0:0] SE_i_reduction_zlaswp_45_zlaswp58_and0;
    wire [0:0] SE_i_reduction_zlaswp_45_zlaswp58_or0;
    wire [0:0] SE_i_reduction_zlaswp_45_zlaswp58_or1;
    wire [0:0] SE_i_reduction_zlaswp_45_zlaswp58_backStall;
    wire [0:0] SE_i_reduction_zlaswp_45_zlaswp58_V0;
    wire [0:0] SE_i_reduction_zlaswp_45_zlaswp58_V1;
    wire [0:0] SE_i_reduction_zlaswp_45_zlaswp58_V2;
    wire [0:0] SE_i_reduction_zlaswp_46_zlaswp59_wireValid;
    wire [0:0] SE_i_reduction_zlaswp_46_zlaswp59_wireStall;
    wire [0:0] SE_i_reduction_zlaswp_46_zlaswp59_StallValid;
    wire [0:0] SE_i_reduction_zlaswp_46_zlaswp59_toReg0;
    reg [0:0] SE_i_reduction_zlaswp_46_zlaswp59_fromReg0;
    wire [0:0] SE_i_reduction_zlaswp_46_zlaswp59_consumed0;
    wire [0:0] SE_i_reduction_zlaswp_46_zlaswp59_toReg1;
    reg [0:0] SE_i_reduction_zlaswp_46_zlaswp59_fromReg1;
    wire [0:0] SE_i_reduction_zlaswp_46_zlaswp59_consumed1;
    wire [0:0] SE_i_reduction_zlaswp_46_zlaswp59_and0;
    wire [0:0] SE_i_reduction_zlaswp_46_zlaswp59_and1;
    wire [0:0] SE_i_reduction_zlaswp_46_zlaswp59_and2;
    wire [0:0] SE_i_reduction_zlaswp_46_zlaswp59_and3;
    wire [0:0] SE_i_reduction_zlaswp_46_zlaswp59_and4;
    wire [0:0] SE_i_reduction_zlaswp_46_zlaswp59_or0;
    wire [0:0] SE_i_reduction_zlaswp_46_zlaswp59_backStall;
    wire [0:0] SE_i_reduction_zlaswp_46_zlaswp59_V0;
    wire [0:0] SE_i_reduction_zlaswp_46_zlaswp59_V1;
    wire [0:0] SE_i_reduction_zlaswp_61_zlaswp86_wireValid;
    wire [0:0] SE_i_reduction_zlaswp_61_zlaswp86_wireStall;
    wire [0:0] SE_i_reduction_zlaswp_61_zlaswp86_StallValid;
    wire [0:0] SE_i_reduction_zlaswp_61_zlaswp86_toReg0;
    reg [0:0] SE_i_reduction_zlaswp_61_zlaswp86_fromReg0;
    wire [0:0] SE_i_reduction_zlaswp_61_zlaswp86_consumed0;
    wire [0:0] SE_i_reduction_zlaswp_61_zlaswp86_toReg1;
    reg [0:0] SE_i_reduction_zlaswp_61_zlaswp86_fromReg1;
    wire [0:0] SE_i_reduction_zlaswp_61_zlaswp86_consumed1;
    wire [0:0] SE_i_reduction_zlaswp_61_zlaswp86_and0;
    wire [0:0] SE_i_reduction_zlaswp_61_zlaswp86_or0;
    wire [0:0] SE_i_reduction_zlaswp_61_zlaswp86_backStall;
    wire [0:0] SE_i_reduction_zlaswp_61_zlaswp86_V0;
    wire [0:0] SE_i_reduction_zlaswp_61_zlaswp86_V1;
    wire [0:0] SE_i_reduction_zlaswp_62_zlaswp87_wireValid;
    wire [0:0] SE_i_reduction_zlaswp_62_zlaswp87_and0;
    wire [0:0] SE_i_reduction_zlaswp_62_zlaswp87_and1;
    wire [0:0] SE_i_reduction_zlaswp_62_zlaswp87_and2;
    wire [0:0] SE_i_reduction_zlaswp_62_zlaswp87_and3;
    wire [0:0] SE_i_reduction_zlaswp_62_zlaswp87_and4;
    wire [0:0] SE_i_reduction_zlaswp_62_zlaswp87_backStall;
    wire [0:0] SE_i_reduction_zlaswp_62_zlaswp87_V0;
    wire [0:0] SE_i_reduction_zlaswp_63_zlaswp90_wireValid;
    wire [0:0] SE_i_reduction_zlaswp_63_zlaswp90_wireStall;
    wire [0:0] SE_i_reduction_zlaswp_63_zlaswp90_StallValid;
    wire [0:0] SE_i_reduction_zlaswp_63_zlaswp90_toReg0;
    reg [0:0] SE_i_reduction_zlaswp_63_zlaswp90_fromReg0;
    wire [0:0] SE_i_reduction_zlaswp_63_zlaswp90_consumed0;
    wire [0:0] SE_i_reduction_zlaswp_63_zlaswp90_toReg1;
    reg [0:0] SE_i_reduction_zlaswp_63_zlaswp90_fromReg1;
    wire [0:0] SE_i_reduction_zlaswp_63_zlaswp90_consumed1;
    wire [0:0] SE_i_reduction_zlaswp_63_zlaswp90_and0;
    wire [0:0] SE_i_reduction_zlaswp_63_zlaswp90_or0;
    wire [0:0] SE_i_reduction_zlaswp_63_zlaswp90_backStall;
    wire [0:0] SE_i_reduction_zlaswp_63_zlaswp90_V0;
    wire [0:0] SE_i_reduction_zlaswp_63_zlaswp90_V1;
    reg [0:0] SE_i_reduction_zlaswp_68_zlaswp95_R_v_0;
    wire [0:0] SE_i_reduction_zlaswp_68_zlaswp95_v_s_0;
    wire [0:0] SE_i_reduction_zlaswp_68_zlaswp95_s_tv_0;
    wire [0:0] SE_i_reduction_zlaswp_68_zlaswp95_backEN;
    wire [0:0] SE_i_reduction_zlaswp_68_zlaswp95_and0;
    wire [0:0] SE_i_reduction_zlaswp_68_zlaswp95_backStall;
    wire [0:0] SE_i_reduction_zlaswp_68_zlaswp95_V0;
    wire [0:0] SE_i_reduction_zlaswp_80_zlaswp113_wireValid;
    wire [0:0] SE_i_reduction_zlaswp_80_zlaswp113_wireStall;
    wire [0:0] SE_i_reduction_zlaswp_80_zlaswp113_StallValid;
    wire [0:0] SE_i_reduction_zlaswp_80_zlaswp113_toReg0;
    reg [0:0] SE_i_reduction_zlaswp_80_zlaswp113_fromReg0;
    wire [0:0] SE_i_reduction_zlaswp_80_zlaswp113_consumed0;
    wire [0:0] SE_i_reduction_zlaswp_80_zlaswp113_toReg1;
    reg [0:0] SE_i_reduction_zlaswp_80_zlaswp113_fromReg1;
    wire [0:0] SE_i_reduction_zlaswp_80_zlaswp113_consumed1;
    wire [0:0] SE_i_reduction_zlaswp_80_zlaswp113_and0;
    wire [0:0] SE_i_reduction_zlaswp_80_zlaswp113_or0;
    wire [0:0] SE_i_reduction_zlaswp_80_zlaswp113_backStall;
    wire [0:0] SE_i_reduction_zlaswp_80_zlaswp113_V0;
    wire [0:0] SE_i_reduction_zlaswp_80_zlaswp113_V1;
    wire [0:0] SE_i_reduction_zlaswp_83_zlaswp115_wireValid;
    wire [0:0] SE_i_reduction_zlaswp_83_zlaswp115_and0;
    wire [0:0] SE_i_reduction_zlaswp_83_zlaswp115_and1;
    wire [0:0] SE_i_reduction_zlaswp_83_zlaswp115_and2;
    wire [0:0] SE_i_reduction_zlaswp_83_zlaswp115_backStall;
    wire [0:0] SE_i_reduction_zlaswp_83_zlaswp115_V0;
    reg [0:0] SE_i_reduction_zlaswp_86_zlaswp118_R_v_0;
    wire [0:0] SE_i_reduction_zlaswp_86_zlaswp118_v_s_0;
    wire [0:0] SE_i_reduction_zlaswp_86_zlaswp118_s_tv_0;
    wire [0:0] SE_i_reduction_zlaswp_86_zlaswp118_backEN;
    wire [0:0] SE_i_reduction_zlaswp_86_zlaswp118_and0;
    wire [0:0] SE_i_reduction_zlaswp_86_zlaswp118_backStall;
    wire [0:0] SE_i_reduction_zlaswp_86_zlaswp118_V0;
    wire [0:0] SE_i_reduction_zlaswp_94_zlaswp123_wireValid;
    wire [0:0] SE_i_reduction_zlaswp_94_zlaswp123_and0;
    wire [0:0] SE_i_reduction_zlaswp_94_zlaswp123_and1;
    wire [0:0] SE_i_reduction_zlaswp_94_zlaswp123_and2;
    wire [0:0] SE_i_reduction_zlaswp_94_zlaswp123_backStall;
    wire [0:0] SE_i_reduction_zlaswp_94_zlaswp123_V0;
    wire [0:0] SE_i_reduction_zlaswp_96_zlaswp125_wireValid;
    wire [0:0] SE_i_reduction_zlaswp_96_zlaswp125_and0;
    wire [0:0] SE_i_reduction_zlaswp_96_zlaswp125_backStall;
    wire [0:0] SE_i_reduction_zlaswp_96_zlaswp125_V0;
    reg [0:0] SE_i_reduction_zlaswp_97_zlaswp126_R_v_0;
    wire [0:0] SE_i_reduction_zlaswp_97_zlaswp126_v_s_0;
    wire [0:0] SE_i_reduction_zlaswp_97_zlaswp126_s_tv_0;
    wire [0:0] SE_i_reduction_zlaswp_97_zlaswp126_backEN;
    wire [0:0] SE_i_reduction_zlaswp_97_zlaswp126_and0;
    wire [0:0] SE_i_reduction_zlaswp_97_zlaswp126_backStall;
    wire [0:0] SE_i_reduction_zlaswp_97_zlaswp126_V0;
    wire [0:0] SE_stall_entry_wireValid;
    wire [0:0] SE_stall_entry_backStall;
    wire [0:0] SE_stall_entry_V0;
    wire [0:0] SE_i_lm3615_toi1_intcast65_zlaswp76_sel_x_wireValid;
    wire [0:0] SE_i_lm3615_toi1_intcast65_zlaswp76_sel_x_and0;
    wire [0:0] SE_i_lm3615_toi1_intcast65_zlaswp76_sel_x_backStall;
    wire [0:0] SE_i_lm3615_toi1_intcast65_zlaswp76_sel_x_V0;
    wire [0:0] SE_i_lm3816_toi1_intcast81_zlaswp101_sel_x_wireValid;
    wire [0:0] SE_i_lm3816_toi1_intcast81_zlaswp101_sel_x_and0;
    wire [0:0] SE_i_lm3816_toi1_intcast81_zlaswp101_sel_x_backStall;
    wire [0:0] SE_i_lm3816_toi1_intcast81_zlaswp101_sel_x_V0;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_wireStall;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_StallValid;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg0;
    reg [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg0;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed0;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg1;
    reg [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg1;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed1;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg2;
    reg [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg2;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed2;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg3;
    reg [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg3;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed3;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg4;
    reg [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg4;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed4;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg5;
    reg [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg5;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed5;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg6;
    reg [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg6;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed6;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg7;
    reg [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg7;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed7;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg8;
    reg [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg8;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed8;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg9;
    reg [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg9;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed9;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg10;
    reg [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg10;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed10;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg11;
    reg [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg11;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed11;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg12;
    reg [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg12;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed12;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg13;
    reg [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg13;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed13;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg14;
    reg [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg14;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed14;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg15;
    reg [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg15;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed15;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_or0;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_or1;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_or2;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_or3;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_or4;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_or5;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_or6;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_or7;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_or8;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_or9;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_or10;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_or11;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_or12;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_or13;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_or14;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_backStall;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_V0;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_V1;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_V2;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_V3;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_V4;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_V5;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_V6;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_V7;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_V8;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_V9;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_V10;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_V11;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_V12;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_V13;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_V14;
    wire [0:0] SE_out_zlaswp_B6_merge_reg_aunroll_x_V15;
    reg [0:0] SE_i_mul78_zlaswp18_im0_cma_R_s_0;
    reg [0:0] SE_i_mul78_zlaswp18_im0_cma_R_s_1;
    reg [0:0] SE_i_mul78_zlaswp18_im0_cma_R_v_0;
    reg [0:0] SE_i_mul78_zlaswp18_im0_cma_R_v_1;
    reg [0:0] SE_i_mul78_zlaswp18_im0_cma_R_v_2;
    wire [0:0] SE_i_mul78_zlaswp18_im0_cma_v_s_0;
    wire [0:0] SE_i_mul78_zlaswp18_im0_cma_s_tv_0;
    wire [0:0] SE_i_mul78_zlaswp18_im0_cma_s_tv_1;
    wire [0:0] SE_i_mul78_zlaswp18_im0_cma_s_tv_2;
    wire [0:0] SE_i_mul78_zlaswp18_im0_cma_backEN;
    wire [0:0] SE_i_mul78_zlaswp18_im0_cma_and0;
    wire [0:0] SE_i_mul78_zlaswp18_im0_cma_or0;
    wire [0:0] SE_i_mul78_zlaswp18_im0_cma_or1;
    wire [0:0] SE_i_mul78_zlaswp18_im0_cma_backStall;
    wire [0:0] SE_i_mul78_zlaswp18_im0_cma_V0;
    wire [0:0] SE_i_mul78_zlaswp18_im0_cma_V1;
    wire [0:0] SE_i_mul78_zlaswp18_im0_cma_V2;
    wire [0:0] SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_wireValid;
    wire [0:0] SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_wireStall;
    wire [0:0] SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_StallValid;
    wire [0:0] SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_toReg0;
    reg [0:0] SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_fromReg0;
    wire [0:0] SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_consumed0;
    wire [0:0] SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_toReg1;
    reg [0:0] SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_fromReg1;
    wire [0:0] SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_consumed1;
    wire [0:0] SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_or0;
    wire [0:0] SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_backStall;
    wire [0:0] SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_V0;
    wire [0:0] SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_V1;
    reg [0:0] SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_R_v_0;
    reg [0:0] SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_R_v_1;
    wire [0:0] SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_v_s_0;
    wire [0:0] SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_s_tv_0;
    wire [0:0] SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_s_tv_1;
    wire [0:0] SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_backEN;
    wire [0:0] SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_or0;
    wire [0:0] SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_backStall;
    wire [0:0] SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_V0;
    wire [0:0] SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_V1;
    reg [0:0] SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_R_v_0;
    wire [0:0] SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_v_s_0;
    wire [0:0] SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_s_tv_0;
    wire [0:0] SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_backEN;
    wire [0:0] SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_backStall;
    wire [0:0] SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_V0;
    reg [0:0] SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_R_v_0;
    wire [0:0] SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_v_s_0;
    wire [0:0] SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_s_tv_0;
    wire [0:0] SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_backEN;
    wire [0:0] SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_backStall;
    wire [0:0] SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_V0;
    reg [0:0] SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_R_v_0;
    reg [0:0] SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_R_v_1;
    wire [0:0] SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_v_s_0;
    wire [0:0] SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_s_tv_0;
    wire [0:0] SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_s_tv_1;
    wire [0:0] SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_backEN;
    wire [0:0] SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_or0;
    wire [0:0] SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_backStall;
    wire [0:0] SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_V0;
    wire [0:0] SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_V1;
    reg [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_0;
    reg [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_1;
    reg [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_2;
    reg [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_3;
    reg [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_4;
    reg [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_5;
    reg [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_6;
    reg [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_7;
    reg [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_8;
    reg [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_9;
    reg [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_10;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_v_s_0;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_0;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_1;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_2;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_3;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_4;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_5;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_6;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_7;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_8;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_9;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_10;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backEN;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or0;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or1;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or2;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or3;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or4;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or5;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or6;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or7;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or8;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or9;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backStall;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V0;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V1;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V2;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V3;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V4;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V5;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V6;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V7;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V8;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V9;
    wire [0:0] SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V10;
    wire [0:0] SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireValid;
    wire [0:0] SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireStall;
    wire [0:0] SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_StallValid;
    wire [0:0] SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_toReg0;
    reg [0:0] SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg0;
    wire [0:0] SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_consumed0;
    wire [0:0] SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_toReg1;
    reg [0:0] SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg1;
    wire [0:0] SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_consumed1;
    wire [0:0] SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_or0;
    wire [0:0] SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_backStall;
    wire [0:0] SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_V0;
    wire [0:0] SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_V1;
    wire [0:0] SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_wireValid;
    wire [0:0] SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_wireStall;
    wire [0:0] SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_StallValid;
    wire [0:0] SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_toReg0;
    reg [0:0] SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_fromReg0;
    wire [0:0] SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_consumed0;
    wire [0:0] SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_toReg1;
    reg [0:0] SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_fromReg1;
    wire [0:0] SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_consumed1;
    wire [0:0] SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_or0;
    wire [0:0] SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_backStall;
    wire [0:0] SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_V0;
    wire [0:0] SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_V1;
    wire [0:0] SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_wireValid;
    wire [0:0] SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_wireStall;
    wire [0:0] SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_StallValid;
    wire [0:0] SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_toReg0;
    reg [0:0] SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_fromReg0;
    wire [0:0] SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_consumed0;
    wire [0:0] SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_toReg1;
    reg [0:0] SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_fromReg1;
    wire [0:0] SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_consumed1;
    wire [0:0] SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_or0;
    wire [0:0] SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_backStall;
    wire [0:0] SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_V0;
    wire [0:0] SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_V1;
    wire [0:0] SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_wireValid;
    wire [0:0] SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_wireStall;
    wire [0:0] SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_StallValid;
    wire [0:0] SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_toReg0;
    reg [0:0] SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_fromReg0;
    wire [0:0] SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_consumed0;
    wire [0:0] SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_toReg1;
    reg [0:0] SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_fromReg1;
    wire [0:0] SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_consumed1;
    wire [0:0] SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_or0;
    wire [0:0] SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_backStall;
    wire [0:0] SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_V0;
    wire [0:0] SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_V1;
    reg [0:0] SE_redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_R_v_0;
    wire [0:0] SE_redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_V0;
    reg [0:0] SE_redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_R_v_0;
    wire [0:0] SE_redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_V0;
    reg [0:0] SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_R_v_0;
    reg [0:0] SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_R_v_1;
    wire [0:0] SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_s_tv_1;
    wire [0:0] SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_or0;
    wire [0:0] SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_V0;
    wire [0:0] SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_V1;
    reg [0:0] SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_R_v_0;
    wire [0:0] SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_v_s_0;
    wire [0:0] SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_s_tv_0;
    wire [0:0] SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_backEN;
    wire [0:0] SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_backStall;
    wire [0:0] SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_V0;
    reg [0:0] SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_R_v_0;
    wire [0:0] SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_v_s_0;
    wire [0:0] SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_s_tv_0;
    wire [0:0] SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_backEN;
    wire [0:0] SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_backStall;
    wire [0:0] SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_V0;
    reg [0:0] SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_R_v_0;
    wire [0:0] SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_v_s_0;
    wire [0:0] SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_s_tv_0;
    wire [0:0] SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_backEN;
    wire [0:0] SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_backStall;
    wire [0:0] SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_V0;
    reg [0:0] SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_R_v_0;
    reg [0:0] SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_R_v_1;
    wire [0:0] SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_v_s_0;
    wire [0:0] SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_s_tv_0;
    wire [0:0] SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_s_tv_1;
    wire [0:0] SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_backEN;
    wire [0:0] SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_or0;
    wire [0:0] SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_backStall;
    wire [0:0] SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_V0;
    wire [0:0] SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_V1;
    wire [0:0] SE_out_redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_wireValid;
    wire [0:0] SE_out_redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_and0;
    wire [0:0] SE_out_redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_backStall;
    wire [0:0] SE_out_redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_V0;
    wire [0:0] SE_out_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_wireValid;
    wire [0:0] SE_out_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_and0;
    wire [0:0] SE_out_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_and1;
    wire [0:0] SE_out_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_and2;
    wire [0:0] SE_out_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_and3;
    wire [0:0] SE_out_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_backStall;
    wire [0:0] SE_out_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_V0;
    wire [0:0] SE_out_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_wireValid;
    wire [0:0] SE_out_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_and0;
    wire [0:0] SE_out_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_and1;
    wire [0:0] SE_out_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_and2;
    wire [0:0] SE_out_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_and3;
    wire [0:0] SE_out_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_backStall;
    wire [0:0] SE_out_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_V0;
    wire [0:0] SE_out_redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_wireValid;
    wire [0:0] SE_out_redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_and0;
    wire [0:0] SE_out_redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_backStall;
    wire [0:0] SE_out_redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_V0;
    wire [0:0] SE_out_redist32_i_or_zlaswp33_q_32_fifo_wireValid;
    wire [0:0] SE_out_redist32_i_or_zlaswp33_q_32_fifo_wireStall;
    wire [0:0] SE_out_redist32_i_or_zlaswp33_q_32_fifo_StallValid;
    wire [0:0] SE_out_redist32_i_or_zlaswp33_q_32_fifo_toReg0;
    reg [0:0] SE_out_redist32_i_or_zlaswp33_q_32_fifo_fromReg0;
    wire [0:0] SE_out_redist32_i_or_zlaswp33_q_32_fifo_consumed0;
    wire [0:0] SE_out_redist32_i_or_zlaswp33_q_32_fifo_toReg1;
    reg [0:0] SE_out_redist32_i_or_zlaswp33_q_32_fifo_fromReg1;
    wire [0:0] SE_out_redist32_i_or_zlaswp33_q_32_fifo_consumed1;
    wire [0:0] SE_out_redist32_i_or_zlaswp33_q_32_fifo_toReg2;
    reg [0:0] SE_out_redist32_i_or_zlaswp33_q_32_fifo_fromReg2;
    wire [0:0] SE_out_redist32_i_or_zlaswp33_q_32_fifo_consumed2;
    wire [0:0] SE_out_redist32_i_or_zlaswp33_q_32_fifo_or0;
    wire [0:0] SE_out_redist32_i_or_zlaswp33_q_32_fifo_or1;
    wire [0:0] SE_out_redist32_i_or_zlaswp33_q_32_fifo_backStall;
    wire [0:0] SE_out_redist32_i_or_zlaswp33_q_32_fifo_V0;
    wire [0:0] SE_out_redist32_i_or_zlaswp33_q_32_fifo_V1;
    wire [0:0] SE_out_redist32_i_or_zlaswp33_q_32_fifo_V2;
    wire [0:0] SE_out_redist33_i_or_zlaswp33_q_63_fifo_wireValid;
    wire [0:0] SE_out_redist33_i_or_zlaswp33_q_63_fifo_wireStall;
    wire [0:0] SE_out_redist33_i_or_zlaswp33_q_63_fifo_StallValid;
    wire [0:0] SE_out_redist33_i_or_zlaswp33_q_63_fifo_toReg0;
    reg [0:0] SE_out_redist33_i_or_zlaswp33_q_63_fifo_fromReg0;
    wire [0:0] SE_out_redist33_i_or_zlaswp33_q_63_fifo_consumed0;
    wire [0:0] SE_out_redist33_i_or_zlaswp33_q_63_fifo_toReg1;
    reg [0:0] SE_out_redist33_i_or_zlaswp33_q_63_fifo_fromReg1;
    wire [0:0] SE_out_redist33_i_or_zlaswp33_q_63_fifo_consumed1;
    wire [0:0] SE_out_redist33_i_or_zlaswp33_q_63_fifo_or0;
    wire [0:0] SE_out_redist33_i_or_zlaswp33_q_63_fifo_backStall;
    wire [0:0] SE_out_redist33_i_or_zlaswp33_q_63_fifo_V0;
    wire [0:0] SE_out_redist33_i_or_zlaswp33_q_63_fifo_V1;
    wire [0:0] SE_out_redist34_i_notcmp_zlaswp31_q_31_fifo_wireValid;
    wire [0:0] SE_out_redist34_i_notcmp_zlaswp31_q_31_fifo_backStall;
    wire [0:0] SE_out_redist34_i_notcmp_zlaswp31_q_31_fifo_V0;
    wire [0:0] SE_out_redist35_i_next_cleanups_zlaswp34_q_32_fifo_wireValid;
    wire [0:0] SE_out_redist35_i_next_cleanups_zlaswp34_q_32_fifo_and0;
    wire [0:0] SE_out_redist35_i_next_cleanups_zlaswp34_q_32_fifo_backStall;
    wire [0:0] SE_out_redist35_i_next_cleanups_zlaswp34_q_32_fifo_V0;
    wire [0:0] SE_out_redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_wireValid;
    wire [0:0] SE_out_redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_and0;
    wire [0:0] SE_out_redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_backStall;
    wire [0:0] SE_out_redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_V0;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_wireValid;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_wireStall;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_StallValid;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_toReg0;
    reg [0:0] SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_fromReg0;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_consumed0;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_toReg1;
    reg [0:0] SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_fromReg1;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_consumed1;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_or0;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_backStall;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_V0;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_V1;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_wireValid;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_and0;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_backStall;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_V0;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_wireValid;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_wireStall;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_StallValid;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_toReg0;
    reg [0:0] SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_fromReg0;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_consumed0;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_toReg1;
    reg [0:0] SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_fromReg1;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_consumed1;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_or0;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_backStall;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_V0;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_V1;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_wireValid;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_and0;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_backStall;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_V0;
    wire [0:0] SE_out_redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_wireValid;
    wire [0:0] SE_out_redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_and0;
    wire [0:0] SE_out_redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_backStall;
    wire [0:0] SE_out_redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_V0;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_wireValid;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_and0;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_backStall;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_V0;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_wireValid;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_wireStall;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_StallValid;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_toReg0;
    reg [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_fromReg0;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_consumed0;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_toReg1;
    reg [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_fromReg1;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_consumed1;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_toReg2;
    reg [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_fromReg2;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_consumed2;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_toReg3;
    reg [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_fromReg3;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_consumed3;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_or0;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_or1;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_or2;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_backStall;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_V0;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_V1;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_V2;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_V3;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_wireValid;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_and0;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_backStall;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_V0;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_wireValid;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_wireStall;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_StallValid;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_toReg0;
    reg [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_fromReg0;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_consumed0;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_toReg1;
    reg [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_fromReg1;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_consumed1;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_or0;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_backStall;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_V0;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_V1;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_wireValid;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_and0;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_backStall;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_V0;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_wireValid;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_wireStall;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_StallValid;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_toReg0;
    reg [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_fromReg0;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_consumed0;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_toReg1;
    reg [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_fromReg1;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_consumed1;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_toReg2;
    reg [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_fromReg2;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_consumed2;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_or0;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_or1;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_backStall;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_V0;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_V1;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_V2;
    wire [0:0] SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_wireValid;
    wire [0:0] SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_and0;
    wire [0:0] SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_backStall;
    wire [0:0] SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_V0;
    wire [0:0] SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_wireValid;
    wire [0:0] SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_and0;
    wire [0:0] SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_backStall;
    wire [0:0] SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_V0;
    wire [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_wireValid;
    wire [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_and0;
    wire [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_backStall;
    wire [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_V0;
    wire [0:0] SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_wireValid;
    wire [0:0] SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_wireStall;
    wire [0:0] SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_StallValid;
    wire [0:0] SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_toReg0;
    reg [0:0] SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_fromReg0;
    wire [0:0] SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_consumed0;
    wire [0:0] SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_toReg1;
    reg [0:0] SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_fromReg1;
    wire [0:0] SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_consumed1;
    wire [0:0] SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_or0;
    wire [0:0] SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_backStall;
    wire [0:0] SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_V0;
    wire [0:0] SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_V1;
    wire [0:0] SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_wireValid;
    wire [0:0] SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_and0;
    wire [0:0] SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_backStall;
    wire [0:0] SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_V0;
    wire [0:0] SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_wireValid;
    wire [0:0] SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_and0;
    wire [0:0] SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_backStall;
    wire [0:0] SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_V0;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_wireValid;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_wireStall;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_StallValid;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_toReg0;
    reg [0:0] SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_fromReg0;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_consumed0;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_toReg1;
    reg [0:0] SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_fromReg1;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_consumed1;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_toReg2;
    reg [0:0] SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_fromReg2;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_consumed2;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_or0;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_or1;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_backStall;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_V0;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_V1;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_V2;
    wire [0:0] SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_wireValid;
    wire [0:0] SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_and0;
    wire [0:0] SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_backStall;
    wire [0:0] SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_V0;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_wireValid;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_and0;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_backStall;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_V0;
    wire [0:0] SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_wireValid;
    wire [0:0] SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_wireStall;
    wire [0:0] SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_StallValid;
    wire [0:0] SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_toReg0;
    reg [0:0] SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_fromReg0;
    wire [0:0] SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_consumed0;
    wire [0:0] SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_toReg1;
    reg [0:0] SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_fromReg1;
    wire [0:0] SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_consumed1;
    wire [0:0] SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_or0;
    wire [0:0] SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_backStall;
    wire [0:0] SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_V0;
    wire [0:0] SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_V1;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_wireValid;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_wireStall;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_StallValid;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_toReg0;
    reg [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg0;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed0;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_toReg1;
    reg [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg1;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed1;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_toReg2;
    reg [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg2;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed2;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_toReg3;
    reg [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg3;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed3;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_toReg4;
    reg [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg4;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed4;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_toReg5;
    reg [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg5;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed5;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_toReg6;
    reg [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg6;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed6;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_toReg7;
    reg [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg7;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed7;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_or0;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_or1;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_or2;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_or3;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_or4;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_or5;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_or6;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_backStall;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_V0;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_V1;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_V2;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_V3;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_V4;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_V5;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_V6;
    wire [0:0] SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_V7;
    wire [0:0] SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_wireValid;
    wire [0:0] SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_wireStall;
    wire [0:0] SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_StallValid;
    wire [0:0] SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_toReg0;
    reg [0:0] SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_fromReg0;
    wire [0:0] SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_consumed0;
    wire [0:0] SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_toReg1;
    reg [0:0] SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_fromReg1;
    wire [0:0] SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_consumed1;
    wire [0:0] SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_or0;
    wire [0:0] SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_backStall;
    wire [0:0] SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_V0;
    wire [0:0] SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_V1;
    wire [0:0] SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_wireValid;
    wire [0:0] SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and0;
    wire [0:0] SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and1;
    wire [0:0] SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and2;
    wire [0:0] SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and3;
    wire [0:0] SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and4;
    wire [0:0] SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and5;
    wire [0:0] SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and6;
    wire [0:0] SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and7;
    wire [0:0] SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and8;
    wire [0:0] SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and9;
    wire [0:0] SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_backStall;
    wire [0:0] SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_V0;
    wire [0:0] SE_out_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_wireValid;
    wire [0:0] SE_out_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_and0;
    wire [0:0] SE_out_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_and1;
    wire [0:0] SE_out_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_and2;
    wire [0:0] SE_out_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_and3;
    wire [0:0] SE_out_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_backStall;
    wire [0:0] SE_out_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_V0;
    wire [0:0] SE_out_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_wireValid;
    wire [0:0] SE_out_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_and0;
    wire [0:0] SE_out_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_and1;
    wire [0:0] SE_out_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_and2;
    wire [0:0] SE_out_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_and3;
    wire [0:0] SE_out_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_backStall;
    wire [0:0] SE_out_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_V0;
    wire [0:0] SE_out_coalesced_delay_0_fifo_wireValid;
    wire [0:0] SE_out_coalesced_delay_0_fifo_wireStall;
    wire [0:0] SE_out_coalesced_delay_0_fifo_StallValid;
    wire [0:0] SE_out_coalesced_delay_0_fifo_toReg0;
    reg [0:0] SE_out_coalesced_delay_0_fifo_fromReg0;
    wire [0:0] SE_out_coalesced_delay_0_fifo_consumed0;
    wire [0:0] SE_out_coalesced_delay_0_fifo_toReg1;
    reg [0:0] SE_out_coalesced_delay_0_fifo_fromReg1;
    wire [0:0] SE_out_coalesced_delay_0_fifo_consumed1;
    wire [0:0] SE_out_coalesced_delay_0_fifo_or0;
    wire [0:0] SE_out_coalesced_delay_0_fifo_backStall;
    wire [0:0] SE_out_coalesced_delay_0_fifo_V0;
    wire [0:0] SE_out_coalesced_delay_0_fifo_V1;
    wire [0:0] SE_out_coalesced_delay_1_fifo_wireValid;
    wire [0:0] SE_out_coalesced_delay_1_fifo_wireStall;
    wire [0:0] SE_out_coalesced_delay_1_fifo_StallValid;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg0;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg0;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed0;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg1;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg1;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed1;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg2;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg2;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed2;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg3;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg3;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed3;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg4;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg4;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed4;
    wire [0:0] SE_out_coalesced_delay_1_fifo_and0;
    wire [0:0] SE_out_coalesced_delay_1_fifo_or0;
    wire [0:0] SE_out_coalesced_delay_1_fifo_or1;
    wire [0:0] SE_out_coalesced_delay_1_fifo_or2;
    wire [0:0] SE_out_coalesced_delay_1_fifo_or3;
    wire [0:0] SE_out_coalesced_delay_1_fifo_backStall;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V0;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V1;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V2;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V3;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V4;
    wire [0:0] SE_out_coalesced_delay_2_fifo_wireValid;
    wire [0:0] SE_out_coalesced_delay_2_fifo_wireStall;
    wire [0:0] SE_out_coalesced_delay_2_fifo_StallValid;
    wire [0:0] SE_out_coalesced_delay_2_fifo_toReg0;
    reg [0:0] SE_out_coalesced_delay_2_fifo_fromReg0;
    wire [0:0] SE_out_coalesced_delay_2_fifo_consumed0;
    wire [0:0] SE_out_coalesced_delay_2_fifo_toReg1;
    reg [0:0] SE_out_coalesced_delay_2_fifo_fromReg1;
    wire [0:0] SE_out_coalesced_delay_2_fifo_consumed1;
    wire [0:0] SE_out_coalesced_delay_2_fifo_toReg2;
    reg [0:0] SE_out_coalesced_delay_2_fifo_fromReg2;
    wire [0:0] SE_out_coalesced_delay_2_fifo_consumed2;
    wire [0:0] SE_out_coalesced_delay_2_fifo_and0;
    wire [0:0] SE_out_coalesced_delay_2_fifo_or0;
    wire [0:0] SE_out_coalesced_delay_2_fifo_or1;
    wire [0:0] SE_out_coalesced_delay_2_fifo_backStall;
    wire [0:0] SE_out_coalesced_delay_2_fifo_V0;
    wire [0:0] SE_out_coalesced_delay_2_fifo_V1;
    wire [0:0] SE_out_coalesced_delay_2_fifo_V2;
    wire [0:0] SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_wireValid;
    wire [0:0] SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_backStall;
    wire [0:0] SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_V0;
    wire [0:0] SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_wireValid;
    wire [0:0] SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_backStall;
    wire [0:0] SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_V0;
    wire [0:0] SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_wireValid;
    wire [0:0] SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_backStall;
    wire [0:0] SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_V0;
    wire [0:0] SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_wireValid;
    wire [0:0] SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_backStall;
    wire [0:0] SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_V0;
    wire [0:0] SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_wireValid;
    wire [0:0] SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_backStall;
    wire [0:0] SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_V0;
    wire [0:0] SE_out_bubble_out_i_mul78_zlaswp18_ma3_cma_data_wireValid;
    wire [0:0] SE_out_bubble_out_i_mul78_zlaswp18_ma3_cma_data_and0;
    wire [0:0] SE_out_bubble_out_i_mul78_zlaswp18_ma3_cma_data_and1;
    wire [0:0] SE_out_bubble_out_i_mul78_zlaswp18_ma3_cma_data_backStall;
    wire [0:0] SE_out_bubble_out_i_mul78_zlaswp18_ma3_cma_data_V0;
    wire [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_1_reg_valid_in;
    wire bubble_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_1_reg_stall_in;
    wire bubble_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_1_reg_valid_out;
    wire bubble_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_1_reg_stall_out;
    wire bubble_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_reg_valid_in;
    wire bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_reg_stall_in;
    wire bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_reg_valid_out;
    wire bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_reg_stall_out;
    wire bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_reg_valid_in;
    wire bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_reg_stall_in;
    wire bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_reg_valid_out;
    wire bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_reg_stall_out;
    wire bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_reg_valid_in;
    wire bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_reg_stall_in;
    wire bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_reg_valid_out;
    wire bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_reg_stall_out;
    wire bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_reg_valid_in;
    wire bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_reg_stall_in;
    wire bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_reg_valid_out;
    wire bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_reg_stall_out;
    wire bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_reg_valid_in;
    wire bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_reg_stall_in;
    wire bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_reg_valid_out;
    wire bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_reg_stall_out;
    wire bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul78_zlaswp18_im0_cma_data_reg_valid_in;
    wire bubble_out_i_mul78_zlaswp18_im0_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul78_zlaswp18_im0_cma_data_reg_stall_in;
    wire bubble_out_i_mul78_zlaswp18_im0_cma_data_reg_stall_in_bitsignaltemp;
    wire [27:0] bubble_out_i_mul78_zlaswp18_im0_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul78_zlaswp18_im0_cma_data_reg_valid_out;
    wire bubble_out_i_mul78_zlaswp18_im0_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul78_zlaswp18_im0_cma_data_reg_stall_out;
    wire bubble_out_i_mul78_zlaswp18_im0_cma_data_reg_stall_out_bitsignaltemp;
    wire [27:0] bubble_out_i_mul78_zlaswp18_im0_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul78_zlaswp18_im8_cma_data_reg_valid_in;
    wire bubble_out_i_mul78_zlaswp18_im8_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul78_zlaswp18_im8_cma_data_reg_stall_in;
    wire bubble_out_i_mul78_zlaswp18_im8_cma_data_reg_stall_in_bitsignaltemp;
    wire [35:0] bubble_out_i_mul78_zlaswp18_im8_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul78_zlaswp18_im8_cma_data_reg_valid_out;
    wire bubble_out_i_mul78_zlaswp18_im8_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul78_zlaswp18_im8_cma_data_reg_stall_out;
    wire bubble_out_i_mul78_zlaswp18_im8_cma_data_reg_stall_out_bitsignaltemp;
    wire [35:0] bubble_out_i_mul78_zlaswp18_im8_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg_valid_in;
    wire bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg_stall_in;
    wire bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg_stall_in_bitsignaltemp;
    wire [32:0] bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg_valid_out;
    wire bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg_stall_out;
    wire bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg_stall_out_bitsignaltemp;
    wire [32:0] bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg_data_out;
    wire [0:0] SR_SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_i_valid;
    reg [0:0] SR_SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_r_valid;
    reg [0:0] SR_SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_r_data0;
    wire [0:0] SR_SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backStall;
    wire [0:0] SR_SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V;
    wire [0:0] SR_SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_D0;
    wire [0:0] SR_SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_i_valid;
    reg [0:0] SR_SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_r_valid;
    reg [31:0] SR_SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_r_data0;
    wire [0:0] SR_SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_backStall;
    wire [0:0] SR_SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_V;
    wire [31:0] SR_SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_D0;
    wire [0:0] SR_SE_out_coalesced_delay_0_fifo_i_valid;
    reg [0:0] SR_SE_out_coalesced_delay_0_fifo_r_valid;
    wire [0:0] SR_SE_out_coalesced_delay_0_fifo_and0;
    reg [0:0] SR_SE_out_coalesced_delay_0_fifo_r_data0;
    reg [0:0] SR_SE_out_coalesced_delay_0_fifo_r_data1;
    reg [0:0] SR_SE_out_coalesced_delay_0_fifo_r_data2;
    reg [31:0] SR_SE_out_coalesced_delay_0_fifo_r_data3;
    wire [0:0] SR_SE_out_coalesced_delay_0_fifo_backStall;
    wire [0:0] SR_SE_out_coalesced_delay_0_fifo_V;
    wire [0:0] SR_SE_out_coalesced_delay_0_fifo_D0;
    wire [0:0] SR_SE_out_coalesced_delay_0_fifo_D1;
    wire [0:0] SR_SE_out_coalesced_delay_0_fifo_D2;
    wire [31:0] SR_SE_out_coalesced_delay_0_fifo_D3;
    wire [0:0] SR_SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_i_valid;
    reg [0:0] SR_SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_r_valid;
    reg [31:0] SR_SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_r_data0;
    wire [0:0] SR_SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_backStall;
    wire [0:0] SR_SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_V;
    wire [31:0] SR_SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_D0;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_i_valid;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_r_valid;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_and0;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_and1;
    reg [63:0] SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_r_data0;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_r_data1;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_r_data2;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_backStall;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_V;
    wire [63:0] SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_D0;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_D1;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_D2;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_i_valid;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_r_valid;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_and0;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_and1;
    reg [63:0] SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_r_data0;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_r_data1;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_r_data2;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_backStall;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_V;
    wire [63:0] SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_D0;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_D1;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_D2;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_i_valid;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_r_valid;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_and0;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_and1;
    reg [63:0] SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_r_data0;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_r_data1;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_r_data2;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_backStall;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_V;
    wire [63:0] SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_D0;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_D1;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_D2;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_i_valid;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_r_valid;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_and0;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_and1;
    reg [63:0] SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_r_data0;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_r_data1;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_r_data2;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_backStall;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_V;
    wire [63:0] SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_D0;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_D1;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_D2;
    wire [0:0] SR_SE_i_next_cleanups_zlaswp34_i_valid;
    reg [0:0] SR_SE_i_next_cleanups_zlaswp34_r_valid;
    wire [0:0] SR_SE_i_next_cleanups_zlaswp34_and0;
    reg [0:0] SR_SE_i_next_cleanups_zlaswp34_r_data0;
    reg [2:0] SR_SE_i_next_cleanups_zlaswp34_r_data1;
    reg [2:0] SR_SE_i_next_cleanups_zlaswp34_r_data2;
    wire [0:0] SR_SE_i_next_cleanups_zlaswp34_backStall;
    wire [0:0] SR_SE_i_next_cleanups_zlaswp34_V;
    wire [0:0] SR_SE_i_next_cleanups_zlaswp34_D0;
    wire [2:0] SR_SE_i_next_cleanups_zlaswp34_D1;
    wire [2:0] SR_SE_i_next_cleanups_zlaswp34_D2;


    // SE_out_i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141(STALLENABLE,1071)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_wireValid = i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_out_valid_out;

    // bubble_join_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo(BITJOIN,903)
    assign bubble_join_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_q = redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_data_out;

    // bubble_select_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo(BITSELECT,904)
    assign bubble_select_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_b = $unsigned(bubble_join_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_q[0:0]);

    // bubble_join_stall_entry(BITJOIN,756)
    assign bubble_join_stall_entry_q = {in_unnamed_zlaswp36, in_storemerge67_replace_phi236, in_reduction_zlaswp_33244, in_phi_decision209_xor_and_i0238, in_notcmp193239, in_memdep_phi88_pop15241, in_memdep_phi82_pop14250, in_memdep_phi72_pop13240, in_memdep_phi66_pop12249, in_memdep_phi61_pop11248, in_memdep_phi57_pop10247, in_memdep_phi136_pop18251, in_memdep_phi120_pop17243, in_memdep_phi103_pop16242, in_lm19012246, in_lm18611245, in_forked181, in_ZZ7zlaswp_PiP8TYPE_3_S_S_S_S_S_E2ix_static_1_replace_phi237};

    // bubble_select_stall_entry(BITSELECT,757)
    assign bubble_select_stall_entry_b = $unsigned(bubble_join_stall_entry_q[31:0]);
    assign bubble_select_stall_entry_c = $unsigned(bubble_join_stall_entry_q[32:32]);
    assign bubble_select_stall_entry_d = $unsigned(bubble_join_stall_entry_q[64:33]);
    assign bubble_select_stall_entry_e = $unsigned(bubble_join_stall_entry_q[96:65]);
    assign bubble_select_stall_entry_f = $unsigned(bubble_join_stall_entry_q[97:97]);
    assign bubble_select_stall_entry_g = $unsigned(bubble_join_stall_entry_q[98:98]);
    assign bubble_select_stall_entry_h = $unsigned(bubble_join_stall_entry_q[99:99]);
    assign bubble_select_stall_entry_i = $unsigned(bubble_join_stall_entry_q[100:100]);
    assign bubble_select_stall_entry_j = $unsigned(bubble_join_stall_entry_q[101:101]);
    assign bubble_select_stall_entry_k = $unsigned(bubble_join_stall_entry_q[102:102]);
    assign bubble_select_stall_entry_l = $unsigned(bubble_join_stall_entry_q[103:103]);
    assign bubble_select_stall_entry_m = $unsigned(bubble_join_stall_entry_q[104:104]);
    assign bubble_select_stall_entry_n = $unsigned(bubble_join_stall_entry_q[105:105]);
    assign bubble_select_stall_entry_o = $unsigned(bubble_join_stall_entry_q[106:106]);
    assign bubble_select_stall_entry_p = $unsigned(bubble_join_stall_entry_q[107:107]);
    assign bubble_select_stall_entry_q = $unsigned(bubble_join_stall_entry_q[108:108]);
    assign bubble_select_stall_entry_r = $unsigned(bubble_join_stall_entry_q[140:109]);
    assign bubble_select_stall_entry_s = $unsigned(bubble_join_stall_entry_q[141:141]);

    // SE_stall_entry(STALLENABLE,1130)
    // Valid signal propagation
    assign SE_stall_entry_V0 = SE_stall_entry_wireValid;
    // Backward Stall generation
    assign SE_stall_entry_backStall = zlaswp_B6_merge_reg_aunroll_x_out_stall_out | ~ (SE_stall_entry_wireValid);
    // Computing multiple Valid(s)
    assign SE_stall_entry_wireValid = in_valid_in;

    // zlaswp_B6_merge_reg_aunroll_x(BLACKBOX,391)@0
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1
    // out out_data_out_0_tpl@1
    // out out_data_out_1_tpl@1
    // out out_data_out_2_tpl@1
    // out out_data_out_3_tpl@1
    // out out_data_out_4_tpl@1
    // out out_data_out_5_tpl@1
    // out out_data_out_6_tpl@1
    // out out_data_out_7_tpl@1
    // out out_data_out_8_tpl@1
    // out out_data_out_9_tpl@1
    // out out_data_out_10_tpl@1
    // out out_data_out_11_tpl@1
    // out out_data_out_12_tpl@1
    // out out_data_out_13_tpl@1
    // out out_data_out_14_tpl@1
    // out out_data_out_15_tpl@1
    // out out_data_out_16_tpl@1
    // out out_data_out_17_tpl@1
    zlaswp_B6_merge_reg thezlaswp_B6_merge_reg_aunroll_x (
        .in_stall_in(SE_out_zlaswp_B6_merge_reg_aunroll_x_backStall),
        .in_valid_in(SE_stall_entry_V0),
        .in_data_in_0_tpl(bubble_select_stall_entry_c),
        .in_data_in_1_tpl(bubble_select_stall_entry_r),
        .in_data_in_2_tpl(bubble_select_stall_entry_b),
        .in_data_in_3_tpl(bubble_select_stall_entry_p),
        .in_data_in_4_tpl(bubble_select_stall_entry_o),
        .in_data_in_5_tpl(bubble_select_stall_entry_l),
        .in_data_in_6_tpl(bubble_select_stall_entry_n),
        .in_data_in_7_tpl(bubble_select_stall_entry_f),
        .in_data_in_8_tpl(bubble_select_stall_entry_g),
        .in_data_in_9_tpl(bubble_select_stall_entry_q),
        .in_data_in_10_tpl(bubble_select_stall_entry_d),
        .in_data_in_11_tpl(bubble_select_stall_entry_s),
        .in_data_in_12_tpl(bubble_select_stall_entry_e),
        .in_data_in_13_tpl(bubble_select_stall_entry_i),
        .in_data_in_14_tpl(bubble_select_stall_entry_j),
        .in_data_in_15_tpl(bubble_select_stall_entry_k),
        .in_data_in_16_tpl(bubble_select_stall_entry_m),
        .in_data_in_17_tpl(bubble_select_stall_entry_h),
        .out_stall_out(zlaswp_B6_merge_reg_aunroll_x_out_stall_out),
        .out_valid_out(zlaswp_B6_merge_reg_aunroll_x_out_valid_out),
        .out_data_out_0_tpl(zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl),
        .out_data_out_1_tpl(zlaswp_B6_merge_reg_aunroll_x_out_data_out_1_tpl),
        .out_data_out_2_tpl(zlaswp_B6_merge_reg_aunroll_x_out_data_out_2_tpl),
        .out_data_out_3_tpl(zlaswp_B6_merge_reg_aunroll_x_out_data_out_3_tpl),
        .out_data_out_4_tpl(zlaswp_B6_merge_reg_aunroll_x_out_data_out_4_tpl),
        .out_data_out_5_tpl(zlaswp_B6_merge_reg_aunroll_x_out_data_out_5_tpl),
        .out_data_out_6_tpl(zlaswp_B6_merge_reg_aunroll_x_out_data_out_6_tpl),
        .out_data_out_7_tpl(zlaswp_B6_merge_reg_aunroll_x_out_data_out_7_tpl),
        .out_data_out_8_tpl(zlaswp_B6_merge_reg_aunroll_x_out_data_out_8_tpl),
        .out_data_out_9_tpl(zlaswp_B6_merge_reg_aunroll_x_out_data_out_9_tpl),
        .out_data_out_10_tpl(zlaswp_B6_merge_reg_aunroll_x_out_data_out_10_tpl),
        .out_data_out_11_tpl(zlaswp_B6_merge_reg_aunroll_x_out_data_out_11_tpl),
        .out_data_out_12_tpl(zlaswp_B6_merge_reg_aunroll_x_out_data_out_12_tpl),
        .out_data_out_13_tpl(zlaswp_B6_merge_reg_aunroll_x_out_data_out_13_tpl),
        .out_data_out_14_tpl(zlaswp_B6_merge_reg_aunroll_x_out_data_out_14_tpl),
        .out_data_out_15_tpl(zlaswp_B6_merge_reg_aunroll_x_out_data_out_15_tpl),
        .out_data_out_16_tpl(zlaswp_B6_merge_reg_aunroll_x_out_data_out_16_tpl),
        .out_data_out_17_tpl(zlaswp_B6_merge_reg_aunroll_x_out_data_out_17_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_zlaswp_B6_merge_reg_aunroll_x(BITJOIN,760)
    assign bubble_join_zlaswp_B6_merge_reg_aunroll_x_q = {zlaswp_B6_merge_reg_aunroll_x_out_data_out_17_tpl, zlaswp_B6_merge_reg_aunroll_x_out_data_out_16_tpl, zlaswp_B6_merge_reg_aunroll_x_out_data_out_15_tpl, zlaswp_B6_merge_reg_aunroll_x_out_data_out_14_tpl, zlaswp_B6_merge_reg_aunroll_x_out_data_out_13_tpl, zlaswp_B6_merge_reg_aunroll_x_out_data_out_12_tpl, zlaswp_B6_merge_reg_aunroll_x_out_data_out_11_tpl, zlaswp_B6_merge_reg_aunroll_x_out_data_out_10_tpl, zlaswp_B6_merge_reg_aunroll_x_out_data_out_9_tpl, zlaswp_B6_merge_reg_aunroll_x_out_data_out_8_tpl, zlaswp_B6_merge_reg_aunroll_x_out_data_out_7_tpl, zlaswp_B6_merge_reg_aunroll_x_out_data_out_6_tpl, zlaswp_B6_merge_reg_aunroll_x_out_data_out_5_tpl, zlaswp_B6_merge_reg_aunroll_x_out_data_out_4_tpl, zlaswp_B6_merge_reg_aunroll_x_out_data_out_3_tpl, zlaswp_B6_merge_reg_aunroll_x_out_data_out_2_tpl, zlaswp_B6_merge_reg_aunroll_x_out_data_out_1_tpl, zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl};

    // bubble_select_zlaswp_B6_merge_reg_aunroll_x(BITSELECT,761)
    assign bubble_select_zlaswp_B6_merge_reg_aunroll_x_b = $unsigned(bubble_join_zlaswp_B6_merge_reg_aunroll_x_q[0:0]);
    assign bubble_select_zlaswp_B6_merge_reg_aunroll_x_c = $unsigned(bubble_join_zlaswp_B6_merge_reg_aunroll_x_q[32:1]);
    assign bubble_select_zlaswp_B6_merge_reg_aunroll_x_d = $unsigned(bubble_join_zlaswp_B6_merge_reg_aunroll_x_q[64:33]);
    assign bubble_select_zlaswp_B6_merge_reg_aunroll_x_e = $unsigned(bubble_join_zlaswp_B6_merge_reg_aunroll_x_q[65:65]);
    assign bubble_select_zlaswp_B6_merge_reg_aunroll_x_f = $unsigned(bubble_join_zlaswp_B6_merge_reg_aunroll_x_q[66:66]);
    assign bubble_select_zlaswp_B6_merge_reg_aunroll_x_g = $unsigned(bubble_join_zlaswp_B6_merge_reg_aunroll_x_q[67:67]);
    assign bubble_select_zlaswp_B6_merge_reg_aunroll_x_h = $unsigned(bubble_join_zlaswp_B6_merge_reg_aunroll_x_q[68:68]);
    assign bubble_select_zlaswp_B6_merge_reg_aunroll_x_i = $unsigned(bubble_join_zlaswp_B6_merge_reg_aunroll_x_q[69:69]);
    assign bubble_select_zlaswp_B6_merge_reg_aunroll_x_j = $unsigned(bubble_join_zlaswp_B6_merge_reg_aunroll_x_q[70:70]);
    assign bubble_select_zlaswp_B6_merge_reg_aunroll_x_k = $unsigned(bubble_join_zlaswp_B6_merge_reg_aunroll_x_q[71:71]);
    assign bubble_select_zlaswp_B6_merge_reg_aunroll_x_l = $unsigned(bubble_join_zlaswp_B6_merge_reg_aunroll_x_q[103:72]);
    assign bubble_select_zlaswp_B6_merge_reg_aunroll_x_m = $unsigned(bubble_join_zlaswp_B6_merge_reg_aunroll_x_q[104:104]);
    assign bubble_select_zlaswp_B6_merge_reg_aunroll_x_n = $unsigned(bubble_join_zlaswp_B6_merge_reg_aunroll_x_q[136:105]);
    assign bubble_select_zlaswp_B6_merge_reg_aunroll_x_o = $unsigned(bubble_join_zlaswp_B6_merge_reg_aunroll_x_q[137:137]);
    assign bubble_select_zlaswp_B6_merge_reg_aunroll_x_p = $unsigned(bubble_join_zlaswp_B6_merge_reg_aunroll_x_q[138:138]);
    assign bubble_select_zlaswp_B6_merge_reg_aunroll_x_q = $unsigned(bubble_join_zlaswp_B6_merge_reg_aunroll_x_q[139:139]);
    assign bubble_select_zlaswp_B6_merge_reg_aunroll_x_r = $unsigned(bubble_join_zlaswp_B6_merge_reg_aunroll_x_q[140:140]);
    assign bubble_select_zlaswp_B6_merge_reg_aunroll_x_s = $unsigned(bubble_join_zlaswp_B6_merge_reg_aunroll_x_q[141:141]);

    // join_for_coalesced_delay_2(BITJOIN,558)
    assign join_for_coalesced_delay_2_q = {bubble_select_zlaswp_B6_merge_reg_aunroll_x_f, bubble_select_zlaswp_B6_merge_reg_aunroll_x_e, bubble_select_zlaswp_B6_merge_reg_aunroll_x_d};

    // join_for_coalesced_delay_1(BITJOIN,555)
    assign join_for_coalesced_delay_1_q = {bubble_select_zlaswp_B6_merge_reg_aunroll_x_s, bubble_select_zlaswp_B6_merge_reg_aunroll_x_q, bubble_select_zlaswp_B6_merge_reg_aunroll_x_p, bubble_select_zlaswp_B6_merge_reg_aunroll_x_k, bubble_select_zlaswp_B6_merge_reg_aunroll_x_i};

    // bubble_join_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61(BITJOIN,730)
    assign bubble_join_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_q = i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61(BITSELECT,731)
    assign bubble_select_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_q[0:0]);

    // SE_out_redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo(STALLENABLE,1264)
    // Valid signal propagation
    assign SE_out_redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_V0 = SE_out_redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_backStall = i_llvm_fpga_push_i1_reduction_zlaswp_33228_push38_zlaswp62_out_stall_out | ~ (SE_out_redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_and0 = redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_valid_out;
    assign SE_out_redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V14 & SE_out_redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_and0;

    // redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo(STALLFIFO,597)
    assign redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_V1;
    assign redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_stall_in = SE_out_redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_backStall;
    assign redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_b;
    assign redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_valid_in_bitsignaltemp = redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_valid_in[0];
    assign redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_stall_in_bitsignaltemp = redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_stall_in[0];
    assign redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_valid_out[0] = redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_valid_out_bitsignaltemp;
    assign redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_stall_out[0] = redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo (
        .valid_in(redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_b),
        .valid_out(redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // bubble_join_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo(BITJOIN,795)
    assign bubble_join_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_q = redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_data_out;

    // bubble_select_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo(BITSELECT,796)
    assign bubble_select_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_b = $unsigned(bubble_join_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_q[0:0]);

    // SE_out_i_llvm_fpga_push_i32_storemerge68_push19_zlaswp138(STALLENABLE,1069)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i32_storemerge68_push19_zlaswp138_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i32_storemerge68_push19_zlaswp138_wireValid = i_llvm_fpga_push_i32_storemerge68_push19_zlaswp138_out_valid_out;

    // bubble_join_i_llvm_fpga_pipeline_keep_going_zlaswp4(BITJOIN,664)
    assign bubble_join_i_llvm_fpga_pipeline_keep_going_zlaswp4_q = i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out;

    // bubble_select_i_llvm_fpga_pipeline_keep_going_zlaswp4(BITSELECT,665)
    assign bubble_select_i_llvm_fpga_pipeline_keep_going_zlaswp4_b = $unsigned(bubble_join_i_llvm_fpga_pipeline_keep_going_zlaswp4_q[0:0]);

    // redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0(REG,561)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_backEN == 1'b1)
        begin
            redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_q <= $unsigned(bubble_select_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_b);
        end
    end

    // redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0(REG,562)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_backEN == 1'b1)
        begin
            redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_q <= $unsigned(redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_q);
        end
    end

    // redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1(REG,563)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_q <= $unsigned(1'b0);
        end
        else if (SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_backEN == 1'b1)
        begin
            redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_q <= $unsigned(redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_q);
        end
    end

    // redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2(REG,564)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_q <= $unsigned(1'b0);
        end
        else if (SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_backEN == 1'b1)
        begin
            redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_q <= $unsigned(redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_q);
        end
    end

    // SR_SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0(STALLREG,1736)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_r_valid <= 1'b0;
            SR_SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_r_valid <= SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backStall & (SR_SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_r_valid | SR_SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_i_valid);

            if (SR_SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_r_data0 <= $unsigned(redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_q);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_i_valid = SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_V1;
    // Stall signal propagation
    assign SR_SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backStall = SR_SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_r_valid | ~ (SR_SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_i_valid);

    // Valid
    assign SR_SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V = SR_SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_r_valid == 1'b1 ? SR_SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_r_valid : SR_SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_i_valid;

    assign SR_SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_D0 = SR_SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_r_valid == 1'b1 ? SR_SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_r_data0 : redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_q;

    // bubble_join_coalesced_delay_0_fifo(BITJOIN,918)
    assign bubble_join_coalesced_delay_0_fifo_q = coalesced_delay_0_fifo_data_out;

    // bubble_select_coalesced_delay_0_fifo(BITSELECT,919)
    assign bubble_select_coalesced_delay_0_fifo_b = $unsigned(bubble_join_coalesced_delay_0_fifo_q[32:0]);

    // sel_for_coalesced_delay_0(BITSELECT,553)
    assign sel_for_coalesced_delay_0_b = $unsigned(bubble_select_coalesced_delay_0_fifo_b[31:0]);
    assign sel_for_coalesced_delay_0_c = $unsigned(bubble_select_coalesced_delay_0_fifo_b[32:32]);

    // bubble_join_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19(BITJOIN,739)
    assign bubble_join_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_q = i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19(BITSELECT,740)
    assign bubble_select_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_b = $unsigned(bubble_join_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_q[31:0]);

    // SE_out_redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo(STALLENABLE,1254)
    // Valid signal propagation
    assign SE_out_redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_V0 = SE_out_redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_backStall = i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_zlaswp20_out_stall_out | ~ (SE_out_redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_and0 = redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_valid_out;
    assign SE_out_redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V17 & SE_out_redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_and0;

    // redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo(STALLFIFO,592)
    assign redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_valid_in = SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_V1;
    assign redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_stall_in = SE_out_redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_backStall;
    assign redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_data_in = bubble_select_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_b;
    assign redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_valid_in_bitsignaltemp = redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_valid_in[0];
    assign redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_stall_in_bitsignaltemp = redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_stall_in[0];
    assign redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_valid_out[0] = redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_valid_out_bitsignaltemp;
    assign redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_stall_out[0] = redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo (
        .valid_in(redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_b),
        .valid_out(redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_r82_zlaswp0_c_i64_41_x(CONSTANT,384)
    assign i_r82_zlaswp0_c_i64_41_x_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000100);

    // i_arrayidx81_zlaswp0_mult_multconst_x(CONSTANT,354)
    assign i_arrayidx81_zlaswp0_mult_multconst_x_q = $unsigned(60'b000000000000000000000000000000000000000000000000000000000000);

    // SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_1(STALLENABLE,1506)
    // Valid signal propagation
    assign SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_V0 = SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_backStall = i_llvm_fpga_ffwd_dest_i32_inc61182_zlaswp10_out_stall_out | ~ (SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_wireValid = bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_inc61182_zlaswp10(BLACKBOX,30)@59
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    zlaswp_i_llvm_fpga_ffwd_dest_i32_inc61182_0 thei_llvm_fpga_ffwd_dest_i32_inc61182_zlaswp10 (
        .in_intel_reserved_ffwd_26_0(in_intel_reserved_ffwd_26_0),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_backStall),
        .in_valid_in(SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_V0),
        .out_dest_data_out_26_0(i_llvm_fpga_ffwd_dest_i32_inc61182_zlaswp10_out_dest_data_out_26_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_inc61182_zlaswp10_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_inc61182_zlaswp10_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_inc61182_zlaswp10(BITJOIN,626)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_inc61182_zlaswp10_q = i_llvm_fpga_ffwd_dest_i32_inc61182_zlaswp10_out_dest_data_out_26_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_inc61182_zlaswp10(BITSELECT,627)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_inc61182_zlaswp10_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_inc61182_zlaswp10_q[31:0]);

    // bubble_join_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11(BITJOIN,742)
    assign bubble_join_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_q = i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11(BITSELECT,743)
    assign bubble_select_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_b = $unsigned(bubble_join_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_q[31:0]);

    // i_storemerge68_replace_phi_zlaswp12(MUX,159)@59
    assign i_storemerge68_replace_phi_zlaswp12_s = redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_q;
    always @(i_storemerge68_replace_phi_zlaswp12_s or bubble_select_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_b or bubble_select_i_llvm_fpga_ffwd_dest_i32_inc61182_zlaswp10_b)
    begin
        unique case (i_storemerge68_replace_phi_zlaswp12_s)
            1'b0 : i_storemerge68_replace_phi_zlaswp12_q = bubble_select_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_b;
            1'b1 : i_storemerge68_replace_phi_zlaswp12_q = bubble_select_i_llvm_fpga_ffwd_dest_i32_inc61182_zlaswp10_b;
            default : i_storemerge68_replace_phi_zlaswp12_q = 32'b0;
        endcase
    end

    // i_mul78_zlaswp18_bs4(BITSELECT,410)@59
    assign i_mul78_zlaswp18_bs4_in = i_storemerge68_replace_phi_zlaswp12_q[17:0];
    assign i_mul78_zlaswp18_bs4_b = i_mul78_zlaswp18_bs4_in[17:0];

    // SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_2(STALLENABLE,1508)
    // Valid signal propagation
    assign SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_V0 = SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_backStall = i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17_out_stall_out | ~ (SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_wireValid = bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_reg_valid_out;

    // SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17(STALLENABLE,937)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17_backStall = SE_i_mul78_zlaswp18_im0_cma_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17_wireValid = i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17_out_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17(BLACKBOX,31)@59
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    zlaswp_i_llvm_fpga_ffwd_dest_i32_unnamed_37_zlaswp0 thei_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17 (
        .in_intel_reserved_ffwd_3_0(in_intel_reserved_ffwd_3_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17_backStall),
        .in_valid_in(SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_V0),
        .out_dest_data_out_3_0(i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17_out_dest_data_out_3_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17(BITJOIN,629)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17_q = i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17_out_dest_data_out_3_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17(BITSELECT,630)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17_q[31:0]);

    // i_mul78_zlaswp18_bs2_merged_bit_select(BITSELECT,484)@59
    assign i_mul78_zlaswp18_bs2_merged_bit_select_b = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17_b[31:18];
    assign i_mul78_zlaswp18_bs2_merged_bit_select_c = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17_b[17:0];

    // i_mul78_zlaswp18_bs1(BITSELECT,407)@59
    assign i_mul78_zlaswp18_bs1_b = i_storemerge68_replace_phi_zlaswp12_q[31:18];

    // i_mul78_zlaswp18_ma3_cma(CHAINMULTADD,483)@59 + 3
    assign i_mul78_zlaswp18_ma3_cma_reset = ~ (resetn);
    assign i_mul78_zlaswp18_ma3_cma_ena0 = SE_i_mul78_zlaswp18_im0_cma_backEN[0];
    assign i_mul78_zlaswp18_ma3_cma_ena1 = i_mul78_zlaswp18_ma3_cma_ena0;
    assign i_mul78_zlaswp18_ma3_cma_ena2 = i_mul78_zlaswp18_ma3_cma_ena0;

    assign i_mul78_zlaswp18_ma3_cma_a0 = i_mul78_zlaswp18_bs1_b;
    assign i_mul78_zlaswp18_ma3_cma_c0 = i_mul78_zlaswp18_bs2_merged_bit_select_c;
    assign i_mul78_zlaswp18_ma3_cma_a1 = i_mul78_zlaswp18_bs2_merged_bit_select_b;
    assign i_mul78_zlaswp18_ma3_cma_c1 = i_mul78_zlaswp18_bs4_b;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .by_clock("0"),
        .by_width(14),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(33)
    ) i_mul78_zlaswp18_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul78_zlaswp18_ma3_cma_ena2, i_mul78_zlaswp18_ma3_cma_ena1, i_mul78_zlaswp18_ma3_cma_ena0 }),
        .aclr({ i_mul78_zlaswp18_ma3_cma_reset, i_mul78_zlaswp18_ma3_cma_reset }),
        .ay(i_mul78_zlaswp18_ma3_cma_a1),
        .by(i_mul78_zlaswp18_ma3_cma_a0),
        .ax(i_mul78_zlaswp18_ma3_cma_c1),
        .bx(i_mul78_zlaswp18_ma3_cma_c0),
        .resulta(i_mul78_zlaswp18_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(33), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul78_zlaswp18_ma3_cma_delay ( .xin(i_mul78_zlaswp18_ma3_cma_s0), .xout(i_mul78_zlaswp18_ma3_cma_qq), .ena(SE_i_mul78_zlaswp18_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul78_zlaswp18_ma3_cma_q = $unsigned(i_mul78_zlaswp18_ma3_cma_qq[32:0]);

    // bubble_join_i_mul78_zlaswp18_ma3_cma(BITJOIN,774)
    assign bubble_join_i_mul78_zlaswp18_ma3_cma_q = i_mul78_zlaswp18_ma3_cma_q;

    // i_mul78_zlaswp18_im8_cma(CHAINMULTADD,482)@59 + 3
    assign i_mul78_zlaswp18_im8_cma_reset = ~ (resetn);
    assign i_mul78_zlaswp18_im8_cma_ena0 = SE_i_mul78_zlaswp18_im0_cma_backEN[0];
    assign i_mul78_zlaswp18_im8_cma_ena1 = i_mul78_zlaswp18_im8_cma_ena0;
    assign i_mul78_zlaswp18_im8_cma_ena2 = i_mul78_zlaswp18_im8_cma_ena0;

    assign i_mul78_zlaswp18_im8_cma_a0 = i_mul78_zlaswp18_bs4_b;
    assign i_mul78_zlaswp18_im8_cma_c0 = i_mul78_zlaswp18_bs2_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_mul78_zlaswp18_im8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul78_zlaswp18_im8_cma_ena2, i_mul78_zlaswp18_im8_cma_ena1, i_mul78_zlaswp18_im8_cma_ena0 }),
        .aclr({ i_mul78_zlaswp18_im8_cma_reset, i_mul78_zlaswp18_im8_cma_reset }),
        .ay(i_mul78_zlaswp18_im8_cma_a0),
        .ax(i_mul78_zlaswp18_im8_cma_c0),
        .resulta(i_mul78_zlaswp18_im8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul78_zlaswp18_im8_cma_delay ( .xin(i_mul78_zlaswp18_im8_cma_s0), .xout(i_mul78_zlaswp18_im8_cma_qq), .ena(SE_i_mul78_zlaswp18_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul78_zlaswp18_im8_cma_q = $unsigned(i_mul78_zlaswp18_im8_cma_qq[35:0]);

    // bubble_join_i_mul78_zlaswp18_im8_cma(BITJOIN,771)
    assign bubble_join_i_mul78_zlaswp18_im8_cma_q = i_mul78_zlaswp18_im8_cma_q;

    // bubble_out_i_mul78_zlaswp18_im8_cma_data_reg(STALLFIFO,1734)
    assign bubble_out_i_mul78_zlaswp18_im8_cma_data_reg_valid_in = SE_i_mul78_zlaswp18_im0_cma_V1;
    assign bubble_out_i_mul78_zlaswp18_im8_cma_data_reg_stall_in = SE_out_bubble_out_i_mul78_zlaswp18_ma3_cma_data_backStall;
    assign bubble_out_i_mul78_zlaswp18_im8_cma_data_reg_data_in = bubble_join_i_mul78_zlaswp18_im8_cma_q;
    assign bubble_out_i_mul78_zlaswp18_im8_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul78_zlaswp18_im8_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul78_zlaswp18_im8_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul78_zlaswp18_im8_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul78_zlaswp18_im8_cma_data_reg_valid_out[0] = bubble_out_i_mul78_zlaswp18_im8_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul78_zlaswp18_im8_cma_data_reg_stall_out[0] = bubble_out_i_mul78_zlaswp18_im8_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(36),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul78_zlaswp18_im8_cma_data_reg (
        .valid_in(bubble_out_i_mul78_zlaswp18_im8_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul78_zlaswp18_im8_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul78_zlaswp18_im8_cma_q),
        .valid_out(bubble_out_i_mul78_zlaswp18_im8_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul78_zlaswp18_im8_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul78_zlaswp18_im8_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul78_zlaswp18_im0_cma(CHAINMULTADD,481)@59 + 3
    assign i_mul78_zlaswp18_im0_cma_reset = ~ (resetn);
    assign i_mul78_zlaswp18_im0_cma_ena0 = SE_i_mul78_zlaswp18_im0_cma_backEN[0];
    assign i_mul78_zlaswp18_im0_cma_ena1 = i_mul78_zlaswp18_im0_cma_ena0;
    assign i_mul78_zlaswp18_im0_cma_ena2 = i_mul78_zlaswp18_im0_cma_ena0;

    assign i_mul78_zlaswp18_im0_cma_a0 = i_mul78_zlaswp18_bs1_b;
    assign i_mul78_zlaswp18_im0_cma_c0 = i_mul78_zlaswp18_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .ax_clock("0"),
        .ax_width(14),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_mul78_zlaswp18_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul78_zlaswp18_im0_cma_ena2, i_mul78_zlaswp18_im0_cma_ena1, i_mul78_zlaswp18_im0_cma_ena0 }),
        .aclr({ i_mul78_zlaswp18_im0_cma_reset, i_mul78_zlaswp18_im0_cma_reset }),
        .ay(i_mul78_zlaswp18_im0_cma_a0),
        .ax(i_mul78_zlaswp18_im0_cma_c0),
        .resulta(i_mul78_zlaswp18_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul78_zlaswp18_im0_cma_delay ( .xin(i_mul78_zlaswp18_im0_cma_s0), .xout(i_mul78_zlaswp18_im0_cma_qq), .ena(SE_i_mul78_zlaswp18_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul78_zlaswp18_im0_cma_q = $unsigned(i_mul78_zlaswp18_im0_cma_qq[27:0]);

    // bubble_join_i_mul78_zlaswp18_im0_cma(BITJOIN,768)
    assign bubble_join_i_mul78_zlaswp18_im0_cma_q = i_mul78_zlaswp18_im0_cma_q;

    // bubble_out_i_mul78_zlaswp18_im0_cma_data_reg(STALLFIFO,1733)
    assign bubble_out_i_mul78_zlaswp18_im0_cma_data_reg_valid_in = SE_i_mul78_zlaswp18_im0_cma_V0;
    assign bubble_out_i_mul78_zlaswp18_im0_cma_data_reg_stall_in = SE_out_bubble_out_i_mul78_zlaswp18_ma3_cma_data_backStall;
    assign bubble_out_i_mul78_zlaswp18_im0_cma_data_reg_data_in = bubble_join_i_mul78_zlaswp18_im0_cma_q;
    assign bubble_out_i_mul78_zlaswp18_im0_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul78_zlaswp18_im0_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul78_zlaswp18_im0_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul78_zlaswp18_im0_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul78_zlaswp18_im0_cma_data_reg_valid_out[0] = bubble_out_i_mul78_zlaswp18_im0_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul78_zlaswp18_im0_cma_data_reg_stall_out[0] = bubble_out_i_mul78_zlaswp18_im0_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(28),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul78_zlaswp18_im0_cma_data_reg (
        .valid_in(bubble_out_i_mul78_zlaswp18_im0_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul78_zlaswp18_im0_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul78_zlaswp18_im0_cma_q),
        .valid_out(bubble_out_i_mul78_zlaswp18_im0_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul78_zlaswp18_im0_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul78_zlaswp18_im0_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_mul78_zlaswp18_im0_cma(STALLENABLE,1189)
    // Valid signal propagation
    assign SE_i_mul78_zlaswp18_im0_cma_V0 = SE_i_mul78_zlaswp18_im0_cma_R_v_0;
    assign SE_i_mul78_zlaswp18_im0_cma_V1 = SE_i_mul78_zlaswp18_im0_cma_R_v_1;
    assign SE_i_mul78_zlaswp18_im0_cma_V2 = SE_i_mul78_zlaswp18_im0_cma_R_v_2;
    // Stall signal propagation
    assign SE_i_mul78_zlaswp18_im0_cma_s_tv_0 = bubble_out_i_mul78_zlaswp18_im0_cma_data_reg_stall_out & SE_i_mul78_zlaswp18_im0_cma_R_v_0;
    assign SE_i_mul78_zlaswp18_im0_cma_s_tv_1 = bubble_out_i_mul78_zlaswp18_im8_cma_data_reg_stall_out & SE_i_mul78_zlaswp18_im0_cma_R_v_1;
    assign SE_i_mul78_zlaswp18_im0_cma_s_tv_2 = bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg_stall_out & SE_i_mul78_zlaswp18_im0_cma_R_v_2;
    // Backward Enable generation
    assign SE_i_mul78_zlaswp18_im0_cma_or0 = SE_i_mul78_zlaswp18_im0_cma_s_tv_0;
    assign SE_i_mul78_zlaswp18_im0_cma_or1 = SE_i_mul78_zlaswp18_im0_cma_s_tv_1 | SE_i_mul78_zlaswp18_im0_cma_or0;
    assign SE_i_mul78_zlaswp18_im0_cma_backEN = ~ (SE_i_mul78_zlaswp18_im0_cma_s_tv_2 | SE_i_mul78_zlaswp18_im0_cma_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_mul78_zlaswp18_im0_cma_and0 = SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_V1 & SE_i_mul78_zlaswp18_im0_cma_backEN;
    assign SE_i_mul78_zlaswp18_im0_cma_v_s_0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_zlaswp37_zlaswp17_V0 & SE_i_mul78_zlaswp18_im0_cma_and0;
    // Backward Stall generation
    assign SE_i_mul78_zlaswp18_im0_cma_backStall = ~ (SE_i_mul78_zlaswp18_im0_cma_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_mul78_zlaswp18_im0_cma_R_s_0 <= 1'b0;
            SE_i_mul78_zlaswp18_im0_cma_R_s_1 <= 1'b0;
            SE_i_mul78_zlaswp18_im0_cma_R_v_0 <= 1'b0;
            SE_i_mul78_zlaswp18_im0_cma_R_v_1 <= 1'b0;
            SE_i_mul78_zlaswp18_im0_cma_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_mul78_zlaswp18_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul78_zlaswp18_im0_cma_R_s_0 <= SE_i_mul78_zlaswp18_im0_cma_v_s_0;
            end

            if (SE_i_mul78_zlaswp18_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul78_zlaswp18_im0_cma_R_s_1 <= SE_i_mul78_zlaswp18_im0_cma_R_s_0;
            end

            if (SE_i_mul78_zlaswp18_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul78_zlaswp18_im0_cma_R_v_0 <= SE_i_mul78_zlaswp18_im0_cma_R_v_0 & SE_i_mul78_zlaswp18_im0_cma_s_tv_0;
            end
            else
            begin
                SE_i_mul78_zlaswp18_im0_cma_R_v_0 <= SE_i_mul78_zlaswp18_im0_cma_R_s_1;
            end

            if (SE_i_mul78_zlaswp18_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul78_zlaswp18_im0_cma_R_v_1 <= SE_i_mul78_zlaswp18_im0_cma_R_v_1 & SE_i_mul78_zlaswp18_im0_cma_s_tv_1;
            end
            else
            begin
                SE_i_mul78_zlaswp18_im0_cma_R_v_1 <= SE_i_mul78_zlaswp18_im0_cma_R_s_1;
            end

            if (SE_i_mul78_zlaswp18_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul78_zlaswp18_im0_cma_R_v_2 <= SE_i_mul78_zlaswp18_im0_cma_R_v_2 & SE_i_mul78_zlaswp18_im0_cma_s_tv_2;
            end
            else
            begin
                SE_i_mul78_zlaswp18_im0_cma_R_v_2 <= SE_i_mul78_zlaswp18_im0_cma_R_s_1;
            end

        end
    end

    // bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg(STALLFIFO,1735)
    assign bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg_valid_in = SE_i_mul78_zlaswp18_im0_cma_V2;
    assign bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg_stall_in = SE_out_bubble_out_i_mul78_zlaswp18_ma3_cma_data_backStall;
    assign bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg_data_in = bubble_join_i_mul78_zlaswp18_ma3_cma_q;
    assign bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg_valid_out[0] = bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg_stall_out[0] = bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(33),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul78_zlaswp18_ma3_cma_data_reg (
        .valid_in(bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul78_zlaswp18_ma3_cma_q),
        .valid_out(bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_select_i_mul78_zlaswp18_ma3_cma(BITSELECT,775)
    assign bubble_select_i_mul78_zlaswp18_ma3_cma_b = $unsigned(bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg_data_out[32:0]);

    // i_mul78_zlaswp18_sums_align_1(BITSHIFT,418)@62
    assign i_mul78_zlaswp18_sums_align_1_qint = { bubble_select_i_mul78_zlaswp18_ma3_cma_b, 18'b000000000000000000 };
    assign i_mul78_zlaswp18_sums_align_1_q = i_mul78_zlaswp18_sums_align_1_qint[50:0];

    // bubble_select_i_mul78_zlaswp18_im0_cma(BITSELECT,769)
    assign bubble_select_i_mul78_zlaswp18_im0_cma_b = $unsigned(bubble_out_i_mul78_zlaswp18_im0_cma_data_reg_data_out[27:0]);

    // bubble_select_i_mul78_zlaswp18_im8_cma(BITSELECT,772)
    assign bubble_select_i_mul78_zlaswp18_im8_cma_b = $unsigned(bubble_out_i_mul78_zlaswp18_im8_cma_data_reg_data_out[35:0]);

    // i_mul78_zlaswp18_sums_join_0(BITJOIN,417)@62
    assign i_mul78_zlaswp18_sums_join_0_q = {bubble_select_i_mul78_zlaswp18_im0_cma_b, bubble_select_i_mul78_zlaswp18_im8_cma_b};

    // i_mul78_zlaswp18_sums_result_add_0_0(ADD,420)@62
    assign i_mul78_zlaswp18_sums_result_add_0_0_a = {1'b0, i_mul78_zlaswp18_sums_join_0_q};
    assign i_mul78_zlaswp18_sums_result_add_0_0_b = {14'b00000000000000, i_mul78_zlaswp18_sums_align_1_q};
    assign i_mul78_zlaswp18_sums_result_add_0_0_o = $unsigned(i_mul78_zlaswp18_sums_result_add_0_0_a) + $unsigned(i_mul78_zlaswp18_sums_result_add_0_0_b);
    assign i_mul78_zlaswp18_sums_result_add_0_0_q = i_mul78_zlaswp18_sums_result_add_0_0_o[64:0];

    // bgTrunc_i_mul78_zlaswp18_sel_x(BITSELECT,325)@62
    assign bgTrunc_i_mul78_zlaswp18_sel_x_in = i_mul78_zlaswp18_sums_result_add_0_0_q[63:0];
    assign bgTrunc_i_mul78_zlaswp18_sel_x_b = bgTrunc_i_mul78_zlaswp18_sel_x_in[31:0];

    // SE_out_bubble_out_i_mul78_zlaswp18_ma3_cma_data(STALLENABLE,1524)
    // Valid signal propagation
    assign SE_out_bubble_out_i_mul78_zlaswp18_ma3_cma_data_V0 = SE_out_bubble_out_i_mul78_zlaswp18_ma3_cma_data_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_mul78_zlaswp18_ma3_cma_data_backStall = SR_SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_backStall | ~ (SE_out_bubble_out_i_mul78_zlaswp18_ma3_cma_data_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_mul78_zlaswp18_ma3_cma_data_and0 = bubble_out_i_mul78_zlaswp18_ma3_cma_data_reg_valid_out;
    assign SE_out_bubble_out_i_mul78_zlaswp18_ma3_cma_data_and1 = bubble_out_i_mul78_zlaswp18_im8_cma_data_reg_valid_out & SE_out_bubble_out_i_mul78_zlaswp18_ma3_cma_data_and0;
    assign SE_out_bubble_out_i_mul78_zlaswp18_ma3_cma_data_wireValid = bubble_out_i_mul78_zlaswp18_im0_cma_data_reg_valid_out & SE_out_bubble_out_i_mul78_zlaswp18_ma3_cma_data_and1;

    // SR_SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0(STALLREG,1739)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_r_valid <= 1'b0;
            SR_SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_r_data0 <= 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_r_valid <= SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_backStall & (SR_SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_r_valid | SR_SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_i_valid);

            if (SR_SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_r_data0 <= bgTrunc_i_mul78_zlaswp18_sel_x_b;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_i_valid = SE_out_bubble_out_i_mul78_zlaswp18_ma3_cma_data_V0;
    // Stall signal propagation
    assign SR_SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_backStall = SR_SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_r_valid | ~ (SR_SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_i_valid);

    // Valid
    assign SR_SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_V = SR_SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_r_valid == 1'b1 ? SR_SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_r_valid : SR_SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_i_valid;

    assign SR_SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_D0 = SR_SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_r_valid == 1'b1 ? SR_SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_r_data0 : bgTrunc_i_mul78_zlaswp18_sel_x_b;

    // redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0(REG,576)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_q <= $unsigned(SR_SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_D0);
        end
    end

    // i_add79_zlaswp21(ADD,16)@63
    assign i_add79_zlaswp21_a = {1'b0, bubble_select_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_b};
    assign i_add79_zlaswp21_b = {1'b0, redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_q};
    assign i_add79_zlaswp21_o = $unsigned(i_add79_zlaswp21_a) + $unsigned(i_add79_zlaswp21_b);
    assign i_add79_zlaswp21_q = i_add79_zlaswp21_o[32:0];

    // bgTrunc_i_add79_zlaswp21_sel_x(BITSELECT,322)@63
    assign bgTrunc_i_add79_zlaswp21_sel_x_b = i_add79_zlaswp21_q[31:0];

    // i_idxprom80_zlaswp22_sel_x(BITSELECT,372)@63
    assign i_idxprom80_zlaswp22_sel_x_b = $unsigned({{32{bgTrunc_i_add79_zlaswp21_sel_x_b[31]}}, bgTrunc_i_add79_zlaswp21_sel_x_b[31:0]});

    // i_arrayidx81_zlaswp0_mult_x_bs1_merged_bit_select(BITSELECT,485)@63
    assign i_arrayidx81_zlaswp0_mult_x_bs1_merged_bit_select_b = i_idxprom80_zlaswp22_sel_x_b[63:54];
    assign i_arrayidx81_zlaswp0_mult_x_bs1_merged_bit_select_c = i_idxprom80_zlaswp22_sel_x_b[53:36];
    assign i_arrayidx81_zlaswp0_mult_x_bs1_merged_bit_select_d = i_idxprom80_zlaswp22_sel_x_b[35:18];
    assign i_arrayidx81_zlaswp0_mult_x_bs1_merged_bit_select_e = i_idxprom80_zlaswp22_sel_x_b[17:0];

    // i_arrayidx81_zlaswp0_mult_x_im0_shift0(BITSHIFT,473)@63
    assign i_arrayidx81_zlaswp0_mult_x_im0_shift0_qint = { i_arrayidx81_zlaswp0_mult_x_bs1_merged_bit_select_b, 3'b000 };
    assign i_arrayidx81_zlaswp0_mult_x_im0_shift0_q = i_arrayidx81_zlaswp0_mult_x_im0_shift0_qint[12:0];

    // i_arrayidx81_zlaswp0_mult_x_sums_align_3(BITSHIFT,436)@63
    assign i_arrayidx81_zlaswp0_mult_x_sums_align_3_qint = { {1'b0, i_arrayidx81_zlaswp0_mult_x_im0_shift0_q}, 14'b00000000000000 };
    assign i_arrayidx81_zlaswp0_mult_x_sums_align_3_q = i_arrayidx81_zlaswp0_mult_x_sums_align_3_qint[27:0];

    // i_arrayidx81_zlaswp0_mult_x_im6_shift0(BITSHIFT,475)@63
    assign i_arrayidx81_zlaswp0_mult_x_im6_shift0_qint = { i_arrayidx81_zlaswp0_mult_x_bs1_merged_bit_select_d, 3'b000 };
    assign i_arrayidx81_zlaswp0_mult_x_im6_shift0_q = i_arrayidx81_zlaswp0_mult_x_im6_shift0_qint[20:0];

    // i_arrayidx81_zlaswp0_mult_x_sums_align_2(BITSHIFT,435)@63
    assign i_arrayidx81_zlaswp0_mult_x_sums_align_2_qint = { {1'b0, i_arrayidx81_zlaswp0_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_arrayidx81_zlaswp0_mult_x_sums_align_2_q = i_arrayidx81_zlaswp0_mult_x_sums_align_2_qint[39:0];

    // i_arrayidx81_zlaswp0_mult_x_sums_join_4(BITJOIN,437)@63
    assign i_arrayidx81_zlaswp0_mult_x_sums_join_4_q = {i_arrayidx81_zlaswp0_mult_x_sums_align_3_q, i_arrayidx81_zlaswp0_mult_x_sums_align_2_q};

    // i_arrayidx81_zlaswp0_mult_x_im3_shift0(BITSHIFT,474)@63
    assign i_arrayidx81_zlaswp0_mult_x_im3_shift0_qint = { i_arrayidx81_zlaswp0_mult_x_bs1_merged_bit_select_c, 3'b000 };
    assign i_arrayidx81_zlaswp0_mult_x_im3_shift0_q = i_arrayidx81_zlaswp0_mult_x_im3_shift0_qint[20:0];

    // i_arrayidx81_zlaswp0_mult_x_sums_align_0(BITSHIFT,433)@63
    assign i_arrayidx81_zlaswp0_mult_x_sums_align_0_qint = { {1'b0, i_arrayidx81_zlaswp0_mult_x_im3_shift0_q}, 14'b00000000000000 };
    assign i_arrayidx81_zlaswp0_mult_x_sums_align_0_q = i_arrayidx81_zlaswp0_mult_x_sums_align_0_qint[35:0];

    // i_arrayidx81_zlaswp0_mult_x_im9_shift0(BITSHIFT,476)@63
    assign i_arrayidx81_zlaswp0_mult_x_im9_shift0_qint = { i_arrayidx81_zlaswp0_mult_x_bs1_merged_bit_select_e, 3'b000 };
    assign i_arrayidx81_zlaswp0_mult_x_im9_shift0_q = i_arrayidx81_zlaswp0_mult_x_im9_shift0_qint[20:0];

    // i_arrayidx81_zlaswp0_mult_x_sums_join_1(BITJOIN,434)@63
    assign i_arrayidx81_zlaswp0_mult_x_sums_join_1_q = {i_arrayidx81_zlaswp0_mult_x_sums_align_0_q, {1'b0, i_arrayidx81_zlaswp0_mult_x_im9_shift0_q}};

    // i_arrayidx81_zlaswp0_mult_x_sums_result_add_0_0(ADD,438)@63
    assign i_arrayidx81_zlaswp0_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_arrayidx81_zlaswp0_mult_x_sums_join_1_q};
    assign i_arrayidx81_zlaswp0_mult_x_sums_result_add_0_0_b = {1'b0, i_arrayidx81_zlaswp0_mult_x_sums_join_4_q};
    assign i_arrayidx81_zlaswp0_mult_x_sums_result_add_0_0_o = $unsigned(i_arrayidx81_zlaswp0_mult_x_sums_result_add_0_0_a) + $unsigned(i_arrayidx81_zlaswp0_mult_x_sums_result_add_0_0_b);
    assign i_arrayidx81_zlaswp0_mult_x_sums_result_add_0_0_q = i_arrayidx81_zlaswp0_mult_x_sums_result_add_0_0_o[68:0];

    // i_arrayidx81_zlaswp0_mult_extender_x(BITJOIN,353)@63
    assign i_arrayidx81_zlaswp0_mult_extender_x_q = {i_arrayidx81_zlaswp0_mult_multconst_x_q, i_arrayidx81_zlaswp0_mult_x_sums_result_add_0_0_q[67:0]};

    // i_arrayidx81_zlaswp0_trunc_sel_x(BITSELECT,355)@63
    assign i_arrayidx81_zlaswp0_trunc_sel_x_b = i_arrayidx81_zlaswp0_mult_extender_x_q[63:0];

    // redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0(REG,575)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_q <= $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);
        end
        else if (SE_redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_q <= $unsigned(i_arrayidx81_zlaswp0_trunc_sel_x_b);
        end
    end

    // bubble_join_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23(BITJOIN,635)
    assign bubble_join_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_q = i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_out_dest_data_out_21_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23(BITSELECT,636)
    assign bubble_select_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_q[63:0]);

    // i_arrayidx81_zlaswp0_add_x(ADD,347)@64
    assign i_arrayidx81_zlaswp0_add_x_a = {1'b0, bubble_select_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_b};
    assign i_arrayidx81_zlaswp0_add_x_b = {1'b0, redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_q};
    assign i_arrayidx81_zlaswp0_add_x_o = $unsigned(i_arrayidx81_zlaswp0_add_x_a) + $unsigned(i_arrayidx81_zlaswp0_add_x_b);
    assign i_arrayidx81_zlaswp0_add_x_q = i_arrayidx81_zlaswp0_add_x_o[64:0];

    // i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x(BITSELECT,356)@64
    assign i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b = i_arrayidx81_zlaswp0_add_x_q[63:0];

    // i_r82_zlaswp0_add_x(ADD,383)@64
    assign i_r82_zlaswp0_add_x_a = {1'b0, i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b};
    assign i_r82_zlaswp0_add_x_b = {1'b0, i_r82_zlaswp0_c_i64_41_x_q};
    assign i_r82_zlaswp0_add_x_o = $unsigned(i_r82_zlaswp0_add_x_a) + $unsigned(i_r82_zlaswp0_add_x_b);
    assign i_r82_zlaswp0_add_x_q = i_r82_zlaswp0_add_x_o[64:0];

    // i_r82_zlaswp0_trunc_sel_x(BITSELECT,386)@64
    assign i_r82_zlaswp0_trunc_sel_x_b = i_r82_zlaswp0_add_x_q[63:0];

    // SE_in_i_llvm_fpga_mem_lm3615_zlaswp75(STALLENABLE,946)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_V0 = SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_backStall = i_llvm_fpga_mem_lm3615_zlaswp75_out_o_stall | ~ (SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_wireValid = SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_V;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42(BITJOIN,668)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_q = i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42(BITSELECT,669)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40(BITJOIN,713)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_q = i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40(BITSELECT,714)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_q[0:0]);

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40(STALLENABLE,991)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_backStall = redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_stall_out | ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_wireValid = i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_valid_out;

    // redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo(STALLFIFO,599)
    assign redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_V0;
    assign redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_stall_in = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_backStall;
    assign redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_b;
    assign redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_valid_in_bitsignaltemp = redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_valid_in[0];
    assign redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_stall_in_bitsignaltemp = redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_stall_in[0];
    assign redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_valid_out[0] = redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_valid_out_bitsignaltemp;
    assign redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_stall_out[0] = redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(63),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo (
        .valid_in(redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_valid_in_bitsignaltemp),
        .stall_in(redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_b),
        .valid_out(redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_valid_out_bitsignaltemp),
        .stall_out(redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_stall_out_bitsignaltemp),
        .data_out(redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo(BITJOIN,858)
    assign bubble_join_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_q = redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_data_out;

    // bubble_select_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo(BITSELECT,859)
    assign bubble_select_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_b = $unsigned(bubble_join_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_q[0:0]);

    // i_reduction_zlaswp_39_zlaswp44(LOGICAL,121)@64
    assign i_reduction_zlaswp_39_zlaswp44_q = bubble_select_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_b;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121(STALLENABLE,1051)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_wireValid = i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_out_valid_out;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi80_push24_zlaswp102(STALLENABLE,1045)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi80_push24_zlaswp102_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi80_push24_zlaswp102_wireValid = i_llvm_fpga_push_i1_memdep_phi80_push24_zlaswp102_out_valid_out;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88(BITJOIN,680)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_q = i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88(BITSELECT,681)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_q[0:0]);

    // i_reduction_zlaswp_96_zlaswp125(LOGICAL,156)@64
    assign i_reduction_zlaswp_96_zlaswp125_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_b | i_reduction_zlaswp_40_zlaswp48_q;

    // i_reduction_zlaswp_61_zlaswp86(LOGICAL,135)@64
    assign i_reduction_zlaswp_61_zlaswp86_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_b | bubble_select_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_b;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83(BITJOIN,710)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_q = i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83(BITSELECT,711)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_q[0:0]);

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83(STALLENABLE,989)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_backStall = redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_stall_out | ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_wireValid = i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_valid_out;

    // redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo(STALLFIFO,601)
    assign redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_V0;
    assign redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_stall_in = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_backStall;
    assign redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_b;
    assign redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_valid_in_bitsignaltemp = redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_valid_in[0];
    assign redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_stall_in_bitsignaltemp = redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_stall_in[0];
    assign redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_valid_out[0] = redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_valid_out_bitsignaltemp;
    assign redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_stall_out[0] = redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(63),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo (
        .valid_in(redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_valid_in_bitsignaltemp),
        .stall_in(redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_b),
        .valid_out(redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_valid_out_bitsignaltemp),
        .stall_out(redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_stall_out_bitsignaltemp),
        .data_out(redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo(BITJOIN,864)
    assign bubble_join_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_q = redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_data_out;

    // bubble_select_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo(BITSELECT,865)
    assign bubble_select_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_b = $unsigned(bubble_join_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82(BITJOIN,707)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_q = i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82(BITSELECT,708)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_q[0:0]);

    // i_reduction_zlaswp_60_zlaswp85(LOGICAL,134)@64
    assign i_reduction_zlaswp_60_zlaswp85_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_b | bubble_select_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_b;

    // i_reduction_zlaswp_94_zlaswp123(LOGICAL,154)@64
    assign i_reduction_zlaswp_94_zlaswp123_q = i_reduction_zlaswp_60_zlaswp85_q | i_reduction_zlaswp_61_zlaswp86_q;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110(BITJOIN,698)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_q = i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110(BITSELECT,699)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_q[0:0]);

    // SE_i_lm3615_toi1_intcast65_zlaswp76_sel_x(STALLENABLE,1150)
    // Valid signal propagation
    assign SE_i_lm3615_toi1_intcast65_zlaswp76_sel_x_V0 = SE_i_lm3615_toi1_intcast65_zlaswp76_sel_x_wireValid;
    // Backward Stall generation
    assign SE_i_lm3615_toi1_intcast65_zlaswp76_sel_x_backStall = i_llvm_fpga_push_i1_memdep_phi64_push22_zlaswp109_out_stall_out | ~ (SE_i_lm3615_toi1_intcast65_zlaswp76_sel_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_lm3615_toi1_intcast65_zlaswp76_sel_x_and0 = SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_V1;
    assign SE_i_lm3615_toi1_intcast65_zlaswp76_sel_x_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V7 & SE_i_lm3615_toi1_intcast65_zlaswp76_sel_x_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi64_push22_zlaswp109(STALLENABLE,1037)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi64_push22_zlaswp109_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi64_push22_zlaswp109_wireValid = i_llvm_fpga_push_i1_memdep_phi64_push22_zlaswp109_out_valid_out;

    // i_lm3615_toi1_intcast65_zlaswp76_sel_x(BITSELECT,377)@96
    assign i_lm3615_toi1_intcast65_zlaswp76_sel_x_b = bubble_select_i_llvm_fpga_mem_lm3615_zlaswp75_b[0:0];

    // i_llvm_fpga_push_i1_memdep_phi64_push22_zlaswp109(BLACKBOX,81)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_22@20000000
    // out out_feedback_valid_out_22@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    zlaswp_i_llvm_fpga_push_i1_memdep_phi64_push22_0 thei_llvm_fpga_push_i1_memdep_phi64_push22_zlaswp109 (
        .in_data_in(i_lm3615_toi1_intcast65_zlaswp76_sel_x_b),
        .in_feedback_stall_in_22(i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_out_feedback_stall_out_22),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_zlaswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi64_push22_zlaswp109_backStall),
        .in_valid_in(SE_i_lm3615_toi1_intcast65_zlaswp76_sel_x_V0),
        .out_data_out(),
        .out_feedback_out_22(i_llvm_fpga_push_i1_memdep_phi64_push22_zlaswp109_out_feedback_out_22),
        .out_feedback_valid_out_22(i_llvm_fpga_push_i1_memdep_phi64_push22_zlaswp109_out_feedback_valid_out_22),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi64_push22_zlaswp109_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi64_push22_zlaswp109_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108(BLACKBOX,52)@63
    // in in_stall_in@20000000
    // out out_data_out@64
    // out out_feedback_stall_out_22@20000000
    // out out_stall_out@20000000
    // out out_valid_out@64
    zlaswp_i_llvm_fpga_pop_i1_memdep_phi64_pop22_0 thei_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108 (
        .in_data_in(GND_q),
        .in_dir(redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_q),
        .in_feedback_in_22(i_llvm_fpga_push_i1_memdep_phi64_push22_zlaswp109_out_feedback_out_22),
        .in_feedback_valid_in_22(i_llvm_fpga_push_i1_memdep_phi64_push22_zlaswp109_out_feedback_valid_out_22),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_backStall),
        .in_valid_in(SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V5),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_out_data_out),
        .out_feedback_stall_out_22(i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_out_feedback_stall_out_22),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108(BITJOIN,695)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_q = i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108(BITSELECT,696)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_q[0:0]);

    // i_reduction_zlaswp_78_zlaswp112(LOGICAL,145)@64
    assign i_reduction_zlaswp_78_zlaswp112_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_b;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79(BITJOIN,692)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_q = i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79(BITSELECT,693)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_q[0:0]);

    // bubble_join_i_llvm_fpga_mem_lm3414_zlaswp66(BITJOIN,641)
    assign bubble_join_i_llvm_fpga_mem_lm3414_zlaswp66_q = i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm3414_zlaswp66(BITSELECT,642)
    assign bubble_select_i_llvm_fpga_mem_lm3414_zlaswp66_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm3414_zlaswp66_q[31:0]);

    // bubble_join_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo(BITJOIN,912)
    assign bubble_join_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_q = redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_data_out;

    // bubble_select_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo(BITSELECT,913)
    assign bubble_select_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_b = $unsigned(bubble_join_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_q[31:0]);

    // SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135(STALLENABLE,953)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_backStall) & SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_wireValid) | SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_consumed1 = (~ (SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_wireValid) | SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_StallValid = SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_backStall & SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_toReg0 = SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_StallValid & SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_toReg1 = SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_StallValid & SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_or0 = SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_consumed1 & SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_or0);
    assign SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_backStall = SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_V0 = SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_V1 = SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_wireValid = i_llvm_fpga_mem_memdep_119_zlaswp135_out_o_valid;

    // redist33_i_or_zlaswp33_q_63_fifo(STALLFIFO,588)
    assign redist33_i_or_zlaswp33_q_63_fifo_valid_in = SE_out_redist32_i_or_zlaswp33_q_32_fifo_V2;
    assign redist33_i_or_zlaswp33_q_63_fifo_stall_in = SE_out_redist33_i_or_zlaswp33_q_63_fifo_backStall;
    assign redist33_i_or_zlaswp33_q_63_fifo_data_in = bubble_select_redist32_i_or_zlaswp33_q_32_fifo_b;
    assign redist33_i_or_zlaswp33_q_63_fifo_valid_in_bitsignaltemp = redist33_i_or_zlaswp33_q_63_fifo_valid_in[0];
    assign redist33_i_or_zlaswp33_q_63_fifo_stall_in_bitsignaltemp = redist33_i_or_zlaswp33_q_63_fifo_stall_in[0];
    assign redist33_i_or_zlaswp33_q_63_fifo_valid_out[0] = redist33_i_or_zlaswp33_q_63_fifo_valid_out_bitsignaltemp;
    assign redist33_i_or_zlaswp33_q_63_fifo_stall_out[0] = redist33_i_or_zlaswp33_q_63_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist33_i_or_zlaswp33_q_63_fifo (
        .valid_in(redist33_i_or_zlaswp33_q_63_fifo_valid_in_bitsignaltemp),
        .stall_in(redist33_i_or_zlaswp33_q_63_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist32_i_or_zlaswp33_q_32_fifo_b),
        .valid_out(redist33_i_or_zlaswp33_q_63_fifo_valid_out_bitsignaltemp),
        .stall_out(redist33_i_or_zlaswp33_q_63_fifo_stall_out_bitsignaltemp),
        .data_out(redist33_i_or_zlaswp33_q_63_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist33_i_or_zlaswp33_q_63_fifo(BITJOIN,825)
    assign bubble_join_redist33_i_or_zlaswp33_q_63_fifo_q = redist33_i_or_zlaswp33_q_63_fifo_data_out;

    // bubble_select_redist33_i_or_zlaswp33_q_63_fifo(BITSELECT,826)
    assign bubble_select_redist33_i_or_zlaswp33_q_63_fifo_b = $unsigned(bubble_join_redist33_i_or_zlaswp33_q_63_fifo_q[0:0]);

    // bubble_join_redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo(BITJOIN,816)
    assign bubble_join_redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_q = redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_data_out;

    // bubble_select_redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo(BITSELECT,817)
    assign bubble_select_redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_b = $unsigned(bubble_join_redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_q[0:0]);

    // i_reduction_zlaswp_109_zlaswp134(LOGICAL,119)@127
    assign i_reduction_zlaswp_109_zlaswp134_q = bubble_select_i_llvm_fpga_mem_memdep_87_zlaswp120_b | bubble_select_redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_b;

    // bubble_join_redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo(BITJOIN,798)
    assign bubble_join_redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_q = redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_data_out;

    // bubble_select_redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo(BITSELECT,799)
    assign bubble_select_redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_b = $unsigned(bubble_join_redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_q[63:0]);

    // i_llvm_fpga_mem_memdep_119_zlaswp135(BLACKBOX,39)@127
    // in in_i_stall@20000000
    // out out_lsu_memdep_119_o_active@20000000
    // out out_memdep_119_zlaswp_avm_address@20000000
    // out out_memdep_119_zlaswp_avm_burstcount@20000000
    // out out_memdep_119_zlaswp_avm_byteenable@20000000
    // out out_memdep_119_zlaswp_avm_enable@20000000
    // out out_memdep_119_zlaswp_avm_read@20000000
    // out out_memdep_119_zlaswp_avm_write@20000000
    // out out_memdep_119_zlaswp_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@158
    // out out_o_writeack@158
    zlaswp_i_llvm_fpga_mem_memdep_119_0 thei_llvm_fpga_mem_memdep_119_zlaswp135 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_b),
        .in_i_dependence(i_reduction_zlaswp_109_zlaswp134_q),
        .in_i_predicate(bubble_select_redist33_i_or_zlaswp33_q_63_fifo_b),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_backStall),
        .in_i_valid(SE_out_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_V0),
        .in_i_writedata(bubble_select_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_b),
        .in_memdep_119_zlaswp_avm_readdata(in_memdep_119_zlaswp_avm_readdata),
        .in_memdep_119_zlaswp_avm_readdatavalid(in_memdep_119_zlaswp_avm_readdatavalid),
        .in_memdep_119_zlaswp_avm_waitrequest(in_memdep_119_zlaswp_avm_waitrequest),
        .in_memdep_119_zlaswp_avm_writeack(in_memdep_119_zlaswp_avm_writeack),
        .out_lsu_memdep_119_o_active(i_llvm_fpga_mem_memdep_119_zlaswp135_out_lsu_memdep_119_o_active),
        .out_memdep_119_zlaswp_avm_address(i_llvm_fpga_mem_memdep_119_zlaswp135_out_memdep_119_zlaswp_avm_address),
        .out_memdep_119_zlaswp_avm_burstcount(i_llvm_fpga_mem_memdep_119_zlaswp135_out_memdep_119_zlaswp_avm_burstcount),
        .out_memdep_119_zlaswp_avm_byteenable(i_llvm_fpga_mem_memdep_119_zlaswp135_out_memdep_119_zlaswp_avm_byteenable),
        .out_memdep_119_zlaswp_avm_enable(i_llvm_fpga_mem_memdep_119_zlaswp135_out_memdep_119_zlaswp_avm_enable),
        .out_memdep_119_zlaswp_avm_read(i_llvm_fpga_mem_memdep_119_zlaswp135_out_memdep_119_zlaswp_avm_read),
        .out_memdep_119_zlaswp_avm_write(i_llvm_fpga_mem_memdep_119_zlaswp135_out_memdep_119_zlaswp_avm_write),
        .out_memdep_119_zlaswp_avm_writedata(i_llvm_fpga_mem_memdep_119_zlaswp135_out_memdep_119_zlaswp_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_119_zlaswp135_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_119_zlaswp135_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_119_zlaswp135_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist33_i_or_zlaswp33_q_63_fifo(STALLENABLE,1246)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist33_i_or_zlaswp33_q_63_fifo_fromReg0 <= '0;
            SE_out_redist33_i_or_zlaswp33_q_63_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist33_i_or_zlaswp33_q_63_fifo_fromReg0 <= SE_out_redist33_i_or_zlaswp33_q_63_fifo_toReg0;
            // Successor 1
            SE_out_redist33_i_or_zlaswp33_q_63_fifo_fromReg1 <= SE_out_redist33_i_or_zlaswp33_q_63_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist33_i_or_zlaswp33_q_63_fifo_consumed0 = (~ (SE_out_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_backStall) & SE_out_redist33_i_or_zlaswp33_q_63_fifo_wireValid) | SE_out_redist33_i_or_zlaswp33_q_63_fifo_fromReg0;
    assign SE_out_redist33_i_or_zlaswp33_q_63_fifo_consumed1 = (~ (SE_out_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_backStall) & SE_out_redist33_i_or_zlaswp33_q_63_fifo_wireValid) | SE_out_redist33_i_or_zlaswp33_q_63_fifo_fromReg1;
    // Consuming
    assign SE_out_redist33_i_or_zlaswp33_q_63_fifo_StallValid = SE_out_redist33_i_or_zlaswp33_q_63_fifo_backStall & SE_out_redist33_i_or_zlaswp33_q_63_fifo_wireValid;
    assign SE_out_redist33_i_or_zlaswp33_q_63_fifo_toReg0 = SE_out_redist33_i_or_zlaswp33_q_63_fifo_StallValid & SE_out_redist33_i_or_zlaswp33_q_63_fifo_consumed0;
    assign SE_out_redist33_i_or_zlaswp33_q_63_fifo_toReg1 = SE_out_redist33_i_or_zlaswp33_q_63_fifo_StallValid & SE_out_redist33_i_or_zlaswp33_q_63_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist33_i_or_zlaswp33_q_63_fifo_or0 = SE_out_redist33_i_or_zlaswp33_q_63_fifo_consumed0;
    assign SE_out_redist33_i_or_zlaswp33_q_63_fifo_wireStall = ~ (SE_out_redist33_i_or_zlaswp33_q_63_fifo_consumed1 & SE_out_redist33_i_or_zlaswp33_q_63_fifo_or0);
    assign SE_out_redist33_i_or_zlaswp33_q_63_fifo_backStall = SE_out_redist33_i_or_zlaswp33_q_63_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist33_i_or_zlaswp33_q_63_fifo_V0 = SE_out_redist33_i_or_zlaswp33_q_63_fifo_wireValid & ~ (SE_out_redist33_i_or_zlaswp33_q_63_fifo_fromReg0);
    assign SE_out_redist33_i_or_zlaswp33_q_63_fifo_V1 = SE_out_redist33_i_or_zlaswp33_q_63_fifo_wireValid & ~ (SE_out_redist33_i_or_zlaswp33_q_63_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist33_i_or_zlaswp33_q_63_fifo_wireValid = redist33_i_or_zlaswp33_q_63_fifo_valid_out;

    // redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo(STALLFIFO,572)
    assign redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_valid_in = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_V1;
    assign redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_stall_in = SE_out_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_backStall;
    assign redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_data_in = i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b;
    assign redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_valid_in_bitsignaltemp = redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_valid_in[0];
    assign redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_stall_in_bitsignaltemp = redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_stall_in[0];
    assign redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_valid_out[0] = redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_valid_out_bitsignaltemp;
    assign redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_stall_out[0] = redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(64),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo (
        .valid_in(redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_valid_in_bitsignaltemp),
        .stall_in(redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_stall_in_bitsignaltemp),
        .data_in(i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b),
        .valid_out(redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_valid_out_bitsignaltemp),
        .stall_out(redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_stall_out_bitsignaltemp),
        .data_out(redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_reduction_zlaswp_80_zlaswp113(LOGICAL,146)@64
    assign i_reduction_zlaswp_80_zlaswp113_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_b;

    // i_reduction_zlaswp_107_zlaswp132(LOGICAL,117)@64
    assign i_reduction_zlaswp_107_zlaswp132_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_b | i_reduction_zlaswp_80_zlaswp113_q;

    // i_reduction_zlaswp_45_zlaswp58(LOGICAL,127)@64
    assign i_reduction_zlaswp_45_zlaswp58_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_b | bubble_select_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_b;

    // i_reduction_zlaswp_105_zlaswp130(LOGICAL,115)@64
    assign i_reduction_zlaswp_105_zlaswp130_q = i_reduction_zlaswp_45_zlaswp58_q | i_reduction_zlaswp_60_zlaswp85_q;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105(BITJOIN,686)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_q = i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105(BITSELECT,687)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_q[0:0]);

    // SE_out_i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_zlaswp106(STALLENABLE,1031)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_zlaswp106_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_zlaswp106_wireValid = i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_zlaswp106_out_valid_out;

    // bubble_join_redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo(BITJOIN,885)
    assign bubble_join_redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_q = redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_data_out;

    // bubble_select_redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo(BITSELECT,886)
    assign bubble_select_redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_b = $unsigned(bubble_join_redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_zlaswp106(BLACKBOX,78)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_42@20000000
    // out out_feedback_valid_out_42@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    zlaswp_i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_0 thei_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_zlaswp106 (
        .in_data_in(bubble_select_redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_b),
        .in_feedback_stall_in_42(i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_feedback_stall_out_42),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_zlaswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_zlaswp106_backStall),
        .in_valid_in(SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_V0),
        .out_data_out(),
        .out_feedback_out_42(i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_zlaswp106_out_feedback_out_42),
        .out_feedback_valid_out_42(i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_zlaswp106_out_feedback_valid_out_42),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_zlaswp106_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_zlaswp106_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo(STALLENABLE,1286)
    // Valid signal propagation
    assign SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_V0 = SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_zlaswp106_out_stall_out | ~ (SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_and0 = redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_valid_out;
    assign SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V4 & SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_and0;

    // redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo(STALLFIFO,608)
    assign redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_valid_in = SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_V1;
    assign redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_stall_in = SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_backStall;
    assign redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_data_in = bubble_select_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_b;
    assign redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_valid_in_bitsignaltemp = redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_valid_in[0];
    assign redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_stall_in_bitsignaltemp = redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_stall_in[0];
    assign redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_valid_out[0] = redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_valid_out_bitsignaltemp;
    assign redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_stall_out[0] = redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo (
        .valid_in(redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_valid_in_bitsignaltemp),
        .stall_in(redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_b),
        .valid_out(redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_valid_out_bitsignaltemp),
        .stall_out(redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_stall_out_bitsignaltemp),
        .data_out(redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_reduction_zlaswp_83_zlaswp115(LOGICAL,148)@64
    assign i_reduction_zlaswp_83_zlaswp115_q = i_reduction_zlaswp_45_zlaswp58_q | i_reduction_zlaswp_80_zlaswp113_q;

    // i_reduction_zlaswp_84_zlaswp116(LOGICAL,149)@64
    assign i_reduction_zlaswp_84_zlaswp116_q = i_reduction_zlaswp_82_zlaswp114_q | i_reduction_zlaswp_83_zlaswp115_q;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46(BITJOIN,674)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_q = i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46(BITSELECT,675)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_q[0:0]);

    // SE_out_i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_zlaswp47(STALLENABLE,1023)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_zlaswp47_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_zlaswp47_wireValid = i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_zlaswp47_out_valid_out;

    // bubble_join_redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo(BITJOIN,894)
    assign bubble_join_redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_q = redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_data_out;

    // bubble_select_redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo(BITSELECT,895)
    assign bubble_select_redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_b = $unsigned(bubble_join_redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_zlaswp47(BLACKBOX,74)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_37@20000000
    // out out_feedback_valid_out_37@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    zlaswp_i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_0 thei_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_zlaswp47 (
        .in_data_in(bubble_select_redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_b),
        .in_feedback_stall_in_37(i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_feedback_stall_out_37),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_zlaswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_zlaswp47_backStall),
        .in_valid_in(SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_V0),
        .out_data_out(),
        .out_feedback_out_37(i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_zlaswp47_out_feedback_out_37),
        .out_feedback_valid_out_37(i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_zlaswp47_out_feedback_valid_out_37),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_zlaswp47_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_zlaswp47_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo(STALLENABLE,1292)
    // Valid signal propagation
    assign SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_V0 = SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_zlaswp47_out_stall_out | ~ (SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_and0 = redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_valid_out;
    assign SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V2 & SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_and0;

    // redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo(STALLFIFO,611)
    assign redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_valid_in = SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_V2;
    assign redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_stall_in = SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_backStall;
    assign redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_data_in = bubble_select_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_b;
    assign redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_valid_in_bitsignaltemp = redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_valid_in[0];
    assign redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_stall_in_bitsignaltemp = redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_stall_in[0];
    assign redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_valid_out[0] = redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_valid_out_bitsignaltemp;
    assign redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_stall_out[0] = redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo (
        .valid_in(redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_valid_in_bitsignaltemp),
        .stall_in(redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_b),
        .valid_out(redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_valid_out_bitsignaltemp),
        .stall_out(redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_stall_out_bitsignaltemp),
        .data_out(redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_zlaswp_40_zlaswp48(STALLENABLE,1091)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_zlaswp_40_zlaswp48_fromReg0 <= '0;
            SE_i_reduction_zlaswp_40_zlaswp48_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_zlaswp_40_zlaswp48_fromReg0 <= SE_i_reduction_zlaswp_40_zlaswp48_toReg0;
            // Successor 1
            SE_i_reduction_zlaswp_40_zlaswp48_fromReg1 <= SE_i_reduction_zlaswp_40_zlaswp48_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_zlaswp_40_zlaswp48_consumed0 = (~ (SE_i_reduction_zlaswp_39_zlaswp44_backStall) & SE_i_reduction_zlaswp_40_zlaswp48_wireValid) | SE_i_reduction_zlaswp_40_zlaswp48_fromReg0;
    assign SE_i_reduction_zlaswp_40_zlaswp48_consumed1 = (~ (SE_i_reduction_zlaswp_96_zlaswp125_backStall) & SE_i_reduction_zlaswp_40_zlaswp48_wireValid) | SE_i_reduction_zlaswp_40_zlaswp48_fromReg1;
    // Consuming
    assign SE_i_reduction_zlaswp_40_zlaswp48_StallValid = SE_i_reduction_zlaswp_40_zlaswp48_backStall & SE_i_reduction_zlaswp_40_zlaswp48_wireValid;
    assign SE_i_reduction_zlaswp_40_zlaswp48_toReg0 = SE_i_reduction_zlaswp_40_zlaswp48_StallValid & SE_i_reduction_zlaswp_40_zlaswp48_consumed0;
    assign SE_i_reduction_zlaswp_40_zlaswp48_toReg1 = SE_i_reduction_zlaswp_40_zlaswp48_StallValid & SE_i_reduction_zlaswp_40_zlaswp48_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_zlaswp_40_zlaswp48_or0 = SE_i_reduction_zlaswp_40_zlaswp48_consumed0;
    assign SE_i_reduction_zlaswp_40_zlaswp48_wireStall = ~ (SE_i_reduction_zlaswp_40_zlaswp48_consumed1 & SE_i_reduction_zlaswp_40_zlaswp48_or0);
    assign SE_i_reduction_zlaswp_40_zlaswp48_backStall = SE_i_reduction_zlaswp_40_zlaswp48_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_zlaswp_40_zlaswp48_V0 = SE_i_reduction_zlaswp_40_zlaswp48_wireValid & ~ (SE_i_reduction_zlaswp_40_zlaswp48_fromReg0);
    assign SE_i_reduction_zlaswp_40_zlaswp48_V1 = SE_i_reduction_zlaswp_40_zlaswp48_wireValid & ~ (SE_i_reduction_zlaswp_40_zlaswp48_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_zlaswp_40_zlaswp48_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_V0;
    assign SE_i_reduction_zlaswp_40_zlaswp48_wireValid = SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_V0 & SE_i_reduction_zlaswp_40_zlaswp48_and0;

    // SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo(STALLENABLE,1290)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_fromReg0 <= '0;
            SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_fromReg1 <= '0;
            SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_fromReg0 <= SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_toReg0;
            // Successor 1
            SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_fromReg1 <= SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_toReg1;
            // Successor 2
            SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_fromReg2 <= SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_consumed0 = (~ (SE_i_reduction_zlaswp_40_zlaswp48_backStall) & SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_wireValid) | SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_fromReg0;
    assign SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_consumed1 = (~ (SE_i_reduction_zlaswp_63_zlaswp90_backStall) & SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_wireValid) | SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_fromReg1;
    assign SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_consumed2 = (~ (redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_stall_out) & SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_wireValid) | SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_fromReg2;
    // Consuming
    assign SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_StallValid = SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_backStall & SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_wireValid;
    assign SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_toReg0 = SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_StallValid & SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_consumed0;
    assign SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_toReg1 = SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_StallValid & SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_consumed1;
    assign SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_toReg2 = SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_StallValid & SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_or0 = SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_consumed0;
    assign SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_or1 = SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_consumed1 & SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_or0;
    assign SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_wireStall = ~ (SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_consumed2 & SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_or1);
    assign SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_backStall = SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_V0 = SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_wireValid & ~ (SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_fromReg0);
    assign SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_V1 = SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_wireValid & ~ (SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_fromReg1);
    assign SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_V2 = SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_wireValid & ~ (SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_wireValid = redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46(STALLENABLE,965)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_backStall = redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_stall_out | ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_wireValid = i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_valid_out;

    // redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo(STALLFIFO,610)
    assign redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_V0;
    assign redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_stall_in = SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_backStall;
    assign redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_b;
    assign redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_valid_in_bitsignaltemp = redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_valid_in[0];
    assign redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_stall_in_bitsignaltemp = redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_stall_in[0];
    assign redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_valid_out[0] = redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_valid_out_bitsignaltemp;
    assign redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_stall_out[0] = redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(63),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo (
        .valid_in(redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_valid_in_bitsignaltemp),
        .stall_in(redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_b),
        .valid_out(redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_valid_out_bitsignaltemp),
        .stall_out(redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_stall_out_bitsignaltemp),
        .data_out(redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo(BITJOIN,891)
    assign bubble_join_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_q = redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_data_out;

    // bubble_select_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo(BITSELECT,892)
    assign bubble_select_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_b = $unsigned(bubble_join_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_q[0:0]);

    // i_reduction_zlaswp_63_zlaswp90(LOGICAL,137)@64
    assign i_reduction_zlaswp_63_zlaswp90_q = bubble_select_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_b;

    // i_reduction_zlaswp_85_zlaswp117(LOGICAL,150)@64
    assign i_reduction_zlaswp_85_zlaswp117_q = i_reduction_zlaswp_63_zlaswp90_q | i_reduction_zlaswp_84_zlaswp116_q;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136(STALLENABLE,1025)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_wireValid = i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_out_valid_out;

    // bubble_join_i_llvm_fpga_mem_memdep_119_zlaswp135(BITJOIN,654)
    assign bubble_join_i_llvm_fpga_mem_memdep_119_zlaswp135_q = i_llvm_fpga_mem_memdep_119_zlaswp135_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_119_zlaswp135(BITSELECT,655)
    assign bubble_select_i_llvm_fpga_mem_memdep_119_zlaswp135_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_119_zlaswp135_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136(BLACKBOX,75)@158
    // in in_stall_in@20000000
    // out out_data_out@159
    // out out_feedback_out_27@20000000
    // out out_feedback_valid_out_27@20000000
    // out out_stall_out@20000000
    // out out_valid_out@159
    zlaswp_i_llvm_fpga_push_i1_memdep_phi122_push27_0 thei_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136 (
        .in_data_in(bubble_select_i_llvm_fpga_mem_memdep_119_zlaswp135_b),
        .in_feedback_stall_in_27(i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_out_feedback_stall_out_27),
        .in_keep_going(bubble_select_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_V0),
        .out_data_out(),
        .out_feedback_out_27(i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_out_feedback_out_27),
        .out_feedback_valid_out_27(i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_out_feedback_valid_out_27),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45(BLACKBOX,46)@63
    // in in_stall_in@20000000
    // out out_data_out@64
    // out out_feedback_stall_out_27@20000000
    // out out_stall_out@20000000
    // out out_valid_out@64
    zlaswp_i_llvm_fpga_pop_i1_memdep_phi122_pop27_0 thei_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45 (
        .in_data_in(GND_q),
        .in_dir(redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_q),
        .in_feedback_in_27(i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_out_feedback_out_27),
        .in_feedback_valid_in_27(i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_out_feedback_valid_out_27),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_backStall),
        .in_valid_in(SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V2),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_out_data_out),
        .out_feedback_stall_out_27(i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_out_feedback_stall_out_27),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45(BITJOIN,677)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_q = i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45(BITSELECT,678)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_q[0:0]);

    // i_reduction_zlaswp_86_zlaswp118(LOGICAL,151)@64 + 1
    assign i_reduction_zlaswp_86_zlaswp118_qi = bubble_select_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_b | i_reduction_zlaswp_85_zlaswp117_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_zlaswp_86_zlaswp118_delay ( .xin(i_reduction_zlaswp_86_zlaswp118_qi), .xout(i_reduction_zlaswp_86_zlaswp118_q), .ena(SE_i_reduction_zlaswp_86_zlaswp118_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo(STALLFIFO,583)
    assign redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_valid_in = SE_i_reduction_zlaswp_86_zlaswp118_V0;
    assign redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_stall_in = SE_out_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_backStall;
    assign redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_data_in = i_reduction_zlaswp_86_zlaswp118_q;
    assign redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_valid_in_bitsignaltemp = redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_valid_in[0];
    assign redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_stall_in_bitsignaltemp = redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_stall_in[0];
    assign redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_valid_out[0] = redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_valid_out_bitsignaltemp;
    assign redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_stall_out[0] = redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo (
        .valid_in(redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_zlaswp_86_zlaswp118_q),
        .valid_out(redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_zlaswp_86_zlaswp118(STALLENABLE,1120)
    // Valid signal propagation
    assign SE_i_reduction_zlaswp_86_zlaswp118_V0 = SE_i_reduction_zlaswp_86_zlaswp118_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_zlaswp_86_zlaswp118_s_tv_0 = redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_stall_out & SE_i_reduction_zlaswp_86_zlaswp118_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_zlaswp_86_zlaswp118_backEN = ~ (SE_i_reduction_zlaswp_86_zlaswp118_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_zlaswp_86_zlaswp118_and0 = SE_i_reduction_zlaswp_83_zlaswp115_V0 & SE_i_reduction_zlaswp_86_zlaswp118_backEN;
    assign SE_i_reduction_zlaswp_86_zlaswp118_v_s_0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_V3 & SE_i_reduction_zlaswp_86_zlaswp118_and0;
    // Backward Stall generation
    assign SE_i_reduction_zlaswp_86_zlaswp118_backStall = ~ (SE_i_reduction_zlaswp_86_zlaswp118_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_zlaswp_86_zlaswp118_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_zlaswp_86_zlaswp118_backEN == 1'b0)
            begin
                SE_i_reduction_zlaswp_86_zlaswp118_R_v_0 <= SE_i_reduction_zlaswp_86_zlaswp118_R_v_0 & SE_i_reduction_zlaswp_86_zlaswp118_s_tv_0;
            end
            else
            begin
                SE_i_reduction_zlaswp_86_zlaswp118_R_v_0 <= SE_i_reduction_zlaswp_86_zlaswp118_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_zlaswp89(STALLENABLE,1027)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_zlaswp89_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_zlaswp89_wireValid = i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_zlaswp89_out_valid_out;

    // bubble_join_redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo(BITJOIN,888)
    assign bubble_join_redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_q = redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_data_out;

    // bubble_select_redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo(BITSELECT,889)
    assign bubble_select_redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_b = $unsigned(bubble_join_redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_zlaswp89(BLACKBOX,76)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_46@20000000
    // out out_feedback_valid_out_46@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    zlaswp_i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_0 thei_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_zlaswp89 (
        .in_data_in(bubble_select_redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_b),
        .in_feedback_stall_in_46(i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_feedback_stall_out_46),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_zlaswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_zlaswp89_backStall),
        .in_valid_in(SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_V0),
        .out_data_out(),
        .out_feedback_out_46(i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_zlaswp89_out_feedback_out_46),
        .out_feedback_valid_out_46(i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_zlaswp89_out_feedback_valid_out_46),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_zlaswp89_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_zlaswp89_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo(STALLENABLE,1288)
    // Valid signal propagation
    assign SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_V0 = SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_zlaswp89_out_stall_out | ~ (SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_and0 = redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_valid_out;
    assign SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V3 & SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_and0;

    // redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo(STALLFIFO,609)
    assign redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_V3;
    assign redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_stall_in = SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_backStall;
    assign redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_b;
    assign redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_valid_in_bitsignaltemp = redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_valid_in[0];
    assign redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_stall_in_bitsignaltemp = redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_stall_in[0];
    assign redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_valid_out[0] = redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_valid_out_bitsignaltemp;
    assign redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_stall_out[0] = redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo (
        .valid_in(redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_b),
        .valid_out(redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_zlaswp_107_zlaswp132(STALLENABLE,1086)
    // Valid signal propagation
    assign SE_i_reduction_zlaswp_107_zlaswp132_V0 = SE_i_reduction_zlaswp_107_zlaswp132_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_zlaswp_107_zlaswp132_backStall = SE_i_reduction_zlaswp_108_zlaswp133_backStall | ~ (SE_i_reduction_zlaswp_107_zlaswp132_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_zlaswp_107_zlaswp132_and0 = SE_i_reduction_zlaswp_80_zlaswp113_V0;
    assign SE_i_reduction_zlaswp_107_zlaswp132_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_V0 & SE_i_reduction_zlaswp_107_zlaswp132_and0;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88(STALLENABLE,969)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_fromReg2 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_fromReg3 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_consumed0 = (~ (SE_i_reduction_zlaswp_107_zlaswp132_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_consumed1 = (~ (SE_i_reduction_zlaswp_63_zlaswp90_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_consumed2 = (~ (SE_i_reduction_zlaswp_96_zlaswp125_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_fromReg2;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_consumed3 = (~ (redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_consumed2;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_toReg3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_or2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_or1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_consumed3 & SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_or2);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_fromReg2);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_V3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_wireValid = i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_valid_out;

    // SE_i_reduction_zlaswp_63_zlaswp90(STALLENABLE,1106)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_zlaswp_63_zlaswp90_fromReg0 <= '0;
            SE_i_reduction_zlaswp_63_zlaswp90_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_zlaswp_63_zlaswp90_fromReg0 <= SE_i_reduction_zlaswp_63_zlaswp90_toReg0;
            // Successor 1
            SE_i_reduction_zlaswp_63_zlaswp90_fromReg1 <= SE_i_reduction_zlaswp_63_zlaswp90_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_zlaswp_63_zlaswp90_consumed0 = (~ (SE_i_reduction_zlaswp_62_zlaswp87_backStall) & SE_i_reduction_zlaswp_63_zlaswp90_wireValid) | SE_i_reduction_zlaswp_63_zlaswp90_fromReg0;
    assign SE_i_reduction_zlaswp_63_zlaswp90_consumed1 = (~ (SE_i_reduction_zlaswp_83_zlaswp115_backStall) & SE_i_reduction_zlaswp_63_zlaswp90_wireValid) | SE_i_reduction_zlaswp_63_zlaswp90_fromReg1;
    // Consuming
    assign SE_i_reduction_zlaswp_63_zlaswp90_StallValid = SE_i_reduction_zlaswp_63_zlaswp90_backStall & SE_i_reduction_zlaswp_63_zlaswp90_wireValid;
    assign SE_i_reduction_zlaswp_63_zlaswp90_toReg0 = SE_i_reduction_zlaswp_63_zlaswp90_StallValid & SE_i_reduction_zlaswp_63_zlaswp90_consumed0;
    assign SE_i_reduction_zlaswp_63_zlaswp90_toReg1 = SE_i_reduction_zlaswp_63_zlaswp90_StallValid & SE_i_reduction_zlaswp_63_zlaswp90_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_zlaswp_63_zlaswp90_or0 = SE_i_reduction_zlaswp_63_zlaswp90_consumed0;
    assign SE_i_reduction_zlaswp_63_zlaswp90_wireStall = ~ (SE_i_reduction_zlaswp_63_zlaswp90_consumed1 & SE_i_reduction_zlaswp_63_zlaswp90_or0);
    assign SE_i_reduction_zlaswp_63_zlaswp90_backStall = SE_i_reduction_zlaswp_63_zlaswp90_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_zlaswp_63_zlaswp90_V0 = SE_i_reduction_zlaswp_63_zlaswp90_wireValid & ~ (SE_i_reduction_zlaswp_63_zlaswp90_fromReg0);
    assign SE_i_reduction_zlaswp_63_zlaswp90_V1 = SE_i_reduction_zlaswp_63_zlaswp90_wireValid & ~ (SE_i_reduction_zlaswp_63_zlaswp90_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_zlaswp_63_zlaswp90_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_V1;
    assign SE_i_reduction_zlaswp_63_zlaswp90_wireValid = SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_V1 & SE_i_reduction_zlaswp_63_zlaswp90_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_zlaswp43(STALLENABLE,1019)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_zlaswp43_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_zlaswp43_wireValid = i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_zlaswp43_out_valid_out;

    // bubble_join_redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo(BITJOIN,897)
    assign bubble_join_redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_q = redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_data_out;

    // bubble_select_redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo(BITSELECT,898)
    assign bubble_select_redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_b = $unsigned(bubble_join_redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_zlaswp43(BLACKBOX,72)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_36@20000000
    // out out_feedback_valid_out_36@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    zlaswp_i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_0 thei_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_zlaswp43 (
        .in_data_in(bubble_select_redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_b),
        .in_feedback_stall_in_36(i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_feedback_stall_out_36),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_zlaswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_zlaswp43_backStall),
        .in_valid_in(SE_out_redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_V0),
        .out_data_out(),
        .out_feedback_out_36(i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_zlaswp43_out_feedback_out_36),
        .out_feedback_valid_out_36(i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_zlaswp43_out_feedback_valid_out_36),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_zlaswp43_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_zlaswp43_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo(STALLENABLE,1294)
    // Valid signal propagation
    assign SE_out_redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_V0 = SE_out_redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_zlaswp43_out_stall_out | ~ (SE_out_redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_and0 = redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_valid_out;
    assign SE_out_redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V1 & SE_out_redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_and0;

    // redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo(STALLFIFO,612)
    assign redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_V3;
    assign redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_stall_in = SE_out_redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_backStall;
    assign redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_b;
    assign redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_valid_in_bitsignaltemp = redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_valid_in[0];
    assign redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_stall_in_bitsignaltemp = redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_stall_in[0];
    assign redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_valid_out[0] = redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_valid_out_bitsignaltemp;
    assign redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_stall_out[0] = redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo (
        .valid_in(redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_b),
        .valid_out(redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42(STALLENABLE,961)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_fromReg2 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_fromReg3 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_consumed0 = (~ (SE_i_reduction_zlaswp_39_zlaswp44_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_consumed1 = (~ (SE_i_reduction_zlaswp_62_zlaswp87_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_consumed2 = (~ (SE_i_reduction_zlaswp_80_zlaswp113_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_fromReg2;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_consumed3 = (~ (redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_consumed2;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_toReg3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_or2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_or1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_consumed3 & SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_or2);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_fromReg2);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_V3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_wireValid = i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_valid_out;

    // SE_i_reduction_zlaswp_80_zlaswp113(STALLENABLE,1115)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_zlaswp_80_zlaswp113_fromReg0 <= '0;
            SE_i_reduction_zlaswp_80_zlaswp113_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_zlaswp_80_zlaswp113_fromReg0 <= SE_i_reduction_zlaswp_80_zlaswp113_toReg0;
            // Successor 1
            SE_i_reduction_zlaswp_80_zlaswp113_fromReg1 <= SE_i_reduction_zlaswp_80_zlaswp113_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_zlaswp_80_zlaswp113_consumed0 = (~ (SE_i_reduction_zlaswp_107_zlaswp132_backStall) & SE_i_reduction_zlaswp_80_zlaswp113_wireValid) | SE_i_reduction_zlaswp_80_zlaswp113_fromReg0;
    assign SE_i_reduction_zlaswp_80_zlaswp113_consumed1 = (~ (SE_i_reduction_zlaswp_83_zlaswp115_backStall) & SE_i_reduction_zlaswp_80_zlaswp113_wireValid) | SE_i_reduction_zlaswp_80_zlaswp113_fromReg1;
    // Consuming
    assign SE_i_reduction_zlaswp_80_zlaswp113_StallValid = SE_i_reduction_zlaswp_80_zlaswp113_backStall & SE_i_reduction_zlaswp_80_zlaswp113_wireValid;
    assign SE_i_reduction_zlaswp_80_zlaswp113_toReg0 = SE_i_reduction_zlaswp_80_zlaswp113_StallValid & SE_i_reduction_zlaswp_80_zlaswp113_consumed0;
    assign SE_i_reduction_zlaswp_80_zlaswp113_toReg1 = SE_i_reduction_zlaswp_80_zlaswp113_StallValid & SE_i_reduction_zlaswp_80_zlaswp113_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_zlaswp_80_zlaswp113_or0 = SE_i_reduction_zlaswp_80_zlaswp113_consumed0;
    assign SE_i_reduction_zlaswp_80_zlaswp113_wireStall = ~ (SE_i_reduction_zlaswp_80_zlaswp113_consumed1 & SE_i_reduction_zlaswp_80_zlaswp113_or0);
    assign SE_i_reduction_zlaswp_80_zlaswp113_backStall = SE_i_reduction_zlaswp_80_zlaswp113_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_zlaswp_80_zlaswp113_V0 = SE_i_reduction_zlaswp_80_zlaswp113_wireValid & ~ (SE_i_reduction_zlaswp_80_zlaswp113_fromReg0);
    assign SE_i_reduction_zlaswp_80_zlaswp113_V1 = SE_i_reduction_zlaswp_80_zlaswp113_wireValid & ~ (SE_i_reduction_zlaswp_80_zlaswp113_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_zlaswp_80_zlaswp113_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_V2;
    assign SE_i_reduction_zlaswp_80_zlaswp113_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_V3 & SE_i_reduction_zlaswp_80_zlaswp113_and0;

    // SE_i_reduction_zlaswp_83_zlaswp115(STALLENABLE,1117)
    // Valid signal propagation
    assign SE_i_reduction_zlaswp_83_zlaswp115_V0 = SE_i_reduction_zlaswp_83_zlaswp115_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_zlaswp_83_zlaswp115_backStall = SE_i_reduction_zlaswp_86_zlaswp118_backStall | ~ (SE_i_reduction_zlaswp_83_zlaswp115_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_zlaswp_83_zlaswp115_and0 = SE_i_reduction_zlaswp_45_zlaswp58_V2;
    assign SE_i_reduction_zlaswp_83_zlaswp115_and1 = SE_i_reduction_zlaswp_80_zlaswp113_V1 & SE_i_reduction_zlaswp_83_zlaswp115_and0;
    assign SE_i_reduction_zlaswp_83_zlaswp115_and2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_V1 & SE_i_reduction_zlaswp_83_zlaswp115_and1;
    assign SE_i_reduction_zlaswp_83_zlaswp115_wireValid = SE_i_reduction_zlaswp_63_zlaswp90_V1 & SE_i_reduction_zlaswp_83_zlaswp115_and2;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104(STALLENABLE,1029)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_wireValid = i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_out_valid_out;

    // SE_in_i_llvm_fpga_mem_lm3213_zlaswp55(STALLENABLE,942)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_V0 = SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_backStall = i_llvm_fpga_mem_lm3213_zlaswp55_out_o_stall | ~ (SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_wireValid = SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_V;

    // i_llvm_fpga_mem_lm3213_zlaswp55(BLACKBOX,34)@64
    // in in_i_stall@20000000
    // out out_lm3213_zlaswp_avm_address@20000000
    // out out_lm3213_zlaswp_avm_burstcount@20000000
    // out out_lm3213_zlaswp_avm_byteenable@20000000
    // out out_lm3213_zlaswp_avm_enable@20000000
    // out out_lm3213_zlaswp_avm_read@20000000
    // out out_lm3213_zlaswp_avm_write@20000000
    // out out_lm3213_zlaswp_avm_writedata@20000000
    // out out_o_readdata@96
    // out out_o_stall@20000000
    // out out_o_valid@96
    zlaswp_i_llvm_fpga_mem_lm3213_0 thei_llvm_fpga_mem_lm3213_zlaswp55 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_D0),
        .in_i_dependence(SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_D1),
        .in_i_predicate(SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_backStall),
        .in_i_valid(SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_V0),
        .in_lm3213_zlaswp_avm_readdata(in_lm3213_zlaswp_avm_readdata),
        .in_lm3213_zlaswp_avm_readdatavalid(in_lm3213_zlaswp_avm_readdatavalid),
        .in_lm3213_zlaswp_avm_waitrequest(in_lm3213_zlaswp_avm_waitrequest),
        .in_lm3213_zlaswp_avm_writeack(in_lm3213_zlaswp_avm_writeack),
        .out_lm3213_zlaswp_avm_address(i_llvm_fpga_mem_lm3213_zlaswp55_out_lm3213_zlaswp_avm_address),
        .out_lm3213_zlaswp_avm_burstcount(i_llvm_fpga_mem_lm3213_zlaswp55_out_lm3213_zlaswp_avm_burstcount),
        .out_lm3213_zlaswp_avm_byteenable(i_llvm_fpga_mem_lm3213_zlaswp55_out_lm3213_zlaswp_avm_byteenable),
        .out_lm3213_zlaswp_avm_enable(i_llvm_fpga_mem_lm3213_zlaswp55_out_lm3213_zlaswp_avm_enable),
        .out_lm3213_zlaswp_avm_read(i_llvm_fpga_mem_lm3213_zlaswp55_out_lm3213_zlaswp_avm_read),
        .out_lm3213_zlaswp_avm_write(i_llvm_fpga_mem_lm3213_zlaswp55_out_lm3213_zlaswp_avm_write),
        .out_lm3213_zlaswp_avm_writedata(i_llvm_fpga_mem_lm3213_zlaswp55_out_lm3213_zlaswp_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm3213_zlaswp55_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm3213_zlaswp55_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_lm3213_zlaswp55(BITJOIN,638)
    assign bubble_join_i_llvm_fpga_mem_lm3213_zlaswp55_q = i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm3213_zlaswp55(BITSELECT,639)
    assign bubble_select_i_llvm_fpga_mem_lm3213_zlaswp55_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm3213_zlaswp55_q[31:0]);

    // i_lm3213_toi1_intcast56_zlaswp56_sel_x(BITSELECT,375)@96
    assign i_lm3213_toi1_intcast56_zlaswp56_sel_x_b = bubble_select_i_llvm_fpga_mem_lm3213_zlaswp55_b[0:0];

    // SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo(STALLENABLE,1217)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_fromReg0 <= '0;
            SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_fromReg0 <= SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_toReg0;
            // Successor 1
            SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_fromReg1 <= SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_backStall) & SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_wireValid) | SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_fromReg0;
    assign SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_consumed1 = (~ (SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_backStall) & SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_wireValid) | SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_fromReg1;
    // Consuming
    assign SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_StallValid = SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_backStall & SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_wireValid;
    assign SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_toReg0 = SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_StallValid & SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_consumed0;
    assign SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_toReg1 = SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_StallValid & SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_or0 = SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_consumed0;
    assign SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_wireStall = ~ (SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_consumed1 & SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_or0);
    assign SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_backStall = SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_V0 = SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_wireValid & ~ (SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_fromReg0);
    assign SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_V1 = SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_wireValid & ~ (SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_wireValid = redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_valid_out;

    // redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo(STALLFIFO,570)
    assign redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_V2;
    assign redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_stall_in = SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_backStall;
    assign redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_data_in = i_lm3213_toi1_intcast56_zlaswp56_sel_x_b;
    assign redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_valid_in_bitsignaltemp = redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_valid_in[0];
    assign redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_stall_in_bitsignaltemp = redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_stall_in[0];
    assign redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_valid_out[0] = redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_valid_out_bitsignaltemp;
    assign redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_stall_out[0] = redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(63),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo (
        .valid_in(redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_valid_in_bitsignaltemp),
        .stall_in(redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_stall_in_bitsignaltemp),
        .data_in(i_lm3213_toi1_intcast56_zlaswp56_sel_x_b),
        .valid_out(redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_valid_out_bitsignaltemp),
        .stall_out(redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_stall_out_bitsignaltemp),
        .data_out(redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo(BITJOIN,792)
    assign bubble_join_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_q = redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_data_out;

    // bubble_select_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo(BITSELECT,793)
    assign bubble_select_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_b = $unsigned(bubble_join_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104(BLACKBOX,77)@158
    // in in_stall_in@20000000
    // out out_data_out@159
    // out out_feedback_out_20@20000000
    // out out_feedback_valid_out_20@20000000
    // out out_stall_out@20000000
    // out out_valid_out@159
    zlaswp_i_llvm_fpga_push_i1_memdep_phi55_push20_0 thei_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104 (
        .in_data_in(bubble_select_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_b),
        .in_feedback_stall_in_20(i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_out_feedback_stall_out_20),
        .in_keep_going(bubble_select_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_V0),
        .out_data_out(),
        .out_feedback_out_20(i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_out_feedback_out_20),
        .out_feedback_valid_out_20(i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_out_feedback_valid_out_20),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103(BLACKBOX,48)@63
    // in in_stall_in@20000000
    // out out_data_out@64
    // out out_feedback_stall_out_20@20000000
    // out out_stall_out@20000000
    // out out_valid_out@64
    zlaswp_i_llvm_fpga_pop_i1_memdep_phi55_pop20_0 thei_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103 (
        .in_data_in(GND_q),
        .in_dir(redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_q),
        .in_feedback_in_20(i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_out_feedback_out_20),
        .in_feedback_valid_in_20(i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_out_feedback_valid_out_20),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_backStall),
        .in_valid_in(SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V3),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_out_data_out),
        .out_feedback_stall_out_20(i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_out_feedback_stall_out_20),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103(STALLENABLE,971)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_consumed0 = (~ (SE_i_reduction_zlaswp_105_zlaswp130_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_consumed1 = (~ (SE_i_reduction_zlaswp_83_zlaswp115_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_and0 = i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_out_valid_out;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_and1 = SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_V0 & SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_and0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_V0 & SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_and1;

    // SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo(STALLENABLE,1284)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_fromReg0 <= '0;
            SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_fromReg0 <= SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_toReg0;
            // Successor 1
            SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_fromReg1 <= SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_consumed0 = (~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_backStall) & SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_wireValid) | SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_fromReg0;
    assign SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_consumed1 = (~ (redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_stall_out) & SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_wireValid) | SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_fromReg1;
    // Consuming
    assign SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_StallValid = SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_backStall & SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_wireValid;
    assign SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_toReg0 = SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_StallValid & SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_consumed0;
    assign SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_toReg1 = SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_StallValid & SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_or0 = SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_consumed0;
    assign SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_wireStall = ~ (SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_consumed1 & SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_or0);
    assign SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_backStall = SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_V0 = SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_wireValid & ~ (SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_fromReg0);
    assign SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_V1 = SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_wireValid & ~ (SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_wireValid = redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105(STALLENABLE,973)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_backStall = redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_stall_out | ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_wireValid = i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_valid_out;

    // redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo(STALLFIFO,607)
    assign redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_V0;
    assign redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_stall_in = SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_backStall;
    assign redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_b;
    assign redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_valid_in_bitsignaltemp = redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_valid_in[0];
    assign redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_stall_in_bitsignaltemp = redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_stall_in[0];
    assign redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_valid_out[0] = redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_valid_out_bitsignaltemp;
    assign redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_stall_out[0] = redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(63),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo (
        .valid_in(redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_valid_in_bitsignaltemp),
        .stall_in(redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_b),
        .valid_out(redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_valid_out_bitsignaltemp),
        .stall_out(redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_stall_out_bitsignaltemp),
        .data_out(redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo(BITJOIN,882)
    assign bubble_join_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_q = redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_data_out;

    // bubble_select_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo(BITSELECT,883)
    assign bubble_select_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_b = $unsigned(bubble_join_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103(BITJOIN,683)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_q = i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103(BITSELECT,684)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_q[0:0]);

    // i_reduction_zlaswp_77_zlaswp107(LOGICAL,144)@64
    assign i_reduction_zlaswp_77_zlaswp107_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_b | bubble_select_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_62_fifo_b;

    // i_reduction_zlaswp_82_zlaswp114(LOGICAL,147)@64
    assign i_reduction_zlaswp_82_zlaswp114_q = i_reduction_zlaswp_77_zlaswp107_q | i_reduction_zlaswp_78_zlaswp112_q;

    // i_reduction_zlaswp_106_zlaswp131(LOGICAL,116)@64
    assign i_reduction_zlaswp_106_zlaswp131_q = i_reduction_zlaswp_82_zlaswp114_q | i_reduction_zlaswp_105_zlaswp130_q;

    // i_reduction_zlaswp_108_zlaswp133(LOGICAL,118)@64 + 1
    assign i_reduction_zlaswp_108_zlaswp133_qi = i_reduction_zlaswp_106_zlaswp131_q | i_reduction_zlaswp_107_zlaswp132_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_zlaswp_108_zlaswp133_delay ( .xin(i_reduction_zlaswp_108_zlaswp133_qi), .xout(i_reduction_zlaswp_108_zlaswp133_q), .ena(SE_i_reduction_zlaswp_108_zlaswp133_backEN[0]), .clk(clock), .aclr(resetn) );

    // SE_i_reduction_zlaswp_108_zlaswp133(STALLENABLE,1087)
    // Valid signal propagation
    assign SE_i_reduction_zlaswp_108_zlaswp133_V0 = SE_i_reduction_zlaswp_108_zlaswp133_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_zlaswp_108_zlaswp133_s_tv_0 = redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_stall_out & SE_i_reduction_zlaswp_108_zlaswp133_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_zlaswp_108_zlaswp133_backEN = ~ (SE_i_reduction_zlaswp_108_zlaswp133_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_zlaswp_108_zlaswp133_and0 = SE_i_reduction_zlaswp_105_zlaswp130_V0 & SE_i_reduction_zlaswp_108_zlaswp133_backEN;
    assign SE_i_reduction_zlaswp_108_zlaswp133_v_s_0 = SE_i_reduction_zlaswp_107_zlaswp132_V0 & SE_i_reduction_zlaswp_108_zlaswp133_and0;
    // Backward Stall generation
    assign SE_i_reduction_zlaswp_108_zlaswp133_backStall = ~ (SE_i_reduction_zlaswp_108_zlaswp133_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_zlaswp_108_zlaswp133_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_zlaswp_108_zlaswp133_backEN == 1'b0)
            begin
                SE_i_reduction_zlaswp_108_zlaswp133_R_v_0 <= SE_i_reduction_zlaswp_108_zlaswp133_R_v_0 & SE_i_reduction_zlaswp_108_zlaswp133_s_tv_0;
            end
            else
            begin
                SE_i_reduction_zlaswp_108_zlaswp133_R_v_0 <= SE_i_reduction_zlaswp_108_zlaswp133_v_s_0;
            end

        end
    end

    // redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo(STALLFIFO,585)
    assign redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_valid_in = SE_i_reduction_zlaswp_108_zlaswp133_V0;
    assign redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_stall_in = SE_out_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_backStall;
    assign redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_data_in = i_reduction_zlaswp_108_zlaswp133_q;
    assign redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_valid_in_bitsignaltemp = redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_valid_in[0];
    assign redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_stall_in_bitsignaltemp = redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_stall_in[0];
    assign redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_valid_out[0] = redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_valid_out_bitsignaltemp;
    assign redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_stall_out[0] = redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(63),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo (
        .valid_in(redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_valid_in_bitsignaltemp),
        .stall_in(redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_zlaswp_108_zlaswp133_q),
        .valid_out(redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_valid_out_bitsignaltemp),
        .stall_out(redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_stall_out_bitsignaltemp),
        .data_out(redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo(STALLENABLE,1304)
    // Valid signal propagation
    assign SE_out_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_V0 = SE_out_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_backStall = i_llvm_fpga_mem_memdep_119_zlaswp135_out_o_stall | ~ (SE_out_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_and0 = redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_valid_out;
    assign SE_out_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_and1 = redist30_i_reduction_zlaswp_108_zlaswp133_q_63_fifo_valid_out & SE_out_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_and0;
    assign SE_out_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_and2 = redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_valid_out & SE_out_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_and1;
    assign SE_out_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_and3 = SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_V0 & SE_out_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_and2;
    assign SE_out_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_wireValid = SE_out_redist33_i_or_zlaswp33_q_63_fifo_V1 & SE_out_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_and3;

    // redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo(STALLFIFO,617)
    assign redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_V2;
    assign redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_stall_in = SE_out_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_backStall;
    assign redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_data_in = bubble_select_i_llvm_fpga_mem_lm3414_zlaswp66_b;
    assign redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_valid_in_bitsignaltemp = redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_valid_in[0];
    assign redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_stall_in_bitsignaltemp = redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_stall_in[0];
    assign redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_valid_out[0] = redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_valid_out_bitsignaltemp;
    assign redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_stall_out[0] = redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo (
        .valid_in(redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_valid_in_bitsignaltemp),
        .stall_in(redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_mem_lm3414_zlaswp66_b),
        .valid_out(redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_valid_out_bitsignaltemp),
        .stall_out(redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_stall_out_bitsignaltemp),
        .data_out(redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_in_i_llvm_fpga_mem_lm3414_zlaswp66(STALLENABLE,944)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_V0 = SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_backStall = i_llvm_fpga_mem_lm3414_zlaswp66_out_o_stall | ~ (SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_wireValid = SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_V;

    // i_llvm_fpga_mem_lm3414_zlaswp66(BLACKBOX,35)@64
    // in in_i_stall@20000000
    // out out_lm3414_zlaswp_avm_address@20000000
    // out out_lm3414_zlaswp_avm_burstcount@20000000
    // out out_lm3414_zlaswp_avm_byteenable@20000000
    // out out_lm3414_zlaswp_avm_enable@20000000
    // out out_lm3414_zlaswp_avm_read@20000000
    // out out_lm3414_zlaswp_avm_write@20000000
    // out out_lm3414_zlaswp_avm_writedata@20000000
    // out out_o_readdata@96
    // out out_o_stall@20000000
    // out out_o_valid@96
    zlaswp_i_llvm_fpga_mem_lm3414_0 thei_llvm_fpga_mem_lm3414_zlaswp66 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_D0),
        .in_i_dependence(SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_D1),
        .in_i_predicate(SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_backStall),
        .in_i_valid(SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_V0),
        .in_lm3414_zlaswp_avm_readdata(in_lm3414_zlaswp_avm_readdata),
        .in_lm3414_zlaswp_avm_readdatavalid(in_lm3414_zlaswp_avm_readdatavalid),
        .in_lm3414_zlaswp_avm_waitrequest(in_lm3414_zlaswp_avm_waitrequest),
        .in_lm3414_zlaswp_avm_writeack(in_lm3414_zlaswp_avm_writeack),
        .out_lm3414_zlaswp_avm_address(i_llvm_fpga_mem_lm3414_zlaswp66_out_lm3414_zlaswp_avm_address),
        .out_lm3414_zlaswp_avm_burstcount(i_llvm_fpga_mem_lm3414_zlaswp66_out_lm3414_zlaswp_avm_burstcount),
        .out_lm3414_zlaswp_avm_byteenable(i_llvm_fpga_mem_lm3414_zlaswp66_out_lm3414_zlaswp_avm_byteenable),
        .out_lm3414_zlaswp_avm_enable(i_llvm_fpga_mem_lm3414_zlaswp66_out_lm3414_zlaswp_avm_enable),
        .out_lm3414_zlaswp_avm_read(i_llvm_fpga_mem_lm3414_zlaswp66_out_lm3414_zlaswp_avm_read),
        .out_lm3414_zlaswp_avm_write(i_llvm_fpga_mem_lm3414_zlaswp66_out_lm3414_zlaswp_avm_write),
        .out_lm3414_zlaswp_avm_writedata(i_llvm_fpga_mem_lm3414_zlaswp66_out_lm3414_zlaswp_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm3414_zlaswp66_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm3414_zlaswp66_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_lm3414_zlaswp66(STALLENABLE,945)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_fromReg0 <= SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_fromReg1 <= SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_fromReg2 <= SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_backStall) & SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_wireValid) | SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_consumed1 = (~ (SE_out_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_backStall) & SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_wireValid) | SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_fromReg1;
    assign SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_consumed2 = (~ (redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_wireValid) | SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_StallValid = SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_backStall & SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_toReg0 = SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_StallValid & SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_toReg1 = SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_StallValid & SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_consumed1;
    assign SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_toReg2 = SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_StallValid & SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_or0 = SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_or1 = SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_consumed1 & SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_or0;
    assign SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_consumed2 & SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_or1);
    assign SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_backStall = SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_V0 = SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_V1 = SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_fromReg1);
    assign SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_V2 = SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_wireValid = i_llvm_fpga_mem_lm3414_zlaswp66_out_o_valid;

    // SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78(STALLENABLE,1032)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_backStall = i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_and0 = SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_V0;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V5 & SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78(STALLENABLE,1033)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_wireValid = i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_out_valid_out;

    // i_lm3414_toi1_intcast62_zlaswp67_sel_x(BITSELECT,376)@96
    assign i_lm3414_toi1_intcast62_zlaswp67_sel_x_b = bubble_select_i_llvm_fpga_mem_lm3414_zlaswp66_b[0:0];

    // i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78(BLACKBOX,79)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_21@20000000
    // out out_feedback_valid_out_21@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    zlaswp_i_llvm_fpga_push_i1_memdep_phi59_push21_0 thei_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78 (
        .in_data_in(i_lm3414_toi1_intcast62_zlaswp67_sel_x_b),
        .in_feedback_stall_in_21(i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_out_feedback_stall_out_21),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_zlaswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_V0),
        .out_data_out(),
        .out_feedback_out_21(i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_out_feedback_out_21),
        .out_feedback_valid_out_21(i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_out_feedback_valid_out_21),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77(BLACKBOX,50)@63
    // in in_stall_in@20000000
    // out out_data_out@64
    // out out_feedback_stall_out_21@20000000
    // out out_stall_out@20000000
    // out out_valid_out@64
    zlaswp_i_llvm_fpga_pop_i1_memdep_phi59_pop21_0 thei_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77 (
        .in_data_in(GND_q),
        .in_dir(redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_q),
        .in_feedback_in_21(i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_out_feedback_out_21),
        .in_feedback_valid_in_21(i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_out_feedback_valid_out_21),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_backStall),
        .in_valid_in(SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V4),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_out_data_out),
        .out_feedback_stall_out_21(i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_out_feedback_stall_out_21),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77(BITJOIN,689)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_q = i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77(BITSELECT,690)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_q[0:0]);

    // i_reduction_zlaswp_59_zlaswp81(LOGICAL,133)@64
    assign i_reduction_zlaswp_59_zlaswp81_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_b;

    // i_reduction_zlaswp_93_zlaswp122(LOGICAL,153)@64
    assign i_reduction_zlaswp_93_zlaswp122_q = i_reduction_zlaswp_59_zlaswp81_q | i_reduction_zlaswp_78_zlaswp112_q;

    // i_reduction_zlaswp_95_zlaswp124(LOGICAL,155)@64
    assign i_reduction_zlaswp_95_zlaswp124_q = i_reduction_zlaswp_93_zlaswp122_q | i_reduction_zlaswp_94_zlaswp123_q;

    // i_reduction_zlaswp_97_zlaswp126(LOGICAL,157)@64 + 1
    assign i_reduction_zlaswp_97_zlaswp126_qi = i_reduction_zlaswp_95_zlaswp124_q | i_reduction_zlaswp_96_zlaswp125_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_zlaswp_97_zlaswp126_delay ( .xin(i_reduction_zlaswp_97_zlaswp126_qi), .xout(i_reduction_zlaswp_97_zlaswp126_q), .ena(SE_i_reduction_zlaswp_97_zlaswp126_backEN[0]), .clk(clock), .aclr(resetn) );

    // bubble_join_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo(BITJOIN,915)
    assign bubble_join_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_q = redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_data_out;

    // bubble_select_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo(BITSELECT,916)
    assign bubble_select_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_b = $unsigned(bubble_join_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_q[31:0]);

    // SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128(STALLENABLE,951)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_consumed0 = (~ (SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_wireValid) | SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_consumed1 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_backStall) & SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_wireValid) | SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_StallValid = SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_backStall & SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_toReg0 = SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_StallValid & SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_toReg1 = SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_StallValid & SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_or0 = SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_consumed1 & SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_or0);
    assign SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_backStall = SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_V0 = SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_V1 = SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_wireValid = i_llvm_fpga_mem_memdep_102_zlaswp128_out_o_valid;

    // bubble_join_redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo(BITJOIN,807)
    assign bubble_join_redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_q = redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_data_out;

    // bubble_select_redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo(BITSELECT,808)
    assign bubble_select_redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_b = $unsigned(bubble_join_redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_q[0:0]);

    // bubble_join_i_llvm_fpga_mem_memdep_71_zlaswp97(BITJOIN,658)
    assign bubble_join_i_llvm_fpga_mem_memdep_71_zlaswp97_q = i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_71_zlaswp97(BITSELECT,659)
    assign bubble_select_i_llvm_fpga_mem_memdep_71_zlaswp97_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_71_zlaswp97_q[0:0]);

    // i_reduction_zlaswp_98_zlaswp127(LOGICAL,158)@127
    assign i_reduction_zlaswp_98_zlaswp127_q = bubble_select_i_llvm_fpga_mem_memdep_71_zlaswp97_b | bubble_select_redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_b;

    // bubble_join_redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo(BITJOIN,786)
    assign bubble_join_redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_q = redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_data_out;

    // bubble_select_redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo(BITSELECT,787)
    assign bubble_select_redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_b = $unsigned(bubble_join_redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_q[63:0]);

    // i_llvm_fpga_mem_memdep_102_zlaswp128(BLACKBOX,38)@127
    // in in_i_stall@20000000
    // out out_lsu_memdep_102_o_active@20000000
    // out out_memdep_102_zlaswp_avm_address@20000000
    // out out_memdep_102_zlaswp_avm_burstcount@20000000
    // out out_memdep_102_zlaswp_avm_byteenable@20000000
    // out out_memdep_102_zlaswp_avm_enable@20000000
    // out out_memdep_102_zlaswp_avm_read@20000000
    // out out_memdep_102_zlaswp_avm_write@20000000
    // out out_memdep_102_zlaswp_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@158
    // out out_o_writeack@158
    zlaswp_i_llvm_fpga_mem_memdep_102_0 thei_llvm_fpga_mem_memdep_102_zlaswp128 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_b),
        .in_i_dependence(i_reduction_zlaswp_98_zlaswp127_q),
        .in_i_predicate(bubble_select_redist33_i_or_zlaswp33_q_63_fifo_b),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_backStall),
        .in_i_valid(SE_out_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_V0),
        .in_i_writedata(bubble_select_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_b),
        .in_memdep_102_zlaswp_avm_readdata(in_memdep_102_zlaswp_avm_readdata),
        .in_memdep_102_zlaswp_avm_readdatavalid(in_memdep_102_zlaswp_avm_readdatavalid),
        .in_memdep_102_zlaswp_avm_waitrequest(in_memdep_102_zlaswp_avm_waitrequest),
        .in_memdep_102_zlaswp_avm_writeack(in_memdep_102_zlaswp_avm_writeack),
        .out_lsu_memdep_102_o_active(i_llvm_fpga_mem_memdep_102_zlaswp128_out_lsu_memdep_102_o_active),
        .out_memdep_102_zlaswp_avm_address(i_llvm_fpga_mem_memdep_102_zlaswp128_out_memdep_102_zlaswp_avm_address),
        .out_memdep_102_zlaswp_avm_burstcount(i_llvm_fpga_mem_memdep_102_zlaswp128_out_memdep_102_zlaswp_avm_burstcount),
        .out_memdep_102_zlaswp_avm_byteenable(i_llvm_fpga_mem_memdep_102_zlaswp128_out_memdep_102_zlaswp_avm_byteenable),
        .out_memdep_102_zlaswp_avm_enable(i_llvm_fpga_mem_memdep_102_zlaswp128_out_memdep_102_zlaswp_avm_enable),
        .out_memdep_102_zlaswp_avm_read(i_llvm_fpga_mem_memdep_102_zlaswp128_out_memdep_102_zlaswp_avm_read),
        .out_memdep_102_zlaswp_avm_write(i_llvm_fpga_mem_memdep_102_zlaswp128_out_memdep_102_zlaswp_avm_write),
        .out_memdep_102_zlaswp_avm_writedata(i_llvm_fpga_mem_memdep_102_zlaswp128_out_memdep_102_zlaswp_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_102_zlaswp128_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_102_zlaswp128_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_102_zlaswp128_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo(STALLFIFO,568)
    assign redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_valid_in = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_V3;
    assign redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_stall_in = SE_out_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_backStall;
    assign redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_data_in = i_r92_zlaswp0_trunc_sel_x_b;
    assign redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_valid_in_bitsignaltemp = redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_valid_in[0];
    assign redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_stall_in_bitsignaltemp = redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_stall_in[0];
    assign redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_valid_out[0] = redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_valid_out_bitsignaltemp;
    assign redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_stall_out[0] = redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(64),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo (
        .valid_in(redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_valid_in_bitsignaltemp),
        .stall_in(redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_stall_in_bitsignaltemp),
        .data_in(i_r92_zlaswp0_trunc_sel_x_b),
        .valid_out(redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_valid_out_bitsignaltemp),
        .stall_out(redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_stall_out_bitsignaltemp),
        .data_out(redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo(STALLFIFO,618)
    assign redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_V1;
    assign redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_stall_in = SE_out_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_backStall;
    assign redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_data_in = bubble_select_i_llvm_fpga_mem_lm3213_zlaswp55_b;
    assign redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_valid_in_bitsignaltemp = redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_valid_in[0];
    assign redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_stall_in_bitsignaltemp = redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_stall_in[0];
    assign redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_valid_out[0] = redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_valid_out_bitsignaltemp;
    assign redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_stall_out[0] = redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo (
        .valid_in(redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_valid_in_bitsignaltemp),
        .stall_in(redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_mem_lm3213_zlaswp55_b),
        .valid_out(redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_valid_out_bitsignaltemp),
        .stall_out(redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_stall_out_bitsignaltemp),
        .data_out(redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo(STALLENABLE,1306)
    // Valid signal propagation
    assign SE_out_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_V0 = SE_out_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_backStall = i_llvm_fpga_mem_memdep_102_zlaswp128_out_o_stall | ~ (SE_out_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_and0 = redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_valid_out;
    assign SE_out_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_and1 = redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_valid_out & SE_out_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_and0;
    assign SE_out_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_and2 = redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_valid_out & SE_out_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_and1;
    assign SE_out_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_and3 = SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_V1 & SE_out_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_and2;
    assign SE_out_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_wireValid = SE_out_redist33_i_or_zlaswp33_q_63_fifo_V0 & SE_out_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_and3;

    // redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo(STALLFIFO,582)
    assign redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_valid_in = SE_i_reduction_zlaswp_97_zlaswp126_V0;
    assign redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_stall_in = SE_out_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_backStall;
    assign redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_data_in = i_reduction_zlaswp_97_zlaswp126_q;
    assign redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_valid_in_bitsignaltemp = redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_valid_in[0];
    assign redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_stall_in_bitsignaltemp = redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_stall_in[0];
    assign redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_valid_out[0] = redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_valid_out_bitsignaltemp;
    assign redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_stall_out[0] = redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(63),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo (
        .valid_in(redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_valid_in_bitsignaltemp),
        .stall_in(redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_zlaswp_97_zlaswp126_q),
        .valid_out(redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_valid_out_bitsignaltemp),
        .stall_out(redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_stall_out_bitsignaltemp),
        .data_out(redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_zlaswp_96_zlaswp125(STALLENABLE,1125)
    // Valid signal propagation
    assign SE_i_reduction_zlaswp_96_zlaswp125_V0 = SE_i_reduction_zlaswp_96_zlaswp125_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_zlaswp_96_zlaswp125_backStall = SE_i_reduction_zlaswp_97_zlaswp126_backStall | ~ (SE_i_reduction_zlaswp_96_zlaswp125_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_zlaswp_96_zlaswp125_and0 = SE_i_reduction_zlaswp_40_zlaswp48_V1;
    assign SE_i_reduction_zlaswp_96_zlaswp125_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_V2 & SE_i_reduction_zlaswp_96_zlaswp125_and0;

    // SE_i_reduction_zlaswp_97_zlaswp126(STALLENABLE,1126)
    // Valid signal propagation
    assign SE_i_reduction_zlaswp_97_zlaswp126_V0 = SE_i_reduction_zlaswp_97_zlaswp126_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_zlaswp_97_zlaswp126_s_tv_0 = redist27_i_reduction_zlaswp_97_zlaswp126_q_63_fifo_stall_out & SE_i_reduction_zlaswp_97_zlaswp126_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_zlaswp_97_zlaswp126_backEN = ~ (SE_i_reduction_zlaswp_97_zlaswp126_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_zlaswp_97_zlaswp126_and0 = SE_i_reduction_zlaswp_94_zlaswp123_V0 & SE_i_reduction_zlaswp_97_zlaswp126_backEN;
    assign SE_i_reduction_zlaswp_97_zlaswp126_v_s_0 = SE_i_reduction_zlaswp_96_zlaswp125_V0 & SE_i_reduction_zlaswp_97_zlaswp126_and0;
    // Backward Stall generation
    assign SE_i_reduction_zlaswp_97_zlaswp126_backStall = ~ (SE_i_reduction_zlaswp_97_zlaswp126_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_zlaswp_97_zlaswp126_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_zlaswp_97_zlaswp126_backEN == 1'b0)
            begin
                SE_i_reduction_zlaswp_97_zlaswp126_R_v_0 <= SE_i_reduction_zlaswp_97_zlaswp126_R_v_0 & SE_i_reduction_zlaswp_97_zlaswp126_s_tv_0;
            end
            else
            begin
                SE_i_reduction_zlaswp_97_zlaswp126_R_v_0 <= SE_i_reduction_zlaswp_97_zlaswp126_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_zlaswp111(STALLENABLE,1039)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_zlaswp111_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_zlaswp111_wireValid = i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_zlaswp111_out_valid_out;

    // bubble_join_redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo(BITJOIN,876)
    assign bubble_join_redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_q = redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_data_out;

    // bubble_select_redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo(BITSELECT,877)
    assign bubble_select_redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_b = $unsigned(bubble_join_redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_zlaswp111(BLACKBOX,82)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_44@20000000
    // out out_feedback_valid_out_44@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    zlaswp_i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_0 thei_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_zlaswp111 (
        .in_data_in(bubble_select_redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_b),
        .in_feedback_stall_in_44(i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_feedback_stall_out_44),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_zlaswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_zlaswp111_backStall),
        .in_valid_in(SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_V0),
        .out_data_out(),
        .out_feedback_out_44(i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_zlaswp111_out_feedback_out_44),
        .out_feedback_valid_out_44(i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_zlaswp111_out_feedback_valid_out_44),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_zlaswp111_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_zlaswp111_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo(STALLENABLE,1280)
    // Valid signal propagation
    assign SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_V0 = SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_zlaswp111_out_stall_out | ~ (SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_and0 = redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_valid_out;
    assign SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V8 & SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_and0;

    // redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo(STALLFIFO,605)
    assign redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_V1;
    assign redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_stall_in = SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_backStall;
    assign redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_b;
    assign redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_valid_in_bitsignaltemp = redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_valid_in[0];
    assign redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_stall_in_bitsignaltemp = redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_stall_in[0];
    assign redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_valid_out[0] = redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_valid_out_bitsignaltemp;
    assign redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_stall_out[0] = redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo (
        .valid_in(redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_b),
        .valid_out(redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110(STALLENABLE,981)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_consumed0 = (~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_consumed1 = (~ (redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_wireValid = i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108(STALLENABLE,979)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_consumed0 = (~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_consumed1 = (~ (SE_i_reduction_zlaswp_94_zlaswp123_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_and0 = i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_out_valid_out;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_V0 & SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_zlaswp80(STALLENABLE,1035)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_zlaswp80_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_zlaswp80_wireValid = i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_zlaswp80_out_valid_out;

    // bubble_join_redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo(BITJOIN,879)
    assign bubble_join_redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_q = redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_data_out;

    // bubble_select_redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo(BITSELECT,880)
    assign bubble_select_redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_b = $unsigned(bubble_join_redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_zlaswp80(BLACKBOX,80)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_43@20000000
    // out out_feedback_valid_out_43@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    zlaswp_i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_0 thei_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_zlaswp80 (
        .in_data_in(bubble_select_redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_b),
        .in_feedback_stall_in_43(i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_feedback_stall_out_43),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_zlaswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_zlaswp80_backStall),
        .in_valid_in(SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_V0),
        .out_data_out(),
        .out_feedback_out_43(i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_zlaswp80_out_feedback_out_43),
        .out_feedback_valid_out_43(i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_zlaswp80_out_feedback_valid_out_43),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_zlaswp80_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_zlaswp80_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo(STALLENABLE,1282)
    // Valid signal propagation
    assign SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_V0 = SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_zlaswp80_out_stall_out | ~ (SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_and0 = redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_valid_out;
    assign SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V6 & SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_and0;

    // redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo(STALLFIFO,606)
    assign redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_V1;
    assign redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_stall_in = SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_backStall;
    assign redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_b;
    assign redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_valid_in_bitsignaltemp = redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_valid_in[0];
    assign redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_stall_in_bitsignaltemp = redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_stall_in[0];
    assign redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_valid_out[0] = redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_valid_out_bitsignaltemp;
    assign redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_stall_out[0] = redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo (
        .valid_in(redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_b),
        .valid_out(redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79(STALLENABLE,977)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_consumed0 = (~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_consumed1 = (~ (redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_wireValid = i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77(STALLENABLE,975)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_consumed0 = (~ (SE_i_reduction_zlaswp_62_zlaswp87_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_consumed1 = (~ (SE_i_reduction_zlaswp_94_zlaswp123_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_and0 = i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_out_valid_out;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_V0 & SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_and0;

    // SE_i_reduction_zlaswp_61_zlaswp86(STALLENABLE,1104)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_zlaswp_61_zlaswp86_fromReg0 <= '0;
            SE_i_reduction_zlaswp_61_zlaswp86_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_zlaswp_61_zlaswp86_fromReg0 <= SE_i_reduction_zlaswp_61_zlaswp86_toReg0;
            // Successor 1
            SE_i_reduction_zlaswp_61_zlaswp86_fromReg1 <= SE_i_reduction_zlaswp_61_zlaswp86_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_zlaswp_61_zlaswp86_consumed0 = (~ (SE_i_reduction_zlaswp_62_zlaswp87_backStall) & SE_i_reduction_zlaswp_61_zlaswp86_wireValid) | SE_i_reduction_zlaswp_61_zlaswp86_fromReg0;
    assign SE_i_reduction_zlaswp_61_zlaswp86_consumed1 = (~ (SE_i_reduction_zlaswp_94_zlaswp123_backStall) & SE_i_reduction_zlaswp_61_zlaswp86_wireValid) | SE_i_reduction_zlaswp_61_zlaswp86_fromReg1;
    // Consuming
    assign SE_i_reduction_zlaswp_61_zlaswp86_StallValid = SE_i_reduction_zlaswp_61_zlaswp86_backStall & SE_i_reduction_zlaswp_61_zlaswp86_wireValid;
    assign SE_i_reduction_zlaswp_61_zlaswp86_toReg0 = SE_i_reduction_zlaswp_61_zlaswp86_StallValid & SE_i_reduction_zlaswp_61_zlaswp86_consumed0;
    assign SE_i_reduction_zlaswp_61_zlaswp86_toReg1 = SE_i_reduction_zlaswp_61_zlaswp86_StallValid & SE_i_reduction_zlaswp_61_zlaswp86_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_zlaswp_61_zlaswp86_or0 = SE_i_reduction_zlaswp_61_zlaswp86_consumed0;
    assign SE_i_reduction_zlaswp_61_zlaswp86_wireStall = ~ (SE_i_reduction_zlaswp_61_zlaswp86_consumed1 & SE_i_reduction_zlaswp_61_zlaswp86_or0);
    assign SE_i_reduction_zlaswp_61_zlaswp86_backStall = SE_i_reduction_zlaswp_61_zlaswp86_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_zlaswp_61_zlaswp86_V0 = SE_i_reduction_zlaswp_61_zlaswp86_wireValid & ~ (SE_i_reduction_zlaswp_61_zlaswp86_fromReg0);
    assign SE_i_reduction_zlaswp_61_zlaswp86_V1 = SE_i_reduction_zlaswp_61_zlaswp86_wireValid & ~ (SE_i_reduction_zlaswp_61_zlaswp86_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_zlaswp_61_zlaswp86_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_V2;
    assign SE_i_reduction_zlaswp_61_zlaswp86_wireValid = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_V2 & SE_i_reduction_zlaswp_61_zlaswp86_and0;

    // SE_i_reduction_zlaswp_94_zlaswp123(STALLENABLE,1123)
    // Valid signal propagation
    assign SE_i_reduction_zlaswp_94_zlaswp123_V0 = SE_i_reduction_zlaswp_94_zlaswp123_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_zlaswp_94_zlaswp123_backStall = SE_i_reduction_zlaswp_97_zlaswp126_backStall | ~ (SE_i_reduction_zlaswp_94_zlaswp123_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_zlaswp_94_zlaswp123_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_V2;
    assign SE_i_reduction_zlaswp_94_zlaswp123_and1 = SE_i_reduction_zlaswp_61_zlaswp86_V1 & SE_i_reduction_zlaswp_94_zlaswp123_and0;
    assign SE_i_reduction_zlaswp_94_zlaswp123_and2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_V1 & SE_i_reduction_zlaswp_94_zlaswp123_and1;
    assign SE_i_reduction_zlaswp_94_zlaswp123_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_V1 & SE_i_reduction_zlaswp_94_zlaswp123_and2;

    // SE_i_reduction_zlaswp_68_zlaswp95(STALLENABLE,1111)
    // Valid signal propagation
    assign SE_i_reduction_zlaswp_68_zlaswp95_V0 = SE_i_reduction_zlaswp_68_zlaswp95_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_zlaswp_68_zlaswp95_s_tv_0 = redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_stall_out & SE_i_reduction_zlaswp_68_zlaswp95_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_zlaswp_68_zlaswp95_backEN = ~ (SE_i_reduction_zlaswp_68_zlaswp95_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_zlaswp_68_zlaswp95_and0 = SE_i_reduction_zlaswp_62_zlaswp87_V0 & SE_i_reduction_zlaswp_68_zlaswp95_backEN;
    assign SE_i_reduction_zlaswp_68_zlaswp95_v_s_0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_V2 & SE_i_reduction_zlaswp_68_zlaswp95_and0;
    // Backward Stall generation
    assign SE_i_reduction_zlaswp_68_zlaswp95_backStall = ~ (SE_i_reduction_zlaswp_68_zlaswp95_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_zlaswp_68_zlaswp95_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_zlaswp_68_zlaswp95_backEN == 1'b0)
            begin
                SE_i_reduction_zlaswp_68_zlaswp95_R_v_0 <= SE_i_reduction_zlaswp_68_zlaswp95_R_v_0 & SE_i_reduction_zlaswp_68_zlaswp95_s_tv_0;
            end
            else
            begin
                SE_i_reduction_zlaswp_68_zlaswp95_R_v_0 <= SE_i_reduction_zlaswp_68_zlaswp95_v_s_0;
            end

        end
    end

    // SE_i_reduction_zlaswp_62_zlaswp87(STALLENABLE,1105)
    // Valid signal propagation
    assign SE_i_reduction_zlaswp_62_zlaswp87_V0 = SE_i_reduction_zlaswp_62_zlaswp87_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_zlaswp_62_zlaswp87_backStall = SE_i_reduction_zlaswp_68_zlaswp95_backStall | ~ (SE_i_reduction_zlaswp_62_zlaswp87_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_zlaswp_62_zlaswp87_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_V1;
    assign SE_i_reduction_zlaswp_62_zlaswp87_and1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_V2 & SE_i_reduction_zlaswp_62_zlaswp87_and0;
    assign SE_i_reduction_zlaswp_62_zlaswp87_and2 = SE_i_reduction_zlaswp_61_zlaswp86_V0 & SE_i_reduction_zlaswp_62_zlaswp87_and1;
    assign SE_i_reduction_zlaswp_62_zlaswp87_and3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_V0 & SE_i_reduction_zlaswp_62_zlaswp87_and2;
    assign SE_i_reduction_zlaswp_62_zlaswp87_and4 = SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_V1 & SE_i_reduction_zlaswp_62_zlaswp87_and3;
    assign SE_i_reduction_zlaswp_62_zlaswp87_wireValid = SE_i_reduction_zlaswp_63_zlaswp90_V0 & SE_i_reduction_zlaswp_62_zlaswp87_and4;

    // SE_i_reduction_zlaswp_105_zlaswp130(STALLENABLE,1084)
    // Valid signal propagation
    assign SE_i_reduction_zlaswp_105_zlaswp130_V0 = SE_i_reduction_zlaswp_105_zlaswp130_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_zlaswp_105_zlaswp130_backStall = SE_i_reduction_zlaswp_108_zlaswp133_backStall | ~ (SE_i_reduction_zlaswp_105_zlaswp130_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_zlaswp_105_zlaswp130_and0 = SE_i_reduction_zlaswp_45_zlaswp58_V0;
    assign SE_i_reduction_zlaswp_105_zlaswp130_and1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_V0 & SE_i_reduction_zlaswp_105_zlaswp130_and0;
    assign SE_i_reduction_zlaswp_105_zlaswp130_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_V0 & SE_i_reduction_zlaswp_105_zlaswp130_and1;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_zlaswp84(STALLENABLE,1047)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_zlaswp84_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_zlaswp84_wireValid = i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_zlaswp84_out_valid_out;

    // bubble_join_redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo(BITJOIN,867)
    assign bubble_join_redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_q = redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_data_out;

    // bubble_select_redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo(BITSELECT,868)
    assign bubble_select_redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_b = $unsigned(bubble_join_redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_zlaswp84(BLACKBOX,86)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_45@20000000
    // out out_feedback_valid_out_45@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    zlaswp_i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_0 thei_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_zlaswp84 (
        .in_data_in(bubble_select_redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_b),
        .in_feedback_stall_in_45(i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_feedback_stall_out_45),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_zlaswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_zlaswp84_backStall),
        .in_valid_in(SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_V0),
        .out_data_out(),
        .out_feedback_out_45(i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_zlaswp84_out_feedback_out_45),
        .out_feedback_valid_out_45(i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_zlaswp84_out_feedback_valid_out_45),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_zlaswp84_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_zlaswp84_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo(STALLENABLE,1274)
    // Valid signal propagation
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_V0 = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_zlaswp84_out_stall_out | ~ (SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_and0 = redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_valid_out;
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V11 & SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_and0;

    // redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo(STALLFIFO,602)
    assign redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_valid_in = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_V1;
    assign redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_stall_in = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_backStall;
    assign redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_data_in = bubble_select_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_b;
    assign redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_valid_in_bitsignaltemp = redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_valid_in[0];
    assign redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_stall_in_bitsignaltemp = redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_stall_in[0];
    assign redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_valid_out[0] = redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_valid_out_bitsignaltemp;
    assign redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_stall_out[0] = redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo (
        .valid_in(redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_valid_in_bitsignaltemp),
        .stall_in(redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_b),
        .valid_out(redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_valid_out_bitsignaltemp),
        .stall_out(redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_stall_out_bitsignaltemp),
        .data_out(redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo(STALLENABLE,1272)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_fromReg0 <= '0;
            SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_fromReg0 <= SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_toReg0;
            // Successor 1
            SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_fromReg1 <= SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_consumed0 = (~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_backStall) & SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_wireValid) | SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_fromReg0;
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_consumed1 = (~ (redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_stall_out) & SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_wireValid) | SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_fromReg1;
    // Consuming
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_StallValid = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_backStall & SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_wireValid;
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_toReg0 = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_StallValid & SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_consumed0;
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_toReg1 = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_StallValid & SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_or0 = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_consumed0;
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_wireStall = ~ (SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_consumed1 & SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_or0);
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_backStall = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_V0 = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_wireValid & ~ (SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_fromReg0);
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_V1 = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_wireValid & ~ (SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_wireValid = redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82(STALLENABLE,987)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_consumed0 = (~ (SE_i_reduction_zlaswp_105_zlaswp130_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_consumed1 = (~ (SE_i_reduction_zlaswp_62_zlaswp87_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_consumed2 = (~ (SE_i_reduction_zlaswp_94_zlaswp123_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_or1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_and0 = i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_out_valid_out;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_wireValid = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_62_fifo_V0 & SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_and0;

    // i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82(BLACKBOX,56)@63
    // in in_stall_in@20000000
    // out out_data_out@64
    // out out_feedback_stall_out_24@20000000
    // out out_stall_out@20000000
    // out out_valid_out@64
    zlaswp_i_llvm_fpga_pop_i1_memdep_phi80_pop24_0 thei_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82 (
        .in_data_in(GND_q),
        .in_dir(redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_q),
        .in_feedback_in_24(i_llvm_fpga_push_i1_memdep_phi80_push24_zlaswp102_out_feedback_out_24),
        .in_feedback_valid_in_24(i_llvm_fpga_push_i1_memdep_phi80_push24_zlaswp102_out_feedback_valid_out_24),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_backStall),
        .in_valid_in(SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V7),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_out_data_out),
        .out_feedback_stall_out_24(i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_out_feedback_stall_out_24),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_lm3816_toi1_intcast81_zlaswp101_sel_x(BITSELECT,378)@96
    assign i_lm3816_toi1_intcast81_zlaswp101_sel_x_b = bubble_select_i_llvm_fpga_mem_lm3816_zlaswp100_b[0:0];

    // i_llvm_fpga_push_i1_memdep_phi80_push24_zlaswp102(BLACKBOX,85)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_24@20000000
    // out out_feedback_valid_out_24@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    zlaswp_i_llvm_fpga_push_i1_memdep_phi80_push24_0 thei_llvm_fpga_push_i1_memdep_phi80_push24_zlaswp102 (
        .in_data_in(i_lm3816_toi1_intcast81_zlaswp101_sel_x_b),
        .in_feedback_stall_in_24(i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_out_feedback_stall_out_24),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_zlaswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi80_push24_zlaswp102_backStall),
        .in_valid_in(SE_i_lm3816_toi1_intcast81_zlaswp101_sel_x_V0),
        .out_data_out(),
        .out_feedback_out_24(i_llvm_fpga_push_i1_memdep_phi80_push24_zlaswp102_out_feedback_out_24),
        .out_feedback_valid_out_24(i_llvm_fpga_push_i1_memdep_phi80_push24_zlaswp102_out_feedback_valid_out_24),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi80_push24_zlaswp102_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi80_push24_zlaswp102_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_lm3816_toi1_intcast81_zlaswp101_sel_x(STALLENABLE,1151)
    // Valid signal propagation
    assign SE_i_lm3816_toi1_intcast81_zlaswp101_sel_x_V0 = SE_i_lm3816_toi1_intcast81_zlaswp101_sel_x_wireValid;
    // Backward Stall generation
    assign SE_i_lm3816_toi1_intcast81_zlaswp101_sel_x_backStall = i_llvm_fpga_push_i1_memdep_phi80_push24_zlaswp102_out_stall_out | ~ (SE_i_lm3816_toi1_intcast81_zlaswp101_sel_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_lm3816_toi1_intcast81_zlaswp101_sel_x_and0 = SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_V1;
    assign SE_i_lm3816_toi1_intcast81_zlaswp101_sel_x_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V10 & SE_i_lm3816_toi1_intcast81_zlaswp101_sel_x_and0;

    // SE_out_i_llvm_fpga_mem_lm3816_zlaswp100(STALLENABLE,949)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_fromReg0 <= SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_fromReg1 <= SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_consumed0 = (~ (SE_out_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_backStall) & SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_wireValid) | SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_consumed1 = (~ (SE_i_lm3816_toi1_intcast81_zlaswp101_sel_x_backStall) & SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_wireValid) | SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_StallValid = SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_backStall & SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_toReg0 = SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_StallValid & SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_toReg1 = SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_StallValid & SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_or0 = SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_consumed1 & SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_or0);
    assign SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_backStall = SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_V0 = SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_V1 = SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_wireValid = i_llvm_fpga_mem_lm3816_zlaswp100_out_o_valid;

    // i_llvm_fpga_mem_lm3816_zlaswp100(BLACKBOX,37)@64
    // in in_i_stall@20000000
    // out out_lm3816_zlaswp_avm_address@20000000
    // out out_lm3816_zlaswp_avm_burstcount@20000000
    // out out_lm3816_zlaswp_avm_byteenable@20000000
    // out out_lm3816_zlaswp_avm_enable@20000000
    // out out_lm3816_zlaswp_avm_read@20000000
    // out out_lm3816_zlaswp_avm_write@20000000
    // out out_lm3816_zlaswp_avm_writedata@20000000
    // out out_o_readdata@96
    // out out_o_stall@20000000
    // out out_o_valid@96
    zlaswp_i_llvm_fpga_mem_lm3816_0 thei_llvm_fpga_mem_lm3816_zlaswp100 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_D0),
        .in_i_dependence(SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_D1),
        .in_i_predicate(SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_backStall),
        .in_i_valid(SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_V0),
        .in_lm3816_zlaswp_avm_readdata(in_lm3816_zlaswp_avm_readdata),
        .in_lm3816_zlaswp_avm_readdatavalid(in_lm3816_zlaswp_avm_readdatavalid),
        .in_lm3816_zlaswp_avm_waitrequest(in_lm3816_zlaswp_avm_waitrequest),
        .in_lm3816_zlaswp_avm_writeack(in_lm3816_zlaswp_avm_writeack),
        .out_lm3816_zlaswp_avm_address(i_llvm_fpga_mem_lm3816_zlaswp100_out_lm3816_zlaswp_avm_address),
        .out_lm3816_zlaswp_avm_burstcount(i_llvm_fpga_mem_lm3816_zlaswp100_out_lm3816_zlaswp_avm_burstcount),
        .out_lm3816_zlaswp_avm_byteenable(i_llvm_fpga_mem_lm3816_zlaswp100_out_lm3816_zlaswp_avm_byteenable),
        .out_lm3816_zlaswp_avm_enable(i_llvm_fpga_mem_lm3816_zlaswp100_out_lm3816_zlaswp_avm_enable),
        .out_lm3816_zlaswp_avm_read(i_llvm_fpga_mem_lm3816_zlaswp100_out_lm3816_zlaswp_avm_read),
        .out_lm3816_zlaswp_avm_write(i_llvm_fpga_mem_lm3816_zlaswp100_out_lm3816_zlaswp_avm_write),
        .out_lm3816_zlaswp_avm_writedata(i_llvm_fpga_mem_lm3816_zlaswp100_out_lm3816_zlaswp_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm3816_zlaswp100_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm3816_zlaswp100_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm3816_zlaswp100_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_lm3816_zlaswp100(BITJOIN,647)
    assign bubble_join_i_llvm_fpga_mem_lm3816_zlaswp100_q = i_llvm_fpga_mem_lm3816_zlaswp100_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm3816_zlaswp100(BITSELECT,648)
    assign bubble_select_i_llvm_fpga_mem_lm3816_zlaswp100_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm3816_zlaswp100_q[31:0]);

    // SE_out_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo(STALLENABLE,1236)
    // Valid signal propagation
    assign SE_out_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_V0 = SE_out_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_backStall = i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_stall | ~ (SE_out_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_and0 = redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_valid_out;
    assign SE_out_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_and1 = SE_out_i_llvm_fpga_mem_lm3414_zlaswp66_V1 & SE_out_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_and0;
    assign SE_out_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_and2 = redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_valid_out & SE_out_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_and1;
    assign SE_out_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_and3 = SE_out_i_llvm_fpga_mem_lm3816_zlaswp100_V0 & SE_out_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_and2;
    assign SE_out_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_wireValid = SE_out_redist32_i_or_zlaswp33_q_32_fifo_V1 & SE_out_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_and3;

    // bubble_join_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo(BITJOIN,810)
    assign bubble_join_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_q = redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_data_out;

    // bubble_select_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo(BITSELECT,811)
    assign bubble_select_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_b = $unsigned(bubble_join_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_q[0:0]);

    // i_reduction_zlaswp_87_zlaswp119(LOGICAL,152)@96
    assign i_reduction_zlaswp_87_zlaswp119_q = i_lm3414_toi1_intcast62_zlaswp67_sel_x_b | bubble_select_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_b;

    // bubble_join_redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo(BITJOIN,801)
    assign bubble_join_redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_q = redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_data_out;

    // bubble_select_redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo(BITSELECT,802)
    assign bubble_select_redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_b = $unsigned(bubble_join_redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_q[63:0]);

    // i_llvm_fpga_mem_memdep_87_zlaswp120(BLACKBOX,41)@96
    // in in_i_stall@20000000
    // out out_lsu_memdep_87_o_active@20000000
    // out out_memdep_87_zlaswp_avm_address@20000000
    // out out_memdep_87_zlaswp_avm_burstcount@20000000
    // out out_memdep_87_zlaswp_avm_byteenable@20000000
    // out out_memdep_87_zlaswp_avm_enable@20000000
    // out out_memdep_87_zlaswp_avm_read@20000000
    // out out_memdep_87_zlaswp_avm_write@20000000
    // out out_memdep_87_zlaswp_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@127
    // out out_o_writeack@127
    zlaswp_i_llvm_fpga_mem_memdep_87_0 thei_llvm_fpga_mem_memdep_87_zlaswp120 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_b),
        .in_i_dependence(i_reduction_zlaswp_87_zlaswp119_q),
        .in_i_predicate(bubble_select_redist32_i_or_zlaswp33_q_32_fifo_b),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_backStall),
        .in_i_valid(SE_out_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_V0),
        .in_i_writedata(bubble_select_i_llvm_fpga_mem_lm3816_zlaswp100_b),
        .in_memdep_87_zlaswp_avm_readdata(in_memdep_87_zlaswp_avm_readdata),
        .in_memdep_87_zlaswp_avm_readdatavalid(in_memdep_87_zlaswp_avm_readdatavalid),
        .in_memdep_87_zlaswp_avm_waitrequest(in_memdep_87_zlaswp_avm_waitrequest),
        .in_memdep_87_zlaswp_avm_writeack(in_memdep_87_zlaswp_avm_writeack),
        .out_lsu_memdep_87_o_active(i_llvm_fpga_mem_memdep_87_zlaswp120_out_lsu_memdep_87_o_active),
        .out_memdep_87_zlaswp_avm_address(i_llvm_fpga_mem_memdep_87_zlaswp120_out_memdep_87_zlaswp_avm_address),
        .out_memdep_87_zlaswp_avm_burstcount(i_llvm_fpga_mem_memdep_87_zlaswp120_out_memdep_87_zlaswp_avm_burstcount),
        .out_memdep_87_zlaswp_avm_byteenable(i_llvm_fpga_mem_memdep_87_zlaswp120_out_memdep_87_zlaswp_avm_byteenable),
        .out_memdep_87_zlaswp_avm_enable(i_llvm_fpga_mem_memdep_87_zlaswp120_out_memdep_87_zlaswp_avm_enable),
        .out_memdep_87_zlaswp_avm_read(i_llvm_fpga_mem_memdep_87_zlaswp120_out_memdep_87_zlaswp_avm_read),
        .out_memdep_87_zlaswp_avm_write(i_llvm_fpga_mem_memdep_87_zlaswp120_out_memdep_87_zlaswp_avm_write),
        .out_memdep_87_zlaswp_avm_writedata(i_llvm_fpga_mem_memdep_87_zlaswp120_out_memdep_87_zlaswp_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_memdep_87_zlaswp120(BITJOIN,661)
    assign bubble_join_i_llvm_fpga_mem_memdep_87_zlaswp120_q = i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_87_zlaswp120(BITSELECT,662)
    assign bubble_select_i_llvm_fpga_mem_memdep_87_zlaswp120_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_87_zlaswp120_q[0:0]);

    // SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo(STALLENABLE,1300)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_fromReg0 <= '0;
            SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_fromReg0 <= SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_toReg0;
            // Successor 1
            SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_fromReg1 <= SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_backStall) & SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_wireValid) | SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_fromReg0;
    assign SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_consumed1 = (~ (SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_backStall) & SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_wireValid) | SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_fromReg1;
    // Consuming
    assign SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_StallValid = SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_backStall & SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_wireValid;
    assign SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_toReg0 = SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_StallValid & SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_consumed0;
    assign SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_toReg1 = SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_StallValid & SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_or0 = SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_consumed0;
    assign SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_wireStall = ~ (SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_consumed1 & SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_or0);
    assign SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_backStall = SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_V0 = SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_wireValid & ~ (SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_fromReg0);
    assign SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_V1 = SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_wireValid & ~ (SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_wireValid = redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_valid_out;

    // SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120(STALLENABLE,957)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_consumed0 = (~ (SE_out_redist62_i_llvm_fpga_mem_lm3414_zlaswp66_out_o_readdata_31_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_wireValid) | SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_consumed1 = (~ (redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_stall_out) & SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_wireValid) | SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_StallValid = SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_backStall & SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_toReg0 = SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_StallValid & SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_toReg1 = SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_StallValid & SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_or0 = SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_consumed1 & SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_or0);
    assign SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_backStall = SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_V0 = SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_V1 = SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_wireValid = i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_valid;

    // redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo(STALLFIFO,615)
    assign redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_valid_in = SE_out_i_llvm_fpga_mem_memdep_87_zlaswp120_V1;
    assign redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_stall_in = SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_backStall;
    assign redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_data_in = bubble_select_i_llvm_fpga_mem_memdep_87_zlaswp120_b;
    assign redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_valid_in_bitsignaltemp = redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_valid_in[0];
    assign redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_stall_in_bitsignaltemp = redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_stall_in[0];
    assign redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_valid_out[0] = redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_valid_out_bitsignaltemp;
    assign redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_stall_out[0] = redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo (
        .valid_in(redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_valid_in_bitsignaltemp),
        .stall_in(redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_mem_memdep_87_zlaswp120_b),
        .valid_out(redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_valid_out_bitsignaltemp),
        .stall_out(redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_stall_out_bitsignaltemp),
        .data_out(redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo(BITJOIN,906)
    assign bubble_join_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_q = redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_data_out;

    // bubble_select_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo(BITSELECT,907)
    assign bubble_select_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_b = $unsigned(bubble_join_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121(BLACKBOX,88)@158
    // in in_stall_in@20000000
    // out out_data_out@159
    // out out_feedback_out_25@20000000
    // out out_feedback_valid_out_25@20000000
    // out out_stall_out@20000000
    // out out_valid_out@159
    zlaswp_i_llvm_fpga_push_i1_memdep_phi90_push25_0 thei_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121 (
        .in_data_in(bubble_select_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_b),
        .in_feedback_stall_in_25(i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_out_feedback_stall_out_25),
        .in_keep_going(bubble_select_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_V0),
        .out_data_out(),
        .out_feedback_out_25(i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_out_feedback_out_25),
        .out_feedback_valid_out_25(i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_out_feedback_valid_out_25),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36(BLACKBOX,59)@63
    // in in_stall_in@20000000
    // out out_data_out@64
    // out out_feedback_stall_out_25@20000000
    // out out_stall_out@20000000
    // out out_valid_out@64
    zlaswp_i_llvm_fpga_pop_i1_memdep_phi90_pop25_0 thei_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36 (
        .in_data_in(GND_q),
        .in_dir(redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_q),
        .in_feedback_in_25(i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_out_feedback_out_25),
        .in_feedback_valid_in_25(i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_out_feedback_valid_out_25),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_backStall),
        .in_valid_in(SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V8),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_out_data_out),
        .out_feedback_stall_out_25(i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_out_feedback_stall_out_25),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36(BITJOIN,716)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_q = i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36(BITSELECT,717)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37(BITJOIN,701)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_q = i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37(BITSELECT,702)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_q[0:0]);

    // SE_out_i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_zlaswp38(STALLENABLE,1041)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_zlaswp38_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_zlaswp38_wireValid = i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_zlaswp38_out_valid_out;

    // bubble_join_redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo(BITJOIN,873)
    assign bubble_join_redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_q = redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_data_out;

    // bubble_select_redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo(BITSELECT,874)
    assign bubble_select_redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_b = $unsigned(bubble_join_redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_zlaswp38(BLACKBOX,83)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_34@20000000
    // out out_feedback_valid_out_34@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    zlaswp_i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_0 thei_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_zlaswp38 (
        .in_data_in(bubble_select_redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_b),
        .in_feedback_stall_in_34(i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_feedback_stall_out_34),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_zlaswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_zlaswp38_backStall),
        .in_valid_in(SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_V0),
        .out_data_out(),
        .out_feedback_out_34(i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_zlaswp38_out_feedback_out_34),
        .out_feedback_valid_out_34(i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_zlaswp38_out_feedback_valid_out_34),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_zlaswp38_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_zlaswp38_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo(STALLENABLE,1278)
    // Valid signal propagation
    assign SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_V0 = SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_zlaswp38_out_stall_out | ~ (SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_and0 = redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_valid_out;
    assign SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V9 & SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_and0;

    // redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo(STALLFIFO,604)
    assign redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_valid_in = SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_V2;
    assign redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_stall_in = SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_backStall;
    assign redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_data_in = bubble_select_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_b;
    assign redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_valid_in_bitsignaltemp = redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_valid_in[0];
    assign redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_stall_in_bitsignaltemp = redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_stall_in[0];
    assign redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_valid_out[0] = redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_valid_out_bitsignaltemp;
    assign redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_stall_out[0] = redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo (
        .valid_in(redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_valid_in_bitsignaltemp),
        .stall_in(redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_b),
        .valid_out(redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_valid_out_bitsignaltemp),
        .stall_out(redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_stall_out_bitsignaltemp),
        .data_out(redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo(STALLENABLE,1276)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_fromReg0 <= '0;
            SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_fromReg1 <= '0;
            SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_fromReg0 <= SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_toReg0;
            // Successor 1
            SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_fromReg1 <= SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_toReg1;
            // Successor 2
            SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_fromReg2 <= SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_consumed0 = (~ (SE_i_reduction_zlaswp_39_zlaswp44_backStall) & SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_wireValid) | SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_fromReg0;
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_consumed1 = (~ (SE_i_reduction_zlaswp_45_zlaswp58_backStall) & SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_wireValid) | SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_fromReg1;
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_consumed2 = (~ (redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_stall_out) & SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_wireValid) | SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_fromReg2;
    // Consuming
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_StallValid = SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_backStall & SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_wireValid;
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_toReg0 = SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_StallValid & SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_consumed0;
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_toReg1 = SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_StallValid & SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_consumed1;
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_toReg2 = SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_StallValid & SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_or0 = SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_consumed0;
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_or1 = SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_consumed1 & SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_or0;
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_wireStall = ~ (SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_consumed2 & SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_or1);
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_backStall = SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_V0 = SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_wireValid & ~ (SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_fromReg0);
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_V1 = SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_wireValid & ~ (SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_fromReg1);
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_V2 = SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_wireValid & ~ (SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_wireValid = redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37(STALLENABLE,983)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_backStall = redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_stall_out | ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_wireValid = i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_valid_out;

    // redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo(STALLFIFO,603)
    assign redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_V0;
    assign redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_stall_in = SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_backStall;
    assign redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_b;
    assign redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_valid_in_bitsignaltemp = redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_valid_in[0];
    assign redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_stall_in_bitsignaltemp = redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_stall_in[0];
    assign redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_valid_out[0] = redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_valid_out_bitsignaltemp;
    assign redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_stall_out[0] = redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(63),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo (
        .valid_in(redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_valid_in_bitsignaltemp),
        .stall_in(redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_b),
        .valid_out(redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_valid_out_bitsignaltemp),
        .stall_out(redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_stall_out_bitsignaltemp),
        .data_out(redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo(BITJOIN,870)
    assign bubble_join_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_q = redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_data_out;

    // bubble_select_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo(BITSELECT,871)
    assign bubble_select_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_b = $unsigned(bubble_join_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_q[0:0]);

    // i_reduction_zlaswp_38_zlaswp39(LOGICAL,120)@64
    assign i_reduction_zlaswp_38_zlaswp39_q = bubble_select_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_b;

    // i_reduction_zlaswp_41_zlaswp49(LOGICAL,123)@64
    assign i_reduction_zlaswp_41_zlaswp49_q = i_reduction_zlaswp_38_zlaswp39_q | i_reduction_zlaswp_39_zlaswp44_q;

    // i_reduction_zlaswp_40_zlaswp48(LOGICAL,122)@64
    assign i_reduction_zlaswp_40_zlaswp48_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_b | bubble_select_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_62_fifo_b;

    // i_reduction_zlaswp_42_zlaswp50(LOGICAL,124)@64
    assign i_reduction_zlaswp_42_zlaswp50_q = i_reduction_zlaswp_40_zlaswp48_q | i_reduction_zlaswp_41_zlaswp49_q;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51(STALLENABLE,985)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_consumed0 = (~ (SE_i_reduction_zlaswp_39_zlaswp44_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_consumed1 = (~ (SE_i_reduction_zlaswp_45_zlaswp58_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_wireValid = i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_out_valid_out;

    // redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo(STALLFIFO,613)
    assign redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_valid_in = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V20;
    assign redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_stall_in = SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_backStall;
    assign redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_data_in = bubble_select_i_llvm_fpga_pipeline_keep_going_zlaswp4_b;
    assign redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_valid_in_bitsignaltemp = redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_valid_in[0];
    assign redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_stall_in_bitsignaltemp = redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_stall_in[0];
    assign redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_valid_out[0] = redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_valid_out_bitsignaltemp;
    assign redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_stall_out[0] = redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo (
        .valid_in(redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_valid_in_bitsignaltemp),
        .stall_in(redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pipeline_keep_going_zlaswp4_b),
        .valid_out(redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_valid_out_bitsignaltemp),
        .stall_out(redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_stall_out_bitsignaltemp),
        .data_out(redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo(STALLENABLE,1296)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_fromReg0 <= '0;
            SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_fromReg0 <= SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_toReg0;
            // Successor 1
            SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_fromReg1 <= SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_backStall) & SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_wireValid) | SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_fromReg0;
    assign SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_consumed1 = (~ (redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_stall_out) & SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_wireValid) | SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_fromReg1;
    // Consuming
    assign SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_StallValid = SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_backStall & SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_wireValid;
    assign SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_toReg0 = SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_StallValid & SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_consumed0;
    assign SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_toReg1 = SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_StallValid & SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_or0 = SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_consumed0;
    assign SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_wireStall = ~ (SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_consumed1 & SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_or0);
    assign SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_backStall = SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_V0 = SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_wireValid & ~ (SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_fromReg0);
    assign SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_V1 = SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_wireValid & ~ (SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_wireValid = redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_valid_out;

    // SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98(STALLENABLE,1042)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_backStall = i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_and0 = SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_V0;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_wireValid = SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_V0 & SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98(STALLENABLE,1043)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_wireValid = i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_out_valid_out;

    // bubble_join_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo(BITJOIN,900)
    assign bubble_join_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_q = redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_data_out;

    // bubble_select_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo(BITSELECT,901)
    assign bubble_select_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_b = $unsigned(bubble_join_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98(BLACKBOX,84)@127
    // in in_stall_in@20000000
    // out out_data_out@128
    // out out_feedback_out_23@20000000
    // out out_feedback_valid_out_23@20000000
    // out out_stall_out@20000000
    // out out_valid_out@128
    zlaswp_i_llvm_fpga_push_i1_memdep_phi73_push23_0 thei_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98 (
        .in_data_in(bubble_select_i_llvm_fpga_mem_memdep_71_zlaswp97_b),
        .in_feedback_stall_in_23(i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_out_feedback_stall_out_23),
        .in_keep_going(bubble_select_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_V0),
        .out_data_out(),
        .out_feedback_out_23(i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_out_feedback_out_23),
        .out_feedback_valid_out_23(i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_out_feedback_valid_out_23),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51(BLACKBOX,55)@63
    // in in_stall_in@20000000
    // out out_data_out@64
    // out out_feedback_stall_out_23@20000000
    // out out_stall_out@20000000
    // out out_valid_out@64
    zlaswp_i_llvm_fpga_pop_i1_memdep_phi73_pop23_0 thei_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51 (
        .in_data_in(GND_q),
        .in_dir(redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_q),
        .in_feedback_in_23(i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_out_feedback_out_23),
        .in_feedback_valid_in_23(i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_out_feedback_valid_out_23),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_backStall),
        .in_valid_in(SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V6),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_out_data_out),
        .out_feedback_stall_out_23(i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_out_feedback_stall_out_23),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51(BITJOIN,704)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_q = i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51(BITSELECT,705)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_q[0:0]);

    // i_reduction_zlaswp_43_zlaswp52(LOGICAL,125)@64
    assign i_reduction_zlaswp_43_zlaswp52_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_b | i_reduction_zlaswp_42_zlaswp50_q;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129(STALLENABLE,1021)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_wireValid = i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_out_valid_out;

    // bubble_join_i_llvm_fpga_mem_memdep_102_zlaswp128(BITJOIN,650)
    assign bubble_join_i_llvm_fpga_mem_memdep_102_zlaswp128_q = i_llvm_fpga_mem_memdep_102_zlaswp128_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_102_zlaswp128(BITSELECT,651)
    assign bubble_select_i_llvm_fpga_mem_memdep_102_zlaswp128_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_102_zlaswp128_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129(BLACKBOX,73)@158
    // in in_stall_in@20000000
    // out out_data_out@159
    // out out_feedback_out_26@20000000
    // out out_feedback_valid_out_26@20000000
    // out out_stall_out@20000000
    // out out_valid_out@159
    zlaswp_i_llvm_fpga_push_i1_memdep_phi105_push26_0 thei_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129 (
        .in_data_in(bubble_select_i_llvm_fpga_mem_memdep_102_zlaswp128_b),
        .in_feedback_stall_in_26(i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_out_feedback_stall_out_26),
        .in_keep_going(bubble_select_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_V0),
        .out_data_out(),
        .out_feedback_out_26(i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_out_feedback_out_26),
        .out_feedback_valid_out_26(i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_out_feedback_valid_out_26),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53(BLACKBOX,44)@63
    // in in_stall_in@20000000
    // out out_data_out@64
    // out out_feedback_stall_out_26@20000000
    // out out_stall_out@20000000
    // out out_valid_out@64
    zlaswp_i_llvm_fpga_pop_i1_memdep_phi105_pop26_0 thei_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53 (
        .in_data_in(GND_q),
        .in_dir(redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_q),
        .in_feedback_in_26(i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_out_feedback_out_26),
        .in_feedback_valid_in_26(i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_out_feedback_valid_out_26),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_backStall),
        .in_valid_in(SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V1),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_out_data_out),
        .out_feedback_stall_out_26(i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_out_feedback_stall_out_26),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53(BITJOIN,671)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_q = i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53(BITSELECT,672)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_q[0:0]);

    // i_reduction_zlaswp_44_zlaswp54(LOGICAL,126)@64
    assign i_reduction_zlaswp_44_zlaswp54_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_b | i_reduction_zlaswp_43_zlaswp52_q;

    // i_r92_zlaswp0_add_x(ADD,387)@64
    assign i_r92_zlaswp0_add_x_a = {1'b0, i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b};
    assign i_r92_zlaswp0_add_x_b = {1'b0, i_r82_zlaswp0_c_i64_41_x_q};
    assign i_r92_zlaswp0_add_x_o = $unsigned(i_r92_zlaswp0_add_x_a) + $unsigned(i_r92_zlaswp0_add_x_b);
    assign i_r92_zlaswp0_add_x_q = i_r92_zlaswp0_add_x_o[64:0];

    // i_r92_zlaswp0_trunc_sel_x(BITSELECT,390)@64
    assign i_r92_zlaswp0_trunc_sel_x_b = i_r92_zlaswp0_add_x_q[63:0];

    // SE_i_reduction_zlaswp_39_zlaswp44(STALLENABLE,1090)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_zlaswp_39_zlaswp44_fromReg0 <= '0;
            SE_i_reduction_zlaswp_39_zlaswp44_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_zlaswp_39_zlaswp44_fromReg0 <= SE_i_reduction_zlaswp_39_zlaswp44_toReg0;
            // Successor 1
            SE_i_reduction_zlaswp_39_zlaswp44_fromReg1 <= SE_i_reduction_zlaswp_39_zlaswp44_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_zlaswp_39_zlaswp44_consumed0 = (~ (SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_backStall) & SE_i_reduction_zlaswp_39_zlaswp44_wireValid) | SE_i_reduction_zlaswp_39_zlaswp44_fromReg0;
    assign SE_i_reduction_zlaswp_39_zlaswp44_consumed1 = (~ (SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_backStall) & SE_i_reduction_zlaswp_39_zlaswp44_wireValid) | SE_i_reduction_zlaswp_39_zlaswp44_fromReg1;
    // Consuming
    assign SE_i_reduction_zlaswp_39_zlaswp44_StallValid = SE_i_reduction_zlaswp_39_zlaswp44_backStall & SE_i_reduction_zlaswp_39_zlaswp44_wireValid;
    assign SE_i_reduction_zlaswp_39_zlaswp44_toReg0 = SE_i_reduction_zlaswp_39_zlaswp44_StallValid & SE_i_reduction_zlaswp_39_zlaswp44_consumed0;
    assign SE_i_reduction_zlaswp_39_zlaswp44_toReg1 = SE_i_reduction_zlaswp_39_zlaswp44_StallValid & SE_i_reduction_zlaswp_39_zlaswp44_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_zlaswp_39_zlaswp44_or0 = SE_i_reduction_zlaswp_39_zlaswp44_consumed0;
    assign SE_i_reduction_zlaswp_39_zlaswp44_wireStall = ~ (SE_i_reduction_zlaswp_39_zlaswp44_consumed1 & SE_i_reduction_zlaswp_39_zlaswp44_or0);
    assign SE_i_reduction_zlaswp_39_zlaswp44_backStall = SE_i_reduction_zlaswp_39_zlaswp44_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_zlaswp_39_zlaswp44_V0 = SE_i_reduction_zlaswp_39_zlaswp44_wireValid & ~ (SE_i_reduction_zlaswp_39_zlaswp44_fromReg0);
    assign SE_i_reduction_zlaswp_39_zlaswp44_V1 = SE_i_reduction_zlaswp_39_zlaswp44_wireValid & ~ (SE_i_reduction_zlaswp_39_zlaswp44_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_zlaswp_39_zlaswp44_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_V0;
    assign SE_i_reduction_zlaswp_39_zlaswp44_and1 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_V0 & SE_i_reduction_zlaswp_39_zlaswp44_and0;
    assign SE_i_reduction_zlaswp_39_zlaswp44_and2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_V0 & SE_i_reduction_zlaswp_39_zlaswp44_and1;
    assign SE_i_reduction_zlaswp_39_zlaswp44_and3 = SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_V0 & SE_i_reduction_zlaswp_39_zlaswp44_and2;
    assign SE_i_reduction_zlaswp_39_zlaswp44_and4 = SE_i_reduction_zlaswp_40_zlaswp48_V0 & SE_i_reduction_zlaswp_39_zlaswp44_and3;
    assign SE_i_reduction_zlaswp_39_zlaswp44_and5 = SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_V0 & SE_i_reduction_zlaswp_39_zlaswp44_and4;
    assign SE_i_reduction_zlaswp_39_zlaswp44_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_V0 & SE_i_reduction_zlaswp_39_zlaswp44_and5;

    // SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75(STALLREG,1741)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_r_valid <= 1'b0;
            SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_r_data1 <= 1'bx;
            SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_r_valid <= SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_backStall & (SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_r_valid | SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_i_valid);

            if (SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_r_data0 <= i_r92_zlaswp0_trunc_sel_x_b;
                SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_r_data1 <= i_reduction_zlaswp_44_zlaswp54_q;
                SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_r_data2 <= i_or_zlaswp33_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_and0 = SE_i_or_zlaswp33_V2;
    assign SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_and1 = SE_i_reduction_zlaswp_39_zlaswp44_V1 & SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_and0;
    assign SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_i_valid = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_V2 & SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_and1;
    // Stall signal propagation
    assign SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_backStall = SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_r_valid | ~ (SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_i_valid);

    // Valid
    assign SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_V = SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_r_valid : SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_i_valid;

    // Data0
    assign SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_D0 = SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_r_data0 : i_r92_zlaswp0_trunc_sel_x_b;
    // Data1
    assign SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_D1 = SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_r_data1 : i_reduction_zlaswp_44_zlaswp54_q;
    // Data2
    assign SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_D2 = SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_r_data2 : i_or_zlaswp33_q;

    // i_llvm_fpga_mem_lm3615_zlaswp75(BLACKBOX,36)@64
    // in in_i_stall@20000000
    // out out_lm3615_zlaswp_avm_address@20000000
    // out out_lm3615_zlaswp_avm_burstcount@20000000
    // out out_lm3615_zlaswp_avm_byteenable@20000000
    // out out_lm3615_zlaswp_avm_enable@20000000
    // out out_lm3615_zlaswp_avm_read@20000000
    // out out_lm3615_zlaswp_avm_write@20000000
    // out out_lm3615_zlaswp_avm_writedata@20000000
    // out out_o_readdata@96
    // out out_o_stall@20000000
    // out out_o_valid@96
    zlaswp_i_llvm_fpga_mem_lm3615_0 thei_llvm_fpga_mem_lm3615_zlaswp75 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_D0),
        .in_i_dependence(SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_D1),
        .in_i_predicate(SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_backStall),
        .in_i_valid(SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_V0),
        .in_lm3615_zlaswp_avm_readdata(in_lm3615_zlaswp_avm_readdata),
        .in_lm3615_zlaswp_avm_readdatavalid(in_lm3615_zlaswp_avm_readdatavalid),
        .in_lm3615_zlaswp_avm_waitrequest(in_lm3615_zlaswp_avm_waitrequest),
        .in_lm3615_zlaswp_avm_writeack(in_lm3615_zlaswp_avm_writeack),
        .out_lm3615_zlaswp_avm_address(i_llvm_fpga_mem_lm3615_zlaswp75_out_lm3615_zlaswp_avm_address),
        .out_lm3615_zlaswp_avm_burstcount(i_llvm_fpga_mem_lm3615_zlaswp75_out_lm3615_zlaswp_avm_burstcount),
        .out_lm3615_zlaswp_avm_byteenable(i_llvm_fpga_mem_lm3615_zlaswp75_out_lm3615_zlaswp_avm_byteenable),
        .out_lm3615_zlaswp_avm_enable(i_llvm_fpga_mem_lm3615_zlaswp75_out_lm3615_zlaswp_avm_enable),
        .out_lm3615_zlaswp_avm_read(i_llvm_fpga_mem_lm3615_zlaswp75_out_lm3615_zlaswp_avm_read),
        .out_lm3615_zlaswp_avm_write(i_llvm_fpga_mem_lm3615_zlaswp75_out_lm3615_zlaswp_avm_write),
        .out_lm3615_zlaswp_avm_writedata(i_llvm_fpga_mem_lm3615_zlaswp75_out_lm3615_zlaswp_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm3615_zlaswp75_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm3615_zlaswp75_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm3615_zlaswp75_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_lm3615_zlaswp75(BITJOIN,644)
    assign bubble_join_i_llvm_fpga_mem_lm3615_zlaswp75_q = i_llvm_fpga_mem_lm3615_zlaswp75_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm3615_zlaswp75(BITSELECT,645)
    assign bubble_select_i_llvm_fpga_mem_lm3615_zlaswp75_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm3615_zlaswp75_q[31:0]);

    // redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo(STALLFIFO,616)
    assign redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_valid_in = SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_V2;
    assign redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_stall_in = SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_backStall;
    assign redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_data_in = bubble_select_i_llvm_fpga_mem_memdep_71_zlaswp97_b;
    assign redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_valid_in_bitsignaltemp = redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_valid_in[0];
    assign redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_stall_in_bitsignaltemp = redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_stall_in[0];
    assign redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_valid_out[0] = redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_valid_out_bitsignaltemp;
    assign redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_stall_out[0] = redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo (
        .valid_in(redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_valid_in_bitsignaltemp),
        .stall_in(redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_mem_memdep_71_zlaswp97_b),
        .valid_out(redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_valid_out_bitsignaltemp),
        .stall_out(redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_stall_out_bitsignaltemp),
        .data_out(redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97(STALLENABLE,955)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_fromReg2 <= SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_zlaswp98_backStall) & SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_wireValid) | SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_consumed1 = (~ (SE_out_redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_wireValid) | SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_fromReg1;
    assign SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_consumed2 = (~ (redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_stall_out) & SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_wireValid) | SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_StallValid = SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_backStall & SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_toReg0 = SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_StallValid & SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_toReg1 = SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_StallValid & SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_consumed1;
    assign SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_toReg2 = SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_StallValid & SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_or0 = SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_or1 = SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_consumed1 & SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_or0;
    assign SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_consumed2 & SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_or1);
    assign SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_backStall = SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_V0 = SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_V1 = SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_fromReg1);
    assign SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_V2 = SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_wireValid = i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_valid;

    // redist32_i_or_zlaswp33_q_32_fifo(STALLFIFO,587)
    assign redist32_i_or_zlaswp33_q_32_fifo_valid_in = SE_i_or_zlaswp33_V5;
    assign redist32_i_or_zlaswp33_q_32_fifo_stall_in = SE_out_redist32_i_or_zlaswp33_q_32_fifo_backStall;
    assign redist32_i_or_zlaswp33_q_32_fifo_data_in = i_or_zlaswp33_q;
    assign redist32_i_or_zlaswp33_q_32_fifo_valid_in_bitsignaltemp = redist32_i_or_zlaswp33_q_32_fifo_valid_in[0];
    assign redist32_i_or_zlaswp33_q_32_fifo_stall_in_bitsignaltemp = redist32_i_or_zlaswp33_q_32_fifo_stall_in[0];
    assign redist32_i_or_zlaswp33_q_32_fifo_valid_out[0] = redist32_i_or_zlaswp33_q_32_fifo_valid_out_bitsignaltemp;
    assign redist32_i_or_zlaswp33_q_32_fifo_stall_out[0] = redist32_i_or_zlaswp33_q_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist32_i_or_zlaswp33_q_32_fifo (
        .valid_in(redist32_i_or_zlaswp33_q_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist32_i_or_zlaswp33_q_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_or_zlaswp33_q),
        .valid_out(redist32_i_or_zlaswp33_q_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist32_i_or_zlaswp33_q_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist32_i_or_zlaswp33_q_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist32_i_or_zlaswp33_q_32_fifo(BITJOIN,822)
    assign bubble_join_redist32_i_or_zlaswp33_q_32_fifo_q = redist32_i_or_zlaswp33_q_32_fifo_data_out;

    // bubble_select_redist32_i_or_zlaswp33_q_32_fifo(BITSELECT,823)
    assign bubble_select_redist32_i_or_zlaswp33_q_32_fifo_b = $unsigned(bubble_join_redist32_i_or_zlaswp33_q_32_fifo_q[0:0]);

    // bubble_join_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo(BITJOIN,813)
    assign bubble_join_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_q = redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_data_out;

    // bubble_select_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo(BITSELECT,814)
    assign bubble_select_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_b = $unsigned(bubble_join_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_q[0:0]);

    // i_reduction_zlaswp_69_zlaswp96(LOGICAL,143)@96
    assign i_reduction_zlaswp_69_zlaswp96_q = i_lm3213_toi1_intcast56_zlaswp56_sel_x_b | bubble_select_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_b;

    // bubble_join_redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo(BITJOIN,789)
    assign bubble_join_redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_q = redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_data_out;

    // bubble_select_redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo(BITSELECT,790)
    assign bubble_select_redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_b = $unsigned(bubble_join_redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_q[63:0]);

    // i_llvm_fpga_mem_memdep_71_zlaswp97(BLACKBOX,40)@96
    // in in_i_stall@20000000
    // out out_lsu_memdep_71_o_active@20000000
    // out out_memdep_71_zlaswp_avm_address@20000000
    // out out_memdep_71_zlaswp_avm_burstcount@20000000
    // out out_memdep_71_zlaswp_avm_byteenable@20000000
    // out out_memdep_71_zlaswp_avm_enable@20000000
    // out out_memdep_71_zlaswp_avm_read@20000000
    // out out_memdep_71_zlaswp_avm_write@20000000
    // out out_memdep_71_zlaswp_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@127
    // out out_o_writeack@127
    zlaswp_i_llvm_fpga_mem_memdep_71_0 thei_llvm_fpga_mem_memdep_71_zlaswp97 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_b),
        .in_i_dependence(i_reduction_zlaswp_69_zlaswp96_q),
        .in_i_predicate(bubble_select_redist32_i_or_zlaswp33_q_32_fifo_b),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_71_zlaswp97_backStall),
        .in_i_valid(SE_out_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_V0),
        .in_i_writedata(bubble_select_i_llvm_fpga_mem_lm3615_zlaswp75_b),
        .in_memdep_71_zlaswp_avm_readdata(in_memdep_71_zlaswp_avm_readdata),
        .in_memdep_71_zlaswp_avm_readdatavalid(in_memdep_71_zlaswp_avm_readdatavalid),
        .in_memdep_71_zlaswp_avm_waitrequest(in_memdep_71_zlaswp_avm_waitrequest),
        .in_memdep_71_zlaswp_avm_writeack(in_memdep_71_zlaswp_avm_writeack),
        .out_lsu_memdep_71_o_active(i_llvm_fpga_mem_memdep_71_zlaswp97_out_lsu_memdep_71_o_active),
        .out_memdep_71_zlaswp_avm_address(i_llvm_fpga_mem_memdep_71_zlaswp97_out_memdep_71_zlaswp_avm_address),
        .out_memdep_71_zlaswp_avm_burstcount(i_llvm_fpga_mem_memdep_71_zlaswp97_out_memdep_71_zlaswp_avm_burstcount),
        .out_memdep_71_zlaswp_avm_byteenable(i_llvm_fpga_mem_memdep_71_zlaswp97_out_memdep_71_zlaswp_avm_byteenable),
        .out_memdep_71_zlaswp_avm_enable(i_llvm_fpga_mem_memdep_71_zlaswp97_out_memdep_71_zlaswp_avm_enable),
        .out_memdep_71_zlaswp_avm_read(i_llvm_fpga_mem_memdep_71_zlaswp97_out_memdep_71_zlaswp_avm_read),
        .out_memdep_71_zlaswp_avm_write(i_llvm_fpga_mem_memdep_71_zlaswp97_out_memdep_71_zlaswp_avm_write),
        .out_memdep_71_zlaswp_avm_writedata(i_llvm_fpga_mem_memdep_71_zlaswp97_out_memdep_71_zlaswp_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist32_i_or_zlaswp33_q_32_fifo(STALLENABLE,1244)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist32_i_or_zlaswp33_q_32_fifo_fromReg0 <= '0;
            SE_out_redist32_i_or_zlaswp33_q_32_fifo_fromReg1 <= '0;
            SE_out_redist32_i_or_zlaswp33_q_32_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist32_i_or_zlaswp33_q_32_fifo_fromReg0 <= SE_out_redist32_i_or_zlaswp33_q_32_fifo_toReg0;
            // Successor 1
            SE_out_redist32_i_or_zlaswp33_q_32_fifo_fromReg1 <= SE_out_redist32_i_or_zlaswp33_q_32_fifo_toReg1;
            // Successor 2
            SE_out_redist32_i_or_zlaswp33_q_32_fifo_fromReg2 <= SE_out_redist32_i_or_zlaswp33_q_32_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist32_i_or_zlaswp33_q_32_fifo_consumed0 = (~ (SE_out_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_backStall) & SE_out_redist32_i_or_zlaswp33_q_32_fifo_wireValid) | SE_out_redist32_i_or_zlaswp33_q_32_fifo_fromReg0;
    assign SE_out_redist32_i_or_zlaswp33_q_32_fifo_consumed1 = (~ (SE_out_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_backStall) & SE_out_redist32_i_or_zlaswp33_q_32_fifo_wireValid) | SE_out_redist32_i_or_zlaswp33_q_32_fifo_fromReg1;
    assign SE_out_redist32_i_or_zlaswp33_q_32_fifo_consumed2 = (~ (redist33_i_or_zlaswp33_q_63_fifo_stall_out) & SE_out_redist32_i_or_zlaswp33_q_32_fifo_wireValid) | SE_out_redist32_i_or_zlaswp33_q_32_fifo_fromReg2;
    // Consuming
    assign SE_out_redist32_i_or_zlaswp33_q_32_fifo_StallValid = SE_out_redist32_i_or_zlaswp33_q_32_fifo_backStall & SE_out_redist32_i_or_zlaswp33_q_32_fifo_wireValid;
    assign SE_out_redist32_i_or_zlaswp33_q_32_fifo_toReg0 = SE_out_redist32_i_or_zlaswp33_q_32_fifo_StallValid & SE_out_redist32_i_or_zlaswp33_q_32_fifo_consumed0;
    assign SE_out_redist32_i_or_zlaswp33_q_32_fifo_toReg1 = SE_out_redist32_i_or_zlaswp33_q_32_fifo_StallValid & SE_out_redist32_i_or_zlaswp33_q_32_fifo_consumed1;
    assign SE_out_redist32_i_or_zlaswp33_q_32_fifo_toReg2 = SE_out_redist32_i_or_zlaswp33_q_32_fifo_StallValid & SE_out_redist32_i_or_zlaswp33_q_32_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist32_i_or_zlaswp33_q_32_fifo_or0 = SE_out_redist32_i_or_zlaswp33_q_32_fifo_consumed0;
    assign SE_out_redist32_i_or_zlaswp33_q_32_fifo_or1 = SE_out_redist32_i_or_zlaswp33_q_32_fifo_consumed1 & SE_out_redist32_i_or_zlaswp33_q_32_fifo_or0;
    assign SE_out_redist32_i_or_zlaswp33_q_32_fifo_wireStall = ~ (SE_out_redist32_i_or_zlaswp33_q_32_fifo_consumed2 & SE_out_redist32_i_or_zlaswp33_q_32_fifo_or1);
    assign SE_out_redist32_i_or_zlaswp33_q_32_fifo_backStall = SE_out_redist32_i_or_zlaswp33_q_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist32_i_or_zlaswp33_q_32_fifo_V0 = SE_out_redist32_i_or_zlaswp33_q_32_fifo_wireValid & ~ (SE_out_redist32_i_or_zlaswp33_q_32_fifo_fromReg0);
    assign SE_out_redist32_i_or_zlaswp33_q_32_fifo_V1 = SE_out_redist32_i_or_zlaswp33_q_32_fifo_wireValid & ~ (SE_out_redist32_i_or_zlaswp33_q_32_fifo_fromReg1);
    assign SE_out_redist32_i_or_zlaswp33_q_32_fifo_V2 = SE_out_redist32_i_or_zlaswp33_q_32_fifo_wireValid & ~ (SE_out_redist32_i_or_zlaswp33_q_32_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist32_i_or_zlaswp33_q_32_fifo_wireValid = redist32_i_or_zlaswp33_q_32_fifo_valid_out;

    // SE_out_i_llvm_fpga_mem_lm3615_zlaswp75(STALLENABLE,947)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_fromReg0 <= SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_fromReg1 <= SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_consumed0 = (~ (SE_out_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_backStall) & SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_wireValid) | SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_consumed1 = (~ (SE_i_lm3615_toi1_intcast65_zlaswp76_sel_x_backStall) & SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_wireValid) | SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_StallValid = SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_backStall & SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_toReg0 = SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_StallValid & SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_toReg1 = SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_StallValid & SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_or0 = SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_consumed1 & SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_or0);
    assign SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_backStall = SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_V0 = SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_V1 = SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_wireValid = i_llvm_fpga_mem_lm3615_zlaswp75_out_o_valid;

    // SE_out_i_llvm_fpga_mem_lm3213_zlaswp55(STALLENABLE,943)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_fromReg0 <= SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_fromReg1 <= SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_fromReg2 <= SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_consumed0 = (~ (SE_out_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_backStall) & SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_wireValid) | SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_consumed1 = (~ (redist63_i_llvm_fpga_mem_lm3213_zlaswp55_out_o_readdata_31_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_wireValid) | SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_fromReg1;
    assign SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_consumed2 = (~ (redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_wireValid) | SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_StallValid = SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_backStall & SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_toReg0 = SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_StallValid & SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_toReg1 = SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_StallValid & SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_consumed1;
    assign SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_toReg2 = SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_StallValid & SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_or0 = SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_or1 = SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_consumed1 & SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_or0;
    assign SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_consumed2 & SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_or1);
    assign SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_backStall = SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_V0 = SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_V1 = SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_fromReg1);
    assign SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_V2 = SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_wireValid = i_llvm_fpga_mem_lm3213_zlaswp55_out_o_valid;

    // i_reduction_zlaswp_62_zlaswp87(LOGICAL,136)@64
    assign i_reduction_zlaswp_62_zlaswp87_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_b;

    // i_reduction_zlaswp_65_zlaswp92(LOGICAL,139)@64
    assign i_reduction_zlaswp_65_zlaswp92_q = i_reduction_zlaswp_61_zlaswp86_q | i_reduction_zlaswp_62_zlaswp87_q;

    // i_reduction_zlaswp_64_zlaswp91(LOGICAL,138)@64
    assign i_reduction_zlaswp_64_zlaswp91_q = i_reduction_zlaswp_59_zlaswp81_q | i_reduction_zlaswp_60_zlaswp85_q;

    // i_reduction_zlaswp_66_zlaswp93(LOGICAL,140)@64
    assign i_reduction_zlaswp_66_zlaswp93_q = i_reduction_zlaswp_64_zlaswp91_q | i_reduction_zlaswp_65_zlaswp92_q;

    // i_reduction_zlaswp_67_zlaswp94(LOGICAL,141)@64
    assign i_reduction_zlaswp_67_zlaswp94_q = i_reduction_zlaswp_63_zlaswp90_q | i_reduction_zlaswp_66_zlaswp93_q;

    // i_reduction_zlaswp_68_zlaswp95(LOGICAL,142)@64 + 1
    assign i_reduction_zlaswp_68_zlaswp95_qi = bubble_select_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_b | i_reduction_zlaswp_67_zlaswp94_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_zlaswp_68_zlaswp95_delay ( .xin(i_reduction_zlaswp_68_zlaswp95_qi), .xout(i_reduction_zlaswp_68_zlaswp95_q), .ena(SE_i_reduction_zlaswp_68_zlaswp95_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo(STALLFIFO,584)
    assign redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_valid_in = SE_i_reduction_zlaswp_68_zlaswp95_V0;
    assign redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_stall_in = SE_out_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_backStall;
    assign redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_data_in = i_reduction_zlaswp_68_zlaswp95_q;
    assign redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_valid_in_bitsignaltemp = redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_valid_in[0];
    assign redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_stall_in_bitsignaltemp = redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_stall_in[0];
    assign redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_valid_out[0] = redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_valid_out_bitsignaltemp;
    assign redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_stall_out[0] = redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo (
        .valid_in(redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_zlaswp_68_zlaswp95_q),
        .valid_out(redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo(STALLENABLE,1238)
    // Valid signal propagation
    assign SE_out_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_V0 = SE_out_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_backStall = i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_stall | ~ (SE_out_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_and0 = redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_valid_out;
    assign SE_out_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_and1 = SE_out_i_llvm_fpga_mem_lm3213_zlaswp55_V0 & SE_out_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_and0;
    assign SE_out_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_and2 = redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_valid_out & SE_out_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_and1;
    assign SE_out_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_and3 = SE_out_i_llvm_fpga_mem_lm3615_zlaswp75_V0 & SE_out_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_and2;
    assign SE_out_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_wireValid = SE_out_redist32_i_or_zlaswp33_q_32_fifo_V0 & SE_out_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_and3;

    // redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo(STALLFIFO,569)
    assign redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_valid_in = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_V3;
    assign redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_stall_in = SE_out_redist29_i_reduction_zlaswp_68_zlaswp95_q_32_fifo_backStall;
    assign redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_data_in = i_r82_zlaswp0_trunc_sel_x_b;
    assign redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_valid_in_bitsignaltemp = redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_valid_in[0];
    assign redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_stall_in_bitsignaltemp = redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_stall_in[0];
    assign redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_valid_out[0] = redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_valid_out_bitsignaltemp;
    assign redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_stall_out[0] = redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo (
        .valid_in(redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_r82_zlaswp0_trunc_sel_x_b),
        .valid_out(redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55(STALLREG,1740)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_r_valid <= 1'b0;
            SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_r_data1 <= 1'bx;
            SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_r_valid <= SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_backStall & (SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_r_valid | SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_i_valid);

            if (SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_r_data0 <= i_r82_zlaswp0_trunc_sel_x_b;
                SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_r_data1 <= i_reduction_zlaswp_44_zlaswp54_q;
                SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_r_data2 <= i_or_zlaswp33_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_and0 = SE_i_or_zlaswp33_V0;
    assign SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_and1 = SE_i_reduction_zlaswp_39_zlaswp44_V0 & SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_and0;
    assign SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_i_valid = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_V2 & SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_and1;
    // Stall signal propagation
    assign SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_backStall = SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_r_valid | ~ (SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_i_valid);

    // Valid
    assign SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_V = SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_r_valid : SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_i_valid;

    // Data0
    assign SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_D0 = SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_r_data0 : i_r82_zlaswp0_trunc_sel_x_b;
    // Data1
    assign SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_D1 = SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_r_data1 : i_reduction_zlaswp_44_zlaswp54_q;
    // Data2
    assign SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_D2 = SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_r_data2 : i_or_zlaswp33_q;

    // redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo(STALLFIFO,574)
    assign redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_valid_in = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_V1;
    assign redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_stall_in = SE_out_redist28_i_reduction_zlaswp_86_zlaswp118_q_32_fifo_backStall;
    assign redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_data_in = i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b;
    assign redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_valid_in_bitsignaltemp = redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_valid_in[0];
    assign redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_stall_in_bitsignaltemp = redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_stall_in[0];
    assign redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_valid_out[0] = redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_valid_out_bitsignaltemp;
    assign redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_stall_out[0] = redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo (
        .valid_in(redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b),
        .valid_out(redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_3(STALLENABLE,1510)
    // Valid signal propagation
    assign SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_V0 = SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_backStall = i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_out_stall_out | ~ (SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_wireValid = bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23(BLACKBOX,33)@64
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    zlaswp_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_0 thei_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23 (
        .in_intel_reserved_ffwd_21_0(in_intel_reserved_ffwd_21_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_backStall),
        .in_valid_in(SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_V0),
        .out_dest_data_out_21_0(i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_out_dest_data_out_21_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23(STALLENABLE,941)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_fromReg1 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_fromReg2 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_fromReg2 <= SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_fromReg3 <= SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_consumed0 = (~ (SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_backStall) & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_consumed1 = (~ (redist22_i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b_32_fifo_stall_out) & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_fromReg1;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_consumed2 = (~ (SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_backStall) & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_fromReg2;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_consumed3 = (~ (redist17_i_r82_zlaswp0_trunc_sel_x_b_32_fifo_stall_out) & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_StallValid = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_backStall & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_StallValid & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_StallValid & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_consumed1;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_toReg2 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_StallValid & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_consumed2;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_toReg3 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_StallValid & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_or0 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_or1 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_or0;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_or2 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_consumed2 & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_or1;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_consumed3 & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_or2);
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_backStall = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_V0 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_V1 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_fromReg1);
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_V2 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_fromReg2);
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_V3 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_and0 = i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_wireValid = SE_redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_V0 & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_and0;

    // SE_redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0(STALLENABLE,1225)
    // Valid signal propagation
    assign SE_redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_V0 = SE_redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_s_tv_0 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_backStall & SE_redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_backEN = ~ (SE_redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_v_s_0 = SE_redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_backEN & SE_i_add79_zlaswp21_V0;
    // Backward Stall generation
    assign SE_redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_backStall = ~ (SE_redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_R_v_0 <= SE_redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_R_v_0 & SE_redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_R_v_0 <= SE_redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // SE_redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0(STALLENABLE,1222)
    // Valid signal propagation
    assign SE_redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_V0 = SE_redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_s_tv_0 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_backStall & SE_redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_backEN = ~ (SE_redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_v_s_0 = SE_redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_backEN & SE_i_add89_zlaswp70_V0;
    // Backward Stall generation
    assign SE_redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_backStall = ~ (SE_redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_R_v_0 <= SE_redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_R_v_0 & SE_redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_R_v_0 <= SE_redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // bubble_join_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo(BITJOIN,846)
    assign bubble_join_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_q = redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_data_out;

    // bubble_select_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo(BITSELECT,847)
    assign bubble_select_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_b = $unsigned(bubble_join_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_q[31:0]);

    // SE_out_i_llvm_fpga_push_i32_lm18611229_push39_zlaswp69(STALLENABLE,1063)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i32_lm18611229_push39_zlaswp69_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i32_lm18611229_push39_zlaswp69_wireValid = i_llvm_fpga_push_i32_lm18611229_push39_zlaswp69_out_valid_out;

    // bubble_join_redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo(BITJOIN,849)
    assign bubble_join_redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_q = redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_data_out;

    // bubble_select_redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo(BITSELECT,850)
    assign bubble_select_redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_b = $unsigned(bubble_join_redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_q[31:0]);

    // i_llvm_fpga_push_i32_lm18611229_push39_zlaswp69(BLACKBOX,94)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_39@20000000
    // out out_feedback_valid_out_39@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    zlaswp_i_llvm_fpga_push_i32_lm18611229_push39_0 thei_llvm_fpga_push_i32_lm18611229_push39_zlaswp69 (
        .in_data_in(bubble_select_redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_b),
        .in_feedback_stall_in_39(i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_feedback_stall_out_39),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_zlaswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i32_lm18611229_push39_zlaswp69_backStall),
        .in_valid_in(SE_out_redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_V0),
        .out_data_out(),
        .out_feedback_out_39(i_llvm_fpga_push_i32_lm18611229_push39_zlaswp69_out_feedback_out_39),
        .out_feedback_valid_out_39(i_llvm_fpga_push_i32_lm18611229_push39_zlaswp69_out_feedback_valid_out_39),
        .out_stall_out(i_llvm_fpga_push_i32_lm18611229_push39_zlaswp69_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i32_lm18611229_push39_zlaswp69_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo(STALLENABLE,1262)
    // Valid signal propagation
    assign SE_out_redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_V0 = SE_out_redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_backStall = i_llvm_fpga_push_i32_lm18611229_push39_zlaswp69_out_stall_out | ~ (SE_out_redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_and0 = redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_valid_out;
    assign SE_out_redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V15 & SE_out_redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_and0;

    // redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo(STALLFIFO,596)
    assign redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_valid_in = SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_V1;
    assign redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_stall_in = SE_out_redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_backStall;
    assign redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_data_in = bubble_select_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_b;
    assign redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_valid_in_bitsignaltemp = redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_valid_in[0];
    assign redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_stall_in_bitsignaltemp = redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_stall_in[0];
    assign redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_valid_out[0] = redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_valid_out_bitsignaltemp;
    assign redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_stall_out[0] = redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo (
        .valid_in(redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_valid_in_bitsignaltemp),
        .stall_in(redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_b),
        .valid_out(redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_valid_out_bitsignaltemp),
        .stall_out(redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_stall_out_bitsignaltemp),
        .data_out(redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68(BITJOIN,733)
    assign bubble_join_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_q = i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68(BITSELECT,734)
    assign bubble_select_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_b = $unsigned(bubble_join_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_q[31:0]);

    // SE_out_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68(STALLENABLE,1003)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_V0 = SE_out_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_backStall = redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_stall_out | ~ (SE_out_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_wireValid = i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_valid_out;

    // redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo(STALLFIFO,595)
    assign redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_valid_in = SE_out_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_V0;
    assign redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_stall_in = SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_backStall;
    assign redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_data_in = bubble_select_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_b;
    assign redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_valid_in_bitsignaltemp = redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_valid_in[0];
    assign redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_stall_in_bitsignaltemp = redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_stall_in[0];
    assign redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_valid_out[0] = redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_valid_out_bitsignaltemp;
    assign redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_stall_out[0] = redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(62),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo (
        .valid_in(redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_valid_in_bitsignaltemp),
        .stall_in(redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_b),
        .valid_out(redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_valid_out_bitsignaltemp),
        .stall_out(redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_stall_out_bitsignaltemp),
        .data_out(redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo(STALLENABLE,1260)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_fromReg0 <= '0;
            SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_fromReg0 <= SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_toReg0;
            // Successor 1
            SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_fromReg1 <= SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_consumed0 = (~ (SE_i_add89_zlaswp70_backStall) & SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_wireValid) | SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_fromReg0;
    assign SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_consumed1 = (~ (redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_stall_out) & SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_wireValid) | SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_fromReg1;
    // Consuming
    assign SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_StallValid = SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_backStall & SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_wireValid;
    assign SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_toReg0 = SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_StallValid & SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_consumed0;
    assign SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_toReg1 = SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_StallValid & SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_or0 = SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_consumed0;
    assign SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_wireStall = ~ (SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_consumed1 & SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_or0);
    assign SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_backStall = SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_V0 = SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_wireValid & ~ (SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_fromReg0);
    assign SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_V1 = SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_wireValid & ~ (SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_wireValid = redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_valid_out;

    // SE_i_add89_zlaswp70(STALLENABLE,927)
    // Valid signal propagation
    assign SE_i_add89_zlaswp70_V0 = SE_i_add89_zlaswp70_wireValid;
    // Backward Stall generation
    assign SE_i_add89_zlaswp70_backStall = SE_redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_backStall | ~ (SE_i_add89_zlaswp70_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_add89_zlaswp70_and0 = SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_V1;
    assign SE_i_add89_zlaswp70_wireValid = SE_out_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_V0 & SE_i_add89_zlaswp70_and0;

    // SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0(STALLENABLE,1226)
    // Valid signal propagation
    assign SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_V0 = SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_R_v_0;
    assign SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_V1 = SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_R_v_1;
    // Stall signal propagation
    assign SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_s_tv_0 = SE_i_add79_zlaswp21_backStall & SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_R_v_0;
    assign SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_s_tv_1 = SE_i_add89_zlaswp70_backStall & SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_R_v_1;
    // Backward Enable generation
    assign SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_or0 = SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_s_tv_0;
    assign SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_backEN = ~ (SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_s_tv_1 | SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_v_s_0 = SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_backEN & SR_SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_V;
    // Backward Stall generation
    assign SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_backStall = ~ (SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_R_v_0 <= 1'b0;
            SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_R_v_0 <= SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_R_v_0 & SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_R_v_0 <= SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_v_s_0;
            end

            if (SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_R_v_1 <= SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_R_v_1 & SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_s_tv_1;
            end
            else
            begin
                SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_R_v_1 <= SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // SE_i_add79_zlaswp21(STALLENABLE,926)
    // Valid signal propagation
    assign SE_i_add79_zlaswp21_V0 = SE_i_add79_zlaswp21_wireValid;
    // Backward Stall generation
    assign SE_i_add79_zlaswp21_backStall = SE_redist23_i_arrayidx81_zlaswp0_trunc_sel_x_b_1_0_backStall | ~ (SE_i_add79_zlaswp21_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_add79_zlaswp21_and0 = SE_redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_V0;
    assign SE_i_add79_zlaswp21_wireValid = SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_V0 & SE_i_add79_zlaswp21_and0;

    // SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19(STALLENABLE,1007)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_fromReg0 <= SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_fromReg1 <= SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_consumed0 = (~ (SE_i_add79_zlaswp21_backStall) & SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_wireValid) | SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_consumed1 = (~ (redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_wireValid) | SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_StallValid = SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_backStall & SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_wireValid;
    assign SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_toReg0 = SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_StallValid & SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_consumed0;
    assign SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_toReg1 = SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_StallValid & SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_or0 = SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_consumed0;
    assign SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_wireStall = ~ (SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_consumed1 & SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_or0);
    assign SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_backStall = SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_V0 = SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_wireValid & ~ (SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_V1 = SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_wireValid & ~ (SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_wireValid = i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_valid_out;

    // SE_out_i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_zlaswp20(STALLENABLE,1067)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_zlaswp20_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_zlaswp20_wireValid = i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_zlaswp20_out_valid_out;

    // bubble_join_redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo(BITJOIN,837)
    assign bubble_join_redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_q = redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_data_out;

    // bubble_select_redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo(BITSELECT,838)
    assign bubble_select_redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_b = $unsigned(bubble_join_redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_q[31:0]);

    // i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_zlaswp20(BLACKBOX,96)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_30@20000000
    // out out_feedback_valid_out_30@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    zlaswp_i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_0 thei_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_zlaswp20 (
        .in_data_in(bubble_select_redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_b),
        .in_feedback_stall_in_30(i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_feedback_stall_out_30),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_zlaswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_zlaswp20_backStall),
        .in_valid_in(SE_out_redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_V0),
        .out_data_out(),
        .out_feedback_out_30(i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_zlaswp20_out_feedback_out_30),
        .out_feedback_valid_out_30(i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_zlaswp20_out_feedback_valid_out_30),
        .out_stall_out(i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_zlaswp20_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_zlaswp20_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19(BLACKBOX,66)@62
    // in in_stall_in@20000000
    // out out_data_out@63
    // out out_feedback_stall_out_30@20000000
    // out out_stall_out@20000000
    // out out_valid_out@63
    zlaswp_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_0 thei_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19 (
        .in_data_in(SR_SE_out_coalesced_delay_0_fifo_D3),
        .in_dir(SR_SE_out_coalesced_delay_0_fifo_D2),
        .in_feedback_in_30(i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_zlaswp20_out_feedback_out_30),
        .in_feedback_valid_in_30(i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_zlaswp20_out_feedback_valid_out_30),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_backStall),
        .in_valid_in(SE_out_coalesced_delay_0_fifo_V1),
        .out_data_out(i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out),
        .out_feedback_stall_out_30(i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_feedback_stall_out_30),
        .out_stall_out(i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo(STALLENABLE,1266)
    // Valid signal propagation
    assign SE_out_redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_V0 = SE_out_redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_backStall = i_llvm_fpga_push_i1_push40_zlaswp27_out_stall_out | ~ (SE_out_redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_and0 = redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_valid_out;
    assign SE_out_redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V13 & SE_out_redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_and0;

    // redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo(STALLFIFO,598)
    assign redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_V1;
    assign redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_stall_in = SE_out_redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_backStall;
    assign redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_pop40_zlaswp26_b;
    assign redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_valid_in_bitsignaltemp = redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_valid_in[0];
    assign redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_stall_in_bitsignaltemp = redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_stall_in[0];
    assign redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_valid_out[0] = redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_valid_out_bitsignaltemp;
    assign redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_stall_out[0] = redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo (
        .valid_in(redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_pop40_zlaswp26_b),
        .valid_out(redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26(STALLENABLE,999)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_consumed0 = (~ (SE_i_cmp76_zlaswp15_backStall) & SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_wireValid) | SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_consumed1 = (~ (redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_wireValid) | SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_StallValid = SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_backStall & SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_toReg0 = SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_StallValid & SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_toReg1 = SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_StallValid & SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_or0 = SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_consumed1 & SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_or0);
    assign SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_backStall = SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_V0 = SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_V1 = SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_wireValid = i_llvm_fpga_pop_i1_pop40_zlaswp26_out_valid_out;

    // SE_out_i_llvm_fpga_push_i1_push40_zlaswp27(STALLENABLE,1059)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_push40_zlaswp27_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_push40_zlaswp27_wireValid = i_llvm_fpga_push_i1_push40_zlaswp27_out_valid_out;

    // bubble_join_redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo(BITJOIN,855)
    assign bubble_join_redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_q = redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_data_out;

    // bubble_select_redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo(BITSELECT,856)
    assign bubble_select_redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_b = $unsigned(bubble_join_redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_push40_zlaswp27(BLACKBOX,92)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_40@20000000
    // out out_feedback_valid_out_40@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    zlaswp_i_llvm_fpga_push_i1_push40_0 thei_llvm_fpga_push_i1_push40_zlaswp27 (
        .in_data_in(bubble_select_redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_b),
        .in_feedback_stall_in_40(i_llvm_fpga_pop_i1_pop40_zlaswp26_out_feedback_stall_out_40),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_zlaswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_push40_zlaswp27_backStall),
        .in_valid_in(SE_out_redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_V0),
        .out_data_out(),
        .out_feedback_out_40(i_llvm_fpga_push_i1_push40_zlaswp27_out_feedback_out_40),
        .out_feedback_valid_out_40(i_llvm_fpga_push_i1_push40_zlaswp27_out_feedback_valid_out_40),
        .out_stall_out(i_llvm_fpga_push_i1_push40_zlaswp27_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_push40_zlaswp27_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_pop40_zlaswp26(BLACKBOX,62)@62
    // in in_stall_in@20000000
    // out out_data_out@63
    // out out_feedback_stall_out_40@20000000
    // out out_stall_out@20000000
    // out out_valid_out@63
    zlaswp_i_llvm_fpga_pop_i1_pop40_0 thei_llvm_fpga_pop_i1_pop40_zlaswp26 (
        .in_data_in(SR_SE_out_coalesced_delay_0_fifo_D0),
        .in_dir(SR_SE_out_coalesced_delay_0_fifo_D1),
        .in_feedback_in_40(i_llvm_fpga_push_i1_push40_zlaswp27_out_feedback_out_40),
        .in_feedback_valid_in_40(i_llvm_fpga_push_i1_push40_zlaswp27_out_feedback_valid_out_40),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_backStall),
        .in_valid_in(SE_out_coalesced_delay_0_fifo_V0),
        .out_data_out(i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out),
        .out_feedback_stall_out_40(i_llvm_fpga_pop_i1_pop40_zlaswp26_out_feedback_stall_out_40),
        .out_stall_out(i_llvm_fpga_pop_i1_pop40_zlaswp26_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_pop40_zlaswp26_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_coalesced_delay_0_fifo(STALLENABLE,1308)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_coalesced_delay_0_fifo_fromReg0 <= '0;
            SE_out_coalesced_delay_0_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_coalesced_delay_0_fifo_fromReg0 <= SE_out_coalesced_delay_0_fifo_toReg0;
            // Successor 1
            SE_out_coalesced_delay_0_fifo_fromReg1 <= SE_out_coalesced_delay_0_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_coalesced_delay_0_fifo_consumed0 = (~ (i_llvm_fpga_pop_i1_pop40_zlaswp26_out_stall_out) & SE_out_coalesced_delay_0_fifo_wireValid) | SE_out_coalesced_delay_0_fifo_fromReg0;
    assign SE_out_coalesced_delay_0_fifo_consumed1 = (~ (i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_stall_out) & SE_out_coalesced_delay_0_fifo_wireValid) | SE_out_coalesced_delay_0_fifo_fromReg1;
    // Consuming
    assign SE_out_coalesced_delay_0_fifo_StallValid = SE_out_coalesced_delay_0_fifo_backStall & SE_out_coalesced_delay_0_fifo_wireValid;
    assign SE_out_coalesced_delay_0_fifo_toReg0 = SE_out_coalesced_delay_0_fifo_StallValid & SE_out_coalesced_delay_0_fifo_consumed0;
    assign SE_out_coalesced_delay_0_fifo_toReg1 = SE_out_coalesced_delay_0_fifo_StallValid & SE_out_coalesced_delay_0_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_coalesced_delay_0_fifo_or0 = SE_out_coalesced_delay_0_fifo_consumed0;
    assign SE_out_coalesced_delay_0_fifo_wireStall = ~ (SE_out_coalesced_delay_0_fifo_consumed1 & SE_out_coalesced_delay_0_fifo_or0);
    assign SE_out_coalesced_delay_0_fifo_backStall = SE_out_coalesced_delay_0_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_coalesced_delay_0_fifo_V0 = SE_out_coalesced_delay_0_fifo_wireValid & ~ (SE_out_coalesced_delay_0_fifo_fromReg0);
    assign SE_out_coalesced_delay_0_fifo_V1 = SE_out_coalesced_delay_0_fifo_wireValid & ~ (SE_out_coalesced_delay_0_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_coalesced_delay_0_fifo_wireValid = SR_SE_out_coalesced_delay_0_fifo_V;

    // SR_SE_out_coalesced_delay_0_fifo(STALLREG,1738)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_out_coalesced_delay_0_fifo_r_valid <= 1'b0;
            SR_SE_out_coalesced_delay_0_fifo_r_data0 <= 1'bx;
            SR_SE_out_coalesced_delay_0_fifo_r_data1 <= 1'bx;
            SR_SE_out_coalesced_delay_0_fifo_r_data2 <= 1'bx;
            SR_SE_out_coalesced_delay_0_fifo_r_data3 <= 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_out_coalesced_delay_0_fifo_r_valid <= SE_out_coalesced_delay_0_fifo_backStall & (SR_SE_out_coalesced_delay_0_fifo_r_valid | SR_SE_out_coalesced_delay_0_fifo_i_valid);

            if (SR_SE_out_coalesced_delay_0_fifo_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_out_coalesced_delay_0_fifo_r_data0 <= $unsigned(sel_for_coalesced_delay_0_c);
                SR_SE_out_coalesced_delay_0_fifo_r_data1 <= $unsigned(redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_q);
                SR_SE_out_coalesced_delay_0_fifo_r_data2 <= $unsigned(redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_q);
                SR_SE_out_coalesced_delay_0_fifo_r_data3 <= $unsigned(sel_for_coalesced_delay_0_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_out_coalesced_delay_0_fifo_and0 = coalesced_delay_0_fifo_valid_out;
    assign SR_SE_out_coalesced_delay_0_fifo_i_valid = SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_V0 & SR_SE_out_coalesced_delay_0_fifo_and0;
    // Stall signal propagation
    assign SR_SE_out_coalesced_delay_0_fifo_backStall = SR_SE_out_coalesced_delay_0_fifo_r_valid | ~ (SR_SE_out_coalesced_delay_0_fifo_i_valid);

    // Valid
    assign SR_SE_out_coalesced_delay_0_fifo_V = SR_SE_out_coalesced_delay_0_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_0_fifo_r_valid : SR_SE_out_coalesced_delay_0_fifo_i_valid;

    // Data0
    assign SR_SE_out_coalesced_delay_0_fifo_D0 = SR_SE_out_coalesced_delay_0_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_0_fifo_r_data0 : sel_for_coalesced_delay_0_c;
    // Data1
    assign SR_SE_out_coalesced_delay_0_fifo_D1 = SR_SE_out_coalesced_delay_0_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_0_fifo_r_data1 : redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_q;
    // Data2
    assign SR_SE_out_coalesced_delay_0_fifo_D2 = SR_SE_out_coalesced_delay_0_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_0_fifo_r_data2 : redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_q;
    // Data3
    assign SR_SE_out_coalesced_delay_0_fifo_D3 = SR_SE_out_coalesced_delay_0_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_0_fifo_r_data3 : sel_for_coalesced_delay_0_b;

    // SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2(STALLENABLE,1206)
    // Valid signal propagation
    assign SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_V0 = SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_R_v_0;
    assign SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_V1 = SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_R_v_1;
    // Stall signal propagation
    assign SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_s_tv_0 = SR_SE_out_coalesced_delay_0_fifo_backStall & SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_R_v_0;
    assign SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_s_tv_1 = SR_SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backStall & SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_R_v_1;
    // Backward Enable generation
    assign SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_or0 = SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_s_tv_0;
    assign SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_backEN = ~ (SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_s_tv_1 | SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_v_s_0 = SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_backEN & SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_V0;
    // Backward Stall generation
    assign SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_backStall = ~ (SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_R_v_0 <= 1'b0;
            SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_backEN == 1'b0)
            begin
                SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_R_v_0 <= SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_R_v_0 & SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_s_tv_0;
            end
            else
            begin
                SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_R_v_0 <= SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_v_s_0;
            end

            if (SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_backEN == 1'b0)
            begin
                SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_R_v_1 <= SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_R_v_1 & SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_s_tv_1;
            end
            else
            begin
                SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_R_v_1 <= SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_v_s_0;
            end

        end
    end

    // SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1(STALLENABLE,1205)
    // Valid signal propagation
    assign SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_V0 = SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_R_v_0;
    // Stall signal propagation
    assign SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_s_tv_0 = SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_2_backStall & SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_R_v_0;
    // Backward Enable generation
    assign SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_backEN = ~ (SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_v_s_0 = SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_backEN & SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_V0;
    // Backward Stall generation
    assign SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_backStall = ~ (SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_backEN == 1'b0)
            begin
                SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_R_v_0 <= SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_R_v_0 & SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_s_tv_0;
            end
            else
            begin
                SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_R_v_0 <= SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_v_s_0;
            end

        end
    end

    // SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0(STALLENABLE,1204)
    // Valid signal propagation
    assign SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_V0 = SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_R_v_0;
    // Stall signal propagation
    assign SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_s_tv_0 = SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_1_backStall & SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_R_v_0;
    // Backward Enable generation
    assign SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_backEN = ~ (SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_v_s_0 = SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_backEN & SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_V1;
    // Backward Stall generation
    assign SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_backStall = ~ (SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_backEN == 1'b0)
            begin
                SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_R_v_0 <= SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_R_v_0 & SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_s_tv_0;
            end
            else
            begin
                SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_R_v_0 <= SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_v_s_0;
            end

        end
    end

    // SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0(STALLENABLE,1203)
    // Valid signal propagation
    assign SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_V0 = SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_R_v_0;
    assign SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_V1 = SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_R_v_1;
    // Stall signal propagation
    assign SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_s_tv_0 = SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_backStall & SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_R_v_0;
    assign SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_s_tv_1 = SE_redist2_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_61_0_backStall & SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_R_v_1;
    // Backward Enable generation
    assign SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_or0 = SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_s_tv_0;
    assign SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_backEN = ~ (SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_s_tv_1 | SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_v_s_0 = SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_backEN & SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_V0;
    // Backward Stall generation
    assign SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_backStall = ~ (SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_R_v_0 <= 1'b0;
            SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_backEN == 1'b0)
            begin
                SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_R_v_0 <= SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_R_v_0 & SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_s_tv_0;
            end
            else
            begin
                SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_R_v_0 <= SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_v_s_0;
            end

            if (SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_backEN == 1'b0)
            begin
                SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_R_v_1 <= SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_R_v_1 & SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_s_tv_1;
            end
            else
            begin
                SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_R_v_1 <= SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_v_s_0;
            end

        end
    end

    // SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo(STALLENABLE,1202)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_fromReg0 <= '0;
            SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_fromReg0 <= SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_toReg0;
            // Successor 1
            SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_fromReg1 <= SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_consumed0 = (~ (SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_backStall) & SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_wireValid) | SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_fromReg0;
    assign SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_consumed1 = (~ (i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_out_stall_out) & SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_wireValid) | SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_fromReg1;
    // Consuming
    assign SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_StallValid = SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_backStall & SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_wireValid;
    assign SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_toReg0 = SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_StallValid & SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_consumed0;
    assign SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_toReg1 = SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_StallValid & SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_or0 = SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_consumed0;
    assign SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_wireStall = ~ (SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_consumed1 & SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_or0);
    assign SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_backStall = SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_V0 = SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_wireValid & ~ (SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_fromReg0);
    assign SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_V1 = SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_wireValid & ~ (SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_wireValid = redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_valid_out;

    // redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0(REG,577)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_backEN == 1'b1)
        begin
            redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_q <= $unsigned(i_storemerge68_replace_phi_zlaswp12_q);
        end
    end

    // redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1(REG,578)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_backEN == 1'b1)
        begin
            redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_q <= $unsigned(redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_q);
        end
    end

    // SR_SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2(STALLREG,1737)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_r_valid <= 1'b0;
            SR_SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_r_data0 <= 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_r_valid <= SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_backStall & (SR_SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_r_valid | SR_SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_i_valid);

            if (SR_SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_r_data0 <= $unsigned(redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_q);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_i_valid = SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_V0;
    // Stall signal propagation
    assign SR_SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_backStall = SR_SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_r_valid | ~ (SR_SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_i_valid);

    // Valid
    assign SR_SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_V = SR_SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_r_valid == 1'b1 ? SR_SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_r_valid : SR_SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_i_valid;

    assign SR_SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_D0 = SR_SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_r_valid == 1'b1 ? SR_SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_r_data0 : redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_q;

    // SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1(STALLENABLE,1228)
    // Valid signal propagation
    assign SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_V0 = SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_R_v_0;
    // Stall signal propagation
    assign SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_s_tv_0 = SR_SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_backStall & SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_R_v_0;
    // Backward Enable generation
    assign SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_backEN = ~ (SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_v_s_0 = SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_backEN & SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_V0;
    // Backward Stall generation
    assign SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_backStall = ~ (SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_backEN == 1'b0)
            begin
                SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_R_v_0 <= SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_R_v_0 & SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_s_tv_0;
            end
            else
            begin
                SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_R_v_0 <= SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_v_s_0;
            end

        end
    end

    // SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0(STALLENABLE,1227)
    // Valid signal propagation
    assign SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_V0 = SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_R_v_0;
    // Stall signal propagation
    assign SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_s_tv_0 = SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_1_backStall & SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_R_v_0;
    // Backward Enable generation
    assign SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_backEN = ~ (SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_v_s_0 = SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_backEN & SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_V0;
    // Backward Stall generation
    assign SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_backStall = ~ (SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_backEN == 1'b0)
            begin
                SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_R_v_0 <= SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_R_v_0 & SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_s_tv_0;
            end
            else
            begin
                SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_R_v_0 <= SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11(STALLENABLE,1009)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_fromReg0 <= SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_fromReg1 <= SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_consumed0 = (~ (SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_0_backStall) & SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_wireValid) | SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_consumed1 = (~ (SE_i_mul78_zlaswp18_im0_cma_backStall) & SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_wireValid) | SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_StallValid = SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_backStall & SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_wireValid;
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_toReg0 = SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_StallValid & SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_consumed0;
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_toReg1 = SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_StallValid & SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_or0 = SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_consumed0;
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_wireStall = ~ (SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_consumed1 & SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_or0);
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_backStall = SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_V0 = SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_wireValid & ~ (SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_V1 = SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_wireValid & ~ (SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_and0 = i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_out_valid_out;
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_and1 = i_llvm_fpga_ffwd_dest_i32_inc61182_zlaswp10_out_valid_out & SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_and0;
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_wireValid = SE_redist1_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_V0 & SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_and1;

    // bubble_join_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo(BITJOIN,777)
    assign bubble_join_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_q = redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_data_out;

    // bubble_select_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo(BITSELECT,778)
    assign bubble_select_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_b = $unsigned(bubble_join_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_q[0:0]);

    // c_i32_undef150(CONSTANT,9)
    assign c_i32_undef150_q = $unsigned(32'b00000000000000000000000000000000);

    // i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11(BLACKBOX,67)@58
    // in in_stall_in@20000000
    // out out_data_out@59
    // out out_feedback_stall_out_19@20000000
    // out out_stall_out@20000000
    // out out_valid_out@59
    zlaswp_i_llvm_fpga_pop_i32_storemerge68_pop19_0 thei_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11 (
        .in_data_in(c_i32_undef150_q),
        .in_dir(bubble_select_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_b),
        .in_feedback_in_19(i_llvm_fpga_push_i32_storemerge68_push19_zlaswp138_out_feedback_out_19),
        .in_feedback_valid_in_19(i_llvm_fpga_push_i32_storemerge68_push19_zlaswp138_out_feedback_valid_out_19),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_backStall),
        .in_valid_in(SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_V1),
        .out_data_out(i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_out_data_out),
        .out_feedback_stall_out_19(i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_out_feedback_stall_out_19),
        .out_stall_out(i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i32_1151(CONSTANT,8)
    assign c_i32_1151_q = $unsigned(32'b00000000000000000000000000000001);

    // bubble_join_redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo(BITJOIN,804)
    assign bubble_join_redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_q = redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_data_out;

    // bubble_select_redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo(BITSELECT,805)
    assign bubble_select_redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_b = $unsigned(bubble_join_redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_q[31:0]);

    // i_inc111_zlaswp137(ADD,27)@96
    assign i_inc111_zlaswp137_a = {1'b0, bubble_select_redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_b};
    assign i_inc111_zlaswp137_b = {1'b0, c_i32_1151_q};
    assign i_inc111_zlaswp137_o = $unsigned(i_inc111_zlaswp137_a) + $unsigned(i_inc111_zlaswp137_b);
    assign i_inc111_zlaswp137_q = i_inc111_zlaswp137_o[32:0];

    // bgTrunc_i_inc111_zlaswp137_sel_x(BITSELECT,324)@96
    assign bgTrunc_i_inc111_zlaswp137_sel_x_b = i_inc111_zlaswp137_q[31:0];

    // i_llvm_fpga_push_i32_storemerge68_push19_zlaswp138(BLACKBOX,97)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_19@20000000
    // out out_feedback_valid_out_19@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    zlaswp_i_llvm_fpga_push_i32_storemerge68_push19_0 thei_llvm_fpga_push_i32_storemerge68_push19_zlaswp138 (
        .in_data_in(bgTrunc_i_inc111_zlaswp137_sel_x_b),
        .in_feedback_stall_in_19(i_llvm_fpga_pop_i32_storemerge68_pop19_zlaswp11_out_feedback_stall_out_19),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_zlaswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i32_storemerge68_push19_zlaswp138_backStall),
        .in_valid_in(SE_out_redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_V0),
        .out_data_out(),
        .out_feedback_out_19(i_llvm_fpga_push_i32_storemerge68_push19_zlaswp138_out_feedback_out_19),
        .out_feedback_valid_out_19(i_llvm_fpga_push_i32_storemerge68_push19_zlaswp138_out_feedback_valid_out_19),
        .out_stall_out(i_llvm_fpga_push_i32_storemerge68_push19_zlaswp138_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i32_storemerge68_push19_zlaswp138_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo(STALLENABLE,1232)
    // Valid signal propagation
    assign SE_out_redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_V0 = SE_out_redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_backStall = i_llvm_fpga_push_i32_storemerge68_push19_zlaswp138_out_stall_out | ~ (SE_out_redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_and0 = redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_valid_out;
    assign SE_out_redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V18 & SE_out_redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_and0;

    // redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo(STALLFIFO,581)
    assign redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_valid_in = SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_V1;
    assign redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_stall_in = SE_out_redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_backStall;
    assign redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_data_in = redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_q;
    assign redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_valid_in_bitsignaltemp = redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_valid_in[0];
    assign redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_stall_in_bitsignaltemp = redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_stall_in[0];
    assign redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_valid_out[0] = redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_valid_out_bitsignaltemp;
    assign redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_stall_out[0] = redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo (
        .valid_in(redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_valid_in_bitsignaltemp),
        .stall_in(redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_stall_in_bitsignaltemp),
        .data_in(redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_q),
        .valid_out(redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_valid_out_bitsignaltemp),
        .stall_out(redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_stall_out_bitsignaltemp),
        .data_out(redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2(STALLENABLE,1229)
    // Valid signal propagation
    assign SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_V0 = SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_R_v_0;
    // Stall signal propagation
    assign SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_s_tv_0 = SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_backStall & SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_R_v_0;
    // Backward Enable generation
    assign SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_backEN = ~ (SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_v_s_0 = SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_backEN & SR_SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_V;
    // Backward Stall generation
    assign SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_backStall = ~ (SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_backEN == 1'b0)
            begin
                SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_R_v_0 <= SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_R_v_0 & SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_s_tv_0;
            end
            else
            begin
                SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_R_v_0 <= SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_v_s_0;
            end

        end
    end

    // SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3(STALLENABLE,1230)
    // Valid signal propagation
    assign SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_V0 = SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_R_v_0;
    assign SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_V1 = SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_R_v_1;
    // Stall signal propagation
    assign SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_s_tv_0 = SE_i_cmp76_zlaswp15_backStall & SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_R_v_0;
    assign SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_s_tv_1 = redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_stall_out & SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_R_v_1;
    // Backward Enable generation
    assign SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_or0 = SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_s_tv_0;
    assign SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_backEN = ~ (SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_s_tv_1 | SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_v_s_0 = SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_backEN & SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_V0;
    // Backward Stall generation
    assign SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_backStall = ~ (SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_R_v_0 <= 1'b0;
            SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_backEN == 1'b0)
            begin
                SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_R_v_0 <= SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_R_v_0 & SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_s_tv_0;
            end
            else
            begin
                SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_R_v_0 <= SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_v_s_0;
            end

            if (SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_backEN == 1'b0)
            begin
                SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_R_v_1 <= SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_R_v_1 & SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_s_tv_1;
            end
            else
            begin
                SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_R_v_1 <= SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_v_s_0;
            end

        end
    end

    // redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2(REG,579)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_backEN == 1'b1)
        begin
            redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_q <= $unsigned(SR_SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_D0);
        end
    end

    // redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3(REG,580)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_backEN == 1'b1)
        begin
            redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_q <= $unsigned(redist25_i_storemerge68_replace_phi_zlaswp12_q_4_2_q);
        end
    end

    // bubble_join_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13(BITJOIN,736)
    assign bubble_join_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_q = i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13(BITSELECT,737)
    assign bubble_select_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_b = $unsigned(bubble_join_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_q[31:0]);

    // SE_out_i_llvm_fpga_push_i32_lm19012230_push41_zlaswp14(STALLENABLE,1065)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i32_lm19012230_push41_zlaswp14_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i32_lm19012230_push41_zlaswp14_wireValid = i_llvm_fpga_push_i32_lm19012230_push41_zlaswp14_out_valid_out;

    // bubble_join_redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo(BITJOIN,843)
    assign bubble_join_redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_q = redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_data_out;

    // bubble_select_redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo(BITSELECT,844)
    assign bubble_select_redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_b = $unsigned(bubble_join_redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_q[31:0]);

    // i_llvm_fpga_push_i32_lm19012230_push41_zlaswp14(BLACKBOX,95)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_41@20000000
    // out out_feedback_valid_out_41@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    zlaswp_i_llvm_fpga_push_i32_lm19012230_push41_0 thei_llvm_fpga_push_i32_lm19012230_push41_zlaswp14 (
        .in_data_in(bubble_select_redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_b),
        .in_feedback_stall_in_41(i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_feedback_stall_out_41),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_zlaswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i32_lm19012230_push41_zlaswp14_backStall),
        .in_valid_in(SE_out_redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_V0),
        .out_data_out(),
        .out_feedback_out_41(i_llvm_fpga_push_i32_lm19012230_push41_zlaswp14_out_feedback_out_41),
        .out_feedback_valid_out_41(i_llvm_fpga_push_i32_lm19012230_push41_zlaswp14_out_feedback_valid_out_41),
        .out_stall_out(i_llvm_fpga_push_i32_lm19012230_push41_zlaswp14_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i32_lm19012230_push41_zlaswp14_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo(STALLENABLE,1258)
    // Valid signal propagation
    assign SE_out_redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_V0 = SE_out_redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_backStall = i_llvm_fpga_push_i32_lm19012230_push41_zlaswp14_out_stall_out | ~ (SE_out_redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_and0 = redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_valid_out;
    assign SE_out_redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V16 & SE_out_redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_and0;

    // redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo(STALLFIFO,594)
    assign redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_valid_in = SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_V1;
    assign redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_stall_in = SE_out_redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_backStall;
    assign redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_data_in = bubble_select_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_b;
    assign redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_valid_in_bitsignaltemp = redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_valid_in[0];
    assign redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_stall_in_bitsignaltemp = redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_stall_in[0];
    assign redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_valid_out[0] = redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_valid_out_bitsignaltemp;
    assign redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_stall_out[0] = redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo (
        .valid_in(redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_valid_in_bitsignaltemp),
        .stall_in(redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_b),
        .valid_out(redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_valid_out_bitsignaltemp),
        .stall_out(redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_stall_out_bitsignaltemp),
        .data_out(redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo(STALLENABLE,1256)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_fromReg0 <= '0;
            SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_fromReg0 <= SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_toReg0;
            // Successor 1
            SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_fromReg1 <= SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_consumed0 = (~ (SE_i_cmp76_zlaswp15_backStall) & SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_wireValid) | SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_fromReg0;
    assign SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_consumed1 = (~ (redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_stall_out) & SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_wireValid) | SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_fromReg1;
    // Consuming
    assign SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_StallValid = SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_backStall & SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_wireValid;
    assign SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_toReg0 = SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_StallValid & SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_consumed0;
    assign SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_toReg1 = SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_StallValid & SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_or0 = SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_consumed0;
    assign SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_wireStall = ~ (SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_consumed1 & SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_or0);
    assign SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_backStall = SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_V0 = SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_wireValid & ~ (SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_fromReg0);
    assign SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_V1 = SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_wireValid & ~ (SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_wireValid = redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_valid_out;

    // SE_out_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13(STALLENABLE,1005)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_V0 = SE_out_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_backStall = redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_stall_out | ~ (SE_out_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_wireValid = i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_valid_out;

    // redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo(STALLFIFO,593)
    assign redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_valid_in = SE_out_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_V0;
    assign redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_stall_in = SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_backStall;
    assign redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_data_in = bubble_select_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_b;
    assign redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_valid_in_bitsignaltemp = redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_valid_in[0];
    assign redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_stall_in_bitsignaltemp = redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_stall_in[0];
    assign redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_valid_out[0] = redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_valid_out_bitsignaltemp;
    assign redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_stall_out[0] = redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(62),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo (
        .valid_in(redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_valid_in_bitsignaltemp),
        .stall_in(redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_b),
        .valid_out(redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_valid_out_bitsignaltemp),
        .stall_out(redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_stall_out_bitsignaltemp),
        .data_out(redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo(BITJOIN,840)
    assign bubble_join_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_q = redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_data_out;

    // bubble_select_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo(BITSELECT,841)
    assign bubble_select_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_b = $unsigned(bubble_join_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_q[31:0]);

    // i_cmp76_zlaswp15(COMPARE,21)@63
    assign i_cmp76_zlaswp15_a = $unsigned({{2{bubble_select_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_b[31]}}, bubble_select_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_b});
    assign i_cmp76_zlaswp15_b = $unsigned({{2{redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_q[31]}}, redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_q});
    assign i_cmp76_zlaswp15_o = $unsigned($signed(i_cmp76_zlaswp15_a) - $signed(i_cmp76_zlaswp15_b));
    assign i_cmp76_zlaswp15_n[0] = ~ (i_cmp76_zlaswp15_o[33]);

    // bubble_join_i_llvm_fpga_pop_i1_pop40_zlaswp26(BITJOIN,727)
    assign bubble_join_i_llvm_fpga_pop_i1_pop40_zlaswp26_q = i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_pop40_zlaswp26(BITSELECT,728)
    assign bubble_select_i_llvm_fpga_pop_i1_pop40_zlaswp26_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_pop40_zlaswp26_q[0:0]);

    // i_phi_decision192_xor_and_i0_zlaswp28(LOGICAL,113)@63
    assign i_phi_decision192_xor_and_i0_zlaswp28_q = bubble_select_i_llvm_fpga_pop_i1_pop40_zlaswp26_b & i_cmp76_zlaswp15_n;

    // SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_4(STALLENABLE,1512)
    // Valid signal propagation
    assign SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_V0 = SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_backStall = i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29_out_stall_out | ~ (SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_wireValid = bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29(BLACKBOX,29)@63
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    zlaswp_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_0 thei_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29 (
        .in_intel_reserved_ffwd_27_0(in_intel_reserved_ffwd_27_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29_backStall),
        .in_valid_in(SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_V0),
        .out_dest_data_out_27_0(i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29_out_dest_data_out_27_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29(BITJOIN,623)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29_q = i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29_out_dest_data_out_27_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29(BITSELECT,624)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29_q[0:0]);

    // i_phi_decision211_xor_and_i0_zlaswp30(LOGICAL,114)@63 + 1
    assign i_phi_decision211_xor_and_i0_zlaswp30_qi = bubble_select_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29_b & i_phi_decision192_xor_and_i0_zlaswp28_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_phi_decision211_xor_and_i0_zlaswp30_delay ( .xin(i_phi_decision211_xor_and_i0_zlaswp30_qi), .xout(i_phi_decision211_xor_and_i0_zlaswp30_q), .ena(SE_i_phi_decision211_xor_and_i0_zlaswp30_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo(STALLFIFO,586)
    assign redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_valid_in = SE_i_phi_decision211_xor_and_i0_zlaswp30_V1;
    assign redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_stall_in = SE_out_redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_backStall;
    assign redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_data_in = i_phi_decision211_xor_and_i0_zlaswp30_q;
    assign redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_valid_in_bitsignaltemp = redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_valid_in[0];
    assign redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_stall_in_bitsignaltemp = redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_stall_in[0];
    assign redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_valid_out[0] = redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_valid_out_bitsignaltemp;
    assign redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_stall_out[0] = redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo (
        .valid_in(redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_phi_decision211_xor_and_i0_zlaswp30_q),
        .valid_out(redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29(STALLENABLE,933)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29_backStall = SE_i_phi_decision211_xor_and_i0_zlaswp30_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29_wireValid = i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29_out_valid_out;

    // SE_i_cmp76_zlaswp15(STALLENABLE,930)
    // Valid signal propagation
    assign SE_i_cmp76_zlaswp15_V0 = SE_i_cmp76_zlaswp15_wireValid;
    // Backward Stall generation
    assign SE_i_cmp76_zlaswp15_backStall = SE_i_phi_decision211_xor_and_i0_zlaswp30_backStall | ~ (SE_i_cmp76_zlaswp15_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_cmp76_zlaswp15_and0 = SE_redist25_i_storemerge68_replace_phi_zlaswp12_q_4_3_V0;
    assign SE_i_cmp76_zlaswp15_and1 = SE_out_redist38_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_61_fifo_V0 & SE_i_cmp76_zlaswp15_and0;
    assign SE_i_cmp76_zlaswp15_wireValid = SE_out_i_llvm_fpga_pop_i1_pop40_zlaswp26_V0 & SE_i_cmp76_zlaswp15_and1;

    // SE_i_phi_decision211_xor_and_i0_zlaswp30(STALLENABLE,1083)
    // Valid signal propagation
    assign SE_i_phi_decision211_xor_and_i0_zlaswp30_V0 = SE_i_phi_decision211_xor_and_i0_zlaswp30_R_v_0;
    assign SE_i_phi_decision211_xor_and_i0_zlaswp30_V1 = SE_i_phi_decision211_xor_and_i0_zlaswp30_R_v_1;
    assign SE_i_phi_decision211_xor_and_i0_zlaswp30_V2 = SE_i_phi_decision211_xor_and_i0_zlaswp30_R_v_2;
    // Stall signal propagation
    assign SE_i_phi_decision211_xor_and_i0_zlaswp30_s_tv_0 = SE_i_or_zlaswp33_backStall & SE_i_phi_decision211_xor_and_i0_zlaswp30_R_v_0;
    assign SE_i_phi_decision211_xor_and_i0_zlaswp30_s_tv_1 = redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_stall_out & SE_i_phi_decision211_xor_and_i0_zlaswp30_R_v_1;
    assign SE_i_phi_decision211_xor_and_i0_zlaswp30_s_tv_2 = redist34_i_notcmp_zlaswp31_q_31_fifo_stall_out & SE_i_phi_decision211_xor_and_i0_zlaswp30_R_v_2;
    // Backward Enable generation
    assign SE_i_phi_decision211_xor_and_i0_zlaswp30_or0 = SE_i_phi_decision211_xor_and_i0_zlaswp30_s_tv_0;
    assign SE_i_phi_decision211_xor_and_i0_zlaswp30_or1 = SE_i_phi_decision211_xor_and_i0_zlaswp30_s_tv_1 | SE_i_phi_decision211_xor_and_i0_zlaswp30_or0;
    assign SE_i_phi_decision211_xor_and_i0_zlaswp30_backEN = ~ (SE_i_phi_decision211_xor_and_i0_zlaswp30_s_tv_2 | SE_i_phi_decision211_xor_and_i0_zlaswp30_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_phi_decision211_xor_and_i0_zlaswp30_and0 = SE_i_cmp76_zlaswp15_V0 & SE_i_phi_decision211_xor_and_i0_zlaswp30_backEN;
    assign SE_i_phi_decision211_xor_and_i0_zlaswp30_v_s_0 = SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_zlaswp29_V0 & SE_i_phi_decision211_xor_and_i0_zlaswp30_and0;
    // Backward Stall generation
    assign SE_i_phi_decision211_xor_and_i0_zlaswp30_backStall = ~ (SE_i_phi_decision211_xor_and_i0_zlaswp30_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_phi_decision211_xor_and_i0_zlaswp30_R_v_0 <= 1'b0;
            SE_i_phi_decision211_xor_and_i0_zlaswp30_R_v_1 <= 1'b0;
            SE_i_phi_decision211_xor_and_i0_zlaswp30_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_phi_decision211_xor_and_i0_zlaswp30_backEN == 1'b0)
            begin
                SE_i_phi_decision211_xor_and_i0_zlaswp30_R_v_0 <= SE_i_phi_decision211_xor_and_i0_zlaswp30_R_v_0 & SE_i_phi_decision211_xor_and_i0_zlaswp30_s_tv_0;
            end
            else
            begin
                SE_i_phi_decision211_xor_and_i0_zlaswp30_R_v_0 <= SE_i_phi_decision211_xor_and_i0_zlaswp30_v_s_0;
            end

            if (SE_i_phi_decision211_xor_and_i0_zlaswp30_backEN == 1'b0)
            begin
                SE_i_phi_decision211_xor_and_i0_zlaswp30_R_v_1 <= SE_i_phi_decision211_xor_and_i0_zlaswp30_R_v_1 & SE_i_phi_decision211_xor_and_i0_zlaswp30_s_tv_1;
            end
            else
            begin
                SE_i_phi_decision211_xor_and_i0_zlaswp30_R_v_1 <= SE_i_phi_decision211_xor_and_i0_zlaswp30_v_s_0;
            end

            if (SE_i_phi_decision211_xor_and_i0_zlaswp30_backEN == 1'b0)
            begin
                SE_i_phi_decision211_xor_and_i0_zlaswp30_R_v_2 <= SE_i_phi_decision211_xor_and_i0_zlaswp30_R_v_2 & SE_i_phi_decision211_xor_and_i0_zlaswp30_s_tv_2;
            end
            else
            begin
                SE_i_phi_decision211_xor_and_i0_zlaswp30_R_v_2 <= SE_i_phi_decision211_xor_and_i0_zlaswp30_v_s_0;
            end

        end
    end

    // redist34_i_notcmp_zlaswp31_q_31_fifo(STALLFIFO,589)
    assign redist34_i_notcmp_zlaswp31_q_31_fifo_valid_in = SE_i_phi_decision211_xor_and_i0_zlaswp30_V2;
    assign redist34_i_notcmp_zlaswp31_q_31_fifo_stall_in = SE_out_redist34_i_notcmp_zlaswp31_q_31_fifo_backStall;
    assign redist34_i_notcmp_zlaswp31_q_31_fifo_data_in = i_notcmp_zlaswp31_q;
    assign redist34_i_notcmp_zlaswp31_q_31_fifo_valid_in_bitsignaltemp = redist34_i_notcmp_zlaswp31_q_31_fifo_valid_in[0];
    assign redist34_i_notcmp_zlaswp31_q_31_fifo_stall_in_bitsignaltemp = redist34_i_notcmp_zlaswp31_q_31_fifo_stall_in[0];
    assign redist34_i_notcmp_zlaswp31_q_31_fifo_valid_out[0] = redist34_i_notcmp_zlaswp31_q_31_fifo_valid_out_bitsignaltemp;
    assign redist34_i_notcmp_zlaswp31_q_31_fifo_stall_out[0] = redist34_i_notcmp_zlaswp31_q_31_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist34_i_notcmp_zlaswp31_q_31_fifo (
        .valid_in(redist34_i_notcmp_zlaswp31_q_31_fifo_valid_in_bitsignaltemp),
        .stall_in(redist34_i_notcmp_zlaswp31_q_31_fifo_stall_in_bitsignaltemp),
        .data_in(i_notcmp_zlaswp31_q),
        .valid_out(redist34_i_notcmp_zlaswp31_q_31_fifo_valid_out_bitsignaltemp),
        .stall_out(redist34_i_notcmp_zlaswp31_q_31_fifo_stall_out_bitsignaltemp),
        .data_out(redist34_i_notcmp_zlaswp31_q_31_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist34_i_notcmp_zlaswp31_q_31_fifo(BITJOIN,828)
    assign bubble_join_redist34_i_notcmp_zlaswp31_q_31_fifo_q = redist34_i_notcmp_zlaswp31_q_31_fifo_data_out;

    // bubble_select_redist34_i_notcmp_zlaswp31_q_31_fifo(BITSELECT,829)
    assign bubble_select_redist34_i_notcmp_zlaswp31_q_31_fifo_b = $unsigned(bubble_join_redist34_i_notcmp_zlaswp31_q_31_fifo_q[0:0]);

    // i_masked_zlaswp139(LOGICAL,105)@95 + 1
    assign i_masked_zlaswp139_qi = bubble_select_redist34_i_notcmp_zlaswp31_q_31_fifo_b & bubble_select_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_masked_zlaswp139_delay ( .xin(i_masked_zlaswp139_qi), .xout(i_masked_zlaswp139_q), .ena(SE_i_masked_zlaswp139_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist36_i_masked_zlaswp139_q_63_fifo(STALLFIFO,591)
    assign redist36_i_masked_zlaswp139_q_63_fifo_valid_in = SE_i_masked_zlaswp139_V0;
    assign redist36_i_masked_zlaswp139_q_63_fifo_stall_in = SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_backStall;
    assign redist36_i_masked_zlaswp139_q_63_fifo_data_in = i_masked_zlaswp139_q;
    assign redist36_i_masked_zlaswp139_q_63_fifo_valid_in_bitsignaltemp = redist36_i_masked_zlaswp139_q_63_fifo_valid_in[0];
    assign redist36_i_masked_zlaswp139_q_63_fifo_stall_in_bitsignaltemp = redist36_i_masked_zlaswp139_q_63_fifo_stall_in[0];
    assign redist36_i_masked_zlaswp139_q_63_fifo_valid_out[0] = redist36_i_masked_zlaswp139_q_63_fifo_valid_out_bitsignaltemp;
    assign redist36_i_masked_zlaswp139_q_63_fifo_stall_out[0] = redist36_i_masked_zlaswp139_q_63_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(63),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist36_i_masked_zlaswp139_q_63_fifo (
        .valid_in(redist36_i_masked_zlaswp139_q_63_fifo_valid_in_bitsignaltemp),
        .stall_in(redist36_i_masked_zlaswp139_q_63_fifo_stall_in_bitsignaltemp),
        .data_in(i_masked_zlaswp139_q),
        .valid_out(redist36_i_masked_zlaswp139_q_63_fifo_valid_out_bitsignaltemp),
        .stall_out(redist36_i_masked_zlaswp139_q_63_fifo_stall_out_bitsignaltemp),
        .data_out(redist36_i_masked_zlaswp139_q_63_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist34_i_notcmp_zlaswp31_q_31_fifo(STALLENABLE,1248)
    // Valid signal propagation
    assign SE_out_redist34_i_notcmp_zlaswp31_q_31_fifo_V0 = SE_out_redist34_i_notcmp_zlaswp31_q_31_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist34_i_notcmp_zlaswp31_q_31_fifo_backStall = SE_i_masked_zlaswp139_backStall | ~ (SE_out_redist34_i_notcmp_zlaswp31_q_31_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist34_i_notcmp_zlaswp31_q_31_fifo_wireValid = redist34_i_notcmp_zlaswp31_q_31_fifo_valid_out;

    // SE_i_masked_zlaswp139(STALLENABLE,1076)
    // Valid signal propagation
    assign SE_i_masked_zlaswp139_V0 = SE_i_masked_zlaswp139_R_v_0;
    // Stall signal propagation
    assign SE_i_masked_zlaswp139_s_tv_0 = redist36_i_masked_zlaswp139_q_63_fifo_stall_out & SE_i_masked_zlaswp139_R_v_0;
    // Backward Enable generation
    assign SE_i_masked_zlaswp139_backEN = ~ (SE_i_masked_zlaswp139_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_masked_zlaswp139_and0 = SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_V1 & SE_i_masked_zlaswp139_backEN;
    assign SE_i_masked_zlaswp139_v_s_0 = SE_out_redist34_i_notcmp_zlaswp31_q_31_fifo_V0 & SE_i_masked_zlaswp139_and0;
    // Backward Stall generation
    assign SE_i_masked_zlaswp139_backStall = ~ (SE_i_masked_zlaswp139_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_masked_zlaswp139_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_masked_zlaswp139_backEN == 1'b0)
            begin
                SE_i_masked_zlaswp139_R_v_0 <= SE_i_masked_zlaswp139_R_v_0 & SE_i_masked_zlaswp139_s_tv_0;
            end
            else
            begin
                SE_i_masked_zlaswp139_R_v_0 <= SE_i_masked_zlaswp139_v_s_0;
            end

        end
    end

    // SE_out_redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo(STALLENABLE,1242)
    // Valid signal propagation
    assign SE_out_redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_V0 = SE_out_redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_backStall = i_llvm_fpga_push_i1_notexitcond_zlaswp32_out_stall_out | ~ (SE_out_redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_and0 = redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_valid_out;
    assign SE_out_redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_wireValid = SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_V0 & SE_out_redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_and0;

    // SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo(STALLENABLE,1219)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_fromReg0 <= '0;
            SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_fromReg0 <= SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_toReg0;
            // Successor 1
            SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_fromReg1 <= SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_consumed0 = (~ (SE_out_redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_backStall) & SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_wireValid) | SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_fromReg0;
    assign SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_consumed1 = (~ (SE_i_masked_zlaswp139_backStall) & SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_wireValid) | SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_fromReg1;
    // Consuming
    assign SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_StallValid = SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_backStall & SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_wireValid;
    assign SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_toReg0 = SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_StallValid & SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_consumed0;
    assign SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_toReg1 = SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_StallValid & SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_or0 = SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_consumed0;
    assign SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_wireStall = ~ (SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_consumed1 & SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_or0);
    assign SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_backStall = SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_V0 = SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_wireValid & ~ (SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_fromReg0);
    assign SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_V1 = SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_wireValid & ~ (SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_wireValid = redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_valid_out;

    // redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo(STALLFIFO,571)
    assign redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_valid_in = SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_V2;
    assign redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_stall_in = SE_out_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_backStall;
    assign redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_data_in = i_first_cleanup_zlaswp1_sel_x_b;
    assign redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_valid_in_bitsignaltemp = redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_valid_in[0];
    assign redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_stall_in_bitsignaltemp = redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_stall_in[0];
    assign redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_valid_out[0] = redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_valid_out_bitsignaltemp;
    assign redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_stall_out[0] = redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo (
        .valid_in(redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_valid_in_bitsignaltemp),
        .stall_in(redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_stall_in_bitsignaltemp),
        .data_in(i_first_cleanup_zlaswp1_sel_x_b),
        .valid_out(redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_valid_out_bitsignaltemp),
        .stall_out(redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_stall_out_bitsignaltemp),
        .data_out(redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // leftShiftStage0Idx1Rng1_uid461_i_cleanups_shl_zlaswp0_shift_x(BITSELECT,460)@64
    assign leftShiftStage0Idx1Rng1_uid461_i_cleanups_shl_zlaswp0_shift_x_in = bubble_select_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_b[1:0];
    assign leftShiftStage0Idx1Rng1_uid461_i_cleanups_shl_zlaswp0_shift_x_b = leftShiftStage0Idx1Rng1_uid461_i_cleanups_shl_zlaswp0_shift_x_in[1:0];

    // leftShiftStage0Idx1_uid462_i_cleanups_shl_zlaswp0_shift_x(BITJOIN,461)@64
    assign leftShiftStage0Idx1_uid462_i_cleanups_shl_zlaswp0_shift_x_q = {leftShiftStage0Idx1Rng1_uid461_i_cleanups_shl_zlaswp0_shift_x_b, GND_q};

    // leftShiftStage0_uid464_i_cleanups_shl_zlaswp0_shift_x(MUX,463)@64
    assign leftShiftStage0_uid464_i_cleanups_shl_zlaswp0_shift_x_s = VCC_q;
    always @(leftShiftStage0_uid464_i_cleanups_shl_zlaswp0_shift_x_s or bubble_select_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_b or leftShiftStage0Idx1_uid462_i_cleanups_shl_zlaswp0_shift_x_q)
    begin
        unique case (leftShiftStage0_uid464_i_cleanups_shl_zlaswp0_shift_x_s)
            1'b0 : leftShiftStage0_uid464_i_cleanups_shl_zlaswp0_shift_x_q = bubble_select_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_b;
            1'b1 : leftShiftStage0_uid464_i_cleanups_shl_zlaswp0_shift_x_q = leftShiftStage0Idx1_uid462_i_cleanups_shl_zlaswp0_shift_x_q;
            default : leftShiftStage0_uid464_i_cleanups_shl_zlaswp0_shift_x_q = 3'b0;
        endcase
    end

    // i_cleanups_shl_zlaswp3_vt_select_2(BITSELECT,20)@64
    assign i_cleanups_shl_zlaswp3_vt_select_2_b = leftShiftStage0_uid464_i_cleanups_shl_zlaswp0_shift_x_q[2:1];

    // i_cleanups_shl_zlaswp3_vt_join(BITJOIN,19)@64
    assign i_cleanups_shl_zlaswp3_vt_join_q = {i_cleanups_shl_zlaswp3_vt_select_2_b, GND_q};

    // i_next_cleanups_zlaswp34(MUX,107)@64 + 1
    assign i_next_cleanups_zlaswp34_s = SR_SE_i_next_cleanups_zlaswp34_D0;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_next_cleanups_zlaswp34_q <= 3'b0;
        end
        else if (SE_i_next_cleanups_zlaswp34_backEN == 1'b1)
        begin
            unique case (i_next_cleanups_zlaswp34_s)
                1'b0 : i_next_cleanups_zlaswp34_q <= SR_SE_i_next_cleanups_zlaswp34_D1;
                1'b1 : i_next_cleanups_zlaswp34_q <= SR_SE_i_next_cleanups_zlaswp34_D2;
                default : i_next_cleanups_zlaswp34_q <= 3'b0;
            endcase
        end
    end

    // SE_out_redist35_i_next_cleanups_zlaswp34_q_32_fifo(STALLENABLE,1250)
    // Valid signal propagation
    assign SE_out_redist35_i_next_cleanups_zlaswp34_q_32_fifo_V0 = SE_out_redist35_i_next_cleanups_zlaswp34_q_32_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist35_i_next_cleanups_zlaswp34_q_32_fifo_backStall = i_llvm_fpga_push_i3_cleanups_push29_zlaswp35_out_stall_out | ~ (SE_out_redist35_i_next_cleanups_zlaswp34_q_32_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist35_i_next_cleanups_zlaswp34_q_32_fifo_and0 = redist35_i_next_cleanups_zlaswp34_q_32_fifo_valid_out;
    assign SE_out_redist35_i_next_cleanups_zlaswp34_q_32_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V19 & SE_out_redist35_i_next_cleanups_zlaswp34_q_32_fifo_and0;

    // redist35_i_next_cleanups_zlaswp34_q_32_fifo(STALLFIFO,590)
    assign redist35_i_next_cleanups_zlaswp34_q_32_fifo_valid_in = SE_i_next_cleanups_zlaswp34_V0;
    assign redist35_i_next_cleanups_zlaswp34_q_32_fifo_stall_in = SE_out_redist35_i_next_cleanups_zlaswp34_q_32_fifo_backStall;
    assign redist35_i_next_cleanups_zlaswp34_q_32_fifo_data_in = i_next_cleanups_zlaswp34_q;
    assign redist35_i_next_cleanups_zlaswp34_q_32_fifo_valid_in_bitsignaltemp = redist35_i_next_cleanups_zlaswp34_q_32_fifo_valid_in[0];
    assign redist35_i_next_cleanups_zlaswp34_q_32_fifo_stall_in_bitsignaltemp = redist35_i_next_cleanups_zlaswp34_q_32_fifo_stall_in[0];
    assign redist35_i_next_cleanups_zlaswp34_q_32_fifo_valid_out[0] = redist35_i_next_cleanups_zlaswp34_q_32_fifo_valid_out_bitsignaltemp;
    assign redist35_i_next_cleanups_zlaswp34_q_32_fifo_stall_out[0] = redist35_i_next_cleanups_zlaswp34_q_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(3),
        .IMPL("ram")
    ) theredist35_i_next_cleanups_zlaswp34_q_32_fifo (
        .valid_in(redist35_i_next_cleanups_zlaswp34_q_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist35_i_next_cleanups_zlaswp34_q_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_next_cleanups_zlaswp34_q),
        .valid_out(redist35_i_next_cleanups_zlaswp34_q_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist35_i_next_cleanups_zlaswp34_q_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist35_i_next_cleanups_zlaswp34_q_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_next_cleanups_zlaswp34(STALLENABLE,1077)
    // Valid signal propagation
    assign SE_i_next_cleanups_zlaswp34_V0 = SE_i_next_cleanups_zlaswp34_R_v_0;
    // Stall signal propagation
    assign SE_i_next_cleanups_zlaswp34_s_tv_0 = redist35_i_next_cleanups_zlaswp34_q_32_fifo_stall_out & SE_i_next_cleanups_zlaswp34_R_v_0;
    // Backward Enable generation
    assign SE_i_next_cleanups_zlaswp34_backEN = ~ (SE_i_next_cleanups_zlaswp34_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_next_cleanups_zlaswp34_v_s_0 = SE_i_next_cleanups_zlaswp34_backEN & SR_SE_i_next_cleanups_zlaswp34_V;
    // Backward Stall generation
    assign SE_i_next_cleanups_zlaswp34_backStall = ~ (SE_i_next_cleanups_zlaswp34_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_next_cleanups_zlaswp34_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_next_cleanups_zlaswp34_backEN == 1'b0)
            begin
                SE_i_next_cleanups_zlaswp34_R_v_0 <= SE_i_next_cleanups_zlaswp34_R_v_0 & SE_i_next_cleanups_zlaswp34_s_tv_0;
            end
            else
            begin
                SE_i_next_cleanups_zlaswp34_R_v_0 <= SE_i_next_cleanups_zlaswp34_v_s_0;
            end

        end
    end

    // SR_SE_i_next_cleanups_zlaswp34(STALLREG,1744)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_next_cleanups_zlaswp34_r_valid <= 1'b0;
            SR_SE_i_next_cleanups_zlaswp34_r_data0 <= 1'bx;
            SR_SE_i_next_cleanups_zlaswp34_r_data1 <= 3'bxxx;
            SR_SE_i_next_cleanups_zlaswp34_r_data2 <= 3'bxxx;
        end
        else
        begin
            // Valid
            SR_SE_i_next_cleanups_zlaswp34_r_valid <= SE_i_next_cleanups_zlaswp34_backStall & (SR_SE_i_next_cleanups_zlaswp34_r_valid | SR_SE_i_next_cleanups_zlaswp34_i_valid);

            if (SR_SE_i_next_cleanups_zlaswp34_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_next_cleanups_zlaswp34_r_data0 <= i_or_zlaswp33_q;
                SR_SE_i_next_cleanups_zlaswp34_r_data1 <= $unsigned(bubble_select_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_b);
                SR_SE_i_next_cleanups_zlaswp34_r_data2 <= i_cleanups_shl_zlaswp3_vt_join_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_next_cleanups_zlaswp34_and0 = SE_i_or_zlaswp33_V4;
    assign SR_SE_i_next_cleanups_zlaswp34_i_valid = SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_V0 & SR_SE_i_next_cleanups_zlaswp34_and0;
    // Stall signal propagation
    assign SR_SE_i_next_cleanups_zlaswp34_backStall = SR_SE_i_next_cleanups_zlaswp34_r_valid | ~ (SR_SE_i_next_cleanups_zlaswp34_i_valid);

    // Valid
    assign SR_SE_i_next_cleanups_zlaswp34_V = SR_SE_i_next_cleanups_zlaswp34_r_valid == 1'b1 ? SR_SE_i_next_cleanups_zlaswp34_r_valid : SR_SE_i_next_cleanups_zlaswp34_i_valid;

    // Data0
    assign SR_SE_i_next_cleanups_zlaswp34_D0 = SR_SE_i_next_cleanups_zlaswp34_r_valid == 1'b1 ? SR_SE_i_next_cleanups_zlaswp34_r_data0 : i_or_zlaswp33_q;
    // Data1
    assign SR_SE_i_next_cleanups_zlaswp34_D1 = SR_SE_i_next_cleanups_zlaswp34_r_valid == 1'b1 ? SR_SE_i_next_cleanups_zlaswp34_r_data1 : bubble_select_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_b;
    // Data2
    assign SR_SE_i_next_cleanups_zlaswp34_D2 = SR_SE_i_next_cleanups_zlaswp34_r_valid == 1'b1 ? SR_SE_i_next_cleanups_zlaswp34_r_data2 : i_cleanups_shl_zlaswp3_vt_join_q;

    // SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0(STALLENABLE,1013)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_fromReg0 <= SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_fromReg1 <= SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_fromReg2 <= SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_consumed0 = (~ (SR_SE_i_next_cleanups_zlaswp34_backStall) & SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_wireValid) | SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_consumed1 = (~ (SE_i_or_zlaswp33_backStall) & SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_wireValid) | SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_consumed2 = (~ (redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_wireValid) | SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_StallValid = SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_backStall & SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_wireValid;
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_toReg0 = SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_StallValid & SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_consumed0;
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_toReg1 = SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_StallValid & SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_consumed1;
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_toReg2 = SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_StallValid & SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_or0 = SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_consumed0;
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_or1 = SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_consumed1 & SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_or0;
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_wireStall = ~ (SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_consumed2 & SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_or1);
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_backStall = SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_V0 = SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_wireValid & ~ (SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_V1 = SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_wireValid & ~ (SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_V2 = SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_wireValid & ~ (SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_wireValid = i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_out_valid_out;

    // SE_out_i_llvm_fpga_push_i3_cleanups_push29_zlaswp35(STALLENABLE,1073)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i3_cleanups_push29_zlaswp35_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i3_cleanups_push29_zlaswp35_wireValid = i_llvm_fpga_push_i3_cleanups_push29_zlaswp35_out_valid_out;

    // bubble_join_redist35_i_next_cleanups_zlaswp34_q_32_fifo(BITJOIN,831)
    assign bubble_join_redist35_i_next_cleanups_zlaswp34_q_32_fifo_q = redist35_i_next_cleanups_zlaswp34_q_32_fifo_data_out;

    // bubble_select_redist35_i_next_cleanups_zlaswp34_q_32_fifo(BITSELECT,832)
    assign bubble_select_redist35_i_next_cleanups_zlaswp34_q_32_fifo_b = $unsigned(bubble_join_redist35_i_next_cleanups_zlaswp34_q_32_fifo_q[2:0]);

    // i_llvm_fpga_push_i3_cleanups_push29_zlaswp35(BLACKBOX,99)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_29@20000000
    // out out_feedback_valid_out_29@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    zlaswp_i_llvm_fpga_push_i3_cleanups_push29_0 thei_llvm_fpga_push_i3_cleanups_push29_zlaswp35 (
        .in_data_in(bubble_select_redist35_i_next_cleanups_zlaswp34_q_32_fifo_b),
        .in_feedback_stall_in_29(i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_out_feedback_stall_out_29),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_zlaswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i3_cleanups_push29_zlaswp35_backStall),
        .in_valid_in(SE_out_redist35_i_next_cleanups_zlaswp34_q_32_fifo_V0),
        .out_data_out(),
        .out_feedback_out_29(i_llvm_fpga_push_i3_cleanups_push29_zlaswp35_out_feedback_out_29),
        .out_feedback_valid_out_29(i_llvm_fpga_push_i3_cleanups_push29_zlaswp35_out_feedback_valid_out_29),
        .out_stall_out(i_llvm_fpga_push_i3_cleanups_push29_zlaswp35_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i3_cleanups_push29_zlaswp35_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0(BLACKBOX,69)@63
    // in in_stall_in@20000000
    // out out_data_out@64
    // out out_feedback_stall_out_29@20000000
    // out out_stall_out@20000000
    // out out_valid_out@64
    zlaswp_i_llvm_fpga_pop_i3_cleanups_pop29_0 thei_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0 (
        .in_data_in(c_i3_3146_q),
        .in_dir(redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_q),
        .in_feedback_in_29(i_llvm_fpga_push_i3_cleanups_push29_zlaswp35_out_feedback_out_29),
        .in_feedback_valid_in_29(i_llvm_fpga_push_i3_cleanups_push29_zlaswp35_out_feedback_valid_out_29),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_backStall),
        .in_valid_in(SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V9),
        .out_data_out(i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_out_data_out),
        .out_feedback_stall_out_29(i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_out_feedback_stall_out_29),
        .out_stall_out(i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0(BITJOIN,749)
    assign bubble_join_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_q = i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0(BITSELECT,750)
    assign bubble_select_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_b = $unsigned(bubble_join_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_q[2:0]);

    // i_first_cleanup_zlaswp1_sel_x(BITSELECT,371)@64
    assign i_first_cleanup_zlaswp1_sel_x_b = bubble_select_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_b[0:0];

    // i_xor_zlaswp2(LOGICAL,160)@64
    assign i_xor_zlaswp2_q = i_first_cleanup_zlaswp1_sel_x_b ^ VCC_q;

    // i_notcmp_zlaswp31(LOGICAL,111)@64
    assign i_notcmp_zlaswp31_q = i_phi_decision211_xor_and_i0_zlaswp30_q ^ VCC_q;

    // i_or_zlaswp33(LOGICAL,112)@64
    assign i_or_zlaswp33_q = i_notcmp_zlaswp31_q | i_xor_zlaswp2_q;

    // i_reduction_zlaswp_46_zlaswp59(LOGICAL,128)@64
    assign i_reduction_zlaswp_46_zlaswp59_q = bubble_select_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_b;

    // i_reduction_zlaswp_48_zlaswp60(LOGICAL,129)@64
    assign i_reduction_zlaswp_48_zlaswp60_q = i_reduction_zlaswp_45_zlaswp58_q | i_reduction_zlaswp_46_zlaswp59_q;

    // i_reduction_zlaswp_49_zlaswp63(LOGICAL,130)@64
    assign i_reduction_zlaswp_49_zlaswp63_q = bubble_select_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_b | i_reduction_zlaswp_48_zlaswp60_q;

    // i_reduction_zlaswp_50_zlaswp64(LOGICAL,131)@64
    assign i_reduction_zlaswp_50_zlaswp64_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_b | i_reduction_zlaswp_49_zlaswp63_q;

    // i_reduction_zlaswp_51_zlaswp65(LOGICAL,132)@64
    assign i_reduction_zlaswp_51_zlaswp65_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_b | i_reduction_zlaswp_50_zlaswp64_q;

    // i_add89_zlaswp70(ADD,17)@63
    assign i_add89_zlaswp70_a = {1'b0, bubble_select_redist40_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_61_fifo_b};
    assign i_add89_zlaswp70_b = {1'b0, redist24_bgTrunc_i_mul78_zlaswp18_sel_x_b_1_0_q};
    assign i_add89_zlaswp70_o = $unsigned(i_add89_zlaswp70_a) + $unsigned(i_add89_zlaswp70_b);
    assign i_add89_zlaswp70_q = i_add89_zlaswp70_o[32:0];

    // bgTrunc_i_add89_zlaswp70_sel_x(BITSELECT,323)@63
    assign bgTrunc_i_add89_zlaswp70_sel_x_b = i_add89_zlaswp70_q[31:0];

    // i_idxprom90_zlaswp71_sel_x(BITSELECT,373)@63
    assign i_idxprom90_zlaswp71_sel_x_b = $unsigned({{32{bgTrunc_i_add89_zlaswp70_sel_x_b[31]}}, bgTrunc_i_add89_zlaswp70_sel_x_b[31:0]});

    // i_arrayidx91_zlaswp0_mult_x_bs1_merged_bit_select(BITSELECT,486)@63
    assign i_arrayidx91_zlaswp0_mult_x_bs1_merged_bit_select_b = i_idxprom90_zlaswp71_sel_x_b[63:54];
    assign i_arrayidx91_zlaswp0_mult_x_bs1_merged_bit_select_c = i_idxprom90_zlaswp71_sel_x_b[53:36];
    assign i_arrayidx91_zlaswp0_mult_x_bs1_merged_bit_select_d = i_idxprom90_zlaswp71_sel_x_b[35:18];
    assign i_arrayidx91_zlaswp0_mult_x_bs1_merged_bit_select_e = i_idxprom90_zlaswp71_sel_x_b[17:0];

    // i_arrayidx91_zlaswp0_mult_x_im0_shift0(BITSHIFT,477)@63
    assign i_arrayidx91_zlaswp0_mult_x_im0_shift0_qint = { i_arrayidx91_zlaswp0_mult_x_bs1_merged_bit_select_b, 3'b000 };
    assign i_arrayidx91_zlaswp0_mult_x_im0_shift0_q = i_arrayidx91_zlaswp0_mult_x_im0_shift0_qint[12:0];

    // i_arrayidx91_zlaswp0_mult_x_sums_align_3(BITSHIFT,454)@63
    assign i_arrayidx91_zlaswp0_mult_x_sums_align_3_qint = { {1'b0, i_arrayidx91_zlaswp0_mult_x_im0_shift0_q}, 14'b00000000000000 };
    assign i_arrayidx91_zlaswp0_mult_x_sums_align_3_q = i_arrayidx91_zlaswp0_mult_x_sums_align_3_qint[27:0];

    // i_arrayidx91_zlaswp0_mult_x_im6_shift0(BITSHIFT,479)@63
    assign i_arrayidx91_zlaswp0_mult_x_im6_shift0_qint = { i_arrayidx91_zlaswp0_mult_x_bs1_merged_bit_select_d, 3'b000 };
    assign i_arrayidx91_zlaswp0_mult_x_im6_shift0_q = i_arrayidx91_zlaswp0_mult_x_im6_shift0_qint[20:0];

    // i_arrayidx91_zlaswp0_mult_x_sums_align_2(BITSHIFT,453)@63
    assign i_arrayidx91_zlaswp0_mult_x_sums_align_2_qint = { {1'b0, i_arrayidx91_zlaswp0_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_arrayidx91_zlaswp0_mult_x_sums_align_2_q = i_arrayidx91_zlaswp0_mult_x_sums_align_2_qint[39:0];

    // i_arrayidx91_zlaswp0_mult_x_sums_join_4(BITJOIN,455)@63
    assign i_arrayidx91_zlaswp0_mult_x_sums_join_4_q = {i_arrayidx91_zlaswp0_mult_x_sums_align_3_q, i_arrayidx91_zlaswp0_mult_x_sums_align_2_q};

    // i_arrayidx91_zlaswp0_mult_x_im3_shift0(BITSHIFT,478)@63
    assign i_arrayidx91_zlaswp0_mult_x_im3_shift0_qint = { i_arrayidx91_zlaswp0_mult_x_bs1_merged_bit_select_c, 3'b000 };
    assign i_arrayidx91_zlaswp0_mult_x_im3_shift0_q = i_arrayidx91_zlaswp0_mult_x_im3_shift0_qint[20:0];

    // i_arrayidx91_zlaswp0_mult_x_sums_align_0(BITSHIFT,451)@63
    assign i_arrayidx91_zlaswp0_mult_x_sums_align_0_qint = { {1'b0, i_arrayidx91_zlaswp0_mult_x_im3_shift0_q}, 14'b00000000000000 };
    assign i_arrayidx91_zlaswp0_mult_x_sums_align_0_q = i_arrayidx91_zlaswp0_mult_x_sums_align_0_qint[35:0];

    // i_arrayidx91_zlaswp0_mult_x_im9_shift0(BITSHIFT,480)@63
    assign i_arrayidx91_zlaswp0_mult_x_im9_shift0_qint = { i_arrayidx91_zlaswp0_mult_x_bs1_merged_bit_select_e, 3'b000 };
    assign i_arrayidx91_zlaswp0_mult_x_im9_shift0_q = i_arrayidx91_zlaswp0_mult_x_im9_shift0_qint[20:0];

    // i_arrayidx91_zlaswp0_mult_x_sums_join_1(BITJOIN,452)@63
    assign i_arrayidx91_zlaswp0_mult_x_sums_join_1_q = {i_arrayidx91_zlaswp0_mult_x_sums_align_0_q, {1'b0, i_arrayidx91_zlaswp0_mult_x_im9_shift0_q}};

    // i_arrayidx91_zlaswp0_mult_x_sums_result_add_0_0(ADD,456)@63
    assign i_arrayidx91_zlaswp0_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_arrayidx91_zlaswp0_mult_x_sums_join_1_q};
    assign i_arrayidx91_zlaswp0_mult_x_sums_result_add_0_0_b = {1'b0, i_arrayidx91_zlaswp0_mult_x_sums_join_4_q};
    assign i_arrayidx91_zlaswp0_mult_x_sums_result_add_0_0_o = $unsigned(i_arrayidx91_zlaswp0_mult_x_sums_result_add_0_0_a) + $unsigned(i_arrayidx91_zlaswp0_mult_x_sums_result_add_0_0_b);
    assign i_arrayidx91_zlaswp0_mult_x_sums_result_add_0_0_q = i_arrayidx91_zlaswp0_mult_x_sums_result_add_0_0_o[68:0];

    // i_arrayidx91_zlaswp0_mult_extender_x(BITJOIN,363)@63
    assign i_arrayidx91_zlaswp0_mult_extender_x_q = {i_arrayidx81_zlaswp0_mult_multconst_x_q, i_arrayidx91_zlaswp0_mult_x_sums_result_add_0_0_q[67:0]};

    // i_arrayidx91_zlaswp0_trunc_sel_x(BITSELECT,365)@63
    assign i_arrayidx91_zlaswp0_trunc_sel_x_b = i_arrayidx91_zlaswp0_mult_extender_x_q[63:0];

    // redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0(REG,573)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_q <= $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);
        end
        else if (SE_redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_q <= $unsigned(i_arrayidx91_zlaswp0_trunc_sel_x_b);
        end
    end

    // SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_5(STALLENABLE,1514)
    // Valid signal propagation
    assign SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_V0 = SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_backStall = i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_out_stall_out | ~ (SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_wireValid = bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72(BLACKBOX,32)@64
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    zlaswp_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_0 thei_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72 (
        .in_intel_reserved_ffwd_21_0(in_intel_reserved_ffwd_21_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_backStall),
        .in_valid_in(SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_V0),
        .out_dest_data_out_21_0(i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_out_dest_data_out_21_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72(BITJOIN,632)
    assign bubble_join_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_q = i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_out_dest_data_out_21_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72(BITSELECT,633)
    assign bubble_select_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_q[63:0]);

    // i_arrayidx91_zlaswp0_add_x(ADD,357)@64
    assign i_arrayidx91_zlaswp0_add_x_a = {1'b0, bubble_select_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_b};
    assign i_arrayidx91_zlaswp0_add_x_b = {1'b0, redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_q};
    assign i_arrayidx91_zlaswp0_add_x_o = $unsigned(i_arrayidx91_zlaswp0_add_x_a) + $unsigned(i_arrayidx91_zlaswp0_add_x_b);
    assign i_arrayidx91_zlaswp0_add_x_q = i_arrayidx91_zlaswp0_add_x_o[64:0];

    // i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x(BITSELECT,366)@64
    assign i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b = i_arrayidx91_zlaswp0_add_x_q[63:0];

    // SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72(STALLENABLE,939)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_fromReg1 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_fromReg2 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_fromReg2 <= SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_fromReg3 <= SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_consumed0 = (~ (SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_backStall) & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_consumed1 = (~ (redist20_i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b_63_fifo_stall_out) & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_fromReg1;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_consumed2 = (~ (SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_backStall) & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_fromReg2;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_consumed3 = (~ (redist16_i_r92_zlaswp0_trunc_sel_x_b_63_fifo_stall_out) & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_StallValid = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_backStall & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_StallValid & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_StallValid & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_consumed1;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_toReg2 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_StallValid & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_consumed2;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_toReg3 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_StallValid & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_or0 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_or1 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_or0;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_or2 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_consumed2 & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_or1;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_consumed3 & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_or2);
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_backStall = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_V0 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_V1 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_fromReg1);
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_V2 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_fromReg2);
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_V3 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_and0 = i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_wireValid = SE_redist21_i_arrayidx91_zlaswp0_trunc_sel_x_b_1_0_V0 & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_and0;

    // SE_i_or_zlaswp33(STALLENABLE,1081)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_or_zlaswp33_fromReg0 <= '0;
            SE_i_or_zlaswp33_fromReg1 <= '0;
            SE_i_or_zlaswp33_fromReg2 <= '0;
            SE_i_or_zlaswp33_fromReg3 <= '0;
            SE_i_or_zlaswp33_fromReg4 <= '0;
            SE_i_or_zlaswp33_fromReg5 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_or_zlaswp33_fromReg0 <= SE_i_or_zlaswp33_toReg0;
            // Successor 1
            SE_i_or_zlaswp33_fromReg1 <= SE_i_or_zlaswp33_toReg1;
            // Successor 2
            SE_i_or_zlaswp33_fromReg2 <= SE_i_or_zlaswp33_toReg2;
            // Successor 3
            SE_i_or_zlaswp33_fromReg3 <= SE_i_or_zlaswp33_toReg3;
            // Successor 4
            SE_i_or_zlaswp33_fromReg4 <= SE_i_or_zlaswp33_toReg4;
            // Successor 5
            SE_i_or_zlaswp33_fromReg5 <= SE_i_or_zlaswp33_toReg5;
        end
    end
    // Input Stall processing
    assign SE_i_or_zlaswp33_consumed0 = (~ (SR_SE_in_i_llvm_fpga_mem_lm3213_zlaswp55_backStall) & SE_i_or_zlaswp33_wireValid) | SE_i_or_zlaswp33_fromReg0;
    assign SE_i_or_zlaswp33_consumed1 = (~ (SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_backStall) & SE_i_or_zlaswp33_wireValid) | SE_i_or_zlaswp33_fromReg1;
    assign SE_i_or_zlaswp33_consumed2 = (~ (SR_SE_in_i_llvm_fpga_mem_lm3615_zlaswp75_backStall) & SE_i_or_zlaswp33_wireValid) | SE_i_or_zlaswp33_fromReg2;
    assign SE_i_or_zlaswp33_consumed3 = (~ (SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_backStall) & SE_i_or_zlaswp33_wireValid) | SE_i_or_zlaswp33_fromReg3;
    assign SE_i_or_zlaswp33_consumed4 = (~ (SR_SE_i_next_cleanups_zlaswp34_backStall) & SE_i_or_zlaswp33_wireValid) | SE_i_or_zlaswp33_fromReg4;
    assign SE_i_or_zlaswp33_consumed5 = (~ (redist32_i_or_zlaswp33_q_32_fifo_stall_out) & SE_i_or_zlaswp33_wireValid) | SE_i_or_zlaswp33_fromReg5;
    // Consuming
    assign SE_i_or_zlaswp33_StallValid = SE_i_or_zlaswp33_backStall & SE_i_or_zlaswp33_wireValid;
    assign SE_i_or_zlaswp33_toReg0 = SE_i_or_zlaswp33_StallValid & SE_i_or_zlaswp33_consumed0;
    assign SE_i_or_zlaswp33_toReg1 = SE_i_or_zlaswp33_StallValid & SE_i_or_zlaswp33_consumed1;
    assign SE_i_or_zlaswp33_toReg2 = SE_i_or_zlaswp33_StallValid & SE_i_or_zlaswp33_consumed2;
    assign SE_i_or_zlaswp33_toReg3 = SE_i_or_zlaswp33_StallValid & SE_i_or_zlaswp33_consumed3;
    assign SE_i_or_zlaswp33_toReg4 = SE_i_or_zlaswp33_StallValid & SE_i_or_zlaswp33_consumed4;
    assign SE_i_or_zlaswp33_toReg5 = SE_i_or_zlaswp33_StallValid & SE_i_or_zlaswp33_consumed5;
    // Backward Stall generation
    assign SE_i_or_zlaswp33_or0 = SE_i_or_zlaswp33_consumed0;
    assign SE_i_or_zlaswp33_or1 = SE_i_or_zlaswp33_consumed1 & SE_i_or_zlaswp33_or0;
    assign SE_i_or_zlaswp33_or2 = SE_i_or_zlaswp33_consumed2 & SE_i_or_zlaswp33_or1;
    assign SE_i_or_zlaswp33_or3 = SE_i_or_zlaswp33_consumed3 & SE_i_or_zlaswp33_or2;
    assign SE_i_or_zlaswp33_or4 = SE_i_or_zlaswp33_consumed4 & SE_i_or_zlaswp33_or3;
    assign SE_i_or_zlaswp33_wireStall = ~ (SE_i_or_zlaswp33_consumed5 & SE_i_or_zlaswp33_or4);
    assign SE_i_or_zlaswp33_backStall = SE_i_or_zlaswp33_wireStall;
    // Valid signal propagation
    assign SE_i_or_zlaswp33_V0 = SE_i_or_zlaswp33_wireValid & ~ (SE_i_or_zlaswp33_fromReg0);
    assign SE_i_or_zlaswp33_V1 = SE_i_or_zlaswp33_wireValid & ~ (SE_i_or_zlaswp33_fromReg1);
    assign SE_i_or_zlaswp33_V2 = SE_i_or_zlaswp33_wireValid & ~ (SE_i_or_zlaswp33_fromReg2);
    assign SE_i_or_zlaswp33_V3 = SE_i_or_zlaswp33_wireValid & ~ (SE_i_or_zlaswp33_fromReg3);
    assign SE_i_or_zlaswp33_V4 = SE_i_or_zlaswp33_wireValid & ~ (SE_i_or_zlaswp33_fromReg4);
    assign SE_i_or_zlaswp33_V5 = SE_i_or_zlaswp33_wireValid & ~ (SE_i_or_zlaswp33_fromReg5);
    // Computing multiple Valid(s)
    assign SE_i_or_zlaswp33_and0 = SE_i_phi_decision211_xor_and_i0_zlaswp30_V0;
    assign SE_i_or_zlaswp33_wireValid = SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_V1 & SE_i_or_zlaswp33_and0;

    // SE_in_i_llvm_fpga_mem_lm3816_zlaswp100(STALLENABLE,948)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_V0 = SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_backStall = i_llvm_fpga_mem_lm3816_zlaswp100_out_o_stall | ~ (SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_wireValid = SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_V;

    // SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100(STALLREG,1743)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_r_valid <= 1'b0;
            SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_r_data1 <= 1'bx;
            SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_r_valid <= SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_backStall & (SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_r_valid | SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_i_valid);

            if (SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_r_data0 <= i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b;
                SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_r_data1 <= i_reduction_zlaswp_51_zlaswp65_q;
                SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_r_data2 <= i_or_zlaswp33_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_and0 = SE_i_or_zlaswp33_V3;
    assign SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_and1 = SE_i_reduction_zlaswp_46_zlaswp59_V1 & SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_and0;
    assign SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_i_valid = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_zlaswp72_V0 & SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_and1;
    // Stall signal propagation
    assign SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_backStall = SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_r_valid | ~ (SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_i_valid);

    // Valid
    assign SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_V = SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_r_valid : SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_i_valid;

    // Data0
    assign SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_D0 = SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_r_data0 : i_arrayidx91_zlaswp0_dupName_0_trunc_sel_x_b;
    // Data1
    assign SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_D1 = SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_r_data1 : i_reduction_zlaswp_51_zlaswp65_q;
    // Data2
    assign SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_D2 = SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_r_data2 : i_or_zlaswp33_q;

    // SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66(STALLREG,1742)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_r_valid <= 1'b0;
            SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_r_data1 <= 1'bx;
            SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_r_valid <= SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_backStall & (SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_r_valid | SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_i_valid);

            if (SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_r_data0 <= i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b;
                SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_r_data1 <= i_reduction_zlaswp_51_zlaswp65_q;
                SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_r_data2 <= i_or_zlaswp33_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_and0 = SE_i_or_zlaswp33_V1;
    assign SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_and1 = SE_i_reduction_zlaswp_46_zlaswp59_V0 & SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_and0;
    assign SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_i_valid = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_zlaswp23_V0 & SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_and1;
    // Stall signal propagation
    assign SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_backStall = SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_r_valid | ~ (SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_i_valid);

    // Valid
    assign SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_V = SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_r_valid : SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_i_valid;

    // Data0
    assign SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_D0 = SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_r_data0 : i_arrayidx81_zlaswp0_dupName_0_trunc_sel_x_b;
    // Data1
    assign SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_D1 = SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_r_data1 : i_reduction_zlaswp_51_zlaswp65_q;
    // Data2
    assign SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_D2 = SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_r_data2 : i_or_zlaswp33_q;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45(STALLENABLE,967)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_fromReg2 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_fromReg3 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_consumed0 = (~ (SE_i_reduction_zlaswp_40_zlaswp48_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_consumed1 = (~ (SE_i_reduction_zlaswp_46_zlaswp59_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_consumed2 = (~ (SE_i_reduction_zlaswp_62_zlaswp87_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_fromReg2;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_consumed3 = (~ (SE_i_reduction_zlaswp_86_zlaswp118_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_consumed2;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_toReg3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_or2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_or1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_consumed3 & SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_or2);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_fromReg2);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_V3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_wireValid = i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_out_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36(STALLENABLE,993)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_consumed0 = (~ (SE_i_reduction_zlaswp_39_zlaswp44_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_consumed1 = (~ (SE_i_reduction_zlaswp_46_zlaswp59_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_consumed2 = (~ (SE_i_reduction_zlaswp_61_zlaswp86_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_or1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_wireValid = i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_out_valid_out;

    // SE_i_reduction_zlaswp_45_zlaswp58(STALLENABLE,1096)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_zlaswp_45_zlaswp58_fromReg0 <= '0;
            SE_i_reduction_zlaswp_45_zlaswp58_fromReg1 <= '0;
            SE_i_reduction_zlaswp_45_zlaswp58_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_zlaswp_45_zlaswp58_fromReg0 <= SE_i_reduction_zlaswp_45_zlaswp58_toReg0;
            // Successor 1
            SE_i_reduction_zlaswp_45_zlaswp58_fromReg1 <= SE_i_reduction_zlaswp_45_zlaswp58_toReg1;
            // Successor 2
            SE_i_reduction_zlaswp_45_zlaswp58_fromReg2 <= SE_i_reduction_zlaswp_45_zlaswp58_toReg2;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_zlaswp_45_zlaswp58_consumed0 = (~ (SE_i_reduction_zlaswp_105_zlaswp130_backStall) & SE_i_reduction_zlaswp_45_zlaswp58_wireValid) | SE_i_reduction_zlaswp_45_zlaswp58_fromReg0;
    assign SE_i_reduction_zlaswp_45_zlaswp58_consumed1 = (~ (SE_i_reduction_zlaswp_46_zlaswp59_backStall) & SE_i_reduction_zlaswp_45_zlaswp58_wireValid) | SE_i_reduction_zlaswp_45_zlaswp58_fromReg1;
    assign SE_i_reduction_zlaswp_45_zlaswp58_consumed2 = (~ (SE_i_reduction_zlaswp_83_zlaswp115_backStall) & SE_i_reduction_zlaswp_45_zlaswp58_wireValid) | SE_i_reduction_zlaswp_45_zlaswp58_fromReg2;
    // Consuming
    assign SE_i_reduction_zlaswp_45_zlaswp58_StallValid = SE_i_reduction_zlaswp_45_zlaswp58_backStall & SE_i_reduction_zlaswp_45_zlaswp58_wireValid;
    assign SE_i_reduction_zlaswp_45_zlaswp58_toReg0 = SE_i_reduction_zlaswp_45_zlaswp58_StallValid & SE_i_reduction_zlaswp_45_zlaswp58_consumed0;
    assign SE_i_reduction_zlaswp_45_zlaswp58_toReg1 = SE_i_reduction_zlaswp_45_zlaswp58_StallValid & SE_i_reduction_zlaswp_45_zlaswp58_consumed1;
    assign SE_i_reduction_zlaswp_45_zlaswp58_toReg2 = SE_i_reduction_zlaswp_45_zlaswp58_StallValid & SE_i_reduction_zlaswp_45_zlaswp58_consumed2;
    // Backward Stall generation
    assign SE_i_reduction_zlaswp_45_zlaswp58_or0 = SE_i_reduction_zlaswp_45_zlaswp58_consumed0;
    assign SE_i_reduction_zlaswp_45_zlaswp58_or1 = SE_i_reduction_zlaswp_45_zlaswp58_consumed1 & SE_i_reduction_zlaswp_45_zlaswp58_or0;
    assign SE_i_reduction_zlaswp_45_zlaswp58_wireStall = ~ (SE_i_reduction_zlaswp_45_zlaswp58_consumed2 & SE_i_reduction_zlaswp_45_zlaswp58_or1);
    assign SE_i_reduction_zlaswp_45_zlaswp58_backStall = SE_i_reduction_zlaswp_45_zlaswp58_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_zlaswp_45_zlaswp58_V0 = SE_i_reduction_zlaswp_45_zlaswp58_wireValid & ~ (SE_i_reduction_zlaswp_45_zlaswp58_fromReg0);
    assign SE_i_reduction_zlaswp_45_zlaswp58_V1 = SE_i_reduction_zlaswp_45_zlaswp58_wireValid & ~ (SE_i_reduction_zlaswp_45_zlaswp58_fromReg1);
    assign SE_i_reduction_zlaswp_45_zlaswp58_V2 = SE_i_reduction_zlaswp_45_zlaswp58_wireValid & ~ (SE_i_reduction_zlaswp_45_zlaswp58_fromReg2);
    // Computing multiple Valid(s)
    assign SE_i_reduction_zlaswp_45_zlaswp58_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_V1;
    assign SE_i_reduction_zlaswp_45_zlaswp58_wireValid = SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_62_fifo_V1 & SE_i_reduction_zlaswp_45_zlaswp58_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_zlaswp41(STALLENABLE,1049)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_zlaswp41_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_zlaswp41_wireValid = i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_zlaswp41_out_valid_out;

    // bubble_join_redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo(BITJOIN,861)
    assign bubble_join_redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_q = redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_data_out;

    // bubble_select_redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo(BITSELECT,862)
    assign bubble_select_redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_b = $unsigned(bubble_join_redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_zlaswp41(BLACKBOX,87)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_35@20000000
    // out out_feedback_valid_out_35@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    zlaswp_i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_0 thei_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_zlaswp41 (
        .in_data_in(bubble_select_redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_b),
        .in_feedback_stall_in_35(i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_feedback_stall_out_35),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_zlaswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_zlaswp41_backStall),
        .in_valid_in(SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_V0),
        .out_data_out(),
        .out_feedback_out_35(i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_zlaswp41_out_feedback_out_35),
        .out_feedback_valid_out_35(i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_zlaswp41_out_feedback_valid_out_35),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_zlaswp41_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_zlaswp41_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo(STALLENABLE,1270)
    // Valid signal propagation
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_V0 = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_zlaswp41_out_stall_out | ~ (SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_and0 = redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_valid_out;
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V12 & SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_and0;

    // redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo(STALLFIFO,600)
    assign redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_valid_in = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_V3;
    assign redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_stall_in = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_backStall;
    assign redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_data_in = bubble_select_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_b;
    assign redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_valid_in_bitsignaltemp = redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_valid_in[0];
    assign redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_stall_in_bitsignaltemp = redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_stall_in[0];
    assign redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_valid_out[0] = redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_valid_out_bitsignaltemp;
    assign redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_stall_out[0] = redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo (
        .valid_in(redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_valid_in_bitsignaltemp),
        .stall_in(redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_b),
        .valid_out(redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_valid_out_bitsignaltemp),
        .stall_out(redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_stall_out_bitsignaltemp),
        .data_out(redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo(STALLENABLE,1268)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_fromReg0 <= '0;
            SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_fromReg1 <= '0;
            SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_fromReg2 <= '0;
            SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_fromReg0 <= SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_toReg0;
            // Successor 1
            SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_fromReg1 <= SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_toReg1;
            // Successor 2
            SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_fromReg2 <= SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_toReg2;
            // Successor 3
            SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_fromReg3 <= SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_consumed0 = (~ (SE_i_reduction_zlaswp_39_zlaswp44_backStall) & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_wireValid) | SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_fromReg0;
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_consumed1 = (~ (SE_i_reduction_zlaswp_46_zlaswp59_backStall) & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_wireValid) | SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_fromReg1;
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_consumed2 = (~ (SE_i_reduction_zlaswp_61_zlaswp86_backStall) & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_wireValid) | SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_fromReg2;
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_consumed3 = (~ (redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_stall_out) & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_wireValid) | SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_fromReg3;
    // Consuming
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_StallValid = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_backStall & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_wireValid;
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_toReg0 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_StallValid & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_consumed0;
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_toReg1 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_StallValid & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_consumed1;
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_toReg2 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_StallValid & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_consumed2;
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_toReg3 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_StallValid & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_consumed3;
    // Backward Stall generation
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_or0 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_consumed0;
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_or1 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_consumed1 & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_or0;
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_or2 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_consumed2 & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_or1;
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_wireStall = ~ (SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_consumed3 & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_or2);
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_backStall = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_V0 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_wireValid & ~ (SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_fromReg0);
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_V1 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_wireValid & ~ (SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_fromReg1);
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_V2 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_wireValid & ~ (SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_fromReg2);
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_V3 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_wireValid & ~ (SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_wireValid = redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53(STALLENABLE,963)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_fromReg2 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_fromReg3 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_consumed0 = (~ (SE_i_reduction_zlaswp_39_zlaswp44_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_consumed1 = (~ (SE_i_reduction_zlaswp_46_zlaswp59_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_consumed2 = (~ (SE_i_reduction_zlaswp_68_zlaswp95_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_fromReg2;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_consumed3 = (~ (SE_i_reduction_zlaswp_80_zlaswp113_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_consumed2;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_toReg3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_or2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_or1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_consumed3 & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_or2);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_fromReg2);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_V3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_wireValid = i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_out_valid_out;

    // SE_i_reduction_zlaswp_46_zlaswp59(STALLENABLE,1097)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_zlaswp_46_zlaswp59_fromReg0 <= '0;
            SE_i_reduction_zlaswp_46_zlaswp59_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_zlaswp_46_zlaswp59_fromReg0 <= SE_i_reduction_zlaswp_46_zlaswp59_toReg0;
            // Successor 1
            SE_i_reduction_zlaswp_46_zlaswp59_fromReg1 <= SE_i_reduction_zlaswp_46_zlaswp59_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_zlaswp_46_zlaswp59_consumed0 = (~ (SR_SE_in_i_llvm_fpga_mem_lm3414_zlaswp66_backStall) & SE_i_reduction_zlaswp_46_zlaswp59_wireValid) | SE_i_reduction_zlaswp_46_zlaswp59_fromReg0;
    assign SE_i_reduction_zlaswp_46_zlaswp59_consumed1 = (~ (SR_SE_in_i_llvm_fpga_mem_lm3816_zlaswp100_backStall) & SE_i_reduction_zlaswp_46_zlaswp59_wireValid) | SE_i_reduction_zlaswp_46_zlaswp59_fromReg1;
    // Consuming
    assign SE_i_reduction_zlaswp_46_zlaswp59_StallValid = SE_i_reduction_zlaswp_46_zlaswp59_backStall & SE_i_reduction_zlaswp_46_zlaswp59_wireValid;
    assign SE_i_reduction_zlaswp_46_zlaswp59_toReg0 = SE_i_reduction_zlaswp_46_zlaswp59_StallValid & SE_i_reduction_zlaswp_46_zlaswp59_consumed0;
    assign SE_i_reduction_zlaswp_46_zlaswp59_toReg1 = SE_i_reduction_zlaswp_46_zlaswp59_StallValid & SE_i_reduction_zlaswp_46_zlaswp59_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_zlaswp_46_zlaswp59_or0 = SE_i_reduction_zlaswp_46_zlaswp59_consumed0;
    assign SE_i_reduction_zlaswp_46_zlaswp59_wireStall = ~ (SE_i_reduction_zlaswp_46_zlaswp59_consumed1 & SE_i_reduction_zlaswp_46_zlaswp59_or0);
    assign SE_i_reduction_zlaswp_46_zlaswp59_backStall = SE_i_reduction_zlaswp_46_zlaswp59_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_zlaswp_46_zlaswp59_V0 = SE_i_reduction_zlaswp_46_zlaswp59_wireValid & ~ (SE_i_reduction_zlaswp_46_zlaswp59_fromReg0);
    assign SE_i_reduction_zlaswp_46_zlaswp59_V1 = SE_i_reduction_zlaswp_46_zlaswp59_wireValid & ~ (SE_i_reduction_zlaswp_46_zlaswp59_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_zlaswp_46_zlaswp59_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_V1;
    assign SE_i_reduction_zlaswp_46_zlaswp59_and1 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_62_fifo_V1 & SE_i_reduction_zlaswp_46_zlaswp59_and0;
    assign SE_i_reduction_zlaswp_46_zlaswp59_and2 = SE_i_reduction_zlaswp_45_zlaswp58_V1 & SE_i_reduction_zlaswp_46_zlaswp59_and1;
    assign SE_i_reduction_zlaswp_46_zlaswp59_and3 = SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_V0 & SE_i_reduction_zlaswp_46_zlaswp59_and2;
    assign SE_i_reduction_zlaswp_46_zlaswp59_and4 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_V1 & SE_i_reduction_zlaswp_46_zlaswp59_and3;
    assign SE_i_reduction_zlaswp_46_zlaswp59_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_V1 & SE_i_reduction_zlaswp_46_zlaswp59_and4;

    // SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61(STALLENABLE,1001)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_consumed0 = (~ (SE_i_reduction_zlaswp_46_zlaswp59_backStall) & SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_wireValid) | SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_consumed1 = (~ (redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_wireValid) | SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_StallValid = SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_backStall & SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_toReg0 = SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_StallValid & SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_toReg1 = SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_StallValid & SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_or0 = SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_consumed1 & SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_or0);
    assign SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_backStall = SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_V0 = SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_V1 = SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_wireValid = i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_valid_out;

    // SE_out_i_llvm_fpga_push_i1_reduction_zlaswp_33228_push38_zlaswp62(STALLENABLE,1061)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_reduction_zlaswp_33228_push38_zlaswp62_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_reduction_zlaswp_33228_push38_zlaswp62_wireValid = i_llvm_fpga_push_i1_reduction_zlaswp_33228_push38_zlaswp62_out_valid_out;

    // bubble_join_redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo(BITJOIN,852)
    assign bubble_join_redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_q = redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_data_out;

    // bubble_select_redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo(BITSELECT,853)
    assign bubble_select_redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_b = $unsigned(bubble_join_redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_reduction_zlaswp_33228_push38_zlaswp62(BLACKBOX,93)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_38@20000000
    // out out_feedback_valid_out_38@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    zlaswp_i_llvm_fpga_push_i1_reduction_33228_push38_zlaswp0 thei_llvm_fpga_push_i1_reduction_zlaswp_33228_push38_zlaswp62 (
        .in_data_in(bubble_select_redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_b),
        .in_feedback_stall_in_38(i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_feedback_stall_out_38),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_zlaswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_reduction_zlaswp_33228_push38_zlaswp62_backStall),
        .in_valid_in(SE_out_redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_V0),
        .out_data_out(),
        .out_feedback_out_38(i_llvm_fpga_push_i1_reduction_zlaswp_33228_push38_zlaswp62_out_feedback_out_38),
        .out_feedback_valid_out_38(i_llvm_fpga_push_i1_reduction_zlaswp_33228_push38_zlaswp62_out_feedback_valid_out_38),
        .out_stall_out(i_llvm_fpga_push_i1_reduction_zlaswp_33228_push38_zlaswp62_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_reduction_zlaswp_33228_push38_zlaswp62_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0(REG,565)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backEN == 1'b1)
        begin
            redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_q <= $unsigned(SR_SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_D0);
        end
    end

    // bubble_join_coalesced_delay_1_fifo(BITJOIN,921)
    assign bubble_join_coalesced_delay_1_fifo_q = coalesced_delay_1_fifo_data_out;

    // bubble_select_coalesced_delay_1_fifo(BITSELECT,922)
    assign bubble_select_coalesced_delay_1_fifo_b = $unsigned(bubble_join_coalesced_delay_1_fifo_q[4:0]);

    // sel_for_coalesced_delay_1(BITSELECT,556)
    assign sel_for_coalesced_delay_1_b = $unsigned(bubble_select_coalesced_delay_1_fifo_b[0:0]);
    assign sel_for_coalesced_delay_1_c = $unsigned(bubble_select_coalesced_delay_1_fifo_b[1:1]);
    assign sel_for_coalesced_delay_1_d = $unsigned(bubble_select_coalesced_delay_1_fifo_b[2:2]);
    assign sel_for_coalesced_delay_1_e = $unsigned(bubble_select_coalesced_delay_1_fifo_b[3:3]);
    assign sel_for_coalesced_delay_1_f = $unsigned(bubble_select_coalesced_delay_1_fifo_b[4:4]);

    // i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61(BLACKBOX,63)@63
    // in in_stall_in@20000000
    // out out_data_out@64
    // out out_feedback_stall_out_38@20000000
    // out out_stall_out@20000000
    // out out_valid_out@64
    zlaswp_i_llvm_fpga_pop_i1_reduction_33228_pop38_zlaswp0 thei_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61 (
        .in_data_in(sel_for_coalesced_delay_1_c),
        .in_dir(redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_q),
        .in_feedback_in_38(i_llvm_fpga_push_i1_reduction_zlaswp_33228_push38_zlaswp62_out_feedback_out_38),
        .in_feedback_valid_in_38(i_llvm_fpga_push_i1_reduction_zlaswp_33228_push38_zlaswp62_out_feedback_valid_out_38),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_backStall),
        .in_valid_in(SE_out_coalesced_delay_1_fifo_V4),
        .out_data_out(i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out),
        .out_feedback_stall_out_38(i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_feedback_stall_out_38),
        .out_stall_out(i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110(BLACKBOX,53)@63
    // in in_stall_in@20000000
    // out out_data_out@64
    // out out_feedback_stall_out_44@20000000
    // out out_stall_out@20000000
    // out out_valid_out@64
    zlaswp_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_0 thei_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110 (
        .in_data_in(sel_for_coalesced_delay_1_e),
        .in_dir(redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_q),
        .in_feedback_in_44(i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_zlaswp111_out_feedback_out_44),
        .in_feedback_valid_in_44(i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_zlaswp111_out_feedback_valid_out_44),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_backStall),
        .in_valid_in(SE_out_coalesced_delay_1_fifo_V3),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out),
        .out_feedback_stall_out_44(i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_feedback_stall_out_44),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79(BLACKBOX,51)@63
    // in in_stall_in@20000000
    // out out_data_out@64
    // out out_feedback_stall_out_43@20000000
    // out out_stall_out@20000000
    // out out_valid_out@64
    zlaswp_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_0 thei_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79 (
        .in_data_in(sel_for_coalesced_delay_1_d),
        .in_dir(redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_q),
        .in_feedback_in_43(i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_zlaswp80_out_feedback_out_43),
        .in_feedback_valid_in_43(i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_zlaswp80_out_feedback_valid_out_43),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_backStall),
        .in_valid_in(SE_out_coalesced_delay_1_fifo_V2),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out),
        .out_feedback_stall_out_43(i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_feedback_stall_out_43),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88(BLACKBOX,47)@63
    // in in_stall_in@20000000
    // out out_data_out@64
    // out out_feedback_stall_out_46@20000000
    // out out_stall_out@20000000
    // out out_valid_out@64
    zlaswp_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_0 thei_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88 (
        .in_data_in(sel_for_coalesced_delay_1_f),
        .in_dir(redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_q),
        .in_feedback_in_46(i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_zlaswp89_out_feedback_out_46),
        .in_feedback_valid_in_46(i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_zlaswp89_out_feedback_valid_out_46),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_backStall),
        .in_valid_in(SE_out_coalesced_delay_1_fifo_V1),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out),
        .out_feedback_stall_out_46(i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_feedback_stall_out_46),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42(BLACKBOX,43)@63
    // in in_stall_in@20000000
    // out out_data_out@64
    // out out_feedback_stall_out_36@20000000
    // out out_stall_out@20000000
    // out out_valid_out@64
    zlaswp_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_0 thei_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42 (
        .in_data_in(sel_for_coalesced_delay_1_b),
        .in_dir(redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_q),
        .in_feedback_in_36(i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_zlaswp43_out_feedback_out_36),
        .in_feedback_valid_in_36(i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_zlaswp43_out_feedback_valid_out_36),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_backStall),
        .in_valid_in(SE_out_coalesced_delay_1_fifo_V0),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out),
        .out_feedback_stall_out_36(i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_feedback_stall_out_36),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0(STALLENABLE,1207)
    // Valid signal propagation
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V0 = SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_0;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V1 = SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_1;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V2 = SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_2;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V3 = SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_3;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V4 = SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_4;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V5 = SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_5;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V6 = SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_6;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V7 = SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_7;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V8 = SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_8;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V9 = SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_9;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V10 = SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_10;
    // Stall signal propagation
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_0 = SE_out_coalesced_delay_1_fifo_backStall & SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_0;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_1 = i_llvm_fpga_pop_i1_memdep_phi105_pop26_zlaswp53_out_stall_out & SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_1;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_2 = i_llvm_fpga_pop_i1_memdep_phi122_pop27_zlaswp45_out_stall_out & SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_2;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_3 = i_llvm_fpga_pop_i1_memdep_phi55_pop20_zlaswp103_out_stall_out & SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_3;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_4 = i_llvm_fpga_pop_i1_memdep_phi59_pop21_zlaswp77_out_stall_out & SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_4;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_5 = i_llvm_fpga_pop_i1_memdep_phi64_pop22_zlaswp108_out_stall_out & SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_5;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_6 = i_llvm_fpga_pop_i1_memdep_phi73_pop23_zlaswp51_out_stall_out & SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_6;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_7 = i_llvm_fpga_pop_i1_memdep_phi80_pop24_zlaswp82_out_stall_out & SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_7;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_8 = i_llvm_fpga_pop_i1_memdep_phi90_pop25_zlaswp36_out_stall_out & SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_8;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_9 = i_llvm_fpga_pop_i3_cleanups_pop29_zlaswp0_out_stall_out & SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_9;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_10 = redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_out & SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_10;
    // Backward Enable generation
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or0 = SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_0;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or1 = SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_1 | SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or0;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or2 = SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_2 | SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or1;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or3 = SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_3 | SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or2;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or4 = SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_4 | SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or3;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or5 = SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_5 | SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or4;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or6 = SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_6 | SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or5;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or7 = SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_7 | SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or6;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or8 = SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_8 | SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or7;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or9 = SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_9 | SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or8;
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backEN = ~ (SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_10 | SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_or9);
    // Determine whether to write valid data into the first register stage
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_v_s_0 = SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backEN & SR_SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V;
    // Backward Stall generation
    assign SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backStall = ~ (SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_0 <= 1'b0;
            SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_1 <= 1'b0;
            SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_2 <= 1'b0;
            SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_3 <= 1'b0;
            SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_4 <= 1'b0;
            SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_5 <= 1'b0;
            SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_6 <= 1'b0;
            SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_7 <= 1'b0;
            SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_8 <= 1'b0;
            SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_9 <= 1'b0;
            SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_10 <= 1'b0;
        end
        else
        begin
            if (SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backEN == 1'b0)
            begin
                SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_0 <= SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_0 & SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_0;
            end
            else
            begin
                SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_0 <= SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_v_s_0;
            end

            if (SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backEN == 1'b0)
            begin
                SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_1 <= SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_1 & SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_1;
            end
            else
            begin
                SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_1 <= SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_v_s_0;
            end

            if (SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backEN == 1'b0)
            begin
                SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_2 <= SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_2 & SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_2;
            end
            else
            begin
                SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_2 <= SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_v_s_0;
            end

            if (SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backEN == 1'b0)
            begin
                SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_3 <= SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_3 & SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_3;
            end
            else
            begin
                SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_3 <= SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_v_s_0;
            end

            if (SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backEN == 1'b0)
            begin
                SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_4 <= SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_4 & SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_4;
            end
            else
            begin
                SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_4 <= SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_v_s_0;
            end

            if (SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backEN == 1'b0)
            begin
                SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_5 <= SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_5 & SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_5;
            end
            else
            begin
                SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_5 <= SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_v_s_0;
            end

            if (SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backEN == 1'b0)
            begin
                SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_6 <= SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_6 & SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_6;
            end
            else
            begin
                SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_6 <= SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_v_s_0;
            end

            if (SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backEN == 1'b0)
            begin
                SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_7 <= SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_7 & SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_7;
            end
            else
            begin
                SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_7 <= SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_v_s_0;
            end

            if (SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backEN == 1'b0)
            begin
                SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_8 <= SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_8 & SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_8;
            end
            else
            begin
                SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_8 <= SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_v_s_0;
            end

            if (SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backEN == 1'b0)
            begin
                SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_9 <= SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_9 & SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_9;
            end
            else
            begin
                SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_9 <= SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_v_s_0;
            end

            if (SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backEN == 1'b0)
            begin
                SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_10 <= SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_10 & SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_10;
            end
            else
            begin
                SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_10 <= SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_v_s_0;
            end

        end
    end

    // SE_out_coalesced_delay_1_fifo(STALLENABLE,1310)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_coalesced_delay_1_fifo_fromReg0 <= '0;
            SE_out_coalesced_delay_1_fifo_fromReg1 <= '0;
            SE_out_coalesced_delay_1_fifo_fromReg2 <= '0;
            SE_out_coalesced_delay_1_fifo_fromReg3 <= '0;
            SE_out_coalesced_delay_1_fifo_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_coalesced_delay_1_fifo_fromReg0 <= SE_out_coalesced_delay_1_fifo_toReg0;
            // Successor 1
            SE_out_coalesced_delay_1_fifo_fromReg1 <= SE_out_coalesced_delay_1_fifo_toReg1;
            // Successor 2
            SE_out_coalesced_delay_1_fifo_fromReg2 <= SE_out_coalesced_delay_1_fifo_toReg2;
            // Successor 3
            SE_out_coalesced_delay_1_fifo_fromReg3 <= SE_out_coalesced_delay_1_fifo_toReg3;
            // Successor 4
            SE_out_coalesced_delay_1_fifo_fromReg4 <= SE_out_coalesced_delay_1_fifo_toReg4;
        end
    end
    // Input Stall processing
    assign SE_out_coalesced_delay_1_fifo_consumed0 = (~ (i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_stall_out) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg0;
    assign SE_out_coalesced_delay_1_fifo_consumed1 = (~ (i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_stall_out) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg1;
    assign SE_out_coalesced_delay_1_fifo_consumed2 = (~ (i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_stall_out) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg2;
    assign SE_out_coalesced_delay_1_fifo_consumed3 = (~ (i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_stall_out) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg3;
    assign SE_out_coalesced_delay_1_fifo_consumed4 = (~ (i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_stall_out) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg4;
    // Consuming
    assign SE_out_coalesced_delay_1_fifo_StallValid = SE_out_coalesced_delay_1_fifo_backStall & SE_out_coalesced_delay_1_fifo_wireValid;
    assign SE_out_coalesced_delay_1_fifo_toReg0 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed0;
    assign SE_out_coalesced_delay_1_fifo_toReg1 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed1;
    assign SE_out_coalesced_delay_1_fifo_toReg2 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed2;
    assign SE_out_coalesced_delay_1_fifo_toReg3 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed3;
    assign SE_out_coalesced_delay_1_fifo_toReg4 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed4;
    // Backward Stall generation
    assign SE_out_coalesced_delay_1_fifo_or0 = SE_out_coalesced_delay_1_fifo_consumed0;
    assign SE_out_coalesced_delay_1_fifo_or1 = SE_out_coalesced_delay_1_fifo_consumed1 & SE_out_coalesced_delay_1_fifo_or0;
    assign SE_out_coalesced_delay_1_fifo_or2 = SE_out_coalesced_delay_1_fifo_consumed2 & SE_out_coalesced_delay_1_fifo_or1;
    assign SE_out_coalesced_delay_1_fifo_or3 = SE_out_coalesced_delay_1_fifo_consumed3 & SE_out_coalesced_delay_1_fifo_or2;
    assign SE_out_coalesced_delay_1_fifo_wireStall = ~ (SE_out_coalesced_delay_1_fifo_consumed4 & SE_out_coalesced_delay_1_fifo_or3);
    assign SE_out_coalesced_delay_1_fifo_backStall = SE_out_coalesced_delay_1_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_coalesced_delay_1_fifo_V0 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg0);
    assign SE_out_coalesced_delay_1_fifo_V1 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg1);
    assign SE_out_coalesced_delay_1_fifo_V2 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg2);
    assign SE_out_coalesced_delay_1_fifo_V3 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg3);
    assign SE_out_coalesced_delay_1_fifo_V4 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg4);
    // Computing multiple Valid(s)
    assign SE_out_coalesced_delay_1_fifo_and0 = coalesced_delay_1_fifo_valid_out;
    assign SE_out_coalesced_delay_1_fifo_wireValid = SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V0 & SE_out_coalesced_delay_1_fifo_and0;

    // coalesced_delay_1_fifo(STALLFIFO,620)
    assign coalesced_delay_1_fifo_valid_in = SE_out_zlaswp_B6_merge_reg_aunroll_x_V14;
    assign coalesced_delay_1_fifo_stall_in = SE_out_coalesced_delay_1_fifo_backStall;
    assign coalesced_delay_1_fifo_data_in = join_for_coalesced_delay_1_q;
    assign coalesced_delay_1_fifo_valid_in_bitsignaltemp = coalesced_delay_1_fifo_valid_in[0];
    assign coalesced_delay_1_fifo_stall_in_bitsignaltemp = coalesced_delay_1_fifo_stall_in[0];
    assign coalesced_delay_1_fifo_valid_out[0] = coalesced_delay_1_fifo_valid_out_bitsignaltemp;
    assign coalesced_delay_1_fifo_stall_out[0] = coalesced_delay_1_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(63),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(5),
        .IMPL("ram")
    ) thecoalesced_delay_1_fifo (
        .valid_in(coalesced_delay_1_fifo_valid_in_bitsignaltemp),
        .stall_in(coalesced_delay_1_fifo_stall_in_bitsignaltemp),
        .data_in(join_for_coalesced_delay_1_q),
        .valid_out(coalesced_delay_1_fifo_valid_out_bitsignaltemp),
        .stall_out(coalesced_delay_1_fifo_stall_out_bitsignaltemp),
        .data_out(coalesced_delay_1_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // join_for_coalesced_delay_0(BITJOIN,552)
    assign join_for_coalesced_delay_0_q = {bubble_select_zlaswp_B6_merge_reg_aunroll_x_m, bubble_select_zlaswp_B6_merge_reg_aunroll_x_c};

    // coalesced_delay_0_fifo(STALLFIFO,619)
    assign coalesced_delay_0_fifo_valid_in = SE_out_zlaswp_B6_merge_reg_aunroll_x_V13;
    assign coalesced_delay_0_fifo_stall_in = SR_SE_out_coalesced_delay_0_fifo_backStall;
    assign coalesced_delay_0_fifo_data_in = join_for_coalesced_delay_0_q;
    assign coalesced_delay_0_fifo_valid_in_bitsignaltemp = coalesced_delay_0_fifo_valid_in[0];
    assign coalesced_delay_0_fifo_stall_in_bitsignaltemp = coalesced_delay_0_fifo_stall_in[0];
    assign coalesced_delay_0_fifo_valid_out[0] = coalesced_delay_0_fifo_valid_out_bitsignaltemp;
    assign coalesced_delay_0_fifo_stall_out[0] = coalesced_delay_0_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(62),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(33),
        .IMPL("ram")
    ) thecoalesced_delay_0_fifo (
        .valid_in(coalesced_delay_0_fifo_valid_in_bitsignaltemp),
        .stall_in(coalesced_delay_0_fifo_stall_in_bitsignaltemp),
        .data_in(join_for_coalesced_delay_0_q),
        .valid_out(coalesced_delay_0_fifo_valid_out_bitsignaltemp),
        .stall_out(coalesced_delay_0_fifo_stall_out_bitsignaltemp),
        .data_out(coalesced_delay_0_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo(STALLFIFO,560)
    assign redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_valid_in = SE_out_zlaswp_B6_merge_reg_aunroll_x_V12;
    assign redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_stall_in = SE_out_redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_backStall;
    assign redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_data_in = bubble_select_zlaswp_B6_merge_reg_aunroll_x_b;
    assign redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_valid_in_bitsignaltemp = redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_valid_in[0];
    assign redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_stall_in_bitsignaltemp = redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_stall_in[0];
    assign redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_valid_out[0] = redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_valid_out_bitsignaltemp;
    assign redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_stall_out[0] = redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(58),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo (
        .valid_in(redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_valid_in_bitsignaltemp),
        .stall_in(redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_zlaswp_B6_merge_reg_aunroll_x_b),
        .valid_out(redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_valid_out_bitsignaltemp),
        .stall_out(redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_stall_out_bitsignaltemp),
        .data_out(redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13(BLACKBOX,65)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_41@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    zlaswp_i_llvm_fpga_pop_i32_lm19012230_pop41_0 thei_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13 (
        .in_data_in(bubble_select_zlaswp_B6_merge_reg_aunroll_x_n),
        .in_dir(bubble_select_zlaswp_B6_merge_reg_aunroll_x_b),
        .in_feedback_in_41(i_llvm_fpga_push_i32_lm19012230_push41_zlaswp14_out_feedback_out_41),
        .in_feedback_valid_in_41(i_llvm_fpga_push_i32_lm19012230_push41_zlaswp14_out_feedback_valid_out_41),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_backStall),
        .in_valid_in(SE_out_zlaswp_B6_merge_reg_aunroll_x_V11),
        .out_data_out(i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out),
        .out_feedback_stall_out_41(i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_feedback_stall_out_41),
        .out_stall_out(i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68(BLACKBOX,64)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_39@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    zlaswp_i_llvm_fpga_pop_i32_lm18611229_pop39_0 thei_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68 (
        .in_data_in(bubble_select_zlaswp_B6_merge_reg_aunroll_x_l),
        .in_dir(bubble_select_zlaswp_B6_merge_reg_aunroll_x_b),
        .in_feedback_in_39(i_llvm_fpga_push_i32_lm18611229_push39_zlaswp69_out_feedback_out_39),
        .in_feedback_valid_in_39(i_llvm_fpga_push_i32_lm18611229_push39_zlaswp69_out_feedback_valid_out_39),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_backStall),
        .in_valid_in(SE_out_zlaswp_B6_merge_reg_aunroll_x_V10),
        .out_data_out(i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out),
        .out_feedback_stall_out_39(i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_feedback_stall_out_39),
        .out_stall_out(i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40(BLACKBOX,58)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_35@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    zlaswp_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_0 thei_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40 (
        .in_data_in(bubble_select_zlaswp_B6_merge_reg_aunroll_x_h),
        .in_dir(bubble_select_zlaswp_B6_merge_reg_aunroll_x_b),
        .in_feedback_in_35(i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_zlaswp41_out_feedback_out_35),
        .in_feedback_valid_in_35(i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_zlaswp41_out_feedback_valid_out_35),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_backStall),
        .in_valid_in(SE_out_zlaswp_B6_merge_reg_aunroll_x_V9),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out),
        .out_feedback_stall_out_35(i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_feedback_stall_out_35),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83(BLACKBOX,57)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_45@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    zlaswp_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_0 thei_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83 (
        .in_data_in(bubble_select_zlaswp_B6_merge_reg_aunroll_x_r),
        .in_dir(bubble_select_zlaswp_B6_merge_reg_aunroll_x_b),
        .in_feedback_in_45(i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_zlaswp84_out_feedback_out_45),
        .in_feedback_valid_in_45(i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_zlaswp84_out_feedback_valid_out_45),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_backStall),
        .in_valid_in(SE_out_zlaswp_B6_merge_reg_aunroll_x_V8),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out),
        .out_feedback_stall_out_45(i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_feedback_stall_out_45),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37(BLACKBOX,54)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_34@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    zlaswp_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_0 thei_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37 (
        .in_data_in(bubble_select_zlaswp_B6_merge_reg_aunroll_x_g),
        .in_dir(bubble_select_zlaswp_B6_merge_reg_aunroll_x_b),
        .in_feedback_in_34(i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_zlaswp38_out_feedback_out_34),
        .in_feedback_valid_in_34(i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_zlaswp38_out_feedback_valid_out_34),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_backStall),
        .in_valid_in(SE_out_zlaswp_B6_merge_reg_aunroll_x_V7),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out),
        .out_feedback_stall_out_34(i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_feedback_stall_out_34),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105(BLACKBOX,49)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_42@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    zlaswp_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_0 thei_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105 (
        .in_data_in(bubble_select_zlaswp_B6_merge_reg_aunroll_x_o),
        .in_dir(bubble_select_zlaswp_B6_merge_reg_aunroll_x_b),
        .in_feedback_in_42(i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_zlaswp106_out_feedback_out_42),
        .in_feedback_valid_in_42(i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_zlaswp106_out_feedback_valid_out_42),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_backStall),
        .in_valid_in(SE_out_zlaswp_B6_merge_reg_aunroll_x_V6),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out),
        .out_feedback_stall_out_42(i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_feedback_stall_out_42),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46(BLACKBOX,45)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_37@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    zlaswp_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_0 thei_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46 (
        .in_data_in(bubble_select_zlaswp_B6_merge_reg_aunroll_x_j),
        .in_dir(bubble_select_zlaswp_B6_merge_reg_aunroll_x_b),
        .in_feedback_in_37(i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_zlaswp47_out_feedback_out_37),
        .in_feedback_valid_in_37(i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_zlaswp47_out_feedback_valid_out_37),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_backStall),
        .in_valid_in(SE_out_zlaswp_B6_merge_reg_aunroll_x_V5),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out),
        .out_feedback_stall_out_37(i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_feedback_stall_out_37),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_reg(STALLFIFO,1732)
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_reg_valid_in = SE_out_zlaswp_B6_merge_reg_aunroll_x_V4;
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_reg_stall_in = SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_backStall;
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_reg_valid_in_bitsignaltemp = bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_reg_valid_in[0];
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_reg_stall_in_bitsignaltemp = bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_reg_stall_in[0];
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_reg_valid_out[0] = bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_reg_valid_out_bitsignaltemp;
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_reg_stall_out[0] = bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(64),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_zlaswp_B6_merge_reg_aunroll_x_5_reg (
        .valid_in(bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_reg(STALLFIFO,1731)
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_reg_valid_in = SE_out_zlaswp_B6_merge_reg_aunroll_x_V3;
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_reg_stall_in = SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_backStall;
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_reg_valid_in_bitsignaltemp = bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_reg_valid_in[0];
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_reg_stall_in_bitsignaltemp = bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_reg_stall_in[0];
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_reg_valid_out[0] = bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_reg_valid_out_bitsignaltemp;
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_reg_stall_out[0] = bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(63),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_zlaswp_B6_merge_reg_aunroll_x_4_reg (
        .valid_in(bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_reg(STALLFIFO,1730)
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_reg_valid_in = SE_out_zlaswp_B6_merge_reg_aunroll_x_V2;
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_reg_stall_in = SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_backStall;
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp = bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_reg_valid_in[0];
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp = bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_reg_stall_in[0];
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_reg_valid_out[0] = bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp;
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_reg_stall_out[0] = bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(64),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_zlaswp_B6_merge_reg_aunroll_x_3_reg (
        .valid_in(bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_reg(STALLFIFO,1729)
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_reg_valid_in = SE_out_zlaswp_B6_merge_reg_aunroll_x_V1;
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_reg_stall_in = SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_backStall;
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp = bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_reg_valid_in[0];
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp = bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_reg_stall_in[0];
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_reg_valid_out[0] = bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp;
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_reg_stall_out[0] = bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(59),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_zlaswp_B6_merge_reg_aunroll_x_2_reg (
        .valid_in(bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_reg(STALLFIFO,1728)
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_reg_valid_in = SE_out_zlaswp_B6_merge_reg_aunroll_x_V0;
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_reg_stall_in = SE_out_bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_backStall;
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp = bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_reg_valid_in[0];
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp = bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_reg_stall_in[0];
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_reg_valid_out[0] = bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_reg_stall_out[0] = bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(59),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_zlaswp_B6_merge_reg_aunroll_x_1_reg (
        .valid_in(bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_zlaswp_B6_merge_reg_aunroll_x(STALLENABLE,1157)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg0 <= '0;
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg1 <= '0;
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg2 <= '0;
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg3 <= '0;
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg4 <= '0;
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg5 <= '0;
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg6 <= '0;
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg7 <= '0;
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg8 <= '0;
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg9 <= '0;
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg10 <= '0;
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg11 <= '0;
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg12 <= '0;
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg13 <= '0;
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg14 <= '0;
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg15 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg0 <= SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg0;
            // Successor 1
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg1 <= SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg1;
            // Successor 2
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg2 <= SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg2;
            // Successor 3
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg3 <= SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg3;
            // Successor 4
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg4 <= SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg4;
            // Successor 5
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg5 <= SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg5;
            // Successor 6
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg6 <= SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg6;
            // Successor 7
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg7 <= SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg7;
            // Successor 8
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg8 <= SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg8;
            // Successor 9
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg9 <= SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg9;
            // Successor 10
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg10 <= SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg10;
            // Successor 11
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg11 <= SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg11;
            // Successor 12
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg12 <= SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg12;
            // Successor 13
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg13 <= SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg13;
            // Successor 14
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg14 <= SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg14;
            // Successor 15
            SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg15 <= SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg15;
        end
    end
    // Input Stall processing
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed0 = (~ (bubble_out_zlaswp_B6_merge_reg_aunroll_x_1_reg_stall_out) & SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg0;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed1 = (~ (bubble_out_zlaswp_B6_merge_reg_aunroll_x_2_reg_stall_out) & SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg1;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed2 = (~ (bubble_out_zlaswp_B6_merge_reg_aunroll_x_3_reg_stall_out) & SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg2;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed3 = (~ (bubble_out_zlaswp_B6_merge_reg_aunroll_x_4_reg_stall_out) & SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg3;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed4 = (~ (bubble_out_zlaswp_B6_merge_reg_aunroll_x_5_reg_stall_out) & SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg4;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed5 = (~ (i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_stall_out) & SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg5;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed6 = (~ (i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_stall_out) & SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg6;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed7 = (~ (i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_stall_out) & SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg7;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed8 = (~ (i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_stall_out) & SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg8;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed9 = (~ (i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_stall_out) & SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg9;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed10 = (~ (i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_stall_out) & SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg10;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed11 = (~ (i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_stall_out) & SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg11;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed12 = (~ (redist0_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_stall_out) & SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg12;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed13 = (~ (coalesced_delay_0_fifo_stall_out) & SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg13;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed14 = (~ (coalesced_delay_1_fifo_stall_out) & SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg14;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed15 = (~ (coalesced_delay_2_fifo_stall_out) & SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg15;
    // Consuming
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_StallValid = SE_out_zlaswp_B6_merge_reg_aunroll_x_backStall & SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg0 = SE_out_zlaswp_B6_merge_reg_aunroll_x_StallValid & SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed0;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg1 = SE_out_zlaswp_B6_merge_reg_aunroll_x_StallValid & SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed1;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg2 = SE_out_zlaswp_B6_merge_reg_aunroll_x_StallValid & SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed2;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg3 = SE_out_zlaswp_B6_merge_reg_aunroll_x_StallValid & SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed3;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg4 = SE_out_zlaswp_B6_merge_reg_aunroll_x_StallValid & SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed4;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg5 = SE_out_zlaswp_B6_merge_reg_aunroll_x_StallValid & SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed5;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg6 = SE_out_zlaswp_B6_merge_reg_aunroll_x_StallValid & SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed6;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg7 = SE_out_zlaswp_B6_merge_reg_aunroll_x_StallValid & SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed7;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg8 = SE_out_zlaswp_B6_merge_reg_aunroll_x_StallValid & SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed8;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg9 = SE_out_zlaswp_B6_merge_reg_aunroll_x_StallValid & SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed9;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg10 = SE_out_zlaswp_B6_merge_reg_aunroll_x_StallValid & SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed10;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg11 = SE_out_zlaswp_B6_merge_reg_aunroll_x_StallValid & SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed11;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg12 = SE_out_zlaswp_B6_merge_reg_aunroll_x_StallValid & SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed12;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg13 = SE_out_zlaswp_B6_merge_reg_aunroll_x_StallValid & SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed13;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg14 = SE_out_zlaswp_B6_merge_reg_aunroll_x_StallValid & SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed14;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_toReg15 = SE_out_zlaswp_B6_merge_reg_aunroll_x_StallValid & SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed15;
    // Backward Stall generation
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_or0 = SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed0;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_or1 = SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed1 & SE_out_zlaswp_B6_merge_reg_aunroll_x_or0;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_or2 = SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed2 & SE_out_zlaswp_B6_merge_reg_aunroll_x_or1;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_or3 = SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed3 & SE_out_zlaswp_B6_merge_reg_aunroll_x_or2;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_or4 = SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed4 & SE_out_zlaswp_B6_merge_reg_aunroll_x_or3;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_or5 = SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed5 & SE_out_zlaswp_B6_merge_reg_aunroll_x_or4;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_or6 = SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed6 & SE_out_zlaswp_B6_merge_reg_aunroll_x_or5;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_or7 = SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed7 & SE_out_zlaswp_B6_merge_reg_aunroll_x_or6;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_or8 = SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed8 & SE_out_zlaswp_B6_merge_reg_aunroll_x_or7;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_or9 = SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed9 & SE_out_zlaswp_B6_merge_reg_aunroll_x_or8;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_or10 = SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed10 & SE_out_zlaswp_B6_merge_reg_aunroll_x_or9;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_or11 = SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed11 & SE_out_zlaswp_B6_merge_reg_aunroll_x_or10;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_or12 = SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed12 & SE_out_zlaswp_B6_merge_reg_aunroll_x_or11;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_or13 = SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed13 & SE_out_zlaswp_B6_merge_reg_aunroll_x_or12;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_or14 = SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed14 & SE_out_zlaswp_B6_merge_reg_aunroll_x_or13;
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_wireStall = ~ (SE_out_zlaswp_B6_merge_reg_aunroll_x_consumed15 & SE_out_zlaswp_B6_merge_reg_aunroll_x_or14);
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_backStall = SE_out_zlaswp_B6_merge_reg_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_V0 = SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg0);
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_V1 = SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg1);
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_V2 = SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg2);
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_V3 = SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg3);
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_V4 = SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg4);
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_V5 = SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg5);
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_V6 = SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg6);
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_V7 = SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg7);
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_V8 = SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg8);
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_V9 = SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg9);
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_V10 = SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg10);
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_V11 = SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg11);
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_V12 = SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg12);
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_V13 = SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg13);
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_V14 = SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg14);
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_V15 = SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_zlaswp_B6_merge_reg_aunroll_x_fromReg15);
    // Computing multiple Valid(s)
    assign SE_out_zlaswp_B6_merge_reg_aunroll_x_wireValid = zlaswp_B6_merge_reg_aunroll_x_out_valid_out;

    // coalesced_delay_2_fifo(STALLFIFO,621)
    assign coalesced_delay_2_fifo_valid_in = SE_out_zlaswp_B6_merge_reg_aunroll_x_V15;
    assign coalesced_delay_2_fifo_stall_in = SE_out_coalesced_delay_2_fifo_backStall;
    assign coalesced_delay_2_fifo_data_in = join_for_coalesced_delay_2_q;
    assign coalesced_delay_2_fifo_valid_in_bitsignaltemp = coalesced_delay_2_fifo_valid_in[0];
    assign coalesced_delay_2_fifo_stall_in_bitsignaltemp = coalesced_delay_2_fifo_stall_in[0];
    assign coalesced_delay_2_fifo_valid_out[0] = coalesced_delay_2_fifo_valid_out_bitsignaltemp;
    assign coalesced_delay_2_fifo_stall_out[0] = coalesced_delay_2_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(157),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(34),
        .IMPL("ram")
    ) thecoalesced_delay_2_fifo (
        .valid_in(coalesced_delay_2_fifo_valid_in_bitsignaltemp),
        .stall_in(coalesced_delay_2_fifo_stall_in_bitsignaltemp),
        .data_in(join_for_coalesced_delay_2_q),
        .valid_out(coalesced_delay_2_fifo_valid_out_bitsignaltemp),
        .stall_out(coalesced_delay_2_fifo_stall_out_bitsignaltemp),
        .data_out(coalesced_delay_2_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_coalesced_delay_2_fifo(BITJOIN,924)
    assign bubble_join_coalesced_delay_2_fifo_q = coalesced_delay_2_fifo_data_out;

    // bubble_select_coalesced_delay_2_fifo(BITSELECT,925)
    assign bubble_select_coalesced_delay_2_fifo_b = $unsigned(bubble_join_coalesced_delay_2_fifo_q[33:0]);

    // sel_for_coalesced_delay_2(BITSELECT,559)
    assign sel_for_coalesced_delay_2_b = $unsigned(bubble_select_coalesced_delay_2_fifo_b[31:0]);
    assign sel_for_coalesced_delay_2_c = $unsigned(bubble_select_coalesced_delay_2_fifo_b[32:32]);
    assign sel_for_coalesced_delay_2_d = $unsigned(bubble_select_coalesced_delay_2_fifo_b[33:33]);

    // i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140(BLACKBOX,68)@157
    // in in_stall_in@20000000
    // out out_data_out@158
    // out out_feedback_stall_out_31@20000000
    // out out_stall_out@20000000
    // out out_valid_out@158
    zlaswp_i_llvm_fpga_pop_i32_zz7_pip8type_A000000Zphi221_pop31_zlaswp0 thei_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140 (
        .in_data_in(sel_for_coalesced_delay_2_b),
        .in_dir(bubble_select_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_b),
        .in_feedback_in_31(i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_out_feedback_out_31),
        .in_feedback_valid_in_31(i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_out_feedback_valid_out_31),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_backStall),
        .in_valid_in(SE_out_coalesced_delay_2_fifo_V2),
        .out_data_out(i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_out_data_out),
        .out_feedback_stall_out_31(i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_out_feedback_stall_out_31),
        .out_stall_out(i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140(BITJOIN,745)
    assign bubble_join_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_q = i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140(BITSELECT,746)
    assign bubble_select_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_b = $unsigned(bubble_join_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_q[31:0]);

    // i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141(BLACKBOX,98)@158
    // in in_stall_in@20000000
    // out out_data_out@159
    // out out_feedback_out_31@20000000
    // out out_feedback_valid_out_31@20000000
    // out out_stall_out@20000000
    // out out_valid_out@159
    zlaswp_i_llvm_fpga_push_i32_zz7_pip8typeA000000Zhi221_push31_zlaswp0 thei_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141 (
        .in_data_in(bubble_select_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_b),
        .in_feedback_stall_in_31(i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_out_feedback_stall_out_31),
        .in_keep_going(bubble_select_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_V0),
        .out_data_out(),
        .out_feedback_out_31(i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_out_feedback_out_31),
        .out_feedback_valid_out_31(i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_out_feedback_valid_out_31),
        .out_stall_out(i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140(STALLENABLE,1011)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_fromReg0 <= SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_fromReg1 <= SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_consumed0 = (~ (SE_in_i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_backStall) & SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_wireValid) | SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_consumed1 = (~ (SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_backStall) & SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_wireValid) | SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_StallValid = SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_backStall & SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_wireValid;
    assign SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_toReg0 = SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_StallValid & SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_consumed0;
    assign SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_toReg1 = SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_StallValid & SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_or0 = SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_consumed0;
    assign SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_wireStall = ~ (SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_consumed1 & SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_or0);
    assign SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_backStall = SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_V0 = SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_wireValid & ~ (SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_V1 = SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_wireValid & ~ (SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_wireValid = i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_out_valid_out;

    // SE_in_i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141(STALLENABLE,1070)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_V0 = SE_in_i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_backStall = i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_and0 = SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_V0;
    assign SE_in_i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_wireValid = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_V7 & SE_in_i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_and0;

    // SE_out_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143(STALLENABLE,1057)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_wireValid = i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_out_valid_out;

    // i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142(BLACKBOX,61)@157
    // in in_stall_in@20000000
    // out out_data_out@158
    // out out_feedback_stall_out_32@20000000
    // out out_stall_out@20000000
    // out out_valid_out@158
    zlaswp_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_0 thei_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142 (
        .in_data_in(sel_for_coalesced_delay_2_c),
        .in_dir(bubble_select_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_b),
        .in_feedback_in_32(i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_out_feedback_out_32),
        .in_feedback_valid_in_32(i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_out_feedback_valid_out_32),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_backStall),
        .in_valid_in(SE_out_coalesced_delay_2_fifo_V1),
        .out_data_out(i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_out_data_out),
        .out_feedback_stall_out_32(i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_out_feedback_stall_out_32),
        .out_stall_out(i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142(BITJOIN,723)
    assign bubble_join_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_q = i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142(BITSELECT,724)
    assign bubble_select_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_q[0:0]);

    // i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143(BLACKBOX,91)@158
    // in in_stall_in@20000000
    // out out_data_out@159
    // out out_feedback_out_32@20000000
    // out out_feedback_valid_out_32@20000000
    // out out_stall_out@20000000
    // out out_valid_out@159
    zlaswp_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_0 thei_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143 (
        .in_data_in(bubble_select_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_b),
        .in_feedback_stall_in_32(i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_out_feedback_stall_out_32),
        .in_keep_going(bubble_select_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_V0),
        .out_data_out(),
        .out_feedback_out_32(i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_out_feedback_out_32),
        .out_feedback_valid_out_32(i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_out_feedback_valid_out_32),
        .out_stall_out(i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142(STALLENABLE,997)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_backStall) & SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_wireValid) | SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_consumed1 = (~ (SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_backStall) & SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_wireValid) | SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_StallValid = SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_backStall & SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_toReg0 = SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_StallValid & SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_toReg1 = SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_StallValid & SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_or0 = SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_consumed1 & SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_or0);
    assign SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_backStall = SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_V0 = SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_V1 = SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_wireValid = i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_out_valid_out;

    // SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143(STALLENABLE,1056)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_V0 = SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_backStall = i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_and0 = SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_V0;
    assign SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_wireValid = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_V6 & SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_and0;

    // SE_out_i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145(STALLENABLE,1053)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_wireValid = i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_out_valid_out;

    // i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144(BLACKBOX,60)@157
    // in in_stall_in@20000000
    // out out_data_out@158
    // out out_feedback_stall_out_33@20000000
    // out out_stall_out@20000000
    // out out_valid_out@158
    zlaswp_i_llvm_fpga_pop_i1_notcmp193223_pop33_0 thei_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144 (
        .in_data_in(sel_for_coalesced_delay_2_d),
        .in_dir(bubble_select_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_b),
        .in_feedback_in_33(i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_out_feedback_out_33),
        .in_feedback_valid_in_33(i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_out_feedback_valid_out_33),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_backStall),
        .in_valid_in(SE_out_coalesced_delay_2_fifo_V0),
        .out_data_out(i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_out_data_out),
        .out_feedback_stall_out_33(i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_out_feedback_stall_out_33),
        .out_stall_out(i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144(BITJOIN,719)
    assign bubble_join_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_q = i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144(BITSELECT,720)
    assign bubble_select_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_q[0:0]);

    // i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145(BLACKBOX,89)@158
    // in in_stall_in@20000000
    // out out_data_out@159
    // out out_feedback_out_33@20000000
    // out out_feedback_valid_out_33@20000000
    // out out_stall_out@20000000
    // out out_valid_out@159
    zlaswp_i_llvm_fpga_push_i1_notcmp193223_push33_0 thei_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145 (
        .in_data_in(bubble_select_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_b),
        .in_feedback_stall_in_33(i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_out_feedback_stall_out_33),
        .in_keep_going(bubble_select_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_V0),
        .out_data_out(),
        .out_feedback_out_33(i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_out_feedback_out_33),
        .out_feedback_valid_out_33(i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_out_feedback_valid_out_33),
        .out_stall_out(i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144(STALLENABLE,995)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_backStall) & SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_wireValid) | SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_consumed1 = (~ (SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_backStall) & SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_wireValid) | SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_StallValid = SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_backStall & SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_toReg0 = SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_StallValid & SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_toReg1 = SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_StallValid & SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_or0 = SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_consumed1 & SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_or0);
    assign SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_backStall = SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_V0 = SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_V1 = SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_wireValid = i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_out_valid_out;

    // SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145(STALLENABLE,1052)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_V0 = SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_backStall = i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_and0 = SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_V0;
    assign SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_wireValid = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_V5 & SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_and0;

    // SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121(STALLENABLE,1050)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_backStall = i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_and0 = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_V4;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_wireValid = SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_V0 & SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_and0;

    // SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104(STALLENABLE,1028)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_backStall = i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_and0 = SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_V0;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_wireValid = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_V3 & SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_and0;

    // SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136(STALLENABLE,1024)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_backStall = i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_and0 = SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_V0;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_wireValid = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_V2 & SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_and0;

    // SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129(STALLENABLE,1020)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_backStall = i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_and0 = SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_V1;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_wireValid = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_V1 & SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_and0;

    // redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo(STALLFIFO,614)
    assign redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_valid_in = SE_out_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_V1;
    assign redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_stall_in = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_backStall;
    assign redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_data_in = bubble_select_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_b;
    assign redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_valid_in_bitsignaltemp = redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_valid_in[0];
    assign redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_stall_in_bitsignaltemp = redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_stall_in[0];
    assign redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_valid_out[0] = redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_valid_out_bitsignaltemp;
    assign redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_stall_out[0] = redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo (
        .valid_in(redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_valid_in_bitsignaltemp),
        .stall_in(redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_b),
        .valid_out(redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_valid_out_bitsignaltemp),
        .stall_out(redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_stall_out_bitsignaltemp),
        .data_out(redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo(STALLENABLE,1298)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg0 <= '0;
            SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg1 <= '0;
            SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg2 <= '0;
            SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg3 <= '0;
            SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg4 <= '0;
            SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg5 <= '0;
            SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg6 <= '0;
            SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg7 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg0 <= SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_toReg0;
            // Successor 1
            SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg1 <= SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_toReg1;
            // Successor 2
            SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg2 <= SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_toReg2;
            // Successor 3
            SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg3 <= SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_toReg3;
            // Successor 4
            SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg4 <= SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_toReg4;
            // Successor 5
            SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg5 <= SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_toReg5;
            // Successor 6
            SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg6 <= SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_toReg6;
            // Successor 7
            SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg7 <= SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_toReg7;
        end
    end
    // Input Stall processing
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed0 = (~ (SE_i_next_initerations_zlaswp6_vt_join_backStall) & SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_wireValid) | SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg0;
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed1 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_zlaswp129_backStall) & SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_wireValid) | SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg1;
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed2 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_zlaswp136_backStall) & SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_wireValid) | SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg2;
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed3 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_zlaswp104_backStall) & SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_wireValid) | SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg3;
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed4 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_zlaswp121_backStall) & SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_wireValid) | SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg4;
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed5 = (~ (SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_zlaswp145_backStall) & SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_wireValid) | SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg5;
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed6 = (~ (SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_zlaswp143_backStall) & SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_wireValid) | SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg6;
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed7 = (~ (SE_in_i_llvm_fpga_push_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_zlaswp141_backStall) & SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_wireValid) | SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg7;
    // Consuming
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_StallValid = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_backStall & SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_wireValid;
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_toReg0 = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_StallValid & SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed0;
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_toReg1 = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_StallValid & SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed1;
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_toReg2 = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_StallValid & SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed2;
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_toReg3 = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_StallValid & SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed3;
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_toReg4 = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_StallValid & SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed4;
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_toReg5 = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_StallValid & SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed5;
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_toReg6 = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_StallValid & SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed6;
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_toReg7 = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_StallValid & SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed7;
    // Backward Stall generation
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_or0 = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed0;
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_or1 = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed1 & SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_or0;
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_or2 = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed2 & SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_or1;
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_or3 = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed3 & SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_or2;
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_or4 = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed4 & SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_or3;
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_or5 = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed5 & SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_or4;
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_or6 = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed6 & SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_or5;
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_wireStall = ~ (SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_consumed7 & SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_or6);
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_backStall = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_V0 = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_wireValid & ~ (SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg0);
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_V1 = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_wireValid & ~ (SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg1);
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_V2 = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_wireValid & ~ (SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg2);
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_V3 = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_wireValid & ~ (SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg3);
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_V4 = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_wireValid & ~ (SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg4);
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_V5 = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_wireValid & ~ (SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg5);
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_V6 = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_wireValid & ~ (SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg6);
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_V7 = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_wireValid & ~ (SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_fromReg7);
    // Computing multiple Valid(s)
    assign SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_wireValid = redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_valid_out;

    // SE_i_next_initerations_zlaswp6_vt_join(STALLENABLE,1078)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_next_initerations_zlaswp6_vt_join_fromReg0 <= '0;
            SE_i_next_initerations_zlaswp6_vt_join_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_next_initerations_zlaswp6_vt_join_fromReg0 <= SE_i_next_initerations_zlaswp6_vt_join_toReg0;
            // Successor 1
            SE_i_next_initerations_zlaswp6_vt_join_fromReg1 <= SE_i_next_initerations_zlaswp6_vt_join_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_next_initerations_zlaswp6_vt_join_consumed0 = (~ (i_llvm_fpga_push_i1_lastiniteration_zlaswp9_out_stall_out) & SE_i_next_initerations_zlaswp6_vt_join_wireValid) | SE_i_next_initerations_zlaswp6_vt_join_fromReg0;
    assign SE_i_next_initerations_zlaswp6_vt_join_consumed1 = (~ (i_llvm_fpga_push_i3_initerations_push28_zlaswp7_out_stall_out) & SE_i_next_initerations_zlaswp6_vt_join_wireValid) | SE_i_next_initerations_zlaswp6_vt_join_fromReg1;
    // Consuming
    assign SE_i_next_initerations_zlaswp6_vt_join_StallValid = SE_i_next_initerations_zlaswp6_vt_join_backStall & SE_i_next_initerations_zlaswp6_vt_join_wireValid;
    assign SE_i_next_initerations_zlaswp6_vt_join_toReg0 = SE_i_next_initerations_zlaswp6_vt_join_StallValid & SE_i_next_initerations_zlaswp6_vt_join_consumed0;
    assign SE_i_next_initerations_zlaswp6_vt_join_toReg1 = SE_i_next_initerations_zlaswp6_vt_join_StallValid & SE_i_next_initerations_zlaswp6_vt_join_consumed1;
    // Backward Stall generation
    assign SE_i_next_initerations_zlaswp6_vt_join_or0 = SE_i_next_initerations_zlaswp6_vt_join_consumed0;
    assign SE_i_next_initerations_zlaswp6_vt_join_wireStall = ~ (SE_i_next_initerations_zlaswp6_vt_join_consumed1 & SE_i_next_initerations_zlaswp6_vt_join_or0);
    assign SE_i_next_initerations_zlaswp6_vt_join_backStall = SE_i_next_initerations_zlaswp6_vt_join_wireStall;
    // Valid signal propagation
    assign SE_i_next_initerations_zlaswp6_vt_join_V0 = SE_i_next_initerations_zlaswp6_vt_join_wireValid & ~ (SE_i_next_initerations_zlaswp6_vt_join_fromReg0);
    assign SE_i_next_initerations_zlaswp6_vt_join_V1 = SE_i_next_initerations_zlaswp6_vt_join_wireValid & ~ (SE_i_next_initerations_zlaswp6_vt_join_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_next_initerations_zlaswp6_vt_join_and0 = SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_V1;
    assign SE_i_next_initerations_zlaswp6_vt_join_wireValid = SE_out_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_V0 & SE_i_next_initerations_zlaswp6_vt_join_and0;

    // bubble_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_1_reg(STALLFIFO,1727)
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_1_reg_valid_in = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V0;
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_1_reg_stall_in = SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_backStall;
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_1_reg_valid_in_bitsignaltemp = bubble_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_1_reg_valid_in[0];
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_1_reg_stall_in_bitsignaltemp = bubble_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_1_reg_stall_in[0];
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_1_reg_valid_out[0] = bubble_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_1_reg_stall_out[0] = bubble_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(63),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_1_reg (
        .valid_in(bubble_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo(STALLENABLE,1302)
    // Valid signal propagation
    assign SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_V0 = SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_backStall = in_stall_in | ~ (SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and0 = redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_valid_out;
    assign SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and1 = redist36_i_masked_zlaswp139_q_63_fifo_valid_out & SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and0;
    assign SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and2 = bubble_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_1_reg_valid_out & SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and1;
    assign SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and3 = SE_out_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_V1 & SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and2;
    assign SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and4 = SE_out_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_V1 & SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and3;
    assign SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and5 = SE_out_i_llvm_fpga_mem_memdep_119_zlaswp135_V1 & SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and4;
    assign SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and6 = SE_out_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_V1 & SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and5;
    assign SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and7 = SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_V1 & SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and6;
    assign SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and8 = SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_V1 & SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and7;
    assign SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and9 = SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_V0 & SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and8;
    assign SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_wireValid = SE_out_i_llvm_fpga_mem_memdep_102_zlaswp128_V0 & SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_and9;

    // SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5(STALLENABLE,1015)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_fromReg0 <= SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_fromReg1 <= SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_consumed0 = (~ (SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_backStall) & SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_wireValid) | SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_consumed1 = (~ (SE_i_next_initerations_zlaswp6_vt_join_backStall) & SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_wireValid) | SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_StallValid = SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_backStall & SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_wireValid;
    assign SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_toReg0 = SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_StallValid & SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_consumed0;
    assign SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_toReg1 = SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_StallValid & SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_or0 = SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_consumed0;
    assign SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_wireStall = ~ (SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_consumed1 & SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_or0);
    assign SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_backStall = SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_V0 = SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_wireValid & ~ (SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_V1 = SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_wireValid & ~ (SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_wireValid = i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_out_valid_out;

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // SE_out_i_llvm_fpga_push_i3_initerations_push28_zlaswp7(STALLENABLE,1075)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i3_initerations_push28_zlaswp7_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i3_initerations_push28_zlaswp7_wireValid = i_llvm_fpga_push_i3_initerations_push28_zlaswp7_out_valid_out;

    // rightShiftStage0Idx1Rng1_uid468_i_next_initerations_zlaswp0_shift_x(BITSELECT,467)@158
    assign rightShiftStage0Idx1Rng1_uid468_i_next_initerations_zlaswp0_shift_x_b = bubble_select_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_b[2:1];

    // rightShiftStage0Idx1_uid470_i_next_initerations_zlaswp0_shift_x(BITJOIN,469)@158
    assign rightShiftStage0Idx1_uid470_i_next_initerations_zlaswp0_shift_x_q = {GND_q, rightShiftStage0Idx1Rng1_uid468_i_next_initerations_zlaswp0_shift_x_b};

    // bubble_join_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5(BITJOIN,752)
    assign bubble_join_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_q = i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5(BITSELECT,753)
    assign bubble_select_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_b = $unsigned(bubble_join_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_q[2:0]);

    // rightShiftStage0_uid472_i_next_initerations_zlaswp0_shift_x(MUX,471)@158
    assign rightShiftStage0_uid472_i_next_initerations_zlaswp0_shift_x_s = VCC_q;
    always @(rightShiftStage0_uid472_i_next_initerations_zlaswp0_shift_x_s or bubble_select_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_b or rightShiftStage0Idx1_uid470_i_next_initerations_zlaswp0_shift_x_q)
    begin
        unique case (rightShiftStage0_uid472_i_next_initerations_zlaswp0_shift_x_s)
            1'b0 : rightShiftStage0_uid472_i_next_initerations_zlaswp0_shift_x_q = bubble_select_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_b;
            1'b1 : rightShiftStage0_uid472_i_next_initerations_zlaswp0_shift_x_q = rightShiftStage0Idx1_uid470_i_next_initerations_zlaswp0_shift_x_q;
            default : rightShiftStage0_uid472_i_next_initerations_zlaswp0_shift_x_q = 3'b0;
        endcase
    end

    // i_next_initerations_zlaswp6_vt_select_1(BITSELECT,110)@158
    assign i_next_initerations_zlaswp6_vt_select_1_b = rightShiftStage0_uid472_i_next_initerations_zlaswp0_shift_x_q[1:0];

    // i_next_initerations_zlaswp6_vt_join(BITJOIN,109)@158
    assign i_next_initerations_zlaswp6_vt_join_q = {GND_q, i_next_initerations_zlaswp6_vt_select_1_b};

    // i_llvm_fpga_push_i3_initerations_push28_zlaswp7(BLACKBOX,100)@158
    // in in_stall_in@20000000
    // out out_data_out@159
    // out out_feedback_out_28@20000000
    // out out_feedback_valid_out_28@20000000
    // out out_stall_out@20000000
    // out out_valid_out@159
    zlaswp_i_llvm_fpga_push_i3_initerations_push28_0 thei_llvm_fpga_push_i3_initerations_push28_zlaswp7 (
        .in_data_in(i_next_initerations_zlaswp6_vt_join_q),
        .in_feedback_stall_in_28(i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_out_feedback_stall_out_28),
        .in_keep_going(bubble_select_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i3_initerations_push28_zlaswp7_backStall),
        .in_valid_in(SE_i_next_initerations_zlaswp6_vt_join_V1),
        .out_data_out(),
        .out_feedback_out_28(i_llvm_fpga_push_i3_initerations_push28_zlaswp7_out_feedback_out_28),
        .out_feedback_valid_out_28(i_llvm_fpga_push_i3_initerations_push28_zlaswp7_out_feedback_valid_out_28),
        .out_stall_out(i_llvm_fpga_push_i3_initerations_push28_zlaswp7_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i3_initerations_push28_zlaswp7_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo(BITJOIN,783)
    assign bubble_join_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_q = redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_data_out;

    // bubble_select_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo(BITSELECT,784)
    assign bubble_select_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_b = $unsigned(bubble_join_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_q[0:0]);

    // c_i3_3146(CONSTANT,11)
    assign c_i3_3146_q = $unsigned(3'b011);

    // i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5(BLACKBOX,70)@157
    // in in_stall_in@20000000
    // out out_data_out@158
    // out out_feedback_stall_out_28@20000000
    // out out_stall_out@20000000
    // out out_valid_out@158
    zlaswp_i_llvm_fpga_pop_i3_initerations_pop28_0 thei_llvm_fpga_pop_i3_initerations_pop28_zlaswp5 (
        .in_data_in(c_i3_3146_q),
        .in_dir(bubble_select_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_b),
        .in_feedback_in_28(i_llvm_fpga_push_i3_initerations_push28_zlaswp7_out_feedback_out_28),
        .in_feedback_valid_in_28(i_llvm_fpga_push_i3_initerations_push28_zlaswp7_out_feedback_valid_out_28),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_backStall),
        .in_valid_in(SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_V1),
        .out_data_out(i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_out_data_out),
        .out_feedback_stall_out_28(i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_out_feedback_stall_out_28),
        .out_stall_out(i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_coalesced_delay_2_fifo(STALLENABLE,1312)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_coalesced_delay_2_fifo_fromReg0 <= '0;
            SE_out_coalesced_delay_2_fifo_fromReg1 <= '0;
            SE_out_coalesced_delay_2_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_coalesced_delay_2_fifo_fromReg0 <= SE_out_coalesced_delay_2_fifo_toReg0;
            // Successor 1
            SE_out_coalesced_delay_2_fifo_fromReg1 <= SE_out_coalesced_delay_2_fifo_toReg1;
            // Successor 2
            SE_out_coalesced_delay_2_fifo_fromReg2 <= SE_out_coalesced_delay_2_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_coalesced_delay_2_fifo_consumed0 = (~ (i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_out_stall_out) & SE_out_coalesced_delay_2_fifo_wireValid) | SE_out_coalesced_delay_2_fifo_fromReg0;
    assign SE_out_coalesced_delay_2_fifo_consumed1 = (~ (i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_out_stall_out) & SE_out_coalesced_delay_2_fifo_wireValid) | SE_out_coalesced_delay_2_fifo_fromReg1;
    assign SE_out_coalesced_delay_2_fifo_consumed2 = (~ (i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_out_stall_out) & SE_out_coalesced_delay_2_fifo_wireValid) | SE_out_coalesced_delay_2_fifo_fromReg2;
    // Consuming
    assign SE_out_coalesced_delay_2_fifo_StallValid = SE_out_coalesced_delay_2_fifo_backStall & SE_out_coalesced_delay_2_fifo_wireValid;
    assign SE_out_coalesced_delay_2_fifo_toReg0 = SE_out_coalesced_delay_2_fifo_StallValid & SE_out_coalesced_delay_2_fifo_consumed0;
    assign SE_out_coalesced_delay_2_fifo_toReg1 = SE_out_coalesced_delay_2_fifo_StallValid & SE_out_coalesced_delay_2_fifo_consumed1;
    assign SE_out_coalesced_delay_2_fifo_toReg2 = SE_out_coalesced_delay_2_fifo_StallValid & SE_out_coalesced_delay_2_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_coalesced_delay_2_fifo_or0 = SE_out_coalesced_delay_2_fifo_consumed0;
    assign SE_out_coalesced_delay_2_fifo_or1 = SE_out_coalesced_delay_2_fifo_consumed1 & SE_out_coalesced_delay_2_fifo_or0;
    assign SE_out_coalesced_delay_2_fifo_wireStall = ~ (SE_out_coalesced_delay_2_fifo_consumed2 & SE_out_coalesced_delay_2_fifo_or1);
    assign SE_out_coalesced_delay_2_fifo_backStall = SE_out_coalesced_delay_2_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_coalesced_delay_2_fifo_V0 = SE_out_coalesced_delay_2_fifo_wireValid & ~ (SE_out_coalesced_delay_2_fifo_fromReg0);
    assign SE_out_coalesced_delay_2_fifo_V1 = SE_out_coalesced_delay_2_fifo_wireValid & ~ (SE_out_coalesced_delay_2_fifo_fromReg1);
    assign SE_out_coalesced_delay_2_fifo_V2 = SE_out_coalesced_delay_2_fifo_wireValid & ~ (SE_out_coalesced_delay_2_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_coalesced_delay_2_fifo_and0 = coalesced_delay_2_fifo_valid_out;
    assign SE_out_coalesced_delay_2_fifo_wireValid = SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_V0 & SE_out_coalesced_delay_2_fifo_and0;

    // SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo(STALLENABLE,1211)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_fromReg0 <= '0;
            SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_fromReg0 <= SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_toReg0;
            // Successor 1
            SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_fromReg1 <= SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_consumed0 = (~ (SE_out_coalesced_delay_2_fifo_backStall) & SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_wireValid) | SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_fromReg0;
    assign SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_consumed1 = (~ (i_llvm_fpga_pop_i3_initerations_pop28_zlaswp5_out_stall_out) & SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_wireValid) | SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_fromReg1;
    // Consuming
    assign SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_StallValid = SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_backStall & SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_wireValid;
    assign SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_toReg0 = SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_StallValid & SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_consumed0;
    assign SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_toReg1 = SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_StallValid & SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_or0 = SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_consumed0;
    assign SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_wireStall = ~ (SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_consumed1 & SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_or0);
    assign SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_backStall = SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_V0 = SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_wireValid & ~ (SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_fromReg0);
    assign SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_V1 = SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_wireValid & ~ (SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_wireValid = redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_valid_out;

    // redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo(STALLFIFO,567)
    assign redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_valid_in = SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_V1;
    assign redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_stall_in = SE_out_redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_backStall;
    assign redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_data_in = bubble_select_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_b;
    assign redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_valid_in_bitsignaltemp = redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_valid_in[0];
    assign redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_stall_in_bitsignaltemp = redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_stall_in[0];
    assign redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_valid_out[0] = redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_valid_out_bitsignaltemp;
    assign redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_stall_out[0] = redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(63),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo (
        .valid_in(redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_valid_in_bitsignaltemp),
        .stall_in(redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_b),
        .valid_out(redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_valid_out_bitsignaltemp),
        .stall_out(redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_stall_out_bitsignaltemp),
        .data_out(redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo(STALLFIFO,566)
    assign redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_in = SE_redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V10;
    assign redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_in = SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_backStall;
    assign redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_data_in = redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_q;
    assign redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_in_bitsignaltemp = redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_in[0];
    assign redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_in_bitsignaltemp = redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_in[0];
    assign redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_out[0] = redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_out_bitsignaltemp;
    assign redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_out[0] = redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo (
        .valid_in(redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_in_bitsignaltemp),
        .stall_in(redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_in_bitsignaltemp),
        .data_in(redist3_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_q),
        .valid_out(redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_out_bitsignaltemp),
        .stall_out(redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_out_bitsignaltemp),
        .data_out(redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo(STALLENABLE,1209)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg0 <= '0;
            SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg0 <= SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_toReg0;
            // Successor 1
            SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg1 <= SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_consumed0 = (~ (i_llvm_fpga_pipeline_keep_going_zlaswp4_out_stall_out) & SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireValid) | SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg0;
    assign SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_consumed1 = (~ (redist5_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_stall_out) & SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireValid) | SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg1;
    // Consuming
    assign SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_StallValid = SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_backStall & SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireValid;
    assign SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_toReg0 = SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_StallValid & SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_consumed0;
    assign SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_toReg1 = SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_StallValid & SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_or0 = SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_consumed0;
    assign SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireStall = ~ (SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_consumed1 & SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_or0);
    assign SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_backStall = SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_V0 = SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireValid & ~ (SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg0);
    assign SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_V1 = SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireValid & ~ (SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireValid = redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_out;

    // SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4(STALLENABLE,959)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg2 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg3 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg4 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg5 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg6 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg7 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg8 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg9 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg10 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg11 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg12 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg13 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg14 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg15 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg16 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg17 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg18 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg19 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg20 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg0 <= SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg1 <= SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg2 <= SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg3 <= SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg3;
            // Successor 4
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg4 <= SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg4;
            // Successor 5
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg5 <= SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg5;
            // Successor 6
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg6 <= SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg6;
            // Successor 7
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg7 <= SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg7;
            // Successor 8
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg8 <= SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg8;
            // Successor 9
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg9 <= SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg9;
            // Successor 10
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg10 <= SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg10;
            // Successor 11
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg11 <= SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg11;
            // Successor 12
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg12 <= SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg12;
            // Successor 13
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg13 <= SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg13;
            // Successor 14
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg14 <= SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg14;
            // Successor 15
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg15 <= SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg15;
            // Successor 16
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg16 <= SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg16;
            // Successor 17
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg17 <= SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg17;
            // Successor 18
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg18 <= SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg18;
            // Successor 19
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg19 <= SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg19;
            // Successor 20
            SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg20 <= SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg20;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed0 = (~ (bubble_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_1_reg_stall_out) & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg0;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed1 = (~ (SE_out_redist57_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_zlaswp42_out_data_out_32_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg1;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed2 = (~ (SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_zlaswp46_out_data_out_94_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg2;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed3 = (~ (SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_zlaswp88_out_data_out_32_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg3;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed4 = (~ (SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_zlaswp105_out_data_out_94_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg4;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed5 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_zlaswp78_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg5;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed6 = (~ (SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_zlaswp79_out_data_out_32_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg6;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed7 = (~ (SE_i_lm3615_toi1_intcast65_zlaswp76_sel_x_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg7;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed8 = (~ (SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_zlaswp110_out_data_out_32_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg8;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed9 = (~ (SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_zlaswp37_out_data_out_94_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg9;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed10 = (~ (SE_i_lm3816_toi1_intcast81_zlaswp101_sel_x_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg10;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed11 = (~ (SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_zlaswp83_out_data_out_94_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg11;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed12 = (~ (SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_zlaswp40_out_data_out_94_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg12;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed13 = (~ (SE_out_redist43_i_llvm_fpga_pop_i1_pop40_zlaswp26_out_data_out_33_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg13;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed14 = (~ (SE_out_redist42_i_llvm_fpga_pop_i1_reduction_zlaswp_33228_pop38_zlaswp61_out_data_out_32_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg14;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed15 = (~ (SE_out_redist41_i_llvm_fpga_pop_i32_lm18611229_pop39_zlaswp68_out_data_out_94_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg15;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed16 = (~ (SE_out_redist39_i_llvm_fpga_pop_i32_lm19012230_pop41_zlaswp13_out_data_out_94_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg16;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed17 = (~ (SE_out_redist37_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_zlaswp19_out_data_out_33_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg17;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed18 = (~ (SE_out_redist26_i_storemerge68_replace_phi_zlaswp12_q_37_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg18;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed19 = (~ (SE_out_redist35_i_next_cleanups_zlaswp34_q_32_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg19;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed20 = (~ (redist58_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_31_fifo_stall_out) & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg20;
    // Consuming
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_StallValid = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_backStall & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg0 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed0;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg1 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed1;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg2 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed2;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg3 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed3;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg4 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed4;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg5 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed5;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg6 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed6;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg7 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed7;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg8 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed8;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg9 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed9;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg10 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed10;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg11 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed11;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg12 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed12;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg13 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed13;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg14 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed14;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg15 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed15;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg16 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed16;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg17 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed17;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg18 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed18;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg19 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed19;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_toReg20 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed20;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or0 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed0;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or1 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed1 & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or0;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or2 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed2 & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or1;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or3 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed3 & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or2;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or4 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed4 & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or3;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or5 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed5 & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or4;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or6 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed6 & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or5;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or7 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed7 & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or6;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or8 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed8 & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or7;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or9 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed9 & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or8;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or10 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed10 & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or9;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or11 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed11 & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or10;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or12 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed12 & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or11;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or13 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed13 & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or12;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or14 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed14 & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or13;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or15 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed15 & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or14;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or16 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed16 & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or15;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or17 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed17 & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or16;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or18 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed18 & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or17;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or19 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed19 & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or18;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireStall = ~ (SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_consumed20 & SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_or19);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_backStall = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V0 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg0);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V1 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg1);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V2 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg2);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V3 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg3);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V4 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg4);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V5 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg5);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V6 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg6);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V7 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg7);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V8 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg8);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V9 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg9);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V10 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg10);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V11 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg11);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V12 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg12);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V13 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg13);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V14 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg14);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V15 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg15);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V16 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg16);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V17 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg17);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V18 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg18);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V19 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg19);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_V20 = SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_fromReg20);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_wireValid = i_llvm_fpga_pipeline_keep_going_zlaswp4_out_valid_out;

    // SE_out_i_llvm_fpga_push_i1_notexitcond_zlaswp32(STALLENABLE,1055)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_notexitcond_zlaswp32_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_notexitcond_zlaswp32_wireValid = i_llvm_fpga_push_i1_notexitcond_zlaswp32_out_valid_out;

    // bubble_join_redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo(BITJOIN,819)
    assign bubble_join_redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_q = redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_data_out;

    // bubble_select_redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo(BITSELECT,820)
    assign bubble_select_redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_b = $unsigned(bubble_join_redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_notexitcond_zlaswp32(BLACKBOX,90)@95
    // in in_stall_in@20000000
    // out out_data_out@96
    // out out_feedback_out_3@20000000
    // out out_feedback_valid_out_3@20000000
    // out out_stall_out@20000000
    // out out_valid_out@96
    zlaswp_i_llvm_fpga_push_i1_notexitcond_0 thei_llvm_fpga_push_i1_notexitcond_zlaswp32 (
        .in_data_in(bubble_select_redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_b),
        .in_feedback_stall_in_3(i_llvm_fpga_pipeline_keep_going_zlaswp4_out_not_exitcond_stall_out),
        .in_first_cleanup(bubble_select_redist19_i_first_cleanup_zlaswp1_sel_x_b_31_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_notexitcond_zlaswp32_backStall),
        .in_valid_in(SE_out_redist31_i_phi_decision211_xor_and_i0_zlaswp30_q_32_fifo_V0),
        .out_data_out(),
        .out_feedback_out_3(i_llvm_fpga_push_i1_notexitcond_zlaswp32_out_feedback_out_3),
        .out_feedback_valid_out_3(i_llvm_fpga_push_i1_notexitcond_zlaswp32_out_feedback_valid_out_3),
        .out_stall_out(i_llvm_fpga_push_i1_notexitcond_zlaswp32_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_notexitcond_zlaswp32_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_push_i1_lastiniteration_zlaswp9(STALLENABLE,1017)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_lastiniteration_zlaswp9_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_lastiniteration_zlaswp9_wireValid = i_llvm_fpga_push_i1_lastiniteration_zlaswp9_out_valid_out;

    // i_last_initeration_zlaswp8_sel_x(BITSELECT,374)@158
    assign i_last_initeration_zlaswp8_sel_x_b = i_next_initerations_zlaswp6_vt_join_q[0:0];

    // i_llvm_fpga_push_i1_lastiniteration_zlaswp9(BLACKBOX,71)@158
    // in in_stall_in@20000000
    // out out_data_out@159
    // out out_feedback_out_2@20000000
    // out out_feedback_valid_out_2@20000000
    // out out_stall_out@20000000
    // out out_valid_out@159
    zlaswp_i_llvm_fpga_push_i1_lastiniteration_0 thei_llvm_fpga_push_i1_lastiniteration_zlaswp9 (
        .in_data_in(i_last_initeration_zlaswp8_sel_x_b),
        .in_feedback_stall_in_2(i_llvm_fpga_pipeline_keep_going_zlaswp4_out_initeration_stall_out),
        .in_keep_going(bubble_select_redist59_i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out_62_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_lastiniteration_zlaswp9_backStall),
        .in_valid_in(SE_i_next_initerations_zlaswp6_vt_join_V0),
        .out_data_out(),
        .out_feedback_out_2(i_llvm_fpga_push_i1_lastiniteration_zlaswp9_out_feedback_out_2),
        .out_feedback_valid_out_2(i_llvm_fpga_push_i1_lastiniteration_zlaswp9_out_feedback_valid_out_2),
        .out_stall_out(i_llvm_fpga_push_i1_lastiniteration_zlaswp9_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_lastiniteration_zlaswp9_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo(BITJOIN,780)
    assign bubble_join_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_q = redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_data_out;

    // bubble_select_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo(BITSELECT,781)
    assign bubble_select_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_b = $unsigned(bubble_join_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_q[0:0]);

    // i_llvm_fpga_pipeline_keep_going_zlaswp4(BLACKBOX,42)@95
    // in in_stall_in@20000000
    // out out_data_out@96
    // out out_exiting_stall_out@20000000
    // out out_exiting_valid_out@20000000
    // out out_initeration_stall_out@20000000
    // out out_not_exitcond_stall_out@20000000
    // out out_pipeline_valid_out@20000000
    // out out_stall_out@20000000
    // out out_valid_out@96
    zlaswp_i_llvm_fpga_pipeline_keep_going_0 thei_llvm_fpga_pipeline_keep_going_zlaswp4 (
        .in_data_in(bubble_select_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_b),
        .in_initeration_in(i_llvm_fpga_push_i1_lastiniteration_zlaswp9_out_feedback_out_2),
        .in_initeration_valid_in(i_llvm_fpga_push_i1_lastiniteration_zlaswp9_out_feedback_valid_out_2),
        .in_not_exitcond_in(i_llvm_fpga_push_i1_notexitcond_zlaswp32_out_feedback_out_3),
        .in_not_exitcond_valid_in(i_llvm_fpga_push_i1_notexitcond_zlaswp32_out_feedback_valid_out_3),
        .in_pipeline_stall_in(in_pipeline_stall_in),
        .in_stall_in(SE_out_i_llvm_fpga_pipeline_keep_going_zlaswp4_backStall),
        .in_valid_in(SE_out_redist4_zlaswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_V0),
        .out_data_out(i_llvm_fpga_pipeline_keep_going_zlaswp4_out_data_out),
        .out_exiting_stall_out(i_llvm_fpga_pipeline_keep_going_zlaswp4_out_exiting_stall_out),
        .out_exiting_valid_out(i_llvm_fpga_pipeline_keep_going_zlaswp4_out_exiting_valid_out),
        .out_initeration_stall_out(i_llvm_fpga_pipeline_keep_going_zlaswp4_out_initeration_stall_out),
        .out_not_exitcond_stall_out(i_llvm_fpga_pipeline_keep_going_zlaswp4_out_not_exitcond_stall_out),
        .out_pipeline_valid_out(i_llvm_fpga_pipeline_keep_going_zlaswp4_out_pipeline_valid_out),
        .out_stall_out(i_llvm_fpga_pipeline_keep_going_zlaswp4_out_stall_out),
        .out_valid_out(i_llvm_fpga_pipeline_keep_going_zlaswp4_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // ext_sig_sync_out(GPOUT,15)
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_zlaswp4_exiting_valid_out = i_llvm_fpga_pipeline_keep_going_zlaswp4_out_exiting_valid_out;
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_zlaswp4_exiting_stall_out = i_llvm_fpga_pipeline_keep_going_zlaswp4_out_exiting_stall_out;

    // pipeline_valid_out_sync(GPOUT,310)
    assign out_pipeline_valid_out = i_llvm_fpga_pipeline_keep_going_zlaswp4_out_pipeline_valid_out;

    // sync_out(GPOUT,320)@0
    assign out_stall_out = SE_stall_entry_backStall;

    // dupName_0_ext_sig_sync_out_x(GPOUT,327)
    assign out_lm3213_zlaswp_avm_address = i_llvm_fpga_mem_lm3213_zlaswp55_out_lm3213_zlaswp_avm_address;
    assign out_lm3213_zlaswp_avm_enable = i_llvm_fpga_mem_lm3213_zlaswp55_out_lm3213_zlaswp_avm_enable;
    assign out_lm3213_zlaswp_avm_read = i_llvm_fpga_mem_lm3213_zlaswp55_out_lm3213_zlaswp_avm_read;
    assign out_lm3213_zlaswp_avm_write = i_llvm_fpga_mem_lm3213_zlaswp55_out_lm3213_zlaswp_avm_write;
    assign out_lm3213_zlaswp_avm_writedata = i_llvm_fpga_mem_lm3213_zlaswp55_out_lm3213_zlaswp_avm_writedata;
    assign out_lm3213_zlaswp_avm_byteenable = i_llvm_fpga_mem_lm3213_zlaswp55_out_lm3213_zlaswp_avm_byteenable;
    assign out_lm3213_zlaswp_avm_burstcount = i_llvm_fpga_mem_lm3213_zlaswp55_out_lm3213_zlaswp_avm_burstcount;

    // bubble_join_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo(BITJOIN,909)
    assign bubble_join_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_q = redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_data_out;

    // bubble_select_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo(BITSELECT,910)
    assign bubble_select_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_b = $unsigned(bubble_join_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_q[0:0]);

    // bubble_join_redist36_i_masked_zlaswp139_q_63_fifo(BITJOIN,834)
    assign bubble_join_redist36_i_masked_zlaswp139_q_63_fifo_q = redist36_i_masked_zlaswp139_q_63_fifo_data_out;

    // bubble_select_redist36_i_masked_zlaswp139_q_63_fifo(BITSELECT,835)
    assign bubble_select_redist36_i_masked_zlaswp139_q_63_fifo_b = $unsigned(bubble_join_redist36_i_masked_zlaswp139_q_63_fifo_q[0:0]);

    // dupName_0_sync_out_x(GPOUT,329)@158
    assign out_ZZ7zlaswp_PiP8TYPE_3_S_S_S_S_S_E2ix_static_1_replace_phi221_pop31 = bubble_select_i_llvm_fpga_pop_i32_zz7zlaswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_zlaswp140_b;
    assign out_lm3213_toi1_intcast56 = bubble_select_redist18_i_lm3213_toi1_intcast56_zlaswp56_sel_x_b_62_fifo_b;
    assign out_masked = bubble_select_redist36_i_masked_zlaswp139_q_63_fifo_b;
    assign out_memdep_102 = bubble_select_i_llvm_fpga_mem_memdep_102_zlaswp128_b;
    assign out_memdep_119 = bubble_select_i_llvm_fpga_mem_memdep_119_zlaswp135_b;
    assign out_memdep_71 = bubble_select_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_b;
    assign out_memdep_87 = bubble_select_redist60_i_llvm_fpga_mem_memdep_87_zlaswp120_out_o_writeack_31_fifo_b;
    assign out_notcmp193223_pop33 = bubble_select_i_llvm_fpga_pop_i1_notcmp193223_pop33_zlaswp144_b;
    assign out_phi_decision209_xor_and_i0222_pop32 = bubble_select_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_zlaswp142_b;
    assign out_valid_out = SE_out_redist61_i_llvm_fpga_mem_memdep_71_zlaswp97_out_o_writeack_31_fifo_V0;

    // dupName_1_ext_sig_sync_out_x(GPOUT,331)
    assign out_lm3414_zlaswp_avm_address = i_llvm_fpga_mem_lm3414_zlaswp66_out_lm3414_zlaswp_avm_address;
    assign out_lm3414_zlaswp_avm_enable = i_llvm_fpga_mem_lm3414_zlaswp66_out_lm3414_zlaswp_avm_enable;
    assign out_lm3414_zlaswp_avm_read = i_llvm_fpga_mem_lm3414_zlaswp66_out_lm3414_zlaswp_avm_read;
    assign out_lm3414_zlaswp_avm_write = i_llvm_fpga_mem_lm3414_zlaswp66_out_lm3414_zlaswp_avm_write;
    assign out_lm3414_zlaswp_avm_writedata = i_llvm_fpga_mem_lm3414_zlaswp66_out_lm3414_zlaswp_avm_writedata;
    assign out_lm3414_zlaswp_avm_byteenable = i_llvm_fpga_mem_lm3414_zlaswp66_out_lm3414_zlaswp_avm_byteenable;
    assign out_lm3414_zlaswp_avm_burstcount = i_llvm_fpga_mem_lm3414_zlaswp66_out_lm3414_zlaswp_avm_burstcount;

    // dupName_2_ext_sig_sync_out_x(GPOUT,333)
    assign out_lm3615_zlaswp_avm_address = i_llvm_fpga_mem_lm3615_zlaswp75_out_lm3615_zlaswp_avm_address;
    assign out_lm3615_zlaswp_avm_enable = i_llvm_fpga_mem_lm3615_zlaswp75_out_lm3615_zlaswp_avm_enable;
    assign out_lm3615_zlaswp_avm_read = i_llvm_fpga_mem_lm3615_zlaswp75_out_lm3615_zlaswp_avm_read;
    assign out_lm3615_zlaswp_avm_write = i_llvm_fpga_mem_lm3615_zlaswp75_out_lm3615_zlaswp_avm_write;
    assign out_lm3615_zlaswp_avm_writedata = i_llvm_fpga_mem_lm3615_zlaswp75_out_lm3615_zlaswp_avm_writedata;
    assign out_lm3615_zlaswp_avm_byteenable = i_llvm_fpga_mem_lm3615_zlaswp75_out_lm3615_zlaswp_avm_byteenable;
    assign out_lm3615_zlaswp_avm_burstcount = i_llvm_fpga_mem_lm3615_zlaswp75_out_lm3615_zlaswp_avm_burstcount;

    // dupName_3_ext_sig_sync_out_x(GPOUT,335)
    assign out_memdep_71_zlaswp_avm_address = i_llvm_fpga_mem_memdep_71_zlaswp97_out_memdep_71_zlaswp_avm_address;
    assign out_memdep_71_zlaswp_avm_enable = i_llvm_fpga_mem_memdep_71_zlaswp97_out_memdep_71_zlaswp_avm_enable;
    assign out_memdep_71_zlaswp_avm_read = i_llvm_fpga_mem_memdep_71_zlaswp97_out_memdep_71_zlaswp_avm_read;
    assign out_memdep_71_zlaswp_avm_write = i_llvm_fpga_mem_memdep_71_zlaswp97_out_memdep_71_zlaswp_avm_write;
    assign out_memdep_71_zlaswp_avm_writedata = i_llvm_fpga_mem_memdep_71_zlaswp97_out_memdep_71_zlaswp_avm_writedata;
    assign out_memdep_71_zlaswp_avm_byteenable = i_llvm_fpga_mem_memdep_71_zlaswp97_out_memdep_71_zlaswp_avm_byteenable;
    assign out_memdep_71_zlaswp_avm_burstcount = i_llvm_fpga_mem_memdep_71_zlaswp97_out_memdep_71_zlaswp_avm_burstcount;

    // dupName_4_ext_sig_sync_out_x(GPOUT,337)
    assign out_lsu_memdep_71_o_active = i_llvm_fpga_mem_memdep_71_zlaswp97_out_lsu_memdep_71_o_active;

    // dupName_5_ext_sig_sync_out_x(GPOUT,339)
    assign out_lm3816_zlaswp_avm_address = i_llvm_fpga_mem_lm3816_zlaswp100_out_lm3816_zlaswp_avm_address;
    assign out_lm3816_zlaswp_avm_enable = i_llvm_fpga_mem_lm3816_zlaswp100_out_lm3816_zlaswp_avm_enable;
    assign out_lm3816_zlaswp_avm_read = i_llvm_fpga_mem_lm3816_zlaswp100_out_lm3816_zlaswp_avm_read;
    assign out_lm3816_zlaswp_avm_write = i_llvm_fpga_mem_lm3816_zlaswp100_out_lm3816_zlaswp_avm_write;
    assign out_lm3816_zlaswp_avm_writedata = i_llvm_fpga_mem_lm3816_zlaswp100_out_lm3816_zlaswp_avm_writedata;
    assign out_lm3816_zlaswp_avm_byteenable = i_llvm_fpga_mem_lm3816_zlaswp100_out_lm3816_zlaswp_avm_byteenable;
    assign out_lm3816_zlaswp_avm_burstcount = i_llvm_fpga_mem_lm3816_zlaswp100_out_lm3816_zlaswp_avm_burstcount;

    // dupName_6_ext_sig_sync_out_x(GPOUT,341)
    assign out_memdep_87_zlaswp_avm_address = i_llvm_fpga_mem_memdep_87_zlaswp120_out_memdep_87_zlaswp_avm_address;
    assign out_memdep_87_zlaswp_avm_enable = i_llvm_fpga_mem_memdep_87_zlaswp120_out_memdep_87_zlaswp_avm_enable;
    assign out_memdep_87_zlaswp_avm_read = i_llvm_fpga_mem_memdep_87_zlaswp120_out_memdep_87_zlaswp_avm_read;
    assign out_memdep_87_zlaswp_avm_write = i_llvm_fpga_mem_memdep_87_zlaswp120_out_memdep_87_zlaswp_avm_write;
    assign out_memdep_87_zlaswp_avm_writedata = i_llvm_fpga_mem_memdep_87_zlaswp120_out_memdep_87_zlaswp_avm_writedata;
    assign out_memdep_87_zlaswp_avm_byteenable = i_llvm_fpga_mem_memdep_87_zlaswp120_out_memdep_87_zlaswp_avm_byteenable;
    assign out_memdep_87_zlaswp_avm_burstcount = i_llvm_fpga_mem_memdep_87_zlaswp120_out_memdep_87_zlaswp_avm_burstcount;

    // dupName_7_ext_sig_sync_out_x(GPOUT,342)
    assign out_lsu_memdep_87_o_active = i_llvm_fpga_mem_memdep_87_zlaswp120_out_lsu_memdep_87_o_active;

    // dupName_8_ext_sig_sync_out_x(GPOUT,343)
    assign out_memdep_102_zlaswp_avm_address = i_llvm_fpga_mem_memdep_102_zlaswp128_out_memdep_102_zlaswp_avm_address;
    assign out_memdep_102_zlaswp_avm_enable = i_llvm_fpga_mem_memdep_102_zlaswp128_out_memdep_102_zlaswp_avm_enable;
    assign out_memdep_102_zlaswp_avm_read = i_llvm_fpga_mem_memdep_102_zlaswp128_out_memdep_102_zlaswp_avm_read;
    assign out_memdep_102_zlaswp_avm_write = i_llvm_fpga_mem_memdep_102_zlaswp128_out_memdep_102_zlaswp_avm_write;
    assign out_memdep_102_zlaswp_avm_writedata = i_llvm_fpga_mem_memdep_102_zlaswp128_out_memdep_102_zlaswp_avm_writedata;
    assign out_memdep_102_zlaswp_avm_byteenable = i_llvm_fpga_mem_memdep_102_zlaswp128_out_memdep_102_zlaswp_avm_byteenable;
    assign out_memdep_102_zlaswp_avm_burstcount = i_llvm_fpga_mem_memdep_102_zlaswp128_out_memdep_102_zlaswp_avm_burstcount;

    // dupName_9_ext_sig_sync_out_x(GPOUT,344)
    assign out_lsu_memdep_102_o_active = i_llvm_fpga_mem_memdep_102_zlaswp128_out_lsu_memdep_102_o_active;

    // dupName_10_ext_sig_sync_out_x(GPOUT,345)
    assign out_memdep_119_zlaswp_avm_address = i_llvm_fpga_mem_memdep_119_zlaswp135_out_memdep_119_zlaswp_avm_address;
    assign out_memdep_119_zlaswp_avm_enable = i_llvm_fpga_mem_memdep_119_zlaswp135_out_memdep_119_zlaswp_avm_enable;
    assign out_memdep_119_zlaswp_avm_read = i_llvm_fpga_mem_memdep_119_zlaswp135_out_memdep_119_zlaswp_avm_read;
    assign out_memdep_119_zlaswp_avm_write = i_llvm_fpga_mem_memdep_119_zlaswp135_out_memdep_119_zlaswp_avm_write;
    assign out_memdep_119_zlaswp_avm_writedata = i_llvm_fpga_mem_memdep_119_zlaswp135_out_memdep_119_zlaswp_avm_writedata;
    assign out_memdep_119_zlaswp_avm_byteenable = i_llvm_fpga_mem_memdep_119_zlaswp135_out_memdep_119_zlaswp_avm_byteenable;
    assign out_memdep_119_zlaswp_avm_burstcount = i_llvm_fpga_mem_memdep_119_zlaswp135_out_memdep_119_zlaswp_avm_burstcount;

    // dupName_11_ext_sig_sync_out_x(GPOUT,346)
    assign out_lsu_memdep_119_o_active = i_llvm_fpga_mem_memdep_119_zlaswp135_out_lsu_memdep_119_o_active;

endmodule
