{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 29 15:51:12 2017 " "Info: Processing started: Thu Jun 29 15:51:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ad9226 -c ad9226 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ad9226 -c ad9226" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ad9226 EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"ad9226\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_65M:inst\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"pll_65M:inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_65M:inst\|altpll:altpll_component\|_clk0 13 5 0 0 " "Info: Implementing clock multiplication of 13, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_65M:inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_65M:inst\|altpll:altpll_component\|_clk1 13 10 0 0 " "Info: Implementing clock multiplication of 13, clock division of 10, and phase shift of 0 degrees (0 ps) for pll_65M:inst\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 27 " "Warning: No exact pin location assignment(s) for 12 pins of 27 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "date_out\[0\] " "Info: Pin date_out\[0\] not assigned to an exact location on the device" {  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { date_out[0] } } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "date_out\[0\]" } } } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 128 960 1136 144 "date_out\[0..11\]" "" } } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { date_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "date_out\[1\] " "Info: Pin date_out\[1\] not assigned to an exact location on the device" {  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { date_out[1] } } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "date_out\[1\]" } } } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 128 960 1136 144 "date_out\[0..11\]" "" } } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { date_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "date_out\[2\] " "Info: Pin date_out\[2\] not assigned to an exact location on the device" {  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { date_out[2] } } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "date_out\[2\]" } } } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 128 960 1136 144 "date_out\[0..11\]" "" } } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { date_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "date_out\[3\] " "Info: Pin date_out\[3\] not assigned to an exact location on the device" {  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { date_out[3] } } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "date_out\[3\]" } } } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 128 960 1136 144 "date_out\[0..11\]" "" } } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { date_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "date_out\[4\] " "Info: Pin date_out\[4\] not assigned to an exact location on the device" {  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { date_out[4] } } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "date_out\[4\]" } } } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 128 960 1136 144 "date_out\[0..11\]" "" } } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { date_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "date_out\[5\] " "Info: Pin date_out\[5\] not assigned to an exact location on the device" {  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { date_out[5] } } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "date_out\[5\]" } } } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 128 960 1136 144 "date_out\[0..11\]" "" } } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { date_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "date_out\[6\] " "Info: Pin date_out\[6\] not assigned to an exact location on the device" {  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { date_out[6] } } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "date_out\[6\]" } } } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 128 960 1136 144 "date_out\[0..11\]" "" } } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { date_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "date_out\[7\] " "Info: Pin date_out\[7\] not assigned to an exact location on the device" {  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { date_out[7] } } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "date_out\[7\]" } } } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 128 960 1136 144 "date_out\[0..11\]" "" } } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { date_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "date_out\[8\] " "Info: Pin date_out\[8\] not assigned to an exact location on the device" {  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { date_out[8] } } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "date_out\[8\]" } } } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 128 960 1136 144 "date_out\[0..11\]" "" } } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { date_out[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "date_out\[9\] " "Info: Pin date_out\[9\] not assigned to an exact location on the device" {  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { date_out[9] } } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "date_out\[9\]" } } } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 128 960 1136 144 "date_out\[0..11\]" "" } } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { date_out[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "date_out\[10\] " "Info: Pin date_out\[10\] not assigned to an exact location on the device" {  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { date_out[10] } } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "date_out\[10\]" } } } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 128 960 1136 144 "date_out\[0..11\]" "" } } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { date_out[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "date_out\[11\] " "Info: Pin date_out\[11\] not assigned to an exact location on the device" {  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { date_out[11] } } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "date_out\[11\]" } } } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 128 960 1136 144 "date_out\[0..11\]" "" } } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { date_out[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node clk (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/fpga/modelsim/quartus/bin/pin_planner.ppl" { clk } } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_65M:inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node pll_65M:inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_65M:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_65M:inst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1) " "Info: Automatically promoted node pll_65M:inst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_65M:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fenpin:inst3\|fout  " "Info: Automatically promoted node fenpin:inst3\|fout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { fenpin:inst3|fout } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|clr_reg  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|clr_reg~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|clr_reg~_wirecell" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|clr_reg" } } } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~29 " "Info: Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~29" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~29 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~3 " "Info: Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~3" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 3.3V 0 12 0 " "Info: Number of I/O pins in group: 12 (unused VREF, 3.3V VCCIO, 0 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 7 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 12 11 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 22 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_65M:inst\|altpll:altpll_component\|pll clk\[1\] ad_clk " "Warning: PLL \"pll_65M:inst\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"ad_clk\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "pll_65M.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/pll_65M.v" 92 0 0 } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 88 120 360 264 "inst" "" } } } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 256 384 560 272 "ad_clk" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register ad9226:inst2\|date_out\[4\] register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[10\] -2.638 ns " "Info: Slack time is -2.638 ns between source register \"ad9226:inst2\|date_out\[4\]\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[10\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-1.891 ns + Largest register register " "Info: + Largest register to register requirement is -1.891 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 429 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 429; COMB Node = 'clk~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[10\] 3 REG Unassigned 3 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[10\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[10] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 847 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 429 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 429; COMB Node = 'clk~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[10\] 3 REG Unassigned 3 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[10\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[10] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 847 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_65M:inst\|altpll:altpll_component\|_clk0 source 5.128 ns   Shortest register " "Info:   Shortest clock path from clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" to source register is 5.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_65M:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_65M:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.000 ns) 0.840 ns pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB Unassigned 2 " "Info: 2: + IC(0.840 ns) + CELL(0.000 ns) = 0.840 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.840 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.970 ns) 2.642 ns fenpin:inst3\|fout 3 REG Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.970 ns) = 2.642 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'fenpin:inst3\|fout'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.000 ns) 3.630 ns fenpin:inst3\|fout~clkctrl 4 COMB Unassigned 12 " "Info: 4: + IC(0.988 ns) + CELL(0.000 ns) = 3.630 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'fenpin:inst3\|fout~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { fenpin:inst3|fout fenpin:inst3|fout~clkctrl } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 5.128 ns ad9226:inst2\|date_out\[4\] 5 REG Unassigned 3 " "Info: 5: + IC(0.832 ns) + CELL(0.666 ns) = 5.128 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'ad9226:inst2\|date_out\[4\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { fenpin:inst3|fout~clkctrl ad9226:inst2|date_out[4] } "NODE_NAME" } } { "ad9226.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 31.90 % ) " "Info: Total cell delay = 1.636 ns ( 31.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.492 ns ( 68.10 % ) " "Info: Total interconnect delay = 3.492 ns ( 68.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_65M:inst\|altpll:altpll_component\|_clk0 source 5.128 ns   Longest register " "Info:   Longest clock path from clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" to source register is 5.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_65M:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_65M:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.000 ns) 0.840 ns pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB Unassigned 2 " "Info: 2: + IC(0.840 ns) + CELL(0.000 ns) = 0.840 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.840 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.970 ns) 2.642 ns fenpin:inst3\|fout 3 REG Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.970 ns) = 2.642 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'fenpin:inst3\|fout'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.000 ns) 3.630 ns fenpin:inst3\|fout~clkctrl 4 COMB Unassigned 12 " "Info: 4: + IC(0.988 ns) + CELL(0.000 ns) = 3.630 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'fenpin:inst3\|fout~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { fenpin:inst3|fout fenpin:inst3|fout~clkctrl } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 5.128 ns ad9226:inst2\|date_out\[4\] 5 REG Unassigned 3 " "Info: 5: + IC(0.832 ns) + CELL(0.666 ns) = 5.128 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'ad9226:inst2\|date_out\[4\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { fenpin:inst3|fout~clkctrl ad9226:inst2|date_out[4] } "NODE_NAME" } } { "ad9226.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 31.90 % ) " "Info: Total cell delay = 1.636 ns ( 31.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.492 ns ( 68.10 % ) " "Info: Total interconnect delay = 3.492 ns ( 68.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "ad9226.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 847 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.747 ns - Longest register register " "Info: - Longest register to register delay is 0.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ad9226:inst2\|date_out\[4\] 1 REG Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'ad9226:inst2\|date_out\[4\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad9226:inst2|date_out[4] } "NODE_NAME" } } { "ad9226.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.108 ns) 0.747 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[10\] 2 REG Unassigned 3 " "Info: 2: + IC(0.639 ns) + CELL(0.108 ns) = 0.747 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[10\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { ad9226:inst2|date_out[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[10] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 847 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.108 ns ( 14.46 % ) " "Info: Total cell delay = 0.108 ns ( 14.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.639 ns ( 85.54 % ) " "Info: Total interconnect delay = 0.639 ns ( 85.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { ad9226:inst2|date_out[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[10] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { ad9226:inst2|date_out[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[10] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.747 ns register register " "Info: Estimated most critical path is register to register delay of 0.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ad9226:inst2\|date_out\[4\] 1 REG LAB_X24_Y6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y6; Fanout = 3; REG Node = 'ad9226:inst2\|date_out\[4\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad9226:inst2|date_out[4] } "NODE_NAME" } } { "ad9226.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.108 ns) 0.747 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[10\] 2 REG LAB_X24_Y6 3 " "Info: 2: + IC(0.639 ns) + CELL(0.108 ns) = 0.747 ns; Loc. = LAB_X24_Y6; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[10\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { ad9226:inst2|date_out[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[10] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 847 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.108 ns ( 14.46 % ) " "Info: Total cell delay = 0.108 ns ( 14.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.639 ns ( 85.54 % ) " "Info: Total interconnect delay = 0.639 ns ( 85.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { ad9226:inst2|date_out[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[10] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "13 " "Warning: Found 13 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ad_clk 0 " "Info: Pin \"ad_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "date_out\[0\] 0 " "Info: Pin \"date_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "date_out\[1\] 0 " "Info: Pin \"date_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "date_out\[2\] 0 " "Info: Pin \"date_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "date_out\[3\] 0 " "Info: Pin \"date_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "date_out\[4\] 0 " "Info: Pin \"date_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "date_out\[5\] 0 " "Info: Pin \"date_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "date_out\[6\] 0 " "Info: Pin \"date_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "date_out\[7\] 0 " "Info: Pin \"date_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "date_out\[8\] 0 " "Info: Pin \"date_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "date_out\[9\] 0 " "Info: Pin \"date_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "date_out\[10\] 0 " "Info: Pin \"date_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "date_out\[11\] 0 " "Info: Pin \"date_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.fit.smsg " "Info: Generated suppressed messages file C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 29 15:51:18 2017 " "Info: Processing ended: Thu Jun 29 15:51:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
