

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m'
================================================================
* Date:           Tue Sep  5 02:11:11 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.907 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      771|      771|  7.710 us|  7.710 us|  771|  771|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_mh_merge_i_m_l_j_m  |      769|      769|         3|          1|          1|   768|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     88|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    100|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      76|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      76|    260|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+---------------+---------+----+---+----+-----+
    |       Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+---------------+---------+----+---+----+-----+
    |mux_42_24_1_1_U1463  |mux_42_24_1_1  |        0|   0|  0|  20|    0|
    |mux_42_24_1_1_U1464  |mux_42_24_1_1  |        0|   0|  0|  20|    0|
    |mux_42_24_1_1_U1465  |mux_42_24_1_1  |        0|   0|  0|  20|    0|
    |mux_42_24_1_1_U1466  |mux_42_24_1_1  |        0|   0|  0|  20|    0|
    |mux_42_24_1_1_U1467  |mux_42_24_1_1  |        0|   0|  0|  20|    0|
    +---------------------+---------------+---------+----+---+----+-----+
    |Total                |               |        0|   0|  0| 100|    0|
    +---------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln207_1_fu_534_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln207_fu_546_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln208_fu_630_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln211_fu_719_p2       |         +|   0|  0|  13|          10|          10|
    |icmp_ln207_fu_528_p2      |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln208_fu_552_p2      |      icmp|   0|  0|  11|           7|           8|
    |select_ln207_1_fu_566_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln207_fu_558_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  88|          51|          38|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_m_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_j_m_load               |   9|          2|    7|         14|
    |i_m_fu_132                              |   9|          2|    4|          8|
    |indvar_flatten14_fu_136                 |   9|          2|   10|         20|
    |j_m_fu_128                              |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   44|         88|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |i_m_fu_132                            |   4|   0|    4|          0|
    |indvar_flatten14_fu_136               |  10|   0|   10|          0|
    |j_m_fu_128                            |   7|   0|    7|          0|
    |select_ln207_1_reg_775                |   4|   0|    4|          0|
    |select_ln207_1_reg_775_pp0_iter1_reg  |   4|   0|    4|          0|
    |select_ln207_reg_770                  |   7|   0|    7|          0|
    |select_ln207_reg_770_pp0_iter1_reg    |   7|   0|    7|          0|
    |tmp_43_reg_872                        |  24|   0|   24|          0|
    |trunc_ln207_reg_779                   |   2|   0|    2|          0|
    |trunc_ln208_reg_784                   |   2|   0|    2|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |  76|   0|   76|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_merge_i_m_l_j_m|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_merge_i_m_l_j_m|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_merge_i_m_l_j_m|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_merge_i_m_l_j_m|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_merge_i_m_l_j_m|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_merge_i_m_l_j_m|  return value|
|v102_0_0_address0  |  out|    6|   ap_memory|                                      v102_0_0|         array|
|v102_0_0_ce0       |  out|    1|   ap_memory|                                      v102_0_0|         array|
|v102_0_0_q0        |   in|   24|   ap_memory|                                      v102_0_0|         array|
|v102_0_1_address0  |  out|    6|   ap_memory|                                      v102_0_1|         array|
|v102_0_1_ce0       |  out|    1|   ap_memory|                                      v102_0_1|         array|
|v102_0_1_q0        |   in|   24|   ap_memory|                                      v102_0_1|         array|
|v102_0_2_address0  |  out|    6|   ap_memory|                                      v102_0_2|         array|
|v102_0_2_ce0       |  out|    1|   ap_memory|                                      v102_0_2|         array|
|v102_0_2_q0        |   in|   24|   ap_memory|                                      v102_0_2|         array|
|v102_0_3_address0  |  out|    6|   ap_memory|                                      v102_0_3|         array|
|v102_0_3_ce0       |  out|    1|   ap_memory|                                      v102_0_3|         array|
|v102_0_3_q0        |   in|   24|   ap_memory|                                      v102_0_3|         array|
|v102_1_0_address0  |  out|    6|   ap_memory|                                      v102_1_0|         array|
|v102_1_0_ce0       |  out|    1|   ap_memory|                                      v102_1_0|         array|
|v102_1_0_q0        |   in|   24|   ap_memory|                                      v102_1_0|         array|
|v102_1_1_address0  |  out|    6|   ap_memory|                                      v102_1_1|         array|
|v102_1_1_ce0       |  out|    1|   ap_memory|                                      v102_1_1|         array|
|v102_1_1_q0        |   in|   24|   ap_memory|                                      v102_1_1|         array|
|v102_1_2_address0  |  out|    6|   ap_memory|                                      v102_1_2|         array|
|v102_1_2_ce0       |  out|    1|   ap_memory|                                      v102_1_2|         array|
|v102_1_2_q0        |   in|   24|   ap_memory|                                      v102_1_2|         array|
|v102_1_3_address0  |  out|    6|   ap_memory|                                      v102_1_3|         array|
|v102_1_3_ce0       |  out|    1|   ap_memory|                                      v102_1_3|         array|
|v102_1_3_q0        |   in|   24|   ap_memory|                                      v102_1_3|         array|
|v102_2_0_address0  |  out|    6|   ap_memory|                                      v102_2_0|         array|
|v102_2_0_ce0       |  out|    1|   ap_memory|                                      v102_2_0|         array|
|v102_2_0_q0        |   in|   24|   ap_memory|                                      v102_2_0|         array|
|v102_2_1_address0  |  out|    6|   ap_memory|                                      v102_2_1|         array|
|v102_2_1_ce0       |  out|    1|   ap_memory|                                      v102_2_1|         array|
|v102_2_1_q0        |   in|   24|   ap_memory|                                      v102_2_1|         array|
|v102_2_2_address0  |  out|    6|   ap_memory|                                      v102_2_2|         array|
|v102_2_2_ce0       |  out|    1|   ap_memory|                                      v102_2_2|         array|
|v102_2_2_q0        |   in|   24|   ap_memory|                                      v102_2_2|         array|
|v102_2_3_address0  |  out|    6|   ap_memory|                                      v102_2_3|         array|
|v102_2_3_ce0       |  out|    1|   ap_memory|                                      v102_2_3|         array|
|v102_2_3_q0        |   in|   24|   ap_memory|                                      v102_2_3|         array|
|v102_3_0_address0  |  out|    6|   ap_memory|                                      v102_3_0|         array|
|v102_3_0_ce0       |  out|    1|   ap_memory|                                      v102_3_0|         array|
|v102_3_0_q0        |   in|   24|   ap_memory|                                      v102_3_0|         array|
|v102_3_1_address0  |  out|    6|   ap_memory|                                      v102_3_1|         array|
|v102_3_1_ce0       |  out|    1|   ap_memory|                                      v102_3_1|         array|
|v102_3_1_q0        |   in|   24|   ap_memory|                                      v102_3_1|         array|
|v102_3_2_address0  |  out|    6|   ap_memory|                                      v102_3_2|         array|
|v102_3_2_ce0       |  out|    1|   ap_memory|                                      v102_3_2|         array|
|v102_3_2_q0        |   in|   24|   ap_memory|                                      v102_3_2|         array|
|v102_3_3_address0  |  out|    6|   ap_memory|                                      v102_3_3|         array|
|v102_3_3_ce0       |  out|    1|   ap_memory|                                      v102_3_3|         array|
|v102_3_3_q0        |   in|   24|   ap_memory|                                      v102_3_3|         array|
|tmp_44             |   in|   10|     ap_none|                                        tmp_44|        scalar|
|v90_0_address0     |  out|   10|   ap_memory|                                         v90_0|         array|
|v90_0_ce0          |  out|    1|   ap_memory|                                         v90_0|         array|
|v90_0_we0          |  out|    1|   ap_memory|                                         v90_0|         array|
|v90_0_d0           |  out|   24|   ap_memory|                                         v90_0|         array|
|v90_1_address0     |  out|   10|   ap_memory|                                         v90_1|         array|
|v90_1_ce0          |  out|    1|   ap_memory|                                         v90_1|         array|
|v90_1_we0          |  out|    1|   ap_memory|                                         v90_1|         array|
|v90_1_d0           |  out|   24|   ap_memory|                                         v90_1|         array|
|v90_2_address0     |  out|   10|   ap_memory|                                         v90_2|         array|
|v90_2_ce0          |  out|    1|   ap_memory|                                         v90_2|         array|
|v90_2_we0          |  out|    1|   ap_memory|                                         v90_2|         array|
|v90_2_d0           |  out|   24|   ap_memory|                                         v90_2|         array|
|v90_3_address0     |  out|   10|   ap_memory|                                         v90_3|         array|
|v90_3_ce0          |  out|    1|   ap_memory|                                         v90_3|         array|
|v90_3_we0          |  out|    1|   ap_memory|                                         v90_3|         array|
|v90_3_d0           |  out|   24|   ap_memory|                                         v90_3|         array|
|v90_4_address0     |  out|   10|   ap_memory|                                         v90_4|         array|
|v90_4_ce0          |  out|    1|   ap_memory|                                         v90_4|         array|
|v90_4_we0          |  out|    1|   ap_memory|                                         v90_4|         array|
|v90_4_d0           |  out|   24|   ap_memory|                                         v90_4|         array|
|v90_5_address0     |  out|   10|   ap_memory|                                         v90_5|         array|
|v90_5_ce0          |  out|    1|   ap_memory|                                         v90_5|         array|
|v90_5_we0          |  out|    1|   ap_memory|                                         v90_5|         array|
|v90_5_d0           |  out|   24|   ap_memory|                                         v90_5|         array|
|v90_6_address0     |  out|   10|   ap_memory|                                         v90_6|         array|
|v90_6_ce0          |  out|    1|   ap_memory|                                         v90_6|         array|
|v90_6_we0          |  out|    1|   ap_memory|                                         v90_6|         array|
|v90_6_d0           |  out|   24|   ap_memory|                                         v90_6|         array|
|v90_7_address0     |  out|   10|   ap_memory|                                         v90_7|         array|
|v90_7_ce0          |  out|    1|   ap_memory|                                         v90_7|         array|
|v90_7_we0          |  out|    1|   ap_memory|                                         v90_7|         array|
|v90_7_d0           |  out|   24|   ap_memory|                                         v90_7|         array|
|v90_8_address0     |  out|   10|   ap_memory|                                         v90_8|         array|
|v90_8_ce0          |  out|    1|   ap_memory|                                         v90_8|         array|
|v90_8_we0          |  out|    1|   ap_memory|                                         v90_8|         array|
|v90_8_d0           |  out|   24|   ap_memory|                                         v90_8|         array|
|v90_9_address0     |  out|   10|   ap_memory|                                         v90_9|         array|
|v90_9_ce0          |  out|    1|   ap_memory|                                         v90_9|         array|
|v90_9_we0          |  out|    1|   ap_memory|                                         v90_9|         array|
|v90_9_d0           |  out|   24|   ap_memory|                                         v90_9|         array|
|v90_10_address0    |  out|   10|   ap_memory|                                        v90_10|         array|
|v90_10_ce0         |  out|    1|   ap_memory|                                        v90_10|         array|
|v90_10_we0         |  out|    1|   ap_memory|                                        v90_10|         array|
|v90_10_d0          |  out|   24|   ap_memory|                                        v90_10|         array|
|v90_11_address0    |  out|   10|   ap_memory|                                        v90_11|         array|
|v90_11_ce0         |  out|    1|   ap_memory|                                        v90_11|         array|
|v90_11_we0         |  out|    1|   ap_memory|                                        v90_11|         array|
|v90_11_d0          |  out|   24|   ap_memory|                                        v90_11|         array|
+-------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.01>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j_m = alloca i32 1"   --->   Operation 6 'alloca' 'j_m' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_m = alloca i32 1"   --->   Operation 7 'alloca' 'i_m' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten14 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_44_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %tmp_44"   --->   Operation 9 'read' 'tmp_44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten14"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i_m"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %j_m"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc123"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten14_load = load i10 %indvar_flatten14" [kernel.cpp:207]   --->   Operation 14 'load' 'indvar_flatten14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.77ns)   --->   "%icmp_ln207 = icmp_eq  i10 %indvar_flatten14_load, i10 768" [kernel.cpp:207]   --->   Operation 15 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.73ns)   --->   "%add_ln207_1 = add i10 %indvar_flatten14_load, i10 1" [kernel.cpp:207]   --->   Operation 16 'add' 'add_ln207_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %icmp_ln207, void %for.inc126, void %for.inc129.exitStub" [kernel.cpp:207]   --->   Operation 17 'br' 'br_ln207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_m_load = load i7 %j_m" [kernel.cpp:208]   --->   Operation 18 'load' 'j_m_load' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_m_load = load i4 %i_m" [kernel.cpp:207]   --->   Operation 19 'load' 'i_m_load' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%add_ln207 = add i4 %i_m_load, i4 1" [kernel.cpp:207]   --->   Operation 20 'add' 'add_ln207' <Predicate = (!icmp_ln207)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.48ns)   --->   "%icmp_ln208 = icmp_eq  i7 %j_m_load, i7 64" [kernel.cpp:208]   --->   Operation 21 'icmp' 'icmp_ln208' <Predicate = (!icmp_ln207)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.99ns)   --->   "%select_ln207 = select i1 %icmp_ln208, i7 0, i7 %j_m_load" [kernel.cpp:207]   --->   Operation 22 'select' 'select_ln207' <Predicate = (!icmp_ln207)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.02ns)   --->   "%select_ln207_1 = select i1 %icmp_ln208, i4 %add_ln207, i4 %i_m_load" [kernel.cpp:207]   --->   Operation 23 'select' 'select_ln207_1' <Predicate = (!icmp_ln207)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln207 = trunc i4 %select_ln207_1" [kernel.cpp:207]   --->   Operation 24 'trunc' 'trunc_ln207' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln207_1, i32 2, i32 3" [kernel.cpp:210]   --->   Operation 25 'partselect' 'tmp_s' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln208 = trunc i7 %select_ln207" [kernel.cpp:208]   --->   Operation 26 'trunc' 'trunc_ln208' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lshr_ln210_1 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln207, i32 2, i32 5" [kernel.cpp:210]   --->   Operation 27 'partselect' 'lshr_ln210_1' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_45 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_s, i4 %lshr_ln210_1" [kernel.cpp:210]   --->   Operation 28 'bitconcatenate' 'tmp_45' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i6 %tmp_45" [kernel.cpp:210]   --->   Operation 29 'zext' 'zext_ln210' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%v102_0_0_addr = getelementptr i24 %v102_0_0, i64 0, i64 %zext_ln210" [kernel.cpp:210]   --->   Operation 30 'getelementptr' 'v102_0_0_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%v102_0_1_addr = getelementptr i24 %v102_0_1, i64 0, i64 %zext_ln210" [kernel.cpp:210]   --->   Operation 31 'getelementptr' 'v102_0_1_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%v102_0_2_addr = getelementptr i24 %v102_0_2, i64 0, i64 %zext_ln210" [kernel.cpp:210]   --->   Operation 32 'getelementptr' 'v102_0_2_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%v102_0_3_addr = getelementptr i24 %v102_0_3, i64 0, i64 %zext_ln210" [kernel.cpp:210]   --->   Operation 33 'getelementptr' 'v102_0_3_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%v102_1_0_addr = getelementptr i24 %v102_1_0, i64 0, i64 %zext_ln210" [kernel.cpp:210]   --->   Operation 34 'getelementptr' 'v102_1_0_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%v102_1_1_addr = getelementptr i24 %v102_1_1, i64 0, i64 %zext_ln210" [kernel.cpp:210]   --->   Operation 35 'getelementptr' 'v102_1_1_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%v102_1_2_addr = getelementptr i24 %v102_1_2, i64 0, i64 %zext_ln210" [kernel.cpp:210]   --->   Operation 36 'getelementptr' 'v102_1_2_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%v102_1_3_addr = getelementptr i24 %v102_1_3, i64 0, i64 %zext_ln210" [kernel.cpp:210]   --->   Operation 37 'getelementptr' 'v102_1_3_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%v102_2_0_addr = getelementptr i24 %v102_2_0, i64 0, i64 %zext_ln210" [kernel.cpp:210]   --->   Operation 38 'getelementptr' 'v102_2_0_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%v102_2_1_addr = getelementptr i24 %v102_2_1, i64 0, i64 %zext_ln210" [kernel.cpp:210]   --->   Operation 39 'getelementptr' 'v102_2_1_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%v102_2_2_addr = getelementptr i24 %v102_2_2, i64 0, i64 %zext_ln210" [kernel.cpp:210]   --->   Operation 40 'getelementptr' 'v102_2_2_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%v102_2_3_addr = getelementptr i24 %v102_2_3, i64 0, i64 %zext_ln210" [kernel.cpp:210]   --->   Operation 41 'getelementptr' 'v102_2_3_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%v102_3_0_addr = getelementptr i24 %v102_3_0, i64 0, i64 %zext_ln210" [kernel.cpp:210]   --->   Operation 42 'getelementptr' 'v102_3_0_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%v102_3_1_addr = getelementptr i24 %v102_3_1, i64 0, i64 %zext_ln210" [kernel.cpp:210]   --->   Operation 43 'getelementptr' 'v102_3_1_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%v102_3_2_addr = getelementptr i24 %v102_3_2, i64 0, i64 %zext_ln210" [kernel.cpp:210]   --->   Operation 44 'getelementptr' 'v102_3_2_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%v102_3_3_addr = getelementptr i24 %v102_3_3, i64 0, i64 %zext_ln210" [kernel.cpp:210]   --->   Operation 45 'getelementptr' 'v102_3_3_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (3.25ns)   --->   "%v102_0_0_load = load i6 %v102_0_0_addr" [kernel.cpp:211]   --->   Operation 46 'load' 'v102_0_0_load' <Predicate = (!icmp_ln207)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%v102_0_1_load = load i6 %v102_0_1_addr" [kernel.cpp:211]   --->   Operation 47 'load' 'v102_0_1_load' <Predicate = (!icmp_ln207)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%v102_0_2_load = load i6 %v102_0_2_addr" [kernel.cpp:211]   --->   Operation 48 'load' 'v102_0_2_load' <Predicate = (!icmp_ln207)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%v102_0_3_load = load i6 %v102_0_3_addr" [kernel.cpp:211]   --->   Operation 49 'load' 'v102_0_3_load' <Predicate = (!icmp_ln207)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_1 : Operation 50 [2/2] (3.25ns)   --->   "%v102_1_0_load = load i6 %v102_1_0_addr" [kernel.cpp:211]   --->   Operation 50 'load' 'v102_1_0_load' <Predicate = (!icmp_ln207)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_1 : Operation 51 [2/2] (3.25ns)   --->   "%v102_1_1_load = load i6 %v102_1_1_addr" [kernel.cpp:211]   --->   Operation 51 'load' 'v102_1_1_load' <Predicate = (!icmp_ln207)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_1 : Operation 52 [2/2] (3.25ns)   --->   "%v102_1_2_load = load i6 %v102_1_2_addr" [kernel.cpp:211]   --->   Operation 52 'load' 'v102_1_2_load' <Predicate = (!icmp_ln207)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_1 : Operation 53 [2/2] (3.25ns)   --->   "%v102_1_3_load = load i6 %v102_1_3_addr" [kernel.cpp:211]   --->   Operation 53 'load' 'v102_1_3_load' <Predicate = (!icmp_ln207)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_1 : Operation 54 [2/2] (3.25ns)   --->   "%v102_2_0_load = load i6 %v102_2_0_addr" [kernel.cpp:211]   --->   Operation 54 'load' 'v102_2_0_load' <Predicate = (!icmp_ln207)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_1 : Operation 55 [2/2] (3.25ns)   --->   "%v102_2_1_load = load i6 %v102_2_1_addr" [kernel.cpp:211]   --->   Operation 55 'load' 'v102_2_1_load' <Predicate = (!icmp_ln207)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_1 : Operation 56 [2/2] (3.25ns)   --->   "%v102_2_2_load = load i6 %v102_2_2_addr" [kernel.cpp:211]   --->   Operation 56 'load' 'v102_2_2_load' <Predicate = (!icmp_ln207)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_1 : Operation 57 [2/2] (3.25ns)   --->   "%v102_2_3_load = load i6 %v102_2_3_addr" [kernel.cpp:211]   --->   Operation 57 'load' 'v102_2_3_load' <Predicate = (!icmp_ln207)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_1 : Operation 58 [2/2] (3.25ns)   --->   "%v102_3_0_load = load i6 %v102_3_0_addr" [kernel.cpp:211]   --->   Operation 58 'load' 'v102_3_0_load' <Predicate = (!icmp_ln207)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_1 : Operation 59 [2/2] (3.25ns)   --->   "%v102_3_1_load = load i6 %v102_3_1_addr" [kernel.cpp:211]   --->   Operation 59 'load' 'v102_3_1_load' <Predicate = (!icmp_ln207)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_1 : Operation 60 [2/2] (3.25ns)   --->   "%v102_3_2_load = load i6 %v102_3_2_addr" [kernel.cpp:211]   --->   Operation 60 'load' 'v102_3_2_load' <Predicate = (!icmp_ln207)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_1 : Operation 61 [2/2] (3.25ns)   --->   "%v102_3_3_load = load i6 %v102_3_3_addr" [kernel.cpp:211]   --->   Operation 61 'load' 'v102_3_3_load' <Predicate = (!icmp_ln207)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_1 : Operation 62 [1/1] (0.95ns)   --->   "%switch_ln211 = switch i4 %select_ln207_1, void %arrayidx1222.0.0.024.case.11, i4 0, void %arrayidx1222.0.0.024.case.0, i4 1, void %arrayidx1222.0.0.024.case.1, i4 2, void %arrayidx1222.0.0.024.case.2, i4 3, void %arrayidx1222.0.0.024.case.3, i4 4, void %arrayidx1222.0.0.024.case.4, i4 5, void %arrayidx1222.0.0.024.case.5, i4 6, void %arrayidx1222.0.0.024.case.6, i4 7, void %arrayidx1222.0.0.024.case.7, i4 8, void %arrayidx1222.0.0.024.case.8, i4 9, void %arrayidx1222.0.0.024.case.9, i4 10, void %arrayidx1222.0.0.024.case.10" [kernel.cpp:211]   --->   Operation 62 'switch' 'switch_ln211' <Predicate = (!icmp_ln207)> <Delay = 0.95>
ST_1 : Operation 63 [1/1] (1.87ns)   --->   "%add_ln208 = add i7 %select_ln207, i7 1" [kernel.cpp:208]   --->   Operation 63 'add' 'add_ln208' <Predicate = (!icmp_ln207)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln208 = store i10 %add_ln207_1, i10 %indvar_flatten14" [kernel.cpp:208]   --->   Operation 64 'store' 'store_ln208' <Predicate = (!icmp_ln207)> <Delay = 1.58>
ST_1 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln208 = store i4 %select_ln207_1, i4 %i_m" [kernel.cpp:208]   --->   Operation 65 'store' 'store_ln208' <Predicate = (!icmp_ln207)> <Delay = 1.58>
ST_1 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln208 = store i7 %add_ln208, i7 %j_m" [kernel.cpp:208]   --->   Operation 66 'store' 'store_ln208' <Predicate = (!icmp_ln207)> <Delay = 1.58>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln208 = br void %for.inc123" [kernel.cpp:208]   --->   Operation 67 'br' 'br_ln208' <Predicate = (!icmp_ln207)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.90>
ST_2 : Operation 68 [1/2] (3.25ns)   --->   "%v102_0_0_load = load i6 %v102_0_0_addr" [kernel.cpp:211]   --->   Operation 68 'load' 'v102_0_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_2 : Operation 69 [1/2] (3.25ns)   --->   "%v102_0_1_load = load i6 %v102_0_1_addr" [kernel.cpp:211]   --->   Operation 69 'load' 'v102_0_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_2 : Operation 70 [1/2] (3.25ns)   --->   "%v102_0_2_load = load i6 %v102_0_2_addr" [kernel.cpp:211]   --->   Operation 70 'load' 'v102_0_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_2 : Operation 71 [1/2] (3.25ns)   --->   "%v102_0_3_load = load i6 %v102_0_3_addr" [kernel.cpp:211]   --->   Operation 71 'load' 'v102_0_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_2 : Operation 72 [1/1] (1.82ns)   --->   "%tmp_39 = mux i24 @_ssdm_op_Mux.ap_auto.4i24.i2, i24 %v102_0_0_load, i24 %v102_0_1_load, i24 %v102_0_2_load, i24 %v102_0_3_load, i2 %trunc_ln208" [kernel.cpp:211]   --->   Operation 72 'mux' 'tmp_39' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/2] (3.25ns)   --->   "%v102_1_0_load = load i6 %v102_1_0_addr" [kernel.cpp:211]   --->   Operation 73 'load' 'v102_1_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_2 : Operation 74 [1/2] (3.25ns)   --->   "%v102_1_1_load = load i6 %v102_1_1_addr" [kernel.cpp:211]   --->   Operation 74 'load' 'v102_1_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_2 : Operation 75 [1/2] (3.25ns)   --->   "%v102_1_2_load = load i6 %v102_1_2_addr" [kernel.cpp:211]   --->   Operation 75 'load' 'v102_1_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_2 : Operation 76 [1/2] (3.25ns)   --->   "%v102_1_3_load = load i6 %v102_1_3_addr" [kernel.cpp:211]   --->   Operation 76 'load' 'v102_1_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_2 : Operation 77 [1/1] (1.82ns)   --->   "%tmp_40 = mux i24 @_ssdm_op_Mux.ap_auto.4i24.i2, i24 %v102_1_0_load, i24 %v102_1_1_load, i24 %v102_1_2_load, i24 %v102_1_3_load, i2 %trunc_ln208" [kernel.cpp:211]   --->   Operation 77 'mux' 'tmp_40' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/2] (3.25ns)   --->   "%v102_2_0_load = load i6 %v102_2_0_addr" [kernel.cpp:211]   --->   Operation 78 'load' 'v102_2_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_2 : Operation 79 [1/2] (3.25ns)   --->   "%v102_2_1_load = load i6 %v102_2_1_addr" [kernel.cpp:211]   --->   Operation 79 'load' 'v102_2_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_2 : Operation 80 [1/2] (3.25ns)   --->   "%v102_2_2_load = load i6 %v102_2_2_addr" [kernel.cpp:211]   --->   Operation 80 'load' 'v102_2_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_2 : Operation 81 [1/2] (3.25ns)   --->   "%v102_2_3_load = load i6 %v102_2_3_addr" [kernel.cpp:211]   --->   Operation 81 'load' 'v102_2_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_2 : Operation 82 [1/1] (1.82ns)   --->   "%tmp_41 = mux i24 @_ssdm_op_Mux.ap_auto.4i24.i2, i24 %v102_2_0_load, i24 %v102_2_1_load, i24 %v102_2_2_load, i24 %v102_2_3_load, i2 %trunc_ln208" [kernel.cpp:211]   --->   Operation 82 'mux' 'tmp_41' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/2] (3.25ns)   --->   "%v102_3_0_load = load i6 %v102_3_0_addr" [kernel.cpp:211]   --->   Operation 83 'load' 'v102_3_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_2 : Operation 84 [1/2] (3.25ns)   --->   "%v102_3_1_load = load i6 %v102_3_1_addr" [kernel.cpp:211]   --->   Operation 84 'load' 'v102_3_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_2 : Operation 85 [1/2] (3.25ns)   --->   "%v102_3_2_load = load i6 %v102_3_2_addr" [kernel.cpp:211]   --->   Operation 85 'load' 'v102_3_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_2 : Operation 86 [1/2] (3.25ns)   --->   "%v102_3_3_load = load i6 %v102_3_3_addr" [kernel.cpp:211]   --->   Operation 86 'load' 'v102_3_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 48> <RAM>
ST_2 : Operation 87 [1/1] (1.82ns)   --->   "%tmp_42 = mux i24 @_ssdm_op_Mux.ap_auto.4i24.i2, i24 %v102_3_0_load, i24 %v102_3_1_load, i24 %v102_3_2_load, i24 %v102_3_3_load, i2 %trunc_ln208" [kernel.cpp:211]   --->   Operation 87 'mux' 'tmp_42' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (1.82ns)   --->   "%tmp_43 = mux i24 @_ssdm_op_Mux.ap_auto.4i24.i2, i24 %tmp_39, i24 %tmp_40, i24 %tmp_41, i24 %tmp_42, i2 %trunc_ln207" [kernel.cpp:211]   --->   Operation 88 'mux' 'tmp_43' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 132 'ret' 'ret_ln0' <Predicate = (icmp_ln207)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_mh_merge_i_m_l_j_m_str"   --->   Operation 89 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 90 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i7 %select_ln207" [kernel.cpp:208]   --->   Operation 91 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln209 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_29" [kernel.cpp:209]   --->   Operation 92 'specpipeline' 'specpipeline_ln209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln208 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [kernel.cpp:208]   --->   Operation 93 'specloopname' 'specloopname_ln208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.73ns)   --->   "%add_ln211 = add i10 %zext_ln208, i10 %tmp_44_read" [kernel.cpp:211]   --->   Operation 94 'add' 'add_ln211' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln211 = zext i10 %add_ln211" [kernel.cpp:211]   --->   Operation 95 'zext' 'zext_ln211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%v90_0_addr = getelementptr i24 %v90_0, i64 0, i64 %zext_ln211" [kernel.cpp:211]   --->   Operation 96 'getelementptr' 'v90_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%v90_1_addr = getelementptr i24 %v90_1, i64 0, i64 %zext_ln211" [kernel.cpp:211]   --->   Operation 97 'getelementptr' 'v90_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%v90_2_addr = getelementptr i24 %v90_2, i64 0, i64 %zext_ln211" [kernel.cpp:211]   --->   Operation 98 'getelementptr' 'v90_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%v90_3_addr = getelementptr i24 %v90_3, i64 0, i64 %zext_ln211" [kernel.cpp:211]   --->   Operation 99 'getelementptr' 'v90_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%v90_4_addr = getelementptr i24 %v90_4, i64 0, i64 %zext_ln211" [kernel.cpp:211]   --->   Operation 100 'getelementptr' 'v90_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%v90_5_addr = getelementptr i24 %v90_5, i64 0, i64 %zext_ln211" [kernel.cpp:211]   --->   Operation 101 'getelementptr' 'v90_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%v90_6_addr = getelementptr i24 %v90_6, i64 0, i64 %zext_ln211" [kernel.cpp:211]   --->   Operation 102 'getelementptr' 'v90_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%v90_7_addr = getelementptr i24 %v90_7, i64 0, i64 %zext_ln211" [kernel.cpp:211]   --->   Operation 103 'getelementptr' 'v90_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%v90_8_addr = getelementptr i24 %v90_8, i64 0, i64 %zext_ln211" [kernel.cpp:211]   --->   Operation 104 'getelementptr' 'v90_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%v90_9_addr = getelementptr i24 %v90_9, i64 0, i64 %zext_ln211" [kernel.cpp:211]   --->   Operation 105 'getelementptr' 'v90_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%v90_10_addr = getelementptr i24 %v90_10, i64 0, i64 %zext_ln211" [kernel.cpp:211]   --->   Operation 106 'getelementptr' 'v90_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%v90_11_addr = getelementptr i24 %v90_11, i64 0, i64 %zext_ln211" [kernel.cpp:211]   --->   Operation 107 'getelementptr' 'v90_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln211 = store i24 %tmp_43, i10 %v90_10_addr" [kernel.cpp:211]   --->   Operation 108 'store' 'store_ln211' <Predicate = (select_ln207_1 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1222.0.0.024.exit" [kernel.cpp:211]   --->   Operation 109 'br' 'br_ln211' <Predicate = (select_ln207_1 == 10)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln211 = store i24 %tmp_43, i10 %v90_9_addr" [kernel.cpp:211]   --->   Operation 110 'store' 'store_ln211' <Predicate = (select_ln207_1 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1222.0.0.024.exit" [kernel.cpp:211]   --->   Operation 111 'br' 'br_ln211' <Predicate = (select_ln207_1 == 9)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln211 = store i24 %tmp_43, i10 %v90_8_addr" [kernel.cpp:211]   --->   Operation 112 'store' 'store_ln211' <Predicate = (select_ln207_1 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1222.0.0.024.exit" [kernel.cpp:211]   --->   Operation 113 'br' 'br_ln211' <Predicate = (select_ln207_1 == 8)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln211 = store i24 %tmp_43, i10 %v90_7_addr" [kernel.cpp:211]   --->   Operation 114 'store' 'store_ln211' <Predicate = (select_ln207_1 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1222.0.0.024.exit" [kernel.cpp:211]   --->   Operation 115 'br' 'br_ln211' <Predicate = (select_ln207_1 == 7)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (3.25ns)   --->   "%store_ln211 = store i24 %tmp_43, i10 %v90_6_addr" [kernel.cpp:211]   --->   Operation 116 'store' 'store_ln211' <Predicate = (select_ln207_1 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1222.0.0.024.exit" [kernel.cpp:211]   --->   Operation 117 'br' 'br_ln211' <Predicate = (select_ln207_1 == 6)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln211 = store i24 %tmp_43, i10 %v90_5_addr" [kernel.cpp:211]   --->   Operation 118 'store' 'store_ln211' <Predicate = (select_ln207_1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1222.0.0.024.exit" [kernel.cpp:211]   --->   Operation 119 'br' 'br_ln211' <Predicate = (select_ln207_1 == 5)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln211 = store i24 %tmp_43, i10 %v90_4_addr" [kernel.cpp:211]   --->   Operation 120 'store' 'store_ln211' <Predicate = (select_ln207_1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1222.0.0.024.exit" [kernel.cpp:211]   --->   Operation 121 'br' 'br_ln211' <Predicate = (select_ln207_1 == 4)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln211 = store i24 %tmp_43, i10 %v90_3_addr" [kernel.cpp:211]   --->   Operation 122 'store' 'store_ln211' <Predicate = (select_ln207_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1222.0.0.024.exit" [kernel.cpp:211]   --->   Operation 123 'br' 'br_ln211' <Predicate = (select_ln207_1 == 3)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (3.25ns)   --->   "%store_ln211 = store i24 %tmp_43, i10 %v90_2_addr" [kernel.cpp:211]   --->   Operation 124 'store' 'store_ln211' <Predicate = (select_ln207_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1222.0.0.024.exit" [kernel.cpp:211]   --->   Operation 125 'br' 'br_ln211' <Predicate = (select_ln207_1 == 2)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (3.25ns)   --->   "%store_ln211 = store i24 %tmp_43, i10 %v90_1_addr" [kernel.cpp:211]   --->   Operation 126 'store' 'store_ln211' <Predicate = (select_ln207_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1222.0.0.024.exit" [kernel.cpp:211]   --->   Operation 127 'br' 'br_ln211' <Predicate = (select_ln207_1 == 1)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (3.25ns)   --->   "%store_ln211 = store i24 %tmp_43, i10 %v90_0_addr" [kernel.cpp:211]   --->   Operation 128 'store' 'store_ln211' <Predicate = (select_ln207_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1222.0.0.024.exit" [kernel.cpp:211]   --->   Operation 129 'br' 'br_ln211' <Predicate = (select_ln207_1 == 0)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (3.25ns)   --->   "%store_ln211 = store i24 %tmp_43, i10 %v90_11_addr" [kernel.cpp:211]   --->   Operation 130 'store' 'store_ln211' <Predicate = (select_ln207_1 == 15) | (select_ln207_1 == 14) | (select_ln207_1 == 13) | (select_ln207_1 == 12) | (select_ln207_1 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln211 = br void %arrayidx1222.0.0.024.exit" [kernel.cpp:211]   --->   Operation 131 'br' 'br_ln211' <Predicate = (select_ln207_1 == 15) | (select_ln207_1 == 14) | (select_ln207_1 == 13) | (select_ln207_1 == 12) | (select_ln207_1 == 11)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v102_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v102_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v102_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v102_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v102_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v102_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v102_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v102_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v102_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v102_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v102_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v102_2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v102_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v102_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v102_3_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v102_3_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_44]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v90_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v90_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v90_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v90_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v90_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v90_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v90_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v90_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v90_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v90_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v90_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v90_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_m                   (alloca           ) [ 0100]
i_m                   (alloca           ) [ 0100]
indvar_flatten14      (alloca           ) [ 0100]
tmp_44_read           (read             ) [ 0111]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten14_load (load             ) [ 0000]
icmp_ln207            (icmp             ) [ 0110]
add_ln207_1           (add              ) [ 0000]
br_ln207              (br               ) [ 0000]
j_m_load              (load             ) [ 0000]
i_m_load              (load             ) [ 0000]
add_ln207             (add              ) [ 0000]
icmp_ln208            (icmp             ) [ 0000]
select_ln207          (select           ) [ 0111]
select_ln207_1        (select           ) [ 0111]
trunc_ln207           (trunc            ) [ 0110]
tmp_s                 (partselect       ) [ 0000]
trunc_ln208           (trunc            ) [ 0110]
lshr_ln210_1          (partselect       ) [ 0000]
tmp_45                (bitconcatenate   ) [ 0000]
zext_ln210            (zext             ) [ 0000]
v102_0_0_addr         (getelementptr    ) [ 0110]
v102_0_1_addr         (getelementptr    ) [ 0110]
v102_0_2_addr         (getelementptr    ) [ 0110]
v102_0_3_addr         (getelementptr    ) [ 0110]
v102_1_0_addr         (getelementptr    ) [ 0110]
v102_1_1_addr         (getelementptr    ) [ 0110]
v102_1_2_addr         (getelementptr    ) [ 0110]
v102_1_3_addr         (getelementptr    ) [ 0110]
v102_2_0_addr         (getelementptr    ) [ 0110]
v102_2_1_addr         (getelementptr    ) [ 0110]
v102_2_2_addr         (getelementptr    ) [ 0110]
v102_2_3_addr         (getelementptr    ) [ 0110]
v102_3_0_addr         (getelementptr    ) [ 0110]
v102_3_1_addr         (getelementptr    ) [ 0110]
v102_3_2_addr         (getelementptr    ) [ 0110]
v102_3_3_addr         (getelementptr    ) [ 0110]
switch_ln211          (switch           ) [ 0000]
add_ln208             (add              ) [ 0000]
store_ln208           (store            ) [ 0000]
store_ln208           (store            ) [ 0000]
store_ln208           (store            ) [ 0000]
br_ln208              (br               ) [ 0000]
v102_0_0_load         (load             ) [ 0000]
v102_0_1_load         (load             ) [ 0000]
v102_0_2_load         (load             ) [ 0000]
v102_0_3_load         (load             ) [ 0000]
tmp_39                (mux              ) [ 0000]
v102_1_0_load         (load             ) [ 0000]
v102_1_1_load         (load             ) [ 0000]
v102_1_2_load         (load             ) [ 0000]
v102_1_3_load         (load             ) [ 0000]
tmp_40                (mux              ) [ 0000]
v102_2_0_load         (load             ) [ 0000]
v102_2_1_load         (load             ) [ 0000]
v102_2_2_load         (load             ) [ 0000]
v102_2_3_load         (load             ) [ 0000]
tmp_41                (mux              ) [ 0000]
v102_3_0_load         (load             ) [ 0000]
v102_3_1_load         (load             ) [ 0000]
v102_3_2_load         (load             ) [ 0000]
v102_3_3_load         (load             ) [ 0000]
tmp_42                (mux              ) [ 0000]
tmp_43                (mux              ) [ 0101]
specloopname_ln0      (specloopname     ) [ 0000]
empty                 (speclooptripcount) [ 0000]
zext_ln208            (zext             ) [ 0000]
specpipeline_ln209    (specpipeline     ) [ 0000]
specloopname_ln208    (specloopname     ) [ 0000]
add_ln211             (add              ) [ 0000]
zext_ln211            (zext             ) [ 0000]
v90_0_addr            (getelementptr    ) [ 0000]
v90_1_addr            (getelementptr    ) [ 0000]
v90_2_addr            (getelementptr    ) [ 0000]
v90_3_addr            (getelementptr    ) [ 0000]
v90_4_addr            (getelementptr    ) [ 0000]
v90_5_addr            (getelementptr    ) [ 0000]
v90_6_addr            (getelementptr    ) [ 0000]
v90_7_addr            (getelementptr    ) [ 0000]
v90_8_addr            (getelementptr    ) [ 0000]
v90_9_addr            (getelementptr    ) [ 0000]
v90_10_addr           (getelementptr    ) [ 0000]
v90_11_addr           (getelementptr    ) [ 0000]
store_ln211           (store            ) [ 0000]
br_ln211              (br               ) [ 0000]
store_ln211           (store            ) [ 0000]
br_ln211              (br               ) [ 0000]
store_ln211           (store            ) [ 0000]
br_ln211              (br               ) [ 0000]
store_ln211           (store            ) [ 0000]
br_ln211              (br               ) [ 0000]
store_ln211           (store            ) [ 0000]
br_ln211              (br               ) [ 0000]
store_ln211           (store            ) [ 0000]
br_ln211              (br               ) [ 0000]
store_ln211           (store            ) [ 0000]
br_ln211              (br               ) [ 0000]
store_ln211           (store            ) [ 0000]
br_ln211              (br               ) [ 0000]
store_ln211           (store            ) [ 0000]
br_ln211              (br               ) [ 0000]
store_ln211           (store            ) [ 0000]
br_ln211              (br               ) [ 0000]
store_ln211           (store            ) [ 0000]
br_ln211              (br               ) [ 0000]
store_ln211           (store            ) [ 0000]
br_ln211              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v102_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v102_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v102_0_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v102_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v102_0_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v102_0_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v102_0_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v102_0_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v102_1_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v102_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v102_1_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v102_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v102_1_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v102_1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v102_1_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v102_1_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v102_2_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v102_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v102_2_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v102_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="v102_2_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v102_2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="v102_2_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v102_2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="v102_3_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v102_3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="v102_3_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v102_3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="v102_3_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v102_3_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="v102_3_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v102_3_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="tmp_44">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_44"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="v90_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v90_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="v90_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v90_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="v90_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v90_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="v90_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v90_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="v90_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v90_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="v90_5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v90_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="v90_6">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v90_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="v90_7">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v90_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="v90_8">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v90_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="v90_9">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v90_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="v90_10">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v90_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="v90_11">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v90_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i24.i2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_mh_merge_i_m_l_j_m_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="j_m_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_m/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_m_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_m/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvar_flatten14_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten14/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_44_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="0"/>
<pin id="142" dir="0" index="1" bw="10" slack="0"/>
<pin id="143" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_44_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="v102_0_0_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="24" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="6" slack="0"/>
<pin id="150" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v102_0_0_addr/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="v102_0_1_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="24" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="6" slack="0"/>
<pin id="157" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v102_0_1_addr/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="v102_0_2_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="24" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="6" slack="0"/>
<pin id="164" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v102_0_2_addr/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="v102_0_3_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="24" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="6" slack="0"/>
<pin id="171" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v102_0_3_addr/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="v102_1_0_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="24" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="6" slack="0"/>
<pin id="178" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v102_1_0_addr/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="v102_1_1_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="24" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="6" slack="0"/>
<pin id="185" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v102_1_1_addr/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="v102_1_2_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="24" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="6" slack="0"/>
<pin id="192" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v102_1_2_addr/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="v102_1_3_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="24" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="6" slack="0"/>
<pin id="199" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v102_1_3_addr/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="v102_2_0_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="24" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="6" slack="0"/>
<pin id="206" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v102_2_0_addr/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="v102_2_1_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="24" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="6" slack="0"/>
<pin id="213" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v102_2_1_addr/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="v102_2_2_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="24" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="6" slack="0"/>
<pin id="220" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v102_2_2_addr/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="v102_2_3_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="24" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="6" slack="0"/>
<pin id="227" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v102_2_3_addr/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="v102_3_0_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="24" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="6" slack="0"/>
<pin id="234" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v102_3_0_addr/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="v102_3_1_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="24" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="6" slack="0"/>
<pin id="241" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v102_3_1_addr/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="v102_3_2_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="24" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="6" slack="0"/>
<pin id="248" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v102_3_2_addr/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="v102_3_3_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="24" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="6" slack="0"/>
<pin id="255" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v102_3_3_addr/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v102_0_0_load/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="0"/>
<pin id="266" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v102_0_1_load/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="0"/>
<pin id="272" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v102_0_2_load/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="6" slack="0"/>
<pin id="278" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v102_0_3_load/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="6" slack="0"/>
<pin id="284" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v102_1_0_load/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="0"/>
<pin id="290" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v102_1_1_load/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="6" slack="0"/>
<pin id="296" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v102_1_2_load/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="6" slack="0"/>
<pin id="302" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v102_1_3_load/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="0"/>
<pin id="308" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v102_2_0_load/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="0"/>
<pin id="314" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v102_2_1_load/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="0"/>
<pin id="320" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v102_2_2_load/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_access_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="6" slack="0"/>
<pin id="326" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v102_2_3_load/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="0"/>
<pin id="332" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v102_3_0_load/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v102_3_1_load/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="0"/>
<pin id="344" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v102_3_2_load/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="0"/>
<pin id="350" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v102_3_3_load/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="v90_0_addr_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="24" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="10" slack="0"/>
<pin id="358" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v90_0_addr/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="v90_1_addr_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="24" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="10" slack="0"/>
<pin id="365" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v90_1_addr/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="v90_2_addr_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="24" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="10" slack="0"/>
<pin id="372" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v90_2_addr/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="v90_3_addr_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="24" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="10" slack="0"/>
<pin id="379" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v90_3_addr/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="v90_4_addr_gep_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="24" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="10" slack="0"/>
<pin id="386" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v90_4_addr/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="v90_5_addr_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="24" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="10" slack="0"/>
<pin id="393" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v90_5_addr/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="v90_6_addr_gep_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="24" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="10" slack="0"/>
<pin id="400" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v90_6_addr/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="v90_7_addr_gep_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="24" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="0" index="2" bw="10" slack="0"/>
<pin id="407" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v90_7_addr/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="v90_8_addr_gep_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="24" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="10" slack="0"/>
<pin id="414" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v90_8_addr/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="v90_9_addr_gep_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="24" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="0" index="2" bw="10" slack="0"/>
<pin id="421" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v90_9_addr/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="v90_10_addr_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="24" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="10" slack="0"/>
<pin id="428" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v90_10_addr/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="v90_11_addr_gep_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="24" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="10" slack="0"/>
<pin id="435" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v90_11_addr/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln211_access_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="10" slack="0"/>
<pin id="440" dir="0" index="1" bw="24" slack="1"/>
<pin id="441" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="442" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln211/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="store_ln211_access_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="10" slack="0"/>
<pin id="446" dir="0" index="1" bw="24" slack="1"/>
<pin id="447" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln211/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln211_access_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="0"/>
<pin id="452" dir="0" index="1" bw="24" slack="1"/>
<pin id="453" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="454" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln211/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln211_access_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="10" slack="0"/>
<pin id="458" dir="0" index="1" bw="24" slack="1"/>
<pin id="459" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln211/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="store_ln211_access_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="0"/>
<pin id="464" dir="0" index="1" bw="24" slack="1"/>
<pin id="465" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="466" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln211/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="store_ln211_access_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="10" slack="0"/>
<pin id="470" dir="0" index="1" bw="24" slack="1"/>
<pin id="471" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="472" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln211/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln211_access_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="10" slack="0"/>
<pin id="476" dir="0" index="1" bw="24" slack="1"/>
<pin id="477" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="478" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln211/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="store_ln211_access_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="10" slack="0"/>
<pin id="482" dir="0" index="1" bw="24" slack="1"/>
<pin id="483" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="484" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln211/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="store_ln211_access_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="10" slack="0"/>
<pin id="488" dir="0" index="1" bw="24" slack="1"/>
<pin id="489" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="490" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln211/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="store_ln211_access_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="10" slack="0"/>
<pin id="494" dir="0" index="1" bw="24" slack="1"/>
<pin id="495" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="496" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln211/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="store_ln211_access_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="10" slack="0"/>
<pin id="500" dir="0" index="1" bw="24" slack="1"/>
<pin id="501" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="502" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln211/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="store_ln211_access_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="10" slack="0"/>
<pin id="506" dir="0" index="1" bw="24" slack="1"/>
<pin id="507" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="508" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln211/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="store_ln0_store_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="10" slack="0"/>
<pin id="513" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="store_ln0_store_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="4" slack="0"/>
<pin id="518" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="store_ln0_store_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="7" slack="0"/>
<pin id="523" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="indvar_flatten14_load_load_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="10" slack="0"/>
<pin id="527" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten14_load/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="icmp_ln207_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="10" slack="0"/>
<pin id="530" dir="0" index="1" bw="10" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln207_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="10" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln207_1/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="j_m_load_load_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="7" slack="0"/>
<pin id="542" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_m_load/1 "/>
</bind>
</comp>

<comp id="543" class="1004" name="i_m_load_load_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="4" slack="0"/>
<pin id="545" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_m_load/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="add_ln207_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="4" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln207/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="icmp_ln208_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="7" slack="0"/>
<pin id="554" dir="0" index="1" bw="7" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln208/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="select_ln207_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="7" slack="0"/>
<pin id="561" dir="0" index="2" bw="7" slack="0"/>
<pin id="562" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln207/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="select_ln207_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="4" slack="0"/>
<pin id="569" dir="0" index="2" bw="4" slack="0"/>
<pin id="570" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln207_1/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="trunc_ln207_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="4" slack="0"/>
<pin id="576" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln207/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_s_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="2" slack="0"/>
<pin id="580" dir="0" index="1" bw="4" slack="0"/>
<pin id="581" dir="0" index="2" bw="3" slack="0"/>
<pin id="582" dir="0" index="3" bw="3" slack="0"/>
<pin id="583" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="trunc_ln208_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="7" slack="0"/>
<pin id="590" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln208/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="lshr_ln210_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="4" slack="0"/>
<pin id="594" dir="0" index="1" bw="7" slack="0"/>
<pin id="595" dir="0" index="2" bw="3" slack="0"/>
<pin id="596" dir="0" index="3" bw="4" slack="0"/>
<pin id="597" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln210_1/1 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_45_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="6" slack="0"/>
<pin id="604" dir="0" index="1" bw="2" slack="0"/>
<pin id="605" dir="0" index="2" bw="4" slack="0"/>
<pin id="606" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_45/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln210_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="6" slack="0"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="add_ln208_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="7" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="store_ln208_store_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="10" slack="0"/>
<pin id="638" dir="0" index="1" bw="10" slack="0"/>
<pin id="639" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln208/1 "/>
</bind>
</comp>

<comp id="641" class="1004" name="store_ln208_store_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="4" slack="0"/>
<pin id="643" dir="0" index="1" bw="4" slack="0"/>
<pin id="644" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln208/1 "/>
</bind>
</comp>

<comp id="646" class="1004" name="store_ln208_store_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="7" slack="0"/>
<pin id="648" dir="0" index="1" bw="7" slack="0"/>
<pin id="649" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln208/1 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_39_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="24" slack="0"/>
<pin id="653" dir="0" index="1" bw="24" slack="0"/>
<pin id="654" dir="0" index="2" bw="24" slack="0"/>
<pin id="655" dir="0" index="3" bw="24" slack="0"/>
<pin id="656" dir="0" index="4" bw="24" slack="0"/>
<pin id="657" dir="0" index="5" bw="2" slack="1"/>
<pin id="658" dir="1" index="6" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_39/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_40_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="24" slack="0"/>
<pin id="666" dir="0" index="1" bw="24" slack="0"/>
<pin id="667" dir="0" index="2" bw="24" slack="0"/>
<pin id="668" dir="0" index="3" bw="24" slack="0"/>
<pin id="669" dir="0" index="4" bw="24" slack="0"/>
<pin id="670" dir="0" index="5" bw="2" slack="1"/>
<pin id="671" dir="1" index="6" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_40/2 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_41_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="24" slack="0"/>
<pin id="679" dir="0" index="1" bw="24" slack="0"/>
<pin id="680" dir="0" index="2" bw="24" slack="0"/>
<pin id="681" dir="0" index="3" bw="24" slack="0"/>
<pin id="682" dir="0" index="4" bw="24" slack="0"/>
<pin id="683" dir="0" index="5" bw="2" slack="1"/>
<pin id="684" dir="1" index="6" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_41/2 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_42_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="24" slack="0"/>
<pin id="692" dir="0" index="1" bw="24" slack="0"/>
<pin id="693" dir="0" index="2" bw="24" slack="0"/>
<pin id="694" dir="0" index="3" bw="24" slack="0"/>
<pin id="695" dir="0" index="4" bw="24" slack="0"/>
<pin id="696" dir="0" index="5" bw="2" slack="1"/>
<pin id="697" dir="1" index="6" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_42/2 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_43_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="24" slack="0"/>
<pin id="705" dir="0" index="1" bw="24" slack="0"/>
<pin id="706" dir="0" index="2" bw="24" slack="0"/>
<pin id="707" dir="0" index="3" bw="24" slack="0"/>
<pin id="708" dir="0" index="4" bw="24" slack="0"/>
<pin id="709" dir="0" index="5" bw="2" slack="1"/>
<pin id="710" dir="1" index="6" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_43/2 "/>
</bind>
</comp>

<comp id="716" class="1004" name="zext_ln208_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="7" slack="2"/>
<pin id="718" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="add_ln211_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="7" slack="0"/>
<pin id="721" dir="0" index="1" bw="10" slack="2"/>
<pin id="722" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln211/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="zext_ln211_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="10" slack="0"/>
<pin id="726" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln211/3 "/>
</bind>
</comp>

<comp id="740" class="1005" name="j_m_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="7" slack="0"/>
<pin id="742" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_m "/>
</bind>
</comp>

<comp id="747" class="1005" name="i_m_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="4" slack="0"/>
<pin id="749" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_m "/>
</bind>
</comp>

<comp id="754" class="1005" name="indvar_flatten14_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="10" slack="0"/>
<pin id="756" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten14 "/>
</bind>
</comp>

<comp id="761" class="1005" name="tmp_44_read_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="10" slack="2"/>
<pin id="763" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp_44_read "/>
</bind>
</comp>

<comp id="766" class="1005" name="icmp_ln207_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="1"/>
<pin id="768" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln207 "/>
</bind>
</comp>

<comp id="770" class="1005" name="select_ln207_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="7" slack="2"/>
<pin id="772" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="select_ln207 "/>
</bind>
</comp>

<comp id="775" class="1005" name="select_ln207_1_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="4" slack="2"/>
<pin id="777" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln207_1 "/>
</bind>
</comp>

<comp id="779" class="1005" name="trunc_ln207_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="2" slack="1"/>
<pin id="781" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln207 "/>
</bind>
</comp>

<comp id="784" class="1005" name="trunc_ln208_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="2" slack="1"/>
<pin id="786" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln208 "/>
</bind>
</comp>

<comp id="792" class="1005" name="v102_0_0_addr_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="6" slack="1"/>
<pin id="794" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v102_0_0_addr "/>
</bind>
</comp>

<comp id="797" class="1005" name="v102_0_1_addr_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="6" slack="1"/>
<pin id="799" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v102_0_1_addr "/>
</bind>
</comp>

<comp id="802" class="1005" name="v102_0_2_addr_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="6" slack="1"/>
<pin id="804" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v102_0_2_addr "/>
</bind>
</comp>

<comp id="807" class="1005" name="v102_0_3_addr_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="6" slack="1"/>
<pin id="809" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v102_0_3_addr "/>
</bind>
</comp>

<comp id="812" class="1005" name="v102_1_0_addr_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="6" slack="1"/>
<pin id="814" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v102_1_0_addr "/>
</bind>
</comp>

<comp id="817" class="1005" name="v102_1_1_addr_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="6" slack="1"/>
<pin id="819" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v102_1_1_addr "/>
</bind>
</comp>

<comp id="822" class="1005" name="v102_1_2_addr_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="6" slack="1"/>
<pin id="824" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v102_1_2_addr "/>
</bind>
</comp>

<comp id="827" class="1005" name="v102_1_3_addr_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="6" slack="1"/>
<pin id="829" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v102_1_3_addr "/>
</bind>
</comp>

<comp id="832" class="1005" name="v102_2_0_addr_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="6" slack="1"/>
<pin id="834" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v102_2_0_addr "/>
</bind>
</comp>

<comp id="837" class="1005" name="v102_2_1_addr_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="6" slack="1"/>
<pin id="839" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v102_2_1_addr "/>
</bind>
</comp>

<comp id="842" class="1005" name="v102_2_2_addr_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="6" slack="1"/>
<pin id="844" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v102_2_2_addr "/>
</bind>
</comp>

<comp id="847" class="1005" name="v102_2_3_addr_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="6" slack="1"/>
<pin id="849" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v102_2_3_addr "/>
</bind>
</comp>

<comp id="852" class="1005" name="v102_3_0_addr_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="6" slack="1"/>
<pin id="854" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v102_3_0_addr "/>
</bind>
</comp>

<comp id="857" class="1005" name="v102_3_1_addr_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="6" slack="1"/>
<pin id="859" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v102_3_1_addr "/>
</bind>
</comp>

<comp id="862" class="1005" name="v102_3_2_addr_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="6" slack="1"/>
<pin id="864" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v102_3_2_addr "/>
</bind>
</comp>

<comp id="867" class="1005" name="v102_3_3_addr_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="6" slack="1"/>
<pin id="869" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v102_3_3_addr "/>
</bind>
</comp>

<comp id="872" class="1005" name="tmp_43_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="24" slack="1"/>
<pin id="874" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="58" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="58" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="58" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="60" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="88" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="2" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="88" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="88" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="6" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="88" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="88" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="88" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="88" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="14" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="88" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="88" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="18" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="88" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="20" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="88" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="88" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="24" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="88" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="26" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="88" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="88" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="30" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="88" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="146" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="153" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="160" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="281"><net_src comp="167" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="287"><net_src comp="174" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="181" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="299"><net_src comp="188" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="195" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="311"><net_src comp="202" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="317"><net_src comp="209" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="323"><net_src comp="216" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="223" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="230" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="237" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="244" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="251" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="359"><net_src comp="34" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="88" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="366"><net_src comp="36" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="88" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="373"><net_src comp="38" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="88" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="380"><net_src comp="40" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="88" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="387"><net_src comp="42" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="88" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="394"><net_src comp="44" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="88" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="401"><net_src comp="46" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="88" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="408"><net_src comp="48" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="88" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="415"><net_src comp="50" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="88" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="422"><net_src comp="52" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="88" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="429"><net_src comp="54" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="88" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="436"><net_src comp="56" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="88" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="443"><net_src comp="424" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="449"><net_src comp="417" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="455"><net_src comp="410" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="461"><net_src comp="403" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="467"><net_src comp="396" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="473"><net_src comp="389" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="479"><net_src comp="382" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="485"><net_src comp="375" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="491"><net_src comp="368" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="497"><net_src comp="361" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="503"><net_src comp="354" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="509"><net_src comp="431" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="514"><net_src comp="62" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="64" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="66" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="532"><net_src comp="525" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="68" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="525" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="70" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="550"><net_src comp="543" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="72" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="540" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="74" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="563"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="66" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="540" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="571"><net_src comp="552" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="546" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="543" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="577"><net_src comp="566" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="584"><net_src comp="76" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="566" pin="3"/><net_sink comp="578" pin=1"/></net>

<net id="586"><net_src comp="78" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="587"><net_src comp="80" pin="0"/><net_sink comp="578" pin=3"/></net>

<net id="591"><net_src comp="558" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="598"><net_src comp="82" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="558" pin="3"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="78" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="601"><net_src comp="84" pin="0"/><net_sink comp="592" pin=3"/></net>

<net id="607"><net_src comp="86" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="578" pin="4"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="592" pin="4"/><net_sink comp="602" pin=2"/></net>

<net id="613"><net_src comp="602" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="616"><net_src comp="610" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="617"><net_src comp="610" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="618"><net_src comp="610" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="619"><net_src comp="610" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="620"><net_src comp="610" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="621"><net_src comp="610" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="622"><net_src comp="610" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="623"><net_src comp="610" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="624"><net_src comp="610" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="625"><net_src comp="610" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="626"><net_src comp="610" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="627"><net_src comp="610" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="628"><net_src comp="610" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="629"><net_src comp="610" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="634"><net_src comp="558" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="108" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="534" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="645"><net_src comp="566" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="650"><net_src comp="630" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="659"><net_src comp="110" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="660"><net_src comp="258" pin="3"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="264" pin="3"/><net_sink comp="651" pin=2"/></net>

<net id="662"><net_src comp="270" pin="3"/><net_sink comp="651" pin=3"/></net>

<net id="663"><net_src comp="276" pin="3"/><net_sink comp="651" pin=4"/></net>

<net id="672"><net_src comp="110" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="673"><net_src comp="282" pin="3"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="288" pin="3"/><net_sink comp="664" pin=2"/></net>

<net id="675"><net_src comp="294" pin="3"/><net_sink comp="664" pin=3"/></net>

<net id="676"><net_src comp="300" pin="3"/><net_sink comp="664" pin=4"/></net>

<net id="685"><net_src comp="110" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="686"><net_src comp="306" pin="3"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="312" pin="3"/><net_sink comp="677" pin=2"/></net>

<net id="688"><net_src comp="318" pin="3"/><net_sink comp="677" pin=3"/></net>

<net id="689"><net_src comp="324" pin="3"/><net_sink comp="677" pin=4"/></net>

<net id="698"><net_src comp="110" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="699"><net_src comp="330" pin="3"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="336" pin="3"/><net_sink comp="690" pin=2"/></net>

<net id="701"><net_src comp="342" pin="3"/><net_sink comp="690" pin=3"/></net>

<net id="702"><net_src comp="348" pin="3"/><net_sink comp="690" pin=4"/></net>

<net id="711"><net_src comp="110" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="712"><net_src comp="651" pin="6"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="664" pin="6"/><net_sink comp="703" pin=2"/></net>

<net id="714"><net_src comp="677" pin="6"/><net_sink comp="703" pin=3"/></net>

<net id="715"><net_src comp="690" pin="6"/><net_sink comp="703" pin=4"/></net>

<net id="723"><net_src comp="716" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="727"><net_src comp="719" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="730"><net_src comp="724" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="731"><net_src comp="724" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="732"><net_src comp="724" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="733"><net_src comp="724" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="734"><net_src comp="724" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="735"><net_src comp="724" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="736"><net_src comp="724" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="737"><net_src comp="724" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="738"><net_src comp="724" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="739"><net_src comp="724" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="743"><net_src comp="128" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="746"><net_src comp="740" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="750"><net_src comp="132" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="753"><net_src comp="747" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="757"><net_src comp="136" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="760"><net_src comp="754" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="764"><net_src comp="140" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="769"><net_src comp="528" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="558" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="778"><net_src comp="566" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="782"><net_src comp="574" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="703" pin=5"/></net>

<net id="787"><net_src comp="588" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="651" pin=5"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="664" pin=5"/></net>

<net id="790"><net_src comp="784" pin="1"/><net_sink comp="677" pin=5"/></net>

<net id="791"><net_src comp="784" pin="1"/><net_sink comp="690" pin=5"/></net>

<net id="795"><net_src comp="146" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="800"><net_src comp="153" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="805"><net_src comp="160" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="810"><net_src comp="167" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="815"><net_src comp="174" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="820"><net_src comp="181" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="825"><net_src comp="188" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="830"><net_src comp="195" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="835"><net_src comp="202" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="840"><net_src comp="209" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="845"><net_src comp="216" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="850"><net_src comp="223" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="855"><net_src comp="230" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="860"><net_src comp="237" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="865"><net_src comp="244" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="870"><net_src comp="251" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="875"><net_src comp="703" pin="6"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="878"><net_src comp="872" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="879"><net_src comp="872" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="880"><net_src comp="872" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="881"><net_src comp="872" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="882"><net_src comp="872" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="883"><net_src comp="872" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="884"><net_src comp="872" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="885"><net_src comp="872" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="886"><net_src comp="872" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="887"><net_src comp="872" pin="1"/><net_sink comp="504" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v90_0 | {3 }
	Port: v90_1 | {3 }
	Port: v90_2 | {3 }
	Port: v90_3 | {3 }
	Port: v90_4 | {3 }
	Port: v90_5 | {3 }
	Port: v90_6 | {3 }
	Port: v90_7 | {3 }
	Port: v90_8 | {3 }
	Port: v90_9 | {3 }
	Port: v90_10 | {3 }
	Port: v90_11 | {3 }
 - Input state : 
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : v102_0_0 | {1 2 }
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : v102_0_1 | {1 2 }
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : v102_0_2 | {1 2 }
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : v102_0_3 | {1 2 }
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : v102_1_0 | {1 2 }
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : v102_1_1 | {1 2 }
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : v102_1_2 | {1 2 }
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : v102_1_3 | {1 2 }
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : v102_2_0 | {1 2 }
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : v102_2_1 | {1 2 }
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : v102_2_2 | {1 2 }
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : v102_2_3 | {1 2 }
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : v102_3_0 | {1 2 }
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : v102_3_1 | {1 2 }
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : v102_3_2 | {1 2 }
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : v102_3_3 | {1 2 }
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : tmp_44 | {1 }
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : v90_0 | {}
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : v90_1 | {}
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : v90_2 | {}
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : v90_3 | {}
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : v90_4 | {}
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : v90_5 | {}
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : v90_6 | {}
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : v90_7 | {}
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : v90_8 | {}
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : v90_9 | {}
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : v90_10 | {}
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : v90_11 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten14_load : 1
		icmp_ln207 : 2
		add_ln207_1 : 2
		br_ln207 : 3
		j_m_load : 1
		i_m_load : 1
		add_ln207 : 2
		icmp_ln208 : 2
		select_ln207 : 3
		select_ln207_1 : 3
		trunc_ln207 : 4
		tmp_s : 4
		trunc_ln208 : 4
		lshr_ln210_1 : 4
		tmp_45 : 5
		zext_ln210 : 6
		v102_0_0_addr : 7
		v102_0_1_addr : 7
		v102_0_2_addr : 7
		v102_0_3_addr : 7
		v102_1_0_addr : 7
		v102_1_1_addr : 7
		v102_1_2_addr : 7
		v102_1_3_addr : 7
		v102_2_0_addr : 7
		v102_2_1_addr : 7
		v102_2_2_addr : 7
		v102_2_3_addr : 7
		v102_3_0_addr : 7
		v102_3_1_addr : 7
		v102_3_2_addr : 7
		v102_3_3_addr : 7
		v102_0_0_load : 8
		v102_0_1_load : 8
		v102_0_2_load : 8
		v102_0_3_load : 8
		v102_1_0_load : 8
		v102_1_1_load : 8
		v102_1_2_load : 8
		v102_1_3_load : 8
		v102_2_0_load : 8
		v102_2_1_load : 8
		v102_2_2_load : 8
		v102_2_3_load : 8
		v102_3_0_load : 8
		v102_3_1_load : 8
		v102_3_2_load : 8
		v102_3_3_load : 8
		switch_ln211 : 4
		add_ln208 : 4
		store_ln208 : 3
		store_ln208 : 4
		store_ln208 : 5
	State 2
		tmp_39 : 1
		tmp_40 : 1
		tmp_41 : 1
		tmp_42 : 1
		tmp_43 : 2
	State 3
		add_ln211 : 1
		zext_ln211 : 2
		v90_0_addr : 3
		v90_1_addr : 3
		v90_2_addr : 3
		v90_3_addr : 3
		v90_4_addr : 3
		v90_5_addr : 3
		v90_6_addr : 3
		v90_7_addr : 3
		v90_8_addr : 3
		v90_9_addr : 3
		v90_10_addr : 3
		v90_11_addr : 3
		store_ln211 : 4
		store_ln211 : 4
		store_ln211 : 4
		store_ln211 : 4
		store_ln211 : 4
		store_ln211 : 4
		store_ln211 : 4
		store_ln211 : 4
		store_ln211 : 4
		store_ln211 : 4
		store_ln211 : 4
		store_ln211 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |      tmp_39_fu_651      |    0    |    20   |
|          |      tmp_40_fu_664      |    0    |    20   |
|    mux   |      tmp_41_fu_677      |    0    |    20   |
|          |      tmp_42_fu_690      |    0    |    20   |
|          |      tmp_43_fu_703      |    0    |    20   |
|----------|-------------------------|---------|---------|
|          |    add_ln207_1_fu_534   |    0    |    13   |
|    add   |     add_ln207_fu_546    |    0    |    13   |
|          |     add_ln208_fu_630    |    0    |    14   |
|          |     add_ln211_fu_719    |    0    |    13   |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln207_fu_528    |    0    |    11   |
|          |    icmp_ln208_fu_552    |    0    |    10   |
|----------|-------------------------|---------|---------|
|  select  |   select_ln207_fu_558   |    0    |    7    |
|          |  select_ln207_1_fu_566  |    0    |    4    |
|----------|-------------------------|---------|---------|
|   read   | tmp_44_read_read_fu_140 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln207_fu_574   |    0    |    0    |
|          |    trunc_ln208_fu_588   |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|       tmp_s_fu_578      |    0    |    0    |
|          |   lshr_ln210_1_fu_592   |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|      tmp_45_fu_602      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln210_fu_610    |    0    |    0    |
|   zext   |    zext_ln208_fu_716    |    0    |    0    |
|          |    zext_ln211_fu_724    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   185   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       i_m_reg_747      |    4   |
|   icmp_ln207_reg_766   |    1   |
|indvar_flatten14_reg_754|   10   |
|       j_m_reg_740      |    7   |
| select_ln207_1_reg_775 |    4   |
|  select_ln207_reg_770  |    7   |
|     tmp_43_reg_872     |   24   |
|   tmp_44_read_reg_761  |   10   |
|   trunc_ln207_reg_779  |    2   |
|   trunc_ln208_reg_784  |    2   |
|  v102_0_0_addr_reg_792 |    6   |
|  v102_0_1_addr_reg_797 |    6   |
|  v102_0_2_addr_reg_802 |    6   |
|  v102_0_3_addr_reg_807 |    6   |
|  v102_1_0_addr_reg_812 |    6   |
|  v102_1_1_addr_reg_817 |    6   |
|  v102_1_2_addr_reg_822 |    6   |
|  v102_1_3_addr_reg_827 |    6   |
|  v102_2_0_addr_reg_832 |    6   |
|  v102_2_1_addr_reg_837 |    6   |
|  v102_2_2_addr_reg_842 |    6   |
|  v102_2_3_addr_reg_847 |    6   |
|  v102_3_0_addr_reg_852 |    6   |
|  v102_3_1_addr_reg_857 |    6   |
|  v102_3_2_addr_reg_862 |    6   |
|  v102_3_3_addr_reg_867 |    6   |
+------------------------+--------+
|          Total         |   167  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_258 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_264 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_270 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_276 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_282 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_288 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_294 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_300 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_306 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_312 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_318 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_324 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_330 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_336 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_342 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_348 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   192  ||  25.408 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   185  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   25   |    -   |   144  |
|  Register |    -   |   167  |    -   |
+-----------+--------+--------+--------+
|   Total   |   25   |   167  |   329  |
+-----------+--------+--------+--------+
