Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------+----------------------------------+-------+
Clock Signal                                                                                                 | Clock buffer(FF name)            | Load  |
-------------------------------------------------------------------------------------------------------------+----------------------------------+-------+
clock                                                                                                        | IBUF+BUFG                        | 81    |
debuggertx_unit/state_reg_tx[1]_PWR_11_o_Mux_56_o(debuggertx_unit/Mmux_state_reg_tx[1]_PWR_11_o_Mux_56_o11:O)| NONE(*)(debuggertx_unit/w_data_0)| 8     |
pipelineClk(debuggerrx_unit/pipelineClk1:O)                                                                  | BUFG(*)(endDetector/counter_2)   | 1950  |
-------------------------------------------------------------------------------------------------------------+----------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

