

================================================================
== Vitis HLS Report for 'mac'
================================================================
* Date:           Mon May 13 19:27:04 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.616 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [/home/franz/workspace/hls_component/add.cpp:3]   --->   Operation 6 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size" [/home/franz/workspace/hls_component/add.cpp:3]   --->   Operation 16 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.40ns)   --->   "%store_ln11 = store i7 0, i7 %i" [/home/franz/workspace/hls_component/add.cpp:11]   --->   Operation 17 'store' 'store_ln11' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc" [/home/franz/workspace/hls_component/add.cpp:11]   --->   Operation 18 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [/home/franz/workspace/hls_component/add.cpp:11]   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.71ns)   --->   "%add_ln11 = add i7 %i_1, i7 1" [/home/franz/workspace/hls_component/add.cpp:11]   --->   Operation 20 'add' 'add_ln11' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_cast = zext i7 %i_1" [/home/franz/workspace/hls_component/add.cpp:11]   --->   Operation 21 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.89ns)   --->   "%icmp_ln11 = icmp_slt  i32 %i_cast, i32 %size_read" [/home/franz/workspace/hls_component/add.cpp:11]   --->   Operation 23 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %for.end.loopexit, void %for.inc.split" [/home/franz/workspace/hls_component/add.cpp:11]   --->   Operation 24 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_cast1 = zext i7 %i_1" [/home/franz/workspace/hls_component/add.cpp:11]   --->   Operation 25 'zext' 'i_cast1' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i32 %a, i64 0, i64 %i_cast1" [/home/franz/workspace/hls_component/add.cpp:12]   --->   Operation 26 'getelementptr' 'a_addr' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.50ns)   --->   "%a_load = load i7 %a_addr" [/home/franz/workspace/hls_component/add.cpp:12]   --->   Operation 27 'load' 'a_load' <Predicate = (icmp_ln11)> <Delay = 0.50> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i32 %b, i64 0, i64 %i_cast1" [/home/franz/workspace/hls_component/add.cpp:12]   --->   Operation 28 'getelementptr' 'b_addr' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.50ns)   --->   "%b_load = load i7 %b_addr" [/home/franz/workspace/hls_component/add.cpp:12]   --->   Operation 29 'load' 'b_load' <Predicate = (icmp_ln11)> <Delay = 0.50> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i32 %c, i64 0, i64 %i_cast1" [/home/franz/workspace/hls_component/add.cpp:12]   --->   Operation 30 'getelementptr' 'c_addr' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.50ns)   --->   "%c_load = load i7 %c_addr" [/home/franz/workspace/hls_component/add.cpp:12]   --->   Operation 31 'load' 'c_load' <Predicate = (icmp_ln11)> <Delay = 0.50> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 32 [1/1] (0.40ns)   --->   "%store_ln11 = store i7 %add_ln11, i7 %i" [/home/franz/workspace/hls_component/add.cpp:11]   --->   Operation 32 'store' 'store_ln11' <Predicate = (icmp_ln11)> <Delay = 0.40>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln15 = ret" [/home/franz/workspace/hls_component/add.cpp:15]   --->   Operation 44 'ret' 'ret_ln15' <Predicate = (!icmp_ln11)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.61>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/franz/workspace/hls_component/add.cpp:11]   --->   Operation 33 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/2] (0.88ns)   --->   "%a_load = load i7 %a_addr" [/home/franz/workspace/hls_component/add.cpp:12]   --->   Operation 34 'load' 'a_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln12 = bitcast i32 %a_load" [/home/franz/workspace/hls_component/add.cpp:12]   --->   Operation 35 'bitcast' 'bitcast_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (0.88ns)   --->   "%b_load = load i7 %b_addr" [/home/franz/workspace/hls_component/add.cpp:12]   --->   Operation 36 'load' 'b_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln12_1 = bitcast i32 %b_load" [/home/franz/workspace/hls_component/add.cpp:12]   --->   Operation 37 'bitcast' 'bitcast_ln12_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (0.88ns)   --->   "%c_load = load i7 %c_addr" [/home/franz/workspace/hls_component/add.cpp:12]   --->   Operation 38 'load' 'c_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln12_2 = bitcast i32 %c_load" [/home/franz/workspace/hls_component/add.cpp:12]   --->   Operation 39 'bitcast' 'bitcast_ln12_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (3.23ns)   --->   "%add7 = fmadd i32 @_ssdm_op_FMADD, i32 %bitcast_ln12, i32 %bitcast_ln12_1, i32 %bitcast_ln12_2" [/home/franz/workspace/hls_component/add.cpp:12]   --->   Operation 40 'fmadd' 'add7' <Predicate = true> <Delay = 3.23> <CoreInst = "fma_primitivedsp">   --->   Core 138 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln12_3 = bitcast i32 %add7" [/home/franz/workspace/hls_component/add.cpp:12]   --->   Operation 41 'bitcast' 'bitcast_ln12_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.50ns)   --->   "%store_ln12 = store i32 %bitcast_ln12_3, i7 %c_addr" [/home/franz/workspace/hls_component/add.cpp:12]   --->   Operation 42 'store' 'store_ln12' <Predicate = true> <Delay = 0.50> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc" [/home/franz/workspace/hls_component/add.cpp:11]   --->   Operation 43 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.299ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0.000 ns)
	'load' operation ('i', /home/franz/workspace/hls_component/add.cpp:11) on local variable 'i' [20]  (0.000 ns)
	'add' operation ('add_ln11', /home/franz/workspace/hls_component/add.cpp:11) [21]  (0.719 ns)
	'store' operation ('store_ln11', /home/franz/workspace/hls_component/add.cpp:11) of variable 'add_ln11', /home/franz/workspace/hls_component/add.cpp:11 on local variable 'i' [41]  (0.406 ns)
	blocking operation 0.174 ns on control path)

 <State 2>: 4.616ns
The critical path consists of the following:
	'load' operation ('a_load', /home/franz/workspace/hls_component/add.cpp:12) on array 'a' [30]  (0.883 ns)
	'fmadd' operation ('add7', /home/franz/workspace/hls_component/add.cpp:12) [38]  (3.230 ns)
	'store' operation ('store_ln12', /home/franz/workspace/hls_component/add.cpp:12) of variable 'bitcast_ln12_3', /home/franz/workspace/hls_component/add.cpp:12 on array 'c' [40]  (0.503 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
