$date
	Wed May 11 20:15:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_buffer $end
$var wire 1 ! out $end
$var reg 1 " in $end
$scope module b1 $end
$var wire 1 " in $end
$var wire 3 # w [2:0] $end
$var wire 1 ! out $end
$scope begin buffer_loop[0] $end
$scope module g2 $end
$var wire 1 $ a $end
$var wire 1 % out $end
$upscope $end
$upscope $end
$scope begin buffer_loop[1] $end
$scope module g2 $end
$var wire 1 & a $end
$var wire 1 ' out $end
$upscope $end
$upscope $end
$scope module g1 $end
$var wire 1 " a $end
$var wire 1 ( out $end
$upscope $end
$scope module g3 $end
$var wire 1 ) a $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
1(
1'
0&
0%
1$
b101 #
0"
0!
$end
#5
1!
0)
0'
1&
1%
0$
b10 #
0(
1"
#10
0!
1)
1'
0&
0%
1$
b101 #
1(
0"
