{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637591863619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637591863624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 22 15:37:43 2021 " "Processing started: Mon Nov 22 15:37:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637591863624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591863624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_lab2_2 -c fpga_lab2_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_lab2_2 -c fpga_lab2_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591863624 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637591864256 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637591864256 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "N_leds.qsys " "Elaborating Platform Designer system entity \"N_leds.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591873409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.15:37:56 Progress: Loading quartus/N_leds.qsys " "2021.11.22.15:37:56 Progress: Loading quartus/N_leds.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591876971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.15:37:57 Progress: Reading input file " "2021.11.22.15:37:57 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591877465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.15:37:57 Progress: Adding N_LEDS_Controller_0 \[N_LEDS_Controller 1.0\] " "2021.11.22.15:37:57 Progress: Adding N_LEDS_Controller_0 \[N_LEDS_Controller 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591877551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.15:37:58 Progress: Parameterizing module N_LEDS_Controller_0 " "2021.11.22.15:37:58 Progress: Parameterizing module N_LEDS_Controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591878669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.15:37:58 Progress: Adding clk_0 \[clock_source 18.1\] " "2021.11.22.15:37:58 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591878670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.15:37:58 Progress: Parameterizing module clk_0 " "2021.11.22.15:37:58 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591878765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.15:37:58 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2021.11.22.15:37:58 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591878765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.15:37:58 Progress: Parameterizing module jtag_uart_0 " "2021.11.22.15:37:58 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591878799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.15:37:58 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2021.11.22.15:37:58 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591878800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.15:37:58 Progress: Parameterizing module nios2_gen2_0 " "2021.11.22.15:37:58 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591878915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.15:37:58 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2021.11.22.15:37:58 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591878918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.15:37:58 Progress: Parameterizing module onchip_memory2_0 " "2021.11.22.15:37:58 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591878942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.15:37:58 Progress: Building connections " "2021.11.22.15:37:58 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591878943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.15:37:58 Progress: Parameterizing connections " "2021.11.22.15:37:58 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591878988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.15:37:58 Progress: Validating " "2021.11.22.15:37:58 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591878989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.15:37:59 Progress: Done reading input file " "2021.11.22.15:37:59 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591879587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "N_leds.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "N_leds.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591880280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "N_leds: Generating N_leds \"N_leds\" for QUARTUS_SYNTH " "N_leds: Generating N_leds \"N_leds\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591880739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "N_LEDS_Controller_0: \"N_leds\" instantiated N_LEDS_Controller \"N_LEDS_Controller_0\" " "N_LEDS_Controller_0: \"N_leds\" instantiated N_LEDS_Controller \"N_LEDS_Controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591884082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'N_leds_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'N_leds_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591884102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=N_leds_jtag_uart_0 --dir=C:/Users/nicol/AppData/Local/Temp/alt8953_5340813737888163197.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/nicol/AppData/Local/Temp/alt8953_5340813737888163197.dir/0003_jtag_uart_0_gen//N_leds_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=N_leds_jtag_uart_0 --dir=C:/Users/nicol/AppData/Local/Temp/alt8953_5340813737888163197.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/nicol/AppData/Local/Temp/alt8953_5340813737888163197.dir/0003_jtag_uart_0_gen//N_leds_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591884102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'N_leds_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'N_leds_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591884939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"N_leds\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"N_leds\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591884956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"N_leds\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"N_leds\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591885405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'N_leds_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'N_leds_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591885422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=N_leds_onchip_memory2_0 --dir=C:/Users/nicol/AppData/Local/Temp/alt8953_5340813737888163197.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/nicol/AppData/Local/Temp/alt8953_5340813737888163197.dir/0004_onchip_memory2_0_gen//N_leds_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=N_leds_onchip_memory2_0 --dir=C:/Users/nicol/AppData/Local/Temp/alt8953_5340813737888163197.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/nicol/AppData/Local/Temp/alt8953_5340813737888163197.dir/0004_onchip_memory2_0_gen//N_leds_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591885422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'N_leds_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'N_leds_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591885990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"N_leds\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"N_leds\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591886007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591888213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591888459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591888724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591888978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"N_leds\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"N_leds\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591890215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"N_leds\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"N_leds\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591890238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"N_leds\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"N_leds\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591890268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'N_leds_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'N_leds_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591890289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=N_leds_nios2_gen2_0_cpu --dir=C:/Users/nicol/AppData/Local/Temp/alt8953_5340813737888163197.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/nicol/AppData/Local/Temp/alt8953_5340813737888163197.dir/0007_cpu_gen//N_leds_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=N_leds_nios2_gen2_0_cpu --dir=C:/Users/nicol/AppData/Local/Temp/alt8953_5340813737888163197.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/nicol/AppData/Local/Temp/alt8953_5340813737888163197.dir/0007_cpu_gen//N_leds_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591890289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 15:38:11 (*) Starting Nios II generation " "Cpu: # 2021.11.22 15:38:11 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 15:38:11 (*)   Checking for plaintext license. " "Cpu: # 2021.11.22 15:38:11 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 15:38:11 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2021.11.22 15:38:11 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 15:38:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2021.11.22 15:38:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 15:38:11 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2021.11.22 15:38:11 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 15:38:11 (*)   Plaintext license not found. " "Cpu: # 2021.11.22 15:38:11 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 15:38:11 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2021.11.22 15:38:11 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 15:38:12 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2021.11.22 15:38:12 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 15:38:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2021.11.22 15:38:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 15:38:12 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2021.11.22 15:38:12 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 15:38:12 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2021.11.22 15:38:12 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 15:38:12 (*)   Elaborating CPU configuration settings " "Cpu: # 2021.11.22 15:38:12 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 15:38:12 (*)   Creating all objects for CPU " "Cpu: # 2021.11.22 15:38:12 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 15:38:12 (*)     Testbench " "Cpu: # 2021.11.22 15:38:12 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 15:38:12 (*)     Instruction decoding " "Cpu: # 2021.11.22 15:38:12 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 15:38:12 (*)       Instruction fields " "Cpu: # 2021.11.22 15:38:12 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 15:38:12 (*)       Instruction decodes " "Cpu: # 2021.11.22 15:38:12 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 15:38:12 (*)       Signals for RTL simulation waveforms " "Cpu: # 2021.11.22 15:38:12 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 15:38:12 (*)       Instruction controls " "Cpu: # 2021.11.22 15:38:12 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 15:38:13 (*)     Pipeline frontend " "Cpu: # 2021.11.22 15:38:13 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 15:38:13 (*)     Pipeline backend " "Cpu: # 2021.11.22 15:38:13 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 15:38:15 (*)   Generating RTL from CPU objects " "Cpu: # 2021.11.22 15:38:15 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 15:38:16 (*)   Creating encrypted RTL " "Cpu: # 2021.11.22 15:38:16 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 15:38:17 (*) Done Nios II generation " "Cpu: # 2021.11.22 15:38:17 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'N_leds_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'N_leds_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/N_leds/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/N_leds/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/N_leds/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/N_leds/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/N_leds/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/N_leds/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/N_leds/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/N_leds/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "N_leds: Done \"N_leds\" with 29 modules, 49 files " "N_leds: Done \"N_leds\" with 29 modules, 49 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591897914 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "N_leds.qsys " "Finished elaborating Platform Designer system entity \"N_leds.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591898841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicol/documents/epfl/7semester/embeddedsystems/lab2_2_fpga/cs-473/es_standard_project_template_1.8/hw/hdl/de0_nano_soc_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicol/documents/epfl/7semester/embeddedsystems/lab2_2_fpga/cs-473/es_standard_project_template_1.8/hw/hdl/de0_nano_soc_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_Nano_SoC_top_level-rtl " "Found design unit 1: DE0_Nano_SoC_top_level-rtl" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591899322 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SoC_top_level " "Found entity 1: DE0_Nano_SoC_top_level" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591899322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591899322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/n_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/n_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds " "Found entity 1: N_leds" {  } { { "db/ip/n_leds/n_leds.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/n_leds.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591899350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591899350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_irq_mapper " "Found entity 1: N_leds_irq_mapper" {  } { { "db/ip/n_leds/submodules/n_leds_irq_mapper.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591899361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591899361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_jtag_uart_0_sim_scfifo_w " "Found entity 1: N_leds_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591899373 ""} { "Info" "ISGN_ENTITY_NAME" "2 N_leds_jtag_uart_0_scfifo_w " "Found entity 2: N_leds_jtag_uart_0_scfifo_w" {  } { { "db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591899373 ""} { "Info" "ISGN_ENTITY_NAME" "3 N_leds_jtag_uart_0_sim_scfifo_r " "Found entity 3: N_leds_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591899373 ""} { "Info" "ISGN_ENTITY_NAME" "4 N_leds_jtag_uart_0_scfifo_r " "Found entity 4: N_leds_jtag_uart_0_scfifo_r" {  } { { "db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591899373 ""} { "Info" "ISGN_ENTITY_NAME" "5 N_leds_jtag_uart_0 " "Found entity 5: N_leds_jtag_uart_0" {  } { { "db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591899373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591899373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0 " "Found entity 1: N_leds_mm_interconnect_0" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591899391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591899391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0_avalon_st_adapter " "Found entity 1: N_leds_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591899401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591899401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: N_leds_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591899411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591899411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0_cmd_demux " "Found entity 1: N_leds_mm_interconnect_0_cmd_demux" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591899420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591899420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0_cmd_demux_001 " "Found entity 1: N_leds_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591899431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591899431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0_cmd_mux " "Found entity 1: N_leds_mm_interconnect_0_cmd_mux" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591899440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591899440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0_cmd_mux_002 " "Found entity 1: N_leds_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591899450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591899450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel n_leds_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at n_leds_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637591899460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel n_leds_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at n_leds_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637591899461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0_router_default_decode " "Found entity 1: N_leds_mm_interconnect_0_router_default_decode" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591899462 ""} { "Info" "ISGN_ENTITY_NAME" "2 N_leds_mm_interconnect_0_router " "Found entity 2: N_leds_mm_interconnect_0_router" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591899462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591899462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel n_leds_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at n_leds_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637591899465 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel n_leds_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at n_leds_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637591899465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0_router_001_default_decode " "Found entity 1: N_leds_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591899466 ""} { "Info" "ISGN_ENTITY_NAME" "2 N_leds_mm_interconnect_0_router_001 " "Found entity 2: N_leds_mm_interconnect_0_router_001" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591899466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591899466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel n_leds_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at n_leds_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637591899468 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel n_leds_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at n_leds_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637591899469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0_router_002_default_decode " "Found entity 1: N_leds_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591899470 ""} { "Info" "ISGN_ENTITY_NAME" "2 N_leds_mm_interconnect_0_router_002 " "Found entity 2: N_leds_mm_interconnect_0_router_002" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591899470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591899470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel n_leds_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at n_leds_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637591899473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel n_leds_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at n_leds_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637591899473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0_router_004_default_decode " "Found entity 1: N_leds_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591899474 ""} { "Info" "ISGN_ENTITY_NAME" "2 N_leds_mm_interconnect_0_router_004 " "Found entity 2: N_leds_mm_interconnect_0_router_004" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591899474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591899474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0_rsp_demux " "Found entity 1: N_leds_mm_interconnect_0_rsp_demux" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591899484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591899484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0_rsp_demux_002 " "Found entity 1: N_leds_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591899494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591899494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0_rsp_mux " "Found entity 1: N_leds_mm_interconnect_0_rsp_mux" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591899505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591899505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0_rsp_mux_001 " "Found entity 1: N_leds_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591899516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591899516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_nios2_gen2_0 " "Found entity 1: N_leds_nios2_gen2_0" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591899526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591899526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: N_leds_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900146 ""} { "Info" "ISGN_ENTITY_NAME" "2 N_leds_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: N_leds_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900146 ""} { "Info" "ISGN_ENTITY_NAME" "3 N_leds_nios2_gen2_0_cpu_bht_module " "Found entity 3: N_leds_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900146 ""} { "Info" "ISGN_ENTITY_NAME" "4 N_leds_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: N_leds_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900146 ""} { "Info" "ISGN_ENTITY_NAME" "5 N_leds_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: N_leds_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900146 ""} { "Info" "ISGN_ENTITY_NAME" "6 N_leds_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: N_leds_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900146 ""} { "Info" "ISGN_ENTITY_NAME" "7 N_leds_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: N_leds_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900146 ""} { "Info" "ISGN_ENTITY_NAME" "8 N_leds_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: N_leds_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900146 ""} { "Info" "ISGN_ENTITY_NAME" "9 N_leds_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: N_leds_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900146 ""} { "Info" "ISGN_ENTITY_NAME" "10 N_leds_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: N_leds_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900146 ""} { "Info" "ISGN_ENTITY_NAME" "11 N_leds_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: N_leds_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900146 ""} { "Info" "ISGN_ENTITY_NAME" "12 N_leds_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: N_leds_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900146 ""} { "Info" "ISGN_ENTITY_NAME" "13 N_leds_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: N_leds_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900146 ""} { "Info" "ISGN_ENTITY_NAME" "14 N_leds_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: N_leds_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900146 ""} { "Info" "ISGN_ENTITY_NAME" "15 N_leds_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: N_leds_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900146 ""} { "Info" "ISGN_ENTITY_NAME" "16 N_leds_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: N_leds_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900146 ""} { "Info" "ISGN_ENTITY_NAME" "17 N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900146 ""} { "Info" "ISGN_ENTITY_NAME" "18 N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900146 ""} { "Info" "ISGN_ENTITY_NAME" "19 N_leds_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: N_leds_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900146 ""} { "Info" "ISGN_ENTITY_NAME" "20 N_leds_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: N_leds_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900146 ""} { "Info" "ISGN_ENTITY_NAME" "21 N_leds_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: N_leds_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900146 ""} { "Info" "ISGN_ENTITY_NAME" "22 N_leds_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: N_leds_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900146 ""} { "Info" "ISGN_ENTITY_NAME" "23 N_leds_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: N_leds_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900146 ""} { "Info" "ISGN_ENTITY_NAME" "24 N_leds_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: N_leds_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900146 ""} { "Info" "ISGN_ENTITY_NAME" "25 N_leds_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: N_leds_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900146 ""} { "Info" "ISGN_ENTITY_NAME" "26 N_leds_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: N_leds_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900146 ""} { "Info" "ISGN_ENTITY_NAME" "27 N_leds_nios2_gen2_0_cpu " "Found entity 27: N_leds_nios2_gen2_0_cpu" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591900146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: N_leds_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591900152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: N_leds_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591900163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: N_leds_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591900174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_nios2_gen2_0_cpu_mult_cell " "Found entity 1: N_leds_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591900179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_nios2_gen2_0_cpu_test_bench " "Found entity 1: N_leds_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591900193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_onchip_memory2_0 " "Found entity 1: N_leds_onchip_memory2_0" {  } { { "db/ip/n_leds/submodules/n_leds_onchip_memory2_0.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591900197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/sm_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/n_leds/submodules/sm_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WS2812Controller-Comp " "Found design unit 1: WS2812Controller-Comp" {  } { { "db/ip/n_leds/submodules/sm_led.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/sm_led.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900204 ""} { "Info" "ISGN_ENTITY_NAME" "1 WS2812Controller " "Found entity 1: WS2812Controller" {  } { { "db/ip/n_leds/submodules/sm_led.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/sm_led.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591900204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/n_leds/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591900208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/n_leds/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591900212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/n_leds/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/n_leds/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900215 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/n_leds/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591900215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/n_leds/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591900225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/n_leds/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591900236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/n_leds/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591900247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/n_leds/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/n_leds/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900258 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/n_leds/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591900258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/n_leds/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591900270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/n_leds/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591900282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/n_leds/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591900295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/n_leds/submodules/altera_reset_controller.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591900306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/n_leds/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591900310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591900310 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_Nano_SoC_top_level " "Elaborating entity \"DE0_Nano_SoC_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637591900474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds N_leds:u0 " "Elaborating entity \"N_leds\" for hierarchy \"N_leds:u0\"" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "u0" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591900504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WS2812Controller N_leds:u0\|WS2812Controller:n_leds_controller_0 " "Elaborating entity \"WS2812Controller\" for hierarchy \"N_leds:u0\|WS2812Controller:n_leds_controller_0\"" {  } { { "db/ip/n_leds/n_leds.v" "n_leds_controller_0" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/n_leds.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591900523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_jtag_uart_0 N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"N_leds_jtag_uart_0\" for hierarchy \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/n_leds/n_leds.v" "jtag_uart_0" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/n_leds.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591900979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_jtag_uart_0_scfifo_w N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w " "Elaborating entity \"N_leds_jtag_uart_0_scfifo_w\" for hierarchy \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" "the_N_leds_jtag_uart_0_scfifo_w" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591900988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" "wfifo" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591901313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591901321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637591901322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637591901322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637591901322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637591901322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637591901322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637591901322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637591901322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637591901322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637591901322 ""}  } { { "db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637591901322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591901392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591901392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591901394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591901411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591901411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591901414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591901432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591901432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591901436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591901490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591901490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591901493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591901562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591901562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591901565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591901616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591901616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591901620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_jtag_uart_0_scfifo_r N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_r:the_N_leds_jtag_uart_0_scfifo_r " "Elaborating entity \"N_leds_jtag_uart_0_scfifo_r\" for hierarchy \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_r:the_N_leds_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" "the_N_leds_jtag_uart_0_scfifo_r" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591901637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:N_leds_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:N_leds_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" "N_leds_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591901914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:N_leds_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:N_leds_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591901933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:N_leds_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:N_leds_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637591901933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637591901933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637591901933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637591901933 ""}  } { { "db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637591901933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:N_leds_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:N_leds_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591902053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:N_leds_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:N_leds_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591902186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0 N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"N_leds_nios2_gen2_0\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/n_leds/n_leds.v" "nios2_gen2_0" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/n_leds.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591902226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu " "Elaborating entity \"N_leds_nios2_gen2_0_cpu\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0.v" "cpu" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591902266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_test_bench N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_test_bench:the_N_leds_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_test_bench\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_test_bench:the_N_leds_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591902663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_ic_data_module N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_ic_data_module:N_leds_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_ic_data_module:N_leds_nios2_gen2_0_cpu_ic_data\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "N_leds_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591902705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_ic_data_module:N_leds_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_ic_data_module:N_leds_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591902809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591902864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591902864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_ic_data_module:N_leds_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_ic_data_module:N_leds_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591902867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_ic_tag_module N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_ic_tag_module:N_leds_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_ic_tag_module:N_leds_nios2_gen2_0_cpu_ic_tag\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "N_leds_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591902922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_ic_tag_module:N_leds_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_ic_tag_module:N_leds_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591902967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgj1 " "Found entity 1: altsyncram_rgj1" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/altsyncram_rgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591903023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591903023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgj1 N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_ic_tag_module:N_leds_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated " "Elaborating entity \"altsyncram_rgj1\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_ic_tag_module:N_leds_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591903025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_bht_module N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_bht_module:N_leds_nios2_gen2_0_cpu_bht " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_bht_module\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_bht_module:N_leds_nios2_gen2_0_cpu_bht\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "N_leds_nios2_gen2_0_cpu_bht" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591903070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_bht_module:N_leds_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_bht_module:N_leds_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591903084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591903138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591903138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_bht_module:N_leds_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_bht_module:N_leds_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591903140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_register_bank_a_module N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_register_bank_a_module:N_leds_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_register_bank_a_module:N_leds_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "N_leds_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591903182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_register_bank_a_module:N_leds_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_register_bank_a_module:N_leds_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591903197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591903255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591903255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_register_bank_a_module:N_leds_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_register_bank_a_module:N_leds_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591903257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_register_bank_b_module N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_register_bank_b_module:N_leds_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_register_bank_b_module:N_leds_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "N_leds_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591903303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_mult_cell N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591903328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591903399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591903464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591903464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591903471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591903557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591903608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591903630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591903648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591903688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591903793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591903815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591903853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591903894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591903917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591903935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591903976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591904289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591904378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591904398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591904434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591904454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591904491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591904530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_dc_tag_module N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_tag_module:N_leds_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_tag_module:N_leds_nios2_gen2_0_cpu_dc_tag\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "N_leds_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591906171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_tag_module:N_leds_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_tag_module:N_leds_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591906198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3pi1 " "Found entity 1: altsyncram_3pi1" {  } { { "db/altsyncram_3pi1.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/altsyncram_3pi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591906266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591906266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3pi1 N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_tag_module:N_leds_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3pi1:auto_generated " "Elaborating entity \"altsyncram_3pi1\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_tag_module:N_leds_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591906270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_dc_data_module N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_data_module:N_leds_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_data_module:N_leds_nios2_gen2_0_cpu_dc_data\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "N_leds_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591906326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_data_module:N_leds_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_data_module:N_leds_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591906350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591906427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591906427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_data_module:N_leds_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_data_module:N_leds_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591906430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_dc_victim_module N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_victim_module:N_leds_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_victim_module:N_leds_nios2_gen2_0_cpu_dc_victim\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "N_leds_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591906486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_victim_module:N_leds_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_victim_module:N_leds_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591906506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591906571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591906571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_victim_module:N_leds_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_victim_module:N_leds_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591906575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_oci N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591906622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_oci_debug N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_debug:the_N_leds_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_debug:the_N_leds_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591906672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_debug:the_N_leds_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_debug:the_N_leds_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591906718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_oci_break N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_break:the_N_leds_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_break:the_N_leds_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591906760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_oci_xbrk N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_xbrk:the_N_leds_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_xbrk:the_N_leds_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591906821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_oci_dbrk N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_dbrk:the_N_leds_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_dbrk:the_N_leds_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591906857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_oci_itrace N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_itrace:the_N_leds_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_itrace:the_N_leds_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591906891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_oci_dtrace N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_dtrace:the_N_leds_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_dtrace:the_N_leds_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591906927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_oci_td_mode N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_dtrace:the_N_leds_nios2_gen2_0_cpu_nios2_oci_dtrace\|N_leds_nios2_gen2_0_cpu_nios2_oci_td_mode:N_leds_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_dtrace:the_N_leds_nios2_gen2_0_cpu_nios2_oci_dtrace\|N_leds_nios2_gen2_0_cpu_nios2_oci_td_mode:N_leds_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "N_leds_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591906995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_oci_fifo N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_fifo:the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_fifo:the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591907027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_fifo:the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo\|N_leds_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_N_leds_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_fifo:the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo\|N_leds_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_N_leds_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591907080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_fifo:the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo\|N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_fifo:the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo\|N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591907113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_fifo:the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo\|N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_fifo:the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo\|N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591907146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_oci_pib N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_pib:the_N_leds_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_pib:the_N_leds_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591907180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_oci_im N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_im:the_N_leds_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_im:the_N_leds_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591907213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_avalon_reg N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_avalon_reg:the_N_leds_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_avalon_reg:the_N_leds_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591907251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_ocimem N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_ocimem:the_N_leds_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_ocimem:the_N_leds_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591907287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_ociram_sp_ram_module N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_ocimem:the_N_leds_nios2_gen2_0_cpu_nios2_ocimem\|N_leds_nios2_gen2_0_cpu_ociram_sp_ram_module:N_leds_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_ocimem:the_N_leds_nios2_gen2_0_cpu_nios2_ocimem\|N_leds_nios2_gen2_0_cpu_ociram_sp_ram_module:N_leds_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "N_leds_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591907348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_ocimem:the_N_leds_nios2_gen2_0_cpu_nios2_ocimem\|N_leds_nios2_gen2_0_cpu_ociram_sp_ram_module:N_leds_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_ocimem:the_N_leds_nios2_gen2_0_cpu_nios2_ocimem\|N_leds_nios2_gen2_0_cpu_ociram_sp_ram_module:N_leds_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591907365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591907423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591907423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_ocimem:the_N_leds_nios2_gen2_0_cpu_nios2_ocimem\|N_leds_nios2_gen2_0_cpu_ociram_sp_ram_module:N_leds_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_ocimem:the_N_leds_nios2_gen2_0_cpu_nios2_ocimem\|N_leds_nios2_gen2_0_cpu_ociram_sp_ram_module:N_leds_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591907426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_debug_slave_wrapper N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_debug_slave_wrapper:the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_debug_slave_wrapper:the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591907448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_debug_slave_tck N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_debug_slave_wrapper:the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper\|N_leds_nios2_gen2_0_cpu_debug_slave_tck:the_N_leds_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_debug_slave_wrapper:the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper\|N_leds_nios2_gen2_0_cpu_debug_slave_tck:the_N_leds_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_N_leds_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591907458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_debug_slave_sysclk N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_debug_slave_wrapper:the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper\|N_leds_nios2_gen2_0_cpu_debug_slave_sysclk:the_N_leds_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_debug_slave_wrapper:the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper\|N_leds_nios2_gen2_0_cpu_debug_slave_sysclk:the_N_leds_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_N_leds_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591907500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_debug_slave_wrapper:the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:N_leds_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_debug_slave_wrapper:the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:N_leds_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_wrapper.v" "N_leds_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591907577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_debug_slave_wrapper:the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:N_leds_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_debug_slave_wrapper:the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:N_leds_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591907588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_debug_slave_wrapper:the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:N_leds_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_debug_slave_wrapper:the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:N_leds_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591907603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_debug_slave_wrapper:the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:N_leds_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_debug_slave_wrapper:the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:N_leds_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591907616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_onchip_memory2_0 N_leds:u0\|N_leds_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"N_leds_onchip_memory2_0\" for hierarchy \"N_leds:u0\|N_leds_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/n_leds/n_leds.v" "onchip_memory2_0" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/n_leds.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591907633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram N_leds:u0\|N_leds_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"N_leds:u0\|N_leds_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/n_leds/submodules/n_leds_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591907655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "N_leds:u0\|N_leds_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"N_leds:u0\|N_leds_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/n_leds/submodules/n_leds_onchip_memory2_0.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591907664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "N_leds:u0\|N_leds_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"N_leds:u0\|N_leds_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637591907664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file N_leds_onchip_memory2_0.hex " "Parameter \"init_file\" = \"N_leds_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637591907664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637591907664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637591907664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637591907664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637591907664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637591907664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637591907664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637591907664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637591907664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637591907664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637591907664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637591907664 ""}  } { { "db/ip/n_leds/submodules/n_leds_onchip_memory2_0.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637591907664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mbn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mbn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mbn1 " "Found entity 1: altsyncram_mbn1" {  } { { "db/altsyncram_mbn1.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/altsyncram_mbn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591907724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591907724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mbn1 N_leds:u0\|N_leds_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mbn1:auto_generated " "Elaborating entity \"altsyncram_mbn1\" for hierarchy \"N_leds:u0\|N_leds_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mbn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591907727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591908560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591908560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la N_leds:u0\|N_leds_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mbn1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"N_leds:u0\|N_leds_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mbn1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_mbn1.tdf" "decode3" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/altsyncram_mbn1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591908564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591908615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591908615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb N_leds:u0\|N_leds_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mbn1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"N_leds:u0\|N_leds_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mbn1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_mbn1.tdf" "mux2" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/altsyncram_mbn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591908620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0 N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"N_leds_mm_interconnect_0\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/n_leds/n_leds.v" "mm_interconnect_0" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/n_leds.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591908881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:n_leds_controller_0_avalon_slave_0_1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:n_leds_controller_0_avalon_slave_0_1_translator\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "n_leds_controller_0_avalon_slave_0_1_translator" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/n_leds/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_router N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router:router " "Elaborating entity \"N_leds_mm_interconnect_0_router\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router:router\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "router" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_router_default_decode N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router:router\|N_leds_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"N_leds_mm_interconnect_0_router_default_decode\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router:router\|N_leds_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_router_001 N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"N_leds_mm_interconnect_0_router_001\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "router_001" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_router_001_default_decode N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router_001:router_001\|N_leds_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"N_leds_mm_interconnect_0_router_001_default_decode\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router_001:router_001\|N_leds_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_router_002 N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"N_leds_mm_interconnect_0_router_002\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "router_002" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_router_002_default_decode N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router_002:router_002\|N_leds_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"N_leds_mm_interconnect_0_router_002_default_decode\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router_002:router_002\|N_leds_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_router_004 N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"N_leds_mm_interconnect_0_router_004\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "router_004" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_router_004_default_decode N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router_004:router_004\|N_leds_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"N_leds_mm_interconnect_0_router_004_default_decode\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router_004:router_004\|N_leds_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_cmd_demux N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"N_leds_mm_interconnect_0_cmd_demux\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_cmd_demux_001 N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"N_leds_mm_interconnect_0_cmd_demux_001\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_cmd_mux N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"N_leds_mm_interconnect_0_cmd_mux\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_cmd_mux_002 N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"N_leds_mm_interconnect_0_cmd_mux_002\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/n_leds/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_rsp_demux N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"N_leds_mm_interconnect_0_rsp_demux\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_rsp_demux_002 N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"N_leds_mm_interconnect_0_rsp_demux_002\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_rsp_mux N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"N_leds_mm_interconnect_0_rsp_mux\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/n_leds/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_rsp_mux_001 N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"N_leds_mm_interconnect_0_rsp_mux_001\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_avalon_st_adapter N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"N_leds_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_avalon_st_adapter_error_adapter_0 N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|N_leds_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"N_leds_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|N_leds_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_irq_mapper N_leds:u0\|N_leds_irq_mapper:irq_mapper " "Elaborating entity \"N_leds_irq_mapper\" for hierarchy \"N_leds:u0\|N_leds_irq_mapper:irq_mapper\"" {  } { { "db/ip/n_leds/n_leds.v" "irq_mapper" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/n_leds.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller N_leds:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"N_leds:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/n_leds/n_leds.v" "rst_controller" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/n_leds.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer N_leds:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"N_leds:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/n_leds/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer N_leds:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"N_leds:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/n_leds/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591909498 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_N_leds_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_N_leds_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1637591910376 "|DE0_Nano_SoC_top_level|N_leds:u0|N_leds_nios2_gen2_0:nios2_gen2_0|N_leds_nios2_gen2_0_cpu:cpu|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci|N_leds_nios2_gen2_0_cpu_nios2_oci_itrace:the_N_leds_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1637591911088 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.11.22.15:38:34 Progress: Loading sld0c0787fe/alt_sld_fab_wrapper_hw.tcl " "2021.11.22.15:38:34 Progress: Loading sld0c0787fe/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591914641 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591916787 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591916941 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591918908 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591919007 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591919098 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591919210 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591919234 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591919235 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1637591919982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c0787fe/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c0787fe/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0c0787fe/alt_sld_fab.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/sld0c0787fe/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591920235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591920235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591920328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591920328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591920345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591920345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591920407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591920407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591920493 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591920493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591920493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637591920562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591920562 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1637591926329 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1637591926329 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1637591926405 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1637591926405 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1637591926405 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1637591926405 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1637591926405 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1637591926418 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 0 1637591928178 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 0 1637591928178 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1637591928324 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 1 1637591928324 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637591929190 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1637591929190 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591929573 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "N_leds:u0\|WS2812Controller:n_leds_controller_0\|led_bit\[4\] High " "Register N_leds:u0\|WS2812Controller:n_leds_controller_0\|led_bit\[4\] will power up to High" {  } { { "db/ip/n_leds/submodules/sm_led.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/sm_led.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637591929807 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "N_leds:u0\|WS2812Controller:n_leds_controller_0\|led_bit\[2\] High " "Register N_leds:u0\|WS2812Controller:n_leds_controller_0\|led_bit\[2\] will power up to High" {  } { { "db/ip/n_leds/submodules/sm_led.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/sm_led.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637591929807 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "N_leds:u0\|WS2812Controller:n_leds_controller_0\|led_bit\[1\] High " "Register N_leds:u0\|WS2812Controller:n_leds_controller_0\|led_bit\[1\] will power up to High" {  } { { "db/ip/n_leds/submodules/sm_led.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/sm_led.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637591929807 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "N_leds:u0\|WS2812Controller:n_leds_controller_0\|led_bit\[0\] High " "Register N_leds:u0\|WS2812Controller:n_leds_controller_0\|led_bit\[0\] will power up to High" {  } { { "db/ip/n_leds/submodules/sm_led.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/sm_led.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637591929807 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1637591929807 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637591931898 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591932263 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/output_files/fpga_lab2_2.map.smsg " "Generated suppressed messages file C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/output_files/fpga_lab2_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591932760 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637591934627 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637591934627 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[1\] " "No output dependent on input pin \"KEY_N\[1\]\"" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637591935419 "|DE0_Nano_SoC_top_level|KEY_N[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1637591935419 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7998 " "Implemented 7998 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637591935438 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637591935438 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1637591935438 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7588 " "Implemented 7588 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637591935438 ""} { "Info" "ICUT_CUT_TM_RAMS" "363 " "Implemented 363 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1637591935438 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1637591935438 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637591935438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5049 " "Peak virtual memory: 5049 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637591935492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 22 15:38:55 2021 " "Processing ended: Mon Nov 22 15:38:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637591935492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637591935492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637591935492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637591935492 ""}
