Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /media/rharish/Harish/CS220A_Labs/Lab5_1/lcd_display/simulation_isim_beh.exe -prj /media/rharish/Harish/CS220A_Labs/Lab5_1/lcd_display/simulation_beh.prj work.simulation work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/media/rharish/Harish/CS220A_Labs/Lab5_1/lcd_display/LCD_base_driver.v" into library work
Analyzing Verilog file "/media/rharish/Harish/CS220A_Labs/Lab5_1/lcd_display/LCD_driver.v" into library work
Analyzing Verilog file "/media/rharish/Harish/CS220A_Labs/Lab5_1/lcd_display/LCD_top.v" into library work
Analyzing Verilog file "/media/rharish/Harish/CS220A_Labs/Lab5_1/lcd_display/simulation.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98816 KB
Fuse CPU Usage: 2640 ms
Compiling module LCD_base_driver
Compiling module LCD_driver
Compiling module LCD_top
Compiling module simulation
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable /media/rharish/Harish/CS220A_Labs/Lab5_1/lcd_display/simulation_isim_beh.exe
Fuse Memory Usage: 659024 KB
Fuse CPU Usage: 2710 ms
GCC CPU Usage: 2130 ms
