==========================================
search [, 50] in TEST-MODEL-TRANSITION-SYSTEM-MOD : {[true] || obj4 | 0 |
    infty} =>+ C:GlobalSystem .

Solution 1 (state 1)
states: 2  rewrites: 1483
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and r(2) < r(1) + [1] and [0] < r(
    0)) || < c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(2) # [true] > < outp :
    DataOutPort | properties : none,content : r(2) + [2] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [1] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : r(2) # [true] >),connections : empty,varGen : < "c1",1,2 >,
    currState : loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b
    : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x]
    + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]->
    loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound
    : 10,transBound : 10 > < c2 : Thread | properties : none,features : (< inp
    : DataInPort | properties : none,content : [0] # [false],cache : r(0) # [
    true] > < outp : DataOutPort | properties : none,content : [-2] + r(0) * [
    1/2] # [true] >),subcomponents : < z : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : r(0) * [1/2] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 60 | infty}

Solution 2 (state 2)
states: 3  rewrites: 1700
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [2] < r(0) * [1/2])
    || < c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(2) # [true] > < outp :
    DataOutPort | properties : none,content : r(2) + [2] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [1] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : r(2) # [true] >),connections : empty,varGen : < "c1",1,2 >,
    currState : loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b
    : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x]
    + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]->
    loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound
    : 10,transBound : 10 > < c2 : Thread | properties : none,features : (< inp
    : DataInPort | properties : none,content : [0] # [false],cache : r(0) # [
    true] > < outp : DataOutPort | properties : none,content : [1] + r(0) * [
    1/2] # [true] >),subcomponents : < z : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : r(0) * [1/2] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 60 | infty}

Solution 3 (state 3)
states: 4  rewrites: 1918
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and r(2) < r(1) + [1])
    || < c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(2) # [true] > < outp :
    DataOutPort | properties : none,content : r(2) + [2] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [1] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : r(2) # [true] >),connections : empty,varGen : < "c1",1,2 >,
    currState : loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b
    : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x]
    + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]->
    loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound
    : 10,transBound : 10 > < c2 : Thread | properties : none,features : (< inp
    : DataInPort | properties : none,content : [0] # [false],cache : r(0) # [
    true] > < outp : DataOutPort | properties : none,content : r(3) + [-2] # [
    true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 60 | infty}

Solution 4 (state 4)
states: 5  rewrites: 2133
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [2] < r(3)) || <
    c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(2) # [true] > < outp :
    DataOutPort | properties : none,content : r(2) + [2] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [1] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : r(2) # [true] >),connections : empty,varGen : < "c1",1,2 >,
    currState : loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b
    : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x]
    + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]->
    loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound
    : 10,transBound : 10 > < c2 : Thread | properties : none,features : (< inp
    : DataInPort | properties : none,content : [0] # [false],cache : r(0) # [
    true] > < outp : DataOutPort | properties : none,content : r(3) + [1] # [
    true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 60 | infty}

Solution 5 (state 5)
states: 6  rewrites: 2806
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and r(2) < r(1) + [1] and [0] < r(
    0) and [-2] + r(0) * [1/2] < r(1) + [2]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [-2] + r(0) * [1/2] # [true] > < outp : DataOutPort | properties :
    none,content : r(0) * [1/2] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [2] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [-2] + r(0) * [1/2] #
    [true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(2) + [2] # [true] > <
    outp : DataOutPort | properties : none,content : [0] # [false] >),
    subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/2] # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 120 | infty}

Solution 6 (state 6)
states: 7  rewrites: 3465
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [2] < r(0) * [1/2]
    and [1] + r(0) * [1/2] < r(1) + [2]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [1] + r(0) * [1/2] # [true] > < outp : DataOutPort | properties :
    none,content : [3] + r(0) * [1/2] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [2] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [1] + r(0) * [1/2] #
    [true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(2) + [2] # [true] > <
    outp : DataOutPort | properties : none,content : [0] # [false] >),
    subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/2] # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 120 | infty}

Solution 7 (state 7)
states: 8  rewrites: 4113
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and r(2) < r(1) + [1]
    and r(3) + [-2] < r(1) + [2]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : r(3) + [-2] # [true] > < outp : DataOutPort | properties : none,
    content : r(3) # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [2]
    # [true] > < y : Data | properties : none,features : none,subcomponents :
    none,connections : empty,value : r(3) + [-2] # [true] >),connections :
    empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(2) + [2] # [true] > < outp : DataOutPort
    | properties : none,content : [0] # [false] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(3) # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([0]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 120 | infty}

Solution 8 (state 8)
states: 9  rewrites: 4751
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [2] < r(3) and r(
    3) + [1] < r(1) + [2]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : r(3) + [1] # [true] > < outp : DataOutPort | properties : none,
    content : r(3) + [3] # [true] >),subcomponents : (< x : Data | properties :
    none,features : none,subcomponents : none,connections : empty,value : r(1)
    + [2] # [true] > < y : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) + [1] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(2) + [2] # [true] > <
    outp : DataOutPort | properties : none,content : [0] # [false] >),
    subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 120 | infty}

Solution 9 (state 9)
states: 10  rewrites: 6236
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and r(2)
    < r(1) + [1] and [0] < r(0) and [0] < r(0) * [1/2] and [-2] + r(0) * [1/2]
    < r(1) + [2] and [-2] + r(0) * [1/2] < r(1) + [3]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(0) * [1/2] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [3] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [-2] + r(0) * [1/2] # [true] >),connections : empty,varGen
    : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : (
    (a : Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {
    (c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[
    c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[
    1]])}),loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : r(0) * [1/2] # [true] > < outp : DataOutPort | properties : none,
    content : [-2] + r(0) * [1/4] # [true] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(0) * [1/4] # [true] >,connections : empty,varGen : < "c2",10,20
    >,currState : loc([2]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 180 | infty}

Solution 10 (state 10)
states: 11  rewrites: 7689
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [2] < [3/2] + r(0) * [1/4] and [2] < r(0) * [1/2] and [1] + r(0) *
    [1/2] < r(1) + [2] and [1] + r(0) * [1/2] < r(1) + [3]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : [3] + r(0) * [1/2] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [3] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [1] + r(0) * [1/2] # [true] >),connections : empty,varGen :
    < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : ((a
    : Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{
    x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x]
    > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),
    loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,features
    : (< inp : DataInPort | properties : none,content : [0] # [false],cache : [
    3] + r(0) * [1/2] # [true] > < outp : DataOutPort | properties : none,
    content : [5/2] + r(0) * [1/4] # [true] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : [3/2] + r(0) * [1/4] # [true] >,connections : empty,varGen : <
    "c2",10,20 >,currState : loc([2]),completeStates : (loc([0]) loc([2])),
    variables : a : Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(
    v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (
    loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1])
    -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on
    dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections
    : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 180 |
    infty}

Solution 11 (state 11)
states: 12  rewrites: 9164
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and r(2) < r(1) + [1] and [0] < r(3) and r(3) + [-2] < r(1) + [2] and
    r(3) + [-2] < r(1) + [3]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    r(3) # [true] >),subcomponents : (< x : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : r(1) + [3] # [true] >
    < y : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(3) + [-2] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(3) # [true] > < outp : DataOutPort |
    properties : none,content : [-2] + r(3) * [1/2] # [true] >),subcomponents :
    < z : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(3) * [1/2] # [true] >,connections : empty,
    varGen : < "c2",10,20 >,currState : loc([2]),completeStates : (loc([0])
    loc([2])),variables : a : Real,transitions : ((loc([0]) -[on dispatch]->
    loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]])
    end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ;
    (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([
    2]) -[on dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),
    connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 ..
    inp)) > | 180 | infty}

Solution 12 (state 12)
states: 13  rewrites: 9503
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [
    3]) || < c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(3) # [true] >),subcomponents :
    (< x : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(1) + [3] # [true] > < y : Data | properties :
    none,features : none,subcomponents : none,connections : empty,value : r(3)
    + [-2] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : r(3) # [
    true] > < outp : DataOutPort | properties : none,content : r(3) + [-2] # [
    true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 180 | infty}

Solution 13 (state 13)
states: 14  rewrites: 10856
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [2] < r(3) and [2] < [3/2] + r(3) * [1/2] and r(3) + [1] < r(1) + [2]
    and r(3) + [1] < r(1) + [3]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    r(3) + [3] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [3]
    # [true] > < y : Data | properties : none,features : none,subcomponents :
    none,connections : empty,value : r(3) + [1] # [true] >),connections :
    empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(3) + [3] # [true] > < outp : DataOutPort
    | properties : none,content : [5/2] + r(3) * [1/2] # [true] >),
    subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [3/2] + r(3) * [1/2] # [
    true] >,connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 180 | infty}

Solution 14 (state 14)
states: 15  rewrites: 11766
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and r(2)
    < r(1) + [1] and [0] < r(0) and [0] < r(0) * [1/2] and [-2] + r(0) * [1/2]
    < r(1) + [2] and [-2] + r(0) * [1/2] < r(1) + [3] and [-2] + r(0) * [1/4] <
    r(1) + [4]) || < c4 : System | properties : ((TimingProperties::Period => {
    {60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [-2] + r(0)
    * [1/4] # [true] > < outp : DataOutPort | properties : none,content : r(0)
    * [1/4] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [4]
    # [true] > < y : Data | properties : none,features : none,subcomponents :
    none,connections : empty,value : [-2] + r(0) * [1/4] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(0) * [1/2] # [true] > <
    outp : DataOutPort | properties : none,content : [0] # [false] >),
    subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/4] # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 240 | infty}

Solution 15 (state 15)
states: 16  rewrites: 12695
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [2] < [3/2] + r(0) * [1/4] and [2] < r(0) * [1/2] and [1] + r(0) *
    [1/2] < r(1) + [2] and [1] + r(0) * [1/2] < r(1) + [3] and [5/2] + r(0) * [
    1/4] < r(1) + [4]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [5/2] + r(0) * [1/4] # [true] > < outp : DataOutPort | properties :
    none,content : [9/2] + r(0) * [1/4] # [true] >),subcomponents : (< x : Data
    | properties : none,features : none,subcomponents : none,connections :
    empty,value : r(1) + [4] # [true] > < y : Data | properties : none,features
    : none,subcomponents : none,connections : empty,value : [5/2] + r(0) * [
    1/4] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc(
    [0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [3] + r(0) *
    [1/2] # [true] > < outp : DataOutPort | properties : none,content : [0] # [
    false] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [3/2] + r(0) * [1/4] # [
    true] >,connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 240 | infty}

Solution 16 (state 16)
states: 17  rewrites: 13550
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and r(2) < r(1) + [1] and [0] < r(3) and r(3) + [-2] < r(1) + [2] and
    r(3) + [-2] < r(1) + [3] and [-2] + r(3) * [1/2] < r(1) + [4]) || < c4 :
    System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [-2] + r(3) * [1/2] # [
    true] > < outp : DataOutPort | properties : none,content : r(3) * [1/2] # [
    true] >),subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [4] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [-2] + r(3) * [1/2] # [true] >),connections : empty,varGen
    : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : (
    (a : Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {
    (c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[
    c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[
    1]])}),loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : r(3) # [true] > < outp : DataOutPort | properties : none,content :
    [0] # [false] >),subcomponents : < z : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : r(3) * [1/2] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 240 | infty}

Solution 17 (state 17)
states: 18  rewrites: 14348
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : r(3) + [-2] # [true] > < outp : DataOutPort | properties : none,
    content : r(3) # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [4]
    # [true] > < y : Data | properties : none,features : none,subcomponents :
    none,connections : empty,value : r(3) + [-2] # [true] >),connections :
    empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(3) # [true] > < outp : DataOutPort |
    properties : none,content : [0] # [false] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(3) # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([0]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 240 | infty}

Solution 18 (state 18)
states: 19  rewrites: 15218
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [2] < r(3) and [2] < [3/2] + r(3) * [1/2] and r(3) + [1] < r(1) + [2]
    and r(3) + [1] < r(1) + [3] and [5/2] + r(3) * [1/2] < r(1) + [4]) || < c4
    : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [5/2] + r(3) * [1/2] # [
    true] > < outp : DataOutPort | properties : none,content : [9/2] + r(3) * [
    1/2] # [true] >),subcomponents : (< x : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : r(1) + [4] # [true] >
    < y : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : [5/2] + r(3) * [1/2] # [true] >),connections :
    empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(3) + [3] # [true] > < outp : DataOutPort
    | properties : none,content : [0] # [false] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : [3/2] + r(3) * [1/2] # [true] >,connections : empty,varGen : <
    "c2",10,20 >,currState : loc([0]),completeStates : (loc([0]) loc([2])),
    variables : a : Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(
    v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (
    loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1])
    -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on
    dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections
    : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 240 |
    infty}

Solution 19 (state 19)
states: 20  rewrites: 17098
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and r(2) < r(1) + [1] and [0] < r(0) and [0] < r(0) * [
    1/2] and [0] < r(0) * [1/4] and [-2] + r(0) * [1/2] < r(1) + [2] and [-2] +
    r(0) * [1/2] < r(1) + [3] and [-2] + r(0) * [1/4] < r(1) + [4] and [-2] +
    r(0) * [1/4] < r(1) + [5]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    r(0) * [1/4] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [5]
    # [true] > < y : Data | properties : none,features : none,subcomponents :
    none,connections : empty,value : [-2] + r(0) * [1/4] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(0) * [1/4] # [true] > <
    outp : DataOutPort | properties : none,content : [-2] + r(0) * [1/8] # [
    true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/8] # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 300 | infty}

Solution 20 (state 20)
states: 21  rewrites: 18926
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [2] < [3/2] + r(0) * [1/4] and [2]
    < [9/4] + r(0) * [1/8] and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1)
    + [2] and [1] + r(0) * [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) +
    [4] and [5/2] + r(0) * [1/4] < r(1) + [5]) || < c4 : System | properties :
    ((TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    [9/2] + r(0) * [1/4] # [true] >),subcomponents : (< x : Data | properties :
    none,features : none,subcomponents : none,connections : empty,value : r(1)
    + [5] # [true] > < y : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [5/2] + r(0) * [1/4] # [
    true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [9/2] + r(0) * [1/4] # [
    true] > < outp : DataOutPort | properties : none,content : [13/4] + r(0) *
    [1/8] # [true] >),subcomponents : < z : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [9/4] + r(0) * [1/8]
    # [true] >,connections : empty,varGen : < "c2",10,20 >,currState : loc([
    2]),completeStates : (loc([0]) loc([2])),variables : a : Real,transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{
    z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 300 | infty}

Solution 21 (state 21)
states: 22  rewrites: 20709
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and r(2) < r(1) + [1] and [0] < r(3) and [
    0] < r(3) * [1/2] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and [-2] + r(3) * [1/2] < r(1) + [4] and [-2] + r(3) * [1/2] < r(1) + [5])
    || < c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(3) * [1/2] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [5] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [-2] + r(3) * [1/2] # [true] >),connections : empty,varGen
    : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : (
    (a : Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {
    (c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[
    c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[
    1]])}),loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : r(3) * [1/2] # [true] > < outp : DataOutPort | properties : none,
    content : [-2] + r(3) * [1/4] # [true] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(3) * [1/4] # [true] >,connections : empty,varGen : < "c2",10,20
    >,currState : loc([2]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 300 | infty}

Solution 22 (state 22)
states: 23  rewrites: 22025
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5]) || < c4 : System
    | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(3) # [true] >),subcomponents :
    (< x : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(1) + [5] # [true] > < y : Data | properties :
    none,features : none,subcomponents : none,connections : empty,value : r(3)
    + [-2] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : r(3) # [
    true] > < outp : DataOutPort | properties : none,content : r(3) + [-2] # [
    true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 300 | infty}

Solution 23 (state 23)
states: 24  rewrites: 23769
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [2] < r(3) and [2] < [3/2] + r(3) * [
    1/2] and [2] < [9/4] + r(3) * [1/4] and r(3) + [1] < r(1) + [2] and r(3) +
    [1] < r(1) + [3] and [5/2] + r(3) * [1/2] < r(1) + [4] and [5/2] + r(3) * [
    1/2] < r(1) + [5]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    [9/2] + r(3) * [1/2] # [true] >),subcomponents : (< x : Data | properties :
    none,features : none,subcomponents : none,connections : empty,value : r(1)
    + [5] # [true] > < y : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [5/2] + r(3) * [1/2] # [
    true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [9/2] + r(3) * [1/2] # [
    true] > < outp : DataOutPort | properties : none,content : [13/4] + r(3) *
    [1/4] # [true] >),subcomponents : < z : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [9/4] + r(3) * [1/4]
    # [true] >,connections : empty,varGen : < "c2",10,20 >,currState : loc([
    2]),completeStates : (loc([0]) loc([2])),variables : a : Real,transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{
    z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 300 | infty}

Solution 24 (state 24)
states: 25  rewrites: 24916
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and r(2) < r(1) + [1] and [0] < r(0) and [0] < r(0) * [
    1/2] and [0] < r(0) * [1/4] and [-2] + r(0) * [1/2] < r(1) + [2] and [-2] +
    r(0) * [1/2] < r(1) + [3] and [-2] + r(0) * [1/4] < r(1) + [4] and [-2] +
    r(0) * [1/4] < r(1) + [5] and [-2] + r(0) * [1/8] < r(1) + [6]) || < c4 :
    System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [-2] + r(0) * [1/8] # [
    true] > < outp : DataOutPort | properties : none,content : r(0) * [1/8] # [
    true] >),subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [6] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [-2] + r(0) * [1/8] # [true] >),connections : empty,varGen
    : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : (
    (a : Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {
    (c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[
    c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[
    1]])}),loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : r(0) * [1/4] # [true] > < outp : DataOutPort | properties : none,
    content : [0] # [false] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(0) * [
    1/8] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState :
    loc([0]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 360 | infty}

Solution 25 (state 25)
states: 26  rewrites: 26103
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [2] < [3/2] + r(0) * [1/4] and [2]
    < [9/4] + r(0) * [1/8] and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1)
    + [2] and [1] + r(0) * [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) +
    [4] and [5/2] + r(0) * [1/4] < r(1) + [5] and [13/4] + r(0) * [1/8] < r(1)
    + [6]) || < c4 : System | properties : ((TimingProperties::Period => {{
    60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [13/4] + r(
    0) * [1/8] # [true] > < outp : DataOutPort | properties : none,content : [
    21/4] + r(0) * [1/8] # [true] >),subcomponents : (< x : Data | properties :
    none,features : none,subcomponents : none,connections : empty,value : r(1)
    + [6] # [true] > < y : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [13/4] + r(0) * [1/8] # [
    true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [9/2] + r(0) * [1/4] # [
    true] > < outp : DataOutPort | properties : none,content : [0] # [false]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [9/4] + r(0) * [1/8] # [
    true] >,connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 360 | infty}

Solution 26 (state 26)
states: 27  rewrites: 27195
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and r(2) < r(1) + [1] and [0] < r(3) and [
    0] < r(3) * [1/2] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and [-2] + r(3) * [1/2] < r(1) + [4] and [-2] + r(3) * [1/2] < r(1) + [5]
    and [-2] + r(3) * [1/4] < r(1) + [6]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [-2] + r(3) * [1/4] # [true] > < outp : DataOutPort | properties :
    none,content : r(3) * [1/4] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [6] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [-2] + r(3) * [1/4] #
    [true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/2] # [true] > <
    outp : DataOutPort | properties : none,content : [0] # [false] >),
    subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) * [1/4] # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 360 | infty}

Solution 27 (state 27)
states: 28  rewrites: 28107
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6]) || < c4 : System | properties : ((TimingProperties::Period => {
    {60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : r(3) + [-2]
    # [true] > < outp : DataOutPort | properties : none,content : r(3) # [true]
    >),subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [6] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : r(3) + [-2] # [true] >),connections : empty,varGen : <
    "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : ((a :
    Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x}
    := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] >
    c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),
    loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,features
    : (< inp : DataInPort | properties : none,content : [0] # [false],cache :
    r(3) # [true] > < outp : DataOutPort | properties : none,content : [0] # [
    false] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 360 | infty}

Solution 28 (state 28)
states: 29  rewrites: 29235
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [2] < r(3) and [2] < [3/2] + r(3) * [
    1/2] and [2] < [9/4] + r(3) * [1/4] and r(3) + [1] < r(1) + [2] and r(3) +
    [1] < r(1) + [3] and [5/2] + r(3) * [1/2] < r(1) + [4] and [5/2] + r(3) * [
    1/2] < r(1) + [5] and [13/4] + r(3) * [1/4] < r(1) + [6]) || < c4 : System
    | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [13/4] + r(3) * [1/4] # [
    true] > < outp : DataOutPort | properties : none,content : [21/4] + r(3) *
    [1/4] # [true] >),subcomponents : (< x : Data | properties : none,features
    : none,subcomponents : none,connections : empty,value : r(1) + [6] # [true]
    > < y : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : [13/4] + r(3) * [1/4] # [true] >),connections :
    empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : [9/2] + r(3) * [1/2] # [true] > < outp :
    DataOutPort | properties : none,content : [0] # [false] >),subcomponents :
    < z : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : [9/4] + r(3) * [1/4] # [true] >,connections :
    empty,varGen : < "c2",10,20 >,currState : loc([0]),completeStates : (loc([
    0]) loc([2])),variables : a : Real,transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[
    5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] -
    [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[
    1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound : 10,
    transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2 ..
    outp) --> (c1 .. inp)) > | 360 | infty}

Solution 29 (state 29)
states: 30  rewrites: 31510
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and r(2) < r(1) + [1] and [
    0] < r(0) and [0] < r(0) * [1/2] and [0] < r(0) * [1/4] and [0] < r(0) * [
    1/8] and [-2] + r(0) * [1/2] < r(1) + [2] and [-2] + r(0) * [1/2] < r(1) +
    [3] and [-2] + r(0) * [1/4] < r(1) + [4] and [-2] + r(0) * [1/4] < r(1) + [
    5] and [-2] + r(0) * [1/8] < r(1) + [6] and [-2] + r(0) * [1/8] < r(1) + [
    7]) || < c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(0) * [1/8] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [7] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [-2] + r(0) * [1/8] # [true] >),connections : empty,varGen
    : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : (
    (a : Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {
    (c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[
    c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[
    1]])}),loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : r(0) * [1/8] # [true] > < outp : DataOutPort | properties : none,
    content : [-2] + r(0) * [1/16] # [true] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(0) * [1/16] # [true] >,connections : empty,varGen : < "c2",10,20
    >,currState : loc([2]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 420 | infty}

Solution 30 (state 30)
states: 31  rewrites: 33682
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [2]
    < [3/2] + r(0) * [1/4] and [2] < [9/4] + r(0) * [1/8] and [2] < [21/8] + r(
    0) * [1/16] and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2] and
    [1] + r(0) * [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [
    5/2] + r(0) * [1/4] < r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and
    [13/4] + r(0) * [1/8] < r(1) + [7]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    [21/4] + r(0) * [1/8] # [true] >),subcomponents : (< x : Data | properties
    : none,features : none,subcomponents : none,connections : empty,value : r(
    1) + [7] # [true] > < y : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [13/4] + r(0) * [1/8] # [
    true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [21/4] + r(0) * [1/8] # [
    true] > < outp : DataOutPort | properties : none,content : [29/8] + r(0) *
    [1/16] # [true] >),subcomponents : < z : Data | properties : none,features
    : none,subcomponents : none,connections : empty,value : [21/8] + r(0) * [
    1/16] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState :
    loc([2]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 420 | infty}

Solution 31 (state 31)
states: 32  rewrites: 35860
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and r(2) < r(1)
    + [1] and [0] < r(3) and [0] < r(3) * [1/2] and [0] < r(3) * [1/4] and r(3)
    + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3] and [-2] + r(3) * [1/2] <
    r(1) + [4] and [-2] + r(3) * [1/2] < r(1) + [5] and [-2] + r(3) * [1/4] <
    r(1) + [6] and [-2] + r(3) * [1/4] < r(1) + [7]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(3) * [1/4] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [7] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [-2] + r(3) * [1/4] # [true] >),connections : empty,varGen
    : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : (
    (a : Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {
    (c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[
    c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[
    1]])}),loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : r(3) * [1/4] # [true] > < outp : DataOutPort | properties : none,
    content : [-2] + r(3) * [1/8] # [true] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(3) * [1/8] # [true] >,connections : empty,varGen : < "c2",10,20
    >,currState : loc([2]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 420 | infty}

Solution 32 (state 32)
states: 33  rewrites: 37290
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    r(3) # [true] >),subcomponents : (< x : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : r(1) + [7] # [true] >
    < y : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(3) + [-2] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(3) # [true] > < outp : DataOutPort |
    properties : none,content : r(3) + [-2] # [true] >),subcomponents : < z :
    Data | properties : none,features : none,subcomponents : none,connections :
    empty,value : r(3) # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([2]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 420 | infty}

Solution 33 (state 33)
states: 34  rewrites: 39378
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [2] < r(
    3) and [2] < [3/2] + r(3) * [1/2] and [2] < [9/4] + r(3) * [1/4] and [2] <
    [21/8] + r(3) * [1/8] and r(3) + [1] < r(1) + [2] and r(3) + [1] < r(1) + [
    3] and [5/2] + r(3) * [1/2] < r(1) + [4] and [5/2] + r(3) * [1/2] < r(1) +
    [5] and [13/4] + r(3) * [1/4] < r(1) + [6] and [13/4] + r(3) * [1/4] < r(1)
    + [7]) || < c4 : System | properties : ((TimingProperties::Period => {{
    60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [0] # [
    false] > < outp : DataOutPort | properties : none,content : [21/4] + r(3) *
    [1/4] # [true] >),subcomponents : (< x : Data | properties : none,features
    : none,subcomponents : none,connections : empty,value : r(1) + [7] # [true]
    > < y : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : [13/4] + r(3) * [1/4] # [true] >),connections :
    empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : [21/4] + r(3) * [1/4] # [true] > < outp :
    DataOutPort | properties : none,content : [29/8] + r(3) * [1/8] # [true]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [21/8] + r(3) * [1/8] # [
    true] >,connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 420 | infty}

Solution 34 (state 34)
states: 35  rewrites: 40762
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and r(2) < r(1) + [1] and [
    0] < r(0) and [0] < r(0) * [1/2] and [0] < r(0) * [1/4] and [0] < r(0) * [
    1/8] and [-2] + r(0) * [1/2] < r(1) + [2] and [-2] + r(0) * [1/2] < r(1) +
    [3] and [-2] + r(0) * [1/4] < r(1) + [4] and [-2] + r(0) * [1/4] < r(1) + [
    5] and [-2] + r(0) * [1/8] < r(1) + [6] and [-2] + r(0) * [1/8] < r(1) + [
    7] and [-2] + r(0) * [1/16] < r(1) + [8]) || < c4 : System | properties : (
    (TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [-2] + r(0) * [1/16] # [true] > < outp : DataOutPort | properties :
    none,content : r(0) * [1/16] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [8] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [-2] + r(0) * [1/16]
    # [true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(0) * [1/8] # [true] > <
    outp : DataOutPort | properties : none,content : [0] # [false] >),
    subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/16] # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 480 | infty}

Solution 35 (state 35)
states: 36  rewrites: 42207
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [2]
    < [3/2] + r(0) * [1/4] and [2] < [9/4] + r(0) * [1/8] and [2] < [21/8] + r(
    0) * [1/16] and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2] and
    [1] + r(0) * [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [
    5/2] + r(0) * [1/4] < r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and
    [13/4] + r(0) * [1/8] < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1) + [8])
    || < c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [29/8] + r(0) * [1/16] #
    [true] > < outp : DataOutPort | properties : none,content : [45/8] + r(0) *
    [1/16] # [true] >),subcomponents : (< x : Data | properties : none,features
    : none,subcomponents : none,connections : empty,value : r(1) + [8] # [true]
    > < y : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : [29/8] + r(0) * [1/16] # [true] >),connections
    : empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([
    0]),variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : [21/4] + r(0) * [1/8] # [true] > < outp :
    DataOutPort | properties : none,content : [0] # [false] >),subcomponents :
    < z : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : [21/8] + r(0) * [1/16] # [true] >,connections :
    empty,varGen : < "c2",10,20 >,currState : loc([0]),completeStates : (loc([
    0]) loc([2])),variables : a : Real,transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[
    5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] -
    [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[
    1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound : 10,
    transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2 ..
    outp) --> (c1 .. inp)) > | 480 | infty}

Solution 36 (state 36)
states: 37  rewrites: 43536
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and r(2) < r(1)
    + [1] and [0] < r(3) and [0] < r(3) * [1/2] and [0] < r(3) * [1/4] and r(3)
    + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3] and [-2] + r(3) * [1/2] <
    r(1) + [4] and [-2] + r(3) * [1/2] < r(1) + [5] and [-2] + r(3) * [1/4] <
    r(1) + [6] and [-2] + r(3) * [1/4] < r(1) + [7] and [-2] + r(3) * [1/8] <
    r(1) + [8]) || < c4 : System | properties : ((TimingProperties::Period => {
    {60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [-2] + r(3)
    * [1/8] # [true] > < outp : DataOutPort | properties : none,content : r(3)
    * [1/8] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [8]
    # [true] > < y : Data | properties : none,features : none,subcomponents :
    none,connections : empty,value : [-2] + r(3) * [1/8] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/4] # [true] > <
    outp : DataOutPort | properties : none,content : [0] # [false] >),
    subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) * [1/8] # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 480 | infty}

Solution 37 (state 37)
states: 38  rewrites: 44562
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8]) || <
    c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) + [-2] # [true] > <
    outp : DataOutPort | properties : none,content : r(3) # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [8] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : r(3) + [-2] # [true] >),connections : empty,varGen : <
    "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : ((a :
    Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x}
    := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] >
    c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),
    loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,features
    : (< inp : DataInPort | properties : none,content : [0] # [false],cache :
    r(3) # [true] > < outp : DataOutPort | properties : none,content : [0] # [
    false] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 480 | infty}

Solution 38 (state 38)
states: 39  rewrites: 45948
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [2] < r(
    3) and [2] < [3/2] + r(3) * [1/2] and [2] < [9/4] + r(3) * [1/4] and [2] <
    [21/8] + r(3) * [1/8] and r(3) + [1] < r(1) + [2] and r(3) + [1] < r(1) + [
    3] and [5/2] + r(3) * [1/2] < r(1) + [4] and [5/2] + r(3) * [1/2] < r(1) +
    [5] and [13/4] + r(3) * [1/4] < r(1) + [6] and [13/4] + r(3) * [1/4] < r(1)
    + [7] and [29/8] + r(3) * [1/8] < r(1) + [8]) || < c4 : System | properties
    : ((TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {
    {true}}),features : none,subcomponents : (< c1 : Thread | properties :
    none,features : (< inp : DataInPort | properties : none,content : [0] # [
    false],cache : [29/8] + r(3) * [1/8] # [true] > < outp : DataOutPort |
    properties : none,content : [45/8] + r(3) * [1/8] # [true] >),subcomponents
    : (< x : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(1) + [8] # [true] > < y : Data | properties :
    none,features : none,subcomponents : none,connections : empty,value : [
    29/8] + r(3) * [1/8] # [true] >),connections : empty,varGen : < "c1",1,2 >,
    currState : loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b
    : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x]
    + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]->
    loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound
    : 10,transBound : 10 > < c2 : Thread | properties : none,features : (< inp
    : DataInPort | properties : none,content : [0] # [false],cache : [21/4] +
    r(3) * [1/4] # [true] > < outp : DataOutPort | properties : none,content :
    [0] # [false] >),subcomponents : < z : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [21/8] + r(3) * [1/8]
    # [true] >,connections : empty,varGen : < "c2",10,20 >,currState : loc([
    0]),completeStates : (loc([0]) loc([2])),variables : a : Real,transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{
    z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 480 | infty}

Solution 39 (state 39)
states: 40  rewrites: 48618
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and r(2) < r(1) + [1] and [0] < r(0) and [0] < r(0) * [1/2] and [0] < r(0)
    * [1/4] and [0] < r(0) * [1/8] and [0] < r(0) * [1/16] and [-2] + r(0) * [
    1/2] < r(1) + [2] and [-2] + r(0) * [1/2] < r(1) + [3] and [-2] + r(0) * [
    1/4] < r(1) + [4] and [-2] + r(0) * [1/4] < r(1) + [5] and [-2] + r(0) * [
    1/8] < r(1) + [6] and [-2] + r(0) * [1/8] < r(1) + [7] and [-2] + r(0) * [
    1/16] < r(1) + [8] and [-2] + r(0) * [1/16] < r(1) + [9]) || < c4 : System
    | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(0) * [1/16] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [9] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [-2] + r(0) * [1/16] # [true] >),connections : empty,varGen
    : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : (
    (a : Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {
    (c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[
    c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[
    1]])}),loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : r(0) * [1/16] # [true] > < outp : DataOutPort | properties : none,
    content : [-2] + r(0) * [1/32] # [true] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(0) * [1/32] # [true] >,connections : empty,varGen : < "c2",10,20
    >,currState : loc([2]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 540 | infty}

Solution 40 (state 40)
states: 41  rewrites: 51134
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [2] < [3/2] + r(0) * [1/4] and [2] < [9/4] +
    r(0) * [1/8] and [2] < [21/8] + r(0) * [1/16] and [2] < [45/16] + r(0) * [
    1/32] and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2] and [1] +
    r(0) * [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [5/2] +
    r(0) * [1/4] < r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and [13/4]
    + r(0) * [1/8] < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1) + [8] and [
    29/8] + r(0) * [1/16] < r(1) + [9]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    [45/8] + r(0) * [1/16] # [true] >),subcomponents : (< x : Data | properties
    : none,features : none,subcomponents : none,connections : empty,value : r(
    1) + [9] # [true] > < y : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [29/8] + r(0) * [1/16] # [
    true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [45/8] + r(0) * [1/16] #
    [true] > < outp : DataOutPort | properties : none,content : [61/16] + r(0)
    * [1/32] # [true] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [45/16] +
    r(0) * [1/32] # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([2]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 540 | infty}

Solution 41 (state 41)
states: 42  rewrites: 53707
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and r(2) < r(1) + [1] and [0] < r(3) and [0] < r(3) * [1/2] and
    [0] < r(3) * [1/4] and [0] < r(3) * [1/8] and r(3) + [-2] < r(1) + [2] and
    r(3) + [-2] < r(1) + [3] and [-2] + r(3) * [1/2] < r(1) + [4] and [-2] + r(
    3) * [1/2] < r(1) + [5] and [-2] + r(3) * [1/4] < r(1) + [6] and [-2] + r(
    3) * [1/4] < r(1) + [7] and [-2] + r(3) * [1/8] < r(1) + [8] and [-2] + r(
    3) * [1/8] < r(1) + [9]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    r(3) * [1/8] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [9]
    # [true] > < y : Data | properties : none,features : none,subcomponents :
    none,connections : empty,value : [-2] + r(3) * [1/8] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/8] # [true] > <
    outp : DataOutPort | properties : none,content : [-2] + r(3) * [1/16] # [
    true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) * [1/16] # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 540 | infty}

Solution 42 (state 42)
states: 43  rewrites: 55251
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    r(3) # [true] >),subcomponents : (< x : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : r(1) + [9] # [true] >
    < y : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(3) + [-2] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(3) # [true] > < outp : DataOutPort |
    properties : none,content : r(3) + [-2] # [true] >),subcomponents : < z :
    Data | properties : none,features : none,subcomponents : none,connections :
    empty,value : r(3) # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([2]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 540 | infty}

Solution 43 (state 43)
states: 44  rewrites: 57683
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [2] < r(3) and [2] < [3/2] + r(3) * [1/2] and [2]
    < [9/4] + r(3) * [1/4] and [2] < [21/8] + r(3) * [1/8] and [2] < [45/16] +
    r(3) * [1/16] and r(3) + [1] < r(1) + [2] and r(3) + [1] < r(1) + [3] and [
    5/2] + r(3) * [1/2] < r(1) + [4] and [5/2] + r(3) * [1/2] < r(1) + [5] and
    [13/4] + r(3) * [1/4] < r(1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [7]
    and [29/8] + r(3) * [1/8] < r(1) + [8] and [29/8] + r(3) * [1/8] < r(1) + [
    9]) || < c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : [45/8] + r(3) * [1/8] # [true]
    >),subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [9] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [29/8] + r(3) * [1/8] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : [45/8] + r(3) * [1/8] # [true] > < outp :
    DataOutPort | properties : none,content : [61/16] + r(3) * [1/16] # [true]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [45/16] + r(3) * [1/16] #
    [true] >,connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 540 | infty}

Solution 44 (state 44)
states: 45  rewrites: 59304
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and r(2) < r(1) + [1] and [0] < r(0) and [0] < r(0) * [1/2] and [0] < r(0)
    * [1/4] and [0] < r(0) * [1/8] and [0] < r(0) * [1/16] and [-2] + r(0) * [
    1/2] < r(1) + [2] and [-2] + r(0) * [1/2] < r(1) + [3] and [-2] + r(0) * [
    1/4] < r(1) + [4] and [-2] + r(0) * [1/4] < r(1) + [5] and [-2] + r(0) * [
    1/8] < r(1) + [6] and [-2] + r(0) * [1/8] < r(1) + [7] and [-2] + r(0) * [
    1/16] < r(1) + [8] and [-2] + r(0) * [1/16] < r(1) + [9] and [-2] + r(0) *
    [1/32] < r(1) + [10]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [-2] + r(0) * [1/32] # [true] > < outp : DataOutPort | properties :
    none,content : r(0) * [1/32] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [10] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [-2] + r(0) * [1/32]
    # [true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(0) * [1/16] # [true] >
    < outp : DataOutPort | properties : none,content : [0] # [false] >),
    subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/32] # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 600 | infty}

Solution 45 (state 45)
states: 46  rewrites: 61007
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [2] < [3/2] + r(0) * [1/4] and [2] < [9/4] +
    r(0) * [1/8] and [2] < [21/8] + r(0) * [1/16] and [2] < [45/16] + r(0) * [
    1/32] and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2] and [1] +
    r(0) * [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [5/2] +
    r(0) * [1/4] < r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and [13/4]
    + r(0) * [1/8] < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1) + [8] and [
    29/8] + r(0) * [1/16] < r(1) + [9] and [61/16] + r(0) * [1/32] < r(1) + [
    10]) || < c4 : System | properties : ((TimingProperties::Period => {{60}})
    ; HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents :
    (< c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [61/16] + r(0) * [1/32] #
    [true] > < outp : DataOutPort | properties : none,content : [93/16] + r(0)
    * [1/32] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    10] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [61/16] + r(0) * [1/32] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [45/8] + r(0) * [1/16] #
    [true] > < outp : DataOutPort | properties : none,content : [0] # [false]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [45/16] + r(0) * [1/32] #
    [true] >,connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 600 | infty}

Solution 46 (state 46)
states: 47  rewrites: 62573
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and r(2) < r(1) + [1] and [0] < r(3) and [0] < r(3) * [1/2] and
    [0] < r(3) * [1/4] and [0] < r(3) * [1/8] and r(3) + [-2] < r(1) + [2] and
    r(3) + [-2] < r(1) + [3] and [-2] + r(3) * [1/2] < r(1) + [4] and [-2] + r(
    3) * [1/2] < r(1) + [5] and [-2] + r(3) * [1/4] < r(1) + [6] and [-2] + r(
    3) * [1/4] < r(1) + [7] and [-2] + r(3) * [1/8] < r(1) + [8] and [-2] + r(
    3) * [1/8] < r(1) + [9] and [-2] + r(3) * [1/16] < r(1) + [10]) || < c4 :
    System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [-2] + r(3) * [1/16] # [
    true] > < outp : DataOutPort | properties : none,content : r(3) * [1/16] #
    [true] >),subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [10] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [-2] + r(3) * [1/16] # [true] >),connections : empty,varGen
    : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : (
    (a : Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {
    (c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[
    c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[
    1]])}),loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : r(3) * [1/8] # [true] > < outp : DataOutPort | properties : none,
    content : [0] # [false] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(3) * [
    1/16] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState :
    loc([0]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 600 | infty}

Solution 47 (state 47)
states: 48  rewrites: 63713
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) + [-2] # [true] > <
    outp : DataOutPort | properties : none,content : r(3) # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [10] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : r(3) + [-2] # [true] >),connections : empty,varGen : <
    "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : ((a :
    Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x}
    := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] >
    c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),
    loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,features
    : (< inp : DataInPort | properties : none,content : [0] # [false],cache :
    r(3) # [true] > < outp : DataOutPort | properties : none,content : [0] # [
    false] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 600 | infty}

Solution 48 (state 48)
states: 49  rewrites: 65357
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [2] < r(3) and [2] < [3/2] + r(3) * [1/2] and [2]
    < [9/4] + r(3) * [1/4] and [2] < [21/8] + r(3) * [1/8] and [2] < [45/16] +
    r(3) * [1/16] and r(3) + [1] < r(1) + [2] and r(3) + [1] < r(1) + [3] and [
    5/2] + r(3) * [1/2] < r(1) + [4] and [5/2] + r(3) * [1/2] < r(1) + [5] and
    [13/4] + r(3) * [1/4] < r(1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [7]
    and [29/8] + r(3) * [1/8] < r(1) + [8] and [29/8] + r(3) * [1/8] < r(1) + [
    9] and [61/16] + r(3) * [1/16] < r(1) + [10]) || < c4 : System | properties
    : ((TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {
    {true}}),features : none,subcomponents : (< c1 : Thread | properties :
    none,features : (< inp : DataInPort | properties : none,content : [0] # [
    false],cache : [61/16] + r(3) * [1/16] # [true] > < outp : DataOutPort |
    properties : none,content : [93/16] + r(3) * [1/16] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [10] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [61/16] + r(3) * [1/16] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : [45/8] + r(3) * [1/8] # [true] > < outp :
    DataOutPort | properties : none,content : [0] # [false] >),subcomponents :
    < z : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : [45/16] + r(3) * [1/16] # [true] >,connections
    : empty,varGen : < "c2",10,20 >,currState : loc([0]),completeStates : (loc(
    [0]) loc([2])),variables : a : Real,transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[
    5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] -
    [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[
    1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound : 10,
    transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2 ..
    outp) --> (c1 .. inp)) > | 600 | infty}

Solution 49 (state 49)
states: 50  rewrites: 68422
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and r(2) < r(1) + [1] and [0] < r(0) and [0] <
    r(0) * [1/2] and [0] < r(0) * [1/4] and [0] < r(0) * [1/8] and [0] < r(0) *
    [1/16] and [0] < r(0) * [1/32] and [-2] + r(0) * [1/2] < r(1) + [2] and [
    -2] + r(0) * [1/2] < r(1) + [3] and [-2] + r(0) * [1/4] < r(1) + [4] and [
    -2] + r(0) * [1/4] < r(1) + [5] and [-2] + r(0) * [1/8] < r(1) + [6] and [
    -2] + r(0) * [1/8] < r(1) + [7] and [-2] + r(0) * [1/16] < r(1) + [8] and [
    -2] + r(0) * [1/16] < r(1) + [9] and [-2] + r(0) * [1/32] < r(1) + [10] and
    [-2] + r(0) * [1/32] < r(1) + [11]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    r(0) * [1/32] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    11] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [-2] + r(0) * [1/32] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(0) * [1/32] # [true] >
    < outp : DataOutPort | properties : none,content : [-2] + r(0) * [1/64] # [
    true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/64] # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 660 | infty}

Solution 50 (state 50)
states: 51  rewrites: 71282
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [2] < [3/2]
    + r(0) * [1/4] and [2] < [9/4] + r(0) * [1/8] and [2] < [21/8] + r(0) * [
    1/16] and [2] < [45/16] + r(0) * [1/32] and [2] < [93/32] + r(0) * [1/64]
    and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2] and [1] + r(0) *
    [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [5/2] + r(0) *
    [1/4] < r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and [13/4] + r(0)
    * [1/8] < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1) + [8] and [29/8] +
    r(0) * [1/16] < r(1) + [9] and [61/16] + r(0) * [1/32] < r(1) + [10] and [
    61/16] + r(0) * [1/32] < r(1) + [11]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    [93/16] + r(0) * [1/32] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [11] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [61/16] + r(0) * [
    1/32] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [93/16] + r(
    0) * [1/32] # [true] > < outp : DataOutPort | properties : none,content : [
    125/32] + r(0) * [1/64] # [true] >),subcomponents : < z : Data | properties
    : none,features : none,subcomponents : none,connections : empty,value : [
    93/32] + r(0) * [1/64] # [true] >,connections : empty,varGen : < "c2",10,20
    >,currState : loc([2]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 660 | infty}

Solution 51 (state 51)
states: 52  rewrites: 74250
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and r(2) < r(1) + [1] and [0] < r(
    3) and [0] < r(3) * [1/2] and [0] < r(3) * [1/4] and [0] < r(3) * [1/8] and
    [0] < r(3) * [1/16] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [
    3] and [-2] + r(3) * [1/2] < r(1) + [4] and [-2] + r(3) * [1/2] < r(1) + [
    5] and [-2] + r(3) * [1/4] < r(1) + [6] and [-2] + r(3) * [1/4] < r(1) + [
    7] and [-2] + r(3) * [1/8] < r(1) + [8] and [-2] + r(3) * [1/8] < r(1) + [
    9] and [-2] + r(3) * [1/16] < r(1) + [10] and [-2] + r(3) * [1/16] < r(1) +
    [11]) || < c4 : System | properties : ((TimingProperties::Period => {{60}})
    ; HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents :
    (< c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(3) * [1/16] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [11] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [-2] + r(3) * [1/16] # [true] >),connections : empty,varGen
    : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : (
    (a : Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {
    (c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[
    c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[
    1]])}),loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : r(3) * [1/16] # [true] > < outp : DataOutPort | properties : none,
    content : [-2] + r(3) * [1/32] # [true] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(3) * [1/32] # [true] >,connections : empty,varGen : < "c2",10,20
    >,currState : loc([2]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 660 | infty}

Solution 52 (state 52)
states: 53  rewrites: 75908
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11]) || < c4 : System | properties : ((TimingProperties::Period => {{
    60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [0] # [
    false] > < outp : DataOutPort | properties : none,content : r(3) # [true]
    >),subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [11] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : r(3) + [-2] # [true] >),connections : empty,varGen : <
    "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : ((a :
    Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x}
    := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] >
    c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),
    loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,features
    : (< inp : DataInPort | properties : none,content : [0] # [false],cache :
    r(3) # [true] > < outp : DataOutPort | properties : none,content : r(3) + [
    -2] # [true] >),subcomponents : < z : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 660 | infty}

Solution 53 (state 53)
states: 54  rewrites: 78684
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [2] < r(3) and [
    2] < [3/2] + r(3) * [1/2] and [2] < [9/4] + r(3) * [1/4] and [2] < [21/8] +
    r(3) * [1/8] and [2] < [45/16] + r(3) * [1/16] and [2] < [93/32] + r(3) * [
    1/32] and r(3) + [1] < r(1) + [2] and r(3) + [1] < r(1) + [3] and [5/2] +
    r(3) * [1/2] < r(1) + [4] and [5/2] + r(3) * [1/2] < r(1) + [5] and [13/4]
    + r(3) * [1/4] < r(1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [7] and [
    29/8] + r(3) * [1/8] < r(1) + [8] and [29/8] + r(3) * [1/8] < r(1) + [9]
    and [61/16] + r(3) * [1/16] < r(1) + [10] and [61/16] + r(3) * [1/16] < r(
    1) + [11]) || < c4 : System | properties : ((TimingProperties::Period => {{
    60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [0] # [
    false] > < outp : DataOutPort | properties : none,content : [93/16] + r(3)
    * [1/16] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    11] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [61/16] + r(3) * [1/16] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [93/16] + r(3) * [1/16] #
    [true] > < outp : DataOutPort | properties : none,content : [125/32] + r(3)
    * [1/32] # [true] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [93/32] +
    r(3) * [1/32] # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([2]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 660 | infty}

Solution 54 (state 54)
states: 55  rewrites: 80542
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and r(2) < r(1) + [1] and [0] < r(0) and [0] <
    r(0) * [1/2] and [0] < r(0) * [1/4] and [0] < r(0) * [1/8] and [0] < r(0) *
    [1/16] and [0] < r(0) * [1/32] and [-2] + r(0) * [1/2] < r(1) + [2] and [
    -2] + r(0) * [1/2] < r(1) + [3] and [-2] + r(0) * [1/4] < r(1) + [4] and [
    -2] + r(0) * [1/4] < r(1) + [5] and [-2] + r(0) * [1/8] < r(1) + [6] and [
    -2] + r(0) * [1/8] < r(1) + [7] and [-2] + r(0) * [1/16] < r(1) + [8] and [
    -2] + r(0) * [1/16] < r(1) + [9] and [-2] + r(0) * [1/32] < r(1) + [10] and
    [-2] + r(0) * [1/32] < r(1) + [11] and [-2] + r(0) * [1/64] < r(1) + [12])
    || < c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [-2] + r(0) * [1/64] # [
    true] > < outp : DataOutPort | properties : none,content : r(0) * [1/64] #
    [true] >),subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [12] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [-2] + r(0) * [1/64] # [true] >),connections : empty,varGen
    : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : (
    (a : Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {
    (c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[
    c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[
    1]])}),loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : r(0) * [1/32] # [true] > < outp : DataOutPort | properties : none,
    content : [0] # [false] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(0) * [
    1/64] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState :
    loc([0]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 720 | infty}

Solution 55 (state 55)
states: 56  rewrites: 82503
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [2] < [3/2]
    + r(0) * [1/4] and [2] < [9/4] + r(0) * [1/8] and [2] < [21/8] + r(0) * [
    1/16] and [2] < [45/16] + r(0) * [1/32] and [2] < [93/32] + r(0) * [1/64]
    and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2] and [1] + r(0) *
    [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [5/2] + r(0) *
    [1/4] < r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and [13/4] + r(0)
    * [1/8] < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1) + [8] and [29/8] +
    r(0) * [1/16] < r(1) + [9] and [61/16] + r(0) * [1/32] < r(1) + [10] and [
    61/16] + r(0) * [1/32] < r(1) + [11] and [125/32] + r(0) * [1/64] < r(1) +
    [12]) || < c4 : System | properties : ((TimingProperties::Period => {{60}})
    ; HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents :
    (< c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [125/32] + r(0) * [1/64]
    # [true] > < outp : DataOutPort | properties : none,content : [189/32] + r(
    0) * [1/64] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    12] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [125/32] + r(0) * [1/64] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [93/16] + r(0) * [1/32] #
    [true] > < outp : DataOutPort | properties : none,content : [0] # [false]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [93/32] + r(0) * [1/64] #
    [true] >,connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 720 | infty}

Solution 56 (state 56)
states: 57  rewrites: 84306
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and r(2) < r(1) + [1] and [0] < r(
    3) and [0] < r(3) * [1/2] and [0] < r(3) * [1/4] and [0] < r(3) * [1/8] and
    [0] < r(3) * [1/16] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [
    3] and [-2] + r(3) * [1/2] < r(1) + [4] and [-2] + r(3) * [1/2] < r(1) + [
    5] and [-2] + r(3) * [1/4] < r(1) + [6] and [-2] + r(3) * [1/4] < r(1) + [
    7] and [-2] + r(3) * [1/8] < r(1) + [8] and [-2] + r(3) * [1/8] < r(1) + [
    9] and [-2] + r(3) * [1/16] < r(1) + [10] and [-2] + r(3) * [1/16] < r(1) +
    [11] and [-2] + r(3) * [1/32] < r(1) + [12]) || < c4 : System | properties
    : ((TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {
    {true}}),features : none,subcomponents : (< c1 : Thread | properties :
    none,features : (< inp : DataInPort | properties : none,content : [0] # [
    false],cache : [-2] + r(3) * [1/32] # [true] > < outp : DataOutPort |
    properties : none,content : r(3) * [1/32] # [true] >),subcomponents : (< x
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : r(1) + [12] # [true] > < y : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [-2] + r(
    3) * [1/32] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState
    : loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : r(3) * [
    1/16] # [true] > < outp : DataOutPort | properties : none,content : [0] # [
    false] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) * [1/32] # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 720 | infty}

Solution 57 (state 57)
states: 58  rewrites: 85560
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : r(3) + [-2] # [true] > < outp : DataOutPort | properties : none,
    content : r(3) # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    12] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : r(3) + [-2] # [true] >),connections :
    empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(3) # [true] > < outp : DataOutPort |
    properties : none,content : [0] # [false] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(3) # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([0]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 720 | infty}

Solution 58 (state 58)
states: 59  rewrites: 87462
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [2] < r(3) and [
    2] < [3/2] + r(3) * [1/2] and [2] < [9/4] + r(3) * [1/4] and [2] < [21/8] +
    r(3) * [1/8] and [2] < [45/16] + r(3) * [1/16] and [2] < [93/32] + r(3) * [
    1/32] and r(3) + [1] < r(1) + [2] and r(3) + [1] < r(1) + [3] and [5/2] +
    r(3) * [1/2] < r(1) + [4] and [5/2] + r(3) * [1/2] < r(1) + [5] and [13/4]
    + r(3) * [1/4] < r(1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [7] and [
    29/8] + r(3) * [1/8] < r(1) + [8] and [29/8] + r(3) * [1/8] < r(1) + [9]
    and [61/16] + r(3) * [1/16] < r(1) + [10] and [61/16] + r(3) * [1/16] < r(
    1) + [11] and [125/32] + r(3) * [1/32] < r(1) + [12]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [125/32] + r(3) * [1/32]
    # [true] > < outp : DataOutPort | properties : none,content : [189/32] + r(
    3) * [1/32] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    12] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [125/32] + r(3) * [1/32] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [93/16] + r(3) * [1/16] #
    [true] > < outp : DataOutPort | properties : none,content : [0] # [false]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [93/32] + r(3) * [1/32] #
    [true] >,connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 720 | infty}

Solution 59 (state 59)
states: 60  rewrites: 90922
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and r(2) < r(1) +
    [1] and [0] < r(0) and [0] < r(0) * [1/2] and [0] < r(0) * [1/4] and [0] <
    r(0) * [1/8] and [0] < r(0) * [1/16] and [0] < r(0) * [1/32] and [0] < r(0)
    * [1/64] and [-2] + r(0) * [1/2] < r(1) + [2] and [-2] + r(0) * [1/2] < r(
    1) + [3] and [-2] + r(0) * [1/4] < r(1) + [4] and [-2] + r(0) * [1/4] < r(
    1) + [5] and [-2] + r(0) * [1/8] < r(1) + [6] and [-2] + r(0) * [1/8] < r(
    1) + [7] and [-2] + r(0) * [1/16] < r(1) + [8] and [-2] + r(0) * [1/16] <
    r(1) + [9] and [-2] + r(0) * [1/32] < r(1) + [10] and [-2] + r(0) * [1/32]
    < r(1) + [11] and [-2] + r(0) * [1/64] < r(1) + [12] and [-2] + r(0) * [
    1/64] < r(1) + [13]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    r(0) * [1/64] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    13] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [-2] + r(0) * [1/64] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(0) * [1/64] # [true] >
    < outp : DataOutPort | properties : none,content : [-2] + r(0) * [1/128] #
    [true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/128] # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 780 | infty}

Solution 60 (state 60)
states: 61  rewrites: 94126
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [2] < [3/2] + r(0) * [1/4] and [2] < [9/4] + r(
    0) * [1/8] and [2] < [21/8] + r(0) * [1/16] and [2] < [45/16] + r(0) * [
    1/32] and [2] < [93/32] + r(0) * [1/64] and [2] < [189/64] + r(0) * [1/128]
    and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2] and [1] + r(0) *
    [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [5/2] + r(0) *
    [1/4] < r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and [13/4] + r(0)
    * [1/8] < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1) + [8] and [29/8] +
    r(0) * [1/16] < r(1) + [9] and [61/16] + r(0) * [1/32] < r(1) + [10] and [
    61/16] + r(0) * [1/32] < r(1) + [11] and [125/32] + r(0) * [1/64] < r(1) +
    [12] and [125/32] + r(0) * [1/64] < r(1) + [13]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : [189/32] + r(0) * [1/64] # [true]
    >),subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [13] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [125/32] + r(0) * [1/64] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : [189/32] + r(0) * [1/64] # [true] > < outp
    : DataOutPort | properties : none,content : [253/64] + r(0) * [1/128] # [
    true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [189/64] + r(0) * [1/128]
    # [true] >,connections : empty,varGen : < "c2",10,20 >,currState : loc([
    2]),completeStates : (loc([0]) loc([2])),variables : a : Real,transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{
    z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 780 | infty}

Solution 61 (state 61)
states: 62  rewrites: 97489
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and r(
    2) < r(1) + [1] and [0] < r(3) and [0] < r(3) * [1/2] and [0] < r(3) * [
    1/4] and [0] < r(3) * [1/8] and [0] < r(3) * [1/16] and [0] < r(3) * [1/32]
    and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3] and [-2] + r(3) *
    [1/2] < r(1) + [4] and [-2] + r(3) * [1/2] < r(1) + [5] and [-2] + r(3) * [
    1/4] < r(1) + [6] and [-2] + r(3) * [1/4] < r(1) + [7] and [-2] + r(3) * [
    1/8] < r(1) + [8] and [-2] + r(3) * [1/8] < r(1) + [9] and [-2] + r(3) * [
    1/16] < r(1) + [10] and [-2] + r(3) * [1/16] < r(1) + [11] and [-2] + r(3)
    * [1/32] < r(1) + [12] and [-2] + r(3) * [1/32] < r(1) + [13]) || < c4 :
    System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(3) * [1/32] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [13] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [-2] + r(3) * [1/32] # [true] >),connections : empty,varGen
    : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : (
    (a : Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {
    (c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[
    c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[
    1]])}),loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : r(3) * [1/32] # [true] > < outp : DataOutPort | properties : none,
    content : [-2] + r(3) * [1/64] # [true] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(3) * [1/64] # [true] >,connections : empty,varGen : < "c2",10,20
    >,currState : loc([2]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 780 | infty}

Solution 62 (state 62)
states: 63  rewrites: 99261
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13]) || < c4
    : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(3) # [true] >),subcomponents :
    (< x : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(1) + [13] # [true] > < y : Data | properties
    : none,features : none,subcomponents : none,connections : empty,value : r(
    3) + [-2] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : r(3) # [
    true] > < outp : DataOutPort | properties : none,content : r(3) + [-2] # [
    true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 780 | infty}

Solution 63 (state 63)
states: 64  rewrites: 102381
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [2] < r(3) and [2] < [3/2] + r(3) * [1/2] and [2] < [9/4]
    + r(3) * [1/4] and [2] < [21/8] + r(3) * [1/8] and [2] < [45/16] + r(3) * [
    1/16] and [2] < [93/32] + r(3) * [1/32] and [2] < [189/64] + r(3) * [1/64]
    and r(3) + [1] < r(1) + [2] and r(3) + [1] < r(1) + [3] and [5/2] + r(3) *
    [1/2] < r(1) + [4] and [5/2] + r(3) * [1/2] < r(1) + [5] and [13/4] + r(3)
    * [1/4] < r(1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [7] and [29/8] + r(
    3) * [1/8] < r(1) + [8] and [29/8] + r(3) * [1/8] < r(1) + [9] and [61/16]
    + r(3) * [1/16] < r(1) + [10] and [61/16] + r(3) * [1/16] < r(1) + [11] and
    [125/32] + r(3) * [1/32] < r(1) + [12] and [125/32] + r(3) * [1/32] < r(1)
    + [13]) || < c4 : System | properties : ((TimingProperties::Period => {{
    60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [0] # [
    false] > < outp : DataOutPort | properties : none,content : [189/32] + r(3)
    * [1/32] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    13] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [125/32] + r(3) * [1/32] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [189/32] + r(3) * [1/32]
    # [true] > < outp : DataOutPort | properties : none,content : [253/64] + r(
    3) * [1/64] # [true] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [189/64] +
    r(3) * [1/64] # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([2]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 780 | infty}

Solution 64 (state 64)
states: 65  rewrites: 104476
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and r(2) < r(1) +
    [1] and [0] < r(0) and [0] < r(0) * [1/2] and [0] < r(0) * [1/4] and [0] <
    r(0) * [1/8] and [0] < r(0) * [1/16] and [0] < r(0) * [1/32] and [0] < r(0)
    * [1/64] and [-2] + r(0) * [1/2] < r(1) + [2] and [-2] + r(0) * [1/2] < r(
    1) + [3] and [-2] + r(0) * [1/4] < r(1) + [4] and [-2] + r(0) * [1/4] < r(
    1) + [5] and [-2] + r(0) * [1/8] < r(1) + [6] and [-2] + r(0) * [1/8] < r(
    1) + [7] and [-2] + r(0) * [1/16] < r(1) + [8] and [-2] + r(0) * [1/16] <
    r(1) + [9] and [-2] + r(0) * [1/32] < r(1) + [10] and [-2] + r(0) * [1/32]
    < r(1) + [11] and [-2] + r(0) * [1/64] < r(1) + [12] and [-2] + r(0) * [
    1/64] < r(1) + [13] and [-2] + r(0) * [1/128] < r(1) + [14]) || < c4 :
    System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [-2] + r(0) * [1/128] # [
    true] > < outp : DataOutPort | properties : none,content : r(0) * [1/128] #
    [true] >),subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [14] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [-2] + r(0) * [1/128] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(0) * [1/64] # [true] > < outp :
    DataOutPort | properties : none,content : [0] # [false] >),subcomponents :
    < z : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(0) * [1/128] # [true] >,connections : empty,
    varGen : < "c2",10,20 >,currState : loc([0]),completeStates : (loc([0])
    loc([2])),variables : a : Real,transitions : ((loc([0]) -[on dispatch]->
    loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]])
    end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ;
    (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([
    2]) -[on dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),
    connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 ..
    inp)) > | 840 | infty}

Solution 65 (state 65)
states: 66  rewrites: 106695
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [2] < [3/2] + r(0) * [1/4] and [2] < [9/4] + r(
    0) * [1/8] and [2] < [21/8] + r(0) * [1/16] and [2] < [45/16] + r(0) * [
    1/32] and [2] < [93/32] + r(0) * [1/64] and [2] < [189/64] + r(0) * [1/128]
    and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2] and [1] + r(0) *
    [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [5/2] + r(0) *
    [1/4] < r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and [13/4] + r(0)
    * [1/8] < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1) + [8] and [29/8] +
    r(0) * [1/16] < r(1) + [9] and [61/16] + r(0) * [1/32] < r(1) + [10] and [
    61/16] + r(0) * [1/32] < r(1) + [11] and [125/32] + r(0) * [1/64] < r(1) +
    [12] and [125/32] + r(0) * [1/64] < r(1) + [13] and [253/64] + r(0) * [
    1/128] < r(1) + [14]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [253/64] + r(0) * [1/128] # [true] > < outp : DataOutPort |
    properties : none,content : [381/64] + r(0) * [1/128] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [14] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [253/64] + r(0) * [1/128] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : [189/32] + r(0) * [1/64] # [true] > < outp
    : DataOutPort | properties : none,content : [0] # [false] >),subcomponents
    : < z : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : [189/64] + r(0) * [1/128] # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 840 | infty}

Solution 66 (state 66)
states: 67  rewrites: 108735
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and r(
    2) < r(1) + [1] and [0] < r(3) and [0] < r(3) * [1/2] and [0] < r(3) * [
    1/4] and [0] < r(3) * [1/8] and [0] < r(3) * [1/16] and [0] < r(3) * [1/32]
    and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3] and [-2] + r(3) *
    [1/2] < r(1) + [4] and [-2] + r(3) * [1/2] < r(1) + [5] and [-2] + r(3) * [
    1/4] < r(1) + [6] and [-2] + r(3) * [1/4] < r(1) + [7] and [-2] + r(3) * [
    1/8] < r(1) + [8] and [-2] + r(3) * [1/8] < r(1) + [9] and [-2] + r(3) * [
    1/16] < r(1) + [10] and [-2] + r(3) * [1/16] < r(1) + [11] and [-2] + r(3)
    * [1/32] < r(1) + [12] and [-2] + r(3) * [1/32] < r(1) + [13] and [-2] + r(
    3) * [1/64] < r(1) + [14]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [-2] + r(3) * [1/64] # [true] > < outp : DataOutPort | properties :
    none,content : r(3) * [1/64] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [14] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [-2] + r(3) * [1/64]
    # [true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/32] # [true] >
    < outp : DataOutPort | properties : none,content : [0] # [false] >),
    subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) * [1/64] # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 840 | infty}

Solution 67 (state 67)
states: 68  rewrites: 110103
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : r(3) + [-2] # [true] > < outp : DataOutPort | properties : none,
    content : r(3) # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    14] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : r(3) + [-2] # [true] >),connections :
    empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(3) # [true] > < outp : DataOutPort |
    properties : none,content : [0] # [false] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(3) # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([0]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 840 | infty}

Solution 68 (state 68)
states: 69  rewrites: 112263
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [2] < r(3) and [2] < [3/2] + r(3) * [1/2] and [2] < [9/4]
    + r(3) * [1/4] and [2] < [21/8] + r(3) * [1/8] and [2] < [45/16] + r(3) * [
    1/16] and [2] < [93/32] + r(3) * [1/32] and [2] < [189/64] + r(3) * [1/64]
    and r(3) + [1] < r(1) + [2] and r(3) + [1] < r(1) + [3] and [5/2] + r(3) *
    [1/2] < r(1) + [4] and [5/2] + r(3) * [1/2] < r(1) + [5] and [13/4] + r(3)
    * [1/4] < r(1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [7] and [29/8] + r(
    3) * [1/8] < r(1) + [8] and [29/8] + r(3) * [1/8] < r(1) + [9] and [61/16]
    + r(3) * [1/16] < r(1) + [10] and [61/16] + r(3) * [1/16] < r(1) + [11] and
    [125/32] + r(3) * [1/32] < r(1) + [12] and [125/32] + r(3) * [1/32] < r(1)
    + [13] and [253/64] + r(3) * [1/64] < r(1) + [14]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [253/64] + r(3) * [1/64]
    # [true] > < outp : DataOutPort | properties : none,content : [381/64] + r(
    3) * [1/64] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    14] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [253/64] + r(3) * [1/64] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [189/32] + r(3) * [1/32]
    # [true] > < outp : DataOutPort | properties : none,content : [0] # [false]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [189/64] + r(3) * [1/64] #
    [true] >,connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 840 | infty}

Solution 69 (state 69)
states: 70  rewrites: 116118
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and r(2) < r(1) + [1] and [0] < r(0) and [0] < r(0) * [1/2] and [
    0] < r(0) * [1/4] and [0] < r(0) * [1/8] and [0] < r(0) * [1/16] and [0] <
    r(0) * [1/32] and [0] < r(0) * [1/64] and [0] < r(0) * [1/128] and [-2] +
    r(0) * [1/2] < r(1) + [2] and [-2] + r(0) * [1/2] < r(1) + [3] and [-2] +
    r(0) * [1/4] < r(1) + [4] and [-2] + r(0) * [1/4] < r(1) + [5] and [-2] +
    r(0) * [1/8] < r(1) + [6] and [-2] + r(0) * [1/8] < r(1) + [7] and [-2] +
    r(0) * [1/16] < r(1) + [8] and [-2] + r(0) * [1/16] < r(1) + [9] and [-2] +
    r(0) * [1/32] < r(1) + [10] and [-2] + r(0) * [1/32] < r(1) + [11] and [-2]
    + r(0) * [1/64] < r(1) + [12] and [-2] + r(0) * [1/64] < r(1) + [13] and [
    -2] + r(0) * [1/128] < r(1) + [14] and [-2] + r(0) * [1/128] < r(1) + [15])
    || < c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(0) * [1/128] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [15] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [-2] + r(0) * [1/128] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(0) * [1/128] # [true] > < outp :
    DataOutPort | properties : none,content : [-2] + r(0) * [1/256] # [true]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/256] # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 900 | infty}

Solution 70 (state 70)
states: 71  rewrites: 119666
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [2] < [3/2]
    + r(0) * [1/4] and [2] < [9/4] + r(0) * [1/8] and [2] < [21/8] + r(0) * [
    1/16] and [2] < [45/16] + r(0) * [1/32] and [2] < [93/32] + r(0) * [1/64]
    and [2] < [189/64] + r(0) * [1/128] and [2] < [381/128] + r(0) * [1/256]
    and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2] and [1] + r(0) *
    [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [5/2] + r(0) *
    [1/4] < r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and [13/4] + r(0)
    * [1/8] < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1) + [8] and [29/8] +
    r(0) * [1/16] < r(1) + [9] and [61/16] + r(0) * [1/32] < r(1) + [10] and [
    61/16] + r(0) * [1/32] < r(1) + [11] and [125/32] + r(0) * [1/64] < r(1) +
    [12] and [125/32] + r(0) * [1/64] < r(1) + [13] and [253/64] + r(0) * [
    1/128] < r(1) + [14] and [253/64] + r(0) * [1/128] < r(1) + [15]) || < c4 :
    System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : [381/64] + r(0) * [1/128] # [
    true] >),subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [15] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [253/64] + r(0) * [1/128] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : [381/64] + r(0) * [1/128] # [true] > < outp
    : DataOutPort | properties : none,content : [509/128] + r(0) * [1/256] # [
    true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [381/128] + r(0) * [1/256]
    # [true] >,connections : empty,varGen : < "c2",10,20 >,currState : loc([
    2]),completeStates : (loc([0]) loc([2])),variables : a : Real,transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{
    z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 900 | infty}

Solution 71 (state 71)
states: 72  rewrites: 123424
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and r(2) < r(1) + [1] and [0] < r(3) and [0] < r(3) *
    [1/2] and [0] < r(3) * [1/4] and [0] < r(3) * [1/8] and [0] < r(3) * [1/16]
    and [0] < r(3) * [1/32] and [0] < r(3) * [1/64] and r(3) + [-2] < r(1) + [
    2] and r(3) + [-2] < r(1) + [3] and [-2] + r(3) * [1/2] < r(1) + [4] and [
    -2] + r(3) * [1/2] < r(1) + [5] and [-2] + r(3) * [1/4] < r(1) + [6] and [
    -2] + r(3) * [1/4] < r(1) + [7] and [-2] + r(3) * [1/8] < r(1) + [8] and [
    -2] + r(3) * [1/8] < r(1) + [9] and [-2] + r(3) * [1/16] < r(1) + [10] and
    [-2] + r(3) * [1/16] < r(1) + [11] and [-2] + r(3) * [1/32] < r(1) + [12]
    and [-2] + r(3) * [1/32] < r(1) + [13] and [-2] + r(3) * [1/64] < r(1) + [
    14] and [-2] + r(3) * [1/64] < r(1) + [15]) || < c4 : System | properties :
    ((TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    r(3) * [1/64] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    15] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [-2] + r(3) * [1/64] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/64] # [true] >
    < outp : DataOutPort | properties : none,content : [-2] + r(3) * [1/128] #
    [true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) * [1/128] # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 900 | infty}

Solution 72 (state 72)
states: 73  rewrites: 125310
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(3) # [true] >),subcomponents :
    (< x : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(1) + [15] # [true] > < y : Data | properties
    : none,features : none,subcomponents : none,connections : empty,value : r(
    3) + [-2] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : r(3) # [
    true] > < outp : DataOutPort | properties : none,content : r(3) + [-2] # [
    true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 900 | infty}

Solution 73 (state 73)
states: 74  rewrites: 128774
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [2] < r(3) and [2] < [
    3/2] + r(3) * [1/2] and [2] < [9/4] + r(3) * [1/4] and [2] < [21/8] + r(3)
    * [1/8] and [2] < [45/16] + r(3) * [1/16] and [2] < [93/32] + r(3) * [1/32]
    and [2] < [189/64] + r(3) * [1/64] and [2] < [381/128] + r(3) * [1/128] and
    r(3) + [1] < r(1) + [2] and r(3) + [1] < r(1) + [3] and [5/2] + r(3) * [
    1/2] < r(1) + [4] and [5/2] + r(3) * [1/2] < r(1) + [5] and [13/4] + r(3) *
    [1/4] < r(1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [7] and [29/8] + r(3)
    * [1/8] < r(1) + [8] and [29/8] + r(3) * [1/8] < r(1) + [9] and [61/16] +
    r(3) * [1/16] < r(1) + [10] and [61/16] + r(3) * [1/16] < r(1) + [11] and [
    125/32] + r(3) * [1/32] < r(1) + [12] and [125/32] + r(3) * [1/32] < r(1) +
    [13] and [253/64] + r(3) * [1/64] < r(1) + [14] and [253/64] + r(3) * [
    1/64] < r(1) + [15]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    [381/64] + r(3) * [1/64] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [15] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [253/64] + r(3) * [
    1/64] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [381/64] +
    r(3) * [1/64] # [true] > < outp : DataOutPort | properties : none,content :
    [509/128] + r(3) * [1/128] # [true] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : [381/128] + r(3) * [1/128] # [true] >,connections : empty,varGen :
    < "c2",10,20 >,currState : loc([2]),completeStates : (loc([0]) loc([2])),
    variables : a : Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(
    v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (
    loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1])
    -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on
    dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections
    : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 900 |
    infty}

Solution 74 (state 74)
states: 75  rewrites: 131106
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and r(2) < r(1) + [1] and [0] < r(0) and [0] < r(0) * [1/2] and [
    0] < r(0) * [1/4] and [0] < r(0) * [1/8] and [0] < r(0) * [1/16] and [0] <
    r(0) * [1/32] and [0] < r(0) * [1/64] and [0] < r(0) * [1/128] and [-2] +
    r(0) * [1/2] < r(1) + [2] and [-2] + r(0) * [1/2] < r(1) + [3] and [-2] +
    r(0) * [1/4] < r(1) + [4] and [-2] + r(0) * [1/4] < r(1) + [5] and [-2] +
    r(0) * [1/8] < r(1) + [6] and [-2] + r(0) * [1/8] < r(1) + [7] and [-2] +
    r(0) * [1/16] < r(1) + [8] and [-2] + r(0) * [1/16] < r(1) + [9] and [-2] +
    r(0) * [1/32] < r(1) + [10] and [-2] + r(0) * [1/32] < r(1) + [11] and [-2]
    + r(0) * [1/64] < r(1) + [12] and [-2] + r(0) * [1/64] < r(1) + [13] and [
    -2] + r(0) * [1/128] < r(1) + [14] and [-2] + r(0) * [1/128] < r(1) + [15]
    and [-2] + r(0) * [1/256] < r(1) + [16]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [-2] + r(0) * [1/256] # [true] > < outp : DataOutPort | properties
    : none,content : r(0) * [1/256] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [16] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [-2] + r(0) * [1/256]
    # [true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(0) * [1/128] # [true] >
    < outp : DataOutPort | properties : none,content : [0] # [false] >),
    subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/256] # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 960 | infty}

Solution 75 (state 75)
states: 76  rewrites: 133583
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [2] < [3/2]
    + r(0) * [1/4] and [2] < [9/4] + r(0) * [1/8] and [2] < [21/8] + r(0) * [
    1/16] and [2] < [45/16] + r(0) * [1/32] and [2] < [93/32] + r(0) * [1/64]
    and [2] < [189/64] + r(0) * [1/128] and [2] < [381/128] + r(0) * [1/256]
    and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2] and [1] + r(0) *
    [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [5/2] + r(0) *
    [1/4] < r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and [13/4] + r(0)
    * [1/8] < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1) + [8] and [29/8] +
    r(0) * [1/16] < r(1) + [9] and [61/16] + r(0) * [1/32] < r(1) + [10] and [
    61/16] + r(0) * [1/32] < r(1) + [11] and [125/32] + r(0) * [1/64] < r(1) +
    [12] and [125/32] + r(0) * [1/64] < r(1) + [13] and [253/64] + r(0) * [
    1/128] < r(1) + [14] and [253/64] + r(0) * [1/128] < r(1) + [15] and [
    509/128] + r(0) * [1/256] < r(1) + [16]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [509/128] + r(0) * [1/256] # [true] > < outp : DataOutPort |
    properties : none,content : [765/128] + r(0) * [1/256] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [16] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [509/128] + r(0) * [1/256] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : [381/64] + r(0) * [1/128] # [true] > < outp
    : DataOutPort | properties : none,content : [0] # [false] >),subcomponents
    : < z : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : [381/128] + r(0) * [1/256] # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 960 | infty}

Solution 76 (state 76)
states: 77  rewrites: 135860
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and r(2) < r(1) + [1] and [0] < r(3) and [0] < r(3) *
    [1/2] and [0] < r(3) * [1/4] and [0] < r(3) * [1/8] and [0] < r(3) * [1/16]
    and [0] < r(3) * [1/32] and [0] < r(3) * [1/64] and r(3) + [-2] < r(1) + [
    2] and r(3) + [-2] < r(1) + [3] and [-2] + r(3) * [1/2] < r(1) + [4] and [
    -2] + r(3) * [1/2] < r(1) + [5] and [-2] + r(3) * [1/4] < r(1) + [6] and [
    -2] + r(3) * [1/4] < r(1) + [7] and [-2] + r(3) * [1/8] < r(1) + [8] and [
    -2] + r(3) * [1/8] < r(1) + [9] and [-2] + r(3) * [1/16] < r(1) + [10] and
    [-2] + r(3) * [1/16] < r(1) + [11] and [-2] + r(3) * [1/32] < r(1) + [12]
    and [-2] + r(3) * [1/32] < r(1) + [13] and [-2] + r(3) * [1/64] < r(1) + [
    14] and [-2] + r(3) * [1/64] < r(1) + [15] and [-2] + r(3) * [1/128] < r(1)
    + [16]) || < c4 : System | properties : ((TimingProperties::Period => {{
    60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [-2] + r(3)
    * [1/128] # [true] > < outp : DataOutPort | properties : none,content : r(
    3) * [1/128] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    16] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [-2] + r(3) * [1/128] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/64] # [true] >
    < outp : DataOutPort | properties : none,content : [0] # [false] >),
    subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) * [1/128] # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 960 | infty}

Solution 77 (state 77)
states: 78  rewrites: 137342
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16]) || < c4 : System | properties : ((TimingProperties::Period => {{60}})
    ; HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents :
    (< c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) + [-2] # [true] > <
    outp : DataOutPort | properties : none,content : r(3) # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [16] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : r(3) + [-2] # [true] >),connections : empty,varGen : <
    "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : ((a :
    Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x}
    := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] >
    c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),
    loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,features
    : (< inp : DataInPort | properties : none,content : [0] # [false],cache :
    r(3) # [true] > < outp : DataOutPort | properties : none,content : [0] # [
    false] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 960 | infty}

Solution 78 (state 78)
states: 79  rewrites: 139760
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [2] < r(3) and [2] < [
    3/2] + r(3) * [1/2] and [2] < [9/4] + r(3) * [1/4] and [2] < [21/8] + r(3)
    * [1/8] and [2] < [45/16] + r(3) * [1/16] and [2] < [93/32] + r(3) * [1/32]
    and [2] < [189/64] + r(3) * [1/64] and [2] < [381/128] + r(3) * [1/128] and
    r(3) + [1] < r(1) + [2] and r(3) + [1] < r(1) + [3] and [5/2] + r(3) * [
    1/2] < r(1) + [4] and [5/2] + r(3) * [1/2] < r(1) + [5] and [13/4] + r(3) *
    [1/4] < r(1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [7] and [29/8] + r(3)
    * [1/8] < r(1) + [8] and [29/8] + r(3) * [1/8] < r(1) + [9] and [61/16] +
    r(3) * [1/16] < r(1) + [10] and [61/16] + r(3) * [1/16] < r(1) + [11] and [
    125/32] + r(3) * [1/32] < r(1) + [12] and [125/32] + r(3) * [1/32] < r(1) +
    [13] and [253/64] + r(3) * [1/64] < r(1) + [14] and [253/64] + r(3) * [
    1/64] < r(1) + [15] and [509/128] + r(3) * [1/128] < r(1) + [16]) || < c4 :
    System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [509/128] + r(3) * [
    1/128] # [true] > < outp : DataOutPort | properties : none,content : [
    765/128] + r(3) * [1/128] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [16] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [509/128] + r(3) * [
    1/128] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [381/64] +
    r(3) * [1/64] # [true] > < outp : DataOutPort | properties : none,content :
    [0] # [false] >),subcomponents : < z : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [381/128] + r(3) * [
    1/128] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState :
    loc([0]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 960 | infty}

Solution 79 (state 79)
states: 80  rewrites: 144010
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and r(2) < r(1) + [1] and [0] < r(0)
    and [0] < r(0) * [1/2] and [0] < r(0) * [1/4] and [0] < r(0) * [1/8] and [
    0] < r(0) * [1/16] and [0] < r(0) * [1/32] and [0] < r(0) * [1/64] and [0]
    < r(0) * [1/128] and [0] < r(0) * [1/256] and [-2] + r(0) * [1/2] < r(1) +
    [2] and [-2] + r(0) * [1/2] < r(1) + [3] and [-2] + r(0) * [1/4] < r(1) + [
    4] and [-2] + r(0) * [1/4] < r(1) + [5] and [-2] + r(0) * [1/8] < r(1) + [
    6] and [-2] + r(0) * [1/8] < r(1) + [7] and [-2] + r(0) * [1/16] < r(1) + [
    8] and [-2] + r(0) * [1/16] < r(1) + [9] and [-2] + r(0) * [1/32] < r(1) +
    [10] and [-2] + r(0) * [1/32] < r(1) + [11] and [-2] + r(0) * [1/64] < r(1)
    + [12] and [-2] + r(0) * [1/64] < r(1) + [13] and [-2] + r(0) * [1/128] <
    r(1) + [14] and [-2] + r(0) * [1/128] < r(1) + [15] and [-2] + r(0) * [
    1/256] < r(1) + [16] and [-2] + r(0) * [1/256] < r(1) + [17]) || < c4 :
    System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(0) * [1/256] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [17] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [-2] + r(0) * [1/256] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(0) * [1/256] # [true] > < outp :
    DataOutPort | properties : none,content : [-2] + r(0) * [1/512] # [true]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/512] # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1020 | infty}

Solution 80 (state 80)
states: 81  rewrites: 147902
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [2] < [3/2] + r(0) * [1/4] and [2] < [9/4] +
    r(0) * [1/8] and [2] < [21/8] + r(0) * [1/16] and [2] < [45/16] + r(0) * [
    1/32] and [2] < [93/32] + r(0) * [1/64] and [2] < [189/64] + r(0) * [1/128]
    and [2] < [381/128] + r(0) * [1/256] and [2] < [765/256] + r(0) * [1/512]
    and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2] and [1] + r(0) *
    [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [5/2] + r(0) *
    [1/4] < r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and [13/4] + r(0)
    * [1/8] < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1) + [8] and [29/8] +
    r(0) * [1/16] < r(1) + [9] and [61/16] + r(0) * [1/32] < r(1) + [10] and [
    61/16] + r(0) * [1/32] < r(1) + [11] and [125/32] + r(0) * [1/64] < r(1) +
    [12] and [125/32] + r(0) * [1/64] < r(1) + [13] and [253/64] + r(0) * [
    1/128] < r(1) + [14] and [253/64] + r(0) * [1/128] < r(1) + [15] and [
    509/128] + r(0) * [1/256] < r(1) + [16] and [509/128] + r(0) * [1/256] < r(
    1) + [17]) || < c4 : System | properties : ((TimingProperties::Period => {{
    60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [0] # [
    false] > < outp : DataOutPort | properties : none,content : [765/128] + r(
    0) * [1/256] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    17] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [509/128] + r(0) * [1/256] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [765/128] + r(0) * [
    1/256] # [true] > < outp : DataOutPort | properties : none,content : [
    1021/256] + r(0) * [1/512] # [true] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : [765/256] + r(0) * [1/512] # [true] >,connections : empty,varGen :
    < "c2",10,20 >,currState : loc([2]),completeStates : (loc([0]) loc([2])),
    variables : a : Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(
    v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (
    loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1])
    -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on
    dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections
    : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1020
    | infty}

Solution 81 (state 81)
states: 82  rewrites: 152055
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and r(2) < r(1) + [1] and
    [0] < r(3) and [0] < r(3) * [1/2] and [0] < r(3) * [1/4] and [0] < r(3) * [
    1/8] and [0] < r(3) * [1/16] and [0] < r(3) * [1/32] and [0] < r(3) * [
    1/64] and [0] < r(3) * [1/128] and r(3) + [-2] < r(1) + [2] and r(3) + [-2]
    < r(1) + [3] and [-2] + r(3) * [1/2] < r(1) + [4] and [-2] + r(3) * [1/2] <
    r(1) + [5] and [-2] + r(3) * [1/4] < r(1) + [6] and [-2] + r(3) * [1/4] <
    r(1) + [7] and [-2] + r(3) * [1/8] < r(1) + [8] and [-2] + r(3) * [1/8] <
    r(1) + [9] and [-2] + r(3) * [1/16] < r(1) + [10] and [-2] + r(3) * [1/16]
    < r(1) + [11] and [-2] + r(3) * [1/32] < r(1) + [12] and [-2] + r(3) * [
    1/32] < r(1) + [13] and [-2] + r(3) * [1/64] < r(1) + [14] and [-2] + r(3)
    * [1/64] < r(1) + [15] and [-2] + r(3) * [1/128] < r(1) + [16] and [-2] +
    r(3) * [1/128] < r(1) + [17]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    r(3) * [1/128] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    17] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [-2] + r(3) * [1/128] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/128] # [true] >
    < outp : DataOutPort | properties : none,content : [-2] + r(3) * [1/256] #
    [true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) * [1/256] # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1020 | infty}

Solution 82 (state 82)
states: 83  rewrites: 154055
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    r(3) # [true] >),subcomponents : (< x : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : r(1) + [17] # [true]
    > < y : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(3) + [-2] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(3) # [true] > < outp : DataOutPort |
    properties : none,content : r(3) + [-2] # [true] >),subcomponents : < z :
    Data | properties : none,features : none,subcomponents : none,connections :
    empty,value : r(3) # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([2]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1020 | infty}

Solution 83 (state 83)
states: 84  rewrites: 157863
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [2] < r(3) and [2] < [3/2] + r(3) * [1/2] and [2] < [9/4] +
    r(3) * [1/4] and [2] < [21/8] + r(3) * [1/8] and [2] < [45/16] + r(3) * [
    1/16] and [2] < [93/32] + r(3) * [1/32] and [2] < [189/64] + r(3) * [1/64]
    and [2] < [381/128] + r(3) * [1/128] and [2] < [765/256] + r(3) * [1/256]
    and r(3) + [1] < r(1) + [2] and r(3) + [1] < r(1) + [3] and [5/2] + r(3) *
    [1/2] < r(1) + [4] and [5/2] + r(3) * [1/2] < r(1) + [5] and [13/4] + r(3)
    * [1/4] < r(1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [7] and [29/8] + r(
    3) * [1/8] < r(1) + [8] and [29/8] + r(3) * [1/8] < r(1) + [9] and [61/16]
    + r(3) * [1/16] < r(1) + [10] and [61/16] + r(3) * [1/16] < r(1) + [11] and
    [125/32] + r(3) * [1/32] < r(1) + [12] and [125/32] + r(3) * [1/32] < r(1)
    + [13] and [253/64] + r(3) * [1/64] < r(1) + [14] and [253/64] + r(3) * [
    1/64] < r(1) + [15] and [509/128] + r(3) * [1/128] < r(1) + [16] and [
    509/128] + r(3) * [1/128] < r(1) + [17]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    [765/128] + r(3) * [1/128] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [17] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [509/128] + r(3) * [
    1/128] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [765/128] +
    r(3) * [1/128] # [true] > < outp : DataOutPort | properties : none,content
    : [1021/256] + r(3) * [1/256] # [true] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : [765/256] + r(3) * [1/256] # [true] >,connections : empty,varGen :
    < "c2",10,20 >,currState : loc([2]),completeStates : (loc([0]) loc([2])),
    variables : a : Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(
    v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (
    loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1])
    -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on
    dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections
    : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1020
    | infty}

Solution 84 (state 84)
states: 85  rewrites: 160432
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and r(2) < r(1) + [1] and [0] < r(0)
    and [0] < r(0) * [1/2] and [0] < r(0) * [1/4] and [0] < r(0) * [1/8] and [
    0] < r(0) * [1/16] and [0] < r(0) * [1/32] and [0] < r(0) * [1/64] and [0]
    < r(0) * [1/128] and [0] < r(0) * [1/256] and [-2] + r(0) * [1/2] < r(1) +
    [2] and [-2] + r(0) * [1/2] < r(1) + [3] and [-2] + r(0) * [1/4] < r(1) + [
    4] and [-2] + r(0) * [1/4] < r(1) + [5] and [-2] + r(0) * [1/8] < r(1) + [
    6] and [-2] + r(0) * [1/8] < r(1) + [7] and [-2] + r(0) * [1/16] < r(1) + [
    8] and [-2] + r(0) * [1/16] < r(1) + [9] and [-2] + r(0) * [1/32] < r(1) +
    [10] and [-2] + r(0) * [1/32] < r(1) + [11] and [-2] + r(0) * [1/64] < r(1)
    + [12] and [-2] + r(0) * [1/64] < r(1) + [13] and [-2] + r(0) * [1/128] <
    r(1) + [14] and [-2] + r(0) * [1/128] < r(1) + [15] and [-2] + r(0) * [
    1/256] < r(1) + [16] and [-2] + r(0) * [1/256] < r(1) + [17] and [-2] + r(
    0) * [1/512] < r(1) + [18]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [-2] + r(0) * [1/512] # [true] > < outp : DataOutPort | properties
    : none,content : r(0) * [1/512] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [18] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [-2] + r(0) * [1/512]
    # [true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(0) * [1/256] # [true] >
    < outp : DataOutPort | properties : none,content : [0] # [false] >),
    subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/512] # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1080 | infty}

Solution 85 (state 85)
states: 86  rewrites: 163167
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [2] < [3/2] + r(0) * [1/4] and [2] < [9/4] +
    r(0) * [1/8] and [2] < [21/8] + r(0) * [1/16] and [2] < [45/16] + r(0) * [
    1/32] and [2] < [93/32] + r(0) * [1/64] and [2] < [189/64] + r(0) * [1/128]
    and [2] < [381/128] + r(0) * [1/256] and [2] < [765/256] + r(0) * [1/512]
    and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2] and [1] + r(0) *
    [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [5/2] + r(0) *
    [1/4] < r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and [13/4] + r(0)
    * [1/8] < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1) + [8] and [29/8] +
    r(0) * [1/16] < r(1) + [9] and [61/16] + r(0) * [1/32] < r(1) + [10] and [
    61/16] + r(0) * [1/32] < r(1) + [11] and [125/32] + r(0) * [1/64] < r(1) +
    [12] and [125/32] + r(0) * [1/64] < r(1) + [13] and [253/64] + r(0) * [
    1/128] < r(1) + [14] and [253/64] + r(0) * [1/128] < r(1) + [15] and [
    509/128] + r(0) * [1/256] < r(1) + [16] and [509/128] + r(0) * [1/256] < r(
    1) + [17] and [1021/256] + r(0) * [1/512] < r(1) + [18]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [1021/256] + r(0) * [
    1/512] # [true] > < outp : DataOutPort | properties : none,content : [
    1533/256] + r(0) * [1/512] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [18] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [1021/256] + r(0) * [
    1/512] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [765/128] +
    r(0) * [1/256] # [true] > < outp : DataOutPort | properties : none,content
    : [0] # [false] >),subcomponents : < z : Data | properties : none,features
    : none,subcomponents : none,connections : empty,value : [765/256] + r(0) *
    [1/512] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState :
    loc([0]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1080 | infty}

Solution 86 (state 86)
states: 87  rewrites: 165681
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and r(2) < r(1) + [1] and
    [0] < r(3) and [0] < r(3) * [1/2] and [0] < r(3) * [1/4] and [0] < r(3) * [
    1/8] and [0] < r(3) * [1/16] and [0] < r(3) * [1/32] and [0] < r(3) * [
    1/64] and [0] < r(3) * [1/128] and r(3) + [-2] < r(1) + [2] and r(3) + [-2]
    < r(1) + [3] and [-2] + r(3) * [1/2] < r(1) + [4] and [-2] + r(3) * [1/2] <
    r(1) + [5] and [-2] + r(3) * [1/4] < r(1) + [6] and [-2] + r(3) * [1/4] <
    r(1) + [7] and [-2] + r(3) * [1/8] < r(1) + [8] and [-2] + r(3) * [1/8] <
    r(1) + [9] and [-2] + r(3) * [1/16] < r(1) + [10] and [-2] + r(3) * [1/16]
    < r(1) + [11] and [-2] + r(3) * [1/32] < r(1) + [12] and [-2] + r(3) * [
    1/32] < r(1) + [13] and [-2] + r(3) * [1/64] < r(1) + [14] and [-2] + r(3)
    * [1/64] < r(1) + [15] and [-2] + r(3) * [1/128] < r(1) + [16] and [-2] +
    r(3) * [1/128] < r(1) + [17] and [-2] + r(3) * [1/256] < r(1) + [18]) || <
    c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [-2] + r(3) * [1/256] # [
    true] > < outp : DataOutPort | properties : none,content : r(3) * [1/256] #
    [true] >),subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [18] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [-2] + r(3) * [1/256] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(3) * [1/128] # [true] > < outp :
    DataOutPort | properties : none,content : [0] # [false] >),subcomponents :
    < z : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(3) * [1/256] # [true] >,connections : empty,
    varGen : < "c2",10,20 >,currState : loc([0]),completeStates : (loc([0])
    loc([2])),variables : a : Real,transitions : ((loc([0]) -[on dispatch]->
    loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]])
    end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ;
    (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([
    2]) -[on dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),
    connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 ..
    inp)) > | 1080 | infty}

Solution 87 (state 87)
states: 88  rewrites: 167277
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18]) || < c4 :
    System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) + [-2] # [true] > <
    outp : DataOutPort | properties : none,content : r(3) # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [18] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : r(3) + [-2] # [true] >),connections : empty,varGen : <
    "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : ((a :
    Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x}
    := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] >
    c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),
    loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,features
    : (< inp : DataInPort | properties : none,content : [0] # [false],cache :
    r(3) # [true] > < outp : DataOutPort | properties : none,content : [0] # [
    false] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1080 | infty}

Solution 88 (state 88)
states: 89  rewrites: 169953
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [2] < r(3) and [2] < [3/2] + r(3) * [1/2] and [2] < [9/4] +
    r(3) * [1/4] and [2] < [21/8] + r(3) * [1/8] and [2] < [45/16] + r(3) * [
    1/16] and [2] < [93/32] + r(3) * [1/32] and [2] < [189/64] + r(3) * [1/64]
    and [2] < [381/128] + r(3) * [1/128] and [2] < [765/256] + r(3) * [1/256]
    and r(3) + [1] < r(1) + [2] and r(3) + [1] < r(1) + [3] and [5/2] + r(3) *
    [1/2] < r(1) + [4] and [5/2] + r(3) * [1/2] < r(1) + [5] and [13/4] + r(3)
    * [1/4] < r(1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [7] and [29/8] + r(
    3) * [1/8] < r(1) + [8] and [29/8] + r(3) * [1/8] < r(1) + [9] and [61/16]
    + r(3) * [1/16] < r(1) + [10] and [61/16] + r(3) * [1/16] < r(1) + [11] and
    [125/32] + r(3) * [1/32] < r(1) + [12] and [125/32] + r(3) * [1/32] < r(1)
    + [13] and [253/64] + r(3) * [1/64] < r(1) + [14] and [253/64] + r(3) * [
    1/64] < r(1) + [15] and [509/128] + r(3) * [1/128] < r(1) + [16] and [
    509/128] + r(3) * [1/128] < r(1) + [17] and [1021/256] + r(3) * [1/256] <
    r(1) + [18]) || < c4 : System | properties : ((TimingProperties::Period =>
    {{60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [1021/256] +
    r(3) * [1/256] # [true] > < outp : DataOutPort | properties : none,content
    : [1533/256] + r(3) * [1/256] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [18] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [1021/256] + r(3) * [
    1/256] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [765/128] +
    r(3) * [1/128] # [true] > < outp : DataOutPort | properties : none,content
    : [0] # [false] >),subcomponents : < z : Data | properties : none,features
    : none,subcomponents : none,connections : empty,value : [765/256] + r(3) *
    [1/256] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState :
    loc([0]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1080 | infty}

Solution 89 (state 89)
states: 90  rewrites: 174598
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and r(
    2) < r(1) + [1] and [0] < r(0) and [0] < r(0) * [1/2] and [0] < r(0) * [
    1/4] and [0] < r(0) * [1/8] and [0] < r(0) * [1/16] and [0] < r(0) * [1/32]
    and [0] < r(0) * [1/64] and [0] < r(0) * [1/128] and [0] < r(0) * [1/256]
    and [0] < r(0) * [1/512] and [-2] + r(0) * [1/2] < r(1) + [2] and [-2] + r(
    0) * [1/2] < r(1) + [3] and [-2] + r(0) * [1/4] < r(1) + [4] and [-2] + r(
    0) * [1/4] < r(1) + [5] and [-2] + r(0) * [1/8] < r(1) + [6] and [-2] + r(
    0) * [1/8] < r(1) + [7] and [-2] + r(0) * [1/16] < r(1) + [8] and [-2] + r(
    0) * [1/16] < r(1) + [9] and [-2] + r(0) * [1/32] < r(1) + [10] and [-2] +
    r(0) * [1/32] < r(1) + [11] and [-2] + r(0) * [1/64] < r(1) + [12] and [-2]
    + r(0) * [1/64] < r(1) + [13] and [-2] + r(0) * [1/128] < r(1) + [14] and [
    -2] + r(0) * [1/128] < r(1) + [15] and [-2] + r(0) * [1/256] < r(1) + [16]
    and [-2] + r(0) * [1/256] < r(1) + [17] and [-2] + r(0) * [1/512] < r(1) +
    [18] and [-2] + r(0) * [1/512] < r(1) + [19]) || < c4 : System | properties
    : ((TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {
    {true}}),features : none,subcomponents : (< c1 : Thread | properties :
    none,features : (< inp : DataInPort | properties : none,content : [0] # [
    false],cache : [0] # [false] > < outp : DataOutPort | properties : none,
    content : r(0) * [1/512] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [19] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [-2] + r(0) * [1/512]
    # [true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(0) * [1/512] # [true] >
    < outp : DataOutPort | properties : none,content : [-2] + r(0) * [1/1024] #
    [true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/1024] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1140 | infty}

Solution 90 (state 90)
states: 91  rewrites: 178834
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [2] < [
    3/2] + r(0) * [1/4] and [2] < [9/4] + r(0) * [1/8] and [2] < [21/8] + r(0)
    * [1/16] and [2] < [45/16] + r(0) * [1/32] and [2] < [93/32] + r(0) * [
    1/64] and [2] < [189/64] + r(0) * [1/128] and [2] < [381/128] + r(0) * [
    1/256] and [2] < [765/256] + r(0) * [1/512] and [2] < [1533/512] + r(0) * [
    1/1024] and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2] and [1]
    + r(0) * [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [5/2]
    + r(0) * [1/4] < r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and [
    13/4] + r(0) * [1/8] < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1) + [8]
    and [29/8] + r(0) * [1/16] < r(1) + [9] and [61/16] + r(0) * [1/32] < r(1)
    + [10] and [61/16] + r(0) * [1/32] < r(1) + [11] and [125/32] + r(0) * [
    1/64] < r(1) + [12] and [125/32] + r(0) * [1/64] < r(1) + [13] and [253/64]
    + r(0) * [1/128] < r(1) + [14] and [253/64] + r(0) * [1/128] < r(1) + [15]
    and [509/128] + r(0) * [1/256] < r(1) + [16] and [509/128] + r(0) * [1/256]
    < r(1) + [17] and [1021/256] + r(0) * [1/512] < r(1) + [18] and [1021/256]
    + r(0) * [1/512] < r(1) + [19]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    [1533/256] + r(0) * [1/512] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [19] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [1021/256] + r(0) * [
    1/512] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [1533/256] +
    r(0) * [1/512] # [true] > < outp : DataOutPort | properties : none,content
    : [2045/512] + r(0) * [1/1024] # [true] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : [1533/512] + r(0) * [1/1024] # [true] >,connections : empty,varGen
    : < "c2",10,20 >,currState : loc([2]),completeStates : (loc([0]) loc([2])),
    variables : a : Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(
    v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (
    loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1])
    -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on
    dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections
    : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1140
    | infty}

Solution 91 (state 91)
states: 92  rewrites: 183382
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and r(2) < r(1) + [1] and [0] < r(3) and [0] < r(3) * [1/2] and [0]
    < r(3) * [1/4] and [0] < r(3) * [1/8] and [0] < r(3) * [1/16] and [0] < r(
    3) * [1/32] and [0] < r(3) * [1/64] and [0] < r(3) * [1/128] and [0] < r(3)
    * [1/256] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3] and [
    -2] + r(3) * [1/2] < r(1) + [4] and [-2] + r(3) * [1/2] < r(1) + [5] and [
    -2] + r(3) * [1/4] < r(1) + [6] and [-2] + r(3) * [1/4] < r(1) + [7] and [
    -2] + r(3) * [1/8] < r(1) + [8] and [-2] + r(3) * [1/8] < r(1) + [9] and [
    -2] + r(3) * [1/16] < r(1) + [10] and [-2] + r(3) * [1/16] < r(1) + [11]
    and [-2] + r(3) * [1/32] < r(1) + [12] and [-2] + r(3) * [1/32] < r(1) + [
    13] and [-2] + r(3) * [1/64] < r(1) + [14] and [-2] + r(3) * [1/64] < r(1)
    + [15] and [-2] + r(3) * [1/128] < r(1) + [16] and [-2] + r(3) * [1/128] <
    r(1) + [17] and [-2] + r(3) * [1/256] < r(1) + [18] and [-2] + r(3) * [
    1/256] < r(1) + [19]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    r(3) * [1/256] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    19] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [-2] + r(3) * [1/256] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/256] # [true] >
    < outp : DataOutPort | properties : none,content : [-2] + r(3) * [1/512] #
    [true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) * [1/512] # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1140 | infty}

Solution 92 (state 92)
states: 93  rewrites: 185496
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    r(3) # [true] >),subcomponents : (< x : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : r(1) + [19] # [true]
    > < y : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(3) + [-2] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(3) # [true] > < outp : DataOutPort |
    properties : none,content : r(3) + [-2] # [true] >),subcomponents : < z :
    Data | properties : none,features : none,subcomponents : none,connections :
    empty,value : r(3) # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([2]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1140 | infty}

Solution 93 (state 93)
states: 94  rewrites: 189648
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [2] < r(3) and [2] < [
    3/2] + r(3) * [1/2] and [2] < [9/4] + r(3) * [1/4] and [2] < [21/8] + r(3)
    * [1/8] and [2] < [45/16] + r(3) * [1/16] and [2] < [93/32] + r(3) * [1/32]
    and [2] < [189/64] + r(3) * [1/64] and [2] < [381/128] + r(3) * [1/128] and
    [2] < [765/256] + r(3) * [1/256] and [2] < [1533/512] + r(3) * [1/512] and
    r(3) + [1] < r(1) + [2] and r(3) + [1] < r(1) + [3] and [5/2] + r(3) * [
    1/2] < r(1) + [4] and [5/2] + r(3) * [1/2] < r(1) + [5] and [13/4] + r(3) *
    [1/4] < r(1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [7] and [29/8] + r(3)
    * [1/8] < r(1) + [8] and [29/8] + r(3) * [1/8] < r(1) + [9] and [61/16] +
    r(3) * [1/16] < r(1) + [10] and [61/16] + r(3) * [1/16] < r(1) + [11] and [
    125/32] + r(3) * [1/32] < r(1) + [12] and [125/32] + r(3) * [1/32] < r(1) +
    [13] and [253/64] + r(3) * [1/64] < r(1) + [14] and [253/64] + r(3) * [
    1/64] < r(1) + [15] and [509/128] + r(3) * [1/128] < r(1) + [16] and [
    509/128] + r(3) * [1/128] < r(1) + [17] and [1021/256] + r(3) * [1/256] <
    r(1) + [18] and [1021/256] + r(3) * [1/256] < r(1) + [19]) || < c4 : System
    | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : [1533/256] + r(3) * [1/256] # [
    true] >),subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [19] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [1021/256] + r(3) * [1/256] # [true] >),connections :
    empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : [1533/256] + r(3) * [1/256] # [true] > <
    outp : DataOutPort | properties : none,content : [2045/512] + r(3) * [
    1/512] # [true] >),subcomponents : < z : Data | properties : none,features
    : none,subcomponents : none,connections : empty,value : [1533/512] + r(3) *
    [1/512] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState :
    loc([2]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1140 | infty}

Solution 94 (state 94)
states: 95  rewrites: 192454
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and r(
    2) < r(1) + [1] and [0] < r(0) and [0] < r(0) * [1/2] and [0] < r(0) * [
    1/4] and [0] < r(0) * [1/8] and [0] < r(0) * [1/16] and [0] < r(0) * [1/32]
    and [0] < r(0) * [1/64] and [0] < r(0) * [1/128] and [0] < r(0) * [1/256]
    and [0] < r(0) * [1/512] and [-2] + r(0) * [1/2] < r(1) + [2] and [-2] + r(
    0) * [1/2] < r(1) + [3] and [-2] + r(0) * [1/4] < r(1) + [4] and [-2] + r(
    0) * [1/4] < r(1) + [5] and [-2] + r(0) * [1/8] < r(1) + [6] and [-2] + r(
    0) * [1/8] < r(1) + [7] and [-2] + r(0) * [1/16] < r(1) + [8] and [-2] + r(
    0) * [1/16] < r(1) + [9] and [-2] + r(0) * [1/32] < r(1) + [10] and [-2] +
    r(0) * [1/32] < r(1) + [11] and [-2] + r(0) * [1/64] < r(1) + [12] and [-2]
    + r(0) * [1/64] < r(1) + [13] and [-2] + r(0) * [1/128] < r(1) + [14] and [
    -2] + r(0) * [1/128] < r(1) + [15] and [-2] + r(0) * [1/256] < r(1) + [16]
    and [-2] + r(0) * [1/256] < r(1) + [17] and [-2] + r(0) * [1/512] < r(1) +
    [18] and [-2] + r(0) * [1/512] < r(1) + [19] and [-2] + r(0) * [1/1024] <
    r(1) + [20]) || < c4 : System | properties : ((TimingProperties::Period =>
    {{60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [-2] + r(0)
    * [1/1024] # [true] > < outp : DataOutPort | properties : none,content : r(
    0) * [1/1024] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    20] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [-2] + r(0) * [1/1024] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(0) * [1/512] # [true] >
    < outp : DataOutPort | properties : none,content : [0] # [false] >),
    subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/1024] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1200 | infty}

Solution 95 (state 95)
states: 96  rewrites: 195447
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [2] < [
    3/2] + r(0) * [1/4] and [2] < [9/4] + r(0) * [1/8] and [2] < [21/8] + r(0)
    * [1/16] and [2] < [45/16] + r(0) * [1/32] and [2] < [93/32] + r(0) * [
    1/64] and [2] < [189/64] + r(0) * [1/128] and [2] < [381/128] + r(0) * [
    1/256] and [2] < [765/256] + r(0) * [1/512] and [2] < [1533/512] + r(0) * [
    1/1024] and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2] and [1]
    + r(0) * [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [5/2]
    + r(0) * [1/4] < r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and [
    13/4] + r(0) * [1/8] < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1) + [8]
    and [29/8] + r(0) * [1/16] < r(1) + [9] and [61/16] + r(0) * [1/32] < r(1)
    + [10] and [61/16] + r(0) * [1/32] < r(1) + [11] and [125/32] + r(0) * [
    1/64] < r(1) + [12] and [125/32] + r(0) * [1/64] < r(1) + [13] and [253/64]
    + r(0) * [1/128] < r(1) + [14] and [253/64] + r(0) * [1/128] < r(1) + [15]
    and [509/128] + r(0) * [1/256] < r(1) + [16] and [509/128] + r(0) * [1/256]
    < r(1) + [17] and [1021/256] + r(0) * [1/512] < r(1) + [18] and [1021/256]
    + r(0) * [1/512] < r(1) + [19] and [2045/512] + r(0) * [1/1024] < r(1) + [
    20]) || < c4 : System | properties : ((TimingProperties::Period => {{60}})
    ; HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents :
    (< c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [2045/512] + r(0) * [
    1/1024] # [true] > < outp : DataOutPort | properties : none,content : [
    3069/512] + r(0) * [1/1024] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [20] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [2045/512] + r(0) * [
    1/1024] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [1533/256] +
    r(0) * [1/512] # [true] > < outp : DataOutPort | properties : none,content
    : [0] # [false] >),subcomponents : < z : Data | properties : none,features
    : none,subcomponents : none,connections : empty,value : [1533/512] + r(0) *
    [1/1024] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState :
    loc([0]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1200 | infty}

Solution 96 (state 96)
states: 97  rewrites: 198198
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and r(2) < r(1) + [1] and [0] < r(3) and [0] < r(3) * [1/2] and [0]
    < r(3) * [1/4] and [0] < r(3) * [1/8] and [0] < r(3) * [1/16] and [0] < r(
    3) * [1/32] and [0] < r(3) * [1/64] and [0] < r(3) * [1/128] and [0] < r(3)
    * [1/256] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3] and [
    -2] + r(3) * [1/2] < r(1) + [4] and [-2] + r(3) * [1/2] < r(1) + [5] and [
    -2] + r(3) * [1/4] < r(1) + [6] and [-2] + r(3) * [1/4] < r(1) + [7] and [
    -2] + r(3) * [1/8] < r(1) + [8] and [-2] + r(3) * [1/8] < r(1) + [9] and [
    -2] + r(3) * [1/16] < r(1) + [10] and [-2] + r(3) * [1/16] < r(1) + [11]
    and [-2] + r(3) * [1/32] < r(1) + [12] and [-2] + r(3) * [1/32] < r(1) + [
    13] and [-2] + r(3) * [1/64] < r(1) + [14] and [-2] + r(3) * [1/64] < r(1)
    + [15] and [-2] + r(3) * [1/128] < r(1) + [16] and [-2] + r(3) * [1/128] <
    r(1) + [17] and [-2] + r(3) * [1/256] < r(1) + [18] and [-2] + r(3) * [
    1/256] < r(1) + [19] and [-2] + r(3) * [1/512] < r(1) + [20]) || < c4 :
    System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [-2] + r(3) * [1/512] # [
    true] > < outp : DataOutPort | properties : none,content : r(3) * [1/512] #
    [true] >),subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [20] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [-2] + r(3) * [1/512] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(3) * [1/256] # [true] > < outp :
    DataOutPort | properties : none,content : [0] # [false] >),subcomponents :
    < z : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(3) * [1/512] # [true] >,connections : empty,
    varGen : < "c2",10,20 >,currState : loc([0]),completeStates : (loc([0])
    loc([2])),variables : a : Real,transitions : ((loc([0]) -[on dispatch]->
    loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]])
    end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ;
    (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([
    2]) -[on dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),
    connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 ..
    inp)) > | 1200 | infty}

Solution 97 (state 97)
states: 98  rewrites: 199908
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) + [-2] # [true] > <
    outp : DataOutPort | properties : none,content : r(3) # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [20] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : r(3) + [-2] # [true] >),connections : empty,varGen : <
    "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : ((a :
    Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x}
    := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] >
    c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),
    loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,features
    : (< inp : DataInPort | properties : none,content : [0] # [false],cache :
    r(3) # [true] > < outp : DataOutPort | properties : none,content : [0] # [
    false] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1200 | infty}

Solution 98 (state 98)
states: 99  rewrites: 202842
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [2] < r(3) and [2] < [
    3/2] + r(3) * [1/2] and [2] < [9/4] + r(3) * [1/4] and [2] < [21/8] + r(3)
    * [1/8] and [2] < [45/16] + r(3) * [1/16] and [2] < [93/32] + r(3) * [1/32]
    and [2] < [189/64] + r(3) * [1/64] and [2] < [381/128] + r(3) * [1/128] and
    [2] < [765/256] + r(3) * [1/256] and [2] < [1533/512] + r(3) * [1/512] and
    r(3) + [1] < r(1) + [2] and r(3) + [1] < r(1) + [3] and [5/2] + r(3) * [
    1/2] < r(1) + [4] and [5/2] + r(3) * [1/2] < r(1) + [5] and [13/4] + r(3) *
    [1/4] < r(1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [7] and [29/8] + r(3)
    * [1/8] < r(1) + [8] and [29/8] + r(3) * [1/8] < r(1) + [9] and [61/16] +
    r(3) * [1/16] < r(1) + [10] and [61/16] + r(3) * [1/16] < r(1) + [11] and [
    125/32] + r(3) * [1/32] < r(1) + [12] and [125/32] + r(3) * [1/32] < r(1) +
    [13] and [253/64] + r(3) * [1/64] < r(1) + [14] and [253/64] + r(3) * [
    1/64] < r(1) + [15] and [509/128] + r(3) * [1/128] < r(1) + [16] and [
    509/128] + r(3) * [1/128] < r(1) + [17] and [1021/256] + r(3) * [1/256] <
    r(1) + [18] and [1021/256] + r(3) * [1/256] < r(1) + [19] and [2045/512] +
    r(3) * [1/512] < r(1) + [20]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [2045/512] + r(3) * [1/512] # [true] > < outp : DataOutPort |
    properties : none,content : [3069/512] + r(3) * [1/512] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [20] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [2045/512] + r(3) * [1/512] # [true] >),connections :
    empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : [1533/256] + r(3) * [1/256] # [true] > <
    outp : DataOutPort | properties : none,content : [0] # [false] >),
    subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [1533/512] + r(3) * [
    1/512] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState :
    loc([0]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1200 | infty}

Solution 99 (state 99)
states: 100  rewrites: 207882
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and r(2) < r(1) + [1] and [0] < r(0) and [0] < r(
    0) * [1/2] and [0] < r(0) * [1/4] and [0] < r(0) * [1/8] and [0] < r(0) * [
    1/16] and [0] < r(0) * [1/32] and [0] < r(0) * [1/64] and [0] < r(0) * [
    1/128] and [0] < r(0) * [1/256] and [0] < r(0) * [1/512] and [0] < r(0) * [
    1/1024] and [-2] + r(0) * [1/2] < r(1) + [2] and [-2] + r(0) * [1/2] < r(1)
    + [3] and [-2] + r(0) * [1/4] < r(1) + [4] and [-2] + r(0) * [1/4] < r(1) +
    [5] and [-2] + r(0) * [1/8] < r(1) + [6] and [-2] + r(0) * [1/8] < r(1) + [
    7] and [-2] + r(0) * [1/16] < r(1) + [8] and [-2] + r(0) * [1/16] < r(1) +
    [9] and [-2] + r(0) * [1/32] < r(1) + [10] and [-2] + r(0) * [1/32] < r(1)
    + [11] and [-2] + r(0) * [1/64] < r(1) + [12] and [-2] + r(0) * [1/64] < r(
    1) + [13] and [-2] + r(0) * [1/128] < r(1) + [14] and [-2] + r(0) * [1/128]
    < r(1) + [15] and [-2] + r(0) * [1/256] < r(1) + [16] and [-2] + r(0) * [
    1/256] < r(1) + [17] and [-2] + r(0) * [1/512] < r(1) + [18] and [-2] + r(
    0) * [1/512] < r(1) + [19] and [-2] + r(0) * [1/1024] < r(1) + [20] and [
    -2] + r(0) * [1/1024] < r(1) + [21]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    r(0) * [1/1024] # [true] >),subcomponents : (< x : Data | properties :
    none,features : none,subcomponents : none,connections : empty,value : r(1)
    + [21] # [true] > < y : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [-2] + r(0) * [1/1024] # [
    true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(0) * [1/1024] # [true]
    > < outp : DataOutPort | properties : none,content : [-2] + r(0) * [1/2048]
    # [true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/2048] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1260 | infty}

Solution 100 (state 100)
states: 101  rewrites: 212462
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [2] < [3/2] + r(0) * [1/4] and [2] < [9/4]
    + r(0) * [1/8] and [2] < [21/8] + r(0) * [1/16] and [2] < [45/16] + r(0) *
    [1/32] and [2] < [93/32] + r(0) * [1/64] and [2] < [189/64] + r(0) * [
    1/128] and [2] < [381/128] + r(0) * [1/256] and [2] < [765/256] + r(0) * [
    1/512] and [2] < [1533/512] + r(0) * [1/1024] and [2] < [3069/1024] + r(0)
    * [1/2048] and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2] and [
    1] + r(0) * [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [
    5/2] + r(0) * [1/4] < r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and
    [13/4] + r(0) * [1/8] < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1) + [8]
    and [29/8] + r(0) * [1/16] < r(1) + [9] and [61/16] + r(0) * [1/32] < r(1)
    + [10] and [61/16] + r(0) * [1/32] < r(1) + [11] and [125/32] + r(0) * [
    1/64] < r(1) + [12] and [125/32] + r(0) * [1/64] < r(1) + [13] and [253/64]
    + r(0) * [1/128] < r(1) + [14] and [253/64] + r(0) * [1/128] < r(1) + [15]
    and [509/128] + r(0) * [1/256] < r(1) + [16] and [509/128] + r(0) * [1/256]
    < r(1) + [17] and [1021/256] + r(0) * [1/512] < r(1) + [18] and [1021/256]
    + r(0) * [1/512] < r(1) + [19] and [2045/512] + r(0) * [1/1024] < r(1) + [
    20] and [2045/512] + r(0) * [1/1024] < r(1) + [21]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : [3069/512] + r(0) * [1/1024] # [
    true] >),subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [21] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [2045/512] + r(0) * [1/1024] # [true] >),connections :
    empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : [3069/512] + r(0) * [1/1024] # [true] > <
    outp : DataOutPort | properties : none,content : [4093/1024] + r(0) * [
    1/2048] # [true] >),subcomponents : < z : Data | properties : none,features
    : none,subcomponents : none,connections : empty,value : [3069/1024] + r(0)
    * [1/2048] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState
    : loc([2]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1260 | infty}

Solution 101 (state 101)
states: 102  rewrites: 217405
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and r(2) < r(1) + [1] and [0] < r(3)
    and [0] < r(3) * [1/2] and [0] < r(3) * [1/4] and [0] < r(3) * [1/8] and [
    0] < r(3) * [1/16] and [0] < r(3) * [1/32] and [0] < r(3) * [1/64] and [0]
    < r(3) * [1/128] and [0] < r(3) * [1/256] and [0] < r(3) * [1/512] and r(3)
    + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3] and [-2] + r(3) * [1/2] <
    r(1) + [4] and [-2] + r(3) * [1/2] < r(1) + [5] and [-2] + r(3) * [1/4] <
    r(1) + [6] and [-2] + r(3) * [1/4] < r(1) + [7] and [-2] + r(3) * [1/8] <
    r(1) + [8] and [-2] + r(3) * [1/8] < r(1) + [9] and [-2] + r(3) * [1/16] <
    r(1) + [10] and [-2] + r(3) * [1/16] < r(1) + [11] and [-2] + r(3) * [1/32]
    < r(1) + [12] and [-2] + r(3) * [1/32] < r(1) + [13] and [-2] + r(3) * [
    1/64] < r(1) + [14] and [-2] + r(3) * [1/64] < r(1) + [15] and [-2] + r(3)
    * [1/128] < r(1) + [16] and [-2] + r(3) * [1/128] < r(1) + [17] and [-2] +
    r(3) * [1/256] < r(1) + [18] and [-2] + r(3) * [1/256] < r(1) + [19] and [
    -2] + r(3) * [1/512] < r(1) + [20] and [-2] + r(3) * [1/512] < r(1) + [21])
    || < c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(3) * [1/512] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [21] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [-2] + r(3) * [1/512] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(3) * [1/512] # [true] > < outp :
    DataOutPort | properties : none,content : [-2] + r(3) * [1/1024] # [true]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) * [1/1024] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1260 | infty}

Solution 102 (state 102)
states: 103  rewrites: 219633
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21]) || < c4 : System | properties : ((TimingProperties::Period => {{60}})
    ; HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents :
    (< c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(3) # [true] >),subcomponents :
    (< x : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(1) + [21] # [true] > < y : Data | properties
    : none,features : none,subcomponents : none,connections : empty,value : r(
    3) + [-2] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : r(3) # [
    true] > < outp : DataOutPort | properties : none,content : r(3) + [-2] # [
    true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1260 | infty}

Solution 103 (state 103)
states: 104  rewrites: 224129
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [2] < r(3) and [2] < [3/2] + r(3) * [1/2] and [2] < [9/4] +
    r(3) * [1/4] and [2] < [21/8] + r(3) * [1/8] and [2] < [45/16] + r(3) * [
    1/16] and [2] < [93/32] + r(3) * [1/32] and [2] < [189/64] + r(3) * [1/64]
    and [2] < [381/128] + r(3) * [1/128] and [2] < [765/256] + r(3) * [1/256]
    and [2] < [1533/512] + r(3) * [1/512] and [2] < [3069/1024] + r(3) * [
    1/1024] and r(3) + [1] < r(1) + [2] and r(3) + [1] < r(1) + [3] and [5/2] +
    r(3) * [1/2] < r(1) + [4] and [5/2] + r(3) * [1/2] < r(1) + [5] and [13/4]
    + r(3) * [1/4] < r(1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [7] and [
    29/8] + r(3) * [1/8] < r(1) + [8] and [29/8] + r(3) * [1/8] < r(1) + [9]
    and [61/16] + r(3) * [1/16] < r(1) + [10] and [61/16] + r(3) * [1/16] < r(
    1) + [11] and [125/32] + r(3) * [1/32] < r(1) + [12] and [125/32] + r(3) *
    [1/32] < r(1) + [13] and [253/64] + r(3) * [1/64] < r(1) + [14] and [
    253/64] + r(3) * [1/64] < r(1) + [15] and [509/128] + r(3) * [1/128] < r(1)
    + [16] and [509/128] + r(3) * [1/128] < r(1) + [17] and [1021/256] + r(3) *
    [1/256] < r(1) + [18] and [1021/256] + r(3) * [1/256] < r(1) + [19] and [
    2045/512] + r(3) * [1/512] < r(1) + [20] and [2045/512] + r(3) * [1/512] <
    r(1) + [21]) || < c4 : System | properties : ((TimingProperties::Period =>
    {{60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [0] # [
    false] > < outp : DataOutPort | properties : none,content : [3069/512] + r(
    3) * [1/512] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    21] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [2045/512] + r(3) * [1/512] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [3069/512] + r(3) * [
    1/512] # [true] > < outp : DataOutPort | properties : none,content : [
    4093/1024] + r(3) * [1/1024] # [true] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : [3069/1024] + r(3) * [1/1024] # [true] >,connections : empty,varGen
    : < "c2",10,20 >,currState : loc([2]),completeStates : (loc([0]) loc([2])),
    variables : a : Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(
    v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (
    loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1])
    -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on
    dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections
    : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1260
    | infty}

Solution 104 (state 104)
states: 105  rewrites: 227172
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and r(2) < r(1) + [1] and [0] < r(0) and [0] < r(
    0) * [1/2] and [0] < r(0) * [1/4] and [0] < r(0) * [1/8] and [0] < r(0) * [
    1/16] and [0] < r(0) * [1/32] and [0] < r(0) * [1/64] and [0] < r(0) * [
    1/128] and [0] < r(0) * [1/256] and [0] < r(0) * [1/512] and [0] < r(0) * [
    1/1024] and [-2] + r(0) * [1/2] < r(1) + [2] and [-2] + r(0) * [1/2] < r(1)
    + [3] and [-2] + r(0) * [1/4] < r(1) + [4] and [-2] + r(0) * [1/4] < r(1) +
    [5] and [-2] + r(0) * [1/8] < r(1) + [6] and [-2] + r(0) * [1/8] < r(1) + [
    7] and [-2] + r(0) * [1/16] < r(1) + [8] and [-2] + r(0) * [1/16] < r(1) +
    [9] and [-2] + r(0) * [1/32] < r(1) + [10] and [-2] + r(0) * [1/32] < r(1)
    + [11] and [-2] + r(0) * [1/64] < r(1) + [12] and [-2] + r(0) * [1/64] < r(
    1) + [13] and [-2] + r(0) * [1/128] < r(1) + [14] and [-2] + r(0) * [1/128]
    < r(1) + [15] and [-2] + r(0) * [1/256] < r(1) + [16] and [-2] + r(0) * [
    1/256] < r(1) + [17] and [-2] + r(0) * [1/512] < r(1) + [18] and [-2] + r(
    0) * [1/512] < r(1) + [19] and [-2] + r(0) * [1/1024] < r(1) + [20] and [
    -2] + r(0) * [1/1024] < r(1) + [21] and [-2] + r(0) * [1/2048] < r(1) + [
    22]) || < c4 : System | properties : ((TimingProperties::Period => {{60}})
    ; HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents :
    (< c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [-2] + r(0) * [1/2048] #
    [true] > < outp : DataOutPort | properties : none,content : r(0) * [1/2048]
    # [true] >),subcomponents : (< x : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : r(1) + [22] # [true]
    > < y : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : [-2] + r(0) * [1/2048] # [true] >),connections
    : empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([
    0]),variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(0) * [1/1024] # [true] > < outp :
    DataOutPort | properties : none,content : [0] # [false] >),subcomponents :
    < z : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(0) * [1/2048] # [true] >,connections : empty,
    varGen : < "c2",10,20 >,currState : loc([0]),completeStates : (loc([0])
    loc([2])),variables : a : Real,transitions : ((loc([0]) -[on dispatch]->
    loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]])
    end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ;
    (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([
    2]) -[on dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),
    connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 ..
    inp)) > | 1320 | infty}

Solution 105 (state 105)
states: 106  rewrites: 230423
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [2] < [3/2] + r(0) * [1/4] and [2] < [9/4]
    + r(0) * [1/8] and [2] < [21/8] + r(0) * [1/16] and [2] < [45/16] + r(0) *
    [1/32] and [2] < [93/32] + r(0) * [1/64] and [2] < [189/64] + r(0) * [
    1/128] and [2] < [381/128] + r(0) * [1/256] and [2] < [765/256] + r(0) * [
    1/512] and [2] < [1533/512] + r(0) * [1/1024] and [2] < [3069/1024] + r(0)
    * [1/2048] and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2] and [
    1] + r(0) * [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [
    5/2] + r(0) * [1/4] < r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and
    [13/4] + r(0) * [1/8] < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1) + [8]
    and [29/8] + r(0) * [1/16] < r(1) + [9] and [61/16] + r(0) * [1/32] < r(1)
    + [10] and [61/16] + r(0) * [1/32] < r(1) + [11] and [125/32] + r(0) * [
    1/64] < r(1) + [12] and [125/32] + r(0) * [1/64] < r(1) + [13] and [253/64]
    + r(0) * [1/128] < r(1) + [14] and [253/64] + r(0) * [1/128] < r(1) + [15]
    and [509/128] + r(0) * [1/256] < r(1) + [16] and [509/128] + r(0) * [1/256]
    < r(1) + [17] and [1021/256] + r(0) * [1/512] < r(1) + [18] and [1021/256]
    + r(0) * [1/512] < r(1) + [19] and [2045/512] + r(0) * [1/1024] < r(1) + [
    20] and [2045/512] + r(0) * [1/1024] < r(1) + [21] and [4093/1024] + r(0) *
    [1/2048] < r(1) + [22]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [4093/1024] + r(0) * [1/2048] # [true] > < outp : DataOutPort |
    properties : none,content : [6141/1024] + r(0) * [1/2048] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [22] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [4093/1024] + r(0) * [1/2048] # [true] >),connections :
    empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : [3069/512] + r(0) * [1/1024] # [true] > <
    outp : DataOutPort | properties : none,content : [0] # [false] >),
    subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [3069/1024] + r(0) * [
    1/2048] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState :
    loc([0]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1320 | infty}

Solution 106 (state 106)
states: 107  rewrites: 233411
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and r(2) < r(1) + [1] and [0] < r(3)
    and [0] < r(3) * [1/2] and [0] < r(3) * [1/4] and [0] < r(3) * [1/8] and [
    0] < r(3) * [1/16] and [0] < r(3) * [1/32] and [0] < r(3) * [1/64] and [0]
    < r(3) * [1/128] and [0] < r(3) * [1/256] and [0] < r(3) * [1/512] and r(3)
    + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3] and [-2] + r(3) * [1/2] <
    r(1) + [4] and [-2] + r(3) * [1/2] < r(1) + [5] and [-2] + r(3) * [1/4] <
    r(1) + [6] and [-2] + r(3) * [1/4] < r(1) + [7] and [-2] + r(3) * [1/8] <
    r(1) + [8] and [-2] + r(3) * [1/8] < r(1) + [9] and [-2] + r(3) * [1/16] <
    r(1) + [10] and [-2] + r(3) * [1/16] < r(1) + [11] and [-2] + r(3) * [1/32]
    < r(1) + [12] and [-2] + r(3) * [1/32] < r(1) + [13] and [-2] + r(3) * [
    1/64] < r(1) + [14] and [-2] + r(3) * [1/64] < r(1) + [15] and [-2] + r(3)
    * [1/128] < r(1) + [16] and [-2] + r(3) * [1/128] < r(1) + [17] and [-2] +
    r(3) * [1/256] < r(1) + [18] and [-2] + r(3) * [1/256] < r(1) + [19] and [
    -2] + r(3) * [1/512] < r(1) + [20] and [-2] + r(3) * [1/512] < r(1) + [21]
    and [-2] + r(3) * [1/1024] < r(1) + [22]) || < c4 : System | properties : (
    (TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [-2] + r(3) * [1/1024] # [true] > < outp : DataOutPort | properties
    : none,content : r(3) * [1/1024] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [22] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [-2] + r(3) * [
    1/1024] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : r(3) * [
    1/512] # [true] > < outp : DataOutPort | properties : none,content : [0] #
    [false] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) * [1/1024] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1320 | infty}

Solution 107 (state 107)
states: 108  rewrites: 235235
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21] and r(3) + [-2] < r(1) + [22]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : r(3) + [-2] # [true] > < outp : DataOutPort | properties : none,
    content : r(3) # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    22] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : r(3) + [-2] # [true] >),connections :
    empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(3) # [true] > < outp : DataOutPort |
    properties : none,content : [0] # [false] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(3) # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([0]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1320 | infty}

Solution 108 (state 108)
states: 109  rewrites: 238427
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [2] < r(3) and [2] < [3/2] + r(3) * [1/2] and [2] < [9/4] +
    r(3) * [1/4] and [2] < [21/8] + r(3) * [1/8] and [2] < [45/16] + r(3) * [
    1/16] and [2] < [93/32] + r(3) * [1/32] and [2] < [189/64] + r(3) * [1/64]
    and [2] < [381/128] + r(3) * [1/128] and [2] < [765/256] + r(3) * [1/256]
    and [2] < [1533/512] + r(3) * [1/512] and [2] < [3069/1024] + r(3) * [
    1/1024] and r(3) + [1] < r(1) + [2] and r(3) + [1] < r(1) + [3] and [5/2] +
    r(3) * [1/2] < r(1) + [4] and [5/2] + r(3) * [1/2] < r(1) + [5] and [13/4]
    + r(3) * [1/4] < r(1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [7] and [
    29/8] + r(3) * [1/8] < r(1) + [8] and [29/8] + r(3) * [1/8] < r(1) + [9]
    and [61/16] + r(3) * [1/16] < r(1) + [10] and [61/16] + r(3) * [1/16] < r(
    1) + [11] and [125/32] + r(3) * [1/32] < r(1) + [12] and [125/32] + r(3) *
    [1/32] < r(1) + [13] and [253/64] + r(3) * [1/64] < r(1) + [14] and [
    253/64] + r(3) * [1/64] < r(1) + [15] and [509/128] + r(3) * [1/128] < r(1)
    + [16] and [509/128] + r(3) * [1/128] < r(1) + [17] and [1021/256] + r(3) *
    [1/256] < r(1) + [18] and [1021/256] + r(3) * [1/256] < r(1) + [19] and [
    2045/512] + r(3) * [1/512] < r(1) + [20] and [2045/512] + r(3) * [1/512] <
    r(1) + [21] and [4093/1024] + r(3) * [1/1024] < r(1) + [22]) || < c4 :
    System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [4093/1024] + r(3) * [
    1/1024] # [true] > < outp : DataOutPort | properties : none,content : [
    6141/1024] + r(3) * [1/1024] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [22] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [4093/1024] + r(3) *
    [1/1024] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [3069/512] +
    r(3) * [1/512] # [true] > < outp : DataOutPort | properties : none,content
    : [0] # [false] >),subcomponents : < z : Data | properties : none,features
    : none,subcomponents : none,connections : empty,value : [3069/1024] + r(3)
    * [1/1024] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState
    : loc([0]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1320 | infty}

Solution 109 (state 109)
states: 110  rewrites: 243862
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and not [2] < r(0) * [1/4096] and r(2) < r(1) + [
    1] and [0] < r(0) and [0] < r(0) * [1/2] and [0] < r(0) * [1/4] and [0] <
    r(0) * [1/8] and [0] < r(0) * [1/16] and [0] < r(0) * [1/32] and [0] < r(0)
    * [1/64] and [0] < r(0) * [1/128] and [0] < r(0) * [1/256] and [0] < r(0) *
    [1/512] and [0] < r(0) * [1/1024] and [0] < r(0) * [1/2048] and [-2] + r(0)
    * [1/2] < r(1) + [2] and [-2] + r(0) * [1/2] < r(1) + [3] and [-2] + r(0) *
    [1/4] < r(1) + [4] and [-2] + r(0) * [1/4] < r(1) + [5] and [-2] + r(0) * [
    1/8] < r(1) + [6] and [-2] + r(0) * [1/8] < r(1) + [7] and [-2] + r(0) * [
    1/16] < r(1) + [8] and [-2] + r(0) * [1/16] < r(1) + [9] and [-2] + r(0) *
    [1/32] < r(1) + [10] and [-2] + r(0) * [1/32] < r(1) + [11] and [-2] + r(0)
    * [1/64] < r(1) + [12] and [-2] + r(0) * [1/64] < r(1) + [13] and [-2] + r(
    0) * [1/128] < r(1) + [14] and [-2] + r(0) * [1/128] < r(1) + [15] and [-2]
    + r(0) * [1/256] < r(1) + [16] and [-2] + r(0) * [1/256] < r(1) + [17] and
    [-2] + r(0) * [1/512] < r(1) + [18] and [-2] + r(0) * [1/512] < r(1) + [19]
    and [-2] + r(0) * [1/1024] < r(1) + [20] and [-2] + r(0) * [1/1024] < r(1)
    + [21] and [-2] + r(0) * [1/2048] < r(1) + [22] and [-2] + r(0) * [1/2048]
    < r(1) + [23]) || < c4 : System | properties : ((TimingProperties::Period
    => {{60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [0] # [
    false] > < outp : DataOutPort | properties : none,content : r(0) * [1/2048]
    # [true] >),subcomponents : (< x : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : r(1) + [23] # [true]
    > < y : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : [-2] + r(0) * [1/2048] # [true] >),connections
    : empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([
    0]),variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(0) * [1/2048] # [true] > < outp :
    DataOutPort | properties : none,content : [-2] + r(0) * [1/4096] # [true]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/4096] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1380 | infty}

Solution 110 (state 110)
states: 111  rewrites: 248786
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [0] < [6141/1024] + r(0) * [1/2048] and [2]
    < [3/2] + r(0) * [1/4] and [2] < [9/4] + r(0) * [1/8] and [2] < [21/8] + r(
    0) * [1/16] and [2] < [45/16] + r(0) * [1/32] and [2] < [93/32] + r(0) * [
    1/64] and [2] < [189/64] + r(0) * [1/128] and [2] < [381/128] + r(0) * [
    1/256] and [2] < [765/256] + r(0) * [1/512] and [2] < [1533/512] + r(0) * [
    1/1024] and [2] < [3069/1024] + r(0) * [1/2048] and [2] < [6141/2048] + r(
    0) * [1/4096] and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2]
    and [1] + r(0) * [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4]
    and [5/2] + r(0) * [1/4] < r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [
    6] and [13/4] + r(0) * [1/8] < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1)
    + [8] and [29/8] + r(0) * [1/16] < r(1) + [9] and [61/16] + r(0) * [1/32] <
    r(1) + [10] and [61/16] + r(0) * [1/32] < r(1) + [11] and [125/32] + r(0) *
    [1/64] < r(1) + [12] and [125/32] + r(0) * [1/64] < r(1) + [13] and [
    253/64] + r(0) * [1/128] < r(1) + [14] and [253/64] + r(0) * [1/128] < r(1)
    + [15] and [509/128] + r(0) * [1/256] < r(1) + [16] and [509/128] + r(0) *
    [1/256] < r(1) + [17] and [1021/256] + r(0) * [1/512] < r(1) + [18] and [
    1021/256] + r(0) * [1/512] < r(1) + [19] and [2045/512] + r(0) * [1/1024] <
    r(1) + [20] and [2045/512] + r(0) * [1/1024] < r(1) + [21] and [4093/1024]
    + r(0) * [1/2048] < r(1) + [22] and [4093/1024] + r(0) * [1/2048] < r(1) +
    [23]) || < c4 : System | properties : ((TimingProperties::Period => {{60}})
    ; HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents :
    (< c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : [6141/1024] + r(0) * [1/2048] # [
    true] >),subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [23] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [4093/1024] + r(0) * [1/2048] # [true] >),connections :
    empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : [6141/1024] + r(0) * [1/2048] # [true] > <
    outp : DataOutPort | properties : none,content : [8189/2048] + r(0) * [
    1/4096] # [true] >),subcomponents : < z : Data | properties : none,features
    : none,subcomponents : none,connections : empty,value : [6141/2048] + r(0)
    * [1/4096] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState
    : loc([2]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1380 | infty}

Solution 111 (state 111)
states: 112  rewrites: 254124
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and not [2] < r(3) * [1/2048] and r(2)
    < r(1) + [1] and [0] < r(3) and [0] < r(3) * [1/2] and [0] < r(3) * [1/4]
    and [0] < r(3) * [1/8] and [0] < r(3) * [1/16] and [0] < r(3) * [1/32] and
    [0] < r(3) * [1/64] and [0] < r(3) * [1/128] and [0] < r(3) * [1/256] and [
    0] < r(3) * [1/512] and [0] < r(3) * [1/1024] and r(3) + [-2] < r(1) + [2]
    and r(3) + [-2] < r(1) + [3] and [-2] + r(3) * [1/2] < r(1) + [4] and [-2]
    + r(3) * [1/2] < r(1) + [5] and [-2] + r(3) * [1/4] < r(1) + [6] and [-2] +
    r(3) * [1/4] < r(1) + [7] and [-2] + r(3) * [1/8] < r(1) + [8] and [-2] +
    r(3) * [1/8] < r(1) + [9] and [-2] + r(3) * [1/16] < r(1) + [10] and [-2] +
    r(3) * [1/16] < r(1) + [11] and [-2] + r(3) * [1/32] < r(1) + [12] and [-2]
    + r(3) * [1/32] < r(1) + [13] and [-2] + r(3) * [1/64] < r(1) + [14] and [
    -2] + r(3) * [1/64] < r(1) + [15] and [-2] + r(3) * [1/128] < r(1) + [16]
    and [-2] + r(3) * [1/128] < r(1) + [17] and [-2] + r(3) * [1/256] < r(1) +
    [18] and [-2] + r(3) * [1/256] < r(1) + [19] and [-2] + r(3) * [1/512] < r(
    1) + [20] and [-2] + r(3) * [1/512] < r(1) + [21] and [-2] + r(3) * [
    1/1024] < r(1) + [22] and [-2] + r(3) * [1/1024] < r(1) + [23]) || < c4 :
    System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(3) * [1/1024] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [23] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [-2] + r(3) * [1/1024] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(3) * [1/1024] # [true] > < outp :
    DataOutPort | properties : none,content : [-2] + r(3) * [1/2048] # [true]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) * [1/2048] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1380 | infty}

Solution 112 (state 112)
states: 113  rewrites: 256466
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21] and r(3) + [-2] < r(1) + [22] and r(3) + [-2] < r(1) + [23]) || < c4 :
    System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(3) # [true] >),subcomponents :
    (< x : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(1) + [23] # [true] > < y : Data | properties
    : none,features : none,subcomponents : none,connections : empty,value : r(
    3) + [-2] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : r(3) # [
    true] > < outp : DataOutPort | properties : none,content : r(3) + [-2] # [
    true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1380 | infty}

Solution 113 (state 113)
states: 114  rewrites: 261306
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [0] < [6141/1024] + r(3) * [1/1024] and [2] < r(3) and [2] <
    [3/2] + r(3) * [1/2] and [2] < [9/4] + r(3) * [1/4] and [2] < [21/8] + r(3)
    * [1/8] and [2] < [45/16] + r(3) * [1/16] and [2] < [93/32] + r(3) * [1/32]
    and [2] < [189/64] + r(3) * [1/64] and [2] < [381/128] + r(3) * [1/128] and
    [2] < [765/256] + r(3) * [1/256] and [2] < [1533/512] + r(3) * [1/512] and
    [2] < [3069/1024] + r(3) * [1/1024] and [2] < [6141/2048] + r(3) * [1/2048]
    and r(3) + [1] < r(1) + [2] and r(3) + [1] < r(1) + [3] and [5/2] + r(3) *
    [1/2] < r(1) + [4] and [5/2] + r(3) * [1/2] < r(1) + [5] and [13/4] + r(3)
    * [1/4] < r(1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [7] and [29/8] + r(
    3) * [1/8] < r(1) + [8] and [29/8] + r(3) * [1/8] < r(1) + [9] and [61/16]
    + r(3) * [1/16] < r(1) + [10] and [61/16] + r(3) * [1/16] < r(1) + [11] and
    [125/32] + r(3) * [1/32] < r(1) + [12] and [125/32] + r(3) * [1/32] < r(1)
    + [13] and [253/64] + r(3) * [1/64] < r(1) + [14] and [253/64] + r(3) * [
    1/64] < r(1) + [15] and [509/128] + r(3) * [1/128] < r(1) + [16] and [
    509/128] + r(3) * [1/128] < r(1) + [17] and [1021/256] + r(3) * [1/256] <
    r(1) + [18] and [1021/256] + r(3) * [1/256] < r(1) + [19] and [2045/512] +
    r(3) * [1/512] < r(1) + [20] and [2045/512] + r(3) * [1/512] < r(1) + [21]
    and [4093/1024] + r(3) * [1/1024] < r(1) + [22] and [4093/1024] + r(3) * [
    1/1024] < r(1) + [23]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    [6141/1024] + r(3) * [1/1024] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [23] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [4093/1024] + r(3) *
    [1/1024] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [6141/1024]
    + r(3) * [1/1024] # [true] > < outp : DataOutPort | properties : none,
    content : [8189/2048] + r(3) * [1/2048] # [true] >),subcomponents : < z :
    Data | properties : none,features : none,subcomponents : none,connections :
    empty,value : [6141/2048] + r(3) * [1/2048] # [true] >,connections : empty,
    varGen : < "c2",10,20 >,currState : loc([2]),completeStates : (loc([0])
    loc([2])),variables : a : Real,transitions : ((loc([0]) -[on dispatch]->
    loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]])
    end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ;
    (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([
    2]) -[on dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),
    connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 ..
    inp)) > | 1380 | infty}

Solution 114 (state 114)
states: 115  rewrites: 264586
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and not [2] < r(0) * [1/4096] and r(2) < r(1) + [
    1] and [0] < r(0) and [0] < r(0) * [1/2] and [0] < r(0) * [1/4] and [0] <
    r(0) * [1/8] and [0] < r(0) * [1/16] and [0] < r(0) * [1/32] and [0] < r(0)
    * [1/64] and [0] < r(0) * [1/128] and [0] < r(0) * [1/256] and [0] < r(0) *
    [1/512] and [0] < r(0) * [1/1024] and [0] < r(0) * [1/2048] and [-2] + r(0)
    * [1/2] < r(1) + [2] and [-2] + r(0) * [1/2] < r(1) + [3] and [-2] + r(0) *
    [1/4] < r(1) + [4] and [-2] + r(0) * [1/4] < r(1) + [5] and [-2] + r(0) * [
    1/8] < r(1) + [6] and [-2] + r(0) * [1/8] < r(1) + [7] and [-2] + r(0) * [
    1/16] < r(1) + [8] and [-2] + r(0) * [1/16] < r(1) + [9] and [-2] + r(0) *
    [1/32] < r(1) + [10] and [-2] + r(0) * [1/32] < r(1) + [11] and [-2] + r(0)
    * [1/64] < r(1) + [12] and [-2] + r(0) * [1/64] < r(1) + [13] and [-2] + r(
    0) * [1/128] < r(1) + [14] and [-2] + r(0) * [1/128] < r(1) + [15] and [-2]
    + r(0) * [1/256] < r(1) + [16] and [-2] + r(0) * [1/256] < r(1) + [17] and
    [-2] + r(0) * [1/512] < r(1) + [18] and [-2] + r(0) * [1/512] < r(1) + [19]
    and [-2] + r(0) * [1/1024] < r(1) + [20] and [-2] + r(0) * [1/1024] < r(1)
    + [21] and [-2] + r(0) * [1/2048] < r(1) + [22] and [-2] + r(0) * [1/2048]
    < r(1) + [23] and [-2] + r(0) * [1/4096] < r(1) + [24]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [-2] + r(0) * [1/4096] #
    [true] > < outp : DataOutPort | properties : none,content : r(0) * [1/4096]
    # [true] >),subcomponents : (< x : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : r(1) + [24] # [true]
    > < y : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : [-2] + r(0) * [1/4096] # [true] >),connections
    : empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([
    0]),variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(0) * [1/2048] # [true] > < outp :
    DataOutPort | properties : none,content : [0] # [false] >),subcomponents :
    < z : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(0) * [1/4096] # [true] >,connections : empty,
    varGen : < "c2",10,20 >,currState : loc([0]),completeStates : (loc([0])
    loc([2])),variables : a : Real,transitions : ((loc([0]) -[on dispatch]->
    loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]])
    end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ;
    (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([
    2]) -[on dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),
    connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 ..
    inp)) > | 1440 | infty}

Solution 115 (state 115)
states: 116  rewrites: 268095
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [0] < [6141/1024] + r(0) * [1/2048] and [2]
    < [3/2] + r(0) * [1/4] and [2] < [9/4] + r(0) * [1/8] and [2] < [21/8] + r(
    0) * [1/16] and [2] < [45/16] + r(0) * [1/32] and [2] < [93/32] + r(0) * [
    1/64] and [2] < [189/64] + r(0) * [1/128] and [2] < [381/128] + r(0) * [
    1/256] and [2] < [765/256] + r(0) * [1/512] and [2] < [1533/512] + r(0) * [
    1/1024] and [2] < [3069/1024] + r(0) * [1/2048] and [2] < [6141/2048] + r(
    0) * [1/4096] and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2]
    and [1] + r(0) * [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4]
    and [5/2] + r(0) * [1/4] < r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [
    6] and [13/4] + r(0) * [1/8] < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1)
    + [8] and [29/8] + r(0) * [1/16] < r(1) + [9] and [61/16] + r(0) * [1/32] <
    r(1) + [10] and [61/16] + r(0) * [1/32] < r(1) + [11] and [125/32] + r(0) *
    [1/64] < r(1) + [12] and [125/32] + r(0) * [1/64] < r(1) + [13] and [
    253/64] + r(0) * [1/128] < r(1) + [14] and [253/64] + r(0) * [1/128] < r(1)
    + [15] and [509/128] + r(0) * [1/256] < r(1) + [16] and [509/128] + r(0) *
    [1/256] < r(1) + [17] and [1021/256] + r(0) * [1/512] < r(1) + [18] and [
    1021/256] + r(0) * [1/512] < r(1) + [19] and [2045/512] + r(0) * [1/1024] <
    r(1) + [20] and [2045/512] + r(0) * [1/1024] < r(1) + [21] and [4093/1024]
    + r(0) * [1/2048] < r(1) + [22] and [4093/1024] + r(0) * [1/2048] < r(1) +
    [23] and [8189/2048] + r(0) * [1/4096] < r(1) + [24]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [8189/2048] + r(0) * [
    1/4096] # [true] > < outp : DataOutPort | properties : none,content : [
    12285/2048] + r(0) * [1/4096] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [24] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [8189/2048] + r(0) *
    [1/4096] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [6141/1024]
    + r(0) * [1/2048] # [true] > < outp : DataOutPort | properties : none,
    content : [0] # [false] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [
    6141/2048] + r(0) * [1/4096] # [true] >,connections : empty,varGen : <
    "c2",10,20 >,currState : loc([0]),completeStates : (loc([0]) loc([2])),
    variables : a : Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(
    v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (
    loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1])
    -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on
    dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections
    : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1440
    | infty}

Solution 116 (state 116)
states: 117  rewrites: 271320
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and not [2] < r(3) * [1/2048] and r(2)
    < r(1) + [1] and [0] < r(3) and [0] < r(3) * [1/2] and [0] < r(3) * [1/4]
    and [0] < r(3) * [1/8] and [0] < r(3) * [1/16] and [0] < r(3) * [1/32] and
    [0] < r(3) * [1/64] and [0] < r(3) * [1/128] and [0] < r(3) * [1/256] and [
    0] < r(3) * [1/512] and [0] < r(3) * [1/1024] and r(3) + [-2] < r(1) + [2]
    and r(3) + [-2] < r(1) + [3] and [-2] + r(3) * [1/2] < r(1) + [4] and [-2]
    + r(3) * [1/2] < r(1) + [5] and [-2] + r(3) * [1/4] < r(1) + [6] and [-2] +
    r(3) * [1/4] < r(1) + [7] and [-2] + r(3) * [1/8] < r(1) + [8] and [-2] +
    r(3) * [1/8] < r(1) + [9] and [-2] + r(3) * [1/16] < r(1) + [10] and [-2] +
    r(3) * [1/16] < r(1) + [11] and [-2] + r(3) * [1/32] < r(1) + [12] and [-2]
    + r(3) * [1/32] < r(1) + [13] and [-2] + r(3) * [1/64] < r(1) + [14] and [
    -2] + r(3) * [1/64] < r(1) + [15] and [-2] + r(3) * [1/128] < r(1) + [16]
    and [-2] + r(3) * [1/128] < r(1) + [17] and [-2] + r(3) * [1/256] < r(1) +
    [18] and [-2] + r(3) * [1/256] < r(1) + [19] and [-2] + r(3) * [1/512] < r(
    1) + [20] and [-2] + r(3) * [1/512] < r(1) + [21] and [-2] + r(3) * [
    1/1024] < r(1) + [22] and [-2] + r(3) * [1/1024] < r(1) + [23] and [-2] +
    r(3) * [1/2048] < r(1) + [24]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [-2] + r(3) * [1/2048] # [true] > < outp : DataOutPort | properties
    : none,content : r(3) * [1/2048] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [24] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [-2] + r(3) * [
    1/2048] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : r(3) * [
    1/1024] # [true] > < outp : DataOutPort | properties : none,content : [0] #
    [false] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) * [1/2048] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1440 | infty}

Solution 117 (state 117)
states: 118  rewrites: 273258
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21] and r(3) + [-2] < r(1) + [22] and r(3) + [-2] < r(1) + [23] and r(3) +
    [-2] < r(1) + [24]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : r(3) + [-2] # [true] > < outp : DataOutPort | properties : none,
    content : r(3) # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    24] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : r(3) + [-2] # [true] >),connections :
    empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(3) # [true] > < outp : DataOutPort |
    properties : none,content : [0] # [false] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(3) # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([0]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1440 | infty}

Solution 118 (state 118)
states: 119  rewrites: 276708
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [0] < [6141/1024] + r(3) * [1/1024] and [2] < r(3) and [2] <
    [3/2] + r(3) * [1/2] and [2] < [9/4] + r(3) * [1/4] and [2] < [21/8] + r(3)
    * [1/8] and [2] < [45/16] + r(3) * [1/16] and [2] < [93/32] + r(3) * [1/32]
    and [2] < [189/64] + r(3) * [1/64] and [2] < [381/128] + r(3) * [1/128] and
    [2] < [765/256] + r(3) * [1/256] and [2] < [1533/512] + r(3) * [1/512] and
    [2] < [3069/1024] + r(3) * [1/1024] and [2] < [6141/2048] + r(3) * [1/2048]
    and r(3) + [1] < r(1) + [2] and r(3) + [1] < r(1) + [3] and [5/2] + r(3) *
    [1/2] < r(1) + [4] and [5/2] + r(3) * [1/2] < r(1) + [5] and [13/4] + r(3)
    * [1/4] < r(1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [7] and [29/8] + r(
    3) * [1/8] < r(1) + [8] and [29/8] + r(3) * [1/8] < r(1) + [9] and [61/16]
    + r(3) * [1/16] < r(1) + [10] and [61/16] + r(3) * [1/16] < r(1) + [11] and
    [125/32] + r(3) * [1/32] < r(1) + [12] and [125/32] + r(3) * [1/32] < r(1)
    + [13] and [253/64] + r(3) * [1/64] < r(1) + [14] and [253/64] + r(3) * [
    1/64] < r(1) + [15] and [509/128] + r(3) * [1/128] < r(1) + [16] and [
    509/128] + r(3) * [1/128] < r(1) + [17] and [1021/256] + r(3) * [1/256] <
    r(1) + [18] and [1021/256] + r(3) * [1/256] < r(1) + [19] and [2045/512] +
    r(3) * [1/512] < r(1) + [20] and [2045/512] + r(3) * [1/512] < r(1) + [21]
    and [4093/1024] + r(3) * [1/1024] < r(1) + [22] and [4093/1024] + r(3) * [
    1/1024] < r(1) + [23] and [8189/2048] + r(3) * [1/2048] < r(1) + [24]) || <
    c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [8189/2048] + r(3) * [
    1/2048] # [true] > < outp : DataOutPort | properties : none,content : [
    12285/2048] + r(3) * [1/2048] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [24] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [8189/2048] + r(3) *
    [1/2048] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [6141/1024]
    + r(3) * [1/1024] # [true] > < outp : DataOutPort | properties : none,
    content : [0] # [false] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [
    6141/2048] + r(3) * [1/2048] # [true] >,connections : empty,varGen : <
    "c2",10,20 >,currState : loc([0]),completeStates : (loc([0]) loc([2])),
    variables : a : Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(
    v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (
    loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1])
    -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on
    dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections
    : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1440
    | infty}

Solution 119 (state 119)
states: 120  rewrites: 282538
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and not [2] < r(0) * [1/4096] and not [2] < r(0)
    * [1/8192] and r(2) < r(1) + [1] and [0] < r(0) and [0] < r(0) * [1/2] and
    [0] < r(0) * [1/4] and [0] < r(0) * [1/8] and [0] < r(0) * [1/16] and [0] <
    r(0) * [1/32] and [0] < r(0) * [1/64] and [0] < r(0) * [1/128] and [0] < r(
    0) * [1/256] and [0] < r(0) * [1/512] and [0] < r(0) * [1/1024] and [0] <
    r(0) * [1/2048] and [0] < r(0) * [1/4096] and [-2] + r(0) * [1/2] < r(1) +
    [2] and [-2] + r(0) * [1/2] < r(1) + [3] and [-2] + r(0) * [1/4] < r(1) + [
    4] and [-2] + r(0) * [1/4] < r(1) + [5] and [-2] + r(0) * [1/8] < r(1) + [
    6] and [-2] + r(0) * [1/8] < r(1) + [7] and [-2] + r(0) * [1/16] < r(1) + [
    8] and [-2] + r(0) * [1/16] < r(1) + [9] and [-2] + r(0) * [1/32] < r(1) +
    [10] and [-2] + r(0) * [1/32] < r(1) + [11] and [-2] + r(0) * [1/64] < r(1)
    + [12] and [-2] + r(0) * [1/64] < r(1) + [13] and [-2] + r(0) * [1/128] <
    r(1) + [14] and [-2] + r(0) * [1/128] < r(1) + [15] and [-2] + r(0) * [
    1/256] < r(1) + [16] and [-2] + r(0) * [1/256] < r(1) + [17] and [-2] + r(
    0) * [1/512] < r(1) + [18] and [-2] + r(0) * [1/512] < r(1) + [19] and [-2]
    + r(0) * [1/1024] < r(1) + [20] and [-2] + r(0) * [1/1024] < r(1) + [21]
    and [-2] + r(0) * [1/2048] < r(1) + [22] and [-2] + r(0) * [1/2048] < r(1)
    + [23] and [-2] + r(0) * [1/4096] < r(1) + [24] and [-2] + r(0) * [1/4096]
    < r(1) + [25]) || < c4 : System | properties : ((TimingProperties::Period
    => {{60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [0] # [
    false] > < outp : DataOutPort | properties : none,content : r(0) * [1/4096]
    # [true] >),subcomponents : (< x : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : r(1) + [25] # [true]
    > < y : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : [-2] + r(0) * [1/4096] # [true] >),connections
    : empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([
    0]),variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(0) * [1/4096] # [true] > < outp :
    DataOutPort | properties : none,content : [-2] + r(0) * [1/8192] # [true]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/8192] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1500 | infty}

Solution 120 (state 120)
states: 121  rewrites: 287806
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [0] < [6141/1024] + r(0) * [1/2048] and [0]
    < [12285/2048] + r(0) * [1/4096] and [2] < [3/2] + r(0) * [1/4] and [2] < [
    9/4] + r(0) * [1/8] and [2] < [21/8] + r(0) * [1/16] and [2] < [45/16] + r(
    0) * [1/32] and [2] < [93/32] + r(0) * [1/64] and [2] < [189/64] + r(0) * [
    1/128] and [2] < [381/128] + r(0) * [1/256] and [2] < [765/256] + r(0) * [
    1/512] and [2] < [1533/512] + r(0) * [1/1024] and [2] < [3069/1024] + r(0)
    * [1/2048] and [2] < [6141/2048] + r(0) * [1/4096] and [2] < [12285/4096] +
    r(0) * [1/8192] and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2]
    and [1] + r(0) * [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4]
    and [5/2] + r(0) * [1/4] < r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [
    6] and [13/4] + r(0) * [1/8] < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1)
    + [8] and [29/8] + r(0) * [1/16] < r(1) + [9] and [61/16] + r(0) * [1/32] <
    r(1) + [10] and [61/16] + r(0) * [1/32] < r(1) + [11] and [125/32] + r(0) *
    [1/64] < r(1) + [12] and [125/32] + r(0) * [1/64] < r(1) + [13] and [
    253/64] + r(0) * [1/128] < r(1) + [14] and [253/64] + r(0) * [1/128] < r(1)
    + [15] and [509/128] + r(0) * [1/256] < r(1) + [16] and [509/128] + r(0) *
    [1/256] < r(1) + [17] and [1021/256] + r(0) * [1/512] < r(1) + [18] and [
    1021/256] + r(0) * [1/512] < r(1) + [19] and [2045/512] + r(0) * [1/1024] <
    r(1) + [20] and [2045/512] + r(0) * [1/1024] < r(1) + [21] and [4093/1024]
    + r(0) * [1/2048] < r(1) + [22] and [4093/1024] + r(0) * [1/2048] < r(1) +
    [23] and [8189/2048] + r(0) * [1/4096] < r(1) + [24] and [8189/2048] + r(0)
    * [1/4096] < r(1) + [25]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    [12285/2048] + r(0) * [1/4096] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [25] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [8189/2048] + r(0) *
    [1/4096] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [12285/2048]
    + r(0) * [1/4096] # [true] > < outp : DataOutPort | properties : none,
    content : [16381/4096] + r(0) * [1/8192] # [true] >),subcomponents : < z :
    Data | properties : none,features : none,subcomponents : none,connections :
    empty,value : [12285/4096] + r(0) * [1/8192] # [true] >,connections :
    empty,varGen : < "c2",10,20 >,currState : loc([2]),completeStates : (loc([
    0]) loc([2])),variables : a : Real,transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[
    5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] -
    [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[
    1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound : 10,
    transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2 ..
    outp) --> (c1 .. inp)) > | 1500 | infty}

Solution 121 (state 121)
states: 122  rewrites: 293539
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and not [2] < r(3) * [1/2048] and not
    [2] < r(3) * [1/4096] and r(2) < r(1) + [1] and [0] < r(3) and [0] < r(3) *
    [1/2] and [0] < r(3) * [1/4] and [0] < r(3) * [1/8] and [0] < r(3) * [1/16]
    and [0] < r(3) * [1/32] and [0] < r(3) * [1/64] and [0] < r(3) * [1/128]
    and [0] < r(3) * [1/256] and [0] < r(3) * [1/512] and [0] < r(3) * [1/1024]
    and [0] < r(3) * [1/2048] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(
    1) + [3] and [-2] + r(3) * [1/2] < r(1) + [4] and [-2] + r(3) * [1/2] < r(
    1) + [5] and [-2] + r(3) * [1/4] < r(1) + [6] and [-2] + r(3) * [1/4] < r(
    1) + [7] and [-2] + r(3) * [1/8] < r(1) + [8] and [-2] + r(3) * [1/8] < r(
    1) + [9] and [-2] + r(3) * [1/16] < r(1) + [10] and [-2] + r(3) * [1/16] <
    r(1) + [11] and [-2] + r(3) * [1/32] < r(1) + [12] and [-2] + r(3) * [1/32]
    < r(1) + [13] and [-2] + r(3) * [1/64] < r(1) + [14] and [-2] + r(3) * [
    1/64] < r(1) + [15] and [-2] + r(3) * [1/128] < r(1) + [16] and [-2] + r(3)
    * [1/128] < r(1) + [17] and [-2] + r(3) * [1/256] < r(1) + [18] and [-2] +
    r(3) * [1/256] < r(1) + [19] and [-2] + r(3) * [1/512] < r(1) + [20] and [
    -2] + r(3) * [1/512] < r(1) + [21] and [-2] + r(3) * [1/1024] < r(1) + [22]
    and [-2] + r(3) * [1/1024] < r(1) + [23] and [-2] + r(3) * [1/2048] < r(1)
    + [24] and [-2] + r(3) * [1/2048] < r(1) + [25]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(3) * [1/2048] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [25] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [-2] + r(3) * [1/2048] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(3) * [1/2048] # [true] > < outp :
    DataOutPort | properties : none,content : [-2] + r(3) * [1/4096] # [true]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) * [1/4096] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1500 | infty}

Solution 122 (state 122)
states: 123  rewrites: 295995
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21] and r(3) + [-2] < r(1) + [22] and r(3) + [-2] < r(1) + [23] and r(3) +
    [-2] < r(1) + [24] and r(3) + [-2] < r(1) + [25]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(3) # [true] >),subcomponents :
    (< x : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(1) + [25] # [true] > < y : Data | properties
    : none,features : none,subcomponents : none,connections : empty,value : r(
    3) + [-2] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : r(3) # [
    true] > < outp : DataOutPort | properties : none,content : r(3) + [-2] # [
    true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1500 | infty}

Solution 123 (state 123)
states: 124  rewrites: 301179
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [0] < [6141/1024] + r(3) * [1/1024] and [0] < [12285/2048] +
    r(3) * [1/2048] and [2] < r(3) and [2] < [3/2] + r(3) * [1/2] and [2] < [
    9/4] + r(3) * [1/4] and [2] < [21/8] + r(3) * [1/8] and [2] < [45/16] + r(
    3) * [1/16] and [2] < [93/32] + r(3) * [1/32] and [2] < [189/64] + r(3) * [
    1/64] and [2] < [381/128] + r(3) * [1/128] and [2] < [765/256] + r(3) * [
    1/256] and [2] < [1533/512] + r(3) * [1/512] and [2] < [3069/1024] + r(3) *
    [1/1024] and [2] < [6141/2048] + r(3) * [1/2048] and [2] < [12285/4096] +
    r(3) * [1/4096] and r(3) + [1] < r(1) + [2] and r(3) + [1] < r(1) + [3] and
    [5/2] + r(3) * [1/2] < r(1) + [4] and [5/2] + r(3) * [1/2] < r(1) + [5] and
    [13/4] + r(3) * [1/4] < r(1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [7]
    and [29/8] + r(3) * [1/8] < r(1) + [8] and [29/8] + r(3) * [1/8] < r(1) + [
    9] and [61/16] + r(3) * [1/16] < r(1) + [10] and [61/16] + r(3) * [1/16] <
    r(1) + [11] and [125/32] + r(3) * [1/32] < r(1) + [12] and [125/32] + r(3)
    * [1/32] < r(1) + [13] and [253/64] + r(3) * [1/64] < r(1) + [14] and [
    253/64] + r(3) * [1/64] < r(1) + [15] and [509/128] + r(3) * [1/128] < r(1)
    + [16] and [509/128] + r(3) * [1/128] < r(1) + [17] and [1021/256] + r(3) *
    [1/256] < r(1) + [18] and [1021/256] + r(3) * [1/256] < r(1) + [19] and [
    2045/512] + r(3) * [1/512] < r(1) + [20] and [2045/512] + r(3) * [1/512] <
    r(1) + [21] and [4093/1024] + r(3) * [1/1024] < r(1) + [22] and [4093/1024]
    + r(3) * [1/1024] < r(1) + [23] and [8189/2048] + r(3) * [1/2048] < r(1) +
    [24] and [8189/2048] + r(3) * [1/2048] < r(1) + [25]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : [12285/2048] + r(3) * [1/2048] #
    [true] >),subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [25] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [8189/2048] + r(3) * [1/2048] # [true] >),connections :
    empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : [12285/2048] + r(3) * [1/2048] # [true] > <
    outp : DataOutPort | properties : none,content : [16381/4096] + r(3) * [
    1/4096] # [true] >),subcomponents : < z : Data | properties : none,features
    : none,subcomponents : none,connections : empty,value : [12285/4096] + r(3)
    * [1/4096] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState
    : loc([2]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1500 | infty}

Solution 124 (state 124)
states: 125  rewrites: 304696
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and not [2] < r(0) * [1/4096] and not [2] < r(0)
    * [1/8192] and r(2) < r(1) + [1] and [0] < r(0) and [0] < r(0) * [1/2] and
    [0] < r(0) * [1/4] and [0] < r(0) * [1/8] and [0] < r(0) * [1/16] and [0] <
    r(0) * [1/32] and [0] < r(0) * [1/64] and [0] < r(0) * [1/128] and [0] < r(
    0) * [1/256] and [0] < r(0) * [1/512] and [0] < r(0) * [1/1024] and [0] <
    r(0) * [1/2048] and [0] < r(0) * [1/4096] and [-2] + r(0) * [1/2] < r(1) +
    [2] and [-2] + r(0) * [1/2] < r(1) + [3] and [-2] + r(0) * [1/4] < r(1) + [
    4] and [-2] + r(0) * [1/4] < r(1) + [5] and [-2] + r(0) * [1/8] < r(1) + [
    6] and [-2] + r(0) * [1/8] < r(1) + [7] and [-2] + r(0) * [1/16] < r(1) + [
    8] and [-2] + r(0) * [1/16] < r(1) + [9] and [-2] + r(0) * [1/32] < r(1) +
    [10] and [-2] + r(0) * [1/32] < r(1) + [11] and [-2] + r(0) * [1/64] < r(1)
    + [12] and [-2] + r(0) * [1/64] < r(1) + [13] and [-2] + r(0) * [1/128] <
    r(1) + [14] and [-2] + r(0) * [1/128] < r(1) + [15] and [-2] + r(0) * [
    1/256] < r(1) + [16] and [-2] + r(0) * [1/256] < r(1) + [17] and [-2] + r(
    0) * [1/512] < r(1) + [18] and [-2] + r(0) * [1/512] < r(1) + [19] and [-2]
    + r(0) * [1/1024] < r(1) + [20] and [-2] + r(0) * [1/1024] < r(1) + [21]
    and [-2] + r(0) * [1/2048] < r(1) + [22] and [-2] + r(0) * [1/2048] < r(1)
    + [23] and [-2] + r(0) * [1/4096] < r(1) + [24] and [-2] + r(0) * [1/4096]
    < r(1) + [25] and [-2] + r(0) * [1/8192] < r(1) + [26]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [-2] + r(0) * [1/8192] #
    [true] > < outp : DataOutPort | properties : none,content : r(0) * [1/8192]
    # [true] >),subcomponents : (< x : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : r(1) + [26] # [true]
    > < y : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : [-2] + r(0) * [1/8192] # [true] >),connections
    : empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([
    0]),variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(0) * [1/4096] # [true] > < outp :
    DataOutPort | properties : none,content : [0] # [false] >),subcomponents :
    < z : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(0) * [1/8192] # [true] >,connections : empty,
    varGen : < "c2",10,20 >,currState : loc([0]),completeStates : (loc([0])
    loc([2])),variables : a : Real,transitions : ((loc([0]) -[on dispatch]->
    loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]])
    end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ;
    (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([
    2]) -[on dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),
    connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 ..
    inp)) > | 1560 | infty}

Solution 125 (state 125)
states: 126  rewrites: 308463
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [0] < [6141/1024] + r(0) * [1/2048] and [0]
    < [12285/2048] + r(0) * [1/4096] and [2] < [3/2] + r(0) * [1/4] and [2] < [
    9/4] + r(0) * [1/8] and [2] < [21/8] + r(0) * [1/16] and [2] < [45/16] + r(
    0) * [1/32] and [2] < [93/32] + r(0) * [1/64] and [2] < [189/64] + r(0) * [
    1/128] and [2] < [381/128] + r(0) * [1/256] and [2] < [765/256] + r(0) * [
    1/512] and [2] < [1533/512] + r(0) * [1/1024] and [2] < [3069/1024] + r(0)
    * [1/2048] and [2] < [6141/2048] + r(0) * [1/4096] and [2] < [12285/4096] +
    r(0) * [1/8192] and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2]
    and [1] + r(0) * [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4]
    and [5/2] + r(0) * [1/4] < r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [
    6] and [13/4] + r(0) * [1/8] < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1)
    + [8] and [29/8] + r(0) * [1/16] < r(1) + [9] and [61/16] + r(0) * [1/32] <
    r(1) + [10] and [61/16] + r(0) * [1/32] < r(1) + [11] and [125/32] + r(0) *
    [1/64] < r(1) + [12] and [125/32] + r(0) * [1/64] < r(1) + [13] and [
    253/64] + r(0) * [1/128] < r(1) + [14] and [253/64] + r(0) * [1/128] < r(1)
    + [15] and [509/128] + r(0) * [1/256] < r(1) + [16] and [509/128] + r(0) *
    [1/256] < r(1) + [17] and [1021/256] + r(0) * [1/512] < r(1) + [18] and [
    1021/256] + r(0) * [1/512] < r(1) + [19] and [2045/512] + r(0) * [1/1024] <
    r(1) + [20] and [2045/512] + r(0) * [1/1024] < r(1) + [21] and [4093/1024]
    + r(0) * [1/2048] < r(1) + [22] and [4093/1024] + r(0) * [1/2048] < r(1) +
    [23] and [8189/2048] + r(0) * [1/4096] < r(1) + [24] and [8189/2048] + r(0)
    * [1/4096] < r(1) + [25] and [16381/4096] + r(0) * [1/8192] < r(1) + [26])
    || < c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [16381/4096] + r(0) * [
    1/8192] # [true] > < outp : DataOutPort | properties : none,content : [
    24573/4096] + r(0) * [1/8192] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [26] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [16381/4096] + r(0) *
    [1/8192] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [12285/2048]
    + r(0) * [1/4096] # [true] > < outp : DataOutPort | properties : none,
    content : [0] # [false] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [
    12285/4096] + r(0) * [1/8192] # [true] >,connections : empty,varGen : <
    "c2",10,20 >,currState : loc([0]),completeStates : (loc([0]) loc([2])),
    variables : a : Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(
    v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (
    loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1])
    -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on
    dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections
    : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1560
    | infty}

Solution 126 (state 126)
states: 127  rewrites: 311925
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and not [2] < r(3) * [1/2048] and not
    [2] < r(3) * [1/4096] and r(2) < r(1) + [1] and [0] < r(3) and [0] < r(3) *
    [1/2] and [0] < r(3) * [1/4] and [0] < r(3) * [1/8] and [0] < r(3) * [1/16]
    and [0] < r(3) * [1/32] and [0] < r(3) * [1/64] and [0] < r(3) * [1/128]
    and [0] < r(3) * [1/256] and [0] < r(3) * [1/512] and [0] < r(3) * [1/1024]
    and [0] < r(3) * [1/2048] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(
    1) + [3] and [-2] + r(3) * [1/2] < r(1) + [4] and [-2] + r(3) * [1/2] < r(
    1) + [5] and [-2] + r(3) * [1/4] < r(1) + [6] and [-2] + r(3) * [1/4] < r(
    1) + [7] and [-2] + r(3) * [1/8] < r(1) + [8] and [-2] + r(3) * [1/8] < r(
    1) + [9] and [-2] + r(3) * [1/16] < r(1) + [10] and [-2] + r(3) * [1/16] <
    r(1) + [11] and [-2] + r(3) * [1/32] < r(1) + [12] and [-2] + r(3) * [1/32]
    < r(1) + [13] and [-2] + r(3) * [1/64] < r(1) + [14] and [-2] + r(3) * [
    1/64] < r(1) + [15] and [-2] + r(3) * [1/128] < r(1) + [16] and [-2] + r(3)
    * [1/128] < r(1) + [17] and [-2] + r(3) * [1/256] < r(1) + [18] and [-2] +
    r(3) * [1/256] < r(1) + [19] and [-2] + r(3) * [1/512] < r(1) + [20] and [
    -2] + r(3) * [1/512] < r(1) + [21] and [-2] + r(3) * [1/1024] < r(1) + [22]
    and [-2] + r(3) * [1/1024] < r(1) + [23] and [-2] + r(3) * [1/2048] < r(1)
    + [24] and [-2] + r(3) * [1/2048] < r(1) + [25] and [-2] + r(3) * [1/4096]
    < r(1) + [26]) || < c4 : System | properties : ((TimingProperties::Period
    => {{60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [-2] + r(3)
    * [1/4096] # [true] > < outp : DataOutPort | properties : none,content : r(
    3) * [1/4096] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    26] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [-2] + r(3) * [1/4096] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/2048] # [true]
    > < outp : DataOutPort | properties : none,content : [0] # [false] >),
    subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) * [1/4096] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1560 | infty}

Solution 127 (state 127)
states: 128  rewrites: 313977
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21] and r(3) + [-2] < r(1) + [22] and r(3) + [-2] < r(1) + [23] and r(3) +
    [-2] < r(1) + [24] and r(3) + [-2] < r(1) + [25] and r(3) + [-2] < r(1) + [
    26]) || < c4 : System | properties : ((TimingProperties::Period => {{60}})
    ; HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents :
    (< c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) + [-2] # [true] > <
    outp : DataOutPort | properties : none,content : r(3) # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [26] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : r(3) + [-2] # [true] >),connections : empty,varGen : <
    "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : ((a :
    Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x}
    := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] >
    c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),
    loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,features
    : (< inp : DataInPort | properties : none,content : [0] # [false],cache :
    r(3) # [true] > < outp : DataOutPort | properties : none,content : [0] # [
    false] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1560 | infty}

Solution 128 (state 128)
states: 129  rewrites: 317685
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [0] < [6141/1024] + r(3) * [1/1024] and [0] < [12285/2048] +
    r(3) * [1/2048] and [2] < r(3) and [2] < [3/2] + r(3) * [1/2] and [2] < [
    9/4] + r(3) * [1/4] and [2] < [21/8] + r(3) * [1/8] and [2] < [45/16] + r(
    3) * [1/16] and [2] < [93/32] + r(3) * [1/32] and [2] < [189/64] + r(3) * [
    1/64] and [2] < [381/128] + r(3) * [1/128] and [2] < [765/256] + r(3) * [
    1/256] and [2] < [1533/512] + r(3) * [1/512] and [2] < [3069/1024] + r(3) *
    [1/1024] and [2] < [6141/2048] + r(3) * [1/2048] and [2] < [12285/4096] +
    r(3) * [1/4096] and r(3) + [1] < r(1) + [2] and r(3) + [1] < r(1) + [3] and
    [5/2] + r(3) * [1/2] < r(1) + [4] and [5/2] + r(3) * [1/2] < r(1) + [5] and
    [13/4] + r(3) * [1/4] < r(1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [7]
    and [29/8] + r(3) * [1/8] < r(1) + [8] and [29/8] + r(3) * [1/8] < r(1) + [
    9] and [61/16] + r(3) * [1/16] < r(1) + [10] and [61/16] + r(3) * [1/16] <
    r(1) + [11] and [125/32] + r(3) * [1/32] < r(1) + [12] and [125/32] + r(3)
    * [1/32] < r(1) + [13] and [253/64] + r(3) * [1/64] < r(1) + [14] and [
    253/64] + r(3) * [1/64] < r(1) + [15] and [509/128] + r(3) * [1/128] < r(1)
    + [16] and [509/128] + r(3) * [1/128] < r(1) + [17] and [1021/256] + r(3) *
    [1/256] < r(1) + [18] and [1021/256] + r(3) * [1/256] < r(1) + [19] and [
    2045/512] + r(3) * [1/512] < r(1) + [20] and [2045/512] + r(3) * [1/512] <
    r(1) + [21] and [4093/1024] + r(3) * [1/1024] < r(1) + [22] and [4093/1024]
    + r(3) * [1/1024] < r(1) + [23] and [8189/2048] + r(3) * [1/2048] < r(1) +
    [24] and [8189/2048] + r(3) * [1/2048] < r(1) + [25] and [16381/4096] + r(
    3) * [1/4096] < r(1) + [26]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [16381/4096] + r(3) * [1/4096] # [true] > < outp : DataOutPort |
    properties : none,content : [24573/4096] + r(3) * [1/4096] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [26] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [16381/4096] + r(3) * [1/4096] # [true] >),connections :
    empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : [12285/2048] + r(3) * [1/2048] # [true] > <
    outp : DataOutPort | properties : none,content : [0] # [false] >),
    subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [12285/4096] + r(3) * [
    1/4096] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState :
    loc([0]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1560 | infty}

Solution 129 (state 129)
states: 130  rewrites: 323910
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and not [2] < r(0) * [1/4096] and not [2] < r(0)
    * [1/8192] and not [2] < r(0) * [1/16384] and r(2) < r(1) + [1] and [0] <
    r(0) and [0] < r(0) * [1/2] and [0] < r(0) * [1/4] and [0] < r(0) * [1/8]
    and [0] < r(0) * [1/16] and [0] < r(0) * [1/32] and [0] < r(0) * [1/64] and
    [0] < r(0) * [1/128] and [0] < r(0) * [1/256] and [0] < r(0) * [1/512] and
    [0] < r(0) * [1/1024] and [0] < r(0) * [1/2048] and [0] < r(0) * [1/4096]
    and [0] < r(0) * [1/8192] and [-2] + r(0) * [1/2] < r(1) + [2] and [-2] +
    r(0) * [1/2] < r(1) + [3] and [-2] + r(0) * [1/4] < r(1) + [4] and [-2] +
    r(0) * [1/4] < r(1) + [5] and [-2] + r(0) * [1/8] < r(1) + [6] and [-2] +
    r(0) * [1/8] < r(1) + [7] and [-2] + r(0) * [1/16] < r(1) + [8] and [-2] +
    r(0) * [1/16] < r(1) + [9] and [-2] + r(0) * [1/32] < r(1) + [10] and [-2]
    + r(0) * [1/32] < r(1) + [11] and [-2] + r(0) * [1/64] < r(1) + [12] and [
    -2] + r(0) * [1/64] < r(1) + [13] and [-2] + r(0) * [1/128] < r(1) + [14]
    and [-2] + r(0) * [1/128] < r(1) + [15] and [-2] + r(0) * [1/256] < r(1) +
    [16] and [-2] + r(0) * [1/256] < r(1) + [17] and [-2] + r(0) * [1/512] < r(
    1) + [18] and [-2] + r(0) * [1/512] < r(1) + [19] and [-2] + r(0) * [
    1/1024] < r(1) + [20] and [-2] + r(0) * [1/1024] < r(1) + [21] and [-2] +
    r(0) * [1/2048] < r(1) + [22] and [-2] + r(0) * [1/2048] < r(1) + [23] and
    [-2] + r(0) * [1/4096] < r(1) + [24] and [-2] + r(0) * [1/4096] < r(1) + [
    25] and [-2] + r(0) * [1/8192] < r(1) + [26] and [-2] + r(0) * [1/8192] <
    r(1) + [27]) || < c4 : System | properties : ((TimingProperties::Period =>
    {{60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [0] # [
    false] > < outp : DataOutPort | properties : none,content : r(0) * [1/8192]
    # [true] >),subcomponents : (< x : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : r(1) + [27] # [true]
    > < y : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : [-2] + r(0) * [1/8192] # [true] >),connections
    : empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([
    0]),variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(0) * [1/8192] # [true] > < outp :
    DataOutPort | properties : none,content : [-2] + r(0) * [1/16384] # [true]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/16384] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1620 | infty}

Solution 130 (state 130)
states: 131  rewrites: 329522
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [0] < [6141/1024] + r(0) * [1/2048] and [0]
    < [12285/2048] + r(0) * [1/4096] and [0] < [24573/4096] + r(0) * [1/8192]
    and [2] < [3/2] + r(0) * [1/4] and [2] < [9/4] + r(0) * [1/8] and [2] < [
    21/8] + r(0) * [1/16] and [2] < [45/16] + r(0) * [1/32] and [2] < [93/32] +
    r(0) * [1/64] and [2] < [189/64] + r(0) * [1/128] and [2] < [381/128] + r(
    0) * [1/256] and [2] < [765/256] + r(0) * [1/512] and [2] < [1533/512] + r(
    0) * [1/1024] and [2] < [3069/1024] + r(0) * [1/2048] and [2] < [6141/2048]
    + r(0) * [1/4096] and [2] < [12285/4096] + r(0) * [1/8192] and [2] < [
    24573/8192] + r(0) * [1/16384] and [2] < r(0) * [1/2] and [1] + r(0) * [
    1/2] < r(1) + [2] and [1] + r(0) * [1/2] < r(1) + [3] and [5/2] + r(0) * [
    1/4] < r(1) + [4] and [5/2] + r(0) * [1/4] < r(1) + [5] and [13/4] + r(0) *
    [1/8] < r(1) + [6] and [13/4] + r(0) * [1/8] < r(1) + [7] and [29/8] + r(0)
    * [1/16] < r(1) + [8] and [29/8] + r(0) * [1/16] < r(1) + [9] and [61/16] +
    r(0) * [1/32] < r(1) + [10] and [61/16] + r(0) * [1/32] < r(1) + [11] and [
    125/32] + r(0) * [1/64] < r(1) + [12] and [125/32] + r(0) * [1/64] < r(1) +
    [13] and [253/64] + r(0) * [1/128] < r(1) + [14] and [253/64] + r(0) * [
    1/128] < r(1) + [15] and [509/128] + r(0) * [1/256] < r(1) + [16] and [
    509/128] + r(0) * [1/256] < r(1) + [17] and [1021/256] + r(0) * [1/512] <
    r(1) + [18] and [1021/256] + r(0) * [1/512] < r(1) + [19] and [2045/512] +
    r(0) * [1/1024] < r(1) + [20] and [2045/512] + r(0) * [1/1024] < r(1) + [
    21] and [4093/1024] + r(0) * [1/2048] < r(1) + [22] and [4093/1024] + r(0)
    * [1/2048] < r(1) + [23] and [8189/2048] + r(0) * [1/4096] < r(1) + [24]
    and [8189/2048] + r(0) * [1/4096] < r(1) + [25] and [16381/4096] + r(0) * [
    1/8192] < r(1) + [26] and [16381/4096] + r(0) * [1/8192] < r(1) + [27]) ||
    < c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : [24573/4096] + r(0) * [1/8192] #
    [true] >),subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [27] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [16381/4096] + r(0) * [1/8192] # [true] >),connections :
    empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : [24573/4096] + r(0) * [1/8192] # [true] > <
    outp : DataOutPort | properties : none,content : [32765/8192] + r(0) * [
    1/16384] # [true] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [
    24573/8192] + r(0) * [1/16384] # [true] >,connections : empty,varGen : <
    "c2",10,20 >,currState : loc([2]),completeStates : (loc([0]) loc([2])),
    variables : a : Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(
    v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (
    loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1])
    -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on
    dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections
    : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1620
    | infty}

Solution 131 (state 131)
states: 132  rewrites: 335650
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and not [2] < r(3) * [1/2048] and not
    [2] < r(3) * [1/4096] and not [2] < r(3) * [1/8192] and r(2) < r(1) + [1]
    and [0] < r(3) and [0] < r(3) * [1/2] and [0] < r(3) * [1/4] and [0] < r(3)
    * [1/8] and [0] < r(3) * [1/16] and [0] < r(3) * [1/32] and [0] < r(3) * [
    1/64] and [0] < r(3) * [1/128] and [0] < r(3) * [1/256] and [0] < r(3) * [
    1/512] and [0] < r(3) * [1/1024] and [0] < r(3) * [1/2048] and [0] < r(3) *
    [1/4096] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3] and [-2]
    + r(3) * [1/2] < r(1) + [4] and [-2] + r(3) * [1/2] < r(1) + [5] and [-2] +
    r(3) * [1/4] < r(1) + [6] and [-2] + r(3) * [1/4] < r(1) + [7] and [-2] +
    r(3) * [1/8] < r(1) + [8] and [-2] + r(3) * [1/8] < r(1) + [9] and [-2] +
    r(3) * [1/16] < r(1) + [10] and [-2] + r(3) * [1/16] < r(1) + [11] and [-2]
    + r(3) * [1/32] < r(1) + [12] and [-2] + r(3) * [1/32] < r(1) + [13] and [
    -2] + r(3) * [1/64] < r(1) + [14] and [-2] + r(3) * [1/64] < r(1) + [15]
    and [-2] + r(3) * [1/128] < r(1) + [16] and [-2] + r(3) * [1/128] < r(1) +
    [17] and [-2] + r(3) * [1/256] < r(1) + [18] and [-2] + r(3) * [1/256] < r(
    1) + [19] and [-2] + r(3) * [1/512] < r(1) + [20] and [-2] + r(3) * [1/512]
    < r(1) + [21] and [-2] + r(3) * [1/1024] < r(1) + [22] and [-2] + r(3) * [
    1/1024] < r(1) + [23] and [-2] + r(3) * [1/2048] < r(1) + [24] and [-2] +
    r(3) * [1/2048] < r(1) + [25] and [-2] + r(3) * [1/4096] < r(1) + [26] and
    [-2] + r(3) * [1/4096] < r(1) + [27]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    r(3) * [1/4096] # [true] >),subcomponents : (< x : Data | properties :
    none,features : none,subcomponents : none,connections : empty,value : r(1)
    + [27] # [true] > < y : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [-2] + r(3) * [1/4096] # [
    true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/4096] # [true]
    > < outp : DataOutPort | properties : none,content : [-2] + r(3) * [1/8192]
    # [true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) * [1/8192] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1620 | infty}

Solution 132 (state 132)
states: 133  rewrites: 338220
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21] and r(3) + [-2] < r(1) + [22] and r(3) + [-2] < r(1) + [23] and r(3) +
    [-2] < r(1) + [24] and r(3) + [-2] < r(1) + [25] and r(3) + [-2] < r(1) + [
    26] and r(3) + [-2] < r(1) + [27]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    r(3) # [true] >),subcomponents : (< x : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : r(1) + [27] # [true]
    > < y : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(3) + [-2] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(3) # [true] > < outp : DataOutPort |
    properties : none,content : r(3) + [-2] # [true] >),subcomponents : < z :
    Data | properties : none,features : none,subcomponents : none,connections :
    empty,value : r(3) # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([2]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1620 | infty}

Solution 133 (state 133)
states: 134  rewrites: 343748
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [0] < [6141/1024] + r(3) * [1/1024] and [0] < [12285/2048] +
    r(3) * [1/2048] and [0] < [24573/4096] + r(3) * [1/4096] and [2] < r(3) and
    [2] < [3/2] + r(3) * [1/2] and [2] < [9/4] + r(3) * [1/4] and [2] < [21/8]
    + r(3) * [1/8] and [2] < [45/16] + r(3) * [1/16] and [2] < [93/32] + r(3) *
    [1/32] and [2] < [189/64] + r(3) * [1/64] and [2] < [381/128] + r(3) * [
    1/128] and [2] < [765/256] + r(3) * [1/256] and [2] < [1533/512] + r(3) * [
    1/512] and [2] < [3069/1024] + r(3) * [1/1024] and [2] < [6141/2048] + r(3)
    * [1/2048] and [2] < [12285/4096] + r(3) * [1/4096] and [2] < [24573/8192]
    + r(3) * [1/8192] and r(3) + [1] < r(1) + [2] and r(3) + [1] < r(1) + [3]
    and [5/2] + r(3) * [1/2] < r(1) + [4] and [5/2] + r(3) * [1/2] < r(1) + [5]
    and [13/4] + r(3) * [1/4] < r(1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [
    7] and [29/8] + r(3) * [1/8] < r(1) + [8] and [29/8] + r(3) * [1/8] < r(1)
    + [9] and [61/16] + r(3) * [1/16] < r(1) + [10] and [61/16] + r(3) * [1/16]
    < r(1) + [11] and [125/32] + r(3) * [1/32] < r(1) + [12] and [125/32] + r(
    3) * [1/32] < r(1) + [13] and [253/64] + r(3) * [1/64] < r(1) + [14] and [
    253/64] + r(3) * [1/64] < r(1) + [15] and [509/128] + r(3) * [1/128] < r(1)
    + [16] and [509/128] + r(3) * [1/128] < r(1) + [17] and [1021/256] + r(3) *
    [1/256] < r(1) + [18] and [1021/256] + r(3) * [1/256] < r(1) + [19] and [
    2045/512] + r(3) * [1/512] < r(1) + [20] and [2045/512] + r(3) * [1/512] <
    r(1) + [21] and [4093/1024] + r(3) * [1/1024] < r(1) + [22] and [4093/1024]
    + r(3) * [1/1024] < r(1) + [23] and [8189/2048] + r(3) * [1/2048] < r(1) +
    [24] and [8189/2048] + r(3) * [1/2048] < r(1) + [25] and [16381/4096] + r(
    3) * [1/4096] < r(1) + [26] and [16381/4096] + r(3) * [1/4096] < r(1) + [
    27]) || < c4 : System | properties : ((TimingProperties::Period => {{60}})
    ; HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents :
    (< c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : [24573/4096] + r(3) * [1/4096] #
    [true] >),subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [27] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [16381/4096] + r(3) * [1/4096] # [true] >),connections :
    empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : [24573/4096] + r(3) * [1/4096] # [true] > <
    outp : DataOutPort | properties : none,content : [32765/8192] + r(3) * [
    1/8192] # [true] >),subcomponents : < z : Data | properties : none,features
    : none,subcomponents : none,connections : empty,value : [24573/8192] + r(3)
    * [1/8192] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState
    : loc([2]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1620 | infty}

Solution 134 (state 134)
states: 135  rewrites: 347502
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and not [2] < r(0) * [1/4096] and not [2] < r(0)
    * [1/8192] and not [2] < r(0) * [1/16384] and r(2) < r(1) + [1] and [0] <
    r(0) and [0] < r(0) * [1/2] and [0] < r(0) * [1/4] and [0] < r(0) * [1/8]
    and [0] < r(0) * [1/16] and [0] < r(0) * [1/32] and [0] < r(0) * [1/64] and
    [0] < r(0) * [1/128] and [0] < r(0) * [1/256] and [0] < r(0) * [1/512] and
    [0] < r(0) * [1/1024] and [0] < r(0) * [1/2048] and [0] < r(0) * [1/4096]
    and [0] < r(0) * [1/8192] and [-2] + r(0) * [1/2] < r(1) + [2] and [-2] +
    r(0) * [1/2] < r(1) + [3] and [-2] + r(0) * [1/4] < r(1) + [4] and [-2] +
    r(0) * [1/4] < r(1) + [5] and [-2] + r(0) * [1/8] < r(1) + [6] and [-2] +
    r(0) * [1/8] < r(1) + [7] and [-2] + r(0) * [1/16] < r(1) + [8] and [-2] +
    r(0) * [1/16] < r(1) + [9] and [-2] + r(0) * [1/32] < r(1) + [10] and [-2]
    + r(0) * [1/32] < r(1) + [11] and [-2] + r(0) * [1/64] < r(1) + [12] and [
    -2] + r(0) * [1/64] < r(1) + [13] and [-2] + r(0) * [1/128] < r(1) + [14]
    and [-2] + r(0) * [1/128] < r(1) + [15] and [-2] + r(0) * [1/256] < r(1) +
    [16] and [-2] + r(0) * [1/256] < r(1) + [17] and [-2] + r(0) * [1/512] < r(
    1) + [18] and [-2] + r(0) * [1/512] < r(1) + [19] and [-2] + r(0) * [
    1/1024] < r(1) + [20] and [-2] + r(0) * [1/1024] < r(1) + [21] and [-2] +
    r(0) * [1/2048] < r(1) + [22] and [-2] + r(0) * [1/2048] < r(1) + [23] and
    [-2] + r(0) * [1/4096] < r(1) + [24] and [-2] + r(0) * [1/4096] < r(1) + [
    25] and [-2] + r(0) * [1/8192] < r(1) + [26] and [-2] + r(0) * [1/8192] <
    r(1) + [27] and [-2] + r(0) * [1/16384] < r(1) + [28]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [-2] + r(0) * [1/16384] #
    [true] > < outp : DataOutPort | properties : none,content : r(0) * [
    1/16384] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    28] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [-2] + r(0) * [1/16384] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(0) * [1/8192] # [true]
    > < outp : DataOutPort | properties : none,content : [0] # [false] >),
    subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/16384] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1680 | infty}

Solution 135 (state 135)
states: 136  rewrites: 351527
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [0] < [6141/1024] + r(0) * [1/2048] and [0]
    < [12285/2048] + r(0) * [1/4096] and [0] < [24573/4096] + r(0) * [1/8192]
    and [2] < [3/2] + r(0) * [1/4] and [2] < [9/4] + r(0) * [1/8] and [2] < [
    21/8] + r(0) * [1/16] and [2] < [45/16] + r(0) * [1/32] and [2] < [93/32] +
    r(0) * [1/64] and [2] < [189/64] + r(0) * [1/128] and [2] < [381/128] + r(
    0) * [1/256] and [2] < [765/256] + r(0) * [1/512] and [2] < [1533/512] + r(
    0) * [1/1024] and [2] < [3069/1024] + r(0) * [1/2048] and [2] < [6141/2048]
    + r(0) * [1/4096] and [2] < [12285/4096] + r(0) * [1/8192] and [2] < [
    24573/8192] + r(0) * [1/16384] and [2] < r(0) * [1/2] and [1] + r(0) * [
    1/2] < r(1) + [2] and [1] + r(0) * [1/2] < r(1) + [3] and [5/2] + r(0) * [
    1/4] < r(1) + [4] and [5/2] + r(0) * [1/4] < r(1) + [5] and [13/4] + r(0) *
    [1/8] < r(1) + [6] and [13/4] + r(0) * [1/8] < r(1) + [7] and [29/8] + r(0)
    * [1/16] < r(1) + [8] and [29/8] + r(0) * [1/16] < r(1) + [9] and [61/16] +
    r(0) * [1/32] < r(1) + [10] and [61/16] + r(0) * [1/32] < r(1) + [11] and [
    125/32] + r(0) * [1/64] < r(1) + [12] and [125/32] + r(0) * [1/64] < r(1) +
    [13] and [253/64] + r(0) * [1/128] < r(1) + [14] and [253/64] + r(0) * [
    1/128] < r(1) + [15] and [509/128] + r(0) * [1/256] < r(1) + [16] and [
    509/128] + r(0) * [1/256] < r(1) + [17] and [1021/256] + r(0) * [1/512] <
    r(1) + [18] and [1021/256] + r(0) * [1/512] < r(1) + [19] and [2045/512] +
    r(0) * [1/1024] < r(1) + [20] and [2045/512] + r(0) * [1/1024] < r(1) + [
    21] and [4093/1024] + r(0) * [1/2048] < r(1) + [22] and [4093/1024] + r(0)
    * [1/2048] < r(1) + [23] and [8189/2048] + r(0) * [1/4096] < r(1) + [24]
    and [8189/2048] + r(0) * [1/4096] < r(1) + [25] and [16381/4096] + r(0) * [
    1/8192] < r(1) + [26] and [16381/4096] + r(0) * [1/8192] < r(1) + [27] and
    [32765/8192] + r(0) * [1/16384] < r(1) + [28]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [32765/8192] + r(0) * [
    1/16384] # [true] > < outp : DataOutPort | properties : none,content : [
    49149/8192] + r(0) * [1/16384] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [28] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [32765/8192] + r(0) *
    [1/16384] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [24573/4096]
    + r(0) * [1/8192] # [true] > < outp : DataOutPort | properties : none,
    content : [0] # [false] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [
    24573/8192] + r(0) * [1/16384] # [true] >,connections : empty,varGen : <
    "c2",10,20 >,currState : loc([0]),completeStates : (loc([0]) loc([2])),
    variables : a : Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(
    v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (
    loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1])
    -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on
    dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections
    : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1680
    | infty}

Solution 136 (state 136)
states: 137  rewrites: 355226
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and not [2] < r(3) * [1/2048] and not
    [2] < r(3) * [1/4096] and not [2] < r(3) * [1/8192] and r(2) < r(1) + [1]
    and [0] < r(3) and [0] < r(3) * [1/2] and [0] < r(3) * [1/4] and [0] < r(3)
    * [1/8] and [0] < r(3) * [1/16] and [0] < r(3) * [1/32] and [0] < r(3) * [
    1/64] and [0] < r(3) * [1/128] and [0] < r(3) * [1/256] and [0] < r(3) * [
    1/512] and [0] < r(3) * [1/1024] and [0] < r(3) * [1/2048] and [0] < r(3) *
    [1/4096] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3] and [-2]
    + r(3) * [1/2] < r(1) + [4] and [-2] + r(3) * [1/2] < r(1) + [5] and [-2] +
    r(3) * [1/4] < r(1) + [6] and [-2] + r(3) * [1/4] < r(1) + [7] and [-2] +
    r(3) * [1/8] < r(1) + [8] and [-2] + r(3) * [1/8] < r(1) + [9] and [-2] +
    r(3) * [1/16] < r(1) + [10] and [-2] + r(3) * [1/16] < r(1) + [11] and [-2]
    + r(3) * [1/32] < r(1) + [12] and [-2] + r(3) * [1/32] < r(1) + [13] and [
    -2] + r(3) * [1/64] < r(1) + [14] and [-2] + r(3) * [1/64] < r(1) + [15]
    and [-2] + r(3) * [1/128] < r(1) + [16] and [-2] + r(3) * [1/128] < r(1) +
    [17] and [-2] + r(3) * [1/256] < r(1) + [18] and [-2] + r(3) * [1/256] < r(
    1) + [19] and [-2] + r(3) * [1/512] < r(1) + [20] and [-2] + r(3) * [1/512]
    < r(1) + [21] and [-2] + r(3) * [1/1024] < r(1) + [22] and [-2] + r(3) * [
    1/1024] < r(1) + [23] and [-2] + r(3) * [1/2048] < r(1) + [24] and [-2] +
    r(3) * [1/2048] < r(1) + [25] and [-2] + r(3) * [1/4096] < r(1) + [26] and
    [-2] + r(3) * [1/4096] < r(1) + [27] and [-2] + r(3) * [1/8192] < r(1) + [
    28]) || < c4 : System | properties : ((TimingProperties::Period => {{60}})
    ; HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents :
    (< c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [-2] + r(3) * [1/8192] #
    [true] > < outp : DataOutPort | properties : none,content : r(3) * [1/8192]
    # [true] >),subcomponents : (< x : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : r(1) + [28] # [true]
    > < y : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : [-2] + r(3) * [1/8192] # [true] >),connections
    : empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([
    0]),variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(3) * [1/4096] # [true] > < outp :
    DataOutPort | properties : none,content : [0] # [false] >),subcomponents :
    < z : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(3) * [1/8192] # [true] >,connections : empty,
    varGen : < "c2",10,20 >,currState : loc([0]),completeStates : (loc([0])
    loc([2])),variables : a : Real,transitions : ((loc([0]) -[on dispatch]->
    loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]])
    end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ;
    (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([
    2]) -[on dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),
    connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 ..
    inp)) > | 1680 | infty}

Solution 137 (state 137)
states: 138  rewrites: 357392
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21] and r(3) + [-2] < r(1) + [22] and r(3) + [-2] < r(1) + [23] and r(3) +
    [-2] < r(1) + [24] and r(3) + [-2] < r(1) + [25] and r(3) + [-2] < r(1) + [
    26] and r(3) + [-2] < r(1) + [27] and r(3) + [-2] < r(1) + [28]) || < c4 :
    System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) + [-2] # [true] > <
    outp : DataOutPort | properties : none,content : r(3) # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [28] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : r(3) + [-2] # [true] >),connections : empty,varGen : <
    "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : ((a :
    Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x}
    := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] >
    c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),
    loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,features
    : (< inp : DataInPort | properties : none,content : [0] # [false],cache :
    r(3) # [true] > < outp : DataOutPort | properties : none,content : [0] # [
    false] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1680 | infty}

Solution 138 (state 138)
states: 139  rewrites: 361358
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [0] < [6141/1024] + r(3) * [1/1024] and [0] < [12285/2048] +
    r(3) * [1/2048] and [0] < [24573/4096] + r(3) * [1/4096] and [2] < r(3) and
    [2] < [3/2] + r(3) * [1/2] and [2] < [9/4] + r(3) * [1/4] and [2] < [21/8]
    + r(3) * [1/8] and [2] < [45/16] + r(3) * [1/16] and [2] < [93/32] + r(3) *
    [1/32] and [2] < [189/64] + r(3) * [1/64] and [2] < [381/128] + r(3) * [
    1/128] and [2] < [765/256] + r(3) * [1/256] and [2] < [1533/512] + r(3) * [
    1/512] and [2] < [3069/1024] + r(3) * [1/1024] and [2] < [6141/2048] + r(3)
    * [1/2048] and [2] < [12285/4096] + r(3) * [1/4096] and [2] < [24573/8192]
    + r(3) * [1/8192] and r(3) + [1] < r(1) + [2] and r(3) + [1] < r(1) + [3]
    and [5/2] + r(3) * [1/2] < r(1) + [4] and [5/2] + r(3) * [1/2] < r(1) + [5]
    and [13/4] + r(3) * [1/4] < r(1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [
    7] and [29/8] + r(3) * [1/8] < r(1) + [8] and [29/8] + r(3) * [1/8] < r(1)
    + [9] and [61/16] + r(3) * [1/16] < r(1) + [10] and [61/16] + r(3) * [1/16]
    < r(1) + [11] and [125/32] + r(3) * [1/32] < r(1) + [12] and [125/32] + r(
    3) * [1/32] < r(1) + [13] and [253/64] + r(3) * [1/64] < r(1) + [14] and [
    253/64] + r(3) * [1/64] < r(1) + [15] and [509/128] + r(3) * [1/128] < r(1)
    + [16] and [509/128] + r(3) * [1/128] < r(1) + [17] and [1021/256] + r(3) *
    [1/256] < r(1) + [18] and [1021/256] + r(3) * [1/256] < r(1) + [19] and [
    2045/512] + r(3) * [1/512] < r(1) + [20] and [2045/512] + r(3) * [1/512] <
    r(1) + [21] and [4093/1024] + r(3) * [1/1024] < r(1) + [22] and [4093/1024]
    + r(3) * [1/1024] < r(1) + [23] and [8189/2048] + r(3) * [1/2048] < r(1) +
    [24] and [8189/2048] + r(3) * [1/2048] < r(1) + [25] and [16381/4096] + r(
    3) * [1/4096] < r(1) + [26] and [16381/4096] + r(3) * [1/4096] < r(1) + [
    27] and [32765/8192] + r(3) * [1/8192] < r(1) + [28]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [32765/8192] + r(3) * [
    1/8192] # [true] > < outp : DataOutPort | properties : none,content : [
    49149/8192] + r(3) * [1/8192] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [28] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [32765/8192] + r(3) *
    [1/8192] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [24573/4096]
    + r(3) * [1/4096] # [true] > < outp : DataOutPort | properties : none,
    content : [0] # [false] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [
    24573/8192] + r(3) * [1/8192] # [true] >,connections : empty,varGen : <
    "c2",10,20 >,currState : loc([0]),completeStates : (loc([0]) loc([2])),
    variables : a : Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(
    v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (
    loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1])
    -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on
    dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections
    : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1680
    | infty}

Solution 139 (state 139)
states: 140  rewrites: 367978
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and not [2] < r(0) * [1/4096] and not [2] < r(0)
    * [1/8192] and not [2] < r(0) * [1/16384] and not [2] < r(0) * [1/32768]
    and r(2) < r(1) + [1] and [0] < r(0) and [0] < r(0) * [1/2] and [0] < r(0)
    * [1/4] and [0] < r(0) * [1/8] and [0] < r(0) * [1/16] and [0] < r(0) * [
    1/32] and [0] < r(0) * [1/64] and [0] < r(0) * [1/128] and [0] < r(0) * [
    1/256] and [0] < r(0) * [1/512] and [0] < r(0) * [1/1024] and [0] < r(0) *
    [1/2048] and [0] < r(0) * [1/4096] and [0] < r(0) * [1/8192] and [0] < r(0)
    * [1/16384] and [-2] + r(0) * [1/2] < r(1) + [2] and [-2] + r(0) * [1/2] <
    r(1) + [3] and [-2] + r(0) * [1/4] < r(1) + [4] and [-2] + r(0) * [1/4] <
    r(1) + [5] and [-2] + r(0) * [1/8] < r(1) + [6] and [-2] + r(0) * [1/8] <
    r(1) + [7] and [-2] + r(0) * [1/16] < r(1) + [8] and [-2] + r(0) * [1/16] <
    r(1) + [9] and [-2] + r(0) * [1/32] < r(1) + [10] and [-2] + r(0) * [1/32]
    < r(1) + [11] and [-2] + r(0) * [1/64] < r(1) + [12] and [-2] + r(0) * [
    1/64] < r(1) + [13] and [-2] + r(0) * [1/128] < r(1) + [14] and [-2] + r(0)
    * [1/128] < r(1) + [15] and [-2] + r(0) * [1/256] < r(1) + [16] and [-2] +
    r(0) * [1/256] < r(1) + [17] and [-2] + r(0) * [1/512] < r(1) + [18] and [
    -2] + r(0) * [1/512] < r(1) + [19] and [-2] + r(0) * [1/1024] < r(1) + [20]
    and [-2] + r(0) * [1/1024] < r(1) + [21] and [-2] + r(0) * [1/2048] < r(1)
    + [22] and [-2] + r(0) * [1/2048] < r(1) + [23] and [-2] + r(0) * [1/4096]
    < r(1) + [24] and [-2] + r(0) * [1/4096] < r(1) + [25] and [-2] + r(0) * [
    1/8192] < r(1) + [26] and [-2] + r(0) * [1/8192] < r(1) + [27] and [-2] +
    r(0) * [1/16384] < r(1) + [28] and [-2] + r(0) * [1/16384] < r(1) + [29])
    || < c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(0) * [1/16384] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [29] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [-2] + r(0) * [1/16384] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(0) * [1/16384] # [true] > < outp :
    DataOutPort | properties : none,content : [-2] + r(0) * [1/32768] # [true]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/32768] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1740 | infty}

Solution 140 (state 140)
states: 141  rewrites: 373934
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [0] < [6141/1024] + r(0) * [1/2048] and [0]
    < [12285/2048] + r(0) * [1/4096] and [0] < [24573/4096] + r(0) * [1/8192]
    and [0] < [49149/8192] + r(0) * [1/16384] and [2] < [3/2] + r(0) * [1/4]
    and [2] < [9/4] + r(0) * [1/8] and [2] < [21/8] + r(0) * [1/16] and [2] < [
    45/16] + r(0) * [1/32] and [2] < [93/32] + r(0) * [1/64] and [2] < [189/64]
    + r(0) * [1/128] and [2] < [381/128] + r(0) * [1/256] and [2] < [765/256] +
    r(0) * [1/512] and [2] < [1533/512] + r(0) * [1/1024] and [2] < [3069/1024]
    + r(0) * [1/2048] and [2] < [6141/2048] + r(0) * [1/4096] and [2] < [
    12285/4096] + r(0) * [1/8192] and [2] < [24573/8192] + r(0) * [1/16384] and
    [2] < [49149/16384] + r(0) * [1/32768] and [2] < r(0) * [1/2] and [1] + r(
    0) * [1/2] < r(1) + [2] and [1] + r(0) * [1/2] < r(1) + [3] and [5/2] + r(
    0) * [1/4] < r(1) + [4] and [5/2] + r(0) * [1/4] < r(1) + [5] and [13/4] +
    r(0) * [1/8] < r(1) + [6] and [13/4] + r(0) * [1/8] < r(1) + [7] and [29/8]
    + r(0) * [1/16] < r(1) + [8] and [29/8] + r(0) * [1/16] < r(1) + [9] and [
    61/16] + r(0) * [1/32] < r(1) + [10] and [61/16] + r(0) * [1/32] < r(1) + [
    11] and [125/32] + r(0) * [1/64] < r(1) + [12] and [125/32] + r(0) * [1/64]
    < r(1) + [13] and [253/64] + r(0) * [1/128] < r(1) + [14] and [253/64] + r(
    0) * [1/128] < r(1) + [15] and [509/128] + r(0) * [1/256] < r(1) + [16] and
    [509/128] + r(0) * [1/256] < r(1) + [17] and [1021/256] + r(0) * [1/512] <
    r(1) + [18] and [1021/256] + r(0) * [1/512] < r(1) + [19] and [2045/512] +
    r(0) * [1/1024] < r(1) + [20] and [2045/512] + r(0) * [1/1024] < r(1) + [
    21] and [4093/1024] + r(0) * [1/2048] < r(1) + [22] and [4093/1024] + r(0)
    * [1/2048] < r(1) + [23] and [8189/2048] + r(0) * [1/4096] < r(1) + [24]
    and [8189/2048] + r(0) * [1/4096] < r(1) + [25] and [16381/4096] + r(0) * [
    1/8192] < r(1) + [26] and [16381/4096] + r(0) * [1/8192] < r(1) + [27] and
    [32765/8192] + r(0) * [1/16384] < r(1) + [28] and [32765/8192] + r(0) * [
    1/16384] < r(1) + [29]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    [49149/8192] + r(0) * [1/16384] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [29] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [32765/8192] + r(0) *
    [1/16384] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [49149/8192]
    + r(0) * [1/16384] # [true] > < outp : DataOutPort | properties : none,
    content : [65533/16384] + r(0) * [1/32768] # [true] >),subcomponents : < z
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [49149/16384] + r(0) * [1/32768] # [true] >,connections :
    empty,varGen : < "c2",10,20 >,currState : loc([2]),completeStates : (loc([
    0]) loc([2])),variables : a : Real,transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[
    5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] -
    [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[
    1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound : 10,
    transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2 ..
    outp) --> (c1 .. inp)) > | 1740 | infty}

Solution 141 (state 141)
states: 142  rewrites: 380457
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and not [2] < r(3) * [1/2048] and not
    [2] < r(3) * [1/4096] and not [2] < r(3) * [1/8192] and not [2] < r(3) * [
    1/16384] and r(2) < r(1) + [1] and [0] < r(3) and [0] < r(3) * [1/2] and [
    0] < r(3) * [1/4] and [0] < r(3) * [1/8] and [0] < r(3) * [1/16] and [0] <
    r(3) * [1/32] and [0] < r(3) * [1/64] and [0] < r(3) * [1/128] and [0] < r(
    3) * [1/256] and [0] < r(3) * [1/512] and [0] < r(3) * [1/1024] and [0] <
    r(3) * [1/2048] and [0] < r(3) * [1/4096] and [0] < r(3) * [1/8192] and r(
    3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3] and [-2] + r(3) * [1/2]
    < r(1) + [4] and [-2] + r(3) * [1/2] < r(1) + [5] and [-2] + r(3) * [1/4] <
    r(1) + [6] and [-2] + r(3) * [1/4] < r(1) + [7] and [-2] + r(3) * [1/8] <
    r(1) + [8] and [-2] + r(3) * [1/8] < r(1) + [9] and [-2] + r(3) * [1/16] <
    r(1) + [10] and [-2] + r(3) * [1/16] < r(1) + [11] and [-2] + r(3) * [1/32]
    < r(1) + [12] and [-2] + r(3) * [1/32] < r(1) + [13] and [-2] + r(3) * [
    1/64] < r(1) + [14] and [-2] + r(3) * [1/64] < r(1) + [15] and [-2] + r(3)
    * [1/128] < r(1) + [16] and [-2] + r(3) * [1/128] < r(1) + [17] and [-2] +
    r(3) * [1/256] < r(1) + [18] and [-2] + r(3) * [1/256] < r(1) + [19] and [
    -2] + r(3) * [1/512] < r(1) + [20] and [-2] + r(3) * [1/512] < r(1) + [21]
    and [-2] + r(3) * [1/1024] < r(1) + [22] and [-2] + r(3) * [1/1024] < r(1)
    + [23] and [-2] + r(3) * [1/2048] < r(1) + [24] and [-2] + r(3) * [1/2048]
    < r(1) + [25] and [-2] + r(3) * [1/4096] < r(1) + [26] and [-2] + r(3) * [
    1/4096] < r(1) + [27] and [-2] + r(3) * [1/8192] < r(1) + [28] and [-2] +
    r(3) * [1/8192] < r(1) + [29]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    r(3) * [1/8192] # [true] >),subcomponents : (< x : Data | properties :
    none,features : none,subcomponents : none,connections : empty,value : r(1)
    + [29] # [true] > < y : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [-2] + r(3) * [1/8192] # [
    true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/8192] # [true]
    > < outp : DataOutPort | properties : none,content : [-2] + r(3) * [
    1/16384] # [true] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(3) * [
    1/16384] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState :
    loc([2]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1740 | infty}

Solution 142 (state 142)
states: 143  rewrites: 383141
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21] and r(3) + [-2] < r(1) + [22] and r(3) + [-2] < r(1) + [23] and r(3) +
    [-2] < r(1) + [24] and r(3) + [-2] < r(1) + [25] and r(3) + [-2] < r(1) + [
    26] and r(3) + [-2] < r(1) + [27] and r(3) + [-2] < r(1) + [28] and r(3) +
    [-2] < r(1) + [29]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    r(3) # [true] >),subcomponents : (< x : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : r(1) + [29] # [true]
    > < y : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(3) + [-2] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(3) # [true] > < outp : DataOutPort |
    properties : none,content : r(3) + [-2] # [true] >),subcomponents : < z :
    Data | properties : none,features : none,subcomponents : none,connections :
    empty,value : r(3) # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([2]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1740 | infty}

Solution 143 (state 143)
states: 144  rewrites: 389013
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [0] < [6141/1024] + r(3) * [1/1024] and [0] < [12285/2048] +
    r(3) * [1/2048] and [0] < [24573/4096] + r(3) * [1/4096] and [0] < [
    49149/8192] + r(3) * [1/8192] and [2] < r(3) and [2] < [3/2] + r(3) * [1/2]
    and [2] < [9/4] + r(3) * [1/4] and [2] < [21/8] + r(3) * [1/8] and [2] < [
    45/16] + r(3) * [1/16] and [2] < [93/32] + r(3) * [1/32] and [2] < [189/64]
    + r(3) * [1/64] and [2] < [381/128] + r(3) * [1/128] and [2] < [765/256] +
    r(3) * [1/256] and [2] < [1533/512] + r(3) * [1/512] and [2] < [3069/1024]
    + r(3) * [1/1024] and [2] < [6141/2048] + r(3) * [1/2048] and [2] < [
    12285/4096] + r(3) * [1/4096] and [2] < [24573/8192] + r(3) * [1/8192] and
    [2] < [49149/16384] + r(3) * [1/16384] and r(3) + [1] < r(1) + [2] and r(3)
    + [1] < r(1) + [3] and [5/2] + r(3) * [1/2] < r(1) + [4] and [5/2] + r(3) *
    [1/2] < r(1) + [5] and [13/4] + r(3) * [1/4] < r(1) + [6] and [13/4] + r(3)
    * [1/4] < r(1) + [7] and [29/8] + r(3) * [1/8] < r(1) + [8] and [29/8] + r(
    3) * [1/8] < r(1) + [9] and [61/16] + r(3) * [1/16] < r(1) + [10] and [
    61/16] + r(3) * [1/16] < r(1) + [11] and [125/32] + r(3) * [1/32] < r(1) +
    [12] and [125/32] + r(3) * [1/32] < r(1) + [13] and [253/64] + r(3) * [
    1/64] < r(1) + [14] and [253/64] + r(3) * [1/64] < r(1) + [15] and [
    509/128] + r(3) * [1/128] < r(1) + [16] and [509/128] + r(3) * [1/128] < r(
    1) + [17] and [1021/256] + r(3) * [1/256] < r(1) + [18] and [1021/256] + r(
    3) * [1/256] < r(1) + [19] and [2045/512] + r(3) * [1/512] < r(1) + [20]
    and [2045/512] + r(3) * [1/512] < r(1) + [21] and [4093/1024] + r(3) * [
    1/1024] < r(1) + [22] and [4093/1024] + r(3) * [1/1024] < r(1) + [23] and [
    8189/2048] + r(3) * [1/2048] < r(1) + [24] and [8189/2048] + r(3) * [
    1/2048] < r(1) + [25] and [16381/4096] + r(3) * [1/4096] < r(1) + [26] and
    [16381/4096] + r(3) * [1/4096] < r(1) + [27] and [32765/8192] + r(3) * [
    1/8192] < r(1) + [28] and [32765/8192] + r(3) * [1/8192] < r(1) + [29]) ||
    < c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : [49149/8192] + r(3) * [1/8192] #
    [true] >),subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [29] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [32765/8192] + r(3) * [1/8192] # [true] >),connections :
    empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : [49149/8192] + r(3) * [1/8192] # [true] > <
    outp : DataOutPort | properties : none,content : [65533/16384] + r(3) * [
    1/16384] # [true] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [
    49149/16384] + r(3) * [1/16384] # [true] >,connections : empty,varGen : <
    "c2",10,20 >,currState : loc([2]),completeStates : (loc([0]) loc([2])),
    variables : a : Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(
    v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (
    loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1])
    -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on
    dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections
    : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1740
    | infty}

Solution 144 (state 144)
states: 145  rewrites: 393004
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and not [2] < r(0) * [1/4096] and not [2] < r(0)
    * [1/8192] and not [2] < r(0) * [1/16384] and not [2] < r(0) * [1/32768]
    and r(2) < r(1) + [1] and [0] < r(0) and [0] < r(0) * [1/2] and [0] < r(0)
    * [1/4] and [0] < r(0) * [1/8] and [0] < r(0) * [1/16] and [0] < r(0) * [
    1/32] and [0] < r(0) * [1/64] and [0] < r(0) * [1/128] and [0] < r(0) * [
    1/256] and [0] < r(0) * [1/512] and [0] < r(0) * [1/1024] and [0] < r(0) *
    [1/2048] and [0] < r(0) * [1/4096] and [0] < r(0) * [1/8192] and [0] < r(0)
    * [1/16384] and [-2] + r(0) * [1/2] < r(1) + [2] and [-2] + r(0) * [1/2] <
    r(1) + [3] and [-2] + r(0) * [1/4] < r(1) + [4] and [-2] + r(0) * [1/4] <
    r(1) + [5] and [-2] + r(0) * [1/8] < r(1) + [6] and [-2] + r(0) * [1/8] <
    r(1) + [7] and [-2] + r(0) * [1/16] < r(1) + [8] and [-2] + r(0) * [1/16] <
    r(1) + [9] and [-2] + r(0) * [1/32] < r(1) + [10] and [-2] + r(0) * [1/32]
    < r(1) + [11] and [-2] + r(0) * [1/64] < r(1) + [12] and [-2] + r(0) * [
    1/64] < r(1) + [13] and [-2] + r(0) * [1/128] < r(1) + [14] and [-2] + r(0)
    * [1/128] < r(1) + [15] and [-2] + r(0) * [1/256] < r(1) + [16] and [-2] +
    r(0) * [1/256] < r(1) + [17] and [-2] + r(0) * [1/512] < r(1) + [18] and [
    -2] + r(0) * [1/512] < r(1) + [19] and [-2] + r(0) * [1/1024] < r(1) + [20]
    and [-2] + r(0) * [1/1024] < r(1) + [21] and [-2] + r(0) * [1/2048] < r(1)
    + [22] and [-2] + r(0) * [1/2048] < r(1) + [23] and [-2] + r(0) * [1/4096]
    < r(1) + [24] and [-2] + r(0) * [1/4096] < r(1) + [25] and [-2] + r(0) * [
    1/8192] < r(1) + [26] and [-2] + r(0) * [1/8192] < r(1) + [27] and [-2] +
    r(0) * [1/16384] < r(1) + [28] and [-2] + r(0) * [1/16384] < r(1) + [29]
    and [-2] + r(0) * [1/32768] < r(1) + [30]) || < c4 : System | properties :
    ((TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [-2] + r(0) * [1/32768] # [true] > < outp : DataOutPort |
    properties : none,content : r(0) * [1/32768] # [true] >),subcomponents : (<
    x : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(1) + [30] # [true] > < y : Data | properties
    : none,features : none,subcomponents : none,connections : empty,value : [
    -2] + r(0) * [1/32768] # [true] >),connections : empty,varGen : < "c1",1,2
    >,currState : loc([0]),completeStates : loc([0]),variables : ((a : Real) ;
    b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[
    x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[
    y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),
    loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,features
    : (< inp : DataInPort | properties : none,content : [0] # [false],cache :
    r(0) * [1/16384] # [true] > < outp : DataOutPort | properties : none,
    content : [0] # [false] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(0) * [
    1/32768] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState :
    loc([0]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1800 | infty}

Solution 145 (state 145)
states: 146  rewrites: 397287
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [0] < [6141/1024] + r(0) * [1/2048] and [0]
    < [12285/2048] + r(0) * [1/4096] and [0] < [24573/4096] + r(0) * [1/8192]
    and [0] < [49149/8192] + r(0) * [1/16384] and [2] < [3/2] + r(0) * [1/4]
    and [2] < [9/4] + r(0) * [1/8] and [2] < [21/8] + r(0) * [1/16] and [2] < [
    45/16] + r(0) * [1/32] and [2] < [93/32] + r(0) * [1/64] and [2] < [189/64]
    + r(0) * [1/128] and [2] < [381/128] + r(0) * [1/256] and [2] < [765/256] +
    r(0) * [1/512] and [2] < [1533/512] + r(0) * [1/1024] and [2] < [3069/1024]
    + r(0) * [1/2048] and [2] < [6141/2048] + r(0) * [1/4096] and [2] < [
    12285/4096] + r(0) * [1/8192] and [2] < [24573/8192] + r(0) * [1/16384] and
    [2] < [49149/16384] + r(0) * [1/32768] and [2] < r(0) * [1/2] and [1] + r(
    0) * [1/2] < r(1) + [2] and [1] + r(0) * [1/2] < r(1) + [3] and [5/2] + r(
    0) * [1/4] < r(1) + [4] and [5/2] + r(0) * [1/4] < r(1) + [5] and [13/4] +
    r(0) * [1/8] < r(1) + [6] and [13/4] + r(0) * [1/8] < r(1) + [7] and [29/8]
    + r(0) * [1/16] < r(1) + [8] and [29/8] + r(0) * [1/16] < r(1) + [9] and [
    61/16] + r(0) * [1/32] < r(1) + [10] and [61/16] + r(0) * [1/32] < r(1) + [
    11] and [125/32] + r(0) * [1/64] < r(1) + [12] and [125/32] + r(0) * [1/64]
    < r(1) + [13] and [253/64] + r(0) * [1/128] < r(1) + [14] and [253/64] + r(
    0) * [1/128] < r(1) + [15] and [509/128] + r(0) * [1/256] < r(1) + [16] and
    [509/128] + r(0) * [1/256] < r(1) + [17] and [1021/256] + r(0) * [1/512] <
    r(1) + [18] and [1021/256] + r(0) * [1/512] < r(1) + [19] and [2045/512] +
    r(0) * [1/1024] < r(1) + [20] and [2045/512] + r(0) * [1/1024] < r(1) + [
    21] and [4093/1024] + r(0) * [1/2048] < r(1) + [22] and [4093/1024] + r(0)
    * [1/2048] < r(1) + [23] and [8189/2048] + r(0) * [1/4096] < r(1) + [24]
    and [8189/2048] + r(0) * [1/4096] < r(1) + [25] and [16381/4096] + r(0) * [
    1/8192] < r(1) + [26] and [16381/4096] + r(0) * [1/8192] < r(1) + [27] and
    [32765/8192] + r(0) * [1/16384] < r(1) + [28] and [32765/8192] + r(0) * [
    1/16384] < r(1) + [29] and [65533/16384] + r(0) * [1/32768] < r(1) + [30])
    || < c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [65533/16384] + r(0) * [
    1/32768] # [true] > < outp : DataOutPort | properties : none,content : [
    98301/16384] + r(0) * [1/32768] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [30] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [65533/16384] + r(0)
    * [1/32768] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState
    : loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [49149/8192]
    + r(0) * [1/16384] # [true] > < outp : DataOutPort | properties : none,
    content : [0] # [false] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [
    49149/16384] + r(0) * [1/32768] # [true] >,connections : empty,varGen : <
    "c2",10,20 >,currState : loc([0]),completeStates : (loc([0]) loc([2])),
    variables : a : Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(
    v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (
    loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1])
    -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on
    dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections
    : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1800
    | infty}

Solution 146 (state 146)
states: 147  rewrites: 401223
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and not [2] < r(3) * [1/2048] and not
    [2] < r(3) * [1/4096] and not [2] < r(3) * [1/8192] and not [2] < r(3) * [
    1/16384] and r(2) < r(1) + [1] and [0] < r(3) and [0] < r(3) * [1/2] and [
    0] < r(3) * [1/4] and [0] < r(3) * [1/8] and [0] < r(3) * [1/16] and [0] <
    r(3) * [1/32] and [0] < r(3) * [1/64] and [0] < r(3) * [1/128] and [0] < r(
    3) * [1/256] and [0] < r(3) * [1/512] and [0] < r(3) * [1/1024] and [0] <
    r(3) * [1/2048] and [0] < r(3) * [1/4096] and [0] < r(3) * [1/8192] and r(
    3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3] and [-2] + r(3) * [1/2]
    < r(1) + [4] and [-2] + r(3) * [1/2] < r(1) + [5] and [-2] + r(3) * [1/4] <
    r(1) + [6] and [-2] + r(3) * [1/4] < r(1) + [7] and [-2] + r(3) * [1/8] <
    r(1) + [8] and [-2] + r(3) * [1/8] < r(1) + [9] and [-2] + r(3) * [1/16] <
    r(1) + [10] and [-2] + r(3) * [1/16] < r(1) + [11] and [-2] + r(3) * [1/32]
    < r(1) + [12] and [-2] + r(3) * [1/32] < r(1) + [13] and [-2] + r(3) * [
    1/64] < r(1) + [14] and [-2] + r(3) * [1/64] < r(1) + [15] and [-2] + r(3)
    * [1/128] < r(1) + [16] and [-2] + r(3) * [1/128] < r(1) + [17] and [-2] +
    r(3) * [1/256] < r(1) + [18] and [-2] + r(3) * [1/256] < r(1) + [19] and [
    -2] + r(3) * [1/512] < r(1) + [20] and [-2] + r(3) * [1/512] < r(1) + [21]
    and [-2] + r(3) * [1/1024] < r(1) + [22] and [-2] + r(3) * [1/1024] < r(1)
    + [23] and [-2] + r(3) * [1/2048] < r(1) + [24] and [-2] + r(3) * [1/2048]
    < r(1) + [25] and [-2] + r(3) * [1/4096] < r(1) + [26] and [-2] + r(3) * [
    1/4096] < r(1) + [27] and [-2] + r(3) * [1/8192] < r(1) + [28] and [-2] +
    r(3) * [1/8192] < r(1) + [29] and [-2] + r(3) * [1/16384] < r(1) + [30]) ||
    < c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [-2] + r(3) * [1/16384] #
    [true] > < outp : DataOutPort | properties : none,content : r(3) * [
    1/16384] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    30] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [-2] + r(3) * [1/16384] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/8192] # [true]
    > < outp : DataOutPort | properties : none,content : [0] # [false] >),
    subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) * [1/16384] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1800 | infty}

Solution 147 (state 147)
states: 148  rewrites: 403503
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21] and r(3) + [-2] < r(1) + [22] and r(3) + [-2] < r(1) + [23] and r(3) +
    [-2] < r(1) + [24] and r(3) + [-2] < r(1) + [25] and r(3) + [-2] < r(1) + [
    26] and r(3) + [-2] < r(1) + [27] and r(3) + [-2] < r(1) + [28] and r(3) +
    [-2] < r(1) + [29] and r(3) + [-2] < r(1) + [30]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) + [-2] # [true] > <
    outp : DataOutPort | properties : none,content : r(3) # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [30] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : r(3) + [-2] # [true] >),connections : empty,varGen : <
    "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : ((a :
    Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x}
    := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] >
    c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),
    loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,features
    : (< inp : DataInPort | properties : none,content : [0] # [false],cache :
    r(3) # [true] > < outp : DataOutPort | properties : none,content : [0] # [
    false] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1800 | infty}

Solution 148 (state 148)
states: 149  rewrites: 407727
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [0] < [6141/1024] + r(3) * [1/1024] and [0] < [12285/2048] +
    r(3) * [1/2048] and [0] < [24573/4096] + r(3) * [1/4096] and [0] < [
    49149/8192] + r(3) * [1/8192] and [2] < r(3) and [2] < [3/2] + r(3) * [1/2]
    and [2] < [9/4] + r(3) * [1/4] and [2] < [21/8] + r(3) * [1/8] and [2] < [
    45/16] + r(3) * [1/16] and [2] < [93/32] + r(3) * [1/32] and [2] < [189/64]
    + r(3) * [1/64] and [2] < [381/128] + r(3) * [1/128] and [2] < [765/256] +
    r(3) * [1/256] and [2] < [1533/512] + r(3) * [1/512] and [2] < [3069/1024]
    + r(3) * [1/1024] and [2] < [6141/2048] + r(3) * [1/2048] and [2] < [
    12285/4096] + r(3) * [1/4096] and [2] < [24573/8192] + r(3) * [1/8192] and
    [2] < [49149/16384] + r(3) * [1/16384] and r(3) + [1] < r(1) + [2] and r(3)
    + [1] < r(1) + [3] and [5/2] + r(3) * [1/2] < r(1) + [4] and [5/2] + r(3) *
    [1/2] < r(1) + [5] and [13/4] + r(3) * [1/4] < r(1) + [6] and [13/4] + r(3)
    * [1/4] < r(1) + [7] and [29/8] + r(3) * [1/8] < r(1) + [8] and [29/8] + r(
    3) * [1/8] < r(1) + [9] and [61/16] + r(3) * [1/16] < r(1) + [10] and [
    61/16] + r(3) * [1/16] < r(1) + [11] and [125/32] + r(3) * [1/32] < r(1) +
    [12] and [125/32] + r(3) * [1/32] < r(1) + [13] and [253/64] + r(3) * [
    1/64] < r(1) + [14] and [253/64] + r(3) * [1/64] < r(1) + [15] and [
    509/128] + r(3) * [1/128] < r(1) + [16] and [509/128] + r(3) * [1/128] < r(
    1) + [17] and [1021/256] + r(3) * [1/256] < r(1) + [18] and [1021/256] + r(
    3) * [1/256] < r(1) + [19] and [2045/512] + r(3) * [1/512] < r(1) + [20]
    and [2045/512] + r(3) * [1/512] < r(1) + [21] and [4093/1024] + r(3) * [
    1/1024] < r(1) + [22] and [4093/1024] + r(3) * [1/1024] < r(1) + [23] and [
    8189/2048] + r(3) * [1/2048] < r(1) + [24] and [8189/2048] + r(3) * [
    1/2048] < r(1) + [25] and [16381/4096] + r(3) * [1/4096] < r(1) + [26] and
    [16381/4096] + r(3) * [1/4096] < r(1) + [27] and [32765/8192] + r(3) * [
    1/8192] < r(1) + [28] and [32765/8192] + r(3) * [1/8192] < r(1) + [29] and
    [65533/16384] + r(3) * [1/16384] < r(1) + [30]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [65533/16384] + r(3) * [
    1/16384] # [true] > < outp : DataOutPort | properties : none,content : [
    98301/16384] + r(3) * [1/16384] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [30] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [65533/16384] + r(3)
    * [1/16384] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState
    : loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [49149/8192]
    + r(3) * [1/8192] # [true] > < outp : DataOutPort | properties : none,
    content : [0] # [false] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [
    49149/16384] + r(3) * [1/16384] # [true] >,connections : empty,varGen : <
    "c2",10,20 >,currState : loc([0]),completeStates : (loc([0]) loc([2])),
    variables : a : Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(
    v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (
    loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1])
    -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on
    dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections
    : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1800
    | infty}

Solution 149 (state 149)
states: 150  rewrites: 414742
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and not [2] < r(0) * [1/4096] and not [2] < r(0)
    * [1/8192] and not [2] < r(0) * [1/16384] and not [2] < r(0) * [1/32768]
    and not [2] < r(0) * [1/65536] and r(2) < r(1) + [1] and [0] < r(0) and [0]
    < r(0) * [1/2] and [0] < r(0) * [1/4] and [0] < r(0) * [1/8] and [0] < r(0)
    * [1/16] and [0] < r(0) * [1/32] and [0] < r(0) * [1/64] and [0] < r(0) * [
    1/128] and [0] < r(0) * [1/256] and [0] < r(0) * [1/512] and [0] < r(0) * [
    1/1024] and [0] < r(0) * [1/2048] and [0] < r(0) * [1/4096] and [0] < r(0)
    * [1/8192] and [0] < r(0) * [1/16384] and [0] < r(0) * [1/32768] and [-2] +
    r(0) * [1/2] < r(1) + [2] and [-2] + r(0) * [1/2] < r(1) + [3] and [-2] +
    r(0) * [1/4] < r(1) + [4] and [-2] + r(0) * [1/4] < r(1) + [5] and [-2] +
    r(0) * [1/8] < r(1) + [6] and [-2] + r(0) * [1/8] < r(1) + [7] and [-2] +
    r(0) * [1/16] < r(1) + [8] and [-2] + r(0) * [1/16] < r(1) + [9] and [-2] +
    r(0) * [1/32] < r(1) + [10] and [-2] + r(0) * [1/32] < r(1) + [11] and [-2]
    + r(0) * [1/64] < r(1) + [12] and [-2] + r(0) * [1/64] < r(1) + [13] and [
    -2] + r(0) * [1/128] < r(1) + [14] and [-2] + r(0) * [1/128] < r(1) + [15]
    and [-2] + r(0) * [1/256] < r(1) + [16] and [-2] + r(0) * [1/256] < r(1) +
    [17] and [-2] + r(0) * [1/512] < r(1) + [18] and [-2] + r(0) * [1/512] < r(
    1) + [19] and [-2] + r(0) * [1/1024] < r(1) + [20] and [-2] + r(0) * [
    1/1024] < r(1) + [21] and [-2] + r(0) * [1/2048] < r(1) + [22] and [-2] +
    r(0) * [1/2048] < r(1) + [23] and [-2] + r(0) * [1/4096] < r(1) + [24] and
    [-2] + r(0) * [1/4096] < r(1) + [25] and [-2] + r(0) * [1/8192] < r(1) + [
    26] and [-2] + r(0) * [1/8192] < r(1) + [27] and [-2] + r(0) * [1/16384] <
    r(1) + [28] and [-2] + r(0) * [1/16384] < r(1) + [29] and [-2] + r(0) * [
    1/32768] < r(1) + [30] and [-2] + r(0) * [1/32768] < r(1) + [31]) || < c4 :
    System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(0) * [1/32768] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [31] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [-2] + r(0) * [1/32768] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(0) * [1/32768] # [true] > < outp :
    DataOutPort | properties : none,content : [-2] + r(0) * [1/65536] # [true]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/65536] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1860 | infty}

Solution 150 (state 150)
states: 151  rewrites: 421042
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [0] < [6141/1024] + r(0) * [1/2048] and [0]
    < [12285/2048] + r(0) * [1/4096] and [0] < [24573/4096] + r(0) * [1/8192]
    and [0] < [49149/8192] + r(0) * [1/16384] and [0] < [98301/16384] + r(0) *
    [1/32768] and [2] < [3/2] + r(0) * [1/4] and [2] < [9/4] + r(0) * [1/8] and
    [2] < [21/8] + r(0) * [1/16] and [2] < [45/16] + r(0) * [1/32] and [2] < [
    93/32] + r(0) * [1/64] and [2] < [189/64] + r(0) * [1/128] and [2] < [
    381/128] + r(0) * [1/256] and [2] < [765/256] + r(0) * [1/512] and [2] < [
    1533/512] + r(0) * [1/1024] and [2] < [3069/1024] + r(0) * [1/2048] and [2]
    < [6141/2048] + r(0) * [1/4096] and [2] < [12285/4096] + r(0) * [1/8192]
    and [2] < [24573/8192] + r(0) * [1/16384] and [2] < [49149/16384] + r(0) *
    [1/32768] and [2] < [98301/32768] + r(0) * [1/65536] and [2] < r(0) * [1/2]
    and [1] + r(0) * [1/2] < r(1) + [2] and [1] + r(0) * [1/2] < r(1) + [3] and
    [5/2] + r(0) * [1/4] < r(1) + [4] and [5/2] + r(0) * [1/4] < r(1) + [5] and
    [13/4] + r(0) * [1/8] < r(1) + [6] and [13/4] + r(0) * [1/8] < r(1) + [7]
    and [29/8] + r(0) * [1/16] < r(1) + [8] and [29/8] + r(0) * [1/16] < r(1) +
    [9] and [61/16] + r(0) * [1/32] < r(1) + [10] and [61/16] + r(0) * [1/32] <
    r(1) + [11] and [125/32] + r(0) * [1/64] < r(1) + [12] and [125/32] + r(0)
    * [1/64] < r(1) + [13] and [253/64] + r(0) * [1/128] < r(1) + [14] and [
    253/64] + r(0) * [1/128] < r(1) + [15] and [509/128] + r(0) * [1/256] < r(
    1) + [16] and [509/128] + r(0) * [1/256] < r(1) + [17] and [1021/256] + r(
    0) * [1/512] < r(1) + [18] and [1021/256] + r(0) * [1/512] < r(1) + [19]
    and [2045/512] + r(0) * [1/1024] < r(1) + [20] and [2045/512] + r(0) * [
    1/1024] < r(1) + [21] and [4093/1024] + r(0) * [1/2048] < r(1) + [22] and [
    4093/1024] + r(0) * [1/2048] < r(1) + [23] and [8189/2048] + r(0) * [
    1/4096] < r(1) + [24] and [8189/2048] + r(0) * [1/4096] < r(1) + [25] and [
    16381/4096] + r(0) * [1/8192] < r(1) + [26] and [16381/4096] + r(0) * [
    1/8192] < r(1) + [27] and [32765/8192] + r(0) * [1/16384] < r(1) + [28] and
    [32765/8192] + r(0) * [1/16384] < r(1) + [29] and [65533/16384] + r(0) * [
    1/32768] < r(1) + [30] and [65533/16384] + r(0) * [1/32768] < r(1) + [31])
    || < c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : [98301/16384] + r(0) * [1/32768]
    # [true] >),subcomponents : (< x : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : r(1) + [31] # [true]
    > < y : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : [65533/16384] + r(0) * [1/32768] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [98301/16384] + r(0) * [
    1/32768] # [true] > < outp : DataOutPort | properties : none,content : [
    131069/32768] + r(0) * [1/65536] # [true] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : [98301/32768] + r(0) * [1/65536] # [true] >,connections : empty,
    varGen : < "c2",10,20 >,currState : loc([2]),completeStates : (loc([0])
    loc([2])),variables : a : Real,transitions : ((loc([0]) -[on dispatch]->
    loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]])
    end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ;
    (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([
    2]) -[on dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),
    connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 ..
    inp)) > | 1860 | infty}

Solution 151 (state 151)
states: 152  rewrites: 427960
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and not [2] < r(3) * [1/2048] and not
    [2] < r(3) * [1/4096] and not [2] < r(3) * [1/8192] and not [2] < r(3) * [
    1/16384] and not [2] < r(3) * [1/32768] and r(2) < r(1) + [1] and [0] < r(
    3) and [0] < r(3) * [1/2] and [0] < r(3) * [1/4] and [0] < r(3) * [1/8] and
    [0] < r(3) * [1/16] and [0] < r(3) * [1/32] and [0] < r(3) * [1/64] and [0]
    < r(3) * [1/128] and [0] < r(3) * [1/256] and [0] < r(3) * [1/512] and [0]
    < r(3) * [1/1024] and [0] < r(3) * [1/2048] and [0] < r(3) * [1/4096] and [
    0] < r(3) * [1/8192] and [0] < r(3) * [1/16384] and r(3) + [-2] < r(1) + [
    2] and r(3) + [-2] < r(1) + [3] and [-2] + r(3) * [1/2] < r(1) + [4] and [
    -2] + r(3) * [1/2] < r(1) + [5] and [-2] + r(3) * [1/4] < r(1) + [6] and [
    -2] + r(3) * [1/4] < r(1) + [7] and [-2] + r(3) * [1/8] < r(1) + [8] and [
    -2] + r(3) * [1/8] < r(1) + [9] and [-2] + r(3) * [1/16] < r(1) + [10] and
    [-2] + r(3) * [1/16] < r(1) + [11] and [-2] + r(3) * [1/32] < r(1) + [12]
    and [-2] + r(3) * [1/32] < r(1) + [13] and [-2] + r(3) * [1/64] < r(1) + [
    14] and [-2] + r(3) * [1/64] < r(1) + [15] and [-2] + r(3) * [1/128] < r(1)
    + [16] and [-2] + r(3) * [1/128] < r(1) + [17] and [-2] + r(3) * [1/256] <
    r(1) + [18] and [-2] + r(3) * [1/256] < r(1) + [19] and [-2] + r(3) * [
    1/512] < r(1) + [20] and [-2] + r(3) * [1/512] < r(1) + [21] and [-2] + r(
    3) * [1/1024] < r(1) + [22] and [-2] + r(3) * [1/1024] < r(1) + [23] and [
    -2] + r(3) * [1/2048] < r(1) + [24] and [-2] + r(3) * [1/2048] < r(1) + [
    25] and [-2] + r(3) * [1/4096] < r(1) + [26] and [-2] + r(3) * [1/4096] <
    r(1) + [27] and [-2] + r(3) * [1/8192] < r(1) + [28] and [-2] + r(3) * [
    1/8192] < r(1) + [29] and [-2] + r(3) * [1/16384] < r(1) + [30] and [-2] +
    r(3) * [1/16384] < r(1) + [31]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    r(3) * [1/16384] # [true] >),subcomponents : (< x : Data | properties :
    none,features : none,subcomponents : none,connections : empty,value : r(1)
    + [31] # [true] > < y : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [-2] + r(3) * [1/16384] #
    [true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/16384] # [true]
    > < outp : DataOutPort | properties : none,content : [-2] + r(3) * [
    1/32768] # [true] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(3) * [
    1/32768] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState :
    loc([2]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1860 | infty}

Solution 152 (state 152)
states: 153  rewrites: 430758
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21] and r(3) + [-2] < r(1) + [22] and r(3) + [-2] < r(1) + [23] and r(3) +
    [-2] < r(1) + [24] and r(3) + [-2] < r(1) + [25] and r(3) + [-2] < r(1) + [
    26] and r(3) + [-2] < r(1) + [27] and r(3) + [-2] < r(1) + [28] and r(3) +
    [-2] < r(1) + [29] and r(3) + [-2] < r(1) + [30] and r(3) + [-2] < r(1) + [
    31]) || < c4 : System | properties : ((TimingProperties::Period => {{60}})
    ; HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents :
    (< c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(3) # [true] >),subcomponents :
    (< x : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(1) + [31] # [true] > < y : Data | properties
    : none,features : none,subcomponents : none,connections : empty,value : r(
    3) + [-2] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : r(3) # [
    true] > < outp : DataOutPort | properties : none,content : r(3) + [-2] # [
    true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1860 | infty}

Solution 153 (state 153)
states: 154  rewrites: 436974
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [0] < [6141/1024] + r(3) * [1/1024] and [0] < [12285/2048] +
    r(3) * [1/2048] and [0] < [24573/4096] + r(3) * [1/4096] and [0] < [
    49149/8192] + r(3) * [1/8192] and [0] < [98301/16384] + r(3) * [1/16384]
    and [2] < r(3) and [2] < [3/2] + r(3) * [1/2] and [2] < [9/4] + r(3) * [
    1/4] and [2] < [21/8] + r(3) * [1/8] and [2] < [45/16] + r(3) * [1/16] and
    [2] < [93/32] + r(3) * [1/32] and [2] < [189/64] + r(3) * [1/64] and [2] <
    [381/128] + r(3) * [1/128] and [2] < [765/256] + r(3) * [1/256] and [2] < [
    1533/512] + r(3) * [1/512] and [2] < [3069/1024] + r(3) * [1/1024] and [2]
    < [6141/2048] + r(3) * [1/2048] and [2] < [12285/4096] + r(3) * [1/4096]
    and [2] < [24573/8192] + r(3) * [1/8192] and [2] < [49149/16384] + r(3) * [
    1/16384] and [2] < [98301/32768] + r(3) * [1/32768] and r(3) + [1] < r(1) +
    [2] and r(3) + [1] < r(1) + [3] and [5/2] + r(3) * [1/2] < r(1) + [4] and [
    5/2] + r(3) * [1/2] < r(1) + [5] and [13/4] + r(3) * [1/4] < r(1) + [6] and
    [13/4] + r(3) * [1/4] < r(1) + [7] and [29/8] + r(3) * [1/8] < r(1) + [8]
    and [29/8] + r(3) * [1/8] < r(1) + [9] and [61/16] + r(3) * [1/16] < r(1) +
    [10] and [61/16] + r(3) * [1/16] < r(1) + [11] and [125/32] + r(3) * [1/32]
    < r(1) + [12] and [125/32] + r(3) * [1/32] < r(1) + [13] and [253/64] + r(
    3) * [1/64] < r(1) + [14] and [253/64] + r(3) * [1/64] < r(1) + [15] and [
    509/128] + r(3) * [1/128] < r(1) + [16] and [509/128] + r(3) * [1/128] < r(
    1) + [17] and [1021/256] + r(3) * [1/256] < r(1) + [18] and [1021/256] + r(
    3) * [1/256] < r(1) + [19] and [2045/512] + r(3) * [1/512] < r(1) + [20]
    and [2045/512] + r(3) * [1/512] < r(1) + [21] and [4093/1024] + r(3) * [
    1/1024] < r(1) + [22] and [4093/1024] + r(3) * [1/1024] < r(1) + [23] and [
    8189/2048] + r(3) * [1/2048] < r(1) + [24] and [8189/2048] + r(3) * [
    1/2048] < r(1) + [25] and [16381/4096] + r(3) * [1/4096] < r(1) + [26] and
    [16381/4096] + r(3) * [1/4096] < r(1) + [27] and [32765/8192] + r(3) * [
    1/8192] < r(1) + [28] and [32765/8192] + r(3) * [1/8192] < r(1) + [29] and
    [65533/16384] + r(3) * [1/16384] < r(1) + [30] and [65533/16384] + r(3) * [
    1/16384] < r(1) + [31]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    [98301/16384] + r(3) * [1/16384] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [31] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [65533/16384] + r(3)
    * [1/16384] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState
    : loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [
    98301/16384] + r(3) * [1/16384] # [true] > < outp : DataOutPort |
    properties : none,content : [131069/32768] + r(3) * [1/32768] # [true] >),
    subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [98301/32768] + r(3) * [
    1/32768] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState :
    loc([2]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1860 | infty}

Solution 154 (state 154)
states: 155  rewrites: 441202
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and not [2] < r(0) * [1/4096] and not [2] < r(0)
    * [1/8192] and not [2] < r(0) * [1/16384] and not [2] < r(0) * [1/32768]
    and not [2] < r(0) * [1/65536] and r(2) < r(1) + [1] and [0] < r(0) and [0]
    < r(0) * [1/2] and [0] < r(0) * [1/4] and [0] < r(0) * [1/8] and [0] < r(0)
    * [1/16] and [0] < r(0) * [1/32] and [0] < r(0) * [1/64] and [0] < r(0) * [
    1/128] and [0] < r(0) * [1/256] and [0] < r(0) * [1/512] and [0] < r(0) * [
    1/1024] and [0] < r(0) * [1/2048] and [0] < r(0) * [1/4096] and [0] < r(0)
    * [1/8192] and [0] < r(0) * [1/16384] and [0] < r(0) * [1/32768] and [-2] +
    r(0) * [1/2] < r(1) + [2] and [-2] + r(0) * [1/2] < r(1) + [3] and [-2] +
    r(0) * [1/4] < r(1) + [4] and [-2] + r(0) * [1/4] < r(1) + [5] and [-2] +
    r(0) * [1/8] < r(1) + [6] and [-2] + r(0) * [1/8] < r(1) + [7] and [-2] +
    r(0) * [1/16] < r(1) + [8] and [-2] + r(0) * [1/16] < r(1) + [9] and [-2] +
    r(0) * [1/32] < r(1) + [10] and [-2] + r(0) * [1/32] < r(1) + [11] and [-2]
    + r(0) * [1/64] < r(1) + [12] and [-2] + r(0) * [1/64] < r(1) + [13] and [
    -2] + r(0) * [1/128] < r(1) + [14] and [-2] + r(0) * [1/128] < r(1) + [15]
    and [-2] + r(0) * [1/256] < r(1) + [16] and [-2] + r(0) * [1/256] < r(1) +
    [17] and [-2] + r(0) * [1/512] < r(1) + [18] and [-2] + r(0) * [1/512] < r(
    1) + [19] and [-2] + r(0) * [1/1024] < r(1) + [20] and [-2] + r(0) * [
    1/1024] < r(1) + [21] and [-2] + r(0) * [1/2048] < r(1) + [22] and [-2] +
    r(0) * [1/2048] < r(1) + [23] and [-2] + r(0) * [1/4096] < r(1) + [24] and
    [-2] + r(0) * [1/4096] < r(1) + [25] and [-2] + r(0) * [1/8192] < r(1) + [
    26] and [-2] + r(0) * [1/8192] < r(1) + [27] and [-2] + r(0) * [1/16384] <
    r(1) + [28] and [-2] + r(0) * [1/16384] < r(1) + [29] and [-2] + r(0) * [
    1/32768] < r(1) + [30] and [-2] + r(0) * [1/32768] < r(1) + [31] and [-2] +
    r(0) * [1/65536] < r(1) + [32]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [-2] + r(0) * [1/65536] # [true] > < outp : DataOutPort |
    properties : none,content : r(0) * [1/65536] # [true] >),subcomponents : (<
    x : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(1) + [32] # [true] > < y : Data | properties
    : none,features : none,subcomponents : none,connections : empty,value : [
    -2] + r(0) * [1/65536] # [true] >),connections : empty,varGen : < "c1",1,2
    >,currState : loc([0]),completeStates : loc([0]),variables : ((a : Real) ;
    b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[
    x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[
    y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),
    loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,features
    : (< inp : DataInPort | properties : none,content : [0] # [false],cache :
    r(0) * [1/32768] # [true] > < outp : DataOutPort | properties : none,
    content : [0] # [false] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(0) * [
    1/65536] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState :
    loc([0]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1920 | infty}

Solution 155 (state 155)
states: 156  rewrites: 445743
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [0] < [6141/1024] + r(0) * [1/2048] and [0]
    < [12285/2048] + r(0) * [1/4096] and [0] < [24573/4096] + r(0) * [1/8192]
    and [0] < [49149/8192] + r(0) * [1/16384] and [0] < [98301/16384] + r(0) *
    [1/32768] and [2] < [3/2] + r(0) * [1/4] and [2] < [9/4] + r(0) * [1/8] and
    [2] < [21/8] + r(0) * [1/16] and [2] < [45/16] + r(0) * [1/32] and [2] < [
    93/32] + r(0) * [1/64] and [2] < [189/64] + r(0) * [1/128] and [2] < [
    381/128] + r(0) * [1/256] and [2] < [765/256] + r(0) * [1/512] and [2] < [
    1533/512] + r(0) * [1/1024] and [2] < [3069/1024] + r(0) * [1/2048] and [2]
    < [6141/2048] + r(0) * [1/4096] and [2] < [12285/4096] + r(0) * [1/8192]
    and [2] < [24573/8192] + r(0) * [1/16384] and [2] < [49149/16384] + r(0) *
    [1/32768] and [2] < [98301/32768] + r(0) * [1/65536] and [2] < r(0) * [1/2]
    and [1] + r(0) * [1/2] < r(1) + [2] and [1] + r(0) * [1/2] < r(1) + [3] and
    [5/2] + r(0) * [1/4] < r(1) + [4] and [5/2] + r(0) * [1/4] < r(1) + [5] and
    [13/4] + r(0) * [1/8] < r(1) + [6] and [13/4] + r(0) * [1/8] < r(1) + [7]
    and [29/8] + r(0) * [1/16] < r(1) + [8] and [29/8] + r(0) * [1/16] < r(1) +
    [9] and [61/16] + r(0) * [1/32] < r(1) + [10] and [61/16] + r(0) * [1/32] <
    r(1) + [11] and [125/32] + r(0) * [1/64] < r(1) + [12] and [125/32] + r(0)
    * [1/64] < r(1) + [13] and [253/64] + r(0) * [1/128] < r(1) + [14] and [
    253/64] + r(0) * [1/128] < r(1) + [15] and [509/128] + r(0) * [1/256] < r(
    1) + [16] and [509/128] + r(0) * [1/256] < r(1) + [17] and [1021/256] + r(
    0) * [1/512] < r(1) + [18] and [1021/256] + r(0) * [1/512] < r(1) + [19]
    and [2045/512] + r(0) * [1/1024] < r(1) + [20] and [2045/512] + r(0) * [
    1/1024] < r(1) + [21] and [4093/1024] + r(0) * [1/2048] < r(1) + [22] and [
    4093/1024] + r(0) * [1/2048] < r(1) + [23] and [8189/2048] + r(0) * [
    1/4096] < r(1) + [24] and [8189/2048] + r(0) * [1/4096] < r(1) + [25] and [
    16381/4096] + r(0) * [1/8192] < r(1) + [26] and [16381/4096] + r(0) * [
    1/8192] < r(1) + [27] and [32765/8192] + r(0) * [1/16384] < r(1) + [28] and
    [32765/8192] + r(0) * [1/16384] < r(1) + [29] and [65533/16384] + r(0) * [
    1/32768] < r(1) + [30] and [65533/16384] + r(0) * [1/32768] < r(1) + [31]
    and [131069/32768] + r(0) * [1/65536] < r(1) + [32]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [131069/32768] + r(0) * [
    1/65536] # [true] > < outp : DataOutPort | properties : none,content : [
    196605/32768] + r(0) * [1/65536] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [32] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [131069/32768] + r(0)
    * [1/65536] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState
    : loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [
    98301/16384] + r(0) * [1/32768] # [true] > < outp : DataOutPort |
    properties : none,content : [0] # [false] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : [98301/32768] + r(0) * [1/65536] # [true] >,connections : empty,
    varGen : < "c2",10,20 >,currState : loc([0]),completeStates : (loc([0])
    loc([2])),variables : a : Real,transitions : ((loc([0]) -[on dispatch]->
    loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]])
    end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ;
    (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([
    2]) -[on dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),
    connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 ..
    inp)) > | 1920 | infty}

Solution 156 (state 156)
states: 157  rewrites: 449916
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and not [2] < r(3) * [1/2048] and not
    [2] < r(3) * [1/4096] and not [2] < r(3) * [1/8192] and not [2] < r(3) * [
    1/16384] and not [2] < r(3) * [1/32768] and r(2) < r(1) + [1] and [0] < r(
    3) and [0] < r(3) * [1/2] and [0] < r(3) * [1/4] and [0] < r(3) * [1/8] and
    [0] < r(3) * [1/16] and [0] < r(3) * [1/32] and [0] < r(3) * [1/64] and [0]
    < r(3) * [1/128] and [0] < r(3) * [1/256] and [0] < r(3) * [1/512] and [0]
    < r(3) * [1/1024] and [0] < r(3) * [1/2048] and [0] < r(3) * [1/4096] and [
    0] < r(3) * [1/8192] and [0] < r(3) * [1/16384] and r(3) + [-2] < r(1) + [
    2] and r(3) + [-2] < r(1) + [3] and [-2] + r(3) * [1/2] < r(1) + [4] and [
    -2] + r(3) * [1/2] < r(1) + [5] and [-2] + r(3) * [1/4] < r(1) + [6] and [
    -2] + r(3) * [1/4] < r(1) + [7] and [-2] + r(3) * [1/8] < r(1) + [8] and [
    -2] + r(3) * [1/8] < r(1) + [9] and [-2] + r(3) * [1/16] < r(1) + [10] and
    [-2] + r(3) * [1/16] < r(1) + [11] and [-2] + r(3) * [1/32] < r(1) + [12]
    and [-2] + r(3) * [1/32] < r(1) + [13] and [-2] + r(3) * [1/64] < r(1) + [
    14] and [-2] + r(3) * [1/64] < r(1) + [15] and [-2] + r(3) * [1/128] < r(1)
    + [16] and [-2] + r(3) * [1/128] < r(1) + [17] and [-2] + r(3) * [1/256] <
    r(1) + [18] and [-2] + r(3) * [1/256] < r(1) + [19] and [-2] + r(3) * [
    1/512] < r(1) + [20] and [-2] + r(3) * [1/512] < r(1) + [21] and [-2] + r(
    3) * [1/1024] < r(1) + [22] and [-2] + r(3) * [1/1024] < r(1) + [23] and [
    -2] + r(3) * [1/2048] < r(1) + [24] and [-2] + r(3) * [1/2048] < r(1) + [
    25] and [-2] + r(3) * [1/4096] < r(1) + [26] and [-2] + r(3) * [1/4096] <
    r(1) + [27] and [-2] + r(3) * [1/8192] < r(1) + [28] and [-2] + r(3) * [
    1/8192] < r(1) + [29] and [-2] + r(3) * [1/16384] < r(1) + [30] and [-2] +
    r(3) * [1/16384] < r(1) + [31] and [-2] + r(3) * [1/32768] < r(1) + [32])
    || < c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [-2] + r(3) * [1/32768] #
    [true] > < outp : DataOutPort | properties : none,content : r(3) * [
    1/32768] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    32] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [-2] + r(3) * [1/32768] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/16384] # [true]
    > < outp : DataOutPort | properties : none,content : [0] # [false] >),
    subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) * [1/32768] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1920 | infty}

Solution 157 (state 157)
states: 158  rewrites: 452310
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21] and r(3) + [-2] < r(1) + [22] and r(3) + [-2] < r(1) + [23] and r(3) +
    [-2] < r(1) + [24] and r(3) + [-2] < r(1) + [25] and r(3) + [-2] < r(1) + [
    26] and r(3) + [-2] < r(1) + [27] and r(3) + [-2] < r(1) + [28] and r(3) +
    [-2] < r(1) + [29] and r(3) + [-2] < r(1) + [30] and r(3) + [-2] < r(1) + [
    31] and r(3) + [-2] < r(1) + [32]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : r(3) + [-2] # [true] > < outp : DataOutPort | properties : none,
    content : r(3) # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    32] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : r(3) + [-2] # [true] >),connections :
    empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(3) # [true] > < outp : DataOutPort |
    properties : none,content : [0] # [false] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(3) # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([0]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1920 | infty}

Solution 158 (state 158)
states: 159  rewrites: 456792
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [0] < [6141/1024] + r(3) * [1/1024] and [0] < [12285/2048] +
    r(3) * [1/2048] and [0] < [24573/4096] + r(3) * [1/4096] and [0] < [
    49149/8192] + r(3) * [1/8192] and [0] < [98301/16384] + r(3) * [1/16384]
    and [2] < r(3) and [2] < [3/2] + r(3) * [1/2] and [2] < [9/4] + r(3) * [
    1/4] and [2] < [21/8] + r(3) * [1/8] and [2] < [45/16] + r(3) * [1/16] and
    [2] < [93/32] + r(3) * [1/32] and [2] < [189/64] + r(3) * [1/64] and [2] <
    [381/128] + r(3) * [1/128] and [2] < [765/256] + r(3) * [1/256] and [2] < [
    1533/512] + r(3) * [1/512] and [2] < [3069/1024] + r(3) * [1/1024] and [2]
    < [6141/2048] + r(3) * [1/2048] and [2] < [12285/4096] + r(3) * [1/4096]
    and [2] < [24573/8192] + r(3) * [1/8192] and [2] < [49149/16384] + r(3) * [
    1/16384] and [2] < [98301/32768] + r(3) * [1/32768] and r(3) + [1] < r(1) +
    [2] and r(3) + [1] < r(1) + [3] and [5/2] + r(3) * [1/2] < r(1) + [4] and [
    5/2] + r(3) * [1/2] < r(1) + [5] and [13/4] + r(3) * [1/4] < r(1) + [6] and
    [13/4] + r(3) * [1/4] < r(1) + [7] and [29/8] + r(3) * [1/8] < r(1) + [8]
    and [29/8] + r(3) * [1/8] < r(1) + [9] and [61/16] + r(3) * [1/16] < r(1) +
    [10] and [61/16] + r(3) * [1/16] < r(1) + [11] and [125/32] + r(3) * [1/32]
    < r(1) + [12] and [125/32] + r(3) * [1/32] < r(1) + [13] and [253/64] + r(
    3) * [1/64] < r(1) + [14] and [253/64] + r(3) * [1/64] < r(1) + [15] and [
    509/128] + r(3) * [1/128] < r(1) + [16] and [509/128] + r(3) * [1/128] < r(
    1) + [17] and [1021/256] + r(3) * [1/256] < r(1) + [18] and [1021/256] + r(
    3) * [1/256] < r(1) + [19] and [2045/512] + r(3) * [1/512] < r(1) + [20]
    and [2045/512] + r(3) * [1/512] < r(1) + [21] and [4093/1024] + r(3) * [
    1/1024] < r(1) + [22] and [4093/1024] + r(3) * [1/1024] < r(1) + [23] and [
    8189/2048] + r(3) * [1/2048] < r(1) + [24] and [8189/2048] + r(3) * [
    1/2048] < r(1) + [25] and [16381/4096] + r(3) * [1/4096] < r(1) + [26] and
    [16381/4096] + r(3) * [1/4096] < r(1) + [27] and [32765/8192] + r(3) * [
    1/8192] < r(1) + [28] and [32765/8192] + r(3) * [1/8192] < r(1) + [29] and
    [65533/16384] + r(3) * [1/16384] < r(1) + [30] and [65533/16384] + r(3) * [
    1/16384] < r(1) + [31] and [131069/32768] + r(3) * [1/32768] < r(1) + [32])
    || < c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [131069/32768] + r(3) * [
    1/32768] # [true] > < outp : DataOutPort | properties : none,content : [
    196605/32768] + r(3) * [1/32768] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [32] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [131069/32768] + r(3)
    * [1/32768] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState
    : loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [
    98301/16384] + r(3) * [1/16384] # [true] > < outp : DataOutPort |
    properties : none,content : [0] # [false] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : [98301/32768] + r(3) * [1/32768] # [true] >,connections : empty,
    varGen : < "c2",10,20 >,currState : loc([0]),completeStates : (loc([0])
    loc([2])),variables : a : Real,transitions : ((loc([0]) -[on dispatch]->
    loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]])
    end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ;
    (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([
    2]) -[on dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),
    connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 ..
    inp)) > | 1920 | infty}

Solution 159 (state 159)
states: 160  rewrites: 464202
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and not [2] < r(0) * [1/4096] and not [2] < r(0)
    * [1/8192] and not [2] < r(0) * [1/16384] and not [2] < r(0) * [1/32768]
    and not [2] < r(0) * [1/65536] and not [2] < r(0) * [1/131072] and r(2) <
    r(1) + [1] and [0] < r(0) and [0] < r(0) * [1/2] and [0] < r(0) * [1/4] and
    [0] < r(0) * [1/8] and [0] < r(0) * [1/16] and [0] < r(0) * [1/32] and [0]
    < r(0) * [1/64] and [0] < r(0) * [1/128] and [0] < r(0) * [1/256] and [0] <
    r(0) * [1/512] and [0] < r(0) * [1/1024] and [0] < r(0) * [1/2048] and [0]
    < r(0) * [1/4096] and [0] < r(0) * [1/8192] and [0] < r(0) * [1/16384] and
    [0] < r(0) * [1/32768] and [0] < r(0) * [1/65536] and [-2] + r(0) * [1/2] <
    r(1) + [2] and [-2] + r(0) * [1/2] < r(1) + [3] and [-2] + r(0) * [1/4] <
    r(1) + [4] and [-2] + r(0) * [1/4] < r(1) + [5] and [-2] + r(0) * [1/8] <
    r(1) + [6] and [-2] + r(0) * [1/8] < r(1) + [7] and [-2] + r(0) * [1/16] <
    r(1) + [8] and [-2] + r(0) * [1/16] < r(1) + [9] and [-2] + r(0) * [1/32] <
    r(1) + [10] and [-2] + r(0) * [1/32] < r(1) + [11] and [-2] + r(0) * [1/64]
    < r(1) + [12] and [-2] + r(0) * [1/64] < r(1) + [13] and [-2] + r(0) * [
    1/128] < r(1) + [14] and [-2] + r(0) * [1/128] < r(1) + [15] and [-2] + r(
    0) * [1/256] < r(1) + [16] and [-2] + r(0) * [1/256] < r(1) + [17] and [-2]
    + r(0) * [1/512] < r(1) + [18] and [-2] + r(0) * [1/512] < r(1) + [19] and
    [-2] + r(0) * [1/1024] < r(1) + [20] and [-2] + r(0) * [1/1024] < r(1) + [
    21] and [-2] + r(0) * [1/2048] < r(1) + [22] and [-2] + r(0) * [1/2048] <
    r(1) + [23] and [-2] + r(0) * [1/4096] < r(1) + [24] and [-2] + r(0) * [
    1/4096] < r(1) + [25] and [-2] + r(0) * [1/8192] < r(1) + [26] and [-2] +
    r(0) * [1/8192] < r(1) + [27] and [-2] + r(0) * [1/16384] < r(1) + [28] and
    [-2] + r(0) * [1/16384] < r(1) + [29] and [-2] + r(0) * [1/32768] < r(1) +
    [30] and [-2] + r(0) * [1/32768] < r(1) + [31] and [-2] + r(0) * [1/65536]
    < r(1) + [32] and [-2] + r(0) * [1/65536] < r(1) + [33]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(0) * [1/65536] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [33] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [-2] + r(0) * [1/65536] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(0) * [1/65536] # [true] > < outp :
    DataOutPort | properties : none,content : [-2] + r(0) * [1/131072] # [true]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/131072] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1980 | infty}

Solution 160 (state 160)
states: 161  rewrites: 470846
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [0] < [6141/1024] + r(0) * [1/2048] and [0]
    < [12285/2048] + r(0) * [1/4096] and [0] < [24573/4096] + r(0) * [1/8192]
    and [0] < [49149/8192] + r(0) * [1/16384] and [0] < [98301/16384] + r(0) *
    [1/32768] and [0] < [196605/32768] + r(0) * [1/65536] and [2] < [3/2] + r(
    0) * [1/4] and [2] < [9/4] + r(0) * [1/8] and [2] < [21/8] + r(0) * [1/16]
    and [2] < [45/16] + r(0) * [1/32] and [2] < [93/32] + r(0) * [1/64] and [2]
    < [189/64] + r(0) * [1/128] and [2] < [381/128] + r(0) * [1/256] and [2] <
    [765/256] + r(0) * [1/512] and [2] < [1533/512] + r(0) * [1/1024] and [2] <
    [3069/1024] + r(0) * [1/2048] and [2] < [6141/2048] + r(0) * [1/4096] and [
    2] < [12285/4096] + r(0) * [1/8192] and [2] < [24573/8192] + r(0) * [
    1/16384] and [2] < [49149/16384] + r(0) * [1/32768] and [2] < [98301/32768]
    + r(0) * [1/65536] and [2] < [196605/65536] + r(0) * [1/131072] and [2] <
    r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2] and [1] + r(0) * [1/2] <
    r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [5/2] + r(0) * [1/4] <
    r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and [13/4] + r(0) * [1/8]
    < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1) + [8] and [29/8] + r(0) * [
    1/16] < r(1) + [9] and [61/16] + r(0) * [1/32] < r(1) + [10] and [61/16] +
    r(0) * [1/32] < r(1) + [11] and [125/32] + r(0) * [1/64] < r(1) + [12] and
    [125/32] + r(0) * [1/64] < r(1) + [13] and [253/64] + r(0) * [1/128] < r(1)
    + [14] and [253/64] + r(0) * [1/128] < r(1) + [15] and [509/128] + r(0) * [
    1/256] < r(1) + [16] and [509/128] + r(0) * [1/256] < r(1) + [17] and [
    1021/256] + r(0) * [1/512] < r(1) + [18] and [1021/256] + r(0) * [1/512] <
    r(1) + [19] and [2045/512] + r(0) * [1/1024] < r(1) + [20] and [2045/512] +
    r(0) * [1/1024] < r(1) + [21] and [4093/1024] + r(0) * [1/2048] < r(1) + [
    22] and [4093/1024] + r(0) * [1/2048] < r(1) + [23] and [8189/2048] + r(0)
    * [1/4096] < r(1) + [24] and [8189/2048] + r(0) * [1/4096] < r(1) + [25]
    and [16381/4096] + r(0) * [1/8192] < r(1) + [26] and [16381/4096] + r(0) *
    [1/8192] < r(1) + [27] and [32765/8192] + r(0) * [1/16384] < r(1) + [28]
    and [32765/8192] + r(0) * [1/16384] < r(1) + [29] and [65533/16384] + r(0)
    * [1/32768] < r(1) + [30] and [65533/16384] + r(0) * [1/32768] < r(1) + [
    31] and [131069/32768] + r(0) * [1/65536] < r(1) + [32] and [131069/32768]
    + r(0) * [1/65536] < r(1) + [33]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    [196605/32768] + r(0) * [1/65536] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [33] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [131069/32768] + r(0)
    * [1/65536] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState
    : loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [
    196605/32768] + r(0) * [1/65536] # [true] > < outp : DataOutPort |
    properties : none,content : [262141/65536] + r(0) * [1/131072] # [true] >),
    subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [196605/65536] + r(0) * [
    1/131072] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState
    : loc([2]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1980 | infty}

Solution 161 (state 161)
states: 162  rewrites: 478159
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and not [2] < r(3) * [1/2048] and not
    [2] < r(3) * [1/4096] and not [2] < r(3) * [1/8192] and not [2] < r(3) * [
    1/16384] and not [2] < r(3) * [1/32768] and not [2] < r(3) * [1/65536] and
    r(2) < r(1) + [1] and [0] < r(3) and [0] < r(3) * [1/2] and [0] < r(3) * [
    1/4] and [0] < r(3) * [1/8] and [0] < r(3) * [1/16] and [0] < r(3) * [1/32]
    and [0] < r(3) * [1/64] and [0] < r(3) * [1/128] and [0] < r(3) * [1/256]
    and [0] < r(3) * [1/512] and [0] < r(3) * [1/1024] and [0] < r(3) * [
    1/2048] and [0] < r(3) * [1/4096] and [0] < r(3) * [1/8192] and [0] < r(3)
    * [1/16384] and [0] < r(3) * [1/32768] and r(3) + [-2] < r(1) + [2] and r(
    3) + [-2] < r(1) + [3] and [-2] + r(3) * [1/2] < r(1) + [4] and [-2] + r(3)
    * [1/2] < r(1) + [5] and [-2] + r(3) * [1/4] < r(1) + [6] and [-2] + r(3) *
    [1/4] < r(1) + [7] and [-2] + r(3) * [1/8] < r(1) + [8] and [-2] + r(3) * [
    1/8] < r(1) + [9] and [-2] + r(3) * [1/16] < r(1) + [10] and [-2] + r(3) *
    [1/16] < r(1) + [11] and [-2] + r(3) * [1/32] < r(1) + [12] and [-2] + r(3)
    * [1/32] < r(1) + [13] and [-2] + r(3) * [1/64] < r(1) + [14] and [-2] + r(
    3) * [1/64] < r(1) + [15] and [-2] + r(3) * [1/128] < r(1) + [16] and [-2]
    + r(3) * [1/128] < r(1) + [17] and [-2] + r(3) * [1/256] < r(1) + [18] and
    [-2] + r(3) * [1/256] < r(1) + [19] and [-2] + r(3) * [1/512] < r(1) + [20]
    and [-2] + r(3) * [1/512] < r(1) + [21] and [-2] + r(3) * [1/1024] < r(1) +
    [22] and [-2] + r(3) * [1/1024] < r(1) + [23] and [-2] + r(3) * [1/2048] <
    r(1) + [24] and [-2] + r(3) * [1/2048] < r(1) + [25] and [-2] + r(3) * [
    1/4096] < r(1) + [26] and [-2] + r(3) * [1/4096] < r(1) + [27] and [-2] +
    r(3) * [1/8192] < r(1) + [28] and [-2] + r(3) * [1/8192] < r(1) + [29] and
    [-2] + r(3) * [1/16384] < r(1) + [30] and [-2] + r(3) * [1/16384] < r(1) +
    [31] and [-2] + r(3) * [1/32768] < r(1) + [32] and [-2] + r(3) * [1/32768]
    < r(1) + [33]) || < c4 : System | properties : ((TimingProperties::Period
    => {{60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [0] # [
    false] > < outp : DataOutPort | properties : none,content : r(3) * [
    1/32768] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    33] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [-2] + r(3) * [1/32768] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/32768] # [true]
    > < outp : DataOutPort | properties : none,content : [-2] + r(3) * [
    1/65536] # [true] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(3) * [
    1/65536] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState :
    loc([2]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 1980 | infty}

Solution 162 (state 162)
states: 163  rewrites: 481071
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21] and r(3) + [-2] < r(1) + [22] and r(3) + [-2] < r(1) + [23] and r(3) +
    [-2] < r(1) + [24] and r(3) + [-2] < r(1) + [25] and r(3) + [-2] < r(1) + [
    26] and r(3) + [-2] < r(1) + [27] and r(3) + [-2] < r(1) + [28] and r(3) +
    [-2] < r(1) + [29] and r(3) + [-2] < r(1) + [30] and r(3) + [-2] < r(1) + [
    31] and r(3) + [-2] < r(1) + [32] and r(3) + [-2] < r(1) + [33]) || < c4 :
    System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(3) # [true] >),subcomponents :
    (< x : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(1) + [33] # [true] > < y : Data | properties
    : none,features : none,subcomponents : none,connections : empty,value : r(
    3) + [-2] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : r(3) # [
    true] > < outp : DataOutPort | properties : none,content : r(3) + [-2] # [
    true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 1980 | infty}

Solution 163 (state 163)
states: 164  rewrites: 487631
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [0] < [6141/1024] + r(3) * [1/1024] and [0] < [12285/2048] +
    r(3) * [1/2048] and [0] < [24573/4096] + r(3) * [1/4096] and [0] < [
    49149/8192] + r(3) * [1/8192] and [0] < [98301/16384] + r(3) * [1/16384]
    and [0] < [196605/32768] + r(3) * [1/32768] and [2] < r(3) and [2] < [3/2]
    + r(3) * [1/2] and [2] < [9/4] + r(3) * [1/4] and [2] < [21/8] + r(3) * [
    1/8] and [2] < [45/16] + r(3) * [1/16] and [2] < [93/32] + r(3) * [1/32]
    and [2] < [189/64] + r(3) * [1/64] and [2] < [381/128] + r(3) * [1/128] and
    [2] < [765/256] + r(3) * [1/256] and [2] < [1533/512] + r(3) * [1/512] and
    [2] < [3069/1024] + r(3) * [1/1024] and [2] < [6141/2048] + r(3) * [1/2048]
    and [2] < [12285/4096] + r(3) * [1/4096] and [2] < [24573/8192] + r(3) * [
    1/8192] and [2] < [49149/16384] + r(3) * [1/16384] and [2] < [98301/32768]
    + r(3) * [1/32768] and [2] < [196605/65536] + r(3) * [1/65536] and r(3) + [
    1] < r(1) + [2] and r(3) + [1] < r(1) + [3] and [5/2] + r(3) * [1/2] < r(1)
    + [4] and [5/2] + r(3) * [1/2] < r(1) + [5] and [13/4] + r(3) * [1/4] < r(
    1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [7] and [29/8] + r(3) * [1/8] <
    r(1) + [8] and [29/8] + r(3) * [1/8] < r(1) + [9] and [61/16] + r(3) * [
    1/16] < r(1) + [10] and [61/16] + r(3) * [1/16] < r(1) + [11] and [125/32]
    + r(3) * [1/32] < r(1) + [12] and [125/32] + r(3) * [1/32] < r(1) + [13]
    and [253/64] + r(3) * [1/64] < r(1) + [14] and [253/64] + r(3) * [1/64] <
    r(1) + [15] and [509/128] + r(3) * [1/128] < r(1) + [16] and [509/128] + r(
    3) * [1/128] < r(1) + [17] and [1021/256] + r(3) * [1/256] < r(1) + [18]
    and [1021/256] + r(3) * [1/256] < r(1) + [19] and [2045/512] + r(3) * [
    1/512] < r(1) + [20] and [2045/512] + r(3) * [1/512] < r(1) + [21] and [
    4093/1024] + r(3) * [1/1024] < r(1) + [22] and [4093/1024] + r(3) * [
    1/1024] < r(1) + [23] and [8189/2048] + r(3) * [1/2048] < r(1) + [24] and [
    8189/2048] + r(3) * [1/2048] < r(1) + [25] and [16381/4096] + r(3) * [
    1/4096] < r(1) + [26] and [16381/4096] + r(3) * [1/4096] < r(1) + [27] and
    [32765/8192] + r(3) * [1/8192] < r(1) + [28] and [32765/8192] + r(3) * [
    1/8192] < r(1) + [29] and [65533/16384] + r(3) * [1/16384] < r(1) + [30]
    and [65533/16384] + r(3) * [1/16384] < r(1) + [31] and [131069/32768] + r(
    3) * [1/32768] < r(1) + [32] and [131069/32768] + r(3) * [1/32768] < r(1) +
    [33]) || < c4 : System | properties : ((TimingProperties::Period => {{60}})
    ; HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents :
    (< c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : [196605/32768] + r(3) * [1/32768]
    # [true] >),subcomponents : (< x : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : r(1) + [33] # [true]
    > < y : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : [131069/32768] + r(3) * [1/32768] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [196605/32768] + r(3) * [
    1/32768] # [true] > < outp : DataOutPort | properties : none,content : [
    262141/65536] + r(3) * [1/65536] # [true] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : [196605/65536] + r(3) * [1/65536] # [true] >,connections : empty,
    varGen : < "c2",10,20 >,currState : loc([2]),completeStates : (loc([0])
    loc([2])),variables : a : Real,transitions : ((loc([0]) -[on dispatch]->
    loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]])
    end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ;
    (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([
    2]) -[on dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),
    connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 ..
    inp)) > | 1980 | infty}

Solution 164 (state 164)
states: 165  rewrites: 492096
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and not [2] < r(0) * [1/4096] and not [2] < r(0)
    * [1/8192] and not [2] < r(0) * [1/16384] and not [2] < r(0) * [1/32768]
    and not [2] < r(0) * [1/65536] and not [2] < r(0) * [1/131072] and r(2) <
    r(1) + [1] and [0] < r(0) and [0] < r(0) * [1/2] and [0] < r(0) * [1/4] and
    [0] < r(0) * [1/8] and [0] < r(0) * [1/16] and [0] < r(0) * [1/32] and [0]
    < r(0) * [1/64] and [0] < r(0) * [1/128] and [0] < r(0) * [1/256] and [0] <
    r(0) * [1/512] and [0] < r(0) * [1/1024] and [0] < r(0) * [1/2048] and [0]
    < r(0) * [1/4096] and [0] < r(0) * [1/8192] and [0] < r(0) * [1/16384] and
    [0] < r(0) * [1/32768] and [0] < r(0) * [1/65536] and [-2] + r(0) * [1/2] <
    r(1) + [2] and [-2] + r(0) * [1/2] < r(1) + [3] and [-2] + r(0) * [1/4] <
    r(1) + [4] and [-2] + r(0) * [1/4] < r(1) + [5] and [-2] + r(0) * [1/8] <
    r(1) + [6] and [-2] + r(0) * [1/8] < r(1) + [7] and [-2] + r(0) * [1/16] <
    r(1) + [8] and [-2] + r(0) * [1/16] < r(1) + [9] and [-2] + r(0) * [1/32] <
    r(1) + [10] and [-2] + r(0) * [1/32] < r(1) + [11] and [-2] + r(0) * [1/64]
    < r(1) + [12] and [-2] + r(0) * [1/64] < r(1) + [13] and [-2] + r(0) * [
    1/128] < r(1) + [14] and [-2] + r(0) * [1/128] < r(1) + [15] and [-2] + r(
    0) * [1/256] < r(1) + [16] and [-2] + r(0) * [1/256] < r(1) + [17] and [-2]
    + r(0) * [1/512] < r(1) + [18] and [-2] + r(0) * [1/512] < r(1) + [19] and
    [-2] + r(0) * [1/1024] < r(1) + [20] and [-2] + r(0) * [1/1024] < r(1) + [
    21] and [-2] + r(0) * [1/2048] < r(1) + [22] and [-2] + r(0) * [1/2048] <
    r(1) + [23] and [-2] + r(0) * [1/4096] < r(1) + [24] and [-2] + r(0) * [
    1/4096] < r(1) + [25] and [-2] + r(0) * [1/8192] < r(1) + [26] and [-2] +
    r(0) * [1/8192] < r(1) + [27] and [-2] + r(0) * [1/16384] < r(1) + [28] and
    [-2] + r(0) * [1/16384] < r(1) + [29] and [-2] + r(0) * [1/32768] < r(1) +
    [30] and [-2] + r(0) * [1/32768] < r(1) + [31] and [-2] + r(0) * [1/65536]
    < r(1) + [32] and [-2] + r(0) * [1/65536] < r(1) + [33] and [-2] + r(0) * [
    1/131072] < r(1) + [34]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [-2] + r(0) * [1/131072] # [true] > < outp : DataOutPort |
    properties : none,content : r(0) * [1/131072] # [true] >),subcomponents : (
    < x : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(1) + [34] # [true] > < y : Data | properties
    : none,features : none,subcomponents : none,connections : empty,value : [
    -2] + r(0) * [1/131072] # [true] >),connections : empty,varGen : < "c1",1,2
    >,currState : loc([0]),completeStates : loc([0]),variables : ((a : Real) ;
    b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[
    x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[
    y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),
    loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,features
    : (< inp : DataInPort | properties : none,content : [0] # [false],cache :
    r(0) * [1/65536] # [true] > < outp : DataOutPort | properties : none,
    content : [0] # [false] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(0) * [
    1/131072] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState
    : loc([0]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2040 | infty}

Solution 165 (state 165)
states: 166  rewrites: 496895
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [0] < [6141/1024] + r(0) * [1/2048] and [0]
    < [12285/2048] + r(0) * [1/4096] and [0] < [24573/4096] + r(0) * [1/8192]
    and [0] < [49149/8192] + r(0) * [1/16384] and [0] < [98301/16384] + r(0) *
    [1/32768] and [0] < [196605/32768] + r(0) * [1/65536] and [2] < [3/2] + r(
    0) * [1/4] and [2] < [9/4] + r(0) * [1/8] and [2] < [21/8] + r(0) * [1/16]
    and [2] < [45/16] + r(0) * [1/32] and [2] < [93/32] + r(0) * [1/64] and [2]
    < [189/64] + r(0) * [1/128] and [2] < [381/128] + r(0) * [1/256] and [2] <
    [765/256] + r(0) * [1/512] and [2] < [1533/512] + r(0) * [1/1024] and [2] <
    [3069/1024] + r(0) * [1/2048] and [2] < [6141/2048] + r(0) * [1/4096] and [
    2] < [12285/4096] + r(0) * [1/8192] and [2] < [24573/8192] + r(0) * [
    1/16384] and [2] < [49149/16384] + r(0) * [1/32768] and [2] < [98301/32768]
    + r(0) * [1/65536] and [2] < [196605/65536] + r(0) * [1/131072] and [2] <
    r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2] and [1] + r(0) * [1/2] <
    r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [5/2] + r(0) * [1/4] <
    r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and [13/4] + r(0) * [1/8]
    < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1) + [8] and [29/8] + r(0) * [
    1/16] < r(1) + [9] and [61/16] + r(0) * [1/32] < r(1) + [10] and [61/16] +
    r(0) * [1/32] < r(1) + [11] and [125/32] + r(0) * [1/64] < r(1) + [12] and
    [125/32] + r(0) * [1/64] < r(1) + [13] and [253/64] + r(0) * [1/128] < r(1)
    + [14] and [253/64] + r(0) * [1/128] < r(1) + [15] and [509/128] + r(0) * [
    1/256] < r(1) + [16] and [509/128] + r(0) * [1/256] < r(1) + [17] and [
    1021/256] + r(0) * [1/512] < r(1) + [18] and [1021/256] + r(0) * [1/512] <
    r(1) + [19] and [2045/512] + r(0) * [1/1024] < r(1) + [20] and [2045/512] +
    r(0) * [1/1024] < r(1) + [21] and [4093/1024] + r(0) * [1/2048] < r(1) + [
    22] and [4093/1024] + r(0) * [1/2048] < r(1) + [23] and [8189/2048] + r(0)
    * [1/4096] < r(1) + [24] and [8189/2048] + r(0) * [1/4096] < r(1) + [25]
    and [16381/4096] + r(0) * [1/8192] < r(1) + [26] and [16381/4096] + r(0) *
    [1/8192] < r(1) + [27] and [32765/8192] + r(0) * [1/16384] < r(1) + [28]
    and [32765/8192] + r(0) * [1/16384] < r(1) + [29] and [65533/16384] + r(0)
    * [1/32768] < r(1) + [30] and [65533/16384] + r(0) * [1/32768] < r(1) + [
    31] and [131069/32768] + r(0) * [1/65536] < r(1) + [32] and [131069/32768]
    + r(0) * [1/65536] < r(1) + [33] and [262141/65536] + r(0) * [1/131072] <
    r(1) + [34]) || < c4 : System | properties : ((TimingProperties::Period =>
    {{60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [
    262141/65536] + r(0) * [1/131072] # [true] > < outp : DataOutPort |
    properties : none,content : [393213/65536] + r(0) * [1/131072] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [34] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [262141/65536] + r(0) * [1/131072] # [true] >),connections
    : empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([
    0]),variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : [196605/32768] + r(0) * [1/65536] # [true]
    > < outp : DataOutPort | properties : none,content : [0] # [false] >),
    subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [196605/65536] + r(0) * [
    1/131072] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState
    : loc([0]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2040 | infty}

Solution 166 (state 166)
states: 167  rewrites: 501305
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and not [2] < r(3) * [1/2048] and not
    [2] < r(3) * [1/4096] and not [2] < r(3) * [1/8192] and not [2] < r(3) * [
    1/16384] and not [2] < r(3) * [1/32768] and not [2] < r(3) * [1/65536] and
    r(2) < r(1) + [1] and [0] < r(3) and [0] < r(3) * [1/2] and [0] < r(3) * [
    1/4] and [0] < r(3) * [1/8] and [0] < r(3) * [1/16] and [0] < r(3) * [1/32]
    and [0] < r(3) * [1/64] and [0] < r(3) * [1/128] and [0] < r(3) * [1/256]
    and [0] < r(3) * [1/512] and [0] < r(3) * [1/1024] and [0] < r(3) * [
    1/2048] and [0] < r(3) * [1/4096] and [0] < r(3) * [1/8192] and [0] < r(3)
    * [1/16384] and [0] < r(3) * [1/32768] and r(3) + [-2] < r(1) + [2] and r(
    3) + [-2] < r(1) + [3] and [-2] + r(3) * [1/2] < r(1) + [4] and [-2] + r(3)
    * [1/2] < r(1) + [5] and [-2] + r(3) * [1/4] < r(1) + [6] and [-2] + r(3) *
    [1/4] < r(1) + [7] and [-2] + r(3) * [1/8] < r(1) + [8] and [-2] + r(3) * [
    1/8] < r(1) + [9] and [-2] + r(3) * [1/16] < r(1) + [10] and [-2] + r(3) *
    [1/16] < r(1) + [11] and [-2] + r(3) * [1/32] < r(1) + [12] and [-2] + r(3)
    * [1/32] < r(1) + [13] and [-2] + r(3) * [1/64] < r(1) + [14] and [-2] + r(
    3) * [1/64] < r(1) + [15] and [-2] + r(3) * [1/128] < r(1) + [16] and [-2]
    + r(3) * [1/128] < r(1) + [17] and [-2] + r(3) * [1/256] < r(1) + [18] and
    [-2] + r(3) * [1/256] < r(1) + [19] and [-2] + r(3) * [1/512] < r(1) + [20]
    and [-2] + r(3) * [1/512] < r(1) + [21] and [-2] + r(3) * [1/1024] < r(1) +
    [22] and [-2] + r(3) * [1/1024] < r(1) + [23] and [-2] + r(3) * [1/2048] <
    r(1) + [24] and [-2] + r(3) * [1/2048] < r(1) + [25] and [-2] + r(3) * [
    1/4096] < r(1) + [26] and [-2] + r(3) * [1/4096] < r(1) + [27] and [-2] +
    r(3) * [1/8192] < r(1) + [28] and [-2] + r(3) * [1/8192] < r(1) + [29] and
    [-2] + r(3) * [1/16384] < r(1) + [30] and [-2] + r(3) * [1/16384] < r(1) +
    [31] and [-2] + r(3) * [1/32768] < r(1) + [32] and [-2] + r(3) * [1/32768]
    < r(1) + [33] and [-2] + r(3) * [1/65536] < r(1) + [34]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [-2] + r(3) * [1/65536] #
    [true] > < outp : DataOutPort | properties : none,content : r(3) * [
    1/65536] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    34] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [-2] + r(3) * [1/65536] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/32768] # [true]
    > < outp : DataOutPort | properties : none,content : [0] # [false] >),
    subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) * [1/65536] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2040 | infty}

Solution 167 (state 167)
states: 168  rewrites: 503813
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21] and r(3) + [-2] < r(1) + [22] and r(3) + [-2] < r(1) + [23] and r(3) +
    [-2] < r(1) + [24] and r(3) + [-2] < r(1) + [25] and r(3) + [-2] < r(1) + [
    26] and r(3) + [-2] < r(1) + [27] and r(3) + [-2] < r(1) + [28] and r(3) +
    [-2] < r(1) + [29] and r(3) + [-2] < r(1) + [30] and r(3) + [-2] < r(1) + [
    31] and r(3) + [-2] < r(1) + [32] and r(3) + [-2] < r(1) + [33] and r(3) +
    [-2] < r(1) + [34]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : r(3) + [-2] # [true] > < outp : DataOutPort | properties : none,
    content : r(3) # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    34] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : r(3) + [-2] # [true] >),connections :
    empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(3) # [true] > < outp : DataOutPort |
    properties : none,content : [0] # [false] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(3) # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([0]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2040 | infty}

Solution 168 (state 168)
states: 169  rewrites: 508553
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [0] < [6141/1024] + r(3) * [1/1024] and [0] < [12285/2048] +
    r(3) * [1/2048] and [0] < [24573/4096] + r(3) * [1/4096] and [0] < [
    49149/8192] + r(3) * [1/8192] and [0] < [98301/16384] + r(3) * [1/16384]
    and [0] < [196605/32768] + r(3) * [1/32768] and [2] < r(3) and [2] < [3/2]
    + r(3) * [1/2] and [2] < [9/4] + r(3) * [1/4] and [2] < [21/8] + r(3) * [
    1/8] and [2] < [45/16] + r(3) * [1/16] and [2] < [93/32] + r(3) * [1/32]
    and [2] < [189/64] + r(3) * [1/64] and [2] < [381/128] + r(3) * [1/128] and
    [2] < [765/256] + r(3) * [1/256] and [2] < [1533/512] + r(3) * [1/512] and
    [2] < [3069/1024] + r(3) * [1/1024] and [2] < [6141/2048] + r(3) * [1/2048]
    and [2] < [12285/4096] + r(3) * [1/4096] and [2] < [24573/8192] + r(3) * [
    1/8192] and [2] < [49149/16384] + r(3) * [1/16384] and [2] < [98301/32768]
    + r(3) * [1/32768] and [2] < [196605/65536] + r(3) * [1/65536] and r(3) + [
    1] < r(1) + [2] and r(3) + [1] < r(1) + [3] and [5/2] + r(3) * [1/2] < r(1)
    + [4] and [5/2] + r(3) * [1/2] < r(1) + [5] and [13/4] + r(3) * [1/4] < r(
    1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [7] and [29/8] + r(3) * [1/8] <
    r(1) + [8] and [29/8] + r(3) * [1/8] < r(1) + [9] and [61/16] + r(3) * [
    1/16] < r(1) + [10] and [61/16] + r(3) * [1/16] < r(1) + [11] and [125/32]
    + r(3) * [1/32] < r(1) + [12] and [125/32] + r(3) * [1/32] < r(1) + [13]
    and [253/64] + r(3) * [1/64] < r(1) + [14] and [253/64] + r(3) * [1/64] <
    r(1) + [15] and [509/128] + r(3) * [1/128] < r(1) + [16] and [509/128] + r(
    3) * [1/128] < r(1) + [17] and [1021/256] + r(3) * [1/256] < r(1) + [18]
    and [1021/256] + r(3) * [1/256] < r(1) + [19] and [2045/512] + r(3) * [
    1/512] < r(1) + [20] and [2045/512] + r(3) * [1/512] < r(1) + [21] and [
    4093/1024] + r(3) * [1/1024] < r(1) + [22] and [4093/1024] + r(3) * [
    1/1024] < r(1) + [23] and [8189/2048] + r(3) * [1/2048] < r(1) + [24] and [
    8189/2048] + r(3) * [1/2048] < r(1) + [25] and [16381/4096] + r(3) * [
    1/4096] < r(1) + [26] and [16381/4096] + r(3) * [1/4096] < r(1) + [27] and
    [32765/8192] + r(3) * [1/8192] < r(1) + [28] and [32765/8192] + r(3) * [
    1/8192] < r(1) + [29] and [65533/16384] + r(3) * [1/16384] < r(1) + [30]
    and [65533/16384] + r(3) * [1/16384] < r(1) + [31] and [131069/32768] + r(
    3) * [1/32768] < r(1) + [32] and [131069/32768] + r(3) * [1/32768] < r(1) +
    [33] and [262141/65536] + r(3) * [1/65536] < r(1) + [34]) || < c4 : System
    | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [262141/65536] + r(3) * [
    1/65536] # [true] > < outp : DataOutPort | properties : none,content : [
    393213/65536] + r(3) * [1/65536] # [true] >),subcomponents : (< x : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(1) + [34] # [true] > < y : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [262141/65536] + r(3)
    * [1/65536] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState
    : loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [
    196605/32768] + r(3) * [1/32768] # [true] > < outp : DataOutPort |
    properties : none,content : [0] # [false] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : [196605/65536] + r(3) * [1/65536] # [true] >,connections : empty,
    varGen : < "c2",10,20 >,currState : loc([0]),completeStates : (loc([0])
    loc([2])),variables : a : Real,transitions : ((loc([0]) -[on dispatch]->
    loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]])
    end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ;
    (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([
    2]) -[on dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),
    connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 ..
    inp)) > | 2040 | infty}

Solution 169 (state 169)
states: 170  rewrites: 516358
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and not [2] < r(0) * [1/4096] and not [2] < r(0)
    * [1/8192] and not [2] < r(0) * [1/16384] and not [2] < r(0) * [1/32768]
    and not [2] < r(0) * [1/65536] and not [2] < r(0) * [1/131072] and not [2]
    < r(0) * [1/262144] and r(2) < r(1) + [1] and [0] < r(0) and [0] < r(0) * [
    1/2] and [0] < r(0) * [1/4] and [0] < r(0) * [1/8] and [0] < r(0) * [1/16]
    and [0] < r(0) * [1/32] and [0] < r(0) * [1/64] and [0] < r(0) * [1/128]
    and [0] < r(0) * [1/256] and [0] < r(0) * [1/512] and [0] < r(0) * [1/1024]
    and [0] < r(0) * [1/2048] and [0] < r(0) * [1/4096] and [0] < r(0) * [
    1/8192] and [0] < r(0) * [1/16384] and [0] < r(0) * [1/32768] and [0] < r(
    0) * [1/65536] and [0] < r(0) * [1/131072] and [-2] + r(0) * [1/2] < r(1) +
    [2] and [-2] + r(0) * [1/2] < r(1) + [3] and [-2] + r(0) * [1/4] < r(1) + [
    4] and [-2] + r(0) * [1/4] < r(1) + [5] and [-2] + r(0) * [1/8] < r(1) + [
    6] and [-2] + r(0) * [1/8] < r(1) + [7] and [-2] + r(0) * [1/16] < r(1) + [
    8] and [-2] + r(0) * [1/16] < r(1) + [9] and [-2] + r(0) * [1/32] < r(1) +
    [10] and [-2] + r(0) * [1/32] < r(1) + [11] and [-2] + r(0) * [1/64] < r(1)
    + [12] and [-2] + r(0) * [1/64] < r(1) + [13] and [-2] + r(0) * [1/128] <
    r(1) + [14] and [-2] + r(0) * [1/128] < r(1) + [15] and [-2] + r(0) * [
    1/256] < r(1) + [16] and [-2] + r(0) * [1/256] < r(1) + [17] and [-2] + r(
    0) * [1/512] < r(1) + [18] and [-2] + r(0) * [1/512] < r(1) + [19] and [-2]
    + r(0) * [1/1024] < r(1) + [20] and [-2] + r(0) * [1/1024] < r(1) + [21]
    and [-2] + r(0) * [1/2048] < r(1) + [22] and [-2] + r(0) * [1/2048] < r(1)
    + [23] and [-2] + r(0) * [1/4096] < r(1) + [24] and [-2] + r(0) * [1/4096]
    < r(1) + [25] and [-2] + r(0) * [1/8192] < r(1) + [26] and [-2] + r(0) * [
    1/8192] < r(1) + [27] and [-2] + r(0) * [1/16384] < r(1) + [28] and [-2] +
    r(0) * [1/16384] < r(1) + [29] and [-2] + r(0) * [1/32768] < r(1) + [30]
    and [-2] + r(0) * [1/32768] < r(1) + [31] and [-2] + r(0) * [1/65536] < r(
    1) + [32] and [-2] + r(0) * [1/65536] < r(1) + [33] and [-2] + r(0) * [
    1/131072] < r(1) + [34] and [-2] + r(0) * [1/131072] < r(1) + [35]) || < c4
    : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(0) * [1/131072] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [35] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [-2] + r(0) * [1/131072] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(0) * [1/131072] # [true] > < outp :
    DataOutPort | properties : none,content : [-2] + r(0) * [1/262144] # [true]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/262144] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2100 | infty}

Solution 170 (state 170)
states: 171  rewrites: 523346
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [0] < [6141/1024] + r(0) * [1/2048] and [0]
    < [12285/2048] + r(0) * [1/4096] and [0] < [24573/4096] + r(0) * [1/8192]
    and [0] < [49149/8192] + r(0) * [1/16384] and [0] < [98301/16384] + r(0) *
    [1/32768] and [0] < [196605/32768] + r(0) * [1/65536] and [0] < [
    393213/65536] + r(0) * [1/131072] and [2] < [3/2] + r(0) * [1/4] and [2] <
    [9/4] + r(0) * [1/8] and [2] < [21/8] + r(0) * [1/16] and [2] < [45/16] +
    r(0) * [1/32] and [2] < [93/32] + r(0) * [1/64] and [2] < [189/64] + r(0) *
    [1/128] and [2] < [381/128] + r(0) * [1/256] and [2] < [765/256] + r(0) * [
    1/512] and [2] < [1533/512] + r(0) * [1/1024] and [2] < [3069/1024] + r(0)
    * [1/2048] and [2] < [6141/2048] + r(0) * [1/4096] and [2] < [12285/4096] +
    r(0) * [1/8192] and [2] < [24573/8192] + r(0) * [1/16384] and [2] < [
    49149/16384] + r(0) * [1/32768] and [2] < [98301/32768] + r(0) * [1/65536]
    and [2] < [196605/65536] + r(0) * [1/131072] and [2] < [393213/131072] + r(
    0) * [1/262144] and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2]
    and [1] + r(0) * [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4]
    and [5/2] + r(0) * [1/4] < r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [
    6] and [13/4] + r(0) * [1/8] < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1)
    + [8] and [29/8] + r(0) * [1/16] < r(1) + [9] and [61/16] + r(0) * [1/32] <
    r(1) + [10] and [61/16] + r(0) * [1/32] < r(1) + [11] and [125/32] + r(0) *
    [1/64] < r(1) + [12] and [125/32] + r(0) * [1/64] < r(1) + [13] and [
    253/64] + r(0) * [1/128] < r(1) + [14] and [253/64] + r(0) * [1/128] < r(1)
    + [15] and [509/128] + r(0) * [1/256] < r(1) + [16] and [509/128] + r(0) *
    [1/256] < r(1) + [17] and [1021/256] + r(0) * [1/512] < r(1) + [18] and [
    1021/256] + r(0) * [1/512] < r(1) + [19] and [2045/512] + r(0) * [1/1024] <
    r(1) + [20] and [2045/512] + r(0) * [1/1024] < r(1) + [21] and [4093/1024]
    + r(0) * [1/2048] < r(1) + [22] and [4093/1024] + r(0) * [1/2048] < r(1) +
    [23] and [8189/2048] + r(0) * [1/4096] < r(1) + [24] and [8189/2048] + r(0)
    * [1/4096] < r(1) + [25] and [16381/4096] + r(0) * [1/8192] < r(1) + [26]
    and [16381/4096] + r(0) * [1/8192] < r(1) + [27] and [32765/8192] + r(0) *
    [1/16384] < r(1) + [28] and [32765/8192] + r(0) * [1/16384] < r(1) + [29]
    and [65533/16384] + r(0) * [1/32768] < r(1) + [30] and [65533/16384] + r(0)
    * [1/32768] < r(1) + [31] and [131069/32768] + r(0) * [1/65536] < r(1) + [
    32] and [131069/32768] + r(0) * [1/65536] < r(1) + [33] and [262141/65536]
    + r(0) * [1/131072] < r(1) + [34] and [262141/65536] + r(0) * [1/131072] <
    r(1) + [35]) || < c4 : System | properties : ((TimingProperties::Period =>
    {{60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [0] # [
    false] > < outp : DataOutPort | properties : none,content : [393213/65536]
    + r(0) * [1/131072] # [true] >),subcomponents : (< x : Data | properties :
    none,features : none,subcomponents : none,connections : empty,value : r(1)
    + [35] # [true] > < y : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [262141/65536] + r(0) * [
    1/131072] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [
    393213/65536] + r(0) * [1/131072] # [true] > < outp : DataOutPort |
    properties : none,content : [524285/131072] + r(0) * [1/262144] # [true]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [393213/131072] + r(0) * [
    1/262144] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState
    : loc([2]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2100 | infty}

Solution 171 (state 171)
states: 172  rewrites: 531054
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and not [2] < r(3) * [1/2048] and not
    [2] < r(3) * [1/4096] and not [2] < r(3) * [1/8192] and not [2] < r(3) * [
    1/16384] and not [2] < r(3) * [1/32768] and not [2] < r(3) * [1/65536] and
    not [2] < r(3) * [1/131072] and r(2) < r(1) + [1] and [0] < r(3) and [0] <
    r(3) * [1/2] and [0] < r(3) * [1/4] and [0] < r(3) * [1/8] and [0] < r(3) *
    [1/16] and [0] < r(3) * [1/32] and [0] < r(3) * [1/64] and [0] < r(3) * [
    1/128] and [0] < r(3) * [1/256] and [0] < r(3) * [1/512] and [0] < r(3) * [
    1/1024] and [0] < r(3) * [1/2048] and [0] < r(3) * [1/4096] and [0] < r(3)
    * [1/8192] and [0] < r(3) * [1/16384] and [0] < r(3) * [1/32768] and [0] <
    r(3) * [1/65536] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and [-2] + r(3) * [1/2] < r(1) + [4] and [-2] + r(3) * [1/2] < r(1) + [5]
    and [-2] + r(3) * [1/4] < r(1) + [6] and [-2] + r(3) * [1/4] < r(1) + [7]
    and [-2] + r(3) * [1/8] < r(1) + [8] and [-2] + r(3) * [1/8] < r(1) + [9]
    and [-2] + r(3) * [1/16] < r(1) + [10] and [-2] + r(3) * [1/16] < r(1) + [
    11] and [-2] + r(3) * [1/32] < r(1) + [12] and [-2] + r(3) * [1/32] < r(1)
    + [13] and [-2] + r(3) * [1/64] < r(1) + [14] and [-2] + r(3) * [1/64] < r(
    1) + [15] and [-2] + r(3) * [1/128] < r(1) + [16] and [-2] + r(3) * [1/128]
    < r(1) + [17] and [-2] + r(3) * [1/256] < r(1) + [18] and [-2] + r(3) * [
    1/256] < r(1) + [19] and [-2] + r(3) * [1/512] < r(1) + [20] and [-2] + r(
    3) * [1/512] < r(1) + [21] and [-2] + r(3) * [1/1024] < r(1) + [22] and [
    -2] + r(3) * [1/1024] < r(1) + [23] and [-2] + r(3) * [1/2048] < r(1) + [
    24] and [-2] + r(3) * [1/2048] < r(1) + [25] and [-2] + r(3) * [1/4096] <
    r(1) + [26] and [-2] + r(3) * [1/4096] < r(1) + [27] and [-2] + r(3) * [
    1/8192] < r(1) + [28] and [-2] + r(3) * [1/8192] < r(1) + [29] and [-2] +
    r(3) * [1/16384] < r(1) + [30] and [-2] + r(3) * [1/16384] < r(1) + [31]
    and [-2] + r(3) * [1/32768] < r(1) + [32] and [-2] + r(3) * [1/32768] < r(
    1) + [33] and [-2] + r(3) * [1/65536] < r(1) + [34] and [-2] + r(3) * [
    1/65536] < r(1) + [35]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    r(3) * [1/65536] # [true] >),subcomponents : (< x : Data | properties :
    none,features : none,subcomponents : none,connections : empty,value : r(1)
    + [35] # [true] > < y : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [-2] + r(3) * [1/65536] #
    [true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/65536] # [true]
    > < outp : DataOutPort | properties : none,content : [-2] + r(3) * [
    1/131072] # [true] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(3) * [
    1/131072] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState
    : loc([2]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2100 | infty}

Solution 172 (state 172)
states: 173  rewrites: 534080
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21] and r(3) + [-2] < r(1) + [22] and r(3) + [-2] < r(1) + [23] and r(3) +
    [-2] < r(1) + [24] and r(3) + [-2] < r(1) + [25] and r(3) + [-2] < r(1) + [
    26] and r(3) + [-2] < r(1) + [27] and r(3) + [-2] < r(1) + [28] and r(3) +
    [-2] < r(1) + [29] and r(3) + [-2] < r(1) + [30] and r(3) + [-2] < r(1) + [
    31] and r(3) + [-2] < r(1) + [32] and r(3) + [-2] < r(1) + [33] and r(3) +
    [-2] < r(1) + [34] and r(3) + [-2] < r(1) + [35]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(3) # [true] >),subcomponents :
    (< x : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(1) + [35] # [true] > < y : Data | properties
    : none,features : none,subcomponents : none,connections : empty,value : r(
    3) + [-2] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : r(3) # [
    true] > < outp : DataOutPort | properties : none,content : r(3) + [-2] # [
    true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2100 | infty}

Solution 173 (state 173)
states: 174  rewrites: 540984
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [0] < [6141/1024] + r(3) * [1/1024] and [0] < [12285/2048] +
    r(3) * [1/2048] and [0] < [24573/4096] + r(3) * [1/4096] and [0] < [
    49149/8192] + r(3) * [1/8192] and [0] < [98301/16384] + r(3) * [1/16384]
    and [0] < [196605/32768] + r(3) * [1/32768] and [0] < [393213/65536] + r(3)
    * [1/65536] and [2] < r(3) and [2] < [3/2] + r(3) * [1/2] and [2] < [9/4] +
    r(3) * [1/4] and [2] < [21/8] + r(3) * [1/8] and [2] < [45/16] + r(3) * [
    1/16] and [2] < [93/32] + r(3) * [1/32] and [2] < [189/64] + r(3) * [1/64]
    and [2] < [381/128] + r(3) * [1/128] and [2] < [765/256] + r(3) * [1/256]
    and [2] < [1533/512] + r(3) * [1/512] and [2] < [3069/1024] + r(3) * [
    1/1024] and [2] < [6141/2048] + r(3) * [1/2048] and [2] < [12285/4096] + r(
    3) * [1/4096] and [2] < [24573/8192] + r(3) * [1/8192] and [2] < [
    49149/16384] + r(3) * [1/16384] and [2] < [98301/32768] + r(3) * [1/32768]
    and [2] < [196605/65536] + r(3) * [1/65536] and [2] < [393213/131072] + r(
    3) * [1/131072] and r(3) + [1] < r(1) + [2] and r(3) + [1] < r(1) + [3] and
    [5/2] + r(3) * [1/2] < r(1) + [4] and [5/2] + r(3) * [1/2] < r(1) + [5] and
    [13/4] + r(3) * [1/4] < r(1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [7]
    and [29/8] + r(3) * [1/8] < r(1) + [8] and [29/8] + r(3) * [1/8] < r(1) + [
    9] and [61/16] + r(3) * [1/16] < r(1) + [10] and [61/16] + r(3) * [1/16] <
    r(1) + [11] and [125/32] + r(3) * [1/32] < r(1) + [12] and [125/32] + r(3)
    * [1/32] < r(1) + [13] and [253/64] + r(3) * [1/64] < r(1) + [14] and [
    253/64] + r(3) * [1/64] < r(1) + [15] and [509/128] + r(3) * [1/128] < r(1)
    + [16] and [509/128] + r(3) * [1/128] < r(1) + [17] and [1021/256] + r(3) *
    [1/256] < r(1) + [18] and [1021/256] + r(3) * [1/256] < r(1) + [19] and [
    2045/512] + r(3) * [1/512] < r(1) + [20] and [2045/512] + r(3) * [1/512] <
    r(1) + [21] and [4093/1024] + r(3) * [1/1024] < r(1) + [22] and [4093/1024]
    + r(3) * [1/1024] < r(1) + [23] and [8189/2048] + r(3) * [1/2048] < r(1) +
    [24] and [8189/2048] + r(3) * [1/2048] < r(1) + [25] and [16381/4096] + r(
    3) * [1/4096] < r(1) + [26] and [16381/4096] + r(3) * [1/4096] < r(1) + [
    27] and [32765/8192] + r(3) * [1/8192] < r(1) + [28] and [32765/8192] + r(
    3) * [1/8192] < r(1) + [29] and [65533/16384] + r(3) * [1/16384] < r(1) + [
    30] and [65533/16384] + r(3) * [1/16384] < r(1) + [31] and [131069/32768] +
    r(3) * [1/32768] < r(1) + [32] and [131069/32768] + r(3) * [1/32768] < r(1)
    + [33] and [262141/65536] + r(3) * [1/65536] < r(1) + [34] and [
    262141/65536] + r(3) * [1/65536] < r(1) + [35]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : [393213/65536] + r(3) * [1/65536]
    # [true] >),subcomponents : (< x : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : r(1) + [35] # [true]
    > < y : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : [262141/65536] + r(3) * [1/65536] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [393213/65536] + r(3) * [
    1/65536] # [true] > < outp : DataOutPort | properties : none,content : [
    524285/131072] + r(3) * [1/131072] # [true] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : [393213/131072] + r(3) * [1/131072] # [true] >,connections : empty,
    varGen : < "c2",10,20 >,currState : loc([2]),completeStates : (loc([0])
    loc([2])),variables : a : Real,transitions : ((loc([0]) -[on dispatch]->
    loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]])
    end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ;
    (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([
    2]) -[on dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),
    connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 ..
    inp)) > | 2100 | infty}

Solution 174 (state 174)
states: 175  rewrites: 545686
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and not [2] < r(0) * [1/4096] and not [2] < r(0)
    * [1/8192] and not [2] < r(0) * [1/16384] and not [2] < r(0) * [1/32768]
    and not [2] < r(0) * [1/65536] and not [2] < r(0) * [1/131072] and not [2]
    < r(0) * [1/262144] and r(2) < r(1) + [1] and [0] < r(0) and [0] < r(0) * [
    1/2] and [0] < r(0) * [1/4] and [0] < r(0) * [1/8] and [0] < r(0) * [1/16]
    and [0] < r(0) * [1/32] and [0] < r(0) * [1/64] and [0] < r(0) * [1/128]
    and [0] < r(0) * [1/256] and [0] < r(0) * [1/512] and [0] < r(0) * [1/1024]
    and [0] < r(0) * [1/2048] and [0] < r(0) * [1/4096] and [0] < r(0) * [
    1/8192] and [0] < r(0) * [1/16384] and [0] < r(0) * [1/32768] and [0] < r(
    0) * [1/65536] and [0] < r(0) * [1/131072] and [-2] + r(0) * [1/2] < r(1) +
    [2] and [-2] + r(0) * [1/2] < r(1) + [3] and [-2] + r(0) * [1/4] < r(1) + [
    4] and [-2] + r(0) * [1/4] < r(1) + [5] and [-2] + r(0) * [1/8] < r(1) + [
    6] and [-2] + r(0) * [1/8] < r(1) + [7] and [-2] + r(0) * [1/16] < r(1) + [
    8] and [-2] + r(0) * [1/16] < r(1) + [9] and [-2] + r(0) * [1/32] < r(1) +
    [10] and [-2] + r(0) * [1/32] < r(1) + [11] and [-2] + r(0) * [1/64] < r(1)
    + [12] and [-2] + r(0) * [1/64] < r(1) + [13] and [-2] + r(0) * [1/128] <
    r(1) + [14] and [-2] + r(0) * [1/128] < r(1) + [15] and [-2] + r(0) * [
    1/256] < r(1) + [16] and [-2] + r(0) * [1/256] < r(1) + [17] and [-2] + r(
    0) * [1/512] < r(1) + [18] and [-2] + r(0) * [1/512] < r(1) + [19] and [-2]
    + r(0) * [1/1024] < r(1) + [20] and [-2] + r(0) * [1/1024] < r(1) + [21]
    and [-2] + r(0) * [1/2048] < r(1) + [22] and [-2] + r(0) * [1/2048] < r(1)
    + [23] and [-2] + r(0) * [1/4096] < r(1) + [24] and [-2] + r(0) * [1/4096]
    < r(1) + [25] and [-2] + r(0) * [1/8192] < r(1) + [26] and [-2] + r(0) * [
    1/8192] < r(1) + [27] and [-2] + r(0) * [1/16384] < r(1) + [28] and [-2] +
    r(0) * [1/16384] < r(1) + [29] and [-2] + r(0) * [1/32768] < r(1) + [30]
    and [-2] + r(0) * [1/32768] < r(1) + [31] and [-2] + r(0) * [1/65536] < r(
    1) + [32] and [-2] + r(0) * [1/65536] < r(1) + [33] and [-2] + r(0) * [
    1/131072] < r(1) + [34] and [-2] + r(0) * [1/131072] < r(1) + [35] and [-2]
    + r(0) * [1/262144] < r(1) + [36]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [-2] + r(0) * [1/262144] # [true] > < outp : DataOutPort |
    properties : none,content : r(0) * [1/262144] # [true] >),subcomponents : (
    < x : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(1) + [36] # [true] > < y : Data | properties
    : none,features : none,subcomponents : none,connections : empty,value : [
    -2] + r(0) * [1/262144] # [true] >),connections : empty,varGen : < "c1",1,2
    >,currState : loc([0]),completeStates : loc([0]),variables : ((a : Real) ;
    b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[
    x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[
    y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),
    loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,features
    : (< inp : DataInPort | properties : none,content : [0] # [false],cache :
    r(0) * [1/131072] # [true] > < outp : DataOutPort | properties : none,
    content : [0] # [false] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(0) * [
    1/262144] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState
    : loc([0]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2160 | infty}

Solution 175 (state 175)
states: 176  rewrites: 550743
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [0] < [6141/1024] + r(0) * [1/2048] and [0]
    < [12285/2048] + r(0) * [1/4096] and [0] < [24573/4096] + r(0) * [1/8192]
    and [0] < [49149/8192] + r(0) * [1/16384] and [0] < [98301/16384] + r(0) *
    [1/32768] and [0] < [196605/32768] + r(0) * [1/65536] and [0] < [
    393213/65536] + r(0) * [1/131072] and [2] < [3/2] + r(0) * [1/4] and [2] <
    [9/4] + r(0) * [1/8] and [2] < [21/8] + r(0) * [1/16] and [2] < [45/16] +
    r(0) * [1/32] and [2] < [93/32] + r(0) * [1/64] and [2] < [189/64] + r(0) *
    [1/128] and [2] < [381/128] + r(0) * [1/256] and [2] < [765/256] + r(0) * [
    1/512] and [2] < [1533/512] + r(0) * [1/1024] and [2] < [3069/1024] + r(0)
    * [1/2048] and [2] < [6141/2048] + r(0) * [1/4096] and [2] < [12285/4096] +
    r(0) * [1/8192] and [2] < [24573/8192] + r(0) * [1/16384] and [2] < [
    49149/16384] + r(0) * [1/32768] and [2] < [98301/32768] + r(0) * [1/65536]
    and [2] < [196605/65536] + r(0) * [1/131072] and [2] < [393213/131072] + r(
    0) * [1/262144] and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2]
    and [1] + r(0) * [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4]
    and [5/2] + r(0) * [1/4] < r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [
    6] and [13/4] + r(0) * [1/8] < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1)
    + [8] and [29/8] + r(0) * [1/16] < r(1) + [9] and [61/16] + r(0) * [1/32] <
    r(1) + [10] and [61/16] + r(0) * [1/32] < r(1) + [11] and [125/32] + r(0) *
    [1/64] < r(1) + [12] and [125/32] + r(0) * [1/64] < r(1) + [13] and [
    253/64] + r(0) * [1/128] < r(1) + [14] and [253/64] + r(0) * [1/128] < r(1)
    + [15] and [509/128] + r(0) * [1/256] < r(1) + [16] and [509/128] + r(0) *
    [1/256] < r(1) + [17] and [1021/256] + r(0) * [1/512] < r(1) + [18] and [
    1021/256] + r(0) * [1/512] < r(1) + [19] and [2045/512] + r(0) * [1/1024] <
    r(1) + [20] and [2045/512] + r(0) * [1/1024] < r(1) + [21] and [4093/1024]
    + r(0) * [1/2048] < r(1) + [22] and [4093/1024] + r(0) * [1/2048] < r(1) +
    [23] and [8189/2048] + r(0) * [1/4096] < r(1) + [24] and [8189/2048] + r(0)
    * [1/4096] < r(1) + [25] and [16381/4096] + r(0) * [1/8192] < r(1) + [26]
    and [16381/4096] + r(0) * [1/8192] < r(1) + [27] and [32765/8192] + r(0) *
    [1/16384] < r(1) + [28] and [32765/8192] + r(0) * [1/16384] < r(1) + [29]
    and [65533/16384] + r(0) * [1/32768] < r(1) + [30] and [65533/16384] + r(0)
    * [1/32768] < r(1) + [31] and [131069/32768] + r(0) * [1/65536] < r(1) + [
    32] and [131069/32768] + r(0) * [1/65536] < r(1) + [33] and [262141/65536]
    + r(0) * [1/131072] < r(1) + [34] and [262141/65536] + r(0) * [1/131072] <
    r(1) + [35] and [524285/131072] + r(0) * [1/262144] < r(1) + [36]) || < c4
    : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [524285/131072] + r(0) *
    [1/262144] # [true] > < outp : DataOutPort | properties : none,content : [
    786429/131072] + r(0) * [1/262144] # [true] >),subcomponents : (< x : Data
    | properties : none,features : none,subcomponents : none,connections :
    empty,value : r(1) + [36] # [true] > < y : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [
    524285/131072] + r(0) * [1/262144] # [true] >),connections : empty,varGen :
    < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : ((a
    : Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{
    x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x]
    > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),
    loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,features
    : (< inp : DataInPort | properties : none,content : [0] # [false],cache : [
    393213/65536] + r(0) * [1/131072] # [true] > < outp : DataOutPort |
    properties : none,content : [0] # [false] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : [393213/131072] + r(0) * [1/262144] # [true] >,connections : empty,
    varGen : < "c2",10,20 >,currState : loc([0]),completeStates : (loc([0])
    loc([2])),variables : a : Real,transitions : ((loc([0]) -[on dispatch]->
    loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]])
    end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ;
    (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([
    2]) -[on dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),
    connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 ..
    inp)) > | 2160 | infty}

Solution 176 (state 176)
states: 177  rewrites: 555390
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and not [2] < r(3) * [1/2048] and not
    [2] < r(3) * [1/4096] and not [2] < r(3) * [1/8192] and not [2] < r(3) * [
    1/16384] and not [2] < r(3) * [1/32768] and not [2] < r(3) * [1/65536] and
    not [2] < r(3) * [1/131072] and r(2) < r(1) + [1] and [0] < r(3) and [0] <
    r(3) * [1/2] and [0] < r(3) * [1/4] and [0] < r(3) * [1/8] and [0] < r(3) *
    [1/16] and [0] < r(3) * [1/32] and [0] < r(3) * [1/64] and [0] < r(3) * [
    1/128] and [0] < r(3) * [1/256] and [0] < r(3) * [1/512] and [0] < r(3) * [
    1/1024] and [0] < r(3) * [1/2048] and [0] < r(3) * [1/4096] and [0] < r(3)
    * [1/8192] and [0] < r(3) * [1/16384] and [0] < r(3) * [1/32768] and [0] <
    r(3) * [1/65536] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and [-2] + r(3) * [1/2] < r(1) + [4] and [-2] + r(3) * [1/2] < r(1) + [5]
    and [-2] + r(3) * [1/4] < r(1) + [6] and [-2] + r(3) * [1/4] < r(1) + [7]
    and [-2] + r(3) * [1/8] < r(1) + [8] and [-2] + r(3) * [1/8] < r(1) + [9]
    and [-2] + r(3) * [1/16] < r(1) + [10] and [-2] + r(3) * [1/16] < r(1) + [
    11] and [-2] + r(3) * [1/32] < r(1) + [12] and [-2] + r(3) * [1/32] < r(1)
    + [13] and [-2] + r(3) * [1/64] < r(1) + [14] and [-2] + r(3) * [1/64] < r(
    1) + [15] and [-2] + r(3) * [1/128] < r(1) + [16] and [-2] + r(3) * [1/128]
    < r(1) + [17] and [-2] + r(3) * [1/256] < r(1) + [18] and [-2] + r(3) * [
    1/256] < r(1) + [19] and [-2] + r(3) * [1/512] < r(1) + [20] and [-2] + r(
    3) * [1/512] < r(1) + [21] and [-2] + r(3) * [1/1024] < r(1) + [22] and [
    -2] + r(3) * [1/1024] < r(1) + [23] and [-2] + r(3) * [1/2048] < r(1) + [
    24] and [-2] + r(3) * [1/2048] < r(1) + [25] and [-2] + r(3) * [1/4096] <
    r(1) + [26] and [-2] + r(3) * [1/4096] < r(1) + [27] and [-2] + r(3) * [
    1/8192] < r(1) + [28] and [-2] + r(3) * [1/8192] < r(1) + [29] and [-2] +
    r(3) * [1/16384] < r(1) + [30] and [-2] + r(3) * [1/16384] < r(1) + [31]
    and [-2] + r(3) * [1/32768] < r(1) + [32] and [-2] + r(3) * [1/32768] < r(
    1) + [33] and [-2] + r(3) * [1/65536] < r(1) + [34] and [-2] + r(3) * [
    1/65536] < r(1) + [35] and [-2] + r(3) * [1/131072] < r(1) + [36]) || < c4
    : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [-2] + r(3) * [1/131072]
    # [true] > < outp : DataOutPort | properties : none,content : r(3) * [
    1/131072] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    36] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [-2] + r(3) * [1/131072] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/65536] # [true]
    > < outp : DataOutPort | properties : none,content : [0] # [false] >),
    subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) * [1/131072] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2160 | infty}

Solution 177 (state 177)
states: 178  rewrites: 558012
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21] and r(3) + [-2] < r(1) + [22] and r(3) + [-2] < r(1) + [23] and r(3) +
    [-2] < r(1) + [24] and r(3) + [-2] < r(1) + [25] and r(3) + [-2] < r(1) + [
    26] and r(3) + [-2] < r(1) + [27] and r(3) + [-2] < r(1) + [28] and r(3) +
    [-2] < r(1) + [29] and r(3) + [-2] < r(1) + [30] and r(3) + [-2] < r(1) + [
    31] and r(3) + [-2] < r(1) + [32] and r(3) + [-2] < r(1) + [33] and r(3) +
    [-2] < r(1) + [34] and r(3) + [-2] < r(1) + [35] and r(3) + [-2] < r(1) + [
    36]) || < c4 : System | properties : ((TimingProperties::Period => {{60}})
    ; HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents :
    (< c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) + [-2] # [true] > <
    outp : DataOutPort | properties : none,content : r(3) # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [36] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : r(3) + [-2] # [true] >),connections : empty,varGen : <
    "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : ((a :
    Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x}
    := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] >
    c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),
    loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,features
    : (< inp : DataInPort | properties : none,content : [0] # [false],cache :
    r(3) # [true] > < outp : DataOutPort | properties : none,content : [0] # [
    false] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2160 | infty}

Solution 178 (state 178)
states: 179  rewrites: 563010
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [0] < [6141/1024] + r(3) * [1/1024] and [0] < [12285/2048] +
    r(3) * [1/2048] and [0] < [24573/4096] + r(3) * [1/4096] and [0] < [
    49149/8192] + r(3) * [1/8192] and [0] < [98301/16384] + r(3) * [1/16384]
    and [0] < [196605/32768] + r(3) * [1/32768] and [0] < [393213/65536] + r(3)
    * [1/65536] and [2] < r(3) and [2] < [3/2] + r(3) * [1/2] and [2] < [9/4] +
    r(3) * [1/4] and [2] < [21/8] + r(3) * [1/8] and [2] < [45/16] + r(3) * [
    1/16] and [2] < [93/32] + r(3) * [1/32] and [2] < [189/64] + r(3) * [1/64]
    and [2] < [381/128] + r(3) * [1/128] and [2] < [765/256] + r(3) * [1/256]
    and [2] < [1533/512] + r(3) * [1/512] and [2] < [3069/1024] + r(3) * [
    1/1024] and [2] < [6141/2048] + r(3) * [1/2048] and [2] < [12285/4096] + r(
    3) * [1/4096] and [2] < [24573/8192] + r(3) * [1/8192] and [2] < [
    49149/16384] + r(3) * [1/16384] and [2] < [98301/32768] + r(3) * [1/32768]
    and [2] < [196605/65536] + r(3) * [1/65536] and [2] < [393213/131072] + r(
    3) * [1/131072] and r(3) + [1] < r(1) + [2] and r(3) + [1] < r(1) + [3] and
    [5/2] + r(3) * [1/2] < r(1) + [4] and [5/2] + r(3) * [1/2] < r(1) + [5] and
    [13/4] + r(3) * [1/4] < r(1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [7]
    and [29/8] + r(3) * [1/8] < r(1) + [8] and [29/8] + r(3) * [1/8] < r(1) + [
    9] and [61/16] + r(3) * [1/16] < r(1) + [10] and [61/16] + r(3) * [1/16] <
    r(1) + [11] and [125/32] + r(3) * [1/32] < r(1) + [12] and [125/32] + r(3)
    * [1/32] < r(1) + [13] and [253/64] + r(3) * [1/64] < r(1) + [14] and [
    253/64] + r(3) * [1/64] < r(1) + [15] and [509/128] + r(3) * [1/128] < r(1)
    + [16] and [509/128] + r(3) * [1/128] < r(1) + [17] and [1021/256] + r(3) *
    [1/256] < r(1) + [18] and [1021/256] + r(3) * [1/256] < r(1) + [19] and [
    2045/512] + r(3) * [1/512] < r(1) + [20] and [2045/512] + r(3) * [1/512] <
    r(1) + [21] and [4093/1024] + r(3) * [1/1024] < r(1) + [22] and [4093/1024]
    + r(3) * [1/1024] < r(1) + [23] and [8189/2048] + r(3) * [1/2048] < r(1) +
    [24] and [8189/2048] + r(3) * [1/2048] < r(1) + [25] and [16381/4096] + r(
    3) * [1/4096] < r(1) + [26] and [16381/4096] + r(3) * [1/4096] < r(1) + [
    27] and [32765/8192] + r(3) * [1/8192] < r(1) + [28] and [32765/8192] + r(
    3) * [1/8192] < r(1) + [29] and [65533/16384] + r(3) * [1/16384] < r(1) + [
    30] and [65533/16384] + r(3) * [1/16384] < r(1) + [31] and [131069/32768] +
    r(3) * [1/32768] < r(1) + [32] and [131069/32768] + r(3) * [1/32768] < r(1)
    + [33] and [262141/65536] + r(3) * [1/65536] < r(1) + [34] and [
    262141/65536] + r(3) * [1/65536] < r(1) + [35] and [524285/131072] + r(3) *
    [1/131072] < r(1) + [36]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [524285/131072] + r(3) * [1/131072] # [true] > < outp : DataOutPort
    | properties : none,content : [786429/131072] + r(3) * [1/131072] # [true]
    >),subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [36] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [524285/131072] + r(3) * [1/131072] # [true] >),connections
    : empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([
    0]),variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : [393213/65536] + r(3) * [1/65536] # [true]
    > < outp : DataOutPort | properties : none,content : [0] # [false] >),
    subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [393213/131072] + r(3) * [
    1/131072] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState
    : loc([0]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2160 | infty}

Solution 179 (state 179)
states: 180  rewrites: 571210
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and not [2] < r(0) * [1/4096] and not [2] < r(0)
    * [1/8192] and not [2] < r(0) * [1/16384] and not [2] < r(0) * [1/32768]
    and not [2] < r(0) * [1/65536] and not [2] < r(0) * [1/131072] and not [2]
    < r(0) * [1/262144] and not [2] < r(0) * [1/524288] and r(2) < r(1) + [1]
    and [0] < r(0) and [0] < r(0) * [1/2] and [0] < r(0) * [1/4] and [0] < r(0)
    * [1/8] and [0] < r(0) * [1/16] and [0] < r(0) * [1/32] and [0] < r(0) * [
    1/64] and [0] < r(0) * [1/128] and [0] < r(0) * [1/256] and [0] < r(0) * [
    1/512] and [0] < r(0) * [1/1024] and [0] < r(0) * [1/2048] and [0] < r(0) *
    [1/4096] and [0] < r(0) * [1/8192] and [0] < r(0) * [1/16384] and [0] < r(
    0) * [1/32768] and [0] < r(0) * [1/65536] and [0] < r(0) * [1/131072] and [
    0] < r(0) * [1/262144] and [-2] + r(0) * [1/2] < r(1) + [2] and [-2] + r(0)
    * [1/2] < r(1) + [3] and [-2] + r(0) * [1/4] < r(1) + [4] and [-2] + r(0) *
    [1/4] < r(1) + [5] and [-2] + r(0) * [1/8] < r(1) + [6] and [-2] + r(0) * [
    1/8] < r(1) + [7] and [-2] + r(0) * [1/16] < r(1) + [8] and [-2] + r(0) * [
    1/16] < r(1) + [9] and [-2] + r(0) * [1/32] < r(1) + [10] and [-2] + r(0) *
    [1/32] < r(1) + [11] and [-2] + r(0) * [1/64] < r(1) + [12] and [-2] + r(0)
    * [1/64] < r(1) + [13] and [-2] + r(0) * [1/128] < r(1) + [14] and [-2] +
    r(0) * [1/128] < r(1) + [15] and [-2] + r(0) * [1/256] < r(1) + [16] and [
    -2] + r(0) * [1/256] < r(1) + [17] and [-2] + r(0) * [1/512] < r(1) + [18]
    and [-2] + r(0) * [1/512] < r(1) + [19] and [-2] + r(0) * [1/1024] < r(1) +
    [20] and [-2] + r(0) * [1/1024] < r(1) + [21] and [-2] + r(0) * [1/2048] <
    r(1) + [22] and [-2] + r(0) * [1/2048] < r(1) + [23] and [-2] + r(0) * [
    1/4096] < r(1) + [24] and [-2] + r(0) * [1/4096] < r(1) + [25] and [-2] +
    r(0) * [1/8192] < r(1) + [26] and [-2] + r(0) * [1/8192] < r(1) + [27] and
    [-2] + r(0) * [1/16384] < r(1) + [28] and [-2] + r(0) * [1/16384] < r(1) +
    [29] and [-2] + r(0) * [1/32768] < r(1) + [30] and [-2] + r(0) * [1/32768]
    < r(1) + [31] and [-2] + r(0) * [1/65536] < r(1) + [32] and [-2] + r(0) * [
    1/65536] < r(1) + [33] and [-2] + r(0) * [1/131072] < r(1) + [34] and [-2]
    + r(0) * [1/131072] < r(1) + [35] and [-2] + r(0) * [1/262144] < r(1) + [
    36] and [-2] + r(0) * [1/262144] < r(1) + [37]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(0) * [1/262144] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [37] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [-2] + r(0) * [1/262144] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(0) * [1/262144] # [true] > < outp :
    DataOutPort | properties : none,content : [-2] + r(0) * [1/524288] # [true]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/524288] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2220 | infty}

Solution 180 (state 180)
states: 181  rewrites: 578542
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [0] < [6141/1024] + r(0) * [1/2048] and [0]
    < [12285/2048] + r(0) * [1/4096] and [0] < [24573/4096] + r(0) * [1/8192]
    and [0] < [49149/8192] + r(0) * [1/16384] and [0] < [98301/16384] + r(0) *
    [1/32768] and [0] < [196605/32768] + r(0) * [1/65536] and [0] < [
    393213/65536] + r(0) * [1/131072] and [0] < [786429/131072] + r(0) * [
    1/262144] and [2] < [3/2] + r(0) * [1/4] and [2] < [9/4] + r(0) * [1/8] and
    [2] < [21/8] + r(0) * [1/16] and [2] < [45/16] + r(0) * [1/32] and [2] < [
    93/32] + r(0) * [1/64] and [2] < [189/64] + r(0) * [1/128] and [2] < [
    381/128] + r(0) * [1/256] and [2] < [765/256] + r(0) * [1/512] and [2] < [
    1533/512] + r(0) * [1/1024] and [2] < [3069/1024] + r(0) * [1/2048] and [2]
    < [6141/2048] + r(0) * [1/4096] and [2] < [12285/4096] + r(0) * [1/8192]
    and [2] < [24573/8192] + r(0) * [1/16384] and [2] < [49149/16384] + r(0) *
    [1/32768] and [2] < [98301/32768] + r(0) * [1/65536] and [2] < [
    196605/65536] + r(0) * [1/131072] and [2] < [393213/131072] + r(0) * [
    1/262144] and [2] < [786429/262144] + r(0) * [1/524288] and [2] < r(0) * [
    1/2] and [1] + r(0) * [1/2] < r(1) + [2] and [1] + r(0) * [1/2] < r(1) + [
    3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [5/2] + r(0) * [1/4] < r(1) +
    [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and [13/4] + r(0) * [1/8] < r(1)
    + [7] and [29/8] + r(0) * [1/16] < r(1) + [8] and [29/8] + r(0) * [1/16] <
    r(1) + [9] and [61/16] + r(0) * [1/32] < r(1) + [10] and [61/16] + r(0) * [
    1/32] < r(1) + [11] and [125/32] + r(0) * [1/64] < r(1) + [12] and [125/32]
    + r(0) * [1/64] < r(1) + [13] and [253/64] + r(0) * [1/128] < r(1) + [14]
    and [253/64] + r(0) * [1/128] < r(1) + [15] and [509/128] + r(0) * [1/256]
    < r(1) + [16] and [509/128] + r(0) * [1/256] < r(1) + [17] and [1021/256] +
    r(0) * [1/512] < r(1) + [18] and [1021/256] + r(0) * [1/512] < r(1) + [19]
    and [2045/512] + r(0) * [1/1024] < r(1) + [20] and [2045/512] + r(0) * [
    1/1024] < r(1) + [21] and [4093/1024] + r(0) * [1/2048] < r(1) + [22] and [
    4093/1024] + r(0) * [1/2048] < r(1) + [23] and [8189/2048] + r(0) * [
    1/4096] < r(1) + [24] and [8189/2048] + r(0) * [1/4096] < r(1) + [25] and [
    16381/4096] + r(0) * [1/8192] < r(1) + [26] and [16381/4096] + r(0) * [
    1/8192] < r(1) + [27] and [32765/8192] + r(0) * [1/16384] < r(1) + [28] and
    [32765/8192] + r(0) * [1/16384] < r(1) + [29] and [65533/16384] + r(0) * [
    1/32768] < r(1) + [30] and [65533/16384] + r(0) * [1/32768] < r(1) + [31]
    and [131069/32768] + r(0) * [1/65536] < r(1) + [32] and [131069/32768] + r(
    0) * [1/65536] < r(1) + [33] and [262141/65536] + r(0) * [1/131072] < r(1)
    + [34] and [262141/65536] + r(0) * [1/131072] < r(1) + [35] and [
    524285/131072] + r(0) * [1/262144] < r(1) + [36] and [524285/131072] + r(0)
    * [1/262144] < r(1) + [37]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    [786429/131072] + r(0) * [1/262144] # [true] >),subcomponents : (< x : Data
    | properties : none,features : none,subcomponents : none,connections :
    empty,value : r(1) + [37] # [true] > < y : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [
    524285/131072] + r(0) * [1/262144] # [true] >),connections : empty,varGen :
    < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : ((a
    : Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{
    x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x]
    > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),
    loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,features
    : (< inp : DataInPort | properties : none,content : [0] # [false],cache : [
    786429/131072] + r(0) * [1/262144] # [true] > < outp : DataOutPort |
    properties : none,content : [1048573/262144] + r(0) * [1/524288] # [true]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [786429/262144] + r(0) * [
    1/524288] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState
    : loc([2]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2220 | infty}

Solution 181 (state 181)
states: 182  rewrites: 586645
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and not [2] < r(3) * [1/2048] and not
    [2] < r(3) * [1/4096] and not [2] < r(3) * [1/8192] and not [2] < r(3) * [
    1/16384] and not [2] < r(3) * [1/32768] and not [2] < r(3) * [1/65536] and
    not [2] < r(3) * [1/131072] and not [2] < r(3) * [1/262144] and r(2) < r(1)
    + [1] and [0] < r(3) and [0] < r(3) * [1/2] and [0] < r(3) * [1/4] and [0]
    < r(3) * [1/8] and [0] < r(3) * [1/16] and [0] < r(3) * [1/32] and [0] < r(
    3) * [1/64] and [0] < r(3) * [1/128] and [0] < r(3) * [1/256] and [0] < r(
    3) * [1/512] and [0] < r(3) * [1/1024] and [0] < r(3) * [1/2048] and [0] <
    r(3) * [1/4096] and [0] < r(3) * [1/8192] and [0] < r(3) * [1/16384] and [
    0] < r(3) * [1/32768] and [0] < r(3) * [1/65536] and [0] < r(3) * [
    1/131072] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3] and [
    -2] + r(3) * [1/2] < r(1) + [4] and [-2] + r(3) * [1/2] < r(1) + [5] and [
    -2] + r(3) * [1/4] < r(1) + [6] and [-2] + r(3) * [1/4] < r(1) + [7] and [
    -2] + r(3) * [1/8] < r(1) + [8] and [-2] + r(3) * [1/8] < r(1) + [9] and [
    -2] + r(3) * [1/16] < r(1) + [10] and [-2] + r(3) * [1/16] < r(1) + [11]
    and [-2] + r(3) * [1/32] < r(1) + [12] and [-2] + r(3) * [1/32] < r(1) + [
    13] and [-2] + r(3) * [1/64] < r(1) + [14] and [-2] + r(3) * [1/64] < r(1)
    + [15] and [-2] + r(3) * [1/128] < r(1) + [16] and [-2] + r(3) * [1/128] <
    r(1) + [17] and [-2] + r(3) * [1/256] < r(1) + [18] and [-2] + r(3) * [
    1/256] < r(1) + [19] and [-2] + r(3) * [1/512] < r(1) + [20] and [-2] + r(
    3) * [1/512] < r(1) + [21] and [-2] + r(3) * [1/1024] < r(1) + [22] and [
    -2] + r(3) * [1/1024] < r(1) + [23] and [-2] + r(3) * [1/2048] < r(1) + [
    24] and [-2] + r(3) * [1/2048] < r(1) + [25] and [-2] + r(3) * [1/4096] <
    r(1) + [26] and [-2] + r(3) * [1/4096] < r(1) + [27] and [-2] + r(3) * [
    1/8192] < r(1) + [28] and [-2] + r(3) * [1/8192] < r(1) + [29] and [-2] +
    r(3) * [1/16384] < r(1) + [30] and [-2] + r(3) * [1/16384] < r(1) + [31]
    and [-2] + r(3) * [1/32768] < r(1) + [32] and [-2] + r(3) * [1/32768] < r(
    1) + [33] and [-2] + r(3) * [1/65536] < r(1) + [34] and [-2] + r(3) * [
    1/65536] < r(1) + [35] and [-2] + r(3) * [1/131072] < r(1) + [36] and [-2]
    + r(3) * [1/131072] < r(1) + [37]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    r(3) * [1/131072] # [true] >),subcomponents : (< x : Data | properties :
    none,features : none,subcomponents : none,connections : empty,value : r(1)
    + [37] # [true] > < y : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [-2] + r(3) * [1/131072] #
    [true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/131072] # [
    true] > < outp : DataOutPort | properties : none,content : [-2] + r(3) * [
    1/262144] # [true] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(3) * [
    1/262144] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState
    : loc([2]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2220 | infty}

Solution 182 (state 182)
states: 183  rewrites: 589785
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21] and r(3) + [-2] < r(1) + [22] and r(3) + [-2] < r(1) + [23] and r(3) +
    [-2] < r(1) + [24] and r(3) + [-2] < r(1) + [25] and r(3) + [-2] < r(1) + [
    26] and r(3) + [-2] < r(1) + [27] and r(3) + [-2] < r(1) + [28] and r(3) +
    [-2] < r(1) + [29] and r(3) + [-2] < r(1) + [30] and r(3) + [-2] < r(1) + [
    31] and r(3) + [-2] < r(1) + [32] and r(3) + [-2] < r(1) + [33] and r(3) +
    [-2] < r(1) + [34] and r(3) + [-2] < r(1) + [35] and r(3) + [-2] < r(1) + [
    36] and r(3) + [-2] < r(1) + [37]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    r(3) # [true] >),subcomponents : (< x : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : r(1) + [37] # [true]
    > < y : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(3) + [-2] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(3) # [true] > < outp : DataOutPort |
    properties : none,content : r(3) + [-2] # [true] >),subcomponents : < z :
    Data | properties : none,features : none,subcomponents : none,connections :
    empty,value : r(3) # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([2]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2220 | infty}

Solution 183 (state 183)
states: 184  rewrites: 597033
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [0] < [6141/1024] + r(3) * [1/1024] and [0] < [12285/2048] +
    r(3) * [1/2048] and [0] < [24573/4096] + r(3) * [1/4096] and [0] < [
    49149/8192] + r(3) * [1/8192] and [0] < [98301/16384] + r(3) * [1/16384]
    and [0] < [196605/32768] + r(3) * [1/32768] and [0] < [393213/65536] + r(3)
    * [1/65536] and [0] < [786429/131072] + r(3) * [1/131072] and [2] < r(3)
    and [2] < [3/2] + r(3) * [1/2] and [2] < [9/4] + r(3) * [1/4] and [2] < [
    21/8] + r(3) * [1/8] and [2] < [45/16] + r(3) * [1/16] and [2] < [93/32] +
    r(3) * [1/32] and [2] < [189/64] + r(3) * [1/64] and [2] < [381/128] + r(3)
    * [1/128] and [2] < [765/256] + r(3) * [1/256] and [2] < [1533/512] + r(3)
    * [1/512] and [2] < [3069/1024] + r(3) * [1/1024] and [2] < [6141/2048] +
    r(3) * [1/2048] and [2] < [12285/4096] + r(3) * [1/4096] and [2] < [
    24573/8192] + r(3) * [1/8192] and [2] < [49149/16384] + r(3) * [1/16384]
    and [2] < [98301/32768] + r(3) * [1/32768] and [2] < [196605/65536] + r(3)
    * [1/65536] and [2] < [393213/131072] + r(3) * [1/131072] and [2] < [
    786429/262144] + r(3) * [1/262144] and r(3) + [1] < r(1) + [2] and r(3) + [
    1] < r(1) + [3] and [5/2] + r(3) * [1/2] < r(1) + [4] and [5/2] + r(3) * [
    1/2] < r(1) + [5] and [13/4] + r(3) * [1/4] < r(1) + [6] and [13/4] + r(3)
    * [1/4] < r(1) + [7] and [29/8] + r(3) * [1/8] < r(1) + [8] and [29/8] + r(
    3) * [1/8] < r(1) + [9] and [61/16] + r(3) * [1/16] < r(1) + [10] and [
    61/16] + r(3) * [1/16] < r(1) + [11] and [125/32] + r(3) * [1/32] < r(1) +
    [12] and [125/32] + r(3) * [1/32] < r(1) + [13] and [253/64] + r(3) * [
    1/64] < r(1) + [14] and [253/64] + r(3) * [1/64] < r(1) + [15] and [
    509/128] + r(3) * [1/128] < r(1) + [16] and [509/128] + r(3) * [1/128] < r(
    1) + [17] and [1021/256] + r(3) * [1/256] < r(1) + [18] and [1021/256] + r(
    3) * [1/256] < r(1) + [19] and [2045/512] + r(3) * [1/512] < r(1) + [20]
    and [2045/512] + r(3) * [1/512] < r(1) + [21] and [4093/1024] + r(3) * [
    1/1024] < r(1) + [22] and [4093/1024] + r(3) * [1/1024] < r(1) + [23] and [
    8189/2048] + r(3) * [1/2048] < r(1) + [24] and [8189/2048] + r(3) * [
    1/2048] < r(1) + [25] and [16381/4096] + r(3) * [1/4096] < r(1) + [26] and
    [16381/4096] + r(3) * [1/4096] < r(1) + [27] and [32765/8192] + r(3) * [
    1/8192] < r(1) + [28] and [32765/8192] + r(3) * [1/8192] < r(1) + [29] and
    [65533/16384] + r(3) * [1/16384] < r(1) + [30] and [65533/16384] + r(3) * [
    1/16384] < r(1) + [31] and [131069/32768] + r(3) * [1/32768] < r(1) + [32]
    and [131069/32768] + r(3) * [1/32768] < r(1) + [33] and [262141/65536] + r(
    3) * [1/65536] < r(1) + [34] and [262141/65536] + r(3) * [1/65536] < r(1) +
    [35] and [524285/131072] + r(3) * [1/131072] < r(1) + [36] and [
    524285/131072] + r(3) * [1/131072] < r(1) + [37]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : [786429/131072] + r(3) * [
    1/131072] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    37] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [524285/131072] + r(3) * [1/131072] # [
    true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [786429/131072] + r(3) *
    [1/131072] # [true] > < outp : DataOutPort | properties : none,content : [
    1048573/262144] + r(3) * [1/262144] # [true] >),subcomponents : < z : Data
    | properties : none,features : none,subcomponents : none,connections :
    empty,value : [786429/262144] + r(3) * [1/262144] # [true] >,connections :
    empty,varGen : < "c2",10,20 >,currState : loc([2]),completeStates : (loc([
    0]) loc([2])),variables : a : Real,transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[
    5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] -
    [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[
    1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound : 10,
    transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2 ..
    outp) --> (c1 .. inp)) > | 2220 | infty}

Solution 184 (state 184)
states: 185  rewrites: 601972
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and not [2] < r(0) * [1/4096] and not [2] < r(0)
    * [1/8192] and not [2] < r(0) * [1/16384] and not [2] < r(0) * [1/32768]
    and not [2] < r(0) * [1/65536] and not [2] < r(0) * [1/131072] and not [2]
    < r(0) * [1/262144] and not [2] < r(0) * [1/524288] and r(2) < r(1) + [1]
    and [0] < r(0) and [0] < r(0) * [1/2] and [0] < r(0) * [1/4] and [0] < r(0)
    * [1/8] and [0] < r(0) * [1/16] and [0] < r(0) * [1/32] and [0] < r(0) * [
    1/64] and [0] < r(0) * [1/128] and [0] < r(0) * [1/256] and [0] < r(0) * [
    1/512] and [0] < r(0) * [1/1024] and [0] < r(0) * [1/2048] and [0] < r(0) *
    [1/4096] and [0] < r(0) * [1/8192] and [0] < r(0) * [1/16384] and [0] < r(
    0) * [1/32768] and [0] < r(0) * [1/65536] and [0] < r(0) * [1/131072] and [
    0] < r(0) * [1/262144] and [-2] + r(0) * [1/2] < r(1) + [2] and [-2] + r(0)
    * [1/2] < r(1) + [3] and [-2] + r(0) * [1/4] < r(1) + [4] and [-2] + r(0) *
    [1/4] < r(1) + [5] and [-2] + r(0) * [1/8] < r(1) + [6] and [-2] + r(0) * [
    1/8] < r(1) + [7] and [-2] + r(0) * [1/16] < r(1) + [8] and [-2] + r(0) * [
    1/16] < r(1) + [9] and [-2] + r(0) * [1/32] < r(1) + [10] and [-2] + r(0) *
    [1/32] < r(1) + [11] and [-2] + r(0) * [1/64] < r(1) + [12] and [-2] + r(0)
    * [1/64] < r(1) + [13] and [-2] + r(0) * [1/128] < r(1) + [14] and [-2] +
    r(0) * [1/128] < r(1) + [15] and [-2] + r(0) * [1/256] < r(1) + [16] and [
    -2] + r(0) * [1/256] < r(1) + [17] and [-2] + r(0) * [1/512] < r(1) + [18]
    and [-2] + r(0) * [1/512] < r(1) + [19] and [-2] + r(0) * [1/1024] < r(1) +
    [20] and [-2] + r(0) * [1/1024] < r(1) + [21] and [-2] + r(0) * [1/2048] <
    r(1) + [22] and [-2] + r(0) * [1/2048] < r(1) + [23] and [-2] + r(0) * [
    1/4096] < r(1) + [24] and [-2] + r(0) * [1/4096] < r(1) + [25] and [-2] +
    r(0) * [1/8192] < r(1) + [26] and [-2] + r(0) * [1/8192] < r(1) + [27] and
    [-2] + r(0) * [1/16384] < r(1) + [28] and [-2] + r(0) * [1/16384] < r(1) +
    [29] and [-2] + r(0) * [1/32768] < r(1) + [30] and [-2] + r(0) * [1/32768]
    < r(1) + [31] and [-2] + r(0) * [1/65536] < r(1) + [32] and [-2] + r(0) * [
    1/65536] < r(1) + [33] and [-2] + r(0) * [1/131072] < r(1) + [34] and [-2]
    + r(0) * [1/131072] < r(1) + [35] and [-2] + r(0) * [1/262144] < r(1) + [
    36] and [-2] + r(0) * [1/262144] < r(1) + [37] and [-2] + r(0) * [1/524288]
    < r(1) + [38]) || < c4 : System | properties : ((TimingProperties::Period
    => {{60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [-2] + r(0)
    * [1/524288] # [true] > < outp : DataOutPort | properties : none,content :
    r(0) * [1/524288] # [true] >),subcomponents : (< x : Data | properties :
    none,features : none,subcomponents : none,connections : empty,value : r(1)
    + [38] # [true] > < y : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [-2] + r(0) * [1/524288] #
    [true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(0) * [1/262144] # [
    true] > < outp : DataOutPort | properties : none,content : [0] # [false]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/524288] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2280 | infty}

Solution 185 (state 185)
states: 186  rewrites: 607287
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [0] < [6141/1024] + r(0) * [1/2048] and [0]
    < [12285/2048] + r(0) * [1/4096] and [0] < [24573/4096] + r(0) * [1/8192]
    and [0] < [49149/8192] + r(0) * [1/16384] and [0] < [98301/16384] + r(0) *
    [1/32768] and [0] < [196605/32768] + r(0) * [1/65536] and [0] < [
    393213/65536] + r(0) * [1/131072] and [0] < [786429/131072] + r(0) * [
    1/262144] and [2] < [3/2] + r(0) * [1/4] and [2] < [9/4] + r(0) * [1/8] and
    [2] < [21/8] + r(0) * [1/16] and [2] < [45/16] + r(0) * [1/32] and [2] < [
    93/32] + r(0) * [1/64] and [2] < [189/64] + r(0) * [1/128] and [2] < [
    381/128] + r(0) * [1/256] and [2] < [765/256] + r(0) * [1/512] and [2] < [
    1533/512] + r(0) * [1/1024] and [2] < [3069/1024] + r(0) * [1/2048] and [2]
    < [6141/2048] + r(0) * [1/4096] and [2] < [12285/4096] + r(0) * [1/8192]
    and [2] < [24573/8192] + r(0) * [1/16384] and [2] < [49149/16384] + r(0) *
    [1/32768] and [2] < [98301/32768] + r(0) * [1/65536] and [2] < [
    196605/65536] + r(0) * [1/131072] and [2] < [393213/131072] + r(0) * [
    1/262144] and [2] < [786429/262144] + r(0) * [1/524288] and [2] < r(0) * [
    1/2] and [1] + r(0) * [1/2] < r(1) + [2] and [1] + r(0) * [1/2] < r(1) + [
    3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [5/2] + r(0) * [1/4] < r(1) +
    [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and [13/4] + r(0) * [1/8] < r(1)
    + [7] and [29/8] + r(0) * [1/16] < r(1) + [8] and [29/8] + r(0) * [1/16] <
    r(1) + [9] and [61/16] + r(0) * [1/32] < r(1) + [10] and [61/16] + r(0) * [
    1/32] < r(1) + [11] and [125/32] + r(0) * [1/64] < r(1) + [12] and [125/32]
    + r(0) * [1/64] < r(1) + [13] and [253/64] + r(0) * [1/128] < r(1) + [14]
    and [253/64] + r(0) * [1/128] < r(1) + [15] and [509/128] + r(0) * [1/256]
    < r(1) + [16] and [509/128] + r(0) * [1/256] < r(1) + [17] and [1021/256] +
    r(0) * [1/512] < r(1) + [18] and [1021/256] + r(0) * [1/512] < r(1) + [19]
    and [2045/512] + r(0) * [1/1024] < r(1) + [20] and [2045/512] + r(0) * [
    1/1024] < r(1) + [21] and [4093/1024] + r(0) * [1/2048] < r(1) + [22] and [
    4093/1024] + r(0) * [1/2048] < r(1) + [23] and [8189/2048] + r(0) * [
    1/4096] < r(1) + [24] and [8189/2048] + r(0) * [1/4096] < r(1) + [25] and [
    16381/4096] + r(0) * [1/8192] < r(1) + [26] and [16381/4096] + r(0) * [
    1/8192] < r(1) + [27] and [32765/8192] + r(0) * [1/16384] < r(1) + [28] and
    [32765/8192] + r(0) * [1/16384] < r(1) + [29] and [65533/16384] + r(0) * [
    1/32768] < r(1) + [30] and [65533/16384] + r(0) * [1/32768] < r(1) + [31]
    and [131069/32768] + r(0) * [1/65536] < r(1) + [32] and [131069/32768] + r(
    0) * [1/65536] < r(1) + [33] and [262141/65536] + r(0) * [1/131072] < r(1)
    + [34] and [262141/65536] + r(0) * [1/131072] < r(1) + [35] and [
    524285/131072] + r(0) * [1/262144] < r(1) + [36] and [524285/131072] + r(0)
    * [1/262144] < r(1) + [37] and [1048573/262144] + r(0) * [1/524288] < r(1)
    + [38]) || < c4 : System | properties : ((TimingProperties::Period => {{
    60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [
    1048573/262144] + r(0) * [1/524288] # [true] > < outp : DataOutPort |
    properties : none,content : [1572861/262144] + r(0) * [1/524288] # [true]
    >),subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [38] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [1048573/262144] + r(0) * [1/524288] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [786429/131072] + r(0) *
    [1/262144] # [true] > < outp : DataOutPort | properties : none,content : [
    0] # [false] >),subcomponents : < z : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [786429/262144] + r(
    0) * [1/524288] # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([0]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2280 | infty}

Solution 186 (state 186)
states: 187  rewrites: 612171
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and not [2] < r(3) * [1/2048] and not
    [2] < r(3) * [1/4096] and not [2] < r(3) * [1/8192] and not [2] < r(3) * [
    1/16384] and not [2] < r(3) * [1/32768] and not [2] < r(3) * [1/65536] and
    not [2] < r(3) * [1/131072] and not [2] < r(3) * [1/262144] and r(2) < r(1)
    + [1] and [0] < r(3) and [0] < r(3) * [1/2] and [0] < r(3) * [1/4] and [0]
    < r(3) * [1/8] and [0] < r(3) * [1/16] and [0] < r(3) * [1/32] and [0] < r(
    3) * [1/64] and [0] < r(3) * [1/128] and [0] < r(3) * [1/256] and [0] < r(
    3) * [1/512] and [0] < r(3) * [1/1024] and [0] < r(3) * [1/2048] and [0] <
    r(3) * [1/4096] and [0] < r(3) * [1/8192] and [0] < r(3) * [1/16384] and [
    0] < r(3) * [1/32768] and [0] < r(3) * [1/65536] and [0] < r(3) * [
    1/131072] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3] and [
    -2] + r(3) * [1/2] < r(1) + [4] and [-2] + r(3) * [1/2] < r(1) + [5] and [
    -2] + r(3) * [1/4] < r(1) + [6] and [-2] + r(3) * [1/4] < r(1) + [7] and [
    -2] + r(3) * [1/8] < r(1) + [8] and [-2] + r(3) * [1/8] < r(1) + [9] and [
    -2] + r(3) * [1/16] < r(1) + [10] and [-2] + r(3) * [1/16] < r(1) + [11]
    and [-2] + r(3) * [1/32] < r(1) + [12] and [-2] + r(3) * [1/32] < r(1) + [
    13] and [-2] + r(3) * [1/64] < r(1) + [14] and [-2] + r(3) * [1/64] < r(1)
    + [15] and [-2] + r(3) * [1/128] < r(1) + [16] and [-2] + r(3) * [1/128] <
    r(1) + [17] and [-2] + r(3) * [1/256] < r(1) + [18] and [-2] + r(3) * [
    1/256] < r(1) + [19] and [-2] + r(3) * [1/512] < r(1) + [20] and [-2] + r(
    3) * [1/512] < r(1) + [21] and [-2] + r(3) * [1/1024] < r(1) + [22] and [
    -2] + r(3) * [1/1024] < r(1) + [23] and [-2] + r(3) * [1/2048] < r(1) + [
    24] and [-2] + r(3) * [1/2048] < r(1) + [25] and [-2] + r(3) * [1/4096] <
    r(1) + [26] and [-2] + r(3) * [1/4096] < r(1) + [27] and [-2] + r(3) * [
    1/8192] < r(1) + [28] and [-2] + r(3) * [1/8192] < r(1) + [29] and [-2] +
    r(3) * [1/16384] < r(1) + [30] and [-2] + r(3) * [1/16384] < r(1) + [31]
    and [-2] + r(3) * [1/32768] < r(1) + [32] and [-2] + r(3) * [1/32768] < r(
    1) + [33] and [-2] + r(3) * [1/65536] < r(1) + [34] and [-2] + r(3) * [
    1/65536] < r(1) + [35] and [-2] + r(3) * [1/131072] < r(1) + [36] and [-2]
    + r(3) * [1/131072] < r(1) + [37] and [-2] + r(3) * [1/262144] < r(1) + [
    38]) || < c4 : System | properties : ((TimingProperties::Period => {{60}})
    ; HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents :
    (< c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [-2] + r(3) * [1/262144]
    # [true] > < outp : DataOutPort | properties : none,content : r(3) * [
    1/262144] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    38] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [-2] + r(3) * [1/262144] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/131072] # [
    true] > < outp : DataOutPort | properties : none,content : [0] # [false]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) * [1/262144] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2280 | infty}

Solution 187 (state 187)
states: 188  rewrites: 614907
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21] and r(3) + [-2] < r(1) + [22] and r(3) + [-2] < r(1) + [23] and r(3) +
    [-2] < r(1) + [24] and r(3) + [-2] < r(1) + [25] and r(3) + [-2] < r(1) + [
    26] and r(3) + [-2] < r(1) + [27] and r(3) + [-2] < r(1) + [28] and r(3) +
    [-2] < r(1) + [29] and r(3) + [-2] < r(1) + [30] and r(3) + [-2] < r(1) + [
    31] and r(3) + [-2] < r(1) + [32] and r(3) + [-2] < r(1) + [33] and r(3) +
    [-2] < r(1) + [34] and r(3) + [-2] < r(1) + [35] and r(3) + [-2] < r(1) + [
    36] and r(3) + [-2] < r(1) + [37] and r(3) + [-2] < r(1) + [38]) || < c4 :
    System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) + [-2] # [true] > <
    outp : DataOutPort | properties : none,content : r(3) # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [38] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : r(3) + [-2] # [true] >),connections : empty,varGen : <
    "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : ((a :
    Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x}
    := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] >
    c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),
    loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,features
    : (< inp : DataInPort | properties : none,content : [0] # [false],cache :
    r(3) # [true] > < outp : DataOutPort | properties : none,content : [0] # [
    false] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2280 | infty}

Solution 188 (state 188)
states: 189  rewrites: 620163
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [0] < [6141/1024] + r(3) * [1/1024] and [0] < [12285/2048] +
    r(3) * [1/2048] and [0] < [24573/4096] + r(3) * [1/4096] and [0] < [
    49149/8192] + r(3) * [1/8192] and [0] < [98301/16384] + r(3) * [1/16384]
    and [0] < [196605/32768] + r(3) * [1/32768] and [0] < [393213/65536] + r(3)
    * [1/65536] and [0] < [786429/131072] + r(3) * [1/131072] and [2] < r(3)
    and [2] < [3/2] + r(3) * [1/2] and [2] < [9/4] + r(3) * [1/4] and [2] < [
    21/8] + r(3) * [1/8] and [2] < [45/16] + r(3) * [1/16] and [2] < [93/32] +
    r(3) * [1/32] and [2] < [189/64] + r(3) * [1/64] and [2] < [381/128] + r(3)
    * [1/128] and [2] < [765/256] + r(3) * [1/256] and [2] < [1533/512] + r(3)
    * [1/512] and [2] < [3069/1024] + r(3) * [1/1024] and [2] < [6141/2048] +
    r(3) * [1/2048] and [2] < [12285/4096] + r(3) * [1/4096] and [2] < [
    24573/8192] + r(3) * [1/8192] and [2] < [49149/16384] + r(3) * [1/16384]
    and [2] < [98301/32768] + r(3) * [1/32768] and [2] < [196605/65536] + r(3)
    * [1/65536] and [2] < [393213/131072] + r(3) * [1/131072] and [2] < [
    786429/262144] + r(3) * [1/262144] and r(3) + [1] < r(1) + [2] and r(3) + [
    1] < r(1) + [3] and [5/2] + r(3) * [1/2] < r(1) + [4] and [5/2] + r(3) * [
    1/2] < r(1) + [5] and [13/4] + r(3) * [1/4] < r(1) + [6] and [13/4] + r(3)
    * [1/4] < r(1) + [7] and [29/8] + r(3) * [1/8] < r(1) + [8] and [29/8] + r(
    3) * [1/8] < r(1) + [9] and [61/16] + r(3) * [1/16] < r(1) + [10] and [
    61/16] + r(3) * [1/16] < r(1) + [11] and [125/32] + r(3) * [1/32] < r(1) +
    [12] and [125/32] + r(3) * [1/32] < r(1) + [13] and [253/64] + r(3) * [
    1/64] < r(1) + [14] and [253/64] + r(3) * [1/64] < r(1) + [15] and [
    509/128] + r(3) * [1/128] < r(1) + [16] and [509/128] + r(3) * [1/128] < r(
    1) + [17] and [1021/256] + r(3) * [1/256] < r(1) + [18] and [1021/256] + r(
    3) * [1/256] < r(1) + [19] and [2045/512] + r(3) * [1/512] < r(1) + [20]
    and [2045/512] + r(3) * [1/512] < r(1) + [21] and [4093/1024] + r(3) * [
    1/1024] < r(1) + [22] and [4093/1024] + r(3) * [1/1024] < r(1) + [23] and [
    8189/2048] + r(3) * [1/2048] < r(1) + [24] and [8189/2048] + r(3) * [
    1/2048] < r(1) + [25] and [16381/4096] + r(3) * [1/4096] < r(1) + [26] and
    [16381/4096] + r(3) * [1/4096] < r(1) + [27] and [32765/8192] + r(3) * [
    1/8192] < r(1) + [28] and [32765/8192] + r(3) * [1/8192] < r(1) + [29] and
    [65533/16384] + r(3) * [1/16384] < r(1) + [30] and [65533/16384] + r(3) * [
    1/16384] < r(1) + [31] and [131069/32768] + r(3) * [1/32768] < r(1) + [32]
    and [131069/32768] + r(3) * [1/32768] < r(1) + [33] and [262141/65536] + r(
    3) * [1/65536] < r(1) + [34] and [262141/65536] + r(3) * [1/65536] < r(1) +
    [35] and [524285/131072] + r(3) * [1/131072] < r(1) + [36] and [
    524285/131072] + r(3) * [1/131072] < r(1) + [37] and [1048573/262144] + r(
    3) * [1/262144] < r(1) + [38]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [1048573/262144] + r(3) * [1/262144] # [true] > < outp :
    DataOutPort | properties : none,content : [1572861/262144] + r(3) * [
    1/262144] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    38] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [1048573/262144] + r(3) * [1/262144] # [
    true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [786429/131072] + r(3) *
    [1/131072] # [true] > < outp : DataOutPort | properties : none,content : [
    0] # [false] >),subcomponents : < z : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [786429/262144] + r(
    3) * [1/262144] # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([0]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2280 | infty}

Solution 189 (state 189)
states: 190  rewrites: 628758
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and not [2] < r(0) * [1/4096] and not [2] < r(0)
    * [1/8192] and not [2] < r(0) * [1/16384] and not [2] < r(0) * [1/32768]
    and not [2] < r(0) * [1/65536] and not [2] < r(0) * [1/131072] and not [2]
    < r(0) * [1/262144] and not [2] < r(0) * [1/524288] and not [2] < r(0) * [
    1/1048576] and r(2) < r(1) + [1] and [0] < r(0) and [0] < r(0) * [1/2] and
    [0] < r(0) * [1/4] and [0] < r(0) * [1/8] and [0] < r(0) * [1/16] and [0] <
    r(0) * [1/32] and [0] < r(0) * [1/64] and [0] < r(0) * [1/128] and [0] < r(
    0) * [1/256] and [0] < r(0) * [1/512] and [0] < r(0) * [1/1024] and [0] <
    r(0) * [1/2048] and [0] < r(0) * [1/4096] and [0] < r(0) * [1/8192] and [0]
    < r(0) * [1/16384] and [0] < r(0) * [1/32768] and [0] < r(0) * [1/65536]
    and [0] < r(0) * [1/131072] and [0] < r(0) * [1/262144] and [0] < r(0) * [
    1/524288] and [-2] + r(0) * [1/2] < r(1) + [2] and [-2] + r(0) * [1/2] < r(
    1) + [3] and [-2] + r(0) * [1/4] < r(1) + [4] and [-2] + r(0) * [1/4] < r(
    1) + [5] and [-2] + r(0) * [1/8] < r(1) + [6] and [-2] + r(0) * [1/8] < r(
    1) + [7] and [-2] + r(0) * [1/16] < r(1) + [8] and [-2] + r(0) * [1/16] <
    r(1) + [9] and [-2] + r(0) * [1/32] < r(1) + [10] and [-2] + r(0) * [1/32]
    < r(1) + [11] and [-2] + r(0) * [1/64] < r(1) + [12] and [-2] + r(0) * [
    1/64] < r(1) + [13] and [-2] + r(0) * [1/128] < r(1) + [14] and [-2] + r(0)
    * [1/128] < r(1) + [15] and [-2] + r(0) * [1/256] < r(1) + [16] and [-2] +
    r(0) * [1/256] < r(1) + [17] and [-2] + r(0) * [1/512] < r(1) + [18] and [
    -2] + r(0) * [1/512] < r(1) + [19] and [-2] + r(0) * [1/1024] < r(1) + [20]
    and [-2] + r(0) * [1/1024] < r(1) + [21] and [-2] + r(0) * [1/2048] < r(1)
    + [22] and [-2] + r(0) * [1/2048] < r(1) + [23] and [-2] + r(0) * [1/4096]
    < r(1) + [24] and [-2] + r(0) * [1/4096] < r(1) + [25] and [-2] + r(0) * [
    1/8192] < r(1) + [26] and [-2] + r(0) * [1/8192] < r(1) + [27] and [-2] +
    r(0) * [1/16384] < r(1) + [28] and [-2] + r(0) * [1/16384] < r(1) + [29]
    and [-2] + r(0) * [1/32768] < r(1) + [30] and [-2] + r(0) * [1/32768] < r(
    1) + [31] and [-2] + r(0) * [1/65536] < r(1) + [32] and [-2] + r(0) * [
    1/65536] < r(1) + [33] and [-2] + r(0) * [1/131072] < r(1) + [34] and [-2]
    + r(0) * [1/131072] < r(1) + [35] and [-2] + r(0) * [1/262144] < r(1) + [
    36] and [-2] + r(0) * [1/262144] < r(1) + [37] and [-2] + r(0) * [1/524288]
    < r(1) + [38] and [-2] + r(0) * [1/524288] < r(1) + [39]) || < c4 : System
    | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(0) * [1/524288] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [39] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [-2] + r(0) * [1/524288] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(0) * [1/524288] # [true] > < outp :
    DataOutPort | properties : none,content : [-2] + r(0) * [1/1048576] # [
    true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/1048576] # [
    true] >,connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2340 | infty}

Solution 190 (state 190)
states: 191  rewrites: 636434
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [0] < [6141/1024] + r(0) * [1/2048] and [0]
    < [12285/2048] + r(0) * [1/4096] and [0] < [24573/4096] + r(0) * [1/8192]
    and [0] < [49149/8192] + r(0) * [1/16384] and [0] < [98301/16384] + r(0) *
    [1/32768] and [0] < [196605/32768] + r(0) * [1/65536] and [0] < [
    393213/65536] + r(0) * [1/131072] and [0] < [786429/131072] + r(0) * [
    1/262144] and [0] < [1572861/262144] + r(0) * [1/524288] and [2] < [3/2] +
    r(0) * [1/4] and [2] < [9/4] + r(0) * [1/8] and [2] < [21/8] + r(0) * [
    1/16] and [2] < [45/16] + r(0) * [1/32] and [2] < [93/32] + r(0) * [1/64]
    and [2] < [189/64] + r(0) * [1/128] and [2] < [381/128] + r(0) * [1/256]
    and [2] < [765/256] + r(0) * [1/512] and [2] < [1533/512] + r(0) * [1/1024]
    and [2] < [3069/1024] + r(0) * [1/2048] and [2] < [6141/2048] + r(0) * [
    1/4096] and [2] < [12285/4096] + r(0) * [1/8192] and [2] < [24573/8192] +
    r(0) * [1/16384] and [2] < [49149/16384] + r(0) * [1/32768] and [2] < [
    98301/32768] + r(0) * [1/65536] and [2] < [196605/65536] + r(0) * [
    1/131072] and [2] < [393213/131072] + r(0) * [1/262144] and [2] < [
    786429/262144] + r(0) * [1/524288] and [2] < [1572861/524288] + r(0) * [
    1/1048576] and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2] and [
    1] + r(0) * [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [
    5/2] + r(0) * [1/4] < r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and
    [13/4] + r(0) * [1/8] < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1) + [8]
    and [29/8] + r(0) * [1/16] < r(1) + [9] and [61/16] + r(0) * [1/32] < r(1)
    + [10] and [61/16] + r(0) * [1/32] < r(1) + [11] and [125/32] + r(0) * [
    1/64] < r(1) + [12] and [125/32] + r(0) * [1/64] < r(1) + [13] and [253/64]
    + r(0) * [1/128] < r(1) + [14] and [253/64] + r(0) * [1/128] < r(1) + [15]
    and [509/128] + r(0) * [1/256] < r(1) + [16] and [509/128] + r(0) * [1/256]
    < r(1) + [17] and [1021/256] + r(0) * [1/512] < r(1) + [18] and [1021/256]
    + r(0) * [1/512] < r(1) + [19] and [2045/512] + r(0) * [1/1024] < r(1) + [
    20] and [2045/512] + r(0) * [1/1024] < r(1) + [21] and [4093/1024] + r(0) *
    [1/2048] < r(1) + [22] and [4093/1024] + r(0) * [1/2048] < r(1) + [23] and
    [8189/2048] + r(0) * [1/4096] < r(1) + [24] and [8189/2048] + r(0) * [
    1/4096] < r(1) + [25] and [16381/4096] + r(0) * [1/8192] < r(1) + [26] and
    [16381/4096] + r(0) * [1/8192] < r(1) + [27] and [32765/8192] + r(0) * [
    1/16384] < r(1) + [28] and [32765/8192] + r(0) * [1/16384] < r(1) + [29]
    and [65533/16384] + r(0) * [1/32768] < r(1) + [30] and [65533/16384] + r(0)
    * [1/32768] < r(1) + [31] and [131069/32768] + r(0) * [1/65536] < r(1) + [
    32] and [131069/32768] + r(0) * [1/65536] < r(1) + [33] and [262141/65536]
    + r(0) * [1/131072] < r(1) + [34] and [262141/65536] + r(0) * [1/131072] <
    r(1) + [35] and [524285/131072] + r(0) * [1/262144] < r(1) + [36] and [
    524285/131072] + r(0) * [1/262144] < r(1) + [37] and [1048573/262144] + r(
    0) * [1/524288] < r(1) + [38] and [1048573/262144] + r(0) * [1/524288] < r(
    1) + [39]) || < c4 : System | properties : ((TimingProperties::Period => {{
    60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [0] # [
    false] > < outp : DataOutPort | properties : none,content : [
    1572861/262144] + r(0) * [1/524288] # [true] >),subcomponents : (< x : Data
    | properties : none,features : none,subcomponents : none,connections :
    empty,value : r(1) + [39] # [true] > < y : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [
    1048573/262144] + r(0) * [1/524288] # [true] >),connections : empty,varGen
    : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : (
    (a : Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {
    (c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[
    c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[
    1]])}),loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [1572861/262144] + r(0) * [1/524288] # [true] > < outp :
    DataOutPort | properties : none,content : [2097149/524288] + r(0) * [
    1/1048576] # [true] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [
    1572861/524288] + r(0) * [1/1048576] # [true] >,connections : empty,varGen
    : < "c2",10,20 >,currState : loc([2]),completeStates : (loc([0]) loc([2])),
    variables : a : Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(
    v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (
    loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1])
    -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on
    dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections
    : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2340
    | infty}

Solution 191 (state 191)
states: 192  rewrites: 644932
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and not [2] < r(3) * [1/2048] and not
    [2] < r(3) * [1/4096] and not [2] < r(3) * [1/8192] and not [2] < r(3) * [
    1/16384] and not [2] < r(3) * [1/32768] and not [2] < r(3) * [1/65536] and
    not [2] < r(3) * [1/131072] and not [2] < r(3) * [1/262144] and not [2] <
    r(3) * [1/524288] and r(2) < r(1) + [1] and [0] < r(3) and [0] < r(3) * [
    1/2] and [0] < r(3) * [1/4] and [0] < r(3) * [1/8] and [0] < r(3) * [1/16]
    and [0] < r(3) * [1/32] and [0] < r(3) * [1/64] and [0] < r(3) * [1/128]
    and [0] < r(3) * [1/256] and [0] < r(3) * [1/512] and [0] < r(3) * [1/1024]
    and [0] < r(3) * [1/2048] and [0] < r(3) * [1/4096] and [0] < r(3) * [
    1/8192] and [0] < r(3) * [1/16384] and [0] < r(3) * [1/32768] and [0] < r(
    3) * [1/65536] and [0] < r(3) * [1/131072] and [0] < r(3) * [1/262144] and
    r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3] and [-2] + r(3) * [
    1/2] < r(1) + [4] and [-2] + r(3) * [1/2] < r(1) + [5] and [-2] + r(3) * [
    1/4] < r(1) + [6] and [-2] + r(3) * [1/4] < r(1) + [7] and [-2] + r(3) * [
    1/8] < r(1) + [8] and [-2] + r(3) * [1/8] < r(1) + [9] and [-2] + r(3) * [
    1/16] < r(1) + [10] and [-2] + r(3) * [1/16] < r(1) + [11] and [-2] + r(3)
    * [1/32] < r(1) + [12] and [-2] + r(3) * [1/32] < r(1) + [13] and [-2] + r(
    3) * [1/64] < r(1) + [14] and [-2] + r(3) * [1/64] < r(1) + [15] and [-2] +
    r(3) * [1/128] < r(1) + [16] and [-2] + r(3) * [1/128] < r(1) + [17] and [
    -2] + r(3) * [1/256] < r(1) + [18] and [-2] + r(3) * [1/256] < r(1) + [19]
    and [-2] + r(3) * [1/512] < r(1) + [20] and [-2] + r(3) * [1/512] < r(1) +
    [21] and [-2] + r(3) * [1/1024] < r(1) + [22] and [-2] + r(3) * [1/1024] <
    r(1) + [23] and [-2] + r(3) * [1/2048] < r(1) + [24] and [-2] + r(3) * [
    1/2048] < r(1) + [25] and [-2] + r(3) * [1/4096] < r(1) + [26] and [-2] +
    r(3) * [1/4096] < r(1) + [27] and [-2] + r(3) * [1/8192] < r(1) + [28] and
    [-2] + r(3) * [1/8192] < r(1) + [29] and [-2] + r(3) * [1/16384] < r(1) + [
    30] and [-2] + r(3) * [1/16384] < r(1) + [31] and [-2] + r(3) * [1/32768] <
    r(1) + [32] and [-2] + r(3) * [1/32768] < r(1) + [33] and [-2] + r(3) * [
    1/65536] < r(1) + [34] and [-2] + r(3) * [1/65536] < r(1) + [35] and [-2] +
    r(3) * [1/131072] < r(1) + [36] and [-2] + r(3) * [1/131072] < r(1) + [37]
    and [-2] + r(3) * [1/262144] < r(1) + [38] and [-2] + r(3) * [1/262144] <
    r(1) + [39]) || < c4 : System | properties : ((TimingProperties::Period =>
    {{60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [0] # [
    false] > < outp : DataOutPort | properties : none,content : r(3) * [
    1/262144] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    39] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [-2] + r(3) * [1/262144] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/262144] # [
    true] > < outp : DataOutPort | properties : none,content : [-2] + r(3) * [
    1/524288] # [true] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(3) * [
    1/524288] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState
    : loc([2]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2340 | infty}

Solution 192 (state 192)
states: 193  rewrites: 648186
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21] and r(3) + [-2] < r(1) + [22] and r(3) + [-2] < r(1) + [23] and r(3) +
    [-2] < r(1) + [24] and r(3) + [-2] < r(1) + [25] and r(3) + [-2] < r(1) + [
    26] and r(3) + [-2] < r(1) + [27] and r(3) + [-2] < r(1) + [28] and r(3) +
    [-2] < r(1) + [29] and r(3) + [-2] < r(1) + [30] and r(3) + [-2] < r(1) + [
    31] and r(3) + [-2] < r(1) + [32] and r(3) + [-2] < r(1) + [33] and r(3) +
    [-2] < r(1) + [34] and r(3) + [-2] < r(1) + [35] and r(3) + [-2] < r(1) + [
    36] and r(3) + [-2] < r(1) + [37] and r(3) + [-2] < r(1) + [38] and r(3) +
    [-2] < r(1) + [39]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    r(3) # [true] >),subcomponents : (< x : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : r(1) + [39] # [true]
    > < y : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(3) + [-2] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(3) # [true] > < outp : DataOutPort |
    properties : none,content : r(3) + [-2] # [true] >),subcomponents : < z :
    Data | properties : none,features : none,subcomponents : none,connections :
    empty,value : r(3) # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([2]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2340 | infty}

Solution 193 (state 193)
states: 194  rewrites: 655778
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [0] < [6141/1024] + r(3) * [1/1024] and [0] < [12285/2048] +
    r(3) * [1/2048] and [0] < [24573/4096] + r(3) * [1/4096] and [0] < [
    49149/8192] + r(3) * [1/8192] and [0] < [98301/16384] + r(3) * [1/16384]
    and [0] < [196605/32768] + r(3) * [1/32768] and [0] < [393213/65536] + r(3)
    * [1/65536] and [0] < [786429/131072] + r(3) * [1/131072] and [0] < [
    1572861/262144] + r(3) * [1/262144] and [2] < r(3) and [2] < [3/2] + r(3) *
    [1/2] and [2] < [9/4] + r(3) * [1/4] and [2] < [21/8] + r(3) * [1/8] and [
    2] < [45/16] + r(3) * [1/16] and [2] < [93/32] + r(3) * [1/32] and [2] < [
    189/64] + r(3) * [1/64] and [2] < [381/128] + r(3) * [1/128] and [2] < [
    765/256] + r(3) * [1/256] and [2] < [1533/512] + r(3) * [1/512] and [2] < [
    3069/1024] + r(3) * [1/1024] and [2] < [6141/2048] + r(3) * [1/2048] and [
    2] < [12285/4096] + r(3) * [1/4096] and [2] < [24573/8192] + r(3) * [
    1/8192] and [2] < [49149/16384] + r(3) * [1/16384] and [2] < [98301/32768]
    + r(3) * [1/32768] and [2] < [196605/65536] + r(3) * [1/65536] and [2] < [
    393213/131072] + r(3) * [1/131072] and [2] < [786429/262144] + r(3) * [
    1/262144] and [2] < [1572861/524288] + r(3) * [1/524288] and r(3) + [1] <
    r(1) + [2] and r(3) + [1] < r(1) + [3] and [5/2] + r(3) * [1/2] < r(1) + [
    4] and [5/2] + r(3) * [1/2] < r(1) + [5] and [13/4] + r(3) * [1/4] < r(1) +
    [6] and [13/4] + r(3) * [1/4] < r(1) + [7] and [29/8] + r(3) * [1/8] < r(1)
    + [8] and [29/8] + r(3) * [1/8] < r(1) + [9] and [61/16] + r(3) * [1/16] <
    r(1) + [10] and [61/16] + r(3) * [1/16] < r(1) + [11] and [125/32] + r(3) *
    [1/32] < r(1) + [12] and [125/32] + r(3) * [1/32] < r(1) + [13] and [
    253/64] + r(3) * [1/64] < r(1) + [14] and [253/64] + r(3) * [1/64] < r(1) +
    [15] and [509/128] + r(3) * [1/128] < r(1) + [16] and [509/128] + r(3) * [
    1/128] < r(1) + [17] and [1021/256] + r(3) * [1/256] < r(1) + [18] and [
    1021/256] + r(3) * [1/256] < r(1) + [19] and [2045/512] + r(3) * [1/512] <
    r(1) + [20] and [2045/512] + r(3) * [1/512] < r(1) + [21] and [4093/1024] +
    r(3) * [1/1024] < r(1) + [22] and [4093/1024] + r(3) * [1/1024] < r(1) + [
    23] and [8189/2048] + r(3) * [1/2048] < r(1) + [24] and [8189/2048] + r(3)
    * [1/2048] < r(1) + [25] and [16381/4096] + r(3) * [1/4096] < r(1) + [26]
    and [16381/4096] + r(3) * [1/4096] < r(1) + [27] and [32765/8192] + r(3) *
    [1/8192] < r(1) + [28] and [32765/8192] + r(3) * [1/8192] < r(1) + [29] and
    [65533/16384] + r(3) * [1/16384] < r(1) + [30] and [65533/16384] + r(3) * [
    1/16384] < r(1) + [31] and [131069/32768] + r(3) * [1/32768] < r(1) + [32]
    and [131069/32768] + r(3) * [1/32768] < r(1) + [33] and [262141/65536] + r(
    3) * [1/65536] < r(1) + [34] and [262141/65536] + r(3) * [1/65536] < r(1) +
    [35] and [524285/131072] + r(3) * [1/131072] < r(1) + [36] and [
    524285/131072] + r(3) * [1/131072] < r(1) + [37] and [1048573/262144] + r(
    3) * [1/262144] < r(1) + [38] and [1048573/262144] + r(3) * [1/262144] < r(
    1) + [39]) || < c4 : System | properties : ((TimingProperties::Period => {{
    60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [0] # [
    false] > < outp : DataOutPort | properties : none,content : [
    1572861/262144] + r(3) * [1/262144] # [true] >),subcomponents : (< x : Data
    | properties : none,features : none,subcomponents : none,connections :
    empty,value : r(1) + [39] # [true] > < y : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [
    1048573/262144] + r(3) * [1/262144] # [true] >),connections : empty,varGen
    : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : (
    (a : Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {
    (c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[
    c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[
    1]])}),loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [1572861/262144] + r(3) * [1/262144] # [true] > < outp :
    DataOutPort | properties : none,content : [2097149/524288] + r(3) * [
    1/524288] # [true] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [
    1572861/524288] + r(3) * [1/524288] # [true] >,connections : empty,varGen :
    < "c2",10,20 >,currState : loc([2]),completeStates : (loc([0]) loc([2])),
    variables : a : Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(
    v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (
    loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1])
    -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on
    dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections
    : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2340
    | infty}

Solution 194 (state 194)
states: 195  rewrites: 660954
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and not [2] < r(0) * [1/4096] and not [2] < r(0)
    * [1/8192] and not [2] < r(0) * [1/16384] and not [2] < r(0) * [1/32768]
    and not [2] < r(0) * [1/65536] and not [2] < r(0) * [1/131072] and not [2]
    < r(0) * [1/262144] and not [2] < r(0) * [1/524288] and not [2] < r(0) * [
    1/1048576] and r(2) < r(1) + [1] and [0] < r(0) and [0] < r(0) * [1/2] and
    [0] < r(0) * [1/4] and [0] < r(0) * [1/8] and [0] < r(0) * [1/16] and [0] <
    r(0) * [1/32] and [0] < r(0) * [1/64] and [0] < r(0) * [1/128] and [0] < r(
    0) * [1/256] and [0] < r(0) * [1/512] and [0] < r(0) * [1/1024] and [0] <
    r(0) * [1/2048] and [0] < r(0) * [1/4096] and [0] < r(0) * [1/8192] and [0]
    < r(0) * [1/16384] and [0] < r(0) * [1/32768] and [0] < r(0) * [1/65536]
    and [0] < r(0) * [1/131072] and [0] < r(0) * [1/262144] and [0] < r(0) * [
    1/524288] and [-2] + r(0) * [1/2] < r(1) + [2] and [-2] + r(0) * [1/2] < r(
    1) + [3] and [-2] + r(0) * [1/4] < r(1) + [4] and [-2] + r(0) * [1/4] < r(
    1) + [5] and [-2] + r(0) * [1/8] < r(1) + [6] and [-2] + r(0) * [1/8] < r(
    1) + [7] and [-2] + r(0) * [1/16] < r(1) + [8] and [-2] + r(0) * [1/16] <
    r(1) + [9] and [-2] + r(0) * [1/32] < r(1) + [10] and [-2] + r(0) * [1/32]
    < r(1) + [11] and [-2] + r(0) * [1/64] < r(1) + [12] and [-2] + r(0) * [
    1/64] < r(1) + [13] and [-2] + r(0) * [1/128] < r(1) + [14] and [-2] + r(0)
    * [1/128] < r(1) + [15] and [-2] + r(0) * [1/256] < r(1) + [16] and [-2] +
    r(0) * [1/256] < r(1) + [17] and [-2] + r(0) * [1/512] < r(1) + [18] and [
    -2] + r(0) * [1/512] < r(1) + [19] and [-2] + r(0) * [1/1024] < r(1) + [20]
    and [-2] + r(0) * [1/1024] < r(1) + [21] and [-2] + r(0) * [1/2048] < r(1)
    + [22] and [-2] + r(0) * [1/2048] < r(1) + [23] and [-2] + r(0) * [1/4096]
    < r(1) + [24] and [-2] + r(0) * [1/4096] < r(1) + [25] and [-2] + r(0) * [
    1/8192] < r(1) + [26] and [-2] + r(0) * [1/8192] < r(1) + [27] and [-2] +
    r(0) * [1/16384] < r(1) + [28] and [-2] + r(0) * [1/16384] < r(1) + [29]
    and [-2] + r(0) * [1/32768] < r(1) + [30] and [-2] + r(0) * [1/32768] < r(
    1) + [31] and [-2] + r(0) * [1/65536] < r(1) + [32] and [-2] + r(0) * [
    1/65536] < r(1) + [33] and [-2] + r(0) * [1/131072] < r(1) + [34] and [-2]
    + r(0) * [1/131072] < r(1) + [35] and [-2] + r(0) * [1/262144] < r(1) + [
    36] and [-2] + r(0) * [1/262144] < r(1) + [37] and [-2] + r(0) * [1/524288]
    < r(1) + [38] and [-2] + r(0) * [1/524288] < r(1) + [39] and [-2] + r(0) *
    [1/1048576] < r(1) + [40]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [-2] + r(0) * [1/1048576] # [true] > < outp : DataOutPort |
    properties : none,content : r(0) * [1/1048576] # [true] >),subcomponents :
    (< x : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(1) + [40] # [true] > < y : Data | properties
    : none,features : none,subcomponents : none,connections : empty,value : [
    -2] + r(0) * [1/1048576] # [true] >),connections : empty,varGen : < "c1",1,
    2 >,currState : loc([0]),completeStates : loc([0]),variables : ((a : Real)
    ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (
    c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[
    y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),
    loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,features
    : (< inp : DataInPort | properties : none,content : [0] # [false],cache :
    r(0) * [1/524288] # [true] > < outp : DataOutPort | properties : none,
    content : [0] # [false] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(0) * [
    1/1048576] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState
    : loc([0]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2400 | infty}

Solution 195 (state 195)
states: 196  rewrites: 666527
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [0] < [6141/1024] + r(0) * [1/2048] and [0]
    < [12285/2048] + r(0) * [1/4096] and [0] < [24573/4096] + r(0) * [1/8192]
    and [0] < [49149/8192] + r(0) * [1/16384] and [0] < [98301/16384] + r(0) *
    [1/32768] and [0] < [196605/32768] + r(0) * [1/65536] and [0] < [
    393213/65536] + r(0) * [1/131072] and [0] < [786429/131072] + r(0) * [
    1/262144] and [0] < [1572861/262144] + r(0) * [1/524288] and [2] < [3/2] +
    r(0) * [1/4] and [2] < [9/4] + r(0) * [1/8] and [2] < [21/8] + r(0) * [
    1/16] and [2] < [45/16] + r(0) * [1/32] and [2] < [93/32] + r(0) * [1/64]
    and [2] < [189/64] + r(0) * [1/128] and [2] < [381/128] + r(0) * [1/256]
    and [2] < [765/256] + r(0) * [1/512] and [2] < [1533/512] + r(0) * [1/1024]
    and [2] < [3069/1024] + r(0) * [1/2048] and [2] < [6141/2048] + r(0) * [
    1/4096] and [2] < [12285/4096] + r(0) * [1/8192] and [2] < [24573/8192] +
    r(0) * [1/16384] and [2] < [49149/16384] + r(0) * [1/32768] and [2] < [
    98301/32768] + r(0) * [1/65536] and [2] < [196605/65536] + r(0) * [
    1/131072] and [2] < [393213/131072] + r(0) * [1/262144] and [2] < [
    786429/262144] + r(0) * [1/524288] and [2] < [1572861/524288] + r(0) * [
    1/1048576] and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2] and [
    1] + r(0) * [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [
    5/2] + r(0) * [1/4] < r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and
    [13/4] + r(0) * [1/8] < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1) + [8]
    and [29/8] + r(0) * [1/16] < r(1) + [9] and [61/16] + r(0) * [1/32] < r(1)
    + [10] and [61/16] + r(0) * [1/32] < r(1) + [11] and [125/32] + r(0) * [
    1/64] < r(1) + [12] and [125/32] + r(0) * [1/64] < r(1) + [13] and [253/64]
    + r(0) * [1/128] < r(1) + [14] and [253/64] + r(0) * [1/128] < r(1) + [15]
    and [509/128] + r(0) * [1/256] < r(1) + [16] and [509/128] + r(0) * [1/256]
    < r(1) + [17] and [1021/256] + r(0) * [1/512] < r(1) + [18] and [1021/256]
    + r(0) * [1/512] < r(1) + [19] and [2045/512] + r(0) * [1/1024] < r(1) + [
    20] and [2045/512] + r(0) * [1/1024] < r(1) + [21] and [4093/1024] + r(0) *
    [1/2048] < r(1) + [22] and [4093/1024] + r(0) * [1/2048] < r(1) + [23] and
    [8189/2048] + r(0) * [1/4096] < r(1) + [24] and [8189/2048] + r(0) * [
    1/4096] < r(1) + [25] and [16381/4096] + r(0) * [1/8192] < r(1) + [26] and
    [16381/4096] + r(0) * [1/8192] < r(1) + [27] and [32765/8192] + r(0) * [
    1/16384] < r(1) + [28] and [32765/8192] + r(0) * [1/16384] < r(1) + [29]
    and [65533/16384] + r(0) * [1/32768] < r(1) + [30] and [65533/16384] + r(0)
    * [1/32768] < r(1) + [31] and [131069/32768] + r(0) * [1/65536] < r(1) + [
    32] and [131069/32768] + r(0) * [1/65536] < r(1) + [33] and [262141/65536]
    + r(0) * [1/131072] < r(1) + [34] and [262141/65536] + r(0) * [1/131072] <
    r(1) + [35] and [524285/131072] + r(0) * [1/262144] < r(1) + [36] and [
    524285/131072] + r(0) * [1/262144] < r(1) + [37] and [1048573/262144] + r(
    0) * [1/524288] < r(1) + [38] and [1048573/262144] + r(0) * [1/524288] < r(
    1) + [39] and [2097149/524288] + r(0) * [1/1048576] < r(1) + [40]) || < c4
    : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [2097149/524288] + r(0) *
    [1/1048576] # [true] > < outp : DataOutPort | properties : none,content : [
    3145725/524288] + r(0) * [1/1048576] # [true] >),subcomponents : (< x :
    Data | properties : none,features : none,subcomponents : none,connections :
    empty,value : r(1) + [40] # [true] > < y : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [
    2097149/524288] + r(0) * [1/1048576] # [true] >),connections : empty,varGen
    : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : (
    (a : Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {
    (c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[
    c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[
    1]])}),loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [1572861/262144] + r(0) * [1/524288] # [true] > < outp :
    DataOutPort | properties : none,content : [0] # [false] >),subcomponents :
    < z : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : [1572861/524288] + r(0) * [1/1048576] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2400 | infty}

Solution 196 (state 196)
states: 197  rewrites: 671648
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and not [2] < r(3) * [1/2048] and not
    [2] < r(3) * [1/4096] and not [2] < r(3) * [1/8192] and not [2] < r(3) * [
    1/16384] and not [2] < r(3) * [1/32768] and not [2] < r(3) * [1/65536] and
    not [2] < r(3) * [1/131072] and not [2] < r(3) * [1/262144] and not [2] <
    r(3) * [1/524288] and r(2) < r(1) + [1] and [0] < r(3) and [0] < r(3) * [
    1/2] and [0] < r(3) * [1/4] and [0] < r(3) * [1/8] and [0] < r(3) * [1/16]
    and [0] < r(3) * [1/32] and [0] < r(3) * [1/64] and [0] < r(3) * [1/128]
    and [0] < r(3) * [1/256] and [0] < r(3) * [1/512] and [0] < r(3) * [1/1024]
    and [0] < r(3) * [1/2048] and [0] < r(3) * [1/4096] and [0] < r(3) * [
    1/8192] and [0] < r(3) * [1/16384] and [0] < r(3) * [1/32768] and [0] < r(
    3) * [1/65536] and [0] < r(3) * [1/131072] and [0] < r(3) * [1/262144] and
    r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3] and [-2] + r(3) * [
    1/2] < r(1) + [4] and [-2] + r(3) * [1/2] < r(1) + [5] and [-2] + r(3) * [
    1/4] < r(1) + [6] and [-2] + r(3) * [1/4] < r(1) + [7] and [-2] + r(3) * [
    1/8] < r(1) + [8] and [-2] + r(3) * [1/8] < r(1) + [9] and [-2] + r(3) * [
    1/16] < r(1) + [10] and [-2] + r(3) * [1/16] < r(1) + [11] and [-2] + r(3)
    * [1/32] < r(1) + [12] and [-2] + r(3) * [1/32] < r(1) + [13] and [-2] + r(
    3) * [1/64] < r(1) + [14] and [-2] + r(3) * [1/64] < r(1) + [15] and [-2] +
    r(3) * [1/128] < r(1) + [16] and [-2] + r(3) * [1/128] < r(1) + [17] and [
    -2] + r(3) * [1/256] < r(1) + [18] and [-2] + r(3) * [1/256] < r(1) + [19]
    and [-2] + r(3) * [1/512] < r(1) + [20] and [-2] + r(3) * [1/512] < r(1) +
    [21] and [-2] + r(3) * [1/1024] < r(1) + [22] and [-2] + r(3) * [1/1024] <
    r(1) + [23] and [-2] + r(3) * [1/2048] < r(1) + [24] and [-2] + r(3) * [
    1/2048] < r(1) + [25] and [-2] + r(3) * [1/4096] < r(1) + [26] and [-2] +
    r(3) * [1/4096] < r(1) + [27] and [-2] + r(3) * [1/8192] < r(1) + [28] and
    [-2] + r(3) * [1/8192] < r(1) + [29] and [-2] + r(3) * [1/16384] < r(1) + [
    30] and [-2] + r(3) * [1/16384] < r(1) + [31] and [-2] + r(3) * [1/32768] <
    r(1) + [32] and [-2] + r(3) * [1/32768] < r(1) + [33] and [-2] + r(3) * [
    1/65536] < r(1) + [34] and [-2] + r(3) * [1/65536] < r(1) + [35] and [-2] +
    r(3) * [1/131072] < r(1) + [36] and [-2] + r(3) * [1/131072] < r(1) + [37]
    and [-2] + r(3) * [1/262144] < r(1) + [38] and [-2] + r(3) * [1/262144] <
    r(1) + [39] and [-2] + r(3) * [1/524288] < r(1) + [40]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [-2] + r(3) * [1/524288]
    # [true] > < outp : DataOutPort | properties : none,content : r(3) * [
    1/524288] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    40] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [-2] + r(3) * [1/524288] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/262144] # [
    true] > < outp : DataOutPort | properties : none,content : [0] # [false]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) * [1/524288] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2400 | infty}

Solution 197 (state 197)
states: 198  rewrites: 674498
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21] and r(3) + [-2] < r(1) + [22] and r(3) + [-2] < r(1) + [23] and r(3) +
    [-2] < r(1) + [24] and r(3) + [-2] < r(1) + [25] and r(3) + [-2] < r(1) + [
    26] and r(3) + [-2] < r(1) + [27] and r(3) + [-2] < r(1) + [28] and r(3) +
    [-2] < r(1) + [29] and r(3) + [-2] < r(1) + [30] and r(3) + [-2] < r(1) + [
    31] and r(3) + [-2] < r(1) + [32] and r(3) + [-2] < r(1) + [33] and r(3) +
    [-2] < r(1) + [34] and r(3) + [-2] < r(1) + [35] and r(3) + [-2] < r(1) + [
    36] and r(3) + [-2] < r(1) + [37] and r(3) + [-2] < r(1) + [38] and r(3) +
    [-2] < r(1) + [39] and r(3) + [-2] < r(1) + [40]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) + [-2] # [true] > <
    outp : DataOutPort | properties : none,content : r(3) # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [40] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : r(3) + [-2] # [true] >),connections : empty,varGen : <
    "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : ((a :
    Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x}
    := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] >
    c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),
    loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,features
    : (< inp : DataInPort | properties : none,content : [0] # [false],cache :
    r(3) # [true] > < outp : DataOutPort | properties : none,content : [0] # [
    false] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2400 | infty}

Solution 198 (state 198)
states: 199  rewrites: 680012
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [0] < [6141/1024] + r(3) * [1/1024] and [0] < [12285/2048] +
    r(3) * [1/2048] and [0] < [24573/4096] + r(3) * [1/4096] and [0] < [
    49149/8192] + r(3) * [1/8192] and [0] < [98301/16384] + r(3) * [1/16384]
    and [0] < [196605/32768] + r(3) * [1/32768] and [0] < [393213/65536] + r(3)
    * [1/65536] and [0] < [786429/131072] + r(3) * [1/131072] and [0] < [
    1572861/262144] + r(3) * [1/262144] and [2] < r(3) and [2] < [3/2] + r(3) *
    [1/2] and [2] < [9/4] + r(3) * [1/4] and [2] < [21/8] + r(3) * [1/8] and [
    2] < [45/16] + r(3) * [1/16] and [2] < [93/32] + r(3) * [1/32] and [2] < [
    189/64] + r(3) * [1/64] and [2] < [381/128] + r(3) * [1/128] and [2] < [
    765/256] + r(3) * [1/256] and [2] < [1533/512] + r(3) * [1/512] and [2] < [
    3069/1024] + r(3) * [1/1024] and [2] < [6141/2048] + r(3) * [1/2048] and [
    2] < [12285/4096] + r(3) * [1/4096] and [2] < [24573/8192] + r(3) * [
    1/8192] and [2] < [49149/16384] + r(3) * [1/16384] and [2] < [98301/32768]
    + r(3) * [1/32768] and [2] < [196605/65536] + r(3) * [1/65536] and [2] < [
    393213/131072] + r(3) * [1/131072] and [2] < [786429/262144] + r(3) * [
    1/262144] and [2] < [1572861/524288] + r(3) * [1/524288] and r(3) + [1] <
    r(1) + [2] and r(3) + [1] < r(1) + [3] and [5/2] + r(3) * [1/2] < r(1) + [
    4] and [5/2] + r(3) * [1/2] < r(1) + [5] and [13/4] + r(3) * [1/4] < r(1) +
    [6] and [13/4] + r(3) * [1/4] < r(1) + [7] and [29/8] + r(3) * [1/8] < r(1)
    + [8] and [29/8] + r(3) * [1/8] < r(1) + [9] and [61/16] + r(3) * [1/16] <
    r(1) + [10] and [61/16] + r(3) * [1/16] < r(1) + [11] and [125/32] + r(3) *
    [1/32] < r(1) + [12] and [125/32] + r(3) * [1/32] < r(1) + [13] and [
    253/64] + r(3) * [1/64] < r(1) + [14] and [253/64] + r(3) * [1/64] < r(1) +
    [15] and [509/128] + r(3) * [1/128] < r(1) + [16] and [509/128] + r(3) * [
    1/128] < r(1) + [17] and [1021/256] + r(3) * [1/256] < r(1) + [18] and [
    1021/256] + r(3) * [1/256] < r(1) + [19] and [2045/512] + r(3) * [1/512] <
    r(1) + [20] and [2045/512] + r(3) * [1/512] < r(1) + [21] and [4093/1024] +
    r(3) * [1/1024] < r(1) + [22] and [4093/1024] + r(3) * [1/1024] < r(1) + [
    23] and [8189/2048] + r(3) * [1/2048] < r(1) + [24] and [8189/2048] + r(3)
    * [1/2048] < r(1) + [25] and [16381/4096] + r(3) * [1/4096] < r(1) + [26]
    and [16381/4096] + r(3) * [1/4096] < r(1) + [27] and [32765/8192] + r(3) *
    [1/8192] < r(1) + [28] and [32765/8192] + r(3) * [1/8192] < r(1) + [29] and
    [65533/16384] + r(3) * [1/16384] < r(1) + [30] and [65533/16384] + r(3) * [
    1/16384] < r(1) + [31] and [131069/32768] + r(3) * [1/32768] < r(1) + [32]
    and [131069/32768] + r(3) * [1/32768] < r(1) + [33] and [262141/65536] + r(
    3) * [1/65536] < r(1) + [34] and [262141/65536] + r(3) * [1/65536] < r(1) +
    [35] and [524285/131072] + r(3) * [1/131072] < r(1) + [36] and [
    524285/131072] + r(3) * [1/131072] < r(1) + [37] and [1048573/262144] + r(
    3) * [1/262144] < r(1) + [38] and [1048573/262144] + r(3) * [1/262144] < r(
    1) + [39] and [2097149/524288] + r(3) * [1/524288] < r(1) + [40]) || < c4 :
    System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [2097149/524288] + r(3) *
    [1/524288] # [true] > < outp : DataOutPort | properties : none,content : [
    3145725/524288] + r(3) * [1/524288] # [true] >),subcomponents : (< x : Data
    | properties : none,features : none,subcomponents : none,connections :
    empty,value : r(1) + [40] # [true] > < y : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [
    2097149/524288] + r(3) * [1/524288] # [true] >),connections : empty,varGen
    : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : (
    (a : Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {
    (c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[
    c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[
    1]])}),loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [1572861/262144] + r(3) * [1/262144] # [true] > < outp :
    DataOutPort | properties : none,content : [0] # [false] >),subcomponents :
    < z : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : [1572861/524288] + r(3) * [1/524288] # [true]
    >,connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2400 | infty}

Solution 199 (state 199)
states: 200  rewrites: 689002
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and not [2] < r(0) * [1/4096] and not [2] < r(0)
    * [1/8192] and not [2] < r(0) * [1/16384] and not [2] < r(0) * [1/32768]
    and not [2] < r(0) * [1/65536] and not [2] < r(0) * [1/131072] and not [2]
    < r(0) * [1/262144] and not [2] < r(0) * [1/524288] and not [2] < r(0) * [
    1/1048576] and not [2] < r(0) * [1/2097152] and r(2) < r(1) + [1] and [0] <
    r(0) and [0] < r(0) * [1/2] and [0] < r(0) * [1/4] and [0] < r(0) * [1/8]
    and [0] < r(0) * [1/16] and [0] < r(0) * [1/32] and [0] < r(0) * [1/64] and
    [0] < r(0) * [1/128] and [0] < r(0) * [1/256] and [0] < r(0) * [1/512] and
    [0] < r(0) * [1/1024] and [0] < r(0) * [1/2048] and [0] < r(0) * [1/4096]
    and [0] < r(0) * [1/8192] and [0] < r(0) * [1/16384] and [0] < r(0) * [
    1/32768] and [0] < r(0) * [1/65536] and [0] < r(0) * [1/131072] and [0] <
    r(0) * [1/262144] and [0] < r(0) * [1/524288] and [0] < r(0) * [1/1048576]
    and [-2] + r(0) * [1/2] < r(1) + [2] and [-2] + r(0) * [1/2] < r(1) + [3]
    and [-2] + r(0) * [1/4] < r(1) + [4] and [-2] + r(0) * [1/4] < r(1) + [5]
    and [-2] + r(0) * [1/8] < r(1) + [6] and [-2] + r(0) * [1/8] < r(1) + [7]
    and [-2] + r(0) * [1/16] < r(1) + [8] and [-2] + r(0) * [1/16] < r(1) + [9]
    and [-2] + r(0) * [1/32] < r(1) + [10] and [-2] + r(0) * [1/32] < r(1) + [
    11] and [-2] + r(0) * [1/64] < r(1) + [12] and [-2] + r(0) * [1/64] < r(1)
    + [13] and [-2] + r(0) * [1/128] < r(1) + [14] and [-2] + r(0) * [1/128] <
    r(1) + [15] and [-2] + r(0) * [1/256] < r(1) + [16] and [-2] + r(0) * [
    1/256] < r(1) + [17] and [-2] + r(0) * [1/512] < r(1) + [18] and [-2] + r(
    0) * [1/512] < r(1) + [19] and [-2] + r(0) * [1/1024] < r(1) + [20] and [
    -2] + r(0) * [1/1024] < r(1) + [21] and [-2] + r(0) * [1/2048] < r(1) + [
    22] and [-2] + r(0) * [1/2048] < r(1) + [23] and [-2] + r(0) * [1/4096] <
    r(1) + [24] and [-2] + r(0) * [1/4096] < r(1) + [25] and [-2] + r(0) * [
    1/8192] < r(1) + [26] and [-2] + r(0) * [1/8192] < r(1) + [27] and [-2] +
    r(0) * [1/16384] < r(1) + [28] and [-2] + r(0) * [1/16384] < r(1) + [29]
    and [-2] + r(0) * [1/32768] < r(1) + [30] and [-2] + r(0) * [1/32768] < r(
    1) + [31] and [-2] + r(0) * [1/65536] < r(1) + [32] and [-2] + r(0) * [
    1/65536] < r(1) + [33] and [-2] + r(0) * [1/131072] < r(1) + [34] and [-2]
    + r(0) * [1/131072] < r(1) + [35] and [-2] + r(0) * [1/262144] < r(1) + [
    36] and [-2] + r(0) * [1/262144] < r(1) + [37] and [-2] + r(0) * [1/524288]
    < r(1) + [38] and [-2] + r(0) * [1/524288] < r(1) + [39] and [-2] + r(0) *
    [1/1048576] < r(1) + [40] and [-2] + r(0) * [1/1048576] < r(1) + [41]) || <
    c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(0) * [1/1048576] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [41] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [-2] + r(0) * [1/1048576] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(0) * [1/1048576] # [true] > < outp :
    DataOutPort | properties : none,content : [-2] + r(0) * [1/2097152] # [
    true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/2097152] # [
    true] >,connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2460 | infty}

Solution 200 (state 200)
states: 201  rewrites: 697022
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [0] < [6141/1024] + r(0) * [1/2048] and [0]
    < [12285/2048] + r(0) * [1/4096] and [0] < [24573/4096] + r(0) * [1/8192]
    and [0] < [49149/8192] + r(0) * [1/16384] and [0] < [98301/16384] + r(0) *
    [1/32768] and [0] < [196605/32768] + r(0) * [1/65536] and [0] < [
    393213/65536] + r(0) * [1/131072] and [0] < [786429/131072] + r(0) * [
    1/262144] and [0] < [1572861/262144] + r(0) * [1/524288] and [0] < [
    3145725/524288] + r(0) * [1/1048576] and [2] < [3/2] + r(0) * [1/4] and [2]
    < [9/4] + r(0) * [1/8] and [2] < [21/8] + r(0) * [1/16] and [2] < [45/16] +
    r(0) * [1/32] and [2] < [93/32] + r(0) * [1/64] and [2] < [189/64] + r(0) *
    [1/128] and [2] < [381/128] + r(0) * [1/256] and [2] < [765/256] + r(0) * [
    1/512] and [2] < [1533/512] + r(0) * [1/1024] and [2] < [3069/1024] + r(0)
    * [1/2048] and [2] < [6141/2048] + r(0) * [1/4096] and [2] < [12285/4096] +
    r(0) * [1/8192] and [2] < [24573/8192] + r(0) * [1/16384] and [2] < [
    49149/16384] + r(0) * [1/32768] and [2] < [98301/32768] + r(0) * [1/65536]
    and [2] < [196605/65536] + r(0) * [1/131072] and [2] < [393213/131072] + r(
    0) * [1/262144] and [2] < [786429/262144] + r(0) * [1/524288] and [2] < [
    1572861/524288] + r(0) * [1/1048576] and [2] < [3145725/1048576] + r(0) * [
    1/2097152] and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2] and [
    1] + r(0) * [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [
    5/2] + r(0) * [1/4] < r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and
    [13/4] + r(0) * [1/8] < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1) + [8]
    and [29/8] + r(0) * [1/16] < r(1) + [9] and [61/16] + r(0) * [1/32] < r(1)
    + [10] and [61/16] + r(0) * [1/32] < r(1) + [11] and [125/32] + r(0) * [
    1/64] < r(1) + [12] and [125/32] + r(0) * [1/64] < r(1) + [13] and [253/64]
    + r(0) * [1/128] < r(1) + [14] and [253/64] + r(0) * [1/128] < r(1) + [15]
    and [509/128] + r(0) * [1/256] < r(1) + [16] and [509/128] + r(0) * [1/256]
    < r(1) + [17] and [1021/256] + r(0) * [1/512] < r(1) + [18] and [1021/256]
    + r(0) * [1/512] < r(1) + [19] and [2045/512] + r(0) * [1/1024] < r(1) + [
    20] and [2045/512] + r(0) * [1/1024] < r(1) + [21] and [4093/1024] + r(0) *
    [1/2048] < r(1) + [22] and [4093/1024] + r(0) * [1/2048] < r(1) + [23] and
    [8189/2048] + r(0) * [1/4096] < r(1) + [24] and [8189/2048] + r(0) * [
    1/4096] < r(1) + [25] and [16381/4096] + r(0) * [1/8192] < r(1) + [26] and
    [16381/4096] + r(0) * [1/8192] < r(1) + [27] and [32765/8192] + r(0) * [
    1/16384] < r(1) + [28] and [32765/8192] + r(0) * [1/16384] < r(1) + [29]
    and [65533/16384] + r(0) * [1/32768] < r(1) + [30] and [65533/16384] + r(0)
    * [1/32768] < r(1) + [31] and [131069/32768] + r(0) * [1/65536] < r(1) + [
    32] and [131069/32768] + r(0) * [1/65536] < r(1) + [33] and [262141/65536]
    + r(0) * [1/131072] < r(1) + [34] and [262141/65536] + r(0) * [1/131072] <
    r(1) + [35] and [524285/131072] + r(0) * [1/262144] < r(1) + [36] and [
    524285/131072] + r(0) * [1/262144] < r(1) + [37] and [1048573/262144] + r(
    0) * [1/524288] < r(1) + [38] and [1048573/262144] + r(0) * [1/524288] < r(
    1) + [39] and [2097149/524288] + r(0) * [1/1048576] < r(1) + [40] and [
    2097149/524288] + r(0) * [1/1048576] < r(1) + [41]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : [3145725/524288] + r(0) * [
    1/1048576] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    41] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [2097149/524288] + r(0) * [1/1048576] #
    [true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [3145725/524288] + r(0) *
    [1/1048576] # [true] > < outp : DataOutPort | properties : none,content : [
    4194301/1048576] + r(0) * [1/2097152] # [true] >),subcomponents : < z :
    Data | properties : none,features : none,subcomponents : none,connections :
    empty,value : [3145725/1048576] + r(0) * [1/2097152] # [true] >,connections
    : empty,varGen : < "c2",10,20 >,currState : loc([2]),completeStates : (loc(
    [0]) loc([2])),variables : a : Real,transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[
    5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] -
    [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[
    1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound : 10,
    transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2 ..
    outp) --> (c1 .. inp)) > | 2460 | infty}

Solution 201 (state 201)
states: 202  rewrites: 705915
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and not [2] < r(3) * [1/2048] and not
    [2] < r(3) * [1/4096] and not [2] < r(3) * [1/8192] and not [2] < r(3) * [
    1/16384] and not [2] < r(3) * [1/32768] and not [2] < r(3) * [1/65536] and
    not [2] < r(3) * [1/131072] and not [2] < r(3) * [1/262144] and not [2] <
    r(3) * [1/524288] and not [2] < r(3) * [1/1048576] and r(2) < r(1) + [1]
    and [0] < r(3) and [0] < r(3) * [1/2] and [0] < r(3) * [1/4] and [0] < r(3)
    * [1/8] and [0] < r(3) * [1/16] and [0] < r(3) * [1/32] and [0] < r(3) * [
    1/64] and [0] < r(3) * [1/128] and [0] < r(3) * [1/256] and [0] < r(3) * [
    1/512] and [0] < r(3) * [1/1024] and [0] < r(3) * [1/2048] and [0] < r(3) *
    [1/4096] and [0] < r(3) * [1/8192] and [0] < r(3) * [1/16384] and [0] < r(
    3) * [1/32768] and [0] < r(3) * [1/65536] and [0] < r(3) * [1/131072] and [
    0] < r(3) * [1/262144] and [0] < r(3) * [1/524288] and r(3) + [-2] < r(1) +
    [2] and r(3) + [-2] < r(1) + [3] and [-2] + r(3) * [1/2] < r(1) + [4] and [
    -2] + r(3) * [1/2] < r(1) + [5] and [-2] + r(3) * [1/4] < r(1) + [6] and [
    -2] + r(3) * [1/4] < r(1) + [7] and [-2] + r(3) * [1/8] < r(1) + [8] and [
    -2] + r(3) * [1/8] < r(1) + [9] and [-2] + r(3) * [1/16] < r(1) + [10] and
    [-2] + r(3) * [1/16] < r(1) + [11] and [-2] + r(3) * [1/32] < r(1) + [12]
    and [-2] + r(3) * [1/32] < r(1) + [13] and [-2] + r(3) * [1/64] < r(1) + [
    14] and [-2] + r(3) * [1/64] < r(1) + [15] and [-2] + r(3) * [1/128] < r(1)
    + [16] and [-2] + r(3) * [1/128] < r(1) + [17] and [-2] + r(3) * [1/256] <
    r(1) + [18] and [-2] + r(3) * [1/256] < r(1) + [19] and [-2] + r(3) * [
    1/512] < r(1) + [20] and [-2] + r(3) * [1/512] < r(1) + [21] and [-2] + r(
    3) * [1/1024] < r(1) + [22] and [-2] + r(3) * [1/1024] < r(1) + [23] and [
    -2] + r(3) * [1/2048] < r(1) + [24] and [-2] + r(3) * [1/2048] < r(1) + [
    25] and [-2] + r(3) * [1/4096] < r(1) + [26] and [-2] + r(3) * [1/4096] <
    r(1) + [27] and [-2] + r(3) * [1/8192] < r(1) + [28] and [-2] + r(3) * [
    1/8192] < r(1) + [29] and [-2] + r(3) * [1/16384] < r(1) + [30] and [-2] +
    r(3) * [1/16384] < r(1) + [31] and [-2] + r(3) * [1/32768] < r(1) + [32]
    and [-2] + r(3) * [1/32768] < r(1) + [33] and [-2] + r(3) * [1/65536] < r(
    1) + [34] and [-2] + r(3) * [1/65536] < r(1) + [35] and [-2] + r(3) * [
    1/131072] < r(1) + [36] and [-2] + r(3) * [1/131072] < r(1) + [37] and [-2]
    + r(3) * [1/262144] < r(1) + [38] and [-2] + r(3) * [1/262144] < r(1) + [
    39] and [-2] + r(3) * [1/524288] < r(1) + [40] and [-2] + r(3) * [1/524288]
    < r(1) + [41]) || < c4 : System | properties : ((TimingProperties::Period
    => {{60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [0] # [
    false] > < outp : DataOutPort | properties : none,content : r(3) * [
    1/524288] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    41] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [-2] + r(3) * [1/524288] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/524288] # [
    true] > < outp : DataOutPort | properties : none,content : [-2] + r(3) * [
    1/1048576] # [true] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(3) * [
    1/1048576] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState
    : loc([2]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2460 | infty}

Solution 202 (state 202)
states: 203  rewrites: 709283
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21] and r(3) + [-2] < r(1) + [22] and r(3) + [-2] < r(1) + [23] and r(3) +
    [-2] < r(1) + [24] and r(3) + [-2] < r(1) + [25] and r(3) + [-2] < r(1) + [
    26] and r(3) + [-2] < r(1) + [27] and r(3) + [-2] < r(1) + [28] and r(3) +
    [-2] < r(1) + [29] and r(3) + [-2] < r(1) + [30] and r(3) + [-2] < r(1) + [
    31] and r(3) + [-2] < r(1) + [32] and r(3) + [-2] < r(1) + [33] and r(3) +
    [-2] < r(1) + [34] and r(3) + [-2] < r(1) + [35] and r(3) + [-2] < r(1) + [
    36] and r(3) + [-2] < r(1) + [37] and r(3) + [-2] < r(1) + [38] and r(3) +
    [-2] < r(1) + [39] and r(3) + [-2] < r(1) + [40] and r(3) + [-2] < r(1) + [
    41]) || < c4 : System | properties : ((TimingProperties::Period => {{60}})
    ; HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents :
    (< c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(3) # [true] >),subcomponents :
    (< x : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(1) + [41] # [true] > < y : Data | properties
    : none,features : none,subcomponents : none,connections : empty,value : r(
    3) + [-2] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : r(3) # [
    true] > < outp : DataOutPort | properties : none,content : r(3) + [-2] # [
    true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2460 | infty}

Solution 203 (state 203)
states: 204  rewrites: 717219
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [0] < [6141/1024] + r(3) * [1/1024] and [0] < [12285/2048] +
    r(3) * [1/2048] and [0] < [24573/4096] + r(3) * [1/4096] and [0] < [
    49149/8192] + r(3) * [1/8192] and [0] < [98301/16384] + r(3) * [1/16384]
    and [0] < [196605/32768] + r(3) * [1/32768] and [0] < [393213/65536] + r(3)
    * [1/65536] and [0] < [786429/131072] + r(3) * [1/131072] and [0] < [
    1572861/262144] + r(3) * [1/262144] and [0] < [3145725/524288] + r(3) * [
    1/524288] and [2] < r(3) and [2] < [3/2] + r(3) * [1/2] and [2] < [9/4] +
    r(3) * [1/4] and [2] < [21/8] + r(3) * [1/8] and [2] < [45/16] + r(3) * [
    1/16] and [2] < [93/32] + r(3) * [1/32] and [2] < [189/64] + r(3) * [1/64]
    and [2] < [381/128] + r(3) * [1/128] and [2] < [765/256] + r(3) * [1/256]
    and [2] < [1533/512] + r(3) * [1/512] and [2] < [3069/1024] + r(3) * [
    1/1024] and [2] < [6141/2048] + r(3) * [1/2048] and [2] < [12285/4096] + r(
    3) * [1/4096] and [2] < [24573/8192] + r(3) * [1/8192] and [2] < [
    49149/16384] + r(3) * [1/16384] and [2] < [98301/32768] + r(3) * [1/32768]
    and [2] < [196605/65536] + r(3) * [1/65536] and [2] < [393213/131072] + r(
    3) * [1/131072] and [2] < [786429/262144] + r(3) * [1/262144] and [2] < [
    1572861/524288] + r(3) * [1/524288] and [2] < [3145725/1048576] + r(3) * [
    1/1048576] and r(3) + [1] < r(1) + [2] and r(3) + [1] < r(1) + [3] and [
    5/2] + r(3) * [1/2] < r(1) + [4] and [5/2] + r(3) * [1/2] < r(1) + [5] and
    [13/4] + r(3) * [1/4] < r(1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [7]
    and [29/8] + r(3) * [1/8] < r(1) + [8] and [29/8] + r(3) * [1/8] < r(1) + [
    9] and [61/16] + r(3) * [1/16] < r(1) + [10] and [61/16] + r(3) * [1/16] <
    r(1) + [11] and [125/32] + r(3) * [1/32] < r(1) + [12] and [125/32] + r(3)
    * [1/32] < r(1) + [13] and [253/64] + r(3) * [1/64] < r(1) + [14] and [
    253/64] + r(3) * [1/64] < r(1) + [15] and [509/128] + r(3) * [1/128] < r(1)
    + [16] and [509/128] + r(3) * [1/128] < r(1) + [17] and [1021/256] + r(3) *
    [1/256] < r(1) + [18] and [1021/256] + r(3) * [1/256] < r(1) + [19] and [
    2045/512] + r(3) * [1/512] < r(1) + [20] and [2045/512] + r(3) * [1/512] <
    r(1) + [21] and [4093/1024] + r(3) * [1/1024] < r(1) + [22] and [4093/1024]
    + r(3) * [1/1024] < r(1) + [23] and [8189/2048] + r(3) * [1/2048] < r(1) +
    [24] and [8189/2048] + r(3) * [1/2048] < r(1) + [25] and [16381/4096] + r(
    3) * [1/4096] < r(1) + [26] and [16381/4096] + r(3) * [1/4096] < r(1) + [
    27] and [32765/8192] + r(3) * [1/8192] < r(1) + [28] and [32765/8192] + r(
    3) * [1/8192] < r(1) + [29] and [65533/16384] + r(3) * [1/16384] < r(1) + [
    30] and [65533/16384] + r(3) * [1/16384] < r(1) + [31] and [131069/32768] +
    r(3) * [1/32768] < r(1) + [32] and [131069/32768] + r(3) * [1/32768] < r(1)
    + [33] and [262141/65536] + r(3) * [1/65536] < r(1) + [34] and [
    262141/65536] + r(3) * [1/65536] < r(1) + [35] and [524285/131072] + r(3) *
    [1/131072] < r(1) + [36] and [524285/131072] + r(3) * [1/131072] < r(1) + [
    37] and [1048573/262144] + r(3) * [1/262144] < r(1) + [38] and [
    1048573/262144] + r(3) * [1/262144] < r(1) + [39] and [2097149/524288] + r(
    3) * [1/524288] < r(1) + [40] and [2097149/524288] + r(3) * [1/524288] < r(
    1) + [41]) || < c4 : System | properties : ((TimingProperties::Period => {{
    60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [0] # [
    false] > < outp : DataOutPort | properties : none,content : [
    3145725/524288] + r(3) * [1/524288] # [true] >),subcomponents : (< x : Data
    | properties : none,features : none,subcomponents : none,connections :
    empty,value : r(1) + [41] # [true] > < y : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [
    2097149/524288] + r(3) * [1/524288] # [true] >),connections : empty,varGen
    : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : (
    (a : Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {
    (c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[
    c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[
    1]])}),loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [3145725/524288] + r(3) * [1/524288] # [true] > < outp :
    DataOutPort | properties : none,content : [4194301/1048576] + r(3) * [
    1/1048576] # [true] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [
    3145725/1048576] + r(3) * [1/1048576] # [true] >,connections : empty,varGen
    : < "c2",10,20 >,currState : loc([2]),completeStates : (loc([0]) loc([2])),
    variables : a : Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(
    v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (
    loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1])
    -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on
    dispatch]-> loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections
    : (((c1 .. outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2460
    | infty}

Solution 204 (state 204)
states: 205  rewrites: 722632
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and not [2] < r(0) * [1/4096] and not [2] < r(0)
    * [1/8192] and not [2] < r(0) * [1/16384] and not [2] < r(0) * [1/32768]
    and not [2] < r(0) * [1/65536] and not [2] < r(0) * [1/131072] and not [2]
    < r(0) * [1/262144] and not [2] < r(0) * [1/524288] and not [2] < r(0) * [
    1/1048576] and not [2] < r(0) * [1/2097152] and r(2) < r(1) + [1] and [0] <
    r(0) and [0] < r(0) * [1/2] and [0] < r(0) * [1/4] and [0] < r(0) * [1/8]
    and [0] < r(0) * [1/16] and [0] < r(0) * [1/32] and [0] < r(0) * [1/64] and
    [0] < r(0) * [1/128] and [0] < r(0) * [1/256] and [0] < r(0) * [1/512] and
    [0] < r(0) * [1/1024] and [0] < r(0) * [1/2048] and [0] < r(0) * [1/4096]
    and [0] < r(0) * [1/8192] and [0] < r(0) * [1/16384] and [0] < r(0) * [
    1/32768] and [0] < r(0) * [1/65536] and [0] < r(0) * [1/131072] and [0] <
    r(0) * [1/262144] and [0] < r(0) * [1/524288] and [0] < r(0) * [1/1048576]
    and [-2] + r(0) * [1/2] < r(1) + [2] and [-2] + r(0) * [1/2] < r(1) + [3]
    and [-2] + r(0) * [1/4] < r(1) + [4] and [-2] + r(0) * [1/4] < r(1) + [5]
    and [-2] + r(0) * [1/8] < r(1) + [6] and [-2] + r(0) * [1/8] < r(1) + [7]
    and [-2] + r(0) * [1/16] < r(1) + [8] and [-2] + r(0) * [1/16] < r(1) + [9]
    and [-2] + r(0) * [1/32] < r(1) + [10] and [-2] + r(0) * [1/32] < r(1) + [
    11] and [-2] + r(0) * [1/64] < r(1) + [12] and [-2] + r(0) * [1/64] < r(1)
    + [13] and [-2] + r(0) * [1/128] < r(1) + [14] and [-2] + r(0) * [1/128] <
    r(1) + [15] and [-2] + r(0) * [1/256] < r(1) + [16] and [-2] + r(0) * [
    1/256] < r(1) + [17] and [-2] + r(0) * [1/512] < r(1) + [18] and [-2] + r(
    0) * [1/512] < r(1) + [19] and [-2] + r(0) * [1/1024] < r(1) + [20] and [
    -2] + r(0) * [1/1024] < r(1) + [21] and [-2] + r(0) * [1/2048] < r(1) + [
    22] and [-2] + r(0) * [1/2048] < r(1) + [23] and [-2] + r(0) * [1/4096] <
    r(1) + [24] and [-2] + r(0) * [1/4096] < r(1) + [25] and [-2] + r(0) * [
    1/8192] < r(1) + [26] and [-2] + r(0) * [1/8192] < r(1) + [27] and [-2] +
    r(0) * [1/16384] < r(1) + [28] and [-2] + r(0) * [1/16384] < r(1) + [29]
    and [-2] + r(0) * [1/32768] < r(1) + [30] and [-2] + r(0) * [1/32768] < r(
    1) + [31] and [-2] + r(0) * [1/65536] < r(1) + [32] and [-2] + r(0) * [
    1/65536] < r(1) + [33] and [-2] + r(0) * [1/131072] < r(1) + [34] and [-2]
    + r(0) * [1/131072] < r(1) + [35] and [-2] + r(0) * [1/262144] < r(1) + [
    36] and [-2] + r(0) * [1/262144] < r(1) + [37] and [-2] + r(0) * [1/524288]
    < r(1) + [38] and [-2] + r(0) * [1/524288] < r(1) + [39] and [-2] + r(0) *
    [1/1048576] < r(1) + [40] and [-2] + r(0) * [1/1048576] < r(1) + [41] and [
    -2] + r(0) * [1/2097152] < r(1) + [42]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [-2] + r(0) * [1/2097152] # [true] > < outp : DataOutPort |
    properties : none,content : r(0) * [1/2097152] # [true] >),subcomponents :
    (< x : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(1) + [42] # [true] > < y : Data | properties
    : none,features : none,subcomponents : none,connections : empty,value : [
    -2] + r(0) * [1/2097152] # [true] >),connections : empty,varGen : < "c1",1,
    2 >,currState : loc([0]),completeStates : loc([0]),variables : ((a : Real)
    ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (
    c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[
    y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),
    loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,features
    : (< inp : DataInPort | properties : none,content : [0] # [false],cache :
    r(0) * [1/1048576] # [true] > < outp : DataOutPort | properties : none,
    content : [0] # [false] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(0) * [
    1/2097152] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState
    : loc([0]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2520 | infty}

Solution 205 (state 205)
states: 206  rewrites: 728463
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [0] < [6141/1024] + r(0) * [1/2048] and [0]
    < [12285/2048] + r(0) * [1/4096] and [0] < [24573/4096] + r(0) * [1/8192]
    and [0] < [49149/8192] + r(0) * [1/16384] and [0] < [98301/16384] + r(0) *
    [1/32768] and [0] < [196605/32768] + r(0) * [1/65536] and [0] < [
    393213/65536] + r(0) * [1/131072] and [0] < [786429/131072] + r(0) * [
    1/262144] and [0] < [1572861/262144] + r(0) * [1/524288] and [0] < [
    3145725/524288] + r(0) * [1/1048576] and [2] < [3/2] + r(0) * [1/4] and [2]
    < [9/4] + r(0) * [1/8] and [2] < [21/8] + r(0) * [1/16] and [2] < [45/16] +
    r(0) * [1/32] and [2] < [93/32] + r(0) * [1/64] and [2] < [189/64] + r(0) *
    [1/128] and [2] < [381/128] + r(0) * [1/256] and [2] < [765/256] + r(0) * [
    1/512] and [2] < [1533/512] + r(0) * [1/1024] and [2] < [3069/1024] + r(0)
    * [1/2048] and [2] < [6141/2048] + r(0) * [1/4096] and [2] < [12285/4096] +
    r(0) * [1/8192] and [2] < [24573/8192] + r(0) * [1/16384] and [2] < [
    49149/16384] + r(0) * [1/32768] and [2] < [98301/32768] + r(0) * [1/65536]
    and [2] < [196605/65536] + r(0) * [1/131072] and [2] < [393213/131072] + r(
    0) * [1/262144] and [2] < [786429/262144] + r(0) * [1/524288] and [2] < [
    1572861/524288] + r(0) * [1/1048576] and [2] < [3145725/1048576] + r(0) * [
    1/2097152] and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2] and [
    1] + r(0) * [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [
    5/2] + r(0) * [1/4] < r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and
    [13/4] + r(0) * [1/8] < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1) + [8]
    and [29/8] + r(0) * [1/16] < r(1) + [9] and [61/16] + r(0) * [1/32] < r(1)
    + [10] and [61/16] + r(0) * [1/32] < r(1) + [11] and [125/32] + r(0) * [
    1/64] < r(1) + [12] and [125/32] + r(0) * [1/64] < r(1) + [13] and [253/64]
    + r(0) * [1/128] < r(1) + [14] and [253/64] + r(0) * [1/128] < r(1) + [15]
    and [509/128] + r(0) * [1/256] < r(1) + [16] and [509/128] + r(0) * [1/256]
    < r(1) + [17] and [1021/256] + r(0) * [1/512] < r(1) + [18] and [1021/256]
    + r(0) * [1/512] < r(1) + [19] and [2045/512] + r(0) * [1/1024] < r(1) + [
    20] and [2045/512] + r(0) * [1/1024] < r(1) + [21] and [4093/1024] + r(0) *
    [1/2048] < r(1) + [22] and [4093/1024] + r(0) * [1/2048] < r(1) + [23] and
    [8189/2048] + r(0) * [1/4096] < r(1) + [24] and [8189/2048] + r(0) * [
    1/4096] < r(1) + [25] and [16381/4096] + r(0) * [1/8192] < r(1) + [26] and
    [16381/4096] + r(0) * [1/8192] < r(1) + [27] and [32765/8192] + r(0) * [
    1/16384] < r(1) + [28] and [32765/8192] + r(0) * [1/16384] < r(1) + [29]
    and [65533/16384] + r(0) * [1/32768] < r(1) + [30] and [65533/16384] + r(0)
    * [1/32768] < r(1) + [31] and [131069/32768] + r(0) * [1/65536] < r(1) + [
    32] and [131069/32768] + r(0) * [1/65536] < r(1) + [33] and [262141/65536]
    + r(0) * [1/131072] < r(1) + [34] and [262141/65536] + r(0) * [1/131072] <
    r(1) + [35] and [524285/131072] + r(0) * [1/262144] < r(1) + [36] and [
    524285/131072] + r(0) * [1/262144] < r(1) + [37] and [1048573/262144] + r(
    0) * [1/524288] < r(1) + [38] and [1048573/262144] + r(0) * [1/524288] < r(
    1) + [39] and [2097149/524288] + r(0) * [1/1048576] < r(1) + [40] and [
    2097149/524288] + r(0) * [1/1048576] < r(1) + [41] and [4194301/1048576] +
    r(0) * [1/2097152] < r(1) + [42]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [4194301/1048576] + r(0) * [1/2097152] # [true] > < outp :
    DataOutPort | properties : none,content : [6291453/1048576] + r(0) * [
    1/2097152] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    42] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [4194301/1048576] + r(0) * [1/2097152] #
    [true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [3145725/524288] + r(0) *
    [1/1048576] # [true] > < outp : DataOutPort | properties : none,content : [
    0] # [false] >),subcomponents : < z : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [3145725/1048576] +
    r(0) * [1/2097152] # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([0]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2520 | infty}

Solution 206 (state 206)
states: 207  rewrites: 733821
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and not [2] < r(3) * [1/2048] and not
    [2] < r(3) * [1/4096] and not [2] < r(3) * [1/8192] and not [2] < r(3) * [
    1/16384] and not [2] < r(3) * [1/32768] and not [2] < r(3) * [1/65536] and
    not [2] < r(3) * [1/131072] and not [2] < r(3) * [1/262144] and not [2] <
    r(3) * [1/524288] and not [2] < r(3) * [1/1048576] and r(2) < r(1) + [1]
    and [0] < r(3) and [0] < r(3) * [1/2] and [0] < r(3) * [1/4] and [0] < r(3)
    * [1/8] and [0] < r(3) * [1/16] and [0] < r(3) * [1/32] and [0] < r(3) * [
    1/64] and [0] < r(3) * [1/128] and [0] < r(3) * [1/256] and [0] < r(3) * [
    1/512] and [0] < r(3) * [1/1024] and [0] < r(3) * [1/2048] and [0] < r(3) *
    [1/4096] and [0] < r(3) * [1/8192] and [0] < r(3) * [1/16384] and [0] < r(
    3) * [1/32768] and [0] < r(3) * [1/65536] and [0] < r(3) * [1/131072] and [
    0] < r(3) * [1/262144] and [0] < r(3) * [1/524288] and r(3) + [-2] < r(1) +
    [2] and r(3) + [-2] < r(1) + [3] and [-2] + r(3) * [1/2] < r(1) + [4] and [
    -2] + r(3) * [1/2] < r(1) + [5] and [-2] + r(3) * [1/4] < r(1) + [6] and [
    -2] + r(3) * [1/4] < r(1) + [7] and [-2] + r(3) * [1/8] < r(1) + [8] and [
    -2] + r(3) * [1/8] < r(1) + [9] and [-2] + r(3) * [1/16] < r(1) + [10] and
    [-2] + r(3) * [1/16] < r(1) + [11] and [-2] + r(3) * [1/32] < r(1) + [12]
    and [-2] + r(3) * [1/32] < r(1) + [13] and [-2] + r(3) * [1/64] < r(1) + [
    14] and [-2] + r(3) * [1/64] < r(1) + [15] and [-2] + r(3) * [1/128] < r(1)
    + [16] and [-2] + r(3) * [1/128] < r(1) + [17] and [-2] + r(3) * [1/256] <
    r(1) + [18] and [-2] + r(3) * [1/256] < r(1) + [19] and [-2] + r(3) * [
    1/512] < r(1) + [20] and [-2] + r(3) * [1/512] < r(1) + [21] and [-2] + r(
    3) * [1/1024] < r(1) + [22] and [-2] + r(3) * [1/1024] < r(1) + [23] and [
    -2] + r(3) * [1/2048] < r(1) + [24] and [-2] + r(3) * [1/2048] < r(1) + [
    25] and [-2] + r(3) * [1/4096] < r(1) + [26] and [-2] + r(3) * [1/4096] <
    r(1) + [27] and [-2] + r(3) * [1/8192] < r(1) + [28] and [-2] + r(3) * [
    1/8192] < r(1) + [29] and [-2] + r(3) * [1/16384] < r(1) + [30] and [-2] +
    r(3) * [1/16384] < r(1) + [31] and [-2] + r(3) * [1/32768] < r(1) + [32]
    and [-2] + r(3) * [1/32768] < r(1) + [33] and [-2] + r(3) * [1/65536] < r(
    1) + [34] and [-2] + r(3) * [1/65536] < r(1) + [35] and [-2] + r(3) * [
    1/131072] < r(1) + [36] and [-2] + r(3) * [1/131072] < r(1) + [37] and [-2]
    + r(3) * [1/262144] < r(1) + [38] and [-2] + r(3) * [1/262144] < r(1) + [
    39] and [-2] + r(3) * [1/524288] < r(1) + [40] and [-2] + r(3) * [1/524288]
    < r(1) + [41] and [-2] + r(3) * [1/1048576] < r(1) + [42]) || < c4 : System
    | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [-2] + r(3) * [1/1048576]
    # [true] > < outp : DataOutPort | properties : none,content : r(3) * [
    1/1048576] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    42] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [-2] + r(3) * [1/1048576] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/524288] # [
    true] > < outp : DataOutPort | properties : none,content : [0] # [false]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) * [1/1048576] # [
    true] >,connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2520 | infty}

Solution 207 (state 207)
states: 208  rewrites: 736785
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21] and r(3) + [-2] < r(1) + [22] and r(3) + [-2] < r(1) + [23] and r(3) +
    [-2] < r(1) + [24] and r(3) + [-2] < r(1) + [25] and r(3) + [-2] < r(1) + [
    26] and r(3) + [-2] < r(1) + [27] and r(3) + [-2] < r(1) + [28] and r(3) +
    [-2] < r(1) + [29] and r(3) + [-2] < r(1) + [30] and r(3) + [-2] < r(1) + [
    31] and r(3) + [-2] < r(1) + [32] and r(3) + [-2] < r(1) + [33] and r(3) +
    [-2] < r(1) + [34] and r(3) + [-2] < r(1) + [35] and r(3) + [-2] < r(1) + [
    36] and r(3) + [-2] < r(1) + [37] and r(3) + [-2] < r(1) + [38] and r(3) +
    [-2] < r(1) + [39] and r(3) + [-2] < r(1) + [40] and r(3) + [-2] < r(1) + [
    41] and r(3) + [-2] < r(1) + [42]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : r(3) + [-2] # [true] > < outp : DataOutPort | properties : none,
    content : r(3) # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    42] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : r(3) + [-2] # [true] >),connections :
    empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(3) # [true] > < outp : DataOutPort |
    properties : none,content : [0] # [false] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(3) # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([0]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2520 | infty}

Solution 208 (state 208)
states: 209  rewrites: 742557
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [0] < [6141/1024] + r(3) * [1/1024] and [0] < [12285/2048] +
    r(3) * [1/2048] and [0] < [24573/4096] + r(3) * [1/4096] and [0] < [
    49149/8192] + r(3) * [1/8192] and [0] < [98301/16384] + r(3) * [1/16384]
    and [0] < [196605/32768] + r(3) * [1/32768] and [0] < [393213/65536] + r(3)
    * [1/65536] and [0] < [786429/131072] + r(3) * [1/131072] and [0] < [
    1572861/262144] + r(3) * [1/262144] and [0] < [3145725/524288] + r(3) * [
    1/524288] and [2] < r(3) and [2] < [3/2] + r(3) * [1/2] and [2] < [9/4] +
    r(3) * [1/4] and [2] < [21/8] + r(3) * [1/8] and [2] < [45/16] + r(3) * [
    1/16] and [2] < [93/32] + r(3) * [1/32] and [2] < [189/64] + r(3) * [1/64]
    and [2] < [381/128] + r(3) * [1/128] and [2] < [765/256] + r(3) * [1/256]
    and [2] < [1533/512] + r(3) * [1/512] and [2] < [3069/1024] + r(3) * [
    1/1024] and [2] < [6141/2048] + r(3) * [1/2048] and [2] < [12285/4096] + r(
    3) * [1/4096] and [2] < [24573/8192] + r(3) * [1/8192] and [2] < [
    49149/16384] + r(3) * [1/16384] and [2] < [98301/32768] + r(3) * [1/32768]
    and [2] < [196605/65536] + r(3) * [1/65536] and [2] < [393213/131072] + r(
    3) * [1/131072] and [2] < [786429/262144] + r(3) * [1/262144] and [2] < [
    1572861/524288] + r(3) * [1/524288] and [2] < [3145725/1048576] + r(3) * [
    1/1048576] and r(3) + [1] < r(1) + [2] and r(3) + [1] < r(1) + [3] and [
    5/2] + r(3) * [1/2] < r(1) + [4] and [5/2] + r(3) * [1/2] < r(1) + [5] and
    [13/4] + r(3) * [1/4] < r(1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [7]
    and [29/8] + r(3) * [1/8] < r(1) + [8] and [29/8] + r(3) * [1/8] < r(1) + [
    9] and [61/16] + r(3) * [1/16] < r(1) + [10] and [61/16] + r(3) * [1/16] <
    r(1) + [11] and [125/32] + r(3) * [1/32] < r(1) + [12] and [125/32] + r(3)
    * [1/32] < r(1) + [13] and [253/64] + r(3) * [1/64] < r(1) + [14] and [
    253/64] + r(3) * [1/64] < r(1) + [15] and [509/128] + r(3) * [1/128] < r(1)
    + [16] and [509/128] + r(3) * [1/128] < r(1) + [17] and [1021/256] + r(3) *
    [1/256] < r(1) + [18] and [1021/256] + r(3) * [1/256] < r(1) + [19] and [
    2045/512] + r(3) * [1/512] < r(1) + [20] and [2045/512] + r(3) * [1/512] <
    r(1) + [21] and [4093/1024] + r(3) * [1/1024] < r(1) + [22] and [4093/1024]
    + r(3) * [1/1024] < r(1) + [23] and [8189/2048] + r(3) * [1/2048] < r(1) +
    [24] and [8189/2048] + r(3) * [1/2048] < r(1) + [25] and [16381/4096] + r(
    3) * [1/4096] < r(1) + [26] and [16381/4096] + r(3) * [1/4096] < r(1) + [
    27] and [32765/8192] + r(3) * [1/8192] < r(1) + [28] and [32765/8192] + r(
    3) * [1/8192] < r(1) + [29] and [65533/16384] + r(3) * [1/16384] < r(1) + [
    30] and [65533/16384] + r(3) * [1/16384] < r(1) + [31] and [131069/32768] +
    r(3) * [1/32768] < r(1) + [32] and [131069/32768] + r(3) * [1/32768] < r(1)
    + [33] and [262141/65536] + r(3) * [1/65536] < r(1) + [34] and [
    262141/65536] + r(3) * [1/65536] < r(1) + [35] and [524285/131072] + r(3) *
    [1/131072] < r(1) + [36] and [524285/131072] + r(3) * [1/131072] < r(1) + [
    37] and [1048573/262144] + r(3) * [1/262144] < r(1) + [38] and [
    1048573/262144] + r(3) * [1/262144] < r(1) + [39] and [2097149/524288] + r(
    3) * [1/524288] < r(1) + [40] and [2097149/524288] + r(3) * [1/524288] < r(
    1) + [41] and [4194301/1048576] + r(3) * [1/1048576] < r(1) + [42]) || < c4
    : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [4194301/1048576] + r(3)
    * [1/1048576] # [true] > < outp : DataOutPort | properties : none,content :
    [6291453/1048576] + r(3) * [1/1048576] # [true] >),subcomponents : (< x :
    Data | properties : none,features : none,subcomponents : none,connections :
    empty,value : r(1) + [42] # [true] > < y : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [
    4194301/1048576] + r(3) * [1/1048576] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : [3145725/524288] + r(3) * [1/524288] # [
    true] > < outp : DataOutPort | properties : none,content : [0] # [false]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [3145725/1048576] + r(3) *
    [1/1048576] # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([0]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2520 | infty}

Solution 209 (state 209)
states: 210  rewrites: 751942
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and not [2] < r(0) * [1/4096] and not [2] < r(0)
    * [1/8192] and not [2] < r(0) * [1/16384] and not [2] < r(0) * [1/32768]
    and not [2] < r(0) * [1/65536] and not [2] < r(0) * [1/131072] and not [2]
    < r(0) * [1/262144] and not [2] < r(0) * [1/524288] and not [2] < r(0) * [
    1/1048576] and not [2] < r(0) * [1/2097152] and not [2] < r(0) * [
    1/4194304] and r(2) < r(1) + [1] and [0] < r(0) and [0] < r(0) * [1/2] and
    [0] < r(0) * [1/4] and [0] < r(0) * [1/8] and [0] < r(0) * [1/16] and [0] <
    r(0) * [1/32] and [0] < r(0) * [1/64] and [0] < r(0) * [1/128] and [0] < r(
    0) * [1/256] and [0] < r(0) * [1/512] and [0] < r(0) * [1/1024] and [0] <
    r(0) * [1/2048] and [0] < r(0) * [1/4096] and [0] < r(0) * [1/8192] and [0]
    < r(0) * [1/16384] and [0] < r(0) * [1/32768] and [0] < r(0) * [1/65536]
    and [0] < r(0) * [1/131072] and [0] < r(0) * [1/262144] and [0] < r(0) * [
    1/524288] and [0] < r(0) * [1/1048576] and [0] < r(0) * [1/2097152] and [
    -2] + r(0) * [1/2] < r(1) + [2] and [-2] + r(0) * [1/2] < r(1) + [3] and [
    -2] + r(0) * [1/4] < r(1) + [4] and [-2] + r(0) * [1/4] < r(1) + [5] and [
    -2] + r(0) * [1/8] < r(1) + [6] and [-2] + r(0) * [1/8] < r(1) + [7] and [
    -2] + r(0) * [1/16] < r(1) + [8] and [-2] + r(0) * [1/16] < r(1) + [9] and
    [-2] + r(0) * [1/32] < r(1) + [10] and [-2] + r(0) * [1/32] < r(1) + [11]
    and [-2] + r(0) * [1/64] < r(1) + [12] and [-2] + r(0) * [1/64] < r(1) + [
    13] and [-2] + r(0) * [1/128] < r(1) + [14] and [-2] + r(0) * [1/128] < r(
    1) + [15] and [-2] + r(0) * [1/256] < r(1) + [16] and [-2] + r(0) * [1/256]
    < r(1) + [17] and [-2] + r(0) * [1/512] < r(1) + [18] and [-2] + r(0) * [
    1/512] < r(1) + [19] and [-2] + r(0) * [1/1024] < r(1) + [20] and [-2] + r(
    0) * [1/1024] < r(1) + [21] and [-2] + r(0) * [1/2048] < r(1) + [22] and [
    -2] + r(0) * [1/2048] < r(1) + [23] and [-2] + r(0) * [1/4096] < r(1) + [
    24] and [-2] + r(0) * [1/4096] < r(1) + [25] and [-2] + r(0) * [1/8192] <
    r(1) + [26] and [-2] + r(0) * [1/8192] < r(1) + [27] and [-2] + r(0) * [
    1/16384] < r(1) + [28] and [-2] + r(0) * [1/16384] < r(1) + [29] and [-2] +
    r(0) * [1/32768] < r(1) + [30] and [-2] + r(0) * [1/32768] < r(1) + [31]
    and [-2] + r(0) * [1/65536] < r(1) + [32] and [-2] + r(0) * [1/65536] < r(
    1) + [33] and [-2] + r(0) * [1/131072] < r(1) + [34] and [-2] + r(0) * [
    1/131072] < r(1) + [35] and [-2] + r(0) * [1/262144] < r(1) + [36] and [-2]
    + r(0) * [1/262144] < r(1) + [37] and [-2] + r(0) * [1/524288] < r(1) + [
    38] and [-2] + r(0) * [1/524288] < r(1) + [39] and [-2] + r(0) * [
    1/1048576] < r(1) + [40] and [-2] + r(0) * [1/1048576] < r(1) + [41] and [
    -2] + r(0) * [1/2097152] < r(1) + [42] and [-2] + r(0) * [1/2097152] < r(1)
    + [43]) || < c4 : System | properties : ((TimingProperties::Period => {{
    60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [0] # [
    false] > < outp : DataOutPort | properties : none,content : r(0) * [
    1/2097152] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    43] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [-2] + r(0) * [1/2097152] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(0) * [1/2097152] # [
    true] > < outp : DataOutPort | properties : none,content : [-2] + r(0) * [
    1/4194304] # [true] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(0) * [
    1/4194304] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState
    : loc([2]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2580 | infty}

Solution 210 (state 210)
states: 211  rewrites: 760306
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [0] < [6141/1024] + r(0) * [1/2048] and [0]
    < [12285/2048] + r(0) * [1/4096] and [0] < [24573/4096] + r(0) * [1/8192]
    and [0] < [49149/8192] + r(0) * [1/16384] and [0] < [98301/16384] + r(0) *
    [1/32768] and [0] < [196605/32768] + r(0) * [1/65536] and [0] < [
    393213/65536] + r(0) * [1/131072] and [0] < [786429/131072] + r(0) * [
    1/262144] and [0] < [1572861/262144] + r(0) * [1/524288] and [0] < [
    3145725/524288] + r(0) * [1/1048576] and [0] < [6291453/1048576] + r(0) * [
    1/2097152] and [2] < [3/2] + r(0) * [1/4] and [2] < [9/4] + r(0) * [1/8]
    and [2] < [21/8] + r(0) * [1/16] and [2] < [45/16] + r(0) * [1/32] and [2]
    < [93/32] + r(0) * [1/64] and [2] < [189/64] + r(0) * [1/128] and [2] < [
    381/128] + r(0) * [1/256] and [2] < [765/256] + r(0) * [1/512] and [2] < [
    1533/512] + r(0) * [1/1024] and [2] < [3069/1024] + r(0) * [1/2048] and [2]
    < [6141/2048] + r(0) * [1/4096] and [2] < [12285/4096] + r(0) * [1/8192]
    and [2] < [24573/8192] + r(0) * [1/16384] and [2] < [49149/16384] + r(0) *
    [1/32768] and [2] < [98301/32768] + r(0) * [1/65536] and [2] < [
    196605/65536] + r(0) * [1/131072] and [2] < [393213/131072] + r(0) * [
    1/262144] and [2] < [786429/262144] + r(0) * [1/524288] and [2] < [
    1572861/524288] + r(0) * [1/1048576] and [2] < [3145725/1048576] + r(0) * [
    1/2097152] and [2] < [6291453/2097152] + r(0) * [1/4194304] and [2] < r(0)
    * [1/2] and [1] + r(0) * [1/2] < r(1) + [2] and [1] + r(0) * [1/2] < r(1) +
    [3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [5/2] + r(0) * [1/4] < r(1) +
    [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and [13/4] + r(0) * [1/8] < r(1)
    + [7] and [29/8] + r(0) * [1/16] < r(1) + [8] and [29/8] + r(0) * [1/16] <
    r(1) + [9] and [61/16] + r(0) * [1/32] < r(1) + [10] and [61/16] + r(0) * [
    1/32] < r(1) + [11] and [125/32] + r(0) * [1/64] < r(1) + [12] and [125/32]
    + r(0) * [1/64] < r(1) + [13] and [253/64] + r(0) * [1/128] < r(1) + [14]
    and [253/64] + r(0) * [1/128] < r(1) + [15] and [509/128] + r(0) * [1/256]
    < r(1) + [16] and [509/128] + r(0) * [1/256] < r(1) + [17] and [1021/256] +
    r(0) * [1/512] < r(1) + [18] and [1021/256] + r(0) * [1/512] < r(1) + [19]
    and [2045/512] + r(0) * [1/1024] < r(1) + [20] and [2045/512] + r(0) * [
    1/1024] < r(1) + [21] and [4093/1024] + r(0) * [1/2048] < r(1) + [22] and [
    4093/1024] + r(0) * [1/2048] < r(1) + [23] and [8189/2048] + r(0) * [
    1/4096] < r(1) + [24] and [8189/2048] + r(0) * [1/4096] < r(1) + [25] and [
    16381/4096] + r(0) * [1/8192] < r(1) + [26] and [16381/4096] + r(0) * [
    1/8192] < r(1) + [27] and [32765/8192] + r(0) * [1/16384] < r(1) + [28] and
    [32765/8192] + r(0) * [1/16384] < r(1) + [29] and [65533/16384] + r(0) * [
    1/32768] < r(1) + [30] and [65533/16384] + r(0) * [1/32768] < r(1) + [31]
    and [131069/32768] + r(0) * [1/65536] < r(1) + [32] and [131069/32768] + r(
    0) * [1/65536] < r(1) + [33] and [262141/65536] + r(0) * [1/131072] < r(1)
    + [34] and [262141/65536] + r(0) * [1/131072] < r(1) + [35] and [
    524285/131072] + r(0) * [1/262144] < r(1) + [36] and [524285/131072] + r(0)
    * [1/262144] < r(1) + [37] and [1048573/262144] + r(0) * [1/524288] < r(1)
    + [38] and [1048573/262144] + r(0) * [1/524288] < r(1) + [39] and [
    2097149/524288] + r(0) * [1/1048576] < r(1) + [40] and [2097149/524288] +
    r(0) * [1/1048576] < r(1) + [41] and [4194301/1048576] + r(0) * [1/2097152]
    < r(1) + [42] and [4194301/1048576] + r(0) * [1/2097152] < r(1) + [43]) ||
    < c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : [6291453/1048576] + r(0) * [
    1/2097152] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    43] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [4194301/1048576] + r(0) * [1/2097152] #
    [true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [6291453/1048576] + r(0)
    * [1/2097152] # [true] > < outp : DataOutPort | properties : none,content :
    [8388605/2097152] + r(0) * [1/4194304] # [true] >),subcomponents : < z :
    Data | properties : none,features : none,subcomponents : none,connections :
    empty,value : [6291453/2097152] + r(0) * [1/4194304] # [true] >,connections
    : empty,varGen : < "c2",10,20 >,currState : loc([2]),completeStates : (loc(
    [0]) loc([2])),variables : a : Real,transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[
    5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] -
    [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[
    1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound : 10,
    transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2 ..
    outp) --> (c1 .. inp)) > | 2580 | infty}

Solution 211 (state 211)
states: 212  rewrites: 769594
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and not [2] < r(3) * [1/2048] and not
    [2] < r(3) * [1/4096] and not [2] < r(3) * [1/8192] and not [2] < r(3) * [
    1/16384] and not [2] < r(3) * [1/32768] and not [2] < r(3) * [1/65536] and
    not [2] < r(3) * [1/131072] and not [2] < r(3) * [1/262144] and not [2] <
    r(3) * [1/524288] and not [2] < r(3) * [1/1048576] and not [2] < r(3) * [
    1/2097152] and r(2) < r(1) + [1] and [0] < r(3) and [0] < r(3) * [1/2] and
    [0] < r(3) * [1/4] and [0] < r(3) * [1/8] and [0] < r(3) * [1/16] and [0] <
    r(3) * [1/32] and [0] < r(3) * [1/64] and [0] < r(3) * [1/128] and [0] < r(
    3) * [1/256] and [0] < r(3) * [1/512] and [0] < r(3) * [1/1024] and [0] <
    r(3) * [1/2048] and [0] < r(3) * [1/4096] and [0] < r(3) * [1/8192] and [0]
    < r(3) * [1/16384] and [0] < r(3) * [1/32768] and [0] < r(3) * [1/65536]
    and [0] < r(3) * [1/131072] and [0] < r(3) * [1/262144] and [0] < r(3) * [
    1/524288] and [0] < r(3) * [1/1048576] and r(3) + [-2] < r(1) + [2] and r(
    3) + [-2] < r(1) + [3] and [-2] + r(3) * [1/2] < r(1) + [4] and [-2] + r(3)
    * [1/2] < r(1) + [5] and [-2] + r(3) * [1/4] < r(1) + [6] and [-2] + r(3) *
    [1/4] < r(1) + [7] and [-2] + r(3) * [1/8] < r(1) + [8] and [-2] + r(3) * [
    1/8] < r(1) + [9] and [-2] + r(3) * [1/16] < r(1) + [10] and [-2] + r(3) *
    [1/16] < r(1) + [11] and [-2] + r(3) * [1/32] < r(1) + [12] and [-2] + r(3)
    * [1/32] < r(1) + [13] and [-2] + r(3) * [1/64] < r(1) + [14] and [-2] + r(
    3) * [1/64] < r(1) + [15] and [-2] + r(3) * [1/128] < r(1) + [16] and [-2]
    + r(3) * [1/128] < r(1) + [17] and [-2] + r(3) * [1/256] < r(1) + [18] and
    [-2] + r(3) * [1/256] < r(1) + [19] and [-2] + r(3) * [1/512] < r(1) + [20]
    and [-2] + r(3) * [1/512] < r(1) + [21] and [-2] + r(3) * [1/1024] < r(1) +
    [22] and [-2] + r(3) * [1/1024] < r(1) + [23] and [-2] + r(3) * [1/2048] <
    r(1) + [24] and [-2] + r(3) * [1/2048] < r(1) + [25] and [-2] + r(3) * [
    1/4096] < r(1) + [26] and [-2] + r(3) * [1/4096] < r(1) + [27] and [-2] +
    r(3) * [1/8192] < r(1) + [28] and [-2] + r(3) * [1/8192] < r(1) + [29] and
    [-2] + r(3) * [1/16384] < r(1) + [30] and [-2] + r(3) * [1/16384] < r(1) +
    [31] and [-2] + r(3) * [1/32768] < r(1) + [32] and [-2] + r(3) * [1/32768]
    < r(1) + [33] and [-2] + r(3) * [1/65536] < r(1) + [34] and [-2] + r(3) * [
    1/65536] < r(1) + [35] and [-2] + r(3) * [1/131072] < r(1) + [36] and [-2]
    + r(3) * [1/131072] < r(1) + [37] and [-2] + r(3) * [1/262144] < r(1) + [
    38] and [-2] + r(3) * [1/262144] < r(1) + [39] and [-2] + r(3) * [1/524288]
    < r(1) + [40] and [-2] + r(3) * [1/524288] < r(1) + [41] and [-2] + r(3) *
    [1/1048576] < r(1) + [42] and [-2] + r(3) * [1/1048576] < r(1) + [43]) || <
    c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(3) * [1/1048576] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [43] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [-2] + r(3) * [1/1048576] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(3) * [1/1048576] # [true] > < outp :
    DataOutPort | properties : none,content : [-2] + r(3) * [1/2097152] # [
    true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) * [1/2097152] # [
    true] >,connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2580 | infty}

Solution 212 (state 212)
states: 213  rewrites: 773076
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21] and r(3) + [-2] < r(1) + [22] and r(3) + [-2] < r(1) + [23] and r(3) +
    [-2] < r(1) + [24] and r(3) + [-2] < r(1) + [25] and r(3) + [-2] < r(1) + [
    26] and r(3) + [-2] < r(1) + [27] and r(3) + [-2] < r(1) + [28] and r(3) +
    [-2] < r(1) + [29] and r(3) + [-2] < r(1) + [30] and r(3) + [-2] < r(1) + [
    31] and r(3) + [-2] < r(1) + [32] and r(3) + [-2] < r(1) + [33] and r(3) +
    [-2] < r(1) + [34] and r(3) + [-2] < r(1) + [35] and r(3) + [-2] < r(1) + [
    36] and r(3) + [-2] < r(1) + [37] and r(3) + [-2] < r(1) + [38] and r(3) +
    [-2] < r(1) + [39] and r(3) + [-2] < r(1) + [40] and r(3) + [-2] < r(1) + [
    41] and r(3) + [-2] < r(1) + [42] and r(3) + [-2] < r(1) + [43]) || < c4 :
    System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(3) # [true] >),subcomponents :
    (< x : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(1) + [43] # [true] > < y : Data | properties
    : none,features : none,subcomponents : none,connections : empty,value : r(
    3) + [-2] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : r(3) # [
    true] > < outp : DataOutPort | properties : none,content : r(3) + [-2] # [
    true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2580 | infty}

Solution 213 (state 213)
states: 214  rewrites: 781356
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [0] < [6141/1024] + r(3) * [1/1024] and [0] < [12285/2048] +
    r(3) * [1/2048] and [0] < [24573/4096] + r(3) * [1/4096] and [0] < [
    49149/8192] + r(3) * [1/8192] and [0] < [98301/16384] + r(3) * [1/16384]
    and [0] < [196605/32768] + r(3) * [1/32768] and [0] < [393213/65536] + r(3)
    * [1/65536] and [0] < [786429/131072] + r(3) * [1/131072] and [0] < [
    1572861/262144] + r(3) * [1/262144] and [0] < [3145725/524288] + r(3) * [
    1/524288] and [0] < [6291453/1048576] + r(3) * [1/1048576] and [2] < r(3)
    and [2] < [3/2] + r(3) * [1/2] and [2] < [9/4] + r(3) * [1/4] and [2] < [
    21/8] + r(3) * [1/8] and [2] < [45/16] + r(3) * [1/16] and [2] < [93/32] +
    r(3) * [1/32] and [2] < [189/64] + r(3) * [1/64] and [2] < [381/128] + r(3)
    * [1/128] and [2] < [765/256] + r(3) * [1/256] and [2] < [1533/512] + r(3)
    * [1/512] and [2] < [3069/1024] + r(3) * [1/1024] and [2] < [6141/2048] +
    r(3) * [1/2048] and [2] < [12285/4096] + r(3) * [1/4096] and [2] < [
    24573/8192] + r(3) * [1/8192] and [2] < [49149/16384] + r(3) * [1/16384]
    and [2] < [98301/32768] + r(3) * [1/32768] and [2] < [196605/65536] + r(3)
    * [1/65536] and [2] < [393213/131072] + r(3) * [1/131072] and [2] < [
    786429/262144] + r(3) * [1/262144] and [2] < [1572861/524288] + r(3) * [
    1/524288] and [2] < [3145725/1048576] + r(3) * [1/1048576] and [2] < [
    6291453/2097152] + r(3) * [1/2097152] and r(3) + [1] < r(1) + [2] and r(3)
    + [1] < r(1) + [3] and [5/2] + r(3) * [1/2] < r(1) + [4] and [5/2] + r(3) *
    [1/2] < r(1) + [5] and [13/4] + r(3) * [1/4] < r(1) + [6] and [13/4] + r(3)
    * [1/4] < r(1) + [7] and [29/8] + r(3) * [1/8] < r(1) + [8] and [29/8] + r(
    3) * [1/8] < r(1) + [9] and [61/16] + r(3) * [1/16] < r(1) + [10] and [
    61/16] + r(3) * [1/16] < r(1) + [11] and [125/32] + r(3) * [1/32] < r(1) +
    [12] and [125/32] + r(3) * [1/32] < r(1) + [13] and [253/64] + r(3) * [
    1/64] < r(1) + [14] and [253/64] + r(3) * [1/64] < r(1) + [15] and [
    509/128] + r(3) * [1/128] < r(1) + [16] and [509/128] + r(3) * [1/128] < r(
    1) + [17] and [1021/256] + r(3) * [1/256] < r(1) + [18] and [1021/256] + r(
    3) * [1/256] < r(1) + [19] and [2045/512] + r(3) * [1/512] < r(1) + [20]
    and [2045/512] + r(3) * [1/512] < r(1) + [21] and [4093/1024] + r(3) * [
    1/1024] < r(1) + [22] and [4093/1024] + r(3) * [1/1024] < r(1) + [23] and [
    8189/2048] + r(3) * [1/2048] < r(1) + [24] and [8189/2048] + r(3) * [
    1/2048] < r(1) + [25] and [16381/4096] + r(3) * [1/4096] < r(1) + [26] and
    [16381/4096] + r(3) * [1/4096] < r(1) + [27] and [32765/8192] + r(3) * [
    1/8192] < r(1) + [28] and [32765/8192] + r(3) * [1/8192] < r(1) + [29] and
    [65533/16384] + r(3) * [1/16384] < r(1) + [30] and [65533/16384] + r(3) * [
    1/16384] < r(1) + [31] and [131069/32768] + r(3) * [1/32768] < r(1) + [32]
    and [131069/32768] + r(3) * [1/32768] < r(1) + [33] and [262141/65536] + r(
    3) * [1/65536] < r(1) + [34] and [262141/65536] + r(3) * [1/65536] < r(1) +
    [35] and [524285/131072] + r(3) * [1/131072] < r(1) + [36] and [
    524285/131072] + r(3) * [1/131072] < r(1) + [37] and [1048573/262144] + r(
    3) * [1/262144] < r(1) + [38] and [1048573/262144] + r(3) * [1/262144] < r(
    1) + [39] and [2097149/524288] + r(3) * [1/524288] < r(1) + [40] and [
    2097149/524288] + r(3) * [1/524288] < r(1) + [41] and [4194301/1048576] +
    r(3) * [1/1048576] < r(1) + [42] and [4194301/1048576] + r(3) * [1/1048576]
    < r(1) + [43]) || < c4 : System | properties : ((TimingProperties::Period
    => {{60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [0] # [
    false] > < outp : DataOutPort | properties : none,content : [
    6291453/1048576] + r(3) * [1/1048576] # [true] >),subcomponents : (< x :
    Data | properties : none,features : none,subcomponents : none,connections :
    empty,value : r(1) + [43] # [true] > < y : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [
    4194301/1048576] + r(3) * [1/1048576] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : [6291453/1048576] + r(3) * [1/1048576] # [
    true] > < outp : DataOutPort | properties : none,content : [
    8388605/2097152] + r(3) * [1/2097152] # [true] >),subcomponents : < z :
    Data | properties : none,features : none,subcomponents : none,connections :
    empty,value : [6291453/2097152] + r(3) * [1/2097152] # [true] >,connections
    : empty,varGen : < "c2",10,20 >,currState : loc([2]),completeStates : (loc(
    [0]) loc([2])),variables : a : Real,transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z} := (v[a] * [[
    5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{outp} := (c[z] -
    [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp} := (c[z] + [[
    1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound : 10,
    transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2 ..
    outp) --> (c1 .. inp)) > | 2580 | infty}

Solution 214 (state 214)
states: 215  rewrites: 787006
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and not [2] < r(0) * [1/4096] and not [2] < r(0)
    * [1/8192] and not [2] < r(0) * [1/16384] and not [2] < r(0) * [1/32768]
    and not [2] < r(0) * [1/65536] and not [2] < r(0) * [1/131072] and not [2]
    < r(0) * [1/262144] and not [2] < r(0) * [1/524288] and not [2] < r(0) * [
    1/1048576] and not [2] < r(0) * [1/2097152] and not [2] < r(0) * [
    1/4194304] and r(2) < r(1) + [1] and [0] < r(0) and [0] < r(0) * [1/2] and
    [0] < r(0) * [1/4] and [0] < r(0) * [1/8] and [0] < r(0) * [1/16] and [0] <
    r(0) * [1/32] and [0] < r(0) * [1/64] and [0] < r(0) * [1/128] and [0] < r(
    0) * [1/256] and [0] < r(0) * [1/512] and [0] < r(0) * [1/1024] and [0] <
    r(0) * [1/2048] and [0] < r(0) * [1/4096] and [0] < r(0) * [1/8192] and [0]
    < r(0) * [1/16384] and [0] < r(0) * [1/32768] and [0] < r(0) * [1/65536]
    and [0] < r(0) * [1/131072] and [0] < r(0) * [1/262144] and [0] < r(0) * [
    1/524288] and [0] < r(0) * [1/1048576] and [0] < r(0) * [1/2097152] and [
    -2] + r(0) * [1/2] < r(1) + [2] and [-2] + r(0) * [1/2] < r(1) + [3] and [
    -2] + r(0) * [1/4] < r(1) + [4] and [-2] + r(0) * [1/4] < r(1) + [5] and [
    -2] + r(0) * [1/8] < r(1) + [6] and [-2] + r(0) * [1/8] < r(1) + [7] and [
    -2] + r(0) * [1/16] < r(1) + [8] and [-2] + r(0) * [1/16] < r(1) + [9] and
    [-2] + r(0) * [1/32] < r(1) + [10] and [-2] + r(0) * [1/32] < r(1) + [11]
    and [-2] + r(0) * [1/64] < r(1) + [12] and [-2] + r(0) * [1/64] < r(1) + [
    13] and [-2] + r(0) * [1/128] < r(1) + [14] and [-2] + r(0) * [1/128] < r(
    1) + [15] and [-2] + r(0) * [1/256] < r(1) + [16] and [-2] + r(0) * [1/256]
    < r(1) + [17] and [-2] + r(0) * [1/512] < r(1) + [18] and [-2] + r(0) * [
    1/512] < r(1) + [19] and [-2] + r(0) * [1/1024] < r(1) + [20] and [-2] + r(
    0) * [1/1024] < r(1) + [21] and [-2] + r(0) * [1/2048] < r(1) + [22] and [
    -2] + r(0) * [1/2048] < r(1) + [23] and [-2] + r(0) * [1/4096] < r(1) + [
    24] and [-2] + r(0) * [1/4096] < r(1) + [25] and [-2] + r(0) * [1/8192] <
    r(1) + [26] and [-2] + r(0) * [1/8192] < r(1) + [27] and [-2] + r(0) * [
    1/16384] < r(1) + [28] and [-2] + r(0) * [1/16384] < r(1) + [29] and [-2] +
    r(0) * [1/32768] < r(1) + [30] and [-2] + r(0) * [1/32768] < r(1) + [31]
    and [-2] + r(0) * [1/65536] < r(1) + [32] and [-2] + r(0) * [1/65536] < r(
    1) + [33] and [-2] + r(0) * [1/131072] < r(1) + [34] and [-2] + r(0) * [
    1/131072] < r(1) + [35] and [-2] + r(0) * [1/262144] < r(1) + [36] and [-2]
    + r(0) * [1/262144] < r(1) + [37] and [-2] + r(0) * [1/524288] < r(1) + [
    38] and [-2] + r(0) * [1/524288] < r(1) + [39] and [-2] + r(0) * [
    1/1048576] < r(1) + [40] and [-2] + r(0) * [1/1048576] < r(1) + [41] and [
    -2] + r(0) * [1/2097152] < r(1) + [42] and [-2] + r(0) * [1/2097152] < r(1)
    + [43] and [-2] + r(0) * [1/4194304] < r(1) + [44]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [-2] + r(0) * [1/4194304]
    # [true] > < outp : DataOutPort | properties : none,content : r(0) * [
    1/4194304] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    44] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [-2] + r(0) * [1/4194304] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(0) * [1/2097152] # [
    true] > < outp : DataOutPort | properties : none,content : [0] # [false]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/4194304] # [
    true] >,connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2640 | infty}

Solution 215 (state 215)
states: 216  rewrites: 793095
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [0] < [6141/1024] + r(0) * [1/2048] and [0]
    < [12285/2048] + r(0) * [1/4096] and [0] < [24573/4096] + r(0) * [1/8192]
    and [0] < [49149/8192] + r(0) * [1/16384] and [0] < [98301/16384] + r(0) *
    [1/32768] and [0] < [196605/32768] + r(0) * [1/65536] and [0] < [
    393213/65536] + r(0) * [1/131072] and [0] < [786429/131072] + r(0) * [
    1/262144] and [0] < [1572861/262144] + r(0) * [1/524288] and [0] < [
    3145725/524288] + r(0) * [1/1048576] and [0] < [6291453/1048576] + r(0) * [
    1/2097152] and [2] < [3/2] + r(0) * [1/4] and [2] < [9/4] + r(0) * [1/8]
    and [2] < [21/8] + r(0) * [1/16] and [2] < [45/16] + r(0) * [1/32] and [2]
    < [93/32] + r(0) * [1/64] and [2] < [189/64] + r(0) * [1/128] and [2] < [
    381/128] + r(0) * [1/256] and [2] < [765/256] + r(0) * [1/512] and [2] < [
    1533/512] + r(0) * [1/1024] and [2] < [3069/1024] + r(0) * [1/2048] and [2]
    < [6141/2048] + r(0) * [1/4096] and [2] < [12285/4096] + r(0) * [1/8192]
    and [2] < [24573/8192] + r(0) * [1/16384] and [2] < [49149/16384] + r(0) *
    [1/32768] and [2] < [98301/32768] + r(0) * [1/65536] and [2] < [
    196605/65536] + r(0) * [1/131072] and [2] < [393213/131072] + r(0) * [
    1/262144] and [2] < [786429/262144] + r(0) * [1/524288] and [2] < [
    1572861/524288] + r(0) * [1/1048576] and [2] < [3145725/1048576] + r(0) * [
    1/2097152] and [2] < [6291453/2097152] + r(0) * [1/4194304] and [2] < r(0)
    * [1/2] and [1] + r(0) * [1/2] < r(1) + [2] and [1] + r(0) * [1/2] < r(1) +
    [3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [5/2] + r(0) * [1/4] < r(1) +
    [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and [13/4] + r(0) * [1/8] < r(1)
    + [7] and [29/8] + r(0) * [1/16] < r(1) + [8] and [29/8] + r(0) * [1/16] <
    r(1) + [9] and [61/16] + r(0) * [1/32] < r(1) + [10] and [61/16] + r(0) * [
    1/32] < r(1) + [11] and [125/32] + r(0) * [1/64] < r(1) + [12] and [125/32]
    + r(0) * [1/64] < r(1) + [13] and [253/64] + r(0) * [1/128] < r(1) + [14]
    and [253/64] + r(0) * [1/128] < r(1) + [15] and [509/128] + r(0) * [1/256]
    < r(1) + [16] and [509/128] + r(0) * [1/256] < r(1) + [17] and [1021/256] +
    r(0) * [1/512] < r(1) + [18] and [1021/256] + r(0) * [1/512] < r(1) + [19]
    and [2045/512] + r(0) * [1/1024] < r(1) + [20] and [2045/512] + r(0) * [
    1/1024] < r(1) + [21] and [4093/1024] + r(0) * [1/2048] < r(1) + [22] and [
    4093/1024] + r(0) * [1/2048] < r(1) + [23] and [8189/2048] + r(0) * [
    1/4096] < r(1) + [24] and [8189/2048] + r(0) * [1/4096] < r(1) + [25] and [
    16381/4096] + r(0) * [1/8192] < r(1) + [26] and [16381/4096] + r(0) * [
    1/8192] < r(1) + [27] and [32765/8192] + r(0) * [1/16384] < r(1) + [28] and
    [32765/8192] + r(0) * [1/16384] < r(1) + [29] and [65533/16384] + r(0) * [
    1/32768] < r(1) + [30] and [65533/16384] + r(0) * [1/32768] < r(1) + [31]
    and [131069/32768] + r(0) * [1/65536] < r(1) + [32] and [131069/32768] + r(
    0) * [1/65536] < r(1) + [33] and [262141/65536] + r(0) * [1/131072] < r(1)
    + [34] and [262141/65536] + r(0) * [1/131072] < r(1) + [35] and [
    524285/131072] + r(0) * [1/262144] < r(1) + [36] and [524285/131072] + r(0)
    * [1/262144] < r(1) + [37] and [1048573/262144] + r(0) * [1/524288] < r(1)
    + [38] and [1048573/262144] + r(0) * [1/524288] < r(1) + [39] and [
    2097149/524288] + r(0) * [1/1048576] < r(1) + [40] and [2097149/524288] +
    r(0) * [1/1048576] < r(1) + [41] and [4194301/1048576] + r(0) * [1/2097152]
    < r(1) + [42] and [4194301/1048576] + r(0) * [1/2097152] < r(1) + [43] and
    [8388605/2097152] + r(0) * [1/4194304] < r(1) + [44]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [8388605/2097152] + r(0)
    * [1/4194304] # [true] > < outp : DataOutPort | properties : none,content :
    [12582909/2097152] + r(0) * [1/4194304] # [true] >),subcomponents : (< x :
    Data | properties : none,features : none,subcomponents : none,connections :
    empty,value : r(1) + [44] # [true] > < y : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [
    8388605/2097152] + r(0) * [1/4194304] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : [6291453/1048576] + r(0) * [1/2097152] # [
    true] > < outp : DataOutPort | properties : none,content : [0] # [false]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [6291453/2097152] + r(0) *
    [1/4194304] # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([0]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2640 | infty}

Solution 216 (state 216)
states: 217  rewrites: 798690
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and not [2] < r(3) * [1/2048] and not
    [2] < r(3) * [1/4096] and not [2] < r(3) * [1/8192] and not [2] < r(3) * [
    1/16384] and not [2] < r(3) * [1/32768] and not [2] < r(3) * [1/65536] and
    not [2] < r(3) * [1/131072] and not [2] < r(3) * [1/262144] and not [2] <
    r(3) * [1/524288] and not [2] < r(3) * [1/1048576] and not [2] < r(3) * [
    1/2097152] and r(2) < r(1) + [1] and [0] < r(3) and [0] < r(3) * [1/2] and
    [0] < r(3) * [1/4] and [0] < r(3) * [1/8] and [0] < r(3) * [1/16] and [0] <
    r(3) * [1/32] and [0] < r(3) * [1/64] and [0] < r(3) * [1/128] and [0] < r(
    3) * [1/256] and [0] < r(3) * [1/512] and [0] < r(3) * [1/1024] and [0] <
    r(3) * [1/2048] and [0] < r(3) * [1/4096] and [0] < r(3) * [1/8192] and [0]
    < r(3) * [1/16384] and [0] < r(3) * [1/32768] and [0] < r(3) * [1/65536]
    and [0] < r(3) * [1/131072] and [0] < r(3) * [1/262144] and [0] < r(3) * [
    1/524288] and [0] < r(3) * [1/1048576] and r(3) + [-2] < r(1) + [2] and r(
    3) + [-2] < r(1) + [3] and [-2] + r(3) * [1/2] < r(1) + [4] and [-2] + r(3)
    * [1/2] < r(1) + [5] and [-2] + r(3) * [1/4] < r(1) + [6] and [-2] + r(3) *
    [1/4] < r(1) + [7] and [-2] + r(3) * [1/8] < r(1) + [8] and [-2] + r(3) * [
    1/8] < r(1) + [9] and [-2] + r(3) * [1/16] < r(1) + [10] and [-2] + r(3) *
    [1/16] < r(1) + [11] and [-2] + r(3) * [1/32] < r(1) + [12] and [-2] + r(3)
    * [1/32] < r(1) + [13] and [-2] + r(3) * [1/64] < r(1) + [14] and [-2] + r(
    3) * [1/64] < r(1) + [15] and [-2] + r(3) * [1/128] < r(1) + [16] and [-2]
    + r(3) * [1/128] < r(1) + [17] and [-2] + r(3) * [1/256] < r(1) + [18] and
    [-2] + r(3) * [1/256] < r(1) + [19] and [-2] + r(3) * [1/512] < r(1) + [20]
    and [-2] + r(3) * [1/512] < r(1) + [21] and [-2] + r(3) * [1/1024] < r(1) +
    [22] and [-2] + r(3) * [1/1024] < r(1) + [23] and [-2] + r(3) * [1/2048] <
    r(1) + [24] and [-2] + r(3) * [1/2048] < r(1) + [25] and [-2] + r(3) * [
    1/4096] < r(1) + [26] and [-2] + r(3) * [1/4096] < r(1) + [27] and [-2] +
    r(3) * [1/8192] < r(1) + [28] and [-2] + r(3) * [1/8192] < r(1) + [29] and
    [-2] + r(3) * [1/16384] < r(1) + [30] and [-2] + r(3) * [1/16384] < r(1) +
    [31] and [-2] + r(3) * [1/32768] < r(1) + [32] and [-2] + r(3) * [1/32768]
    < r(1) + [33] and [-2] + r(3) * [1/65536] < r(1) + [34] and [-2] + r(3) * [
    1/65536] < r(1) + [35] and [-2] + r(3) * [1/131072] < r(1) + [36] and [-2]
    + r(3) * [1/131072] < r(1) + [37] and [-2] + r(3) * [1/262144] < r(1) + [
    38] and [-2] + r(3) * [1/262144] < r(1) + [39] and [-2] + r(3) * [1/524288]
    < r(1) + [40] and [-2] + r(3) * [1/524288] < r(1) + [41] and [-2] + r(3) *
    [1/1048576] < r(1) + [42] and [-2] + r(3) * [1/1048576] < r(1) + [43] and [
    -2] + r(3) * [1/2097152] < r(1) + [44]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [-2] + r(3) * [1/2097152] # [true] > < outp : DataOutPort |
    properties : none,content : r(3) * [1/2097152] # [true] >),subcomponents :
    (< x : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(1) + [44] # [true] > < y : Data | properties
    : none,features : none,subcomponents : none,connections : empty,value : [
    -2] + r(3) * [1/2097152] # [true] >),connections : empty,varGen : < "c1",1,
    2 >,currState : loc([0]),completeStates : loc([0]),variables : ((a : Real)
    ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (
    c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[
    y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),
    loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,features
    : (< inp : DataInPort | properties : none,content : [0] # [false],cache :
    r(3) * [1/1048576] # [true] > < outp : DataOutPort | properties : none,
    content : [0] # [false] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(3) * [
    1/2097152] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState
    : loc([0]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2640 | infty}

Solution 217 (state 217)
states: 218  rewrites: 801768
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21] and r(3) + [-2] < r(1) + [22] and r(3) + [-2] < r(1) + [23] and r(3) +
    [-2] < r(1) + [24] and r(3) + [-2] < r(1) + [25] and r(3) + [-2] < r(1) + [
    26] and r(3) + [-2] < r(1) + [27] and r(3) + [-2] < r(1) + [28] and r(3) +
    [-2] < r(1) + [29] and r(3) + [-2] < r(1) + [30] and r(3) + [-2] < r(1) + [
    31] and r(3) + [-2] < r(1) + [32] and r(3) + [-2] < r(1) + [33] and r(3) +
    [-2] < r(1) + [34] and r(3) + [-2] < r(1) + [35] and r(3) + [-2] < r(1) + [
    36] and r(3) + [-2] < r(1) + [37] and r(3) + [-2] < r(1) + [38] and r(3) +
    [-2] < r(1) + [39] and r(3) + [-2] < r(1) + [40] and r(3) + [-2] < r(1) + [
    41] and r(3) + [-2] < r(1) + [42] and r(3) + [-2] < r(1) + [43] and r(3) +
    [-2] < r(1) + [44]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : r(3) + [-2] # [true] > < outp : DataOutPort | properties : none,
    content : r(3) # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    44] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : r(3) + [-2] # [true] >),connections :
    empty,varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(3) # [true] > < outp : DataOutPort |
    properties : none,content : [0] # [false] >),subcomponents : < z : Data |
    properties : none,features : none,subcomponents : none,connections : empty,
    value : r(3) # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([0]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2640 | infty}

Solution 218 (state 218)
states: 219  rewrites: 807798
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [0] < [6141/1024] + r(3) * [1/1024] and [0] < [12285/2048] +
    r(3) * [1/2048] and [0] < [24573/4096] + r(3) * [1/4096] and [0] < [
    49149/8192] + r(3) * [1/8192] and [0] < [98301/16384] + r(3) * [1/16384]
    and [0] < [196605/32768] + r(3) * [1/32768] and [0] < [393213/65536] + r(3)
    * [1/65536] and [0] < [786429/131072] + r(3) * [1/131072] and [0] < [
    1572861/262144] + r(3) * [1/262144] and [0] < [3145725/524288] + r(3) * [
    1/524288] and [0] < [6291453/1048576] + r(3) * [1/1048576] and [2] < r(3)
    and [2] < [3/2] + r(3) * [1/2] and [2] < [9/4] + r(3) * [1/4] and [2] < [
    21/8] + r(3) * [1/8] and [2] < [45/16] + r(3) * [1/16] and [2] < [93/32] +
    r(3) * [1/32] and [2] < [189/64] + r(3) * [1/64] and [2] < [381/128] + r(3)
    * [1/128] and [2] < [765/256] + r(3) * [1/256] and [2] < [1533/512] + r(3)
    * [1/512] and [2] < [3069/1024] + r(3) * [1/1024] and [2] < [6141/2048] +
    r(3) * [1/2048] and [2] < [12285/4096] + r(3) * [1/4096] and [2] < [
    24573/8192] + r(3) * [1/8192] and [2] < [49149/16384] + r(3) * [1/16384]
    and [2] < [98301/32768] + r(3) * [1/32768] and [2] < [196605/65536] + r(3)
    * [1/65536] and [2] < [393213/131072] + r(3) * [1/131072] and [2] < [
    786429/262144] + r(3) * [1/262144] and [2] < [1572861/524288] + r(3) * [
    1/524288] and [2] < [3145725/1048576] + r(3) * [1/1048576] and [2] < [
    6291453/2097152] + r(3) * [1/2097152] and r(3) + [1] < r(1) + [2] and r(3)
    + [1] < r(1) + [3] and [5/2] + r(3) * [1/2] < r(1) + [4] and [5/2] + r(3) *
    [1/2] < r(1) + [5] and [13/4] + r(3) * [1/4] < r(1) + [6] and [13/4] + r(3)
    * [1/4] < r(1) + [7] and [29/8] + r(3) * [1/8] < r(1) + [8] and [29/8] + r(
    3) * [1/8] < r(1) + [9] and [61/16] + r(3) * [1/16] < r(1) + [10] and [
    61/16] + r(3) * [1/16] < r(1) + [11] and [125/32] + r(3) * [1/32] < r(1) +
    [12] and [125/32] + r(3) * [1/32] < r(1) + [13] and [253/64] + r(3) * [
    1/64] < r(1) + [14] and [253/64] + r(3) * [1/64] < r(1) + [15] and [
    509/128] + r(3) * [1/128] < r(1) + [16] and [509/128] + r(3) * [1/128] < r(
    1) + [17] and [1021/256] + r(3) * [1/256] < r(1) + [18] and [1021/256] + r(
    3) * [1/256] < r(1) + [19] and [2045/512] + r(3) * [1/512] < r(1) + [20]
    and [2045/512] + r(3) * [1/512] < r(1) + [21] and [4093/1024] + r(3) * [
    1/1024] < r(1) + [22] and [4093/1024] + r(3) * [1/1024] < r(1) + [23] and [
    8189/2048] + r(3) * [1/2048] < r(1) + [24] and [8189/2048] + r(3) * [
    1/2048] < r(1) + [25] and [16381/4096] + r(3) * [1/4096] < r(1) + [26] and
    [16381/4096] + r(3) * [1/4096] < r(1) + [27] and [32765/8192] + r(3) * [
    1/8192] < r(1) + [28] and [32765/8192] + r(3) * [1/8192] < r(1) + [29] and
    [65533/16384] + r(3) * [1/16384] < r(1) + [30] and [65533/16384] + r(3) * [
    1/16384] < r(1) + [31] and [131069/32768] + r(3) * [1/32768] < r(1) + [32]
    and [131069/32768] + r(3) * [1/32768] < r(1) + [33] and [262141/65536] + r(
    3) * [1/65536] < r(1) + [34] and [262141/65536] + r(3) * [1/65536] < r(1) +
    [35] and [524285/131072] + r(3) * [1/131072] < r(1) + [36] and [
    524285/131072] + r(3) * [1/131072] < r(1) + [37] and [1048573/262144] + r(
    3) * [1/262144] < r(1) + [38] and [1048573/262144] + r(3) * [1/262144] < r(
    1) + [39] and [2097149/524288] + r(3) * [1/524288] < r(1) + [40] and [
    2097149/524288] + r(3) * [1/524288] < r(1) + [41] and [4194301/1048576] +
    r(3) * [1/1048576] < r(1) + [42] and [4194301/1048576] + r(3) * [1/1048576]
    < r(1) + [43] and [8388605/2097152] + r(3) * [1/2097152] < r(1) + [44]) ||
    < c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [8388605/2097152] + r(3)
    * [1/2097152] # [true] > < outp : DataOutPort | properties : none,content :
    [12582909/2097152] + r(3) * [1/2097152] # [true] >),subcomponents : (< x :
    Data | properties : none,features : none,subcomponents : none,connections :
    empty,value : r(1) + [44] # [true] > < y : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [
    8388605/2097152] + r(3) * [1/2097152] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : [6291453/1048576] + r(3) * [1/1048576] # [
    true] > < outp : DataOutPort | properties : none,content : [0] # [false]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [6291453/2097152] + r(3) *
    [1/2097152] # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([0]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2640 | infty}

Solution 219 (state 219)
states: 220  rewrites: 817578
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and not [2] < r(0) * [1/4096] and not [2] < r(0)
    * [1/8192] and not [2] < r(0) * [1/16384] and not [2] < r(0) * [1/32768]
    and not [2] < r(0) * [1/65536] and not [2] < r(0) * [1/131072] and not [2]
    < r(0) * [1/262144] and not [2] < r(0) * [1/524288] and not [2] < r(0) * [
    1/1048576] and not [2] < r(0) * [1/2097152] and not [2] < r(0) * [
    1/4194304] and not [2] < r(0) * [1/8388608] and r(2) < r(1) + [1] and [0] <
    r(0) and [0] < r(0) * [1/2] and [0] < r(0) * [1/4] and [0] < r(0) * [1/8]
    and [0] < r(0) * [1/16] and [0] < r(0) * [1/32] and [0] < r(0) * [1/64] and
    [0] < r(0) * [1/128] and [0] < r(0) * [1/256] and [0] < r(0) * [1/512] and
    [0] < r(0) * [1/1024] and [0] < r(0) * [1/2048] and [0] < r(0) * [1/4096]
    and [0] < r(0) * [1/8192] and [0] < r(0) * [1/16384] and [0] < r(0) * [
    1/32768] and [0] < r(0) * [1/65536] and [0] < r(0) * [1/131072] and [0] <
    r(0) * [1/262144] and [0] < r(0) * [1/524288] and [0] < r(0) * [1/1048576]
    and [0] < r(0) * [1/2097152] and [0] < r(0) * [1/4194304] and [-2] + r(0) *
    [1/2] < r(1) + [2] and [-2] + r(0) * [1/2] < r(1) + [3] and [-2] + r(0) * [
    1/4] < r(1) + [4] and [-2] + r(0) * [1/4] < r(1) + [5] and [-2] + r(0) * [
    1/8] < r(1) + [6] and [-2] + r(0) * [1/8] < r(1) + [7] and [-2] + r(0) * [
    1/16] < r(1) + [8] and [-2] + r(0) * [1/16] < r(1) + [9] and [-2] + r(0) *
    [1/32] < r(1) + [10] and [-2] + r(0) * [1/32] < r(1) + [11] and [-2] + r(0)
    * [1/64] < r(1) + [12] and [-2] + r(0) * [1/64] < r(1) + [13] and [-2] + r(
    0) * [1/128] < r(1) + [14] and [-2] + r(0) * [1/128] < r(1) + [15] and [-2]
    + r(0) * [1/256] < r(1) + [16] and [-2] + r(0) * [1/256] < r(1) + [17] and
    [-2] + r(0) * [1/512] < r(1) + [18] and [-2] + r(0) * [1/512] < r(1) + [19]
    and [-2] + r(0) * [1/1024] < r(1) + [20] and [-2] + r(0) * [1/1024] < r(1)
    + [21] and [-2] + r(0) * [1/2048] < r(1) + [22] and [-2] + r(0) * [1/2048]
    < r(1) + [23] and [-2] + r(0) * [1/4096] < r(1) + [24] and [-2] + r(0) * [
    1/4096] < r(1) + [25] and [-2] + r(0) * [1/8192] < r(1) + [26] and [-2] +
    r(0) * [1/8192] < r(1) + [27] and [-2] + r(0) * [1/16384] < r(1) + [28] and
    [-2] + r(0) * [1/16384] < r(1) + [29] and [-2] + r(0) * [1/32768] < r(1) +
    [30] and [-2] + r(0) * [1/32768] < r(1) + [31] and [-2] + r(0) * [1/65536]
    < r(1) + [32] and [-2] + r(0) * [1/65536] < r(1) + [33] and [-2] + r(0) * [
    1/131072] < r(1) + [34] and [-2] + r(0) * [1/131072] < r(1) + [35] and [-2]
    + r(0) * [1/262144] < r(1) + [36] and [-2] + r(0) * [1/262144] < r(1) + [
    37] and [-2] + r(0) * [1/524288] < r(1) + [38] and [-2] + r(0) * [1/524288]
    < r(1) + [39] and [-2] + r(0) * [1/1048576] < r(1) + [40] and [-2] + r(0) *
    [1/1048576] < r(1) + [41] and [-2] + r(0) * [1/2097152] < r(1) + [42] and [
    -2] + r(0) * [1/2097152] < r(1) + [43] and [-2] + r(0) * [1/4194304] < r(1)
    + [44] and [-2] + r(0) * [1/4194304] < r(1) + [45]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(0) * [1/4194304] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [45] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [-2] + r(0) * [1/4194304] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(0) * [1/4194304] # [true] > < outp :
    DataOutPort | properties : none,content : [-2] + r(0) * [1/8388608] # [
    true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/8388608] # [
    true] >,connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2700 | infty}

Solution 220 (state 220)
states: 221  rewrites: 826286
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [0] < [6141/1024] + r(0) * [1/2048] and [0]
    < [12285/2048] + r(0) * [1/4096] and [0] < [24573/4096] + r(0) * [1/8192]
    and [0] < [49149/8192] + r(0) * [1/16384] and [0] < [98301/16384] + r(0) *
    [1/32768] and [0] < [196605/32768] + r(0) * [1/65536] and [0] < [
    393213/65536] + r(0) * [1/131072] and [0] < [786429/131072] + r(0) * [
    1/262144] and [0] < [1572861/262144] + r(0) * [1/524288] and [0] < [
    3145725/524288] + r(0) * [1/1048576] and [0] < [6291453/1048576] + r(0) * [
    1/2097152] and [0] < [12582909/2097152] + r(0) * [1/4194304] and [2] < [
    3/2] + r(0) * [1/4] and [2] < [9/4] + r(0) * [1/8] and [2] < [21/8] + r(0)
    * [1/16] and [2] < [45/16] + r(0) * [1/32] and [2] < [93/32] + r(0) * [
    1/64] and [2] < [189/64] + r(0) * [1/128] and [2] < [381/128] + r(0) * [
    1/256] and [2] < [765/256] + r(0) * [1/512] and [2] < [1533/512] + r(0) * [
    1/1024] and [2] < [3069/1024] + r(0) * [1/2048] and [2] < [6141/2048] + r(
    0) * [1/4096] and [2] < [12285/4096] + r(0) * [1/8192] and [2] < [
    24573/8192] + r(0) * [1/16384] and [2] < [49149/16384] + r(0) * [1/32768]
    and [2] < [98301/32768] + r(0) * [1/65536] and [2] < [196605/65536] + r(0)
    * [1/131072] and [2] < [393213/131072] + r(0) * [1/262144] and [2] < [
    786429/262144] + r(0) * [1/524288] and [2] < [1572861/524288] + r(0) * [
    1/1048576] and [2] < [3145725/1048576] + r(0) * [1/2097152] and [2] < [
    6291453/2097152] + r(0) * [1/4194304] and [2] < [12582909/4194304] + r(0) *
    [1/8388608] and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2] and
    [1] + r(0) * [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [
    5/2] + r(0) * [1/4] < r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and
    [13/4] + r(0) * [1/8] < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1) + [8]
    and [29/8] + r(0) * [1/16] < r(1) + [9] and [61/16] + r(0) * [1/32] < r(1)
    + [10] and [61/16] + r(0) * [1/32] < r(1) + [11] and [125/32] + r(0) * [
    1/64] < r(1) + [12] and [125/32] + r(0) * [1/64] < r(1) + [13] and [253/64]
    + r(0) * [1/128] < r(1) + [14] and [253/64] + r(0) * [1/128] < r(1) + [15]
    and [509/128] + r(0) * [1/256] < r(1) + [16] and [509/128] + r(0) * [1/256]
    < r(1) + [17] and [1021/256] + r(0) * [1/512] < r(1) + [18] and [1021/256]
    + r(0) * [1/512] < r(1) + [19] and [2045/512] + r(0) * [1/1024] < r(1) + [
    20] and [2045/512] + r(0) * [1/1024] < r(1) + [21] and [4093/1024] + r(0) *
    [1/2048] < r(1) + [22] and [4093/1024] + r(0) * [1/2048] < r(1) + [23] and
    [8189/2048] + r(0) * [1/4096] < r(1) + [24] and [8189/2048] + r(0) * [
    1/4096] < r(1) + [25] and [16381/4096] + r(0) * [1/8192] < r(1) + [26] and
    [16381/4096] + r(0) * [1/8192] < r(1) + [27] and [32765/8192] + r(0) * [
    1/16384] < r(1) + [28] and [32765/8192] + r(0) * [1/16384] < r(1) + [29]
    and [65533/16384] + r(0) * [1/32768] < r(1) + [30] and [65533/16384] + r(0)
    * [1/32768] < r(1) + [31] and [131069/32768] + r(0) * [1/65536] < r(1) + [
    32] and [131069/32768] + r(0) * [1/65536] < r(1) + [33] and [262141/65536]
    + r(0) * [1/131072] < r(1) + [34] and [262141/65536] + r(0) * [1/131072] <
    r(1) + [35] and [524285/131072] + r(0) * [1/262144] < r(1) + [36] and [
    524285/131072] + r(0) * [1/262144] < r(1) + [37] and [1048573/262144] + r(
    0) * [1/524288] < r(1) + [38] and [1048573/262144] + r(0) * [1/524288] < r(
    1) + [39] and [2097149/524288] + r(0) * [1/1048576] < r(1) + [40] and [
    2097149/524288] + r(0) * [1/1048576] < r(1) + [41] and [4194301/1048576] +
    r(0) * [1/2097152] < r(1) + [42] and [4194301/1048576] + r(0) * [1/2097152]
    < r(1) + [43] and [8388605/2097152] + r(0) * [1/4194304] < r(1) + [44] and
    [8388605/2097152] + r(0) * [1/4194304] < r(1) + [45]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : [12582909/2097152] + r(0) * [
    1/4194304] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    45] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [8388605/2097152] + r(0) * [1/4194304] #
    [true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [12582909/2097152] + r(0)
    * [1/4194304] # [true] > < outp : DataOutPort | properties : none,content :
    [16777213/4194304] + r(0) * [1/8388608] # [true] >),subcomponents : < z :
    Data | properties : none,features : none,subcomponents : none,connections :
    empty,value : [12582909/4194304] + r(0) * [1/8388608] # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2700 | infty}

Solution 221 (state 221)
states: 222  rewrites: 835969
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and not [2] < r(3) * [1/2048] and not
    [2] < r(3) * [1/4096] and not [2] < r(3) * [1/8192] and not [2] < r(3) * [
    1/16384] and not [2] < r(3) * [1/32768] and not [2] < r(3) * [1/65536] and
    not [2] < r(3) * [1/131072] and not [2] < r(3) * [1/262144] and not [2] <
    r(3) * [1/524288] and not [2] < r(3) * [1/1048576] and not [2] < r(3) * [
    1/2097152] and not [2] < r(3) * [1/4194304] and r(2) < r(1) + [1] and [0] <
    r(3) and [0] < r(3) * [1/2] and [0] < r(3) * [1/4] and [0] < r(3) * [1/8]
    and [0] < r(3) * [1/16] and [0] < r(3) * [1/32] and [0] < r(3) * [1/64] and
    [0] < r(3) * [1/128] and [0] < r(3) * [1/256] and [0] < r(3) * [1/512] and
    [0] < r(3) * [1/1024] and [0] < r(3) * [1/2048] and [0] < r(3) * [1/4096]
    and [0] < r(3) * [1/8192] and [0] < r(3) * [1/16384] and [0] < r(3) * [
    1/32768] and [0] < r(3) * [1/65536] and [0] < r(3) * [1/131072] and [0] <
    r(3) * [1/262144] and [0] < r(3) * [1/524288] and [0] < r(3) * [1/1048576]
    and [0] < r(3) * [1/2097152] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] <
    r(1) + [3] and [-2] + r(3) * [1/2] < r(1) + [4] and [-2] + r(3) * [1/2] <
    r(1) + [5] and [-2] + r(3) * [1/4] < r(1) + [6] and [-2] + r(3) * [1/4] <
    r(1) + [7] and [-2] + r(3) * [1/8] < r(1) + [8] and [-2] + r(3) * [1/8] <
    r(1) + [9] and [-2] + r(3) * [1/16] < r(1) + [10] and [-2] + r(3) * [1/16]
    < r(1) + [11] and [-2] + r(3) * [1/32] < r(1) + [12] and [-2] + r(3) * [
    1/32] < r(1) + [13] and [-2] + r(3) * [1/64] < r(1) + [14] and [-2] + r(3)
    * [1/64] < r(1) + [15] and [-2] + r(3) * [1/128] < r(1) + [16] and [-2] +
    r(3) * [1/128] < r(1) + [17] and [-2] + r(3) * [1/256] < r(1) + [18] and [
    -2] + r(3) * [1/256] < r(1) + [19] and [-2] + r(3) * [1/512] < r(1) + [20]
    and [-2] + r(3) * [1/512] < r(1) + [21] and [-2] + r(3) * [1/1024] < r(1) +
    [22] and [-2] + r(3) * [1/1024] < r(1) + [23] and [-2] + r(3) * [1/2048] <
    r(1) + [24] and [-2] + r(3) * [1/2048] < r(1) + [25] and [-2] + r(3) * [
    1/4096] < r(1) + [26] and [-2] + r(3) * [1/4096] < r(1) + [27] and [-2] +
    r(3) * [1/8192] < r(1) + [28] and [-2] + r(3) * [1/8192] < r(1) + [29] and
    [-2] + r(3) * [1/16384] < r(1) + [30] and [-2] + r(3) * [1/16384] < r(1) +
    [31] and [-2] + r(3) * [1/32768] < r(1) + [32] and [-2] + r(3) * [1/32768]
    < r(1) + [33] and [-2] + r(3) * [1/65536] < r(1) + [34] and [-2] + r(3) * [
    1/65536] < r(1) + [35] and [-2] + r(3) * [1/131072] < r(1) + [36] and [-2]
    + r(3) * [1/131072] < r(1) + [37] and [-2] + r(3) * [1/262144] < r(1) + [
    38] and [-2] + r(3) * [1/262144] < r(1) + [39] and [-2] + r(3) * [1/524288]
    < r(1) + [40] and [-2] + r(3) * [1/524288] < r(1) + [41] and [-2] + r(3) *
    [1/1048576] < r(1) + [42] and [-2] + r(3) * [1/1048576] < r(1) + [43] and [
    -2] + r(3) * [1/2097152] < r(1) + [44] and [-2] + r(3) * [1/2097152] < r(1)
    + [45]) || < c4 : System | properties : ((TimingProperties::Period => {{
    60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [0] # [
    false] > < outp : DataOutPort | properties : none,content : r(3) * [
    1/2097152] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    45] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [-2] + r(3) * [1/2097152] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/2097152] # [
    true] > < outp : DataOutPort | properties : none,content : [-2] + r(3) * [
    1/4194304] # [true] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(3) * [
    1/4194304] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState
    : loc([2]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2700 | infty}

Solution 222 (state 222)
states: 223  rewrites: 839565
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21] and r(3) + [-2] < r(1) + [22] and r(3) + [-2] < r(1) + [23] and r(3) +
    [-2] < r(1) + [24] and r(3) + [-2] < r(1) + [25] and r(3) + [-2] < r(1) + [
    26] and r(3) + [-2] < r(1) + [27] and r(3) + [-2] < r(1) + [28] and r(3) +
    [-2] < r(1) + [29] and r(3) + [-2] < r(1) + [30] and r(3) + [-2] < r(1) + [
    31] and r(3) + [-2] < r(1) + [32] and r(3) + [-2] < r(1) + [33] and r(3) +
    [-2] < r(1) + [34] and r(3) + [-2] < r(1) + [35] and r(3) + [-2] < r(1) + [
    36] and r(3) + [-2] < r(1) + [37] and r(3) + [-2] < r(1) + [38] and r(3) +
    [-2] < r(1) + [39] and r(3) + [-2] < r(1) + [40] and r(3) + [-2] < r(1) + [
    41] and r(3) + [-2] < r(1) + [42] and r(3) + [-2] < r(1) + [43] and r(3) +
    [-2] < r(1) + [44] and r(3) + [-2] < r(1) + [45]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(3) # [true] >),subcomponents :
    (< x : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(1) + [45] # [true] > < y : Data | properties
    : none,features : none,subcomponents : none,connections : empty,value : r(
    3) + [-2] # [true] >),connections : empty,varGen : < "c1",1,2 >,currState :
    loc([0]),completeStates : loc([0]),variables : ((a : Real) ; b : Real),
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[
    1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([
    0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,
    transBound : 10 > < c2 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : r(3) # [
    true] > < outp : DataOutPort | properties : none,content : r(3) + [-2] # [
    true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2700 | infty}

Solution 223 (state 223)
states: 224  rewrites: 848189
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [0] < [6141/1024] + r(3) * [1/1024] and [0] < [12285/2048] +
    r(3) * [1/2048] and [0] < [24573/4096] + r(3) * [1/4096] and [0] < [
    49149/8192] + r(3) * [1/8192] and [0] < [98301/16384] + r(3) * [1/16384]
    and [0] < [196605/32768] + r(3) * [1/32768] and [0] < [393213/65536] + r(3)
    * [1/65536] and [0] < [786429/131072] + r(3) * [1/131072] and [0] < [
    1572861/262144] + r(3) * [1/262144] and [0] < [3145725/524288] + r(3) * [
    1/524288] and [0] < [6291453/1048576] + r(3) * [1/1048576] and [0] < [
    12582909/2097152] + r(3) * [1/2097152] and [2] < r(3) and [2] < [3/2] + r(
    3) * [1/2] and [2] < [9/4] + r(3) * [1/4] and [2] < [21/8] + r(3) * [1/8]
    and [2] < [45/16] + r(3) * [1/16] and [2] < [93/32] + r(3) * [1/32] and [2]
    < [189/64] + r(3) * [1/64] and [2] < [381/128] + r(3) * [1/128] and [2] < [
    765/256] + r(3) * [1/256] and [2] < [1533/512] + r(3) * [1/512] and [2] < [
    3069/1024] + r(3) * [1/1024] and [2] < [6141/2048] + r(3) * [1/2048] and [
    2] < [12285/4096] + r(3) * [1/4096] and [2] < [24573/8192] + r(3) * [
    1/8192] and [2] < [49149/16384] + r(3) * [1/16384] and [2] < [98301/32768]
    + r(3) * [1/32768] and [2] < [196605/65536] + r(3) * [1/65536] and [2] < [
    393213/131072] + r(3) * [1/131072] and [2] < [786429/262144] + r(3) * [
    1/262144] and [2] < [1572861/524288] + r(3) * [1/524288] and [2] < [
    3145725/1048576] + r(3) * [1/1048576] and [2] < [6291453/2097152] + r(3) *
    [1/2097152] and [2] < [12582909/4194304] + r(3) * [1/4194304] and r(3) + [
    1] < r(1) + [2] and r(3) + [1] < r(1) + [3] and [5/2] + r(3) * [1/2] < r(1)
    + [4] and [5/2] + r(3) * [1/2] < r(1) + [5] and [13/4] + r(3) * [1/4] < r(
    1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [7] and [29/8] + r(3) * [1/8] <
    r(1) + [8] and [29/8] + r(3) * [1/8] < r(1) + [9] and [61/16] + r(3) * [
    1/16] < r(1) + [10] and [61/16] + r(3) * [1/16] < r(1) + [11] and [125/32]
    + r(3) * [1/32] < r(1) + [12] and [125/32] + r(3) * [1/32] < r(1) + [13]
    and [253/64] + r(3) * [1/64] < r(1) + [14] and [253/64] + r(3) * [1/64] <
    r(1) + [15] and [509/128] + r(3) * [1/128] < r(1) + [16] and [509/128] + r(
    3) * [1/128] < r(1) + [17] and [1021/256] + r(3) * [1/256] < r(1) + [18]
    and [1021/256] + r(3) * [1/256] < r(1) + [19] and [2045/512] + r(3) * [
    1/512] < r(1) + [20] and [2045/512] + r(3) * [1/512] < r(1) + [21] and [
    4093/1024] + r(3) * [1/1024] < r(1) + [22] and [4093/1024] + r(3) * [
    1/1024] < r(1) + [23] and [8189/2048] + r(3) * [1/2048] < r(1) + [24] and [
    8189/2048] + r(3) * [1/2048] < r(1) + [25] and [16381/4096] + r(3) * [
    1/4096] < r(1) + [26] and [16381/4096] + r(3) * [1/4096] < r(1) + [27] and
    [32765/8192] + r(3) * [1/8192] < r(1) + [28] and [32765/8192] + r(3) * [
    1/8192] < r(1) + [29] and [65533/16384] + r(3) * [1/16384] < r(1) + [30]
    and [65533/16384] + r(3) * [1/16384] < r(1) + [31] and [131069/32768] + r(
    3) * [1/32768] < r(1) + [32] and [131069/32768] + r(3) * [1/32768] < r(1) +
    [33] and [262141/65536] + r(3) * [1/65536] < r(1) + [34] and [262141/65536]
    + r(3) * [1/65536] < r(1) + [35] and [524285/131072] + r(3) * [1/131072] <
    r(1) + [36] and [524285/131072] + r(3) * [1/131072] < r(1) + [37] and [
    1048573/262144] + r(3) * [1/262144] < r(1) + [38] and [1048573/262144] + r(
    3) * [1/262144] < r(1) + [39] and [2097149/524288] + r(3) * [1/524288] < r(
    1) + [40] and [2097149/524288] + r(3) * [1/524288] < r(1) + [41] and [
    4194301/1048576] + r(3) * [1/1048576] < r(1) + [42] and [4194301/1048576] +
    r(3) * [1/1048576] < r(1) + [43] and [8388605/2097152] + r(3) * [1/2097152]
    < r(1) + [44] and [8388605/2097152] + r(3) * [1/2097152] < r(1) + [45]) ||
    < c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : [12582909/2097152] + r(3) * [
    1/2097152] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    45] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [8388605/2097152] + r(3) * [1/2097152] #
    [true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [12582909/2097152] + r(3)
    * [1/2097152] # [true] > < outp : DataOutPort | properties : none,content :
    [16777213/4194304] + r(3) * [1/4194304] # [true] >),subcomponents : < z :
    Data | properties : none,features : none,subcomponents : none,connections :
    empty,value : [12582909/4194304] + r(3) * [1/4194304] # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2700 | infty}

Solution 224 (state 224)
states: 225  rewrites: 854076
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and not [2] < r(0) * [1/4096] and not [2] < r(0)
    * [1/8192] and not [2] < r(0) * [1/16384] and not [2] < r(0) * [1/32768]
    and not [2] < r(0) * [1/65536] and not [2] < r(0) * [1/131072] and not [2]
    < r(0) * [1/262144] and not [2] < r(0) * [1/524288] and not [2] < r(0) * [
    1/1048576] and not [2] < r(0) * [1/2097152] and not [2] < r(0) * [
    1/4194304] and not [2] < r(0) * [1/8388608] and r(2) < r(1) + [1] and [0] <
    r(0) and [0] < r(0) * [1/2] and [0] < r(0) * [1/4] and [0] < r(0) * [1/8]
    and [0] < r(0) * [1/16] and [0] < r(0) * [1/32] and [0] < r(0) * [1/64] and
    [0] < r(0) * [1/128] and [0] < r(0) * [1/256] and [0] < r(0) * [1/512] and
    [0] < r(0) * [1/1024] and [0] < r(0) * [1/2048] and [0] < r(0) * [1/4096]
    and [0] < r(0) * [1/8192] and [0] < r(0) * [1/16384] and [0] < r(0) * [
    1/32768] and [0] < r(0) * [1/65536] and [0] < r(0) * [1/131072] and [0] <
    r(0) * [1/262144] and [0] < r(0) * [1/524288] and [0] < r(0) * [1/1048576]
    and [0] < r(0) * [1/2097152] and [0] < r(0) * [1/4194304] and [-2] + r(0) *
    [1/2] < r(1) + [2] and [-2] + r(0) * [1/2] < r(1) + [3] and [-2] + r(0) * [
    1/4] < r(1) + [4] and [-2] + r(0) * [1/4] < r(1) + [5] and [-2] + r(0) * [
    1/8] < r(1) + [6] and [-2] + r(0) * [1/8] < r(1) + [7] and [-2] + r(0) * [
    1/16] < r(1) + [8] and [-2] + r(0) * [1/16] < r(1) + [9] and [-2] + r(0) *
    [1/32] < r(1) + [10] and [-2] + r(0) * [1/32] < r(1) + [11] and [-2] + r(0)
    * [1/64] < r(1) + [12] and [-2] + r(0) * [1/64] < r(1) + [13] and [-2] + r(
    0) * [1/128] < r(1) + [14] and [-2] + r(0) * [1/128] < r(1) + [15] and [-2]
    + r(0) * [1/256] < r(1) + [16] and [-2] + r(0) * [1/256] < r(1) + [17] and
    [-2] + r(0) * [1/512] < r(1) + [18] and [-2] + r(0) * [1/512] < r(1) + [19]
    and [-2] + r(0) * [1/1024] < r(1) + [20] and [-2] + r(0) * [1/1024] < r(1)
    + [21] and [-2] + r(0) * [1/2048] < r(1) + [22] and [-2] + r(0) * [1/2048]
    < r(1) + [23] and [-2] + r(0) * [1/4096] < r(1) + [24] and [-2] + r(0) * [
    1/4096] < r(1) + [25] and [-2] + r(0) * [1/8192] < r(1) + [26] and [-2] +
    r(0) * [1/8192] < r(1) + [27] and [-2] + r(0) * [1/16384] < r(1) + [28] and
    [-2] + r(0) * [1/16384] < r(1) + [29] and [-2] + r(0) * [1/32768] < r(1) +
    [30] and [-2] + r(0) * [1/32768] < r(1) + [31] and [-2] + r(0) * [1/65536]
    < r(1) + [32] and [-2] + r(0) * [1/65536] < r(1) + [33] and [-2] + r(0) * [
    1/131072] < r(1) + [34] and [-2] + r(0) * [1/131072] < r(1) + [35] and [-2]
    + r(0) * [1/262144] < r(1) + [36] and [-2] + r(0) * [1/262144] < r(1) + [
    37] and [-2] + r(0) * [1/524288] < r(1) + [38] and [-2] + r(0) * [1/524288]
    < r(1) + [39] and [-2] + r(0) * [1/1048576] < r(1) + [40] and [-2] + r(0) *
    [1/1048576] < r(1) + [41] and [-2] + r(0) * [1/2097152] < r(1) + [42] and [
    -2] + r(0) * [1/2097152] < r(1) + [43] and [-2] + r(0) * [1/4194304] < r(1)
    + [44] and [-2] + r(0) * [1/4194304] < r(1) + [45] and [-2] + r(0) * [
    1/8388608] < r(1) + [46]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [-2] + r(0) * [1/8388608] # [true] > < outp : DataOutPort |
    properties : none,content : r(0) * [1/8388608] # [true] >),subcomponents :
    (< x : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(1) + [46] # [true] > < y : Data | properties
    : none,features : none,subcomponents : none,connections : empty,value : [
    -2] + r(0) * [1/8388608] # [true] >),connections : empty,varGen : < "c1",1,
    2 >,currState : loc([0]),completeStates : loc([0]),variables : ((a : Real)
    ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (
    c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[
    y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),
    loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,features
    : (< inp : DataInPort | properties : none,content : [0] # [false],cache :
    r(0) * [1/4194304] # [true] > < outp : DataOutPort | properties : none,
    content : [0] # [false] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(0) * [
    1/8388608] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState
    : loc([0]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2760 | infty}

Solution 225 (state 225)
states: 226  rewrites: 860423
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [0] < [6141/1024] + r(0) * [1/2048] and [0]
    < [12285/2048] + r(0) * [1/4096] and [0] < [24573/4096] + r(0) * [1/8192]
    and [0] < [49149/8192] + r(0) * [1/16384] and [0] < [98301/16384] + r(0) *
    [1/32768] and [0] < [196605/32768] + r(0) * [1/65536] and [0] < [
    393213/65536] + r(0) * [1/131072] and [0] < [786429/131072] + r(0) * [
    1/262144] and [0] < [1572861/262144] + r(0) * [1/524288] and [0] < [
    3145725/524288] + r(0) * [1/1048576] and [0] < [6291453/1048576] + r(0) * [
    1/2097152] and [0] < [12582909/2097152] + r(0) * [1/4194304] and [2] < [
    3/2] + r(0) * [1/4] and [2] < [9/4] + r(0) * [1/8] and [2] < [21/8] + r(0)
    * [1/16] and [2] < [45/16] + r(0) * [1/32] and [2] < [93/32] + r(0) * [
    1/64] and [2] < [189/64] + r(0) * [1/128] and [2] < [381/128] + r(0) * [
    1/256] and [2] < [765/256] + r(0) * [1/512] and [2] < [1533/512] + r(0) * [
    1/1024] and [2] < [3069/1024] + r(0) * [1/2048] and [2] < [6141/2048] + r(
    0) * [1/4096] and [2] < [12285/4096] + r(0) * [1/8192] and [2] < [
    24573/8192] + r(0) * [1/16384] and [2] < [49149/16384] + r(0) * [1/32768]
    and [2] < [98301/32768] + r(0) * [1/65536] and [2] < [196605/65536] + r(0)
    * [1/131072] and [2] < [393213/131072] + r(0) * [1/262144] and [2] < [
    786429/262144] + r(0) * [1/524288] and [2] < [1572861/524288] + r(0) * [
    1/1048576] and [2] < [3145725/1048576] + r(0) * [1/2097152] and [2] < [
    6291453/2097152] + r(0) * [1/4194304] and [2] < [12582909/4194304] + r(0) *
    [1/8388608] and [2] < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2] and
    [1] + r(0) * [1/2] < r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [
    5/2] + r(0) * [1/4] < r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and
    [13/4] + r(0) * [1/8] < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1) + [8]
    and [29/8] + r(0) * [1/16] < r(1) + [9] and [61/16] + r(0) * [1/32] < r(1)
    + [10] and [61/16] + r(0) * [1/32] < r(1) + [11] and [125/32] + r(0) * [
    1/64] < r(1) + [12] and [125/32] + r(0) * [1/64] < r(1) + [13] and [253/64]
    + r(0) * [1/128] < r(1) + [14] and [253/64] + r(0) * [1/128] < r(1) + [15]
    and [509/128] + r(0) * [1/256] < r(1) + [16] and [509/128] + r(0) * [1/256]
    < r(1) + [17] and [1021/256] + r(0) * [1/512] < r(1) + [18] and [1021/256]
    + r(0) * [1/512] < r(1) + [19] and [2045/512] + r(0) * [1/1024] < r(1) + [
    20] and [2045/512] + r(0) * [1/1024] < r(1) + [21] and [4093/1024] + r(0) *
    [1/2048] < r(1) + [22] and [4093/1024] + r(0) * [1/2048] < r(1) + [23] and
    [8189/2048] + r(0) * [1/4096] < r(1) + [24] and [8189/2048] + r(0) * [
    1/4096] < r(1) + [25] and [16381/4096] + r(0) * [1/8192] < r(1) + [26] and
    [16381/4096] + r(0) * [1/8192] < r(1) + [27] and [32765/8192] + r(0) * [
    1/16384] < r(1) + [28] and [32765/8192] + r(0) * [1/16384] < r(1) + [29]
    and [65533/16384] + r(0) * [1/32768] < r(1) + [30] and [65533/16384] + r(0)
    * [1/32768] < r(1) + [31] and [131069/32768] + r(0) * [1/65536] < r(1) + [
    32] and [131069/32768] + r(0) * [1/65536] < r(1) + [33] and [262141/65536]
    + r(0) * [1/131072] < r(1) + [34] and [262141/65536] + r(0) * [1/131072] <
    r(1) + [35] and [524285/131072] + r(0) * [1/262144] < r(1) + [36] and [
    524285/131072] + r(0) * [1/262144] < r(1) + [37] and [1048573/262144] + r(
    0) * [1/524288] < r(1) + [38] and [1048573/262144] + r(0) * [1/524288] < r(
    1) + [39] and [2097149/524288] + r(0) * [1/1048576] < r(1) + [40] and [
    2097149/524288] + r(0) * [1/1048576] < r(1) + [41] and [4194301/1048576] +
    r(0) * [1/2097152] < r(1) + [42] and [4194301/1048576] + r(0) * [1/2097152]
    < r(1) + [43] and [8388605/2097152] + r(0) * [1/4194304] < r(1) + [44] and
    [8388605/2097152] + r(0) * [1/4194304] < r(1) + [45] and [16777213/4194304]
    + r(0) * [1/8388608] < r(1) + [46]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [16777213/4194304] + r(0) * [1/8388608] # [true] > < outp :
    DataOutPort | properties : none,content : [25165821/4194304] + r(0) * [
    1/8388608] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    46] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [16777213/4194304] + r(0) * [1/8388608]
    # [true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [12582909/2097152] + r(0)
    * [1/4194304] # [true] > < outp : DataOutPort | properties : none,content :
    [0] # [false] >),subcomponents : < z : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [12582909/4194304] +
    r(0) * [1/8388608] # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([0]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2760 | infty}

Solution 226 (state 226)
states: 227  rewrites: 866255
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and not [2] < r(3) * [1/2048] and not
    [2] < r(3) * [1/4096] and not [2] < r(3) * [1/8192] and not [2] < r(3) * [
    1/16384] and not [2] < r(3) * [1/32768] and not [2] < r(3) * [1/65536] and
    not [2] < r(3) * [1/131072] and not [2] < r(3) * [1/262144] and not [2] <
    r(3) * [1/524288] and not [2] < r(3) * [1/1048576] and not [2] < r(3) * [
    1/2097152] and not [2] < r(3) * [1/4194304] and r(2) < r(1) + [1] and [0] <
    r(3) and [0] < r(3) * [1/2] and [0] < r(3) * [1/4] and [0] < r(3) * [1/8]
    and [0] < r(3) * [1/16] and [0] < r(3) * [1/32] and [0] < r(3) * [1/64] and
    [0] < r(3) * [1/128] and [0] < r(3) * [1/256] and [0] < r(3) * [1/512] and
    [0] < r(3) * [1/1024] and [0] < r(3) * [1/2048] and [0] < r(3) * [1/4096]
    and [0] < r(3) * [1/8192] and [0] < r(3) * [1/16384] and [0] < r(3) * [
    1/32768] and [0] < r(3) * [1/65536] and [0] < r(3) * [1/131072] and [0] <
    r(3) * [1/262144] and [0] < r(3) * [1/524288] and [0] < r(3) * [1/1048576]
    and [0] < r(3) * [1/2097152] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] <
    r(1) + [3] and [-2] + r(3) * [1/2] < r(1) + [4] and [-2] + r(3) * [1/2] <
    r(1) + [5] and [-2] + r(3) * [1/4] < r(1) + [6] and [-2] + r(3) * [1/4] <
    r(1) + [7] and [-2] + r(3) * [1/8] < r(1) + [8] and [-2] + r(3) * [1/8] <
    r(1) + [9] and [-2] + r(3) * [1/16] < r(1) + [10] and [-2] + r(3) * [1/16]
    < r(1) + [11] and [-2] + r(3) * [1/32] < r(1) + [12] and [-2] + r(3) * [
    1/32] < r(1) + [13] and [-2] + r(3) * [1/64] < r(1) + [14] and [-2] + r(3)
    * [1/64] < r(1) + [15] and [-2] + r(3) * [1/128] < r(1) + [16] and [-2] +
    r(3) * [1/128] < r(1) + [17] and [-2] + r(3) * [1/256] < r(1) + [18] and [
    -2] + r(3) * [1/256] < r(1) + [19] and [-2] + r(3) * [1/512] < r(1) + [20]
    and [-2] + r(3) * [1/512] < r(1) + [21] and [-2] + r(3) * [1/1024] < r(1) +
    [22] and [-2] + r(3) * [1/1024] < r(1) + [23] and [-2] + r(3) * [1/2048] <
    r(1) + [24] and [-2] + r(3) * [1/2048] < r(1) + [25] and [-2] + r(3) * [
    1/4096] < r(1) + [26] and [-2] + r(3) * [1/4096] < r(1) + [27] and [-2] +
    r(3) * [1/8192] < r(1) + [28] and [-2] + r(3) * [1/8192] < r(1) + [29] and
    [-2] + r(3) * [1/16384] < r(1) + [30] and [-2] + r(3) * [1/16384] < r(1) +
    [31] and [-2] + r(3) * [1/32768] < r(1) + [32] and [-2] + r(3) * [1/32768]
    < r(1) + [33] and [-2] + r(3) * [1/65536] < r(1) + [34] and [-2] + r(3) * [
    1/65536] < r(1) + [35] and [-2] + r(3) * [1/131072] < r(1) + [36] and [-2]
    + r(3) * [1/131072] < r(1) + [37] and [-2] + r(3) * [1/262144] < r(1) + [
    38] and [-2] + r(3) * [1/262144] < r(1) + [39] and [-2] + r(3) * [1/524288]
    < r(1) + [40] and [-2] + r(3) * [1/524288] < r(1) + [41] and [-2] + r(3) *
    [1/1048576] < r(1) + [42] and [-2] + r(3) * [1/1048576] < r(1) + [43] and [
    -2] + r(3) * [1/2097152] < r(1) + [44] and [-2] + r(3) * [1/2097152] < r(1)
    + [45] and [-2] + r(3) * [1/4194304] < r(1) + [46]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [-2] + r(3) * [1/4194304]
    # [true] > < outp : DataOutPort | properties : none,content : r(3) * [
    1/4194304] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    46] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [-2] + r(3) * [1/4194304] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/2097152] # [
    true] > < outp : DataOutPort | properties : none,content : [0] # [false]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) * [1/4194304] # [
    true] >,connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2760 | infty}

Solution 227 (state 227)
states: 228  rewrites: 869447
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21] and r(3) + [-2] < r(1) + [22] and r(3) + [-2] < r(1) + [23] and r(3) +
    [-2] < r(1) + [24] and r(3) + [-2] < r(1) + [25] and r(3) + [-2] < r(1) + [
    26] and r(3) + [-2] < r(1) + [27] and r(3) + [-2] < r(1) + [28] and r(3) +
    [-2] < r(1) + [29] and r(3) + [-2] < r(1) + [30] and r(3) + [-2] < r(1) + [
    31] and r(3) + [-2] < r(1) + [32] and r(3) + [-2] < r(1) + [33] and r(3) +
    [-2] < r(1) + [34] and r(3) + [-2] < r(1) + [35] and r(3) + [-2] < r(1) + [
    36] and r(3) + [-2] < r(1) + [37] and r(3) + [-2] < r(1) + [38] and r(3) +
    [-2] < r(1) + [39] and r(3) + [-2] < r(1) + [40] and r(3) + [-2] < r(1) + [
    41] and r(3) + [-2] < r(1) + [42] and r(3) + [-2] < r(1) + [43] and r(3) +
    [-2] < r(1) + [44] and r(3) + [-2] < r(1) + [45] and r(3) + [-2] < r(1) + [
    46]) || < c4 : System | properties : ((TimingProperties::Period => {{60}})
    ; HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents :
    (< c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) + [-2] # [true] > <
    outp : DataOutPort | properties : none,content : r(3) # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [46] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : r(3) + [-2] # [true] >),connections : empty,varGen : <
    "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : ((a :
    Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x}
    := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] >
    c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),
    loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,features
    : (< inp : DataInPort | properties : none,content : [0] # [false],cache :
    r(3) # [true] > < outp : DataOutPort | properties : none,content : [0] # [
    false] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2760 | infty}

Solution 228 (state 228)
states: 229  rewrites: 875735
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [0] < [6141/1024] + r(3) * [1/1024] and [0] < [12285/2048] +
    r(3) * [1/2048] and [0] < [24573/4096] + r(3) * [1/4096] and [0] < [
    49149/8192] + r(3) * [1/8192] and [0] < [98301/16384] + r(3) * [1/16384]
    and [0] < [196605/32768] + r(3) * [1/32768] and [0] < [393213/65536] + r(3)
    * [1/65536] and [0] < [786429/131072] + r(3) * [1/131072] and [0] < [
    1572861/262144] + r(3) * [1/262144] and [0] < [3145725/524288] + r(3) * [
    1/524288] and [0] < [6291453/1048576] + r(3) * [1/1048576] and [0] < [
    12582909/2097152] + r(3) * [1/2097152] and [2] < r(3) and [2] < [3/2] + r(
    3) * [1/2] and [2] < [9/4] + r(3) * [1/4] and [2] < [21/8] + r(3) * [1/8]
    and [2] < [45/16] + r(3) * [1/16] and [2] < [93/32] + r(3) * [1/32] and [2]
    < [189/64] + r(3) * [1/64] and [2] < [381/128] + r(3) * [1/128] and [2] < [
    765/256] + r(3) * [1/256] and [2] < [1533/512] + r(3) * [1/512] and [2] < [
    3069/1024] + r(3) * [1/1024] and [2] < [6141/2048] + r(3) * [1/2048] and [
    2] < [12285/4096] + r(3) * [1/4096] and [2] < [24573/8192] + r(3) * [
    1/8192] and [2] < [49149/16384] + r(3) * [1/16384] and [2] < [98301/32768]
    + r(3) * [1/32768] and [2] < [196605/65536] + r(3) * [1/65536] and [2] < [
    393213/131072] + r(3) * [1/131072] and [2] < [786429/262144] + r(3) * [
    1/262144] and [2] < [1572861/524288] + r(3) * [1/524288] and [2] < [
    3145725/1048576] + r(3) * [1/1048576] and [2] < [6291453/2097152] + r(3) *
    [1/2097152] and [2] < [12582909/4194304] + r(3) * [1/4194304] and r(3) + [
    1] < r(1) + [2] and r(3) + [1] < r(1) + [3] and [5/2] + r(3) * [1/2] < r(1)
    + [4] and [5/2] + r(3) * [1/2] < r(1) + [5] and [13/4] + r(3) * [1/4] < r(
    1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [7] and [29/8] + r(3) * [1/8] <
    r(1) + [8] and [29/8] + r(3) * [1/8] < r(1) + [9] and [61/16] + r(3) * [
    1/16] < r(1) + [10] and [61/16] + r(3) * [1/16] < r(1) + [11] and [125/32]
    + r(3) * [1/32] < r(1) + [12] and [125/32] + r(3) * [1/32] < r(1) + [13]
    and [253/64] + r(3) * [1/64] < r(1) + [14] and [253/64] + r(3) * [1/64] <
    r(1) + [15] and [509/128] + r(3) * [1/128] < r(1) + [16] and [509/128] + r(
    3) * [1/128] < r(1) + [17] and [1021/256] + r(3) * [1/256] < r(1) + [18]
    and [1021/256] + r(3) * [1/256] < r(1) + [19] and [2045/512] + r(3) * [
    1/512] < r(1) + [20] and [2045/512] + r(3) * [1/512] < r(1) + [21] and [
    4093/1024] + r(3) * [1/1024] < r(1) + [22] and [4093/1024] + r(3) * [
    1/1024] < r(1) + [23] and [8189/2048] + r(3) * [1/2048] < r(1) + [24] and [
    8189/2048] + r(3) * [1/2048] < r(1) + [25] and [16381/4096] + r(3) * [
    1/4096] < r(1) + [26] and [16381/4096] + r(3) * [1/4096] < r(1) + [27] and
    [32765/8192] + r(3) * [1/8192] < r(1) + [28] and [32765/8192] + r(3) * [
    1/8192] < r(1) + [29] and [65533/16384] + r(3) * [1/16384] < r(1) + [30]
    and [65533/16384] + r(3) * [1/16384] < r(1) + [31] and [131069/32768] + r(
    3) * [1/32768] < r(1) + [32] and [131069/32768] + r(3) * [1/32768] < r(1) +
    [33] and [262141/65536] + r(3) * [1/65536] < r(1) + [34] and [262141/65536]
    + r(3) * [1/65536] < r(1) + [35] and [524285/131072] + r(3) * [1/131072] <
    r(1) + [36] and [524285/131072] + r(3) * [1/131072] < r(1) + [37] and [
    1048573/262144] + r(3) * [1/262144] < r(1) + [38] and [1048573/262144] + r(
    3) * [1/262144] < r(1) + [39] and [2097149/524288] + r(3) * [1/524288] < r(
    1) + [40] and [2097149/524288] + r(3) * [1/524288] < r(1) + [41] and [
    4194301/1048576] + r(3) * [1/1048576] < r(1) + [42] and [4194301/1048576] +
    r(3) * [1/1048576] < r(1) + [43] and [8388605/2097152] + r(3) * [1/2097152]
    < r(1) + [44] and [8388605/2097152] + r(3) * [1/2097152] < r(1) + [45] and
    [16777213/4194304] + r(3) * [1/4194304] < r(1) + [46]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [16777213/4194304] + r(3)
    * [1/4194304] # [true] > < outp : DataOutPort | properties : none,content :
    [25165821/4194304] + r(3) * [1/4194304] # [true] >),subcomponents : (< x :
    Data | properties : none,features : none,subcomponents : none,connections :
    empty,value : r(1) + [46] # [true] > < y : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [
    16777213/4194304] + r(3) * [1/4194304] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : [12582909/2097152] + r(3) * [1/2097152] # [
    true] > < outp : DataOutPort | properties : none,content : [0] # [false]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [12582909/4194304] + r(3)
    * [1/4194304] # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([0]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2760 | infty}

Solution 229 (state 229)
states: 230  rewrites: 885910
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and not [2] < r(0) * [1/4096] and not [2] < r(0)
    * [1/8192] and not [2] < r(0) * [1/16384] and not [2] < r(0) * [1/32768]
    and not [2] < r(0) * [1/65536] and not [2] < r(0) * [1/131072] and not [2]
    < r(0) * [1/262144] and not [2] < r(0) * [1/524288] and not [2] < r(0) * [
    1/1048576] and not [2] < r(0) * [1/2097152] and not [2] < r(0) * [
    1/4194304] and not [2] < r(0) * [1/8388608] and not [2] < r(0) * [
    1/16777216] and r(2) < r(1) + [1] and [0] < r(0) and [0] < r(0) * [1/2] and
    [0] < r(0) * [1/4] and [0] < r(0) * [1/8] and [0] < r(0) * [1/16] and [0] <
    r(0) * [1/32] and [0] < r(0) * [1/64] and [0] < r(0) * [1/128] and [0] < r(
    0) * [1/256] and [0] < r(0) * [1/512] and [0] < r(0) * [1/1024] and [0] <
    r(0) * [1/2048] and [0] < r(0) * [1/4096] and [0] < r(0) * [1/8192] and [0]
    < r(0) * [1/16384] and [0] < r(0) * [1/32768] and [0] < r(0) * [1/65536]
    and [0] < r(0) * [1/131072] and [0] < r(0) * [1/262144] and [0] < r(0) * [
    1/524288] and [0] < r(0) * [1/1048576] and [0] < r(0) * [1/2097152] and [0]
    < r(0) * [1/4194304] and [0] < r(0) * [1/8388608] and [-2] + r(0) * [1/2] <
    r(1) + [2] and [-2] + r(0) * [1/2] < r(1) + [3] and [-2] + r(0) * [1/4] <
    r(1) + [4] and [-2] + r(0) * [1/4] < r(1) + [5] and [-2] + r(0) * [1/8] <
    r(1) + [6] and [-2] + r(0) * [1/8] < r(1) + [7] and [-2] + r(0) * [1/16] <
    r(1) + [8] and [-2] + r(0) * [1/16] < r(1) + [9] and [-2] + r(0) * [1/32] <
    r(1) + [10] and [-2] + r(0) * [1/32] < r(1) + [11] and [-2] + r(0) * [1/64]
    < r(1) + [12] and [-2] + r(0) * [1/64] < r(1) + [13] and [-2] + r(0) * [
    1/128] < r(1) + [14] and [-2] + r(0) * [1/128] < r(1) + [15] and [-2] + r(
    0) * [1/256] < r(1) + [16] and [-2] + r(0) * [1/256] < r(1) + [17] and [-2]
    + r(0) * [1/512] < r(1) + [18] and [-2] + r(0) * [1/512] < r(1) + [19] and
    [-2] + r(0) * [1/1024] < r(1) + [20] and [-2] + r(0) * [1/1024] < r(1) + [
    21] and [-2] + r(0) * [1/2048] < r(1) + [22] and [-2] + r(0) * [1/2048] <
    r(1) + [23] and [-2] + r(0) * [1/4096] < r(1) + [24] and [-2] + r(0) * [
    1/4096] < r(1) + [25] and [-2] + r(0) * [1/8192] < r(1) + [26] and [-2] +
    r(0) * [1/8192] < r(1) + [27] and [-2] + r(0) * [1/16384] < r(1) + [28] and
    [-2] + r(0) * [1/16384] < r(1) + [29] and [-2] + r(0) * [1/32768] < r(1) +
    [30] and [-2] + r(0) * [1/32768] < r(1) + [31] and [-2] + r(0) * [1/65536]
    < r(1) + [32] and [-2] + r(0) * [1/65536] < r(1) + [33] and [-2] + r(0) * [
    1/131072] < r(1) + [34] and [-2] + r(0) * [1/131072] < r(1) + [35] and [-2]
    + r(0) * [1/262144] < r(1) + [36] and [-2] + r(0) * [1/262144] < r(1) + [
    37] and [-2] + r(0) * [1/524288] < r(1) + [38] and [-2] + r(0) * [1/524288]
    < r(1) + [39] and [-2] + r(0) * [1/1048576] < r(1) + [40] and [-2] + r(0) *
    [1/1048576] < r(1) + [41] and [-2] + r(0) * [1/2097152] < r(1) + [42] and [
    -2] + r(0) * [1/2097152] < r(1) + [43] and [-2] + r(0) * [1/4194304] < r(1)
    + [44] and [-2] + r(0) * [1/4194304] < r(1) + [45] and [-2] + r(0) * [
    1/8388608] < r(1) + [46] and [-2] + r(0) * [1/8388608] < r(1) + [47]) || <
    c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : r(0) * [1/8388608] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [47] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [-2] + r(0) * [1/8388608] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(0) * [1/8388608] # [true] > < outp :
    DataOutPort | properties : none,content : [-2] + r(0) * [1/16777216] # [
    true] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/16777216] # [
    true] >,connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2820 | infty}

Solution 230 (state 230)
states: 231  rewrites: 894962
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [0] < [6141/1024] + r(0) * [1/2048] and [0]
    < [12285/2048] + r(0) * [1/4096] and [0] < [24573/4096] + r(0) * [1/8192]
    and [0] < [49149/8192] + r(0) * [1/16384] and [0] < [98301/16384] + r(0) *
    [1/32768] and [0] < [196605/32768] + r(0) * [1/65536] and [0] < [
    393213/65536] + r(0) * [1/131072] and [0] < [786429/131072] + r(0) * [
    1/262144] and [0] < [1572861/262144] + r(0) * [1/524288] and [0] < [
    3145725/524288] + r(0) * [1/1048576] and [0] < [6291453/1048576] + r(0) * [
    1/2097152] and [0] < [12582909/2097152] + r(0) * [1/4194304] and [0] < [
    25165821/4194304] + r(0) * [1/8388608] and [2] < [3/2] + r(0) * [1/4] and [
    2] < [9/4] + r(0) * [1/8] and [2] < [21/8] + r(0) * [1/16] and [2] < [
    45/16] + r(0) * [1/32] and [2] < [93/32] + r(0) * [1/64] and [2] < [189/64]
    + r(0) * [1/128] and [2] < [381/128] + r(0) * [1/256] and [2] < [765/256] +
    r(0) * [1/512] and [2] < [1533/512] + r(0) * [1/1024] and [2] < [3069/1024]
    + r(0) * [1/2048] and [2] < [6141/2048] + r(0) * [1/4096] and [2] < [
    12285/4096] + r(0) * [1/8192] and [2] < [24573/8192] + r(0) * [1/16384] and
    [2] < [49149/16384] + r(0) * [1/32768] and [2] < [98301/32768] + r(0) * [
    1/65536] and [2] < [196605/65536] + r(0) * [1/131072] and [2] < [
    393213/131072] + r(0) * [1/262144] and [2] < [786429/262144] + r(0) * [
    1/524288] and [2] < [1572861/524288] + r(0) * [1/1048576] and [2] < [
    3145725/1048576] + r(0) * [1/2097152] and [2] < [6291453/2097152] + r(0) *
    [1/4194304] and [2] < [12582909/4194304] + r(0) * [1/8388608] and [2] < [
    25165821/8388608] + r(0) * [1/16777216] and [2] < r(0) * [1/2] and [1] + r(
    0) * [1/2] < r(1) + [2] and [1] + r(0) * [1/2] < r(1) + [3] and [5/2] + r(
    0) * [1/4] < r(1) + [4] and [5/2] + r(0) * [1/4] < r(1) + [5] and [13/4] +
    r(0) * [1/8] < r(1) + [6] and [13/4] + r(0) * [1/8] < r(1) + [7] and [29/8]
    + r(0) * [1/16] < r(1) + [8] and [29/8] + r(0) * [1/16] < r(1) + [9] and [
    61/16] + r(0) * [1/32] < r(1) + [10] and [61/16] + r(0) * [1/32] < r(1) + [
    11] and [125/32] + r(0) * [1/64] < r(1) + [12] and [125/32] + r(0) * [1/64]
    < r(1) + [13] and [253/64] + r(0) * [1/128] < r(1) + [14] and [253/64] + r(
    0) * [1/128] < r(1) + [15] and [509/128] + r(0) * [1/256] < r(1) + [16] and
    [509/128] + r(0) * [1/256] < r(1) + [17] and [1021/256] + r(0) * [1/512] <
    r(1) + [18] and [1021/256] + r(0) * [1/512] < r(1) + [19] and [2045/512] +
    r(0) * [1/1024] < r(1) + [20] and [2045/512] + r(0) * [1/1024] < r(1) + [
    21] and [4093/1024] + r(0) * [1/2048] < r(1) + [22] and [4093/1024] + r(0)
    * [1/2048] < r(1) + [23] and [8189/2048] + r(0) * [1/4096] < r(1) + [24]
    and [8189/2048] + r(0) * [1/4096] < r(1) + [25] and [16381/4096] + r(0) * [
    1/8192] < r(1) + [26] and [16381/4096] + r(0) * [1/8192] < r(1) + [27] and
    [32765/8192] + r(0) * [1/16384] < r(1) + [28] and [32765/8192] + r(0) * [
    1/16384] < r(1) + [29] and [65533/16384] + r(0) * [1/32768] < r(1) + [30]
    and [65533/16384] + r(0) * [1/32768] < r(1) + [31] and [131069/32768] + r(
    0) * [1/65536] < r(1) + [32] and [131069/32768] + r(0) * [1/65536] < r(1) +
    [33] and [262141/65536] + r(0) * [1/131072] < r(1) + [34] and [
    262141/65536] + r(0) * [1/131072] < r(1) + [35] and [524285/131072] + r(0)
    * [1/262144] < r(1) + [36] and [524285/131072] + r(0) * [1/262144] < r(1) +
    [37] and [1048573/262144] + r(0) * [1/524288] < r(1) + [38] and [
    1048573/262144] + r(0) * [1/524288] < r(1) + [39] and [2097149/524288] + r(
    0) * [1/1048576] < r(1) + [40] and [2097149/524288] + r(0) * [1/1048576] <
    r(1) + [41] and [4194301/1048576] + r(0) * [1/2097152] < r(1) + [42] and [
    4194301/1048576] + r(0) * [1/2097152] < r(1) + [43] and [8388605/2097152] +
    r(0) * [1/4194304] < r(1) + [44] and [8388605/2097152] + r(0) * [1/4194304]
    < r(1) + [45] and [16777213/4194304] + r(0) * [1/8388608] < r(1) + [46] and
    [16777213/4194304] + r(0) * [1/8388608] < r(1) + [47]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : [25165821/4194304] + r(0) * [
    1/8388608] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    47] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [16777213/4194304] + r(0) * [1/8388608]
    # [true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [25165821/4194304] + r(0)
    * [1/8388608] # [true] > < outp : DataOutPort | properties : none,content :
    [33554429/8388608] + r(0) * [1/16777216] # [true] >),subcomponents : < z :
    Data | properties : none,features : none,subcomponents : none,connections :
    empty,value : [25165821/8388608] + r(0) * [1/16777216] # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2820 | infty}

Solution 231 (state 231)
states: 232  rewrites: 905040
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and not [2] < r(3) * [1/2048] and not
    [2] < r(3) * [1/4096] and not [2] < r(3) * [1/8192] and not [2] < r(3) * [
    1/16384] and not [2] < r(3) * [1/32768] and not [2] < r(3) * [1/65536] and
    not [2] < r(3) * [1/131072] and not [2] < r(3) * [1/262144] and not [2] <
    r(3) * [1/524288] and not [2] < r(3) * [1/1048576] and not [2] < r(3) * [
    1/2097152] and not [2] < r(3) * [1/4194304] and not [2] < r(3) * [
    1/8388608] and r(2) < r(1) + [1] and [0] < r(3) and [0] < r(3) * [1/2] and
    [0] < r(3) * [1/4] and [0] < r(3) * [1/8] and [0] < r(3) * [1/16] and [0] <
    r(3) * [1/32] and [0] < r(3) * [1/64] and [0] < r(3) * [1/128] and [0] < r(
    3) * [1/256] and [0] < r(3) * [1/512] and [0] < r(3) * [1/1024] and [0] <
    r(3) * [1/2048] and [0] < r(3) * [1/4096] and [0] < r(3) * [1/8192] and [0]
    < r(3) * [1/16384] and [0] < r(3) * [1/32768] and [0] < r(3) * [1/65536]
    and [0] < r(3) * [1/131072] and [0] < r(3) * [1/262144] and [0] < r(3) * [
    1/524288] and [0] < r(3) * [1/1048576] and [0] < r(3) * [1/2097152] and [0]
    < r(3) * [1/4194304] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) +
    [3] and [-2] + r(3) * [1/2] < r(1) + [4] and [-2] + r(3) * [1/2] < r(1) + [
    5] and [-2] + r(3) * [1/4] < r(1) + [6] and [-2] + r(3) * [1/4] < r(1) + [
    7] and [-2] + r(3) * [1/8] < r(1) + [8] and [-2] + r(3) * [1/8] < r(1) + [
    9] and [-2] + r(3) * [1/16] < r(1) + [10] and [-2] + r(3) * [1/16] < r(1) +
    [11] and [-2] + r(3) * [1/32] < r(1) + [12] and [-2] + r(3) * [1/32] < r(1)
    + [13] and [-2] + r(3) * [1/64] < r(1) + [14] and [-2] + r(3) * [1/64] < r(
    1) + [15] and [-2] + r(3) * [1/128] < r(1) + [16] and [-2] + r(3) * [1/128]
    < r(1) + [17] and [-2] + r(3) * [1/256] < r(1) + [18] and [-2] + r(3) * [
    1/256] < r(1) + [19] and [-2] + r(3) * [1/512] < r(1) + [20] and [-2] + r(
    3) * [1/512] < r(1) + [21] and [-2] + r(3) * [1/1024] < r(1) + [22] and [
    -2] + r(3) * [1/1024] < r(1) + [23] and [-2] + r(3) * [1/2048] < r(1) + [
    24] and [-2] + r(3) * [1/2048] < r(1) + [25] and [-2] + r(3) * [1/4096] <
    r(1) + [26] and [-2] + r(3) * [1/4096] < r(1) + [27] and [-2] + r(3) * [
    1/8192] < r(1) + [28] and [-2] + r(3) * [1/8192] < r(1) + [29] and [-2] +
    r(3) * [1/16384] < r(1) + [30] and [-2] + r(3) * [1/16384] < r(1) + [31]
    and [-2] + r(3) * [1/32768] < r(1) + [32] and [-2] + r(3) * [1/32768] < r(
    1) + [33] and [-2] + r(3) * [1/65536] < r(1) + [34] and [-2] + r(3) * [
    1/65536] < r(1) + [35] and [-2] + r(3) * [1/131072] < r(1) + [36] and [-2]
    + r(3) * [1/131072] < r(1) + [37] and [-2] + r(3) * [1/262144] < r(1) + [
    38] and [-2] + r(3) * [1/262144] < r(1) + [39] and [-2] + r(3) * [1/524288]
    < r(1) + [40] and [-2] + r(3) * [1/524288] < r(1) + [41] and [-2] + r(3) *
    [1/1048576] < r(1) + [42] and [-2] + r(3) * [1/1048576] < r(1) + [43] and [
    -2] + r(3) * [1/2097152] < r(1) + [44] and [-2] + r(3) * [1/2097152] < r(1)
    + [45] and [-2] + r(3) * [1/4194304] < r(1) + [46] and [-2] + r(3) * [
    1/4194304] < r(1) + [47]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    r(3) * [1/4194304] # [true] >),subcomponents : (< x : Data | properties :
    none,features : none,subcomponents : none,connections : empty,value : r(1)
    + [47] # [true] > < y : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [-2] + r(3) * [1/4194304]
    # [true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/4194304] # [
    true] > < outp : DataOutPort | properties : none,content : [-2] + r(3) * [
    1/8388608] # [true] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(3) * [
    1/8388608] # [true] >,connections : empty,varGen : < "c2",10,20 >,currState
    : loc([2]),completeStates : (loc([0]) loc([2])),variables : a : Real,
    transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(
    v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2820 | infty}

Solution 232 (state 232)
states: 233  rewrites: 908750
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21] and r(3) + [-2] < r(1) + [22] and r(3) + [-2] < r(1) + [23] and r(3) +
    [-2] < r(1) + [24] and r(3) + [-2] < r(1) + [25] and r(3) + [-2] < r(1) + [
    26] and r(3) + [-2] < r(1) + [27] and r(3) + [-2] < r(1) + [28] and r(3) +
    [-2] < r(1) + [29] and r(3) + [-2] < r(1) + [30] and r(3) + [-2] < r(1) + [
    31] and r(3) + [-2] < r(1) + [32] and r(3) + [-2] < r(1) + [33] and r(3) +
    [-2] < r(1) + [34] and r(3) + [-2] < r(1) + [35] and r(3) + [-2] < r(1) + [
    36] and r(3) + [-2] < r(1) + [37] and r(3) + [-2] < r(1) + [38] and r(3) +
    [-2] < r(1) + [39] and r(3) + [-2] < r(1) + [40] and r(3) + [-2] < r(1) + [
    41] and r(3) + [-2] < r(1) + [42] and r(3) + [-2] < r(1) + [43] and r(3) +
    [-2] < r(1) + [44] and r(3) + [-2] < r(1) + [45] and r(3) + [-2] < r(1) + [
    46] and r(3) + [-2] < r(1) + [47]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    r(3) # [true] >),subcomponents : (< x : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : r(1) + [47] # [true]
    > < y : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(3) + [-2] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(3) # [true] > < outp : DataOutPort |
    properties : none,content : r(3) + [-2] # [true] >),subcomponents : < z :
    Data | properties : none,features : none,subcomponents : none,connections :
    empty,value : r(3) # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([2]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2820 | infty}

Solution 233 (state 233)
states: 234  rewrites: 917718
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [0] < [6141/1024] + r(3) * [1/1024] and [0] < [12285/2048] +
    r(3) * [1/2048] and [0] < [24573/4096] + r(3) * [1/4096] and [0] < [
    49149/8192] + r(3) * [1/8192] and [0] < [98301/16384] + r(3) * [1/16384]
    and [0] < [196605/32768] + r(3) * [1/32768] and [0] < [393213/65536] + r(3)
    * [1/65536] and [0] < [786429/131072] + r(3) * [1/131072] and [0] < [
    1572861/262144] + r(3) * [1/262144] and [0] < [3145725/524288] + r(3) * [
    1/524288] and [0] < [6291453/1048576] + r(3) * [1/1048576] and [0] < [
    12582909/2097152] + r(3) * [1/2097152] and [0] < [25165821/4194304] + r(3)
    * [1/4194304] and [2] < r(3) and [2] < [3/2] + r(3) * [1/2] and [2] < [9/4]
    + r(3) * [1/4] and [2] < [21/8] + r(3) * [1/8] and [2] < [45/16] + r(3) * [
    1/16] and [2] < [93/32] + r(3) * [1/32] and [2] < [189/64] + r(3) * [1/64]
    and [2] < [381/128] + r(3) * [1/128] and [2] < [765/256] + r(3) * [1/256]
    and [2] < [1533/512] + r(3) * [1/512] and [2] < [3069/1024] + r(3) * [
    1/1024] and [2] < [6141/2048] + r(3) * [1/2048] and [2] < [12285/4096] + r(
    3) * [1/4096] and [2] < [24573/8192] + r(3) * [1/8192] and [2] < [
    49149/16384] + r(3) * [1/16384] and [2] < [98301/32768] + r(3) * [1/32768]
    and [2] < [196605/65536] + r(3) * [1/65536] and [2] < [393213/131072] + r(
    3) * [1/131072] and [2] < [786429/262144] + r(3) * [1/262144] and [2] < [
    1572861/524288] + r(3) * [1/524288] and [2] < [3145725/1048576] + r(3) * [
    1/1048576] and [2] < [6291453/2097152] + r(3) * [1/2097152] and [2] < [
    12582909/4194304] + r(3) * [1/4194304] and [2] < [25165821/8388608] + r(3)
    * [1/8388608] and r(3) + [1] < r(1) + [2] and r(3) + [1] < r(1) + [3] and [
    5/2] + r(3) * [1/2] < r(1) + [4] and [5/2] + r(3) * [1/2] < r(1) + [5] and
    [13/4] + r(3) * [1/4] < r(1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [7]
    and [29/8] + r(3) * [1/8] < r(1) + [8] and [29/8] + r(3) * [1/8] < r(1) + [
    9] and [61/16] + r(3) * [1/16] < r(1) + [10] and [61/16] + r(3) * [1/16] <
    r(1) + [11] and [125/32] + r(3) * [1/32] < r(1) + [12] and [125/32] + r(3)
    * [1/32] < r(1) + [13] and [253/64] + r(3) * [1/64] < r(1) + [14] and [
    253/64] + r(3) * [1/64] < r(1) + [15] and [509/128] + r(3) * [1/128] < r(1)
    + [16] and [509/128] + r(3) * [1/128] < r(1) + [17] and [1021/256] + r(3) *
    [1/256] < r(1) + [18] and [1021/256] + r(3) * [1/256] < r(1) + [19] and [
    2045/512] + r(3) * [1/512] < r(1) + [20] and [2045/512] + r(3) * [1/512] <
    r(1) + [21] and [4093/1024] + r(3) * [1/1024] < r(1) + [22] and [4093/1024]
    + r(3) * [1/1024] < r(1) + [23] and [8189/2048] + r(3) * [1/2048] < r(1) +
    [24] and [8189/2048] + r(3) * [1/2048] < r(1) + [25] and [16381/4096] + r(
    3) * [1/4096] < r(1) + [26] and [16381/4096] + r(3) * [1/4096] < r(1) + [
    27] and [32765/8192] + r(3) * [1/8192] < r(1) + [28] and [32765/8192] + r(
    3) * [1/8192] < r(1) + [29] and [65533/16384] + r(3) * [1/16384] < r(1) + [
    30] and [65533/16384] + r(3) * [1/16384] < r(1) + [31] and [131069/32768] +
    r(3) * [1/32768] < r(1) + [32] and [131069/32768] + r(3) * [1/32768] < r(1)
    + [33] and [262141/65536] + r(3) * [1/65536] < r(1) + [34] and [
    262141/65536] + r(3) * [1/65536] < r(1) + [35] and [524285/131072] + r(3) *
    [1/131072] < r(1) + [36] and [524285/131072] + r(3) * [1/131072] < r(1) + [
    37] and [1048573/262144] + r(3) * [1/262144] < r(1) + [38] and [
    1048573/262144] + r(3) * [1/262144] < r(1) + [39] and [2097149/524288] + r(
    3) * [1/524288] < r(1) + [40] and [2097149/524288] + r(3) * [1/524288] < r(
    1) + [41] and [4194301/1048576] + r(3) * [1/1048576] < r(1) + [42] and [
    4194301/1048576] + r(3) * [1/1048576] < r(1) + [43] and [8388605/2097152] +
    r(3) * [1/2097152] < r(1) + [44] and [8388605/2097152] + r(3) * [1/2097152]
    < r(1) + [45] and [16777213/4194304] + r(3) * [1/4194304] < r(1) + [46] and
    [16777213/4194304] + r(3) * [1/4194304] < r(1) + [47]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : [25165821/4194304] + r(3) * [
    1/4194304] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    47] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [16777213/4194304] + r(3) * [1/4194304]
    # [true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [25165821/4194304] + r(3)
    * [1/4194304] # [true] > < outp : DataOutPort | properties : none,content :
    [33554429/8388608] + r(3) * [1/8388608] # [true] >),subcomponents : < z :
    Data | properties : none,features : none,subcomponents : none,connections :
    empty,value : [25165821/8388608] + r(3) * [1/8388608] # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2820 | infty}

Solution 234 (state 234)
states: 235  rewrites: 923842
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and not [2] < r(0) * [1/4096] and not [2] < r(0)
    * [1/8192] and not [2] < r(0) * [1/16384] and not [2] < r(0) * [1/32768]
    and not [2] < r(0) * [1/65536] and not [2] < r(0) * [1/131072] and not [2]
    < r(0) * [1/262144] and not [2] < r(0) * [1/524288] and not [2] < r(0) * [
    1/1048576] and not [2] < r(0) * [1/2097152] and not [2] < r(0) * [
    1/4194304] and not [2] < r(0) * [1/8388608] and not [2] < r(0) * [
    1/16777216] and r(2) < r(1) + [1] and [0] < r(0) and [0] < r(0) * [1/2] and
    [0] < r(0) * [1/4] and [0] < r(0) * [1/8] and [0] < r(0) * [1/16] and [0] <
    r(0) * [1/32] and [0] < r(0) * [1/64] and [0] < r(0) * [1/128] and [0] < r(
    0) * [1/256] and [0] < r(0) * [1/512] and [0] < r(0) * [1/1024] and [0] <
    r(0) * [1/2048] and [0] < r(0) * [1/4096] and [0] < r(0) * [1/8192] and [0]
    < r(0) * [1/16384] and [0] < r(0) * [1/32768] and [0] < r(0) * [1/65536]
    and [0] < r(0) * [1/131072] and [0] < r(0) * [1/262144] and [0] < r(0) * [
    1/524288] and [0] < r(0) * [1/1048576] and [0] < r(0) * [1/2097152] and [0]
    < r(0) * [1/4194304] and [0] < r(0) * [1/8388608] and [-2] + r(0) * [1/2] <
    r(1) + [2] and [-2] + r(0) * [1/2] < r(1) + [3] and [-2] + r(0) * [1/4] <
    r(1) + [4] and [-2] + r(0) * [1/4] < r(1) + [5] and [-2] + r(0) * [1/8] <
    r(1) + [6] and [-2] + r(0) * [1/8] < r(1) + [7] and [-2] + r(0) * [1/16] <
    r(1) + [8] and [-2] + r(0) * [1/16] < r(1) + [9] and [-2] + r(0) * [1/32] <
    r(1) + [10] and [-2] + r(0) * [1/32] < r(1) + [11] and [-2] + r(0) * [1/64]
    < r(1) + [12] and [-2] + r(0) * [1/64] < r(1) + [13] and [-2] + r(0) * [
    1/128] < r(1) + [14] and [-2] + r(0) * [1/128] < r(1) + [15] and [-2] + r(
    0) * [1/256] < r(1) + [16] and [-2] + r(0) * [1/256] < r(1) + [17] and [-2]
    + r(0) * [1/512] < r(1) + [18] and [-2] + r(0) * [1/512] < r(1) + [19] and
    [-2] + r(0) * [1/1024] < r(1) + [20] and [-2] + r(0) * [1/1024] < r(1) + [
    21] and [-2] + r(0) * [1/2048] < r(1) + [22] and [-2] + r(0) * [1/2048] <
    r(1) + [23] and [-2] + r(0) * [1/4096] < r(1) + [24] and [-2] + r(0) * [
    1/4096] < r(1) + [25] and [-2] + r(0) * [1/8192] < r(1) + [26] and [-2] +
    r(0) * [1/8192] < r(1) + [27] and [-2] + r(0) * [1/16384] < r(1) + [28] and
    [-2] + r(0) * [1/16384] < r(1) + [29] and [-2] + r(0) * [1/32768] < r(1) +
    [30] and [-2] + r(0) * [1/32768] < r(1) + [31] and [-2] + r(0) * [1/65536]
    < r(1) + [32] and [-2] + r(0) * [1/65536] < r(1) + [33] and [-2] + r(0) * [
    1/131072] < r(1) + [34] and [-2] + r(0) * [1/131072] < r(1) + [35] and [-2]
    + r(0) * [1/262144] < r(1) + [36] and [-2] + r(0) * [1/262144] < r(1) + [
    37] and [-2] + r(0) * [1/524288] < r(1) + [38] and [-2] + r(0) * [1/524288]
    < r(1) + [39] and [-2] + r(0) * [1/1048576] < r(1) + [40] and [-2] + r(0) *
    [1/1048576] < r(1) + [41] and [-2] + r(0) * [1/2097152] < r(1) + [42] and [
    -2] + r(0) * [1/2097152] < r(1) + [43] and [-2] + r(0) * [1/4194304] < r(1)
    + [44] and [-2] + r(0) * [1/4194304] < r(1) + [45] and [-2] + r(0) * [
    1/8388608] < r(1) + [46] and [-2] + r(0) * [1/8388608] < r(1) + [47] and [
    -2] + r(0) * [1/16777216] < r(1) + [48]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [-2] + r(0) * [1/16777216] # [true] > < outp : DataOutPort |
    properties : none,content : r(0) * [1/16777216] # [true] >),subcomponents :
    (< x : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(1) + [48] # [true] > < y : Data | properties
    : none,features : none,subcomponents : none,connections : empty,value : [
    -2] + r(0) * [1/16777216] # [true] >),connections : empty,varGen : < "c1",
    1,2 >,currState : loc([0]),completeStates : loc([0]),variables : ((a :
    Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x}
    := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] >
    c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),
    loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,features
    : (< inp : DataInPort | properties : none,content : [0] # [false],cache :
    r(0) * [1/8388608] # [true] > < outp : DataOutPort | properties : none,
    content : [0] # [false] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(0) * [
    1/16777216] # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([0]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2880 | infty}

Solution 235 (state 235)
states: 236  rewrites: 930447
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [0] < [6141/1024] + r(0) * [1/2048] and [0]
    < [12285/2048] + r(0) * [1/4096] and [0] < [24573/4096] + r(0) * [1/8192]
    and [0] < [49149/8192] + r(0) * [1/16384] and [0] < [98301/16384] + r(0) *
    [1/32768] and [0] < [196605/32768] + r(0) * [1/65536] and [0] < [
    393213/65536] + r(0) * [1/131072] and [0] < [786429/131072] + r(0) * [
    1/262144] and [0] < [1572861/262144] + r(0) * [1/524288] and [0] < [
    3145725/524288] + r(0) * [1/1048576] and [0] < [6291453/1048576] + r(0) * [
    1/2097152] and [0] < [12582909/2097152] + r(0) * [1/4194304] and [0] < [
    25165821/4194304] + r(0) * [1/8388608] and [2] < [3/2] + r(0) * [1/4] and [
    2] < [9/4] + r(0) * [1/8] and [2] < [21/8] + r(0) * [1/16] and [2] < [
    45/16] + r(0) * [1/32] and [2] < [93/32] + r(0) * [1/64] and [2] < [189/64]
    + r(0) * [1/128] and [2] < [381/128] + r(0) * [1/256] and [2] < [765/256] +
    r(0) * [1/512] and [2] < [1533/512] + r(0) * [1/1024] and [2] < [3069/1024]
    + r(0) * [1/2048] and [2] < [6141/2048] + r(0) * [1/4096] and [2] < [
    12285/4096] + r(0) * [1/8192] and [2] < [24573/8192] + r(0) * [1/16384] and
    [2] < [49149/16384] + r(0) * [1/32768] and [2] < [98301/32768] + r(0) * [
    1/65536] and [2] < [196605/65536] + r(0) * [1/131072] and [2] < [
    393213/131072] + r(0) * [1/262144] and [2] < [786429/262144] + r(0) * [
    1/524288] and [2] < [1572861/524288] + r(0) * [1/1048576] and [2] < [
    3145725/1048576] + r(0) * [1/2097152] and [2] < [6291453/2097152] + r(0) *
    [1/4194304] and [2] < [12582909/4194304] + r(0) * [1/8388608] and [2] < [
    25165821/8388608] + r(0) * [1/16777216] and [2] < r(0) * [1/2] and [1] + r(
    0) * [1/2] < r(1) + [2] and [1] + r(0) * [1/2] < r(1) + [3] and [5/2] + r(
    0) * [1/4] < r(1) + [4] and [5/2] + r(0) * [1/4] < r(1) + [5] and [13/4] +
    r(0) * [1/8] < r(1) + [6] and [13/4] + r(0) * [1/8] < r(1) + [7] and [29/8]
    + r(0) * [1/16] < r(1) + [8] and [29/8] + r(0) * [1/16] < r(1) + [9] and [
    61/16] + r(0) * [1/32] < r(1) + [10] and [61/16] + r(0) * [1/32] < r(1) + [
    11] and [125/32] + r(0) * [1/64] < r(1) + [12] and [125/32] + r(0) * [1/64]
    < r(1) + [13] and [253/64] + r(0) * [1/128] < r(1) + [14] and [253/64] + r(
    0) * [1/128] < r(1) + [15] and [509/128] + r(0) * [1/256] < r(1) + [16] and
    [509/128] + r(0) * [1/256] < r(1) + [17] and [1021/256] + r(0) * [1/512] <
    r(1) + [18] and [1021/256] + r(0) * [1/512] < r(1) + [19] and [2045/512] +
    r(0) * [1/1024] < r(1) + [20] and [2045/512] + r(0) * [1/1024] < r(1) + [
    21] and [4093/1024] + r(0) * [1/2048] < r(1) + [22] and [4093/1024] + r(0)
    * [1/2048] < r(1) + [23] and [8189/2048] + r(0) * [1/4096] < r(1) + [24]
    and [8189/2048] + r(0) * [1/4096] < r(1) + [25] and [16381/4096] + r(0) * [
    1/8192] < r(1) + [26] and [16381/4096] + r(0) * [1/8192] < r(1) + [27] and
    [32765/8192] + r(0) * [1/16384] < r(1) + [28] and [32765/8192] + r(0) * [
    1/16384] < r(1) + [29] and [65533/16384] + r(0) * [1/32768] < r(1) + [30]
    and [65533/16384] + r(0) * [1/32768] < r(1) + [31] and [131069/32768] + r(
    0) * [1/65536] < r(1) + [32] and [131069/32768] + r(0) * [1/65536] < r(1) +
    [33] and [262141/65536] + r(0) * [1/131072] < r(1) + [34] and [
    262141/65536] + r(0) * [1/131072] < r(1) + [35] and [524285/131072] + r(0)
    * [1/262144] < r(1) + [36] and [524285/131072] + r(0) * [1/262144] < r(1) +
    [37] and [1048573/262144] + r(0) * [1/524288] < r(1) + [38] and [
    1048573/262144] + r(0) * [1/524288] < r(1) + [39] and [2097149/524288] + r(
    0) * [1/1048576] < r(1) + [40] and [2097149/524288] + r(0) * [1/1048576] <
    r(1) + [41] and [4194301/1048576] + r(0) * [1/2097152] < r(1) + [42] and [
    4194301/1048576] + r(0) * [1/2097152] < r(1) + [43] and [8388605/2097152] +
    r(0) * [1/4194304] < r(1) + [44] and [8388605/2097152] + r(0) * [1/4194304]
    < r(1) + [45] and [16777213/4194304] + r(0) * [1/8388608] < r(1) + [46] and
    [16777213/4194304] + r(0) * [1/8388608] < r(1) + [47] and [
    33554429/8388608] + r(0) * [1/16777216] < r(1) + [48]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [33554429/8388608] + r(0)
    * [1/16777216] # [true] > < outp : DataOutPort | properties : none,content
    : [50331645/8388608] + r(0) * [1/16777216] # [true] >),subcomponents : (< x
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : r(1) + [48] # [true] > < y : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [
    33554429/8388608] + r(0) * [1/16777216] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : [25165821/4194304] + r(0) * [1/8388608] # [
    true] > < outp : DataOutPort | properties : none,content : [0] # [false]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [25165821/8388608] + r(0)
    * [1/16777216] # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([0]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2880 | infty}

Solution 236 (state 236)
states: 237  rewrites: 936516
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and not [2] < r(3) * [1/2048] and not
    [2] < r(3) * [1/4096] and not [2] < r(3) * [1/8192] and not [2] < r(3) * [
    1/16384] and not [2] < r(3) * [1/32768] and not [2] < r(3) * [1/65536] and
    not [2] < r(3) * [1/131072] and not [2] < r(3) * [1/262144] and not [2] <
    r(3) * [1/524288] and not [2] < r(3) * [1/1048576] and not [2] < r(3) * [
    1/2097152] and not [2] < r(3) * [1/4194304] and not [2] < r(3) * [
    1/8388608] and r(2) < r(1) + [1] and [0] < r(3) and [0] < r(3) * [1/2] and
    [0] < r(3) * [1/4] and [0] < r(3) * [1/8] and [0] < r(3) * [1/16] and [0] <
    r(3) * [1/32] and [0] < r(3) * [1/64] and [0] < r(3) * [1/128] and [0] < r(
    3) * [1/256] and [0] < r(3) * [1/512] and [0] < r(3) * [1/1024] and [0] <
    r(3) * [1/2048] and [0] < r(3) * [1/4096] and [0] < r(3) * [1/8192] and [0]
    < r(3) * [1/16384] and [0] < r(3) * [1/32768] and [0] < r(3) * [1/65536]
    and [0] < r(3) * [1/131072] and [0] < r(3) * [1/262144] and [0] < r(3) * [
    1/524288] and [0] < r(3) * [1/1048576] and [0] < r(3) * [1/2097152] and [0]
    < r(3) * [1/4194304] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) +
    [3] and [-2] + r(3) * [1/2] < r(1) + [4] and [-2] + r(3) * [1/2] < r(1) + [
    5] and [-2] + r(3) * [1/4] < r(1) + [6] and [-2] + r(3) * [1/4] < r(1) + [
    7] and [-2] + r(3) * [1/8] < r(1) + [8] and [-2] + r(3) * [1/8] < r(1) + [
    9] and [-2] + r(3) * [1/16] < r(1) + [10] and [-2] + r(3) * [1/16] < r(1) +
    [11] and [-2] + r(3) * [1/32] < r(1) + [12] and [-2] + r(3) * [1/32] < r(1)
    + [13] and [-2] + r(3) * [1/64] < r(1) + [14] and [-2] + r(3) * [1/64] < r(
    1) + [15] and [-2] + r(3) * [1/128] < r(1) + [16] and [-2] + r(3) * [1/128]
    < r(1) + [17] and [-2] + r(3) * [1/256] < r(1) + [18] and [-2] + r(3) * [
    1/256] < r(1) + [19] and [-2] + r(3) * [1/512] < r(1) + [20] and [-2] + r(
    3) * [1/512] < r(1) + [21] and [-2] + r(3) * [1/1024] < r(1) + [22] and [
    -2] + r(3) * [1/1024] < r(1) + [23] and [-2] + r(3) * [1/2048] < r(1) + [
    24] and [-2] + r(3) * [1/2048] < r(1) + [25] and [-2] + r(3) * [1/4096] <
    r(1) + [26] and [-2] + r(3) * [1/4096] < r(1) + [27] and [-2] + r(3) * [
    1/8192] < r(1) + [28] and [-2] + r(3) * [1/8192] < r(1) + [29] and [-2] +
    r(3) * [1/16384] < r(1) + [30] and [-2] + r(3) * [1/16384] < r(1) + [31]
    and [-2] + r(3) * [1/32768] < r(1) + [32] and [-2] + r(3) * [1/32768] < r(
    1) + [33] and [-2] + r(3) * [1/65536] < r(1) + [34] and [-2] + r(3) * [
    1/65536] < r(1) + [35] and [-2] + r(3) * [1/131072] < r(1) + [36] and [-2]
    + r(3) * [1/131072] < r(1) + [37] and [-2] + r(3) * [1/262144] < r(1) + [
    38] and [-2] + r(3) * [1/262144] < r(1) + [39] and [-2] + r(3) * [1/524288]
    < r(1) + [40] and [-2] + r(3) * [1/524288] < r(1) + [41] and [-2] + r(3) *
    [1/1048576] < r(1) + [42] and [-2] + r(3) * [1/1048576] < r(1) + [43] and [
    -2] + r(3) * [1/2097152] < r(1) + [44] and [-2] + r(3) * [1/2097152] < r(1)
    + [45] and [-2] + r(3) * [1/4194304] < r(1) + [46] and [-2] + r(3) * [
    1/4194304] < r(1) + [47] and [-2] + r(3) * [1/8388608] < r(1) + [48]) || <
    c4 : System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [-2] + r(3) * [1/8388608]
    # [true] > < outp : DataOutPort | properties : none,content : r(3) * [
    1/8388608] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    48] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [-2] + r(3) * [1/8388608] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/4194304] # [
    true] > < outp : DataOutPort | properties : none,content : [0] # [false]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) * [1/8388608] # [
    true] >,connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2880 | infty}

Solution 237 (state 237)
states: 238  rewrites: 939822
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21] and r(3) + [-2] < r(1) + [22] and r(3) + [-2] < r(1) + [23] and r(3) +
    [-2] < r(1) + [24] and r(3) + [-2] < r(1) + [25] and r(3) + [-2] < r(1) + [
    26] and r(3) + [-2] < r(1) + [27] and r(3) + [-2] < r(1) + [28] and r(3) +
    [-2] < r(1) + [29] and r(3) + [-2] < r(1) + [30] and r(3) + [-2] < r(1) + [
    31] and r(3) + [-2] < r(1) + [32] and r(3) + [-2] < r(1) + [33] and r(3) +
    [-2] < r(1) + [34] and r(3) + [-2] < r(1) + [35] and r(3) + [-2] < r(1) + [
    36] and r(3) + [-2] < r(1) + [37] and r(3) + [-2] < r(1) + [38] and r(3) +
    [-2] < r(1) + [39] and r(3) + [-2] < r(1) + [40] and r(3) + [-2] < r(1) + [
    41] and r(3) + [-2] < r(1) + [42] and r(3) + [-2] < r(1) + [43] and r(3) +
    [-2] < r(1) + [44] and r(3) + [-2] < r(1) + [45] and r(3) + [-2] < r(1) + [
    46] and r(3) + [-2] < r(1) + [47] and r(3) + [-2] < r(1) + [48]) || < c4 :
    System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) + [-2] # [true] > <
    outp : DataOutPort | properties : none,content : r(3) # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [48] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : r(3) + [-2] # [true] >),connections : empty,varGen : <
    "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : ((a :
    Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x}
    := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] >
    c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),
    loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,features
    : (< inp : DataInPort | properties : none,content : [0] # [false],cache :
    r(3) # [true] > < outp : DataOutPort | properties : none,content : [0] # [
    false] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2880 | infty}

Solution 238 (state 238)
states: 239  rewrites: 946368
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [0] < [6141/1024] + r(3) * [1/1024] and [0] < [12285/2048] +
    r(3) * [1/2048] and [0] < [24573/4096] + r(3) * [1/4096] and [0] < [
    49149/8192] + r(3) * [1/8192] and [0] < [98301/16384] + r(3) * [1/16384]
    and [0] < [196605/32768] + r(3) * [1/32768] and [0] < [393213/65536] + r(3)
    * [1/65536] and [0] < [786429/131072] + r(3) * [1/131072] and [0] < [
    1572861/262144] + r(3) * [1/262144] and [0] < [3145725/524288] + r(3) * [
    1/524288] and [0] < [6291453/1048576] + r(3) * [1/1048576] and [0] < [
    12582909/2097152] + r(3) * [1/2097152] and [0] < [25165821/4194304] + r(3)
    * [1/4194304] and [2] < r(3) and [2] < [3/2] + r(3) * [1/2] and [2] < [9/4]
    + r(3) * [1/4] and [2] < [21/8] + r(3) * [1/8] and [2] < [45/16] + r(3) * [
    1/16] and [2] < [93/32] + r(3) * [1/32] and [2] < [189/64] + r(3) * [1/64]
    and [2] < [381/128] + r(3) * [1/128] and [2] < [765/256] + r(3) * [1/256]
    and [2] < [1533/512] + r(3) * [1/512] and [2] < [3069/1024] + r(3) * [
    1/1024] and [2] < [6141/2048] + r(3) * [1/2048] and [2] < [12285/4096] + r(
    3) * [1/4096] and [2] < [24573/8192] + r(3) * [1/8192] and [2] < [
    49149/16384] + r(3) * [1/16384] and [2] < [98301/32768] + r(3) * [1/32768]
    and [2] < [196605/65536] + r(3) * [1/65536] and [2] < [393213/131072] + r(
    3) * [1/131072] and [2] < [786429/262144] + r(3) * [1/262144] and [2] < [
    1572861/524288] + r(3) * [1/524288] and [2] < [3145725/1048576] + r(3) * [
    1/1048576] and [2] < [6291453/2097152] + r(3) * [1/2097152] and [2] < [
    12582909/4194304] + r(3) * [1/4194304] and [2] < [25165821/8388608] + r(3)
    * [1/8388608] and r(3) + [1] < r(1) + [2] and r(3) + [1] < r(1) + [3] and [
    5/2] + r(3) * [1/2] < r(1) + [4] and [5/2] + r(3) * [1/2] < r(1) + [5] and
    [13/4] + r(3) * [1/4] < r(1) + [6] and [13/4] + r(3) * [1/4] < r(1) + [7]
    and [29/8] + r(3) * [1/8] < r(1) + [8] and [29/8] + r(3) * [1/8] < r(1) + [
    9] and [61/16] + r(3) * [1/16] < r(1) + [10] and [61/16] + r(3) * [1/16] <
    r(1) + [11] and [125/32] + r(3) * [1/32] < r(1) + [12] and [125/32] + r(3)
    * [1/32] < r(1) + [13] and [253/64] + r(3) * [1/64] < r(1) + [14] and [
    253/64] + r(3) * [1/64] < r(1) + [15] and [509/128] + r(3) * [1/128] < r(1)
    + [16] and [509/128] + r(3) * [1/128] < r(1) + [17] and [1021/256] + r(3) *
    [1/256] < r(1) + [18] and [1021/256] + r(3) * [1/256] < r(1) + [19] and [
    2045/512] + r(3) * [1/512] < r(1) + [20] and [2045/512] + r(3) * [1/512] <
    r(1) + [21] and [4093/1024] + r(3) * [1/1024] < r(1) + [22] and [4093/1024]
    + r(3) * [1/1024] < r(1) + [23] and [8189/2048] + r(3) * [1/2048] < r(1) +
    [24] and [8189/2048] + r(3) * [1/2048] < r(1) + [25] and [16381/4096] + r(
    3) * [1/4096] < r(1) + [26] and [16381/4096] + r(3) * [1/4096] < r(1) + [
    27] and [32765/8192] + r(3) * [1/8192] < r(1) + [28] and [32765/8192] + r(
    3) * [1/8192] < r(1) + [29] and [65533/16384] + r(3) * [1/16384] < r(1) + [
    30] and [65533/16384] + r(3) * [1/16384] < r(1) + [31] and [131069/32768] +
    r(3) * [1/32768] < r(1) + [32] and [131069/32768] + r(3) * [1/32768] < r(1)
    + [33] and [262141/65536] + r(3) * [1/65536] < r(1) + [34] and [
    262141/65536] + r(3) * [1/65536] < r(1) + [35] and [524285/131072] + r(3) *
    [1/131072] < r(1) + [36] and [524285/131072] + r(3) * [1/131072] < r(1) + [
    37] and [1048573/262144] + r(3) * [1/262144] < r(1) + [38] and [
    1048573/262144] + r(3) * [1/262144] < r(1) + [39] and [2097149/524288] + r(
    3) * [1/524288] < r(1) + [40] and [2097149/524288] + r(3) * [1/524288] < r(
    1) + [41] and [4194301/1048576] + r(3) * [1/1048576] < r(1) + [42] and [
    4194301/1048576] + r(3) * [1/1048576] < r(1) + [43] and [8388605/2097152] +
    r(3) * [1/2097152] < r(1) + [44] and [8388605/2097152] + r(3) * [1/2097152]
    < r(1) + [45] and [16777213/4194304] + r(3) * [1/4194304] < r(1) + [46] and
    [16777213/4194304] + r(3) * [1/4194304] < r(1) + [47] and [
    33554429/8388608] + r(3) * [1/8388608] < r(1) + [48]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [33554429/8388608] + r(3)
    * [1/8388608] # [true] > < outp : DataOutPort | properties : none,content :
    [50331645/8388608] + r(3) * [1/8388608] # [true] >),subcomponents : (< x :
    Data | properties : none,features : none,subcomponents : none,connections :
    empty,value : r(1) + [48] # [true] > < y : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : [
    33554429/8388608] + r(3) * [1/8388608] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : [25165821/4194304] + r(3) * [1/4194304] # [
    true] > < outp : DataOutPort | properties : none,content : [0] # [false]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [25165821/8388608] + r(3)
    * [1/8388608] # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([0]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2880 | infty}

Solution 239 (state 239)
states: 240  rewrites: 956938
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and not [2] < r(0) * [1/4096] and not [2] < r(0)
    * [1/8192] and not [2] < r(0) * [1/16384] and not [2] < r(0) * [1/32768]
    and not [2] < r(0) * [1/65536] and not [2] < r(0) * [1/131072] and not [2]
    < r(0) * [1/262144] and not [2] < r(0) * [1/524288] and not [2] < r(0) * [
    1/1048576] and not [2] < r(0) * [1/2097152] and not [2] < r(0) * [
    1/4194304] and not [2] < r(0) * [1/8388608] and not [2] < r(0) * [
    1/16777216] and not [2] < r(0) * [1/33554432] and r(2) < r(1) + [1] and [0]
    < r(0) and [0] < r(0) * [1/2] and [0] < r(0) * [1/4] and [0] < r(0) * [1/8]
    and [0] < r(0) * [1/16] and [0] < r(0) * [1/32] and [0] < r(0) * [1/64] and
    [0] < r(0) * [1/128] and [0] < r(0) * [1/256] and [0] < r(0) * [1/512] and
    [0] < r(0) * [1/1024] and [0] < r(0) * [1/2048] and [0] < r(0) * [1/4096]
    and [0] < r(0) * [1/8192] and [0] < r(0) * [1/16384] and [0] < r(0) * [
    1/32768] and [0] < r(0) * [1/65536] and [0] < r(0) * [1/131072] and [0] <
    r(0) * [1/262144] and [0] < r(0) * [1/524288] and [0] < r(0) * [1/1048576]
    and [0] < r(0) * [1/2097152] and [0] < r(0) * [1/4194304] and [0] < r(0) *
    [1/8388608] and [0] < r(0) * [1/16777216] and [-2] + r(0) * [1/2] < r(1) +
    [2] and [-2] + r(0) * [1/2] < r(1) + [3] and [-2] + r(0) * [1/4] < r(1) + [
    4] and [-2] + r(0) * [1/4] < r(1) + [5] and [-2] + r(0) * [1/8] < r(1) + [
    6] and [-2] + r(0) * [1/8] < r(1) + [7] and [-2] + r(0) * [1/16] < r(1) + [
    8] and [-2] + r(0) * [1/16] < r(1) + [9] and [-2] + r(0) * [1/32] < r(1) +
    [10] and [-2] + r(0) * [1/32] < r(1) + [11] and [-2] + r(0) * [1/64] < r(1)
    + [12] and [-2] + r(0) * [1/64] < r(1) + [13] and [-2] + r(0) * [1/128] <
    r(1) + [14] and [-2] + r(0) * [1/128] < r(1) + [15] and [-2] + r(0) * [
    1/256] < r(1) + [16] and [-2] + r(0) * [1/256] < r(1) + [17] and [-2] + r(
    0) * [1/512] < r(1) + [18] and [-2] + r(0) * [1/512] < r(1) + [19] and [-2]
    + r(0) * [1/1024] < r(1) + [20] and [-2] + r(0) * [1/1024] < r(1) + [21]
    and [-2] + r(0) * [1/2048] < r(1) + [22] and [-2] + r(0) * [1/2048] < r(1)
    + [23] and [-2] + r(0) * [1/4096] < r(1) + [24] and [-2] + r(0) * [1/4096]
    < r(1) + [25] and [-2] + r(0) * [1/8192] < r(1) + [26] and [-2] + r(0) * [
    1/8192] < r(1) + [27] and [-2] + r(0) * [1/16384] < r(1) + [28] and [-2] +
    r(0) * [1/16384] < r(1) + [29] and [-2] + r(0) * [1/32768] < r(1) + [30]
    and [-2] + r(0) * [1/32768] < r(1) + [31] and [-2] + r(0) * [1/65536] < r(
    1) + [32] and [-2] + r(0) * [1/65536] < r(1) + [33] and [-2] + r(0) * [
    1/131072] < r(1) + [34] and [-2] + r(0) * [1/131072] < r(1) + [35] and [-2]
    + r(0) * [1/262144] < r(1) + [36] and [-2] + r(0) * [1/262144] < r(1) + [
    37] and [-2] + r(0) * [1/524288] < r(1) + [38] and [-2] + r(0) * [1/524288]
    < r(1) + [39] and [-2] + r(0) * [1/1048576] < r(1) + [40] and [-2] + r(0) *
    [1/1048576] < r(1) + [41] and [-2] + r(0) * [1/2097152] < r(1) + [42] and [
    -2] + r(0) * [1/2097152] < r(1) + [43] and [-2] + r(0) * [1/4194304] < r(1)
    + [44] and [-2] + r(0) * [1/4194304] < r(1) + [45] and [-2] + r(0) * [
    1/8388608] < r(1) + [46] and [-2] + r(0) * [1/8388608] < r(1) + [47] and [
    -2] + r(0) * [1/16777216] < r(1) + [48] and [-2] + r(0) * [1/16777216] < r(
    1) + [49]) || < c4 : System | properties : ((TimingProperties::Period => {{
    60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [0] # [
    false] > < outp : DataOutPort | properties : none,content : r(0) * [
    1/16777216] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    49] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [-2] + r(0) * [1/16777216] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(0) * [1/16777216] # [
    true] > < outp : DataOutPort | properties : none,content : [-2] + r(0) * [
    1/33554432] # [true] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(0) * [
    1/33554432] # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([2]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2940 | infty}

Solution 240 (state 240)
states: 241  rewrites: 966334
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [0] < [6141/1024] + r(0) * [1/2048] and [0]
    < [12285/2048] + r(0) * [1/4096] and [0] < [24573/4096] + r(0) * [1/8192]
    and [0] < [49149/8192] + r(0) * [1/16384] and [0] < [98301/16384] + r(0) *
    [1/32768] and [0] < [196605/32768] + r(0) * [1/65536] and [0] < [
    393213/65536] + r(0) * [1/131072] and [0] < [786429/131072] + r(0) * [
    1/262144] and [0] < [1572861/262144] + r(0) * [1/524288] and [0] < [
    3145725/524288] + r(0) * [1/1048576] and [0] < [6291453/1048576] + r(0) * [
    1/2097152] and [0] < [12582909/2097152] + r(0) * [1/4194304] and [0] < [
    25165821/4194304] + r(0) * [1/8388608] and [0] < [50331645/8388608] + r(0)
    * [1/16777216] and [2] < [3/2] + r(0) * [1/4] and [2] < [9/4] + r(0) * [
    1/8] and [2] < [21/8] + r(0) * [1/16] and [2] < [45/16] + r(0) * [1/32] and
    [2] < [93/32] + r(0) * [1/64] and [2] < [189/64] + r(0) * [1/128] and [2] <
    [381/128] + r(0) * [1/256] and [2] < [765/256] + r(0) * [1/512] and [2] < [
    1533/512] + r(0) * [1/1024] and [2] < [3069/1024] + r(0) * [1/2048] and [2]
    < [6141/2048] + r(0) * [1/4096] and [2] < [12285/4096] + r(0) * [1/8192]
    and [2] < [24573/8192] + r(0) * [1/16384] and [2] < [49149/16384] + r(0) *
    [1/32768] and [2] < [98301/32768] + r(0) * [1/65536] and [2] < [
    196605/65536] + r(0) * [1/131072] and [2] < [393213/131072] + r(0) * [
    1/262144] and [2] < [786429/262144] + r(0) * [1/524288] and [2] < [
    1572861/524288] + r(0) * [1/1048576] and [2] < [3145725/1048576] + r(0) * [
    1/2097152] and [2] < [6291453/2097152] + r(0) * [1/4194304] and [2] < [
    12582909/4194304] + r(0) * [1/8388608] and [2] < [25165821/8388608] + r(0)
    * [1/16777216] and [2] < [50331645/16777216] + r(0) * [1/33554432] and [2]
    < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2] and [1] + r(0) * [1/2] <
    r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [5/2] + r(0) * [1/4] <
    r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and [13/4] + r(0) * [1/8]
    < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1) + [8] and [29/8] + r(0) * [
    1/16] < r(1) + [9] and [61/16] + r(0) * [1/32] < r(1) + [10] and [61/16] +
    r(0) * [1/32] < r(1) + [11] and [125/32] + r(0) * [1/64] < r(1) + [12] and
    [125/32] + r(0) * [1/64] < r(1) + [13] and [253/64] + r(0) * [1/128] < r(1)
    + [14] and [253/64] + r(0) * [1/128] < r(1) + [15] and [509/128] + r(0) * [
    1/256] < r(1) + [16] and [509/128] + r(0) * [1/256] < r(1) + [17] and [
    1021/256] + r(0) * [1/512] < r(1) + [18] and [1021/256] + r(0) * [1/512] <
    r(1) + [19] and [2045/512] + r(0) * [1/1024] < r(1) + [20] and [2045/512] +
    r(0) * [1/1024] < r(1) + [21] and [4093/1024] + r(0) * [1/2048] < r(1) + [
    22] and [4093/1024] + r(0) * [1/2048] < r(1) + [23] and [8189/2048] + r(0)
    * [1/4096] < r(1) + [24] and [8189/2048] + r(0) * [1/4096] < r(1) + [25]
    and [16381/4096] + r(0) * [1/8192] < r(1) + [26] and [16381/4096] + r(0) *
    [1/8192] < r(1) + [27] and [32765/8192] + r(0) * [1/16384] < r(1) + [28]
    and [32765/8192] + r(0) * [1/16384] < r(1) + [29] and [65533/16384] + r(0)
    * [1/32768] < r(1) + [30] and [65533/16384] + r(0) * [1/32768] < r(1) + [
    31] and [131069/32768] + r(0) * [1/65536] < r(1) + [32] and [131069/32768]
    + r(0) * [1/65536] < r(1) + [33] and [262141/65536] + r(0) * [1/131072] <
    r(1) + [34] and [262141/65536] + r(0) * [1/131072] < r(1) + [35] and [
    524285/131072] + r(0) * [1/262144] < r(1) + [36] and [524285/131072] + r(0)
    * [1/262144] < r(1) + [37] and [1048573/262144] + r(0) * [1/524288] < r(1)
    + [38] and [1048573/262144] + r(0) * [1/524288] < r(1) + [39] and [
    2097149/524288] + r(0) * [1/1048576] < r(1) + [40] and [2097149/524288] +
    r(0) * [1/1048576] < r(1) + [41] and [4194301/1048576] + r(0) * [1/2097152]
    < r(1) + [42] and [4194301/1048576] + r(0) * [1/2097152] < r(1) + [43] and
    [8388605/2097152] + r(0) * [1/4194304] < r(1) + [44] and [8388605/2097152]
    + r(0) * [1/4194304] < r(1) + [45] and [16777213/4194304] + r(0) * [
    1/8388608] < r(1) + [46] and [16777213/4194304] + r(0) * [1/8388608] < r(1)
    + [47] and [33554429/8388608] + r(0) * [1/16777216] < r(1) + [48] and [
    33554429/8388608] + r(0) * [1/16777216] < r(1) + [49]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : [50331645/8388608] + r(0) * [
    1/16777216] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    49] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [33554429/8388608] + r(0) * [1/16777216]
    # [true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [50331645/8388608] + r(0)
    * [1/16777216] # [true] > < outp : DataOutPort | properties : none,content
    : [67108861/16777216] + r(0) * [1/33554432] # [true] >),subcomponents : < z
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [50331645/16777216] + r(0) * [1/33554432] # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2940 | infty}

Solution 241 (state 241)
states: 242  rewrites: 976807
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and not [2] < r(3) * [1/2048] and not
    [2] < r(3) * [1/4096] and not [2] < r(3) * [1/8192] and not [2] < r(3) * [
    1/16384] and not [2] < r(3) * [1/32768] and not [2] < r(3) * [1/65536] and
    not [2] < r(3) * [1/131072] and not [2] < r(3) * [1/262144] and not [2] <
    r(3) * [1/524288] and not [2] < r(3) * [1/1048576] and not [2] < r(3) * [
    1/2097152] and not [2] < r(3) * [1/4194304] and not [2] < r(3) * [
    1/8388608] and not [2] < r(3) * [1/16777216] and r(2) < r(1) + [1] and [0]
    < r(3) and [0] < r(3) * [1/2] and [0] < r(3) * [1/4] and [0] < r(3) * [1/8]
    and [0] < r(3) * [1/16] and [0] < r(3) * [1/32] and [0] < r(3) * [1/64] and
    [0] < r(3) * [1/128] and [0] < r(3) * [1/256] and [0] < r(3) * [1/512] and
    [0] < r(3) * [1/1024] and [0] < r(3) * [1/2048] and [0] < r(3) * [1/4096]
    and [0] < r(3) * [1/8192] and [0] < r(3) * [1/16384] and [0] < r(3) * [
    1/32768] and [0] < r(3) * [1/65536] and [0] < r(3) * [1/131072] and [0] <
    r(3) * [1/262144] and [0] < r(3) * [1/524288] and [0] < r(3) * [1/1048576]
    and [0] < r(3) * [1/2097152] and [0] < r(3) * [1/4194304] and [0] < r(3) *
    [1/8388608] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3] and [
    -2] + r(3) * [1/2] < r(1) + [4] and [-2] + r(3) * [1/2] < r(1) + [5] and [
    -2] + r(3) * [1/4] < r(1) + [6] and [-2] + r(3) * [1/4] < r(1) + [7] and [
    -2] + r(3) * [1/8] < r(1) + [8] and [-2] + r(3) * [1/8] < r(1) + [9] and [
    -2] + r(3) * [1/16] < r(1) + [10] and [-2] + r(3) * [1/16] < r(1) + [11]
    and [-2] + r(3) * [1/32] < r(1) + [12] and [-2] + r(3) * [1/32] < r(1) + [
    13] and [-2] + r(3) * [1/64] < r(1) + [14] and [-2] + r(3) * [1/64] < r(1)
    + [15] and [-2] + r(3) * [1/128] < r(1) + [16] and [-2] + r(3) * [1/128] <
    r(1) + [17] and [-2] + r(3) * [1/256] < r(1) + [18] and [-2] + r(3) * [
    1/256] < r(1) + [19] and [-2] + r(3) * [1/512] < r(1) + [20] and [-2] + r(
    3) * [1/512] < r(1) + [21] and [-2] + r(3) * [1/1024] < r(1) + [22] and [
    -2] + r(3) * [1/1024] < r(1) + [23] and [-2] + r(3) * [1/2048] < r(1) + [
    24] and [-2] + r(3) * [1/2048] < r(1) + [25] and [-2] + r(3) * [1/4096] <
    r(1) + [26] and [-2] + r(3) * [1/4096] < r(1) + [27] and [-2] + r(3) * [
    1/8192] < r(1) + [28] and [-2] + r(3) * [1/8192] < r(1) + [29] and [-2] +
    r(3) * [1/16384] < r(1) + [30] and [-2] + r(3) * [1/16384] < r(1) + [31]
    and [-2] + r(3) * [1/32768] < r(1) + [32] and [-2] + r(3) * [1/32768] < r(
    1) + [33] and [-2] + r(3) * [1/65536] < r(1) + [34] and [-2] + r(3) * [
    1/65536] < r(1) + [35] and [-2] + r(3) * [1/131072] < r(1) + [36] and [-2]
    + r(3) * [1/131072] < r(1) + [37] and [-2] + r(3) * [1/262144] < r(1) + [
    38] and [-2] + r(3) * [1/262144] < r(1) + [39] and [-2] + r(3) * [1/524288]
    < r(1) + [40] and [-2] + r(3) * [1/524288] < r(1) + [41] and [-2] + r(3) *
    [1/1048576] < r(1) + [42] and [-2] + r(3) * [1/1048576] < r(1) + [43] and [
    -2] + r(3) * [1/2097152] < r(1) + [44] and [-2] + r(3) * [1/2097152] < r(1)
    + [45] and [-2] + r(3) * [1/4194304] < r(1) + [46] and [-2] + r(3) * [
    1/4194304] < r(1) + [47] and [-2] + r(3) * [1/8388608] < r(1) + [48] and [
    -2] + r(3) * [1/8388608] < r(1) + [49]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    r(3) * [1/8388608] # [true] >),subcomponents : (< x : Data | properties :
    none,features : none,subcomponents : none,connections : empty,value : r(1)
    + [49] # [true] > < y : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [-2] + r(3) * [1/8388608]
    # [true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/8388608] # [
    true] > < outp : DataOutPort | properties : none,content : [-2] + r(3) * [
    1/16777216] # [true] >),subcomponents : < z : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(3) * [
    1/16777216] # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([2]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2940 | infty}

Solution 242 (state 242)
states: 243  rewrites: 980631
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21] and r(3) + [-2] < r(1) + [22] and r(3) + [-2] < r(1) + [23] and r(3) +
    [-2] < r(1) + [24] and r(3) + [-2] < r(1) + [25] and r(3) + [-2] < r(1) + [
    26] and r(3) + [-2] < r(1) + [27] and r(3) + [-2] < r(1) + [28] and r(3) +
    [-2] < r(1) + [29] and r(3) + [-2] < r(1) + [30] and r(3) + [-2] < r(1) + [
    31] and r(3) + [-2] < r(1) + [32] and r(3) + [-2] < r(1) + [33] and r(3) +
    [-2] < r(1) + [34] and r(3) + [-2] < r(1) + [35] and r(3) + [-2] < r(1) + [
    36] and r(3) + [-2] < r(1) + [37] and r(3) + [-2] < r(1) + [38] and r(3) +
    [-2] < r(1) + [39] and r(3) + [-2] < r(1) + [40] and r(3) + [-2] < r(1) + [
    41] and r(3) + [-2] < r(1) + [42] and r(3) + [-2] < r(1) + [43] and r(3) +
    [-2] < r(1) + [44] and r(3) + [-2] < r(1) + [45] and r(3) + [-2] < r(1) + [
    46] and r(3) + [-2] < r(1) + [47] and r(3) + [-2] < r(1) + [48] and r(3) +
    [-2] < r(1) + [49]) || < c4 : System | properties : ((
    TimingProperties::Period => {{60}}) ; HybridSynchAADL::Synchronous => {{
    true}}),features : none,subcomponents : (< c1 : Thread | properties : none,
    features : (< inp : DataInPort | properties : none,content : [0] # [false],
    cache : [0] # [false] > < outp : DataOutPort | properties : none,content :
    r(3) # [true] >),subcomponents : (< x : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : r(1) + [49] # [true]
    > < y : Data | properties : none,features : none,subcomponents : none,
    connections : empty,value : r(3) + [-2] # [true] >),connections : empty,
    varGen : < "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),
    variables : ((a : Real) ; b : Real),transitions : ((loc([0]) -[on
    dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} :=
    v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{
    outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 > < c2 : Thread |
    properties : none,features : (< inp : DataInPort | properties : none,
    content : [0] # [false],cache : r(3) # [true] > < outp : DataOutPort |
    properties : none,content : r(3) + [-2] # [true] >),subcomponents : < z :
    Data | properties : none,features : none,subcomponents : none,connections :
    empty,value : r(3) # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([2]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 2940 | infty}

Solution 243 (state 243)
states: 244  rewrites: 989943
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [0] < [6141/1024] + r(3) * [1/1024] and [0] < [12285/2048] +
    r(3) * [1/2048] and [0] < [24573/4096] + r(3) * [1/4096] and [0] < [
    49149/8192] + r(3) * [1/8192] and [0] < [98301/16384] + r(3) * [1/16384]
    and [0] < [196605/32768] + r(3) * [1/32768] and [0] < [393213/65536] + r(3)
    * [1/65536] and [0] < [786429/131072] + r(3) * [1/131072] and [0] < [
    1572861/262144] + r(3) * [1/262144] and [0] < [3145725/524288] + r(3) * [
    1/524288] and [0] < [6291453/1048576] + r(3) * [1/1048576] and [0] < [
    12582909/2097152] + r(3) * [1/2097152] and [0] < [25165821/4194304] + r(3)
    * [1/4194304] and [0] < [50331645/8388608] + r(3) * [1/8388608] and [2] <
    r(3) and [2] < [3/2] + r(3) * [1/2] and [2] < [9/4] + r(3) * [1/4] and [2]
    < [21/8] + r(3) * [1/8] and [2] < [45/16] + r(3) * [1/16] and [2] < [93/32]
    + r(3) * [1/32] and [2] < [189/64] + r(3) * [1/64] and [2] < [381/128] + r(
    3) * [1/128] and [2] < [765/256] + r(3) * [1/256] and [2] < [1533/512] + r(
    3) * [1/512] and [2] < [3069/1024] + r(3) * [1/1024] and [2] < [6141/2048]
    + r(3) * [1/2048] and [2] < [12285/4096] + r(3) * [1/4096] and [2] < [
    24573/8192] + r(3) * [1/8192] and [2] < [49149/16384] + r(3) * [1/16384]
    and [2] < [98301/32768] + r(3) * [1/32768] and [2] < [196605/65536] + r(3)
    * [1/65536] and [2] < [393213/131072] + r(3) * [1/131072] and [2] < [
    786429/262144] + r(3) * [1/262144] and [2] < [1572861/524288] + r(3) * [
    1/524288] and [2] < [3145725/1048576] + r(3) * [1/1048576] and [2] < [
    6291453/2097152] + r(3) * [1/2097152] and [2] < [12582909/4194304] + r(3) *
    [1/4194304] and [2] < [25165821/8388608] + r(3) * [1/8388608] and [2] < [
    50331645/16777216] + r(3) * [1/16777216] and r(3) + [1] < r(1) + [2] and r(
    3) + [1] < r(1) + [3] and [5/2] + r(3) * [1/2] < r(1) + [4] and [5/2] + r(
    3) * [1/2] < r(1) + [5] and [13/4] + r(3) * [1/4] < r(1) + [6] and [13/4] +
    r(3) * [1/4] < r(1) + [7] and [29/8] + r(3) * [1/8] < r(1) + [8] and [29/8]
    + r(3) * [1/8] < r(1) + [9] and [61/16] + r(3) * [1/16] < r(1) + [10] and [
    61/16] + r(3) * [1/16] < r(1) + [11] and [125/32] + r(3) * [1/32] < r(1) +
    [12] and [125/32] + r(3) * [1/32] < r(1) + [13] and [253/64] + r(3) * [
    1/64] < r(1) + [14] and [253/64] + r(3) * [1/64] < r(1) + [15] and [
    509/128] + r(3) * [1/128] < r(1) + [16] and [509/128] + r(3) * [1/128] < r(
    1) + [17] and [1021/256] + r(3) * [1/256] < r(1) + [18] and [1021/256] + r(
    3) * [1/256] < r(1) + [19] and [2045/512] + r(3) * [1/512] < r(1) + [20]
    and [2045/512] + r(3) * [1/512] < r(1) + [21] and [4093/1024] + r(3) * [
    1/1024] < r(1) + [22] and [4093/1024] + r(3) * [1/1024] < r(1) + [23] and [
    8189/2048] + r(3) * [1/2048] < r(1) + [24] and [8189/2048] + r(3) * [
    1/2048] < r(1) + [25] and [16381/4096] + r(3) * [1/4096] < r(1) + [26] and
    [16381/4096] + r(3) * [1/4096] < r(1) + [27] and [32765/8192] + r(3) * [
    1/8192] < r(1) + [28] and [32765/8192] + r(3) * [1/8192] < r(1) + [29] and
    [65533/16384] + r(3) * [1/16384] < r(1) + [30] and [65533/16384] + r(3) * [
    1/16384] < r(1) + [31] and [131069/32768] + r(3) * [1/32768] < r(1) + [32]
    and [131069/32768] + r(3) * [1/32768] < r(1) + [33] and [262141/65536] + r(
    3) * [1/65536] < r(1) + [34] and [262141/65536] + r(3) * [1/65536] < r(1) +
    [35] and [524285/131072] + r(3) * [1/131072] < r(1) + [36] and [
    524285/131072] + r(3) * [1/131072] < r(1) + [37] and [1048573/262144] + r(
    3) * [1/262144] < r(1) + [38] and [1048573/262144] + r(3) * [1/262144] < r(
    1) + [39] and [2097149/524288] + r(3) * [1/524288] < r(1) + [40] and [
    2097149/524288] + r(3) * [1/524288] < r(1) + [41] and [4194301/1048576] +
    r(3) * [1/1048576] < r(1) + [42] and [4194301/1048576] + r(3) * [1/1048576]
    < r(1) + [43] and [8388605/2097152] + r(3) * [1/2097152] < r(1) + [44] and
    [8388605/2097152] + r(3) * [1/2097152] < r(1) + [45] and [16777213/4194304]
    + r(3) * [1/4194304] < r(1) + [46] and [16777213/4194304] + r(3) * [
    1/4194304] < r(1) + [47] and [33554429/8388608] + r(3) * [1/8388608] < r(1)
    + [48] and [33554429/8388608] + r(3) * [1/8388608] < r(1) + [49]) || < c4 :
    System | properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [0] # [false] > < outp :
    DataOutPort | properties : none,content : [50331645/8388608] + r(3) * [
    1/8388608] # [true] >),subcomponents : (< x : Data | properties : none,
    features : none,subcomponents : none,connections : empty,value : r(1) + [
    49] # [true] > < y : Data | properties : none,features : none,subcomponents
    : none,connections : empty,value : [33554429/8388608] + r(3) * [1/8388608]
    # [true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [50331645/8388608] + r(3)
    * [1/8388608] # [true] > < outp : DataOutPort | properties : none,content :
    [67108861/16777216] + r(3) * [1/16777216] # [true] >),subcomponents : < z :
    Data | properties : none,features : none,subcomponents : none,connections :
    empty,value : [50331645/16777216] + r(3) * [1/16777216] # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([2]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 2940 | infty}

Solution 244 (state 244)
states: 245  rewrites: 996304
C:GlobalSystem --> {(not [2] < r(0) * [1/2] and not [2] < r(0) * [1/4] and not
    [2] < r(0) * [1/8] and not [2] < r(0) * [1/16] and not [2] < r(0) * [1/32]
    and not [2] < r(0) * [1/64] and not [2] < r(0) * [1/128] and not [2] < r(0)
    * [1/256] and not [2] < r(0) * [1/512] and not [2] < r(0) * [1/1024] and
    not [2] < r(0) * [1/2048] and not [2] < r(0) * [1/4096] and not [2] < r(0)
    * [1/8192] and not [2] < r(0) * [1/16384] and not [2] < r(0) * [1/32768]
    and not [2] < r(0) * [1/65536] and not [2] < r(0) * [1/131072] and not [2]
    < r(0) * [1/262144] and not [2] < r(0) * [1/524288] and not [2] < r(0) * [
    1/1048576] and not [2] < r(0) * [1/2097152] and not [2] < r(0) * [
    1/4194304] and not [2] < r(0) * [1/8388608] and not [2] < r(0) * [
    1/16777216] and not [2] < r(0) * [1/33554432] and r(2) < r(1) + [1] and [0]
    < r(0) and [0] < r(0) * [1/2] and [0] < r(0) * [1/4] and [0] < r(0) * [1/8]
    and [0] < r(0) * [1/16] and [0] < r(0) * [1/32] and [0] < r(0) * [1/64] and
    [0] < r(0) * [1/128] and [0] < r(0) * [1/256] and [0] < r(0) * [1/512] and
    [0] < r(0) * [1/1024] and [0] < r(0) * [1/2048] and [0] < r(0) * [1/4096]
    and [0] < r(0) * [1/8192] and [0] < r(0) * [1/16384] and [0] < r(0) * [
    1/32768] and [0] < r(0) * [1/65536] and [0] < r(0) * [1/131072] and [0] <
    r(0) * [1/262144] and [0] < r(0) * [1/524288] and [0] < r(0) * [1/1048576]
    and [0] < r(0) * [1/2097152] and [0] < r(0) * [1/4194304] and [0] < r(0) *
    [1/8388608] and [0] < r(0) * [1/16777216] and [-2] + r(0) * [1/2] < r(1) +
    [2] and [-2] + r(0) * [1/2] < r(1) + [3] and [-2] + r(0) * [1/4] < r(1) + [
    4] and [-2] + r(0) * [1/4] < r(1) + [5] and [-2] + r(0) * [1/8] < r(1) + [
    6] and [-2] + r(0) * [1/8] < r(1) + [7] and [-2] + r(0) * [1/16] < r(1) + [
    8] and [-2] + r(0) * [1/16] < r(1) + [9] and [-2] + r(0) * [1/32] < r(1) +
    [10] and [-2] + r(0) * [1/32] < r(1) + [11] and [-2] + r(0) * [1/64] < r(1)
    + [12] and [-2] + r(0) * [1/64] < r(1) + [13] and [-2] + r(0) * [1/128] <
    r(1) + [14] and [-2] + r(0) * [1/128] < r(1) + [15] and [-2] + r(0) * [
    1/256] < r(1) + [16] and [-2] + r(0) * [1/256] < r(1) + [17] and [-2] + r(
    0) * [1/512] < r(1) + [18] and [-2] + r(0) * [1/512] < r(1) + [19] and [-2]
    + r(0) * [1/1024] < r(1) + [20] and [-2] + r(0) * [1/1024] < r(1) + [21]
    and [-2] + r(0) * [1/2048] < r(1) + [22] and [-2] + r(0) * [1/2048] < r(1)
    + [23] and [-2] + r(0) * [1/4096] < r(1) + [24] and [-2] + r(0) * [1/4096]
    < r(1) + [25] and [-2] + r(0) * [1/8192] < r(1) + [26] and [-2] + r(0) * [
    1/8192] < r(1) + [27] and [-2] + r(0) * [1/16384] < r(1) + [28] and [-2] +
    r(0) * [1/16384] < r(1) + [29] and [-2] + r(0) * [1/32768] < r(1) + [30]
    and [-2] + r(0) * [1/32768] < r(1) + [31] and [-2] + r(0) * [1/65536] < r(
    1) + [32] and [-2] + r(0) * [1/65536] < r(1) + [33] and [-2] + r(0) * [
    1/131072] < r(1) + [34] and [-2] + r(0) * [1/131072] < r(1) + [35] and [-2]
    + r(0) * [1/262144] < r(1) + [36] and [-2] + r(0) * [1/262144] < r(1) + [
    37] and [-2] + r(0) * [1/524288] < r(1) + [38] and [-2] + r(0) * [1/524288]
    < r(1) + [39] and [-2] + r(0) * [1/1048576] < r(1) + [40] and [-2] + r(0) *
    [1/1048576] < r(1) + [41] and [-2] + r(0) * [1/2097152] < r(1) + [42] and [
    -2] + r(0) * [1/2097152] < r(1) + [43] and [-2] + r(0) * [1/4194304] < r(1)
    + [44] and [-2] + r(0) * [1/4194304] < r(1) + [45] and [-2] + r(0) * [
    1/8388608] < r(1) + [46] and [-2] + r(0) * [1/8388608] < r(1) + [47] and [
    -2] + r(0) * [1/16777216] < r(1) + [48] and [-2] + r(0) * [1/16777216] < r(
    1) + [49] and [-2] + r(0) * [1/33554432] < r(1) + [50]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [-2] + r(0) * [
    1/33554432] # [true] > < outp : DataOutPort | properties : none,content :
    r(0) * [1/33554432] # [true] >),subcomponents : (< x : Data | properties :
    none,features : none,subcomponents : none,connections : empty,value : r(1)
    + [50] # [true] > < y : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [-2] + r(0) * [1/33554432]
    # [true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(0) * [1/16777216] # [
    true] > < outp : DataOutPort | properties : none,content : [0] # [false]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(0) * [1/33554432] # [
    true] >,connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 3000 | infty}

Solution 245 (state 245)
states: 246  rewrites: 1003167
C:GlobalSystem --> {(r(2) < r(1) + [1] and [0] < r(0) and [0] < [3] + r(0) * [
    1/2] and [0] < [9/2] + r(0) * [1/4] and [0] < [21/4] + r(0) * [1/8] and [0]
    < [45/8] + r(0) * [1/16] and [0] < [93/16] + r(0) * [1/32] and [0] < [
    189/32] + r(0) * [1/64] and [0] < [381/64] + r(0) * [1/128] and [0] < [
    765/128] + r(0) * [1/256] and [0] < [1533/256] + r(0) * [1/512] and [0] < [
    3069/512] + r(0) * [1/1024] and [0] < [6141/1024] + r(0) * [1/2048] and [0]
    < [12285/2048] + r(0) * [1/4096] and [0] < [24573/4096] + r(0) * [1/8192]
    and [0] < [49149/8192] + r(0) * [1/16384] and [0] < [98301/16384] + r(0) *
    [1/32768] and [0] < [196605/32768] + r(0) * [1/65536] and [0] < [
    393213/65536] + r(0) * [1/131072] and [0] < [786429/131072] + r(0) * [
    1/262144] and [0] < [1572861/262144] + r(0) * [1/524288] and [0] < [
    3145725/524288] + r(0) * [1/1048576] and [0] < [6291453/1048576] + r(0) * [
    1/2097152] and [0] < [12582909/2097152] + r(0) * [1/4194304] and [0] < [
    25165821/4194304] + r(0) * [1/8388608] and [0] < [50331645/8388608] + r(0)
    * [1/16777216] and [2] < [3/2] + r(0) * [1/4] and [2] < [9/4] + r(0) * [
    1/8] and [2] < [21/8] + r(0) * [1/16] and [2] < [45/16] + r(0) * [1/32] and
    [2] < [93/32] + r(0) * [1/64] and [2] < [189/64] + r(0) * [1/128] and [2] <
    [381/128] + r(0) * [1/256] and [2] < [765/256] + r(0) * [1/512] and [2] < [
    1533/512] + r(0) * [1/1024] and [2] < [3069/1024] + r(0) * [1/2048] and [2]
    < [6141/2048] + r(0) * [1/4096] and [2] < [12285/4096] + r(0) * [1/8192]
    and [2] < [24573/8192] + r(0) * [1/16384] and [2] < [49149/16384] + r(0) *
    [1/32768] and [2] < [98301/32768] + r(0) * [1/65536] and [2] < [
    196605/65536] + r(0) * [1/131072] and [2] < [393213/131072] + r(0) * [
    1/262144] and [2] < [786429/262144] + r(0) * [1/524288] and [2] < [
    1572861/524288] + r(0) * [1/1048576] and [2] < [3145725/1048576] + r(0) * [
    1/2097152] and [2] < [6291453/2097152] + r(0) * [1/4194304] and [2] < [
    12582909/4194304] + r(0) * [1/8388608] and [2] < [25165821/8388608] + r(0)
    * [1/16777216] and [2] < [50331645/16777216] + r(0) * [1/33554432] and [2]
    < r(0) * [1/2] and [1] + r(0) * [1/2] < r(1) + [2] and [1] + r(0) * [1/2] <
    r(1) + [3] and [5/2] + r(0) * [1/4] < r(1) + [4] and [5/2] + r(0) * [1/4] <
    r(1) + [5] and [13/4] + r(0) * [1/8] < r(1) + [6] and [13/4] + r(0) * [1/8]
    < r(1) + [7] and [29/8] + r(0) * [1/16] < r(1) + [8] and [29/8] + r(0) * [
    1/16] < r(1) + [9] and [61/16] + r(0) * [1/32] < r(1) + [10] and [61/16] +
    r(0) * [1/32] < r(1) + [11] and [125/32] + r(0) * [1/64] < r(1) + [12] and
    [125/32] + r(0) * [1/64] < r(1) + [13] and [253/64] + r(0) * [1/128] < r(1)
    + [14] and [253/64] + r(0) * [1/128] < r(1) + [15] and [509/128] + r(0) * [
    1/256] < r(1) + [16] and [509/128] + r(0) * [1/256] < r(1) + [17] and [
    1021/256] + r(0) * [1/512] < r(1) + [18] and [1021/256] + r(0) * [1/512] <
    r(1) + [19] and [2045/512] + r(0) * [1/1024] < r(1) + [20] and [2045/512] +
    r(0) * [1/1024] < r(1) + [21] and [4093/1024] + r(0) * [1/2048] < r(1) + [
    22] and [4093/1024] + r(0) * [1/2048] < r(1) + [23] and [8189/2048] + r(0)
    * [1/4096] < r(1) + [24] and [8189/2048] + r(0) * [1/4096] < r(1) + [25]
    and [16381/4096] + r(0) * [1/8192] < r(1) + [26] and [16381/4096] + r(0) *
    [1/8192] < r(1) + [27] and [32765/8192] + r(0) * [1/16384] < r(1) + [28]
    and [32765/8192] + r(0) * [1/16384] < r(1) + [29] and [65533/16384] + r(0)
    * [1/32768] < r(1) + [30] and [65533/16384] + r(0) * [1/32768] < r(1) + [
    31] and [131069/32768] + r(0) * [1/65536] < r(1) + [32] and [131069/32768]
    + r(0) * [1/65536] < r(1) + [33] and [262141/65536] + r(0) * [1/131072] <
    r(1) + [34] and [262141/65536] + r(0) * [1/131072] < r(1) + [35] and [
    524285/131072] + r(0) * [1/262144] < r(1) + [36] and [524285/131072] + r(0)
    * [1/262144] < r(1) + [37] and [1048573/262144] + r(0) * [1/524288] < r(1)
    + [38] and [1048573/262144] + r(0) * [1/524288] < r(1) + [39] and [
    2097149/524288] + r(0) * [1/1048576] < r(1) + [40] and [2097149/524288] +
    r(0) * [1/1048576] < r(1) + [41] and [4194301/1048576] + r(0) * [1/2097152]
    < r(1) + [42] and [4194301/1048576] + r(0) * [1/2097152] < r(1) + [43] and
    [8388605/2097152] + r(0) * [1/4194304] < r(1) + [44] and [8388605/2097152]
    + r(0) * [1/4194304] < r(1) + [45] and [16777213/4194304] + r(0) * [
    1/8388608] < r(1) + [46] and [16777213/4194304] + r(0) * [1/8388608] < r(1)
    + [47] and [33554429/8388608] + r(0) * [1/16777216] < r(1) + [48] and [
    33554429/8388608] + r(0) * [1/16777216] < r(1) + [49] and [
    67108861/16777216] + r(0) * [1/33554432] < r(1) + [50]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [67108861/16777216] + r(
    0) * [1/33554432] # [true] > < outp : DataOutPort | properties : none,
    content : [100663293/16777216] + r(0) * [1/33554432] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [50] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [67108861/16777216] + r(0) * [1/33554432] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [50331645/8388608] + r(0)
    * [1/16777216] # [true] > < outp : DataOutPort | properties : none,content
    : [0] # [false] >),subcomponents : < z : Data | properties : none,features
    : none,subcomponents : none,connections : empty,value : [50331645/16777216]
    + r(0) * [1/33554432] # [true] >,connections : empty,varGen : < "c2",10,20
    >,currState : loc([0]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 3000 | infty}

Solution 246 (state 246)
states: 247  rewrites: 1009473
C:GlobalSystem --> {(not [0] < r(0) and not [2] < r(3) and not [2] < r(3) * [
    1/2] and not [2] < r(3) * [1/4] and not [2] < r(3) * [1/8] and not [2] < r(
    3) * [1/16] and not [2] < r(3) * [1/32] and not [2] < r(3) * [1/64] and not
    [2] < r(3) * [1/128] and not [2] < r(3) * [1/256] and not [2] < r(3) * [
    1/512] and not [2] < r(3) * [1/1024] and not [2] < r(3) * [1/2048] and not
    [2] < r(3) * [1/4096] and not [2] < r(3) * [1/8192] and not [2] < r(3) * [
    1/16384] and not [2] < r(3) * [1/32768] and not [2] < r(3) * [1/65536] and
    not [2] < r(3) * [1/131072] and not [2] < r(3) * [1/262144] and not [2] <
    r(3) * [1/524288] and not [2] < r(3) * [1/1048576] and not [2] < r(3) * [
    1/2097152] and not [2] < r(3) * [1/4194304] and not [2] < r(3) * [
    1/8388608] and not [2] < r(3) * [1/16777216] and r(2) < r(1) + [1] and [0]
    < r(3) and [0] < r(3) * [1/2] and [0] < r(3) * [1/4] and [0] < r(3) * [1/8]
    and [0] < r(3) * [1/16] and [0] < r(3) * [1/32] and [0] < r(3) * [1/64] and
    [0] < r(3) * [1/128] and [0] < r(3) * [1/256] and [0] < r(3) * [1/512] and
    [0] < r(3) * [1/1024] and [0] < r(3) * [1/2048] and [0] < r(3) * [1/4096]
    and [0] < r(3) * [1/8192] and [0] < r(3) * [1/16384] and [0] < r(3) * [
    1/32768] and [0] < r(3) * [1/65536] and [0] < r(3) * [1/131072] and [0] <
    r(3) * [1/262144] and [0] < r(3) * [1/524288] and [0] < r(3) * [1/1048576]
    and [0] < r(3) * [1/2097152] and [0] < r(3) * [1/4194304] and [0] < r(3) *
    [1/8388608] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3] and [
    -2] + r(3) * [1/2] < r(1) + [4] and [-2] + r(3) * [1/2] < r(1) + [5] and [
    -2] + r(3) * [1/4] < r(1) + [6] and [-2] + r(3) * [1/4] < r(1) + [7] and [
    -2] + r(3) * [1/8] < r(1) + [8] and [-2] + r(3) * [1/8] < r(1) + [9] and [
    -2] + r(3) * [1/16] < r(1) + [10] and [-2] + r(3) * [1/16] < r(1) + [11]
    and [-2] + r(3) * [1/32] < r(1) + [12] and [-2] + r(3) * [1/32] < r(1) + [
    13] and [-2] + r(3) * [1/64] < r(1) + [14] and [-2] + r(3) * [1/64] < r(1)
    + [15] and [-2] + r(3) * [1/128] < r(1) + [16] and [-2] + r(3) * [1/128] <
    r(1) + [17] and [-2] + r(3) * [1/256] < r(1) + [18] and [-2] + r(3) * [
    1/256] < r(1) + [19] and [-2] + r(3) * [1/512] < r(1) + [20] and [-2] + r(
    3) * [1/512] < r(1) + [21] and [-2] + r(3) * [1/1024] < r(1) + [22] and [
    -2] + r(3) * [1/1024] < r(1) + [23] and [-2] + r(3) * [1/2048] < r(1) + [
    24] and [-2] + r(3) * [1/2048] < r(1) + [25] and [-2] + r(3) * [1/4096] <
    r(1) + [26] and [-2] + r(3) * [1/4096] < r(1) + [27] and [-2] + r(3) * [
    1/8192] < r(1) + [28] and [-2] + r(3) * [1/8192] < r(1) + [29] and [-2] +
    r(3) * [1/16384] < r(1) + [30] and [-2] + r(3) * [1/16384] < r(1) + [31]
    and [-2] + r(3) * [1/32768] < r(1) + [32] and [-2] + r(3) * [1/32768] < r(
    1) + [33] and [-2] + r(3) * [1/65536] < r(1) + [34] and [-2] + r(3) * [
    1/65536] < r(1) + [35] and [-2] + r(3) * [1/131072] < r(1) + [36] and [-2]
    + r(3) * [1/131072] < r(1) + [37] and [-2] + r(3) * [1/262144] < r(1) + [
    38] and [-2] + r(3) * [1/262144] < r(1) + [39] and [-2] + r(3) * [1/524288]
    < r(1) + [40] and [-2] + r(3) * [1/524288] < r(1) + [41] and [-2] + r(3) *
    [1/1048576] < r(1) + [42] and [-2] + r(3) * [1/1048576] < r(1) + [43] and [
    -2] + r(3) * [1/2097152] < r(1) + [44] and [-2] + r(3) * [1/2097152] < r(1)
    + [45] and [-2] + r(3) * [1/4194304] < r(1) + [46] and [-2] + r(3) * [
    1/4194304] < r(1) + [47] and [-2] + r(3) * [1/8388608] < r(1) + [48] and [
    -2] + r(3) * [1/8388608] < r(1) + [49] and [-2] + r(3) * [1/16777216] < r(
    1) + [50]) || < c4 : System | properties : ((TimingProperties::Period => {{
    60}}) ; HybridSynchAADL::Synchronous => {{true}}),features : none,
    subcomponents : (< c1 : Thread | properties : none,features : (< inp :
    DataInPort | properties : none,content : [0] # [false],cache : [-2] + r(3)
    * [1/16777216] # [true] > < outp : DataOutPort | properties : none,content
    : r(3) * [1/16777216] # [true] >),subcomponents : (< x : Data | properties
    : none,features : none,subcomponents : none,connections : empty,value : r(
    1) + [50] # [true] > < y : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : [-2] + r(3) * [1/16777216]
    # [true] >),connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) * [1/8388608] # [
    true] > < outp : DataOutPort | properties : none,content : [0] # [false]
    >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) * [1/16777216] # [
    true] >,connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 3000 | infty}

Solution 247 (state 247)
states: 248  rewrites: 1012893
C:GlobalSystem --> {(not [0] < r(0) and not [0] < r(3) and not [2] < r(3) and
    r(2) < r(1) + [1] and r(3) + [-2] < r(1) + [2] and r(3) + [-2] < r(1) + [3]
    and r(3) + [-2] < r(1) + [4] and r(3) + [-2] < r(1) + [5] and r(3) + [-2] <
    r(1) + [6] and r(3) + [-2] < r(1) + [7] and r(3) + [-2] < r(1) + [8] and r(
    3) + [-2] < r(1) + [9] and r(3) + [-2] < r(1) + [10] and r(3) + [-2] < r(1)
    + [11] and r(3) + [-2] < r(1) + [12] and r(3) + [-2] < r(1) + [13] and r(3)
    + [-2] < r(1) + [14] and r(3) + [-2] < r(1) + [15] and r(3) + [-2] < r(1) +
    [16] and r(3) + [-2] < r(1) + [17] and r(3) + [-2] < r(1) + [18] and r(3) +
    [-2] < r(1) + [19] and r(3) + [-2] < r(1) + [20] and r(3) + [-2] < r(1) + [
    21] and r(3) + [-2] < r(1) + [22] and r(3) + [-2] < r(1) + [23] and r(3) +
    [-2] < r(1) + [24] and r(3) + [-2] < r(1) + [25] and r(3) + [-2] < r(1) + [
    26] and r(3) + [-2] < r(1) + [27] and r(3) + [-2] < r(1) + [28] and r(3) +
    [-2] < r(1) + [29] and r(3) + [-2] < r(1) + [30] and r(3) + [-2] < r(1) + [
    31] and r(3) + [-2] < r(1) + [32] and r(3) + [-2] < r(1) + [33] and r(3) +
    [-2] < r(1) + [34] and r(3) + [-2] < r(1) + [35] and r(3) + [-2] < r(1) + [
    36] and r(3) + [-2] < r(1) + [37] and r(3) + [-2] < r(1) + [38] and r(3) +
    [-2] < r(1) + [39] and r(3) + [-2] < r(1) + [40] and r(3) + [-2] < r(1) + [
    41] and r(3) + [-2] < r(1) + [42] and r(3) + [-2] < r(1) + [43] and r(3) +
    [-2] < r(1) + [44] and r(3) + [-2] < r(1) + [45] and r(3) + [-2] < r(1) + [
    46] and r(3) + [-2] < r(1) + [47] and r(3) + [-2] < r(1) + [48] and r(3) +
    [-2] < r(1) + [49] and r(3) + [-2] < r(1) + [50]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : r(3) + [-2] # [true] > <
    outp : DataOutPort | properties : none,content : r(3) # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [50] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : r(3) + [-2] # [true] >),connections : empty,varGen : <
    "c1",1,2 >,currState : loc([0]),completeStates : loc([0]),variables : ((a :
    Real) ; b : Real),transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(c{x}
    := (c[x] + [[1]])) ; (v{a} := f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] >
    c[y]]-> loc([0]) {(v{b} := (c[y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),
    loopBound : 10,transBound : 10 > < c2 : Thread | properties : none,features
    : (< inp : DataInPort | properties : none,content : [0] # [false],cache :
    r(3) # [true] > < outp : DataOutPort | properties : none,content : [0] # [
    false] >),subcomponents : < z : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(3) # [true] >,
    connections : empty,varGen : < "c2",10,20 >,currState : loc([0]),
    completeStates : (loc([0]) loc([2])),variables : a : Real,transitions : ((
    loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ; if(v[a] > [[0]])c{z}
    := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[otherwise]-> loc([2]) {f{
    outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[2]]]-> loc([2]) {f{outp}
    := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]-> loc([0]) {skip}),loopBound
    : 10,transBound : 10 >),connections : (((c1 .. outp) --> (c2 .. inp)) ; (c2
    .. outp) --> (c1 .. inp)) > | 3000 | infty}

Solution 248 (state 248)
states: 249  rewrites: 1019697
C:GlobalSystem --> {(not [0] < r(0) and r(2) < r(1) + [1] and [0] < r(3) + [3]
    and [0] < [9/2] + r(3) * [1/2] and [0] < [21/4] + r(3) * [1/4] and [0] < [
    45/8] + r(3) * [1/8] and [0] < [93/16] + r(3) * [1/16] and [0] < [189/32] +
    r(3) * [1/32] and [0] < [381/64] + r(3) * [1/64] and [0] < [765/128] + r(3)
    * [1/128] and [0] < [1533/256] + r(3) * [1/256] and [0] < [3069/512] + r(3)
    * [1/512] and [0] < [6141/1024] + r(3) * [1/1024] and [0] < [12285/2048] +
    r(3) * [1/2048] and [0] < [24573/4096] + r(3) * [1/4096] and [0] < [
    49149/8192] + r(3) * [1/8192] and [0] < [98301/16384] + r(3) * [1/16384]
    and [0] < [196605/32768] + r(3) * [1/32768] and [0] < [393213/65536] + r(3)
    * [1/65536] and [0] < [786429/131072] + r(3) * [1/131072] and [0] < [
    1572861/262144] + r(3) * [1/262144] and [0] < [3145725/524288] + r(3) * [
    1/524288] and [0] < [6291453/1048576] + r(3) * [1/1048576] and [0] < [
    12582909/2097152] + r(3) * [1/2097152] and [0] < [25165821/4194304] + r(3)
    * [1/4194304] and [0] < [50331645/8388608] + r(3) * [1/8388608] and [2] <
    r(3) and [2] < [3/2] + r(3) * [1/2] and [2] < [9/4] + r(3) * [1/4] and [2]
    < [21/8] + r(3) * [1/8] and [2] < [45/16] + r(3) * [1/16] and [2] < [93/32]
    + r(3) * [1/32] and [2] < [189/64] + r(3) * [1/64] and [2] < [381/128] + r(
    3) * [1/128] and [2] < [765/256] + r(3) * [1/256] and [2] < [1533/512] + r(
    3) * [1/512] and [2] < [3069/1024] + r(3) * [1/1024] and [2] < [6141/2048]
    + r(3) * [1/2048] and [2] < [12285/4096] + r(3) * [1/4096] and [2] < [
    24573/8192] + r(3) * [1/8192] and [2] < [49149/16384] + r(3) * [1/16384]
    and [2] < [98301/32768] + r(3) * [1/32768] and [2] < [196605/65536] + r(3)
    * [1/65536] and [2] < [393213/131072] + r(3) * [1/131072] and [2] < [
    786429/262144] + r(3) * [1/262144] and [2] < [1572861/524288] + r(3) * [
    1/524288] and [2] < [3145725/1048576] + r(3) * [1/1048576] and [2] < [
    6291453/2097152] + r(3) * [1/2097152] and [2] < [12582909/4194304] + r(3) *
    [1/4194304] and [2] < [25165821/8388608] + r(3) * [1/8388608] and [2] < [
    50331645/16777216] + r(3) * [1/16777216] and r(3) + [1] < r(1) + [2] and r(
    3) + [1] < r(1) + [3] and [5/2] + r(3) * [1/2] < r(1) + [4] and [5/2] + r(
    3) * [1/2] < r(1) + [5] and [13/4] + r(3) * [1/4] < r(1) + [6] and [13/4] +
    r(3) * [1/4] < r(1) + [7] and [29/8] + r(3) * [1/8] < r(1) + [8] and [29/8]
    + r(3) * [1/8] < r(1) + [9] and [61/16] + r(3) * [1/16] < r(1) + [10] and [
    61/16] + r(3) * [1/16] < r(1) + [11] and [125/32] + r(3) * [1/32] < r(1) +
    [12] and [125/32] + r(3) * [1/32] < r(1) + [13] and [253/64] + r(3) * [
    1/64] < r(1) + [14] and [253/64] + r(3) * [1/64] < r(1) + [15] and [
    509/128] + r(3) * [1/128] < r(1) + [16] and [509/128] + r(3) * [1/128] < r(
    1) + [17] and [1021/256] + r(3) * [1/256] < r(1) + [18] and [1021/256] + r(
    3) * [1/256] < r(1) + [19] and [2045/512] + r(3) * [1/512] < r(1) + [20]
    and [2045/512] + r(3) * [1/512] < r(1) + [21] and [4093/1024] + r(3) * [
    1/1024] < r(1) + [22] and [4093/1024] + r(3) * [1/1024] < r(1) + [23] and [
    8189/2048] + r(3) * [1/2048] < r(1) + [24] and [8189/2048] + r(3) * [
    1/2048] < r(1) + [25] and [16381/4096] + r(3) * [1/4096] < r(1) + [26] and
    [16381/4096] + r(3) * [1/4096] < r(1) + [27] and [32765/8192] + r(3) * [
    1/8192] < r(1) + [28] and [32765/8192] + r(3) * [1/8192] < r(1) + [29] and
    [65533/16384] + r(3) * [1/16384] < r(1) + [30] and [65533/16384] + r(3) * [
    1/16384] < r(1) + [31] and [131069/32768] + r(3) * [1/32768] < r(1) + [32]
    and [131069/32768] + r(3) * [1/32768] < r(1) + [33] and [262141/65536] + r(
    3) * [1/65536] < r(1) + [34] and [262141/65536] + r(3) * [1/65536] < r(1) +
    [35] and [524285/131072] + r(3) * [1/131072] < r(1) + [36] and [
    524285/131072] + r(3) * [1/131072] < r(1) + [37] and [1048573/262144] + r(
    3) * [1/262144] < r(1) + [38] and [1048573/262144] + r(3) * [1/262144] < r(
    1) + [39] and [2097149/524288] + r(3) * [1/524288] < r(1) + [40] and [
    2097149/524288] + r(3) * [1/524288] < r(1) + [41] and [4194301/1048576] +
    r(3) * [1/1048576] < r(1) + [42] and [4194301/1048576] + r(3) * [1/1048576]
    < r(1) + [43] and [8388605/2097152] + r(3) * [1/2097152] < r(1) + [44] and
    [8388605/2097152] + r(3) * [1/2097152] < r(1) + [45] and [16777213/4194304]
    + r(3) * [1/4194304] < r(1) + [46] and [16777213/4194304] + r(3) * [
    1/4194304] < r(1) + [47] and [33554429/8388608] + r(3) * [1/8388608] < r(1)
    + [48] and [33554429/8388608] + r(3) * [1/8388608] < r(1) + [49] and [
    67108861/16777216] + r(3) * [1/16777216] < r(1) + [50]) || < c4 : System |
    properties : ((TimingProperties::Period => {{60}}) ;
    HybridSynchAADL::Synchronous => {{true}}),features : none,subcomponents : (
    < c1 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [67108861/16777216] + r(
    3) * [1/16777216] # [true] > < outp : DataOutPort | properties : none,
    content : [100663293/16777216] + r(3) * [1/16777216] # [true] >),
    subcomponents : (< x : Data | properties : none,features : none,
    subcomponents : none,connections : empty,value : r(1) + [50] # [true] > < y
    : Data | properties : none,features : none,subcomponents : none,connections
    : empty,value : [67108861/16777216] + r(3) * [1/16777216] # [true] >),
    connections : empty,varGen : < "c1",1,2 >,currState : loc([0]),
    completeStates : loc([0]),variables : ((a : Real) ; b : Real),transitions :
    ((loc([0]) -[on dispatch]-> loc([1]) {(c{x} := (c[x] + [[1]])) ; (v{a} :=
    f[inp]) ; c{y} := v[a]}) ; loc([1]) -[c[x] > c[y]]-> loc([0]) {(v{b} := (c[
    y] + [[1]])) ; f{outp} := (v[b] + [[1]])}),loopBound : 10,transBound : 10 >
    < c2 : Thread | properties : none,features : (< inp : DataInPort |
    properties : none,content : [0] # [false],cache : [50331645/8388608] + r(3)
    * [1/8388608] # [true] > < outp : DataOutPort | properties : none,content :
    [0] # [false] >),subcomponents : < z : Data | properties : none,features :
    none,subcomponents : none,connections : empty,value : [50331645/16777216] +
    r(3) * [1/16777216] # [true] >,connections : empty,varGen : < "c2",10,20 >,
    currState : loc([0]),completeStates : (loc([0]) loc([2])),variables : a :
    Real,transitions : ((loc([0]) -[on dispatch]-> loc([1]) {(v{a} := f[inp]) ;
    if(v[a] > [[0]])c{z} := (v[a] * [[5.0e-1]]) end if}) ; (loc([1]) -[
    otherwise]-> loc([2]) {f{outp} := (c[z] - [[2]])}) ; (loc([1]) -[c[z] > [[
    2]]]-> loc([2]) {f{outp} := (c[z] + [[1]])}) ; loc([2]) -[on dispatch]->
    loc([0]) {skip}),loopBound : 10,transBound : 10 >),connections : (((c1 ..
    outp) --> (c2 .. inp)) ; (c2 .. outp) --> (c1 .. inp)) > | 3000 | infty}

No more solutions.
states: 249  rewrites: 1019697
Bye.
