" XPLAOPT Version 9.99.99.99
" Created on Tue Oct 16 15:30:29 2012
" 259 Mcells, 148 FbNand, 794 PLApts, 21 Levels, 1163 Fanins
" XPLAOPT -run s -it b -i fsm_xp_top.blx -dev XCR3256XL-12PQ208 -reg -xor a 
"         -mode 1 -th 32 -fi 28 -bfi 38 -pre keep -fbn 0 -unused pullup -terminate 
"         pullup -no_output_files 
MODULE fsm_xp_top

	address_isa<0>  pin 3 ; 
 	address_isa<10>  pin 15 ; 
 	address_isa<11>  pin 16 ; 
 	address_isa<12>  pin 17 ; 
 	address_isa<13>  pin 18 ; 
 	address_isa<14>  pin 19 ; 
 	address_isa<15>  pin 20 ; 
 	address_isa<16>  pin 198 ; 
 	address_isa<17>  pin 199 ; 
 	address_isa<18>  pin 201 ; 
 	address_isa<19>  pin 202 ; 
 	address_isa<1>  pin 4 ; 
 	address_isa<20>  pin 203 ; 
 	address_isa<21>  pin 204 ; 
 	address_isa<22>  pin 205 ; 
 	address_isa<23>  pin 206 ; 
 	address_isa<2>  pin 6 ; 
 	address_isa<3>  pin 7 ; 
 	address_isa<4>  pin 8 ; 
 	address_isa<5>  pin 9 ; 
 	address_isa<6>  pin 10 ; 
 	address_isa<7>  pin 11 ; 
 	address_isa<8>  pin 12 ; 
 	address_isa<9>  pin 13 ; 
 	address_max<0>  pin 153 ;  " 1 pt.
 	address_max<1>  pin 154 ;  " 1 pt.
 	address_max<2>  pin 159 ;  " 1 pt.
 	address_max<3>  pin 160 ;  " 1 pt.
 	address_max<4>  pin 161 ;  " 1 pt.
 	address_max<5>  pin 162 ;  " 1 pt.
 	address_max<6>  pin 163 ;  " 1 pt.
 	address_max<7>  pin 164 ;  " 1 pt.
 	aen  pin 148 ; 
 	ale  pin 108 ; 
 	bale  pin 168 ;  " 1 pt.
 	base_addr_jp<0>  pin 21 ; 
 	base_addr_jp<1>  pin 22 ; 
 	brd  pin 169 ;  " 1 pt.
 	bwr  pin 170 ;  " 1 pt.
 	clk  pin 181 ; 
 	cs  pin 146 ;  " 2 pt.
 	cw6  pin 147 ; 
 	cw7  pin 142 ; 
 	data_isa<0>  pin 28 ;  " 9 pt.
 	data_isa<10>  pin 70 ;  " 1 pt.
 	data_isa<11>  pin 71 ;  " 1 pt.
 	data_isa<12>  pin 73 ;  " 1 pt.
 	data_isa<13>  pin 76 ;  " 1 pt.
 	data_isa<14>  pin 77 ;  " 1 pt.
 	data_isa<15>  pin 78 ;  " 1 pt.
 	data_isa<1>  pin 29 ;  " 9 pt.
 	data_isa<2>  pin 31 ;  " 10 pt.
 	data_isa<3>  pin 33 ;  " 10 pt.
 	data_isa<4>  pin 34 ;  " 8 pt.
 	data_isa<5>  pin 35 ;  " 10 pt.
 	data_isa<6>  pin 36 ;  " 9 pt.
 	data_isa<7>  pin 37 ;  " 9 pt.
 	data_isa<8>  pin 38 ;  " 1 pt.
 	data_isa<9>  pin 69 ;  " 1 pt.
 	data_max<0>  pin 39 ;  " 1 pt.
 	data_max<10>  pin 59 ;  " 1 pt.
 	data_max<11>  pin 60 ;  " 1 pt.
 	data_max<12>  pin 61 ;  " 1 pt.
 	data_max<13>  pin 62 ;  " 1 pt.
 	data_max<14>  pin 64 ;  " 1 pt.
 	data_max<15>  pin 65 ;  " 1 pt.
 	data_max<1>  pin 40 ;  " 1 pt.
 	data_max<2>  pin 42 ;  " 1 pt.
 	data_max<3>  pin 43 ;  " 1 pt.
 	data_max<4>  pin 44 ;  " 1 pt.
 	data_max<5>  pin 45 ;  " 1 pt.
 	data_max<6>  pin 46 ;  " 1 pt.
 	data_max<7>  pin 47 ;  " 1 pt.
 	data_max<8>  pin 48 ;  " 1 pt.
 	data_max<9>  pin 49 ;  " 1 pt.
 	data_out_enable  pin 172 ;  " 1 pt.
 	direction_245  pin 167 ;  " 1 pt.
 	iocs16  pin 145 ;  " 1 pt.
 	iord  pin 150 ; 
 	iowr  pin 151 ; 
 	iq_i_syn  pin 66 ; 
 	iq_o_syn  pin 67 ;  " 1 pt.
 	led_kvr  pin 131 ;  " 1 pt.
 	led_lpt  pin 132 ;  " 1 pt.
 	led_master_enable  pin 109 ;  " 1 pt.
 	led_pwr_good_tps  pin 118 ;  " 1 pt.
 	led_rad  pin 130 ;  " 1 pt.
 	led_wdt  pin 117 ;  " 1 pt.
 	load_address  pin 177 ;  " 1 pt.
 	load_buffer  pin 175 ;  " 1 pt.
 	master_enable  pin 113 ;  " 1 pt.
 	mrst  pin 141 ;  " 1 pt.
 	nvram_address<0>  pin 129 ;  " 1 pt.
 	nvram_address<10>  pin 101 ;  " 1 pt.
 	nvram_address<11>  pin 100 ;  " 1 pt.
 	nvram_address<12>  pin 99 ;  " 1 pt.
 	nvram_address<13>  pin 98 ;  " 1 pt.
 	nvram_address<14>  pin 97 ;  " 1 pt.
 	nvram_address<15>  pin 96 ;  " 21 pt.
 	nvram_address<16>  pin 95 ;  " 24 pt.
 	nvram_address<17>  pin 93 ;  " 29 pt.
 	nvram_address<18>  pin 92 ;  " 23 pt.
 	nvram_address<19>  pin 90 ;  " 11 pt.
 	nvram_address<1>  pin 128 ;  " 1 pt.
 	nvram_address<20>  pin ;  " 1 pt.
 	nvram_address<2>  pin 126 ;  " 1 pt.
 	nvram_address<3>  pin 124 ;  " 1 pt.
 	nvram_address<4>  pin 123 ;  " 1 pt.
 	nvram_address<5>  pin 122 ;  " 1 pt.
 	nvram_address<6>  pin 121 ;  " 1 pt.
 	nvram_address<7>  pin 120 ;  " 1 pt.
 	nvram_address<8>  pin 119 ;  " 1 pt.
 	nvram_address<9>  pin 102 ;  " 1 pt.
 	nvram_ce  pin 133 ;  " 1 pt.
 	nvram_cs  pin 135 ;  " 2 pt.
 	nvram_data<0>  pin 188 ;  " 1 pt.
 	nvram_data<1>  pin 190 ;  " 1 pt.
 	nvram_data<2>  pin 192 ;  " 1 pt.
 	nvram_data<3>  pin 193 ;  " 1 pt.
 	nvram_data<4>  pin 194 ;  " 1 pt.
 	nvram_data<5>  pin 195 ;  " 1 pt.
 	nvram_data<6>  pin 196 ;  " 1 pt.
 	nvram_data<7>  pin 197 ;  " 1 pt.
 	nvram_oe  pin 136 ;  " 4 pt.
 	nvram_rst  pin 140 ; 
 	nvram_we  pin 137 ;  " 3 pt.
 	pwr_good_tps  pin 149 ; 
 	reset  pin 144 ; 
 	reset_CPU  pin 111 ;  " 0 pt.
 	rst_dof_dsbl  pin 173 ; 
 	smemr  pin 138 ; 
 	smemw  pin 139 ; 
 	wdt_out_stari  pin 56 ; 
 	wdt_sig_stari  pin 68 ; 
 	wdt_trg  pin 55 ;  " 1 pt.
 	write_wdt_en  pin 171 ;  " 1 pt.
 	xp_address<0>  pin 79 ; 
 	xp_address<1>  pin 80 ; 
 	xp_address<2>  pin 81 ; 
 	xp_address<3>  pin 84 ; 
 	xp_address<4>  pin 86 ; 
 	xp_address<5>  pin 87 ; 
 	xp_address<6>  pin 88 ; 
 	xp_address<7>  pin 89 ; 
 

	I2/bale_pre  node ;  " 1 pt.
 	I2/brd_pre  node ;  " 1 pt.
 	I2/bwr_pre  node ;  " 1 pt.
 	I2/curstate_FSM_FFd1  node ;  " 2 pt.
 	I2/curstate_FSM_FFd10  node ;  " 2 pt.
 	I2/curstate_FSM_FFd11  node ;  " 2 pt.
 	I2/curstate_FSM_FFd12  node ;  " 2 pt.
 	I2/curstate_FSM_FFd13  node ;  " 2 pt.
 	I2/curstate_FSM_FFd14  node ;  " 2 pt.
 	I2/curstate_FSM_FFd15  node ;  " 2 pt.
 	I2/curstate_FSM_FFd16  node ;  " 2 pt.
 	I2/curstate_FSM_FFd17  node ;  " 2 pt.
 	I2/curstate_FSM_FFd18  node ;  " 2 pt.
 	I2/curstate_FSM_FFd19  node ;  " 2 pt.
 	I2/curstate_FSM_FFd2  node ;  " 2 pt.
 	I2/curstate_FSM_FFd20  node ;  " 2 pt.
 	I2/curstate_FSM_FFd21  node ;  " 2 pt.
 	I2/curstate_FSM_FFd22  node ;  " 2 pt.
 	I2/curstate_FSM_FFd23  node ;  " 2 pt.
 	I2/curstate_FSM_FFd24  node ;  " 2 pt.
 	I2/curstate_FSM_FFd25  node ;  " 2 pt.
 	I2/curstate_FSM_FFd26  node ;  " 2 pt.
 	I2/curstate_FSM_FFd27  node ;  " 2 pt.
 	I2/curstate_FSM_FFd28  node ;  " 2 pt.
 	I2/curstate_FSM_FFd29  node ;  " 2 pt.
 	I2/curstate_FSM_FFd3  node ;  " 2 pt.
 	I2/curstate_FSM_FFd30  node ;  " 2 pt.
 	I2/curstate_FSM_FFd31  node ;  " 2 pt.
 	I2/curstate_FSM_FFd32  node ;  " 2 pt.
 	I2/curstate_FSM_FFd33  node ;  " 2 pt.
 	I2/curstate_FSM_FFd34  node ;  " 2 pt.
 	I2/curstate_FSM_FFd35  node ;  " 8 pt.
 	I2/curstate_FSM_FFd36  node ;  " 2 pt.
 	I2/curstate_FSM_FFd37  node ;  " 2 pt.
 	I2/curstate_FSM_FFd38  node ;  " 2 pt.
 	I2/curstate_FSM_FFd39  node ;  " 2 pt.
 	I2/curstate_FSM_FFd4  node ;  " 2 pt.
 	I2/curstate_FSM_FFd40  node ;  " 2 pt.
 	I2/curstate_FSM_FFd41  node ;  " 2 pt.
 	I2/curstate_FSM_FFd42  node ;  " 2 pt.
 	I2/curstate_FSM_FFd43  node ;  " 2 pt.
 	I2/curstate_FSM_FFd44  node ;  " 2 pt.
 	I2/curstate_FSM_FFd45  node ;  " 2 pt.
 	I2/curstate_FSM_FFd46  node ;  " 2 pt.
 	I2/curstate_FSM_FFd47  node ;  " 7 pt.
 	I2/curstate_FSM_FFd48  node ;  " 4 pt.
 	I2/curstate_FSM_FFd5  node ;  " 2 pt.
 	I2/curstate_FSM_FFd6  node ;  " 2 pt.
 	I2/curstate_FSM_FFd7  node ;  " 2 pt.
 	I2/curstate_FSM_FFd8  node ;  " 2 pt.
 	I2/curstate_FSM_FFd9  node ;  " 2 pt.
 	I2/data_out_enable_pre  node ;  " 1 pt.
 	I2/led_kvr  node ;  " 2 pt.
 	I2/load_address_pre  node ;  " 1 pt.
 	I2/load_buffer_pre  node ;  " 1 pt.
 	I2/load_data  node ;  " 1 pt.
 	I2/load_data_pre  node ;  " 1 pt.
 	I2/wdt_trg_pre  node ;  " 1 pt.
 	I2/write_lpt_en  node ;  " 1 pt.
 	I2/write_lpt_en_pre  node ;  " 1 pt.
 	I2/write_wdt_en_pre  node ;  " 1 pt.
 	I6/Mtrien_nvram_address<20>  node ;  " 1 pt.
 	I6/Mtrien_nvram_data  node ;  " 2 pt.
 	I6/data_nvram2cpu_and0000  node ;  " 10 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000  node ;  " 1 pt.
 	Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001  node ;  " 1 pt.
 	Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001  node ;  " 1 pt.
 	Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000  node ;  " 1 pt.
 	Mcompar_page_register_sel_cmp_eq0000_or0002_xor0001  node ;  " 2 pt.
 	N24  node ;  " 9 pt.
 	N27  node ;  " 3 pt.
 	N_PZ_15832  node istype 'collapse';  " 2 pt.
 	N_PZ_15836  node istype 'collapse';  " 4 pt.
 	N_PZ_15869  node istype 'collapse';  " 2 pt.
 	N_PZ_15883  node istype 'collapse';  " 3 pt.
 	N_PZ_15895  node istype 'collapse';  " 4 pt.
 	N_PZ_15911  node istype 'collapse';  " 2 pt.
 	N_PZ_15952  node istype 'collapse';  " 1 pt.
 	N_PZ_19704  node istype 'collapse';  " 3 pt.
 	N_PZ_19705  node istype 'collapse';  " 3 pt.
 	N_PZ_19751  node istype 'collapse';  " 1 pt.
 	N_PZ_19754  node istype 'collapse';  " 1 pt.
 	N_PZ_19808  node istype 'collapse';  " 1 pt.
 	N_PZ_19811  node istype 'collapse';  " 1 pt.
 	N_PZ_19984  node istype 'collapse';  " 2 pt.
 	N_PZ_19986  node istype 'collapse';  " 2 pt.
 	N_PZ_19988  node istype 'collapse';  " 2 pt.
 	N_PZ_19989  node istype 'collapse';  " 2 pt.
 	N_PZ_19990  node istype 'collapse';  " 2 pt.
 	N_PZ_19991  node istype 'collapse';  " 2 pt.
 	N_PZ_19992  node istype 'collapse';  " 1 pt.
 	N_PZ_19994  node istype 'collapse';  " 1 pt.
 	N_PZ_19995  node istype 'collapse';  " 1 pt.
 	N_PZ_19996  node istype 'collapse';  " 1 pt.
 	N_PZ_19997  node istype 'collapse';  " 1 pt.
 	N_PZ_19998  node istype 'collapse';  " 1 pt.
 	N_PZ_19999  node istype 'collapse';  " 1 pt.
 	N_PZ_20000  node istype 'collapse';  " 1 pt.
 	N_PZ_20001  node istype 'collapse';  " 1 pt.
 	N_PZ_20002  node istype 'collapse';  " 1 pt.
 	N_PZ_20003  node istype 'collapse';  " 1 pt.
 	N_PZ_20004  node istype 'collapse';  " 1 pt.
 	N_PZ_20005  node istype 'collapse';  " 1 pt.
 	N_PZ_20006  node istype 'collapse';  " 1 pt.
 	N_PZ_20007  node istype 'collapse';  " 1 pt.
 	N_PZ_20008  node istype 'collapse';  " 2 pt.
 	N_PZ_20009  node istype 'collapse';  " 2 pt.
 	N_PZ_20010  node istype 'collapse';  " 2 pt.
 	N_PZ_20011  node istype 'collapse';  " 1 pt.
 	N_PZ_20012  node istype 'collapse';  " 1 pt.
 	N_PZ_20013  node istype 'collapse';  " 1 pt.
 	N_PZ_20014  node istype 'collapse';  " 1 pt.
 	N_PZ_20015  node istype 'collapse';  " 2 pt.
 	N_PZ_20017  node istype 'collapse';  " 2 pt.
 	N_PZ_20018  node istype 'collapse';  " 2 pt.
 	N_PZ_20019  node istype 'collapse';  " 1 pt.
 	N_PZ_20020  node istype 'collapse';  " 2 pt.
 	N_PZ_20021  node istype 'collapse';  " 2 pt.
 	N_PZ_20022  node istype 'collapse';  " 1 pt.
 	N_PZ_20023  node istype 'collapse';  " 1 pt.
 	N_PZ_20024  node istype 'collapse';  " 1 pt.
 	N_PZ_20025  node istype 'collapse';  " 1 pt.
 	N_PZ_20026  node istype 'collapse';  " 2 pt.
 	N_PZ_20028  node istype 'collapse';  " 1 pt.
 	N_PZ_20029  node istype 'collapse';  " 1 pt.
 	N_PZ_20030  node istype 'collapse';  " 1 pt.
 	N_PZ_20031  node istype 'collapse';  " 1 pt.
 	N_PZ_20033  node istype 'collapse';  " 1 pt.
 	N_PZ_20034  node istype 'collapse';  " 1 pt.
 	N_PZ_20035  node istype 'collapse';  " 1 pt.
 	N_PZ_20036  node istype 'collapse';  " 1 pt.
 	N_PZ_20037  node istype 'collapse';  " 1 pt.
 	N_PZ_20038  node istype 'collapse';  " 1 pt.
 	N_PZ_20039  node istype 'collapse';  " 1 pt.
 	N_PZ_20040  node istype 'collapse';  " 1 pt.
 	N_PZ_20041  node istype 'collapse';  " 1 pt.
 	N_PZ_20042  node istype 'collapse';  " 1 pt.
 	N_PZ_20043  node istype 'collapse';  " 1 pt.
 	N_PZ_20044  node istype 'collapse';  " 1 pt.
 	N_PZ_20045  node istype 'collapse';  " 1 pt.
 	N_PZ_20046  node istype 'collapse';  " 1 pt.
 	N_PZ_20047  node istype 'collapse';  " 2 pt.
 	N_PZ_20048  node istype 'collapse';  " 2 pt.
 	N_PZ_20049  node istype 'collapse';  " 2 pt.
 	N_PZ_20050  node istype 'collapse';  " 2 pt.
 	N_PZ_20051  node istype 'collapse';  " 2 pt.
 	N_PZ_20052  node istype 'collapse';  " 2 pt.
 	N_PZ_20053  node istype 'collapse';  " 2 pt.
 	N_PZ_20054  node istype 'collapse';  " 2 pt.
 	N_PZ_20055  node istype 'collapse';  " 1 pt.
 	N_PZ_20056  node istype 'collapse';  " 1 pt.
 	N_PZ_20057  node istype 'collapse';  " 1 pt.
 	N_PZ_20058  node istype 'collapse';  " 2 pt.
 	N_PZ_20059  node istype 'collapse';  " 2 pt.
 	N_PZ_20060  node istype 'collapse';  " 1 pt.
 	N_PZ_20061  node istype 'collapse';  " 2 pt.
 	N_PZ_20062  node istype 'collapse';  " 2 pt.
 	N_PZ_20063  node istype 'collapse';  " 2 pt.
 	N_PZ_20064  node istype 'collapse';  " 2 pt.
 	N_PZ_20065  node istype 'collapse';  " 2 pt.
 	N_PZ_20066  node istype 'collapse';  " 2 pt.
 	N_PZ_20067  node istype 'collapse';  " 2 pt.
 	N_PZ_20068  node istype 'collapse';  " 1 pt.
 	N_PZ_20069  node istype 'collapse';  " 1 pt.
 	N_PZ_20070  node istype 'collapse';  " 2 pt.
 	N_PZ_20071  node istype 'collapse';  " 2 pt.
 	N_PZ_20073  node istype 'collapse';  " 2 pt.
 	N_PZ_20074  node istype 'collapse';  " 2 pt.
 	N_PZ_20075  node istype 'collapse';  " 2 pt.
 	N_PZ_20076  node istype 'collapse';  " 1 pt.
 	N_PZ_20077  node istype 'collapse';  " 1 pt.
 	N_PZ_20078  node istype 'collapse';  " 1 pt.
 	N_PZ_20079  node istype 'collapse';  " 2 pt.
 	N_PZ_20080  node istype 'collapse';  " 2 pt.
 	N_PZ_20082  node istype 'collapse';  " 2 pt.
 	N_PZ_20083  node istype 'collapse';  " 2 pt.
 	N_PZ_20084  node istype 'collapse';  " 2 pt.
 	N_PZ_20085  node istype 'collapse';  " 2 pt.
 	N_PZ_20086  node istype 'collapse';  " 2 pt.
 	N_PZ_20087  node istype 'collapse';  " 1 pt.
 	N_PZ_20090  node istype 'collapse';  " 1 pt.
 	N_PZ_20094  node istype 'collapse';  " 2 pt.
 	N_PZ_20096  node istype 'collapse';  " 2 pt.
 	N_PZ_20098  node istype 'collapse';  " 2 pt.
 	N_PZ_20099  node istype 'collapse';  " 2 pt.
 	N_PZ_20100  node istype 'collapse';  " 2 pt.
 	N_PZ_20101  node istype 'collapse';  " 2 pt.
 	N_PZ_20102  node istype 'collapse';  " 2 pt.
 	N_PZ_20103  node istype 'collapse';  " 2 pt.
 	N_PZ_20104  node istype 'collapse';  " 2 pt.
 	N_PZ_20105  node istype 'collapse';  " 2 pt.
 	N_PZ_20106  node istype 'collapse';  " 2 pt.
 	N_PZ_20107  node istype 'collapse';  " 2 pt.
 	N_PZ_20108  node istype 'collapse';  " 2 pt.
 	N_PZ_20109  node istype 'collapse';  " 2 pt.
 	N_PZ_20111  node istype 'collapse';  " 2 pt.
 	N_PZ_20112  node istype 'collapse';  " 2 pt.
 	N_PZ_20132  node istype 'collapse';  " 1 pt.
 	N_PZ_20133  node istype 'collapse';  " 1 pt.
 	N_PZ_20134  node istype 'collapse';  " 1 pt.
 	N_PZ_20160  node istype 'collapse';  " 2 pt.
 	N_PZ_20162  node istype 'collapse';  " 2 pt.
 	N_PZ_20163  node istype 'collapse';  " 2 pt.
 	N_PZ_20165  node istype 'collapse';  " 2 pt.
 	N_PZ_20166  node istype 'collapse';  " 2 pt.
 	N_PZ_20168  node istype 'collapse';  " 2 pt.
 	N_PZ_20170  node istype 'collapse';  " 2 pt.
 	N_PZ_20171  node istype 'collapse';  " 2 pt.
 	N_PZ_20173  node istype 'collapse';  " 2 pt.
 	N_PZ_20174  node istype 'collapse';  " 2 pt.
 	N_PZ_20178  node istype 'collapse';  " 2 pt.
 	N_PZ_20179  node istype 'collapse';  " 2 pt.
 	N_PZ_20181  node istype 'collapse';  " 1 pt.
 	N_PZ_20183  node istype 'collapse';  " 1 pt.
 	N_PZ_20184  node istype 'collapse';  " 1 pt.
 	N_PZ_20185  node istype 'collapse';  " 1 pt.
 	N_PZ_20186  node istype 'collapse';  " 1 pt.
 	N_PZ_20188  node istype 'collapse';  " 1 pt.
 	N_PZ_20189  node istype 'collapse';  " 1 pt.
 	N_PZ_20197  node istype 'collapse';  " 1 pt.
 	N_PZ_20204  node istype 'collapse';  " 2 pt.
 	N_PZ_20205  node istype 'collapse';  " 2 pt.
 	N_PZ_20208  node istype 'collapse';  " 1 pt.
 	N_PZ_20211  node istype 'collapse';  " 2 pt.
 	N_PZ_20212  node istype 'collapse';  " 2 pt.
 	N_PZ_20215  node istype 'collapse';  " 2 pt.
 	N_PZ_20217  node istype 'collapse';  " 2 pt.
 	N_PZ_20239  node istype 'collapse';  " 2 pt.
 	SFDecomp_20  node ;  " 1 pt.
 	SFDecomp_81  node ;  " 1 pt.
 	adr_latched<3>  node ;  " 1 pt.
 	adr_latched<5>  node ;  " 1 pt.
 	adr_latched<6>  node ;  " 1 pt.
 	adr_latched<8>  node ;  " 1 pt.
 	data_isa_latched<0>  node ;  " 1 pt.
 	data_isa_latched<10>  node ;  " 1 pt.
 	data_isa_latched<11>  node ;  " 1 pt.
 	data_isa_latched<12>  node ;  " 1 pt.
 	data_isa_latched<13>  node ;  " 1 pt.
 	data_isa_latched<14>  node ;  " 1 pt.
 	data_isa_latched<15>  node ;  " 1 pt.
 	data_isa_latched<1>  node ;  " 1 pt.
 	data_isa_latched<2>  node ;  " 1 pt.
 	data_isa_latched<3>  node ;  " 1 pt.
 	data_isa_latched<4>  node ;  " 1 pt.
 	data_isa_latched<5>  node ;  " 1 pt.
 	data_isa_latched<6>  node ;  " 1 pt.
 	data_isa_latched<7>  node ;  " 1 pt.
 	data_isa_latched<8>  node ;  " 1 pt.
 	data_isa_latched<9>  node ;  " 1 pt.
 	data_max_reg_in<0>  node ;  " 2 pt.
 	data_max_reg_in<10>  node ;  " 2 pt.
 	data_max_reg_in<11>  node ;  " 2 pt.
 	data_max_reg_in<12>  node ;  " 2 pt.
 	data_max_reg_in<13>  node ;  " 2 pt.
 	data_max_reg_in<14>  node ;  " 2 pt.
 	data_max_reg_in<15>  node ;  " 2 pt.
 	data_max_reg_in<1>  node ;  " 2 pt.
 	data_max_reg_in<2>  node ;  " 2 pt.
 	data_max_reg_in<3>  node ;  " 2 pt.
 	data_max_reg_in<4>  node ;  " 2 pt.
 	data_max_reg_in<5>  node ;  " 2 pt.
 	data_max_reg_in<6>  node ;  " 2 pt.
 	data_max_reg_in<7>  node ;  " 2 pt.
 	data_max_reg_in<8>  node ;  " 2 pt.
 	data_max_reg_in<9>  node ;  " 2 pt.
 	led_rad_sig  node ;  " 1 pt.
 	master_enable1  node ;  " 2 pt.
 	master_enable2  node ;  " 2 pt.
 	mode_register<0>  node ;  " 1 pt.
 	mode_register<1>  node ;  " 1 pt.
 	mode_register<2>  node ;  " 1 pt.
 	mode_register<3>  node ;  " 1 pt.
 	mode_register<4>  node ;  " 1 pt.
 	mode_register<5>  node ;  " 1 pt.
 	mode_register<6>  node ;  " 1 pt.
 	mode_register<7>  node ;  " 1 pt.
 	ms_in  node ;  " 1 pt.
 	page_register<0>  node ;  " 1 pt.
 	page_register<1>  node ;  " 1 pt.
 	page_register<2>  node ;  " 1 pt.
 	page_register<3>  node ;  " 1 pt.
 	page_register<4>  node ;  " 1 pt.
 	page_register<5>  node ;  " 1 pt.
 	page_register<6>  node ;  " 1 pt.
 	page_register<7>  node ;  " 1 pt.
 	read_id1_register  node ;  " 1 pt.
 	read_id2_register  node ;  " 4 pt.
 	read_jumper_register  node ;  " 4 pt.
 	read_led_register  node ;  " 4 pt.
 	read_mode_register  node ;  " 4 pt.
 	read_page_register  node ;  " 4 pt.
 	reg_rd  node ;  " 1 pt.
 	reg_wr  node ;  " 1 pt.
 	reset_CPU_not0001  node ;  " 2 pt.
 	wdt_enable  node ;  " 2 pt.
 	xp_present_in  node ;  " 1 pt.
 

xpla property 'USER_SLEW_RATE data_isa<2> data_isa<5> data_isa<0> data_isa<3> data_isa<1> 
	data_isa<6> data_isa<7> data_isa<4> data_max<0> master_enable data_max<10> data_max<11> 
	data_max<12> data_max<13> data_max<14> data_max<15> data_max<1> data_max<2> data_max<3> 
	data_max<4> data_max<5> data_max<6> data_max<7> data_max<8> data_max<9> nvram_address<20> 
	address_max<7> address_max<6> address_max<5> address_max<4> address_max<3> address_max<2> 
	address_max<1> address_max<0> bale cs load_address nvram_address<15> nvram_address<16> nvram_address<17> 
	nvram_address<18> nvram_address<19> data_isa<10> data_isa<11> data_isa<12> data_isa<13> 
	data_isa<14> data_isa<15> data_isa<8> data_isa<9> brd bwr nvram_data<0> nvram_data<1> nvram_data<2> 
	nvram_data<3> nvram_data<4> nvram_data<5> nvram_data<6> nvram_data<7> write_wdt_en iocs16 
	load_buffer data_out_enable nvram_oe nvram_we nvram_address<7> nvram_address<9> nvram_address<10> 
	nvram_address<11> nvram_address<12> nvram_address<13> nvram_address<14> nvram_address<0> 
	nvram_address<1> nvram_address<2> nvram_address<3> nvram_address<4> nvram_address<5> nvram_address<6> 
	nvram_address<8> nvram_ce nvram_cs led_lpt mrst reset_CPU wdt_trg led_kvr led_rad direction_245 
	iq_o_syn led_master_enable led_pwr_good_tps led_wdt '; 
xpla property 'KEEP_TFF I2/curstate_FSM_FFd47 I2/curstate_FSM_FFd1 I2/curstate_FSM_FFd12 
	I2/curstate_FSM_FFd14 I2/curstate_FSM_FFd16 I2/curstate_FSM_FFd32 I2/curstate_FSM_FFd33 
	I2/curstate_FSM_FFd34 I2/curstate_FSM_FFd43 I2/curstate_FSM_FFd44 I2/curstate_FSM_FFd45 
	I2/curstate_FSM_FFd11 I2/curstate_FSM_FFd13 I2/curstate_FSM_FFd15 I2/curstate_FSM_FFd2 
	I2/curstate_FSM_FFd37 I2/curstate_FSM_FFd41 I2/curstate_FSM_FFd42 I2/curstate_FSM_FFd46 
	I2/curstate_FSM_FFd48 I2/curstate_FSM_FFd10 I2/curstate_FSM_FFd3 I2/curstate_FSM_FFd31 
	I2/curstate_FSM_FFd35 I2/curstate_FSM_FFd38 I2/curstate_FSM_FFd39 I2/curstate_FSM_FFd4 
	I2/curstate_FSM_FFd40 I2/curstate_FSM_FFd5 I2/curstate_FSM_FFd6 I2/curstate_FSM_FFd7 
	I2/curstate_FSM_FFd8 I2/curstate_FSM_FFd9 I2/curstate_FSM_FFd17 I2/curstate_FSM_FFd18 
	I2/curstate_FSM_FFd19 I2/curstate_FSM_FFd20 I2/curstate_FSM_FFd21 I2/curstate_FSM_FFd22 
	I2/curstate_FSM_FFd23 I2/curstate_FSM_FFd24 I2/curstate_FSM_FFd25 I2/curstate_FSM_FFd26 
	I2/curstate_FSM_FFd27 I2/curstate_FSM_FFd28 I2/curstate_FSM_FFd29 I2/curstate_FSM_FFd30 
	I2/curstate_FSM_FFd36 '; 
xpla property 'GLOBAL_CLK clk '; 
xpla property 'POWER_UP_HIGH direction_245 I2/curstate_FSM_FFd48 '; 
xpla property 'timespec  ale data_isa<2> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> data_isa<2> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> data_isa<2> 2.000000'; 
xpla property 'timespec  iord data_isa<2> 2.000000'; 
xpla property 'timespec  aen data_isa<2> 2.000000'; 
xpla property 'timespec  clk data_isa<2> 2.000000'; 
xpla property 'timespec  nvram_data<2> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<19> data_isa<2> 2.000000'; 
xpla property 'timespec  iowr data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<21> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<23> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<15> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<16> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<22> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<17> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<18> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<20> data_isa<2> 2.000000'; 
xpla property 'timespec  reset data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<7> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<6> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<13> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<8> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<10> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<4> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<5> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<9> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<14> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<12> data_isa<2> 2.000000'; 
xpla property 'timespec  address_isa<11> data_isa<2> 2.000000'; 
xpla property 'timespec  smemr data_isa<2> 2.000000'; 
xpla property 'timespec  xp_address<2> data_isa<2> 2.000000'; 
xpla property 'timespec  ale data_isa<5> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> data_isa<5> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> data_isa<5> 2.000000'; 
xpla property 'timespec  iord data_isa<5> 2.000000'; 
xpla property 'timespec  aen data_isa<5> 2.000000'; 
xpla property 'timespec  clk data_isa<5> 2.000000'; 
xpla property 'timespec  nvram_data<5> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<19> data_isa<5> 2.000000'; 
xpla property 'timespec  iowr data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<21> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<23> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<15> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<16> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<22> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<17> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<18> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<20> data_isa<5> 2.000000'; 
xpla property 'timespec  reset data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<7> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<6> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<13> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<8> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<10> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<4> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<5> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<9> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<14> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<12> data_isa<5> 2.000000'; 
xpla property 'timespec  address_isa<11> data_isa<5> 2.000000'; 
xpla property 'timespec  smemr data_isa<5> 2.000000'; 
xpla property 'timespec  xp_address<5> data_isa<5> 2.000000'; 
xpla property 'timespec  ale data_isa<0> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> data_isa<0> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> data_isa<0> 2.000000'; 
xpla property 'timespec  iord data_isa<0> 2.000000'; 
xpla property 'timespec  aen data_isa<0> 2.000000'; 
xpla property 'timespec  clk data_isa<0> 2.000000'; 
xpla property 'timespec  nvram_data<0> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<19> data_isa<0> 2.000000'; 
xpla property 'timespec  iowr data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<21> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<23> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<15> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<16> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<22> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<17> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<18> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<20> data_isa<0> 2.000000'; 
xpla property 'timespec  reset data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<7> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<6> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<13> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<8> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<10> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<4> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<5> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<9> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<14> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<12> data_isa<0> 2.000000'; 
xpla property 'timespec  address_isa<11> data_isa<0> 2.000000'; 
xpla property 'timespec  smemr data_isa<0> 2.000000'; 
xpla property 'timespec  xp_address<0> data_isa<0> 2.000000'; 
xpla property 'timespec  ale data_isa<3> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> data_isa<3> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> data_isa<3> 2.000000'; 
xpla property 'timespec  iord data_isa<3> 2.000000'; 
xpla property 'timespec  aen data_isa<3> 2.000000'; 
xpla property 'timespec  clk data_isa<3> 2.000000'; 
xpla property 'timespec  nvram_data<3> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<19> data_isa<3> 2.000000'; 
xpla property 'timespec  iowr data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<21> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<23> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<15> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<16> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<22> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<17> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<18> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<20> data_isa<3> 2.000000'; 
xpla property 'timespec  reset data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<7> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<6> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<13> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<8> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<10> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<4> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<5> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<9> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<14> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<12> data_isa<3> 2.000000'; 
xpla property 'timespec  address_isa<11> data_isa<3> 2.000000'; 
xpla property 'timespec  smemr data_isa<3> 2.000000'; 
xpla property 'timespec  xp_address<3> data_isa<3> 2.000000'; 
xpla property 'timespec  ale data_isa<1> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> data_isa<1> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> data_isa<1> 2.000000'; 
xpla property 'timespec  iord data_isa<1> 2.000000'; 
xpla property 'timespec  aen data_isa<1> 2.000000'; 
xpla property 'timespec  clk data_isa<1> 2.000000'; 
xpla property 'timespec  nvram_data<1> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<19> data_isa<1> 2.000000'; 
xpla property 'timespec  iowr data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<21> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<23> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<15> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<16> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<22> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<17> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<18> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<20> data_isa<1> 2.000000'; 
xpla property 'timespec  reset data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<7> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<6> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<13> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<8> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<10> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<4> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<5> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<9> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<14> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<12> data_isa<1> 2.000000'; 
xpla property 'timespec  address_isa<11> data_isa<1> 2.000000'; 
xpla property 'timespec  smemr data_isa<1> 2.000000'; 
xpla property 'timespec  xp_address<1> data_isa<1> 2.000000'; 
xpla property 'timespec  ale data_isa<6> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> data_isa<6> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> data_isa<6> 2.000000'; 
xpla property 'timespec  iord data_isa<6> 2.000000'; 
xpla property 'timespec  aen data_isa<6> 2.000000'; 
xpla property 'timespec  clk data_isa<6> 2.000000'; 
xpla property 'timespec  nvram_data<6> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<19> data_isa<6> 2.000000'; 
xpla property 'timespec  iowr data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<21> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<23> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<15> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<16> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<22> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<17> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<18> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<20> data_isa<6> 2.000000'; 
xpla property 'timespec  reset data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<7> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<6> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<13> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<8> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<10> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<4> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<5> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<9> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<14> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<12> data_isa<6> 2.000000'; 
xpla property 'timespec  address_isa<11> data_isa<6> 2.000000'; 
xpla property 'timespec  smemr data_isa<6> 2.000000'; 
xpla property 'timespec  cw6 data_isa<6> 2.000000'; 
xpla property 'timespec  xp_address<6> data_isa<6> 2.000000'; 
xpla property 'timespec  ale data_isa<7> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> data_isa<7> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> data_isa<7> 2.000000'; 
xpla property 'timespec  iord data_isa<7> 2.000000'; 
xpla property 'timespec  aen data_isa<7> 2.000000'; 
xpla property 'timespec  clk data_isa<7> 2.000000'; 
xpla property 'timespec  nvram_data<7> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<19> data_isa<7> 2.000000'; 
xpla property 'timespec  iowr data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<21> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<23> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<15> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<16> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<22> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<17> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<18> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<20> data_isa<7> 2.000000'; 
xpla property 'timespec  reset data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<7> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<6> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<13> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<8> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<10> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<4> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<5> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<9> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<14> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<12> data_isa<7> 2.000000'; 
xpla property 'timespec  address_isa<11> data_isa<7> 2.000000'; 
xpla property 'timespec  smemr data_isa<7> 2.000000'; 
xpla property 'timespec  cw7 data_isa<7> 2.000000'; 
xpla property 'timespec  xp_address<7> data_isa<7> 2.000000'; 
xpla property 'timespec  ale data_isa<4> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> data_isa<4> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> data_isa<4> 2.000000'; 
xpla property 'timespec  iord data_isa<4> 2.000000'; 
xpla property 'timespec  aen data_isa<4> 2.000000'; 
xpla property 'timespec  clk data_isa<4> 2.000000'; 
xpla property 'timespec  nvram_data<4> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<19> data_isa<4> 2.000000'; 
xpla property 'timespec  iowr data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<21> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<23> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<15> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<16> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<22> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<17> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<18> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<20> data_isa<4> 2.000000'; 
xpla property 'timespec  reset data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<7> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<6> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<13> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<8> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<10> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<4> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<5> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<9> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<14> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<12> data_isa<4> 2.000000'; 
xpla property 'timespec  address_isa<11> data_isa<4> 2.000000'; 
xpla property 'timespec  smemr data_isa<4> 2.000000'; 
xpla property 'timespec  xp_address<4> data_isa<4> 2.000000'; 
xpla property 'timespec  clk data_max<0>.D 2.000000'; 
xpla property 'timespec  clk data_max<10>.D 2.000000'; 
xpla property 'timespec  clk data_max<11>.D 2.000000'; 
xpla property 'timespec  clk data_max<12>.D 2.000000'; 
xpla property 'timespec  clk data_max<13>.D 2.000000'; 
xpla property 'timespec  clk data_max<14>.D 2.000000'; 
xpla property 'timespec  clk data_max<15>.D 2.000000'; 
xpla property 'timespec  clk data_max<1>.D 2.000000'; 
xpla property 'timespec  clk data_max<2>.D 2.000000'; 
xpla property 'timespec  clk data_max<3>.D 2.000000'; 
xpla property 'timespec  clk data_max<4>.D 2.000000'; 
xpla property 'timespec  clk data_max<5>.D 2.000000'; 
xpla property 'timespec  clk data_max<6>.D 2.000000'; 
xpla property 'timespec  clk data_max<7>.D 2.000000'; 
xpla property 'timespec  clk data_max<8>.D 2.000000'; 
xpla property 'timespec  clk data_max<9>.D 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  ale nvram_address<20>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  aen nvram_address<20>.D 2.000000'; 
xpla property 'timespec  iowr nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  reset nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<20>.D 2.000000'; 
xpla property 'timespec  clk bale.D 1.000000'; 
xpla property 'timespec  ale cs 2.000000'; 
xpla property 'timespec  cw6 cs 2.000000'; 
xpla property 'timespec  clk address_max<0>.D 1.000000'; 
xpla property 'timespec  clk address_max<1>.D 1.000000'; 
xpla property 'timespec  clk address_max<2>.D 1.000000'; 
xpla property 'timespec  clk address_max<3>.D 1.000000'; 
xpla property 'timespec  clk address_max<4>.D 1.000000'; 
xpla property 'timespec  clk address_max<5>.D 1.000000'; 
xpla property 'timespec  clk address_max<6>.D 1.000000'; 
xpla property 'timespec  clk address_max<7>.D 1.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<15> 2.000000'; 
xpla property 'timespec  ale nvram_address<15> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<15> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<15> 2.000000'; 
xpla property 'timespec  aen nvram_address<15> 2.000000'; 
xpla property 'timespec  iowr nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<15> 2.000000'; 
xpla property 'timespec  reset nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<15> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<16> 2.000000'; 
xpla property 'timespec  ale nvram_address<16> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<16> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<16> 2.000000'; 
xpla property 'timespec  aen nvram_address<16> 2.000000'; 
xpla property 'timespec  iowr nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<16> 2.000000'; 
xpla property 'timespec  reset nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<16> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<17> 2.000000'; 
xpla property 'timespec  ale nvram_address<17> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<17> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<17> 2.000000'; 
xpla property 'timespec  aen nvram_address<17> 2.000000'; 
xpla property 'timespec  iowr nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<17> 2.000000'; 
xpla property 'timespec  reset nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<17> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<18> 2.000000'; 
xpla property 'timespec  ale nvram_address<18> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<18> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<18> 2.000000'; 
xpla property 'timespec  aen nvram_address<18> 2.000000'; 
xpla property 'timespec  iowr nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<18> 2.000000'; 
xpla property 'timespec  reset nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<18> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<19> 2.000000'; 
xpla property 'timespec  ale nvram_address<19> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<19> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<19> 2.000000'; 
xpla property 'timespec  aen nvram_address<19> 2.000000'; 
xpla property 'timespec  iowr nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<19> 2.000000'; 
xpla property 'timespec  reset nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<19> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<19> 2.000000'; 
xpla property 'timespec  clk data_isa<10> 2.000000'; 
xpla property 'timespec  ale data_isa<10> 2.000000'; 
xpla property 'timespec  clk data_isa<11> 2.000000'; 
xpla property 'timespec  ale data_isa<11> 2.000000'; 
xpla property 'timespec  clk data_isa<12> 2.000000'; 
xpla property 'timespec  ale data_isa<12> 2.000000'; 
xpla property 'timespec  clk data_isa<13> 2.000000'; 
xpla property 'timespec  ale data_isa<13> 2.000000'; 
xpla property 'timespec  clk data_isa<14> 2.000000'; 
xpla property 'timespec  ale data_isa<14> 2.000000'; 
xpla property 'timespec  clk data_isa<15> 2.000000'; 
xpla property 'timespec  ale data_isa<15> 2.000000'; 
xpla property 'timespec  clk data_isa<8> 2.000000'; 
xpla property 'timespec  ale data_isa<8> 2.000000'; 
xpla property 'timespec  clk data_isa<9> 2.000000'; 
xpla property 'timespec  ale data_isa<9> 2.000000'; 
xpla property 'timespec  clk brd.D 1.000000'; 
xpla property 'timespec  clk bwr.D 1.000000'; 
xpla property 'timespec  clk nvram_data<0>.D 1.000000'; 
xpla property 'timespec  clk nvram_data<1>.D 1.000000'; 
xpla property 'timespec  clk nvram_data<2>.D 1.000000'; 
xpla property 'timespec  clk nvram_data<3>.D 1.000000'; 
xpla property 'timespec  clk nvram_data<4>.D 1.000000'; 
xpla property 'timespec  clk nvram_data<5>.D 1.000000'; 
xpla property 'timespec  clk nvram_data<6>.D 1.000000'; 
xpla property 'timespec  clk nvram_data<7>.D 1.000000'; 
xpla property 'timespec  iowr iocs16 2.000000'; 
xpla property 'timespec  iord iocs16 2.000000'; 
xpla property 'timespec  ale iocs16 2.000000'; 
xpla property 'timespec  cw6 iocs16 2.000000'; 
xpla property 'timespec  clk master_enable 1.000000'; 
xpla property 'timespec  clk load_buffer.D 1.000000'; 
xpla property 'timespec  clk load_address.D 1.000000'; 
xpla property 'timespec  clk data_out_enable.D 1.000000'; 
xpla property 'timespec  clk write_wdt_en.D 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_oe 2.000000'; 
xpla property 'timespec  ale nvram_oe 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_oe 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_oe 2.000000'; 
xpla property 'timespec  aen nvram_oe 2.000000'; 
xpla property 'timespec  iowr nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_oe 2.000000'; 
xpla property 'timespec  reset nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_oe 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_oe 2.000000'; 
xpla property 'timespec  iord nvram_oe 2.000000'; 
xpla property 'timespec  smemr nvram_oe 2.000000'; 
xpla property 'timespec  iowr nvram_we 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_we 2.000000'; 
xpla property 'timespec  ale nvram_we 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_we 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_we 2.000000'; 
xpla property 'timespec  aen nvram_we 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_we 2.000000'; 
xpla property 'timespec  reset nvram_we 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_we 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_we 2.000000'; 
xpla property 'timespec  smemw nvram_we 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<7> 2.000000'; 
xpla property 'timespec  ale nvram_address<7> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<7> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<7> 2.000000'; 
xpla property 'timespec  aen nvram_address<7> 2.000000'; 
xpla property 'timespec  iowr nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<7> 2.000000'; 
xpla property 'timespec  reset nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<7> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<9> 2.000000'; 
xpla property 'timespec  ale nvram_address<9> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<9> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<9> 2.000000'; 
xpla property 'timespec  aen nvram_address<9> 2.000000'; 
xpla property 'timespec  iowr nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<9> 2.000000'; 
xpla property 'timespec  reset nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<9> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<10> 2.000000'; 
xpla property 'timespec  ale nvram_address<10> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<10> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<10> 2.000000'; 
xpla property 'timespec  aen nvram_address<10> 2.000000'; 
xpla property 'timespec  iowr nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<10> 2.000000'; 
xpla property 'timespec  reset nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<10> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<11> 2.000000'; 
xpla property 'timespec  ale nvram_address<11> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<11> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<11> 2.000000'; 
xpla property 'timespec  aen nvram_address<11> 2.000000'; 
xpla property 'timespec  iowr nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<11> 2.000000'; 
xpla property 'timespec  reset nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<11> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<12> 2.000000'; 
xpla property 'timespec  ale nvram_address<12> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<12> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<12> 2.000000'; 
xpla property 'timespec  aen nvram_address<12> 2.000000'; 
xpla property 'timespec  iowr nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<12> 2.000000'; 
xpla property 'timespec  reset nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<12> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<13> 2.000000'; 
xpla property 'timespec  ale nvram_address<13> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<13> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<13> 2.000000'; 
xpla property 'timespec  aen nvram_address<13> 2.000000'; 
xpla property 'timespec  iowr nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<13> 2.000000'; 
xpla property 'timespec  reset nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<13> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<14> 2.000000'; 
xpla property 'timespec  ale nvram_address<14> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<14> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<14> 2.000000'; 
xpla property 'timespec  aen nvram_address<14> 2.000000'; 
xpla property 'timespec  iowr nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<14> 2.000000'; 
xpla property 'timespec  reset nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<14> 2.000000'; 
xpla property 'timespec  address_isa<0> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<0> 2.000000'; 
xpla property 'timespec  ale nvram_address<0> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<0> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<0> 2.000000'; 
xpla property 'timespec  aen nvram_address<0> 2.000000'; 
xpla property 'timespec  iowr nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<0> 2.000000'; 
xpla property 'timespec  reset nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<0> 2.000000'; 
xpla property 'timespec  address_isa<1> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<1> 2.000000'; 
xpla property 'timespec  ale nvram_address<1> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<1> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<1> 2.000000'; 
xpla property 'timespec  aen nvram_address<1> 2.000000'; 
xpla property 'timespec  iowr nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<1> 2.000000'; 
xpla property 'timespec  reset nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<1> 2.000000'; 
xpla property 'timespec  address_isa<2> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<2> 2.000000'; 
xpla property 'timespec  ale nvram_address<2> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<2> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<2> 2.000000'; 
xpla property 'timespec  aen nvram_address<2> 2.000000'; 
xpla property 'timespec  iowr nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<2> 2.000000'; 
xpla property 'timespec  reset nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<2> 2.000000'; 
xpla property 'timespec  address_isa<3> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<3> 2.000000'; 
xpla property 'timespec  ale nvram_address<3> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<3> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<3> 2.000000'; 
xpla property 'timespec  aen nvram_address<3> 2.000000'; 
xpla property 'timespec  iowr nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<3> 2.000000'; 
xpla property 'timespec  reset nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<3> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<4> 2.000000'; 
xpla property 'timespec  ale nvram_address<4> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<4> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<4> 2.000000'; 
xpla property 'timespec  aen nvram_address<4> 2.000000'; 
xpla property 'timespec  iowr nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<4> 2.000000'; 
xpla property 'timespec  reset nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<4> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<5> 2.000000'; 
xpla property 'timespec  ale nvram_address<5> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<5> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<5> 2.000000'; 
xpla property 'timespec  aen nvram_address<5> 2.000000'; 
xpla property 'timespec  iowr nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<5> 2.000000'; 
xpla property 'timespec  reset nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<5> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<6> 2.000000'; 
xpla property 'timespec  ale nvram_address<6> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<6> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<6> 2.000000'; 
xpla property 'timespec  aen nvram_address<6> 2.000000'; 
xpla property 'timespec  iowr nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<6> 2.000000'; 
xpla property 'timespec  reset nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<6> 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_address<8> 2.000000'; 
xpla property 'timespec  ale nvram_address<8> 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_address<8> 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_address<8> 2.000000'; 
xpla property 'timespec  aen nvram_address<8> 2.000000'; 
xpla property 'timespec  iowr nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_address<8> 2.000000'; 
xpla property 'timespec  reset nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_address<8> 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_address<8> 2.000000'; 
xpla property 'timespec  clk led_lpt.D 1.000000'; 
xpla property 'timespec  rst_dof_dsbl mrst 2.000000'; 
xpla property 'timespec  reset_CPU mrst 2.000000'; 
xpla property 'timespec  nvram_rst mrst 2.000000'; 
xpla property 'timespec  clk mrst 1.000000'; 
xpla property 'timespec  wdt_out_stari mrst 2.000000'; 
xpla property 'timespec  clk wdt_trg.D 1.000000'; 
xpla property 'timespec  clk led_kvr.D 1.000000'; 
xpla property 'timespec  clk led_rad.D 1.000000'; 
xpla property 'timespec  nvram_rst reset_CPU 2.000000'; 
xpla property 'timespec  clk reset_CPU 1.000000'; 
xpla property 'timespec  wdt_out_stari reset_CPU 2.000000'; 
xpla property 'timespec  clk direction_245.D 1.000000'; 
xpla property 'timespec  iq_i_syn iq_o_syn 2.000000'; 
xpla property 'timespec  clk led_master_enable 1.000000'; 
xpla property 'timespec  pwr_good_tps led_pwr_good_tps 2.000000'; 
xpla property 'timespec  wdt_sig_stari led_wdt 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_ce 2.000000'; 
xpla property 'timespec  ale nvram_ce 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_ce 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_ce 2.000000'; 
xpla property 'timespec  aen nvram_ce 2.000000'; 
xpla property 'timespec  iowr nvram_ce 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_ce 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_ce 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_ce 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_ce 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_ce 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_ce 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_ce 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_ce 2.000000'; 
xpla property 'timespec  reset nvram_ce 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_cs 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_cs 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_cs 2.000000'; 
xpla property 'timespec  reset nvram_cs 2.000000'; 
xpla property 'timespec  aen nvram_cs 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd47.Q I2/curstate_FSM_FFd47.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd17.Q I2/curstate_FSM_FFd47.D 5.000000'; 
xpla property 'timespec  reg_rd.Q I2/curstate_FSM_FFd47.D 5.000000'; 
xpla property 'timespec  reg_wr.Q I2/curstate_FSM_FFd47.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd48.Q I2/curstate_FSM_FFd47.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd47.D 2.000000'; 
xpla property 'timespec  ale I2/curstate_FSM_FFd47.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q I2/curstate_FSM_FFd1.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q I2/curstate_FSM_FFd1.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd1.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd12.Q I2/curstate_FSM_FFd12.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd43.Q I2/curstate_FSM_FFd12.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd12.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd14.Q I2/curstate_FSM_FFd14.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd44.Q I2/curstate_FSM_FFd14.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd14.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd16.Q I2/curstate_FSM_FFd16.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd45.Q I2/curstate_FSM_FFd16.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd16.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd32.Q I2/curstate_FSM_FFd32.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd33.Q I2/curstate_FSM_FFd32.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd32.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd33.Q I2/curstate_FSM_FFd33.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd34.Q I2/curstate_FSM_FFd33.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd33.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd34.Q I2/curstate_FSM_FFd34.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd35.Q I2/curstate_FSM_FFd34.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd34.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd43.Q I2/curstate_FSM_FFd43.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd47.Q I2/curstate_FSM_FFd43.D 5.000000'; 
xpla property 'timespec  reg_wr.Q I2/curstate_FSM_FFd43.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd43.D 2.000000'; 
xpla property 'timespec  ale I2/curstate_FSM_FFd43.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd44.Q I2/curstate_FSM_FFd44.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd47.Q I2/curstate_FSM_FFd44.D 5.000000'; 
xpla property 'timespec  reg_wr.Q I2/curstate_FSM_FFd44.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd44.D 2.000000'; 
xpla property 'timespec  ale I2/curstate_FSM_FFd44.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd45.Q I2/curstate_FSM_FFd45.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd47.Q I2/curstate_FSM_FFd45.D 5.000000'; 
xpla property 'timespec  reg_wr.Q I2/curstate_FSM_FFd45.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd45.D 2.000000'; 
xpla property 'timespec  ale I2/curstate_FSM_FFd45.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd11.Q I2/curstate_FSM_FFd11.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd12.Q I2/curstate_FSM_FFd11.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd11.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd13.Q I2/curstate_FSM_FFd13.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd14.Q I2/curstate_FSM_FFd13.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd13.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd15.Q I2/curstate_FSM_FFd15.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd16.Q I2/curstate_FSM_FFd15.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd15.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q I2/curstate_FSM_FFd2.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd3.Q I2/curstate_FSM_FFd2.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd2.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd37.Q I2/curstate_FSM_FFd37.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd47.Q I2/curstate_FSM_FFd37.D 5.000000'; 
xpla property 'timespec  reg_rd.Q I2/curstate_FSM_FFd37.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd37.D 2.000000'; 
xpla property 'timespec  ale I2/curstate_FSM_FFd37.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd41.Q I2/curstate_FSM_FFd41.D 5.000000'; 
xpla property 'timespec  reg_wr.Q I2/curstate_FSM_FFd41.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd47.Q I2/curstate_FSM_FFd41.D 5.000000'; 
xpla property 'timespec  reg_rd.Q I2/curstate_FSM_FFd41.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd41.D 2.000000'; 
xpla property 'timespec  ale I2/curstate_FSM_FFd41.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd42.Q I2/curstate_FSM_FFd42.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd47.Q I2/curstate_FSM_FFd42.D 5.000000'; 
xpla property 'timespec  reg_rd.Q I2/curstate_FSM_FFd42.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd42.D 2.000000'; 
xpla property 'timespec  ale I2/curstate_FSM_FFd42.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd46.Q I2/curstate_FSM_FFd46.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd47.Q I2/curstate_FSM_FFd46.D 5.000000'; 
xpla property 'timespec  reg_wr.Q I2/curstate_FSM_FFd46.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd46.D 2.000000'; 
xpla property 'timespec  ale I2/curstate_FSM_FFd46.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd48.Q I2/curstate_FSM_FFd48.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd46.Q I2/curstate_FSM_FFd48.D 5.000000'; 
xpla property 'timespec  load_address.Q I2/curstate_FSM_FFd48.D 2.000000'; 
xpla property 'timespec  master_enable2.Q I2/curstate_FSM_FFd48.D 5.000000'; 
xpla property 'timespec  master_enable1.Q I2/curstate_FSM_FFd48.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd38.Q I2/curstate_FSM_FFd48.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q I2/curstate_FSM_FFd48.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd36.Q I2/curstate_FSM_FFd48.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd37.Q I2/curstate_FSM_FFd48.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd11.Q I2/curstate_FSM_FFd48.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd13.Q I2/curstate_FSM_FFd48.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd15.Q I2/curstate_FSM_FFd48.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd39.Q I2/curstate_FSM_FFd48.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd40.Q I2/curstate_FSM_FFd48.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd41.Q I2/curstate_FSM_FFd48.D 5.000000'; 
xpla property 'timespec  reg_wr.Q I2/curstate_FSM_FFd48.D 5.000000'; 
xpla property 'timespec  reg_rd.Q I2/curstate_FSM_FFd48.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd48.D 2.000000'; 
xpla property 'timespec  address_max<7> I2/curstate_FSM_FFd48.D 2.000000'; 
xpla property 'timespec  address_max<6> I2/curstate_FSM_FFd48.D 2.000000'; 
xpla property 'timespec  address_max<5> I2/curstate_FSM_FFd48.D 2.000000'; 
xpla property 'timespec  address_max<4> I2/curstate_FSM_FFd48.D 2.000000'; 
xpla property 'timespec  address_max<3> I2/curstate_FSM_FFd48.D 2.000000'; 
xpla property 'timespec  address_max<2> I2/curstate_FSM_FFd48.D 2.000000'; 
xpla property 'timespec  address_max<1> I2/curstate_FSM_FFd48.D 2.000000'; 
xpla property 'timespec  address_max<0> I2/curstate_FSM_FFd48.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd10.Q I2/curstate_FSM_FFd10.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd42.Q I2/curstate_FSM_FFd10.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd10.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd3.Q I2/curstate_FSM_FFd3.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q I2/curstate_FSM_FFd3.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd3.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd31.Q I2/curstate_FSM_FFd31.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd32.Q I2/curstate_FSM_FFd31.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd31.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd35.Q I2/curstate_FSM_FFd35.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd46.Q I2/curstate_FSM_FFd35.D 5.000000'; 
xpla property 'timespec  load_address.Q I2/curstate_FSM_FFd35.D 2.000000'; 
xpla property 'timespec  master_enable2.Q I2/curstate_FSM_FFd35.D 5.000000'; 
xpla property 'timespec  master_enable1.Q I2/curstate_FSM_FFd35.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd35.D 2.000000'; 
xpla property 'timespec  address_max<7> I2/curstate_FSM_FFd35.D 2.000000'; 
xpla property 'timespec  address_max<6> I2/curstate_FSM_FFd35.D 2.000000'; 
xpla property 'timespec  address_max<5> I2/curstate_FSM_FFd35.D 2.000000'; 
xpla property 'timespec  address_max<4> I2/curstate_FSM_FFd35.D 2.000000'; 
xpla property 'timespec  address_max<3> I2/curstate_FSM_FFd35.D 2.000000'; 
xpla property 'timespec  address_max<2> I2/curstate_FSM_FFd35.D 2.000000'; 
xpla property 'timespec  address_max<1> I2/curstate_FSM_FFd35.D 2.000000'; 
xpla property 'timespec  address_max<0> I2/curstate_FSM_FFd35.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd38.Q I2/curstate_FSM_FFd38.D 5.000000'; 
xpla property 'timespec  reg_wr.Q I2/curstate_FSM_FFd38.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd47.Q I2/curstate_FSM_FFd38.D 5.000000'; 
xpla property 'timespec  reg_rd.Q I2/curstate_FSM_FFd38.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd38.D 2.000000'; 
xpla property 'timespec  ale I2/curstate_FSM_FFd38.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd39.Q I2/curstate_FSM_FFd39.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd47.Q I2/curstate_FSM_FFd39.D 5.000000'; 
xpla property 'timespec  reg_rd.Q I2/curstate_FSM_FFd39.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd39.D 2.000000'; 
xpla property 'timespec  ale I2/curstate_FSM_FFd39.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q I2/curstate_FSM_FFd4.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q I2/curstate_FSM_FFd4.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd4.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd40.Q I2/curstate_FSM_FFd40.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd47.Q I2/curstate_FSM_FFd40.D 5.000000'; 
xpla property 'timespec  reg_rd.Q I2/curstate_FSM_FFd40.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd40.D 2.000000'; 
xpla property 'timespec  ale I2/curstate_FSM_FFd40.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q I2/curstate_FSM_FFd5.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q I2/curstate_FSM_FFd5.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd5.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q I2/curstate_FSM_FFd6.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd7.Q I2/curstate_FSM_FFd6.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd6.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd7.Q I2/curstate_FSM_FFd7.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd8.Q I2/curstate_FSM_FFd7.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd7.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd8.Q I2/curstate_FSM_FFd8.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd9.Q I2/curstate_FSM_FFd8.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd8.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd9.Q I2/curstate_FSM_FFd9.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd10.Q I2/curstate_FSM_FFd9.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd9.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd17.Q I2/curstate_FSM_FFd17.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd18.Q I2/curstate_FSM_FFd17.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd17.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd18.Q I2/curstate_FSM_FFd18.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd19.Q I2/curstate_FSM_FFd18.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd18.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd19.Q I2/curstate_FSM_FFd19.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd20.Q I2/curstate_FSM_FFd19.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd19.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd20.Q I2/curstate_FSM_FFd20.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd21.Q I2/curstate_FSM_FFd20.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd20.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd21.Q I2/curstate_FSM_FFd21.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd22.Q I2/curstate_FSM_FFd21.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd21.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd22.Q I2/curstate_FSM_FFd22.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd23.Q I2/curstate_FSM_FFd22.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd22.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd23.Q I2/curstate_FSM_FFd23.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd24.Q I2/curstate_FSM_FFd23.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd23.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd24.Q I2/curstate_FSM_FFd24.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd25.Q I2/curstate_FSM_FFd24.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd24.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd25.Q I2/curstate_FSM_FFd25.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd26.Q I2/curstate_FSM_FFd25.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd25.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd26.Q I2/curstate_FSM_FFd26.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd27.Q I2/curstate_FSM_FFd26.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd26.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd27.Q I2/curstate_FSM_FFd27.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd28.Q I2/curstate_FSM_FFd27.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd27.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd28.Q I2/curstate_FSM_FFd28.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd29.Q I2/curstate_FSM_FFd28.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd28.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd29.Q I2/curstate_FSM_FFd29.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd30.Q I2/curstate_FSM_FFd29.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd29.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd30.Q I2/curstate_FSM_FFd30.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd31.Q I2/curstate_FSM_FFd30.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd30.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd36.Q I2/curstate_FSM_FFd36.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd47.Q I2/curstate_FSM_FFd36.D 5.000000'; 
xpla property 'timespec  reg_rd.Q I2/curstate_FSM_FFd36.D 5.000000'; 
xpla property 'timespec  clk I2/curstate_FSM_FFd36.D 2.000000'; 
xpla property 'timespec  ale I2/curstate_FSM_FFd36.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd38.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd36.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd37.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd11.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd13.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd15.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd39.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd40.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd41.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd12.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd16.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd44.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd42.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd46.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd48.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd7.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd10.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd8.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd14.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd17.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd19.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd3.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd47.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd24.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd26.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd28.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd18.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd20.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd22.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd27.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd29.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd30.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd43.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd45.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd9.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd21.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd23.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd25.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd31.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd33.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd34.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd32.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd35.Q bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q bale.D 2.000000'; 
xpla property 'timespec  clk bale.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd38.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd36.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd37.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd11.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd13.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd15.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd39.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd40.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd41.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd12.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd16.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd44.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd42.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd46.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd48.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd7.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd10.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd8.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd14.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd17.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd19.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd3.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd47.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd24.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd26.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd28.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd18.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd20.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd22.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd27.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd29.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd30.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd43.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd45.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd9.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd21.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd23.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd25.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd31.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd33.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd34.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd32.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd35.Q brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q brd.D 2.000000'; 
xpla property 'timespec  clk brd.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd38.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd36.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd37.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd11.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd13.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd15.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd39.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd40.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd41.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd12.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd16.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd44.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd42.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd46.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd48.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd7.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd10.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd8.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd14.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd17.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd19.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd3.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd47.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd24.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd26.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd28.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd18.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd20.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd22.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd27.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd29.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd30.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd43.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd45.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd9.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd21.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd23.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd25.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd31.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd33.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd34.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd32.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd35.Q bwr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q bwr.D 2.000000'; 
xpla property 'timespec  clk bwr.D 2.000000'; 
xpla property 'timespec  reg_rd.Q nvram_data<0>.D 5.000000'; 
xpla property 'timespec  nvram_data<0>.Q nvram_data<0>.D 5.000000'; 
xpla property 'timespec  I6/Mtrien_nvram_data.Q nvram_data<0>.D 5.000000'; 
xpla property 'timespec  wdt_enable.Q nvram_data<0>.D 5.000000'; 
xpla property 'timespec  load_buffer.Q nvram_data<0>.D 2.000000'; 
xpla property 'timespec  data_isa<0> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  ale nvram_data<0>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  iord nvram_data<0>.D 2.000000'; 
xpla property 'timespec  aen nvram_data<0>.D 2.000000'; 
xpla property 'timespec  clk nvram_data<0>.D 2.000000'; 
xpla property 'timespec  nvram_data<0> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  iowr nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  reset nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  smemr nvram_data<0>.D 2.000000'; 
xpla property 'timespec  xp_address<0> nvram_data<0>.D 2.000000'; 
xpla property 'timespec  reg_rd.Q nvram_data<1>.D 5.000000'; 
xpla property 'timespec  nvram_data<1>.Q nvram_data<1>.D 5.000000'; 
xpla property 'timespec  I6/Mtrien_nvram_data.Q nvram_data<1>.D 5.000000'; 
xpla property 'timespec  load_buffer.Q nvram_data<1>.D 2.000000'; 
xpla property 'timespec  data_isa<1> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  ale nvram_data<1>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  iord nvram_data<1>.D 2.000000'; 
xpla property 'timespec  aen nvram_data<1>.D 2.000000'; 
xpla property 'timespec  clk nvram_data<1>.D 2.000000'; 
xpla property 'timespec  nvram_data<1> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  iowr nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  reset nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  smemr nvram_data<1>.D 2.000000'; 
xpla property 'timespec  xp_address<1> nvram_data<1>.D 2.000000'; 
xpla property 'timespec  reg_rd.Q nvram_data<2>.D 5.000000'; 
xpla property 'timespec  nvram_data<2>.Q nvram_data<2>.D 5.000000'; 
xpla property 'timespec  I6/Mtrien_nvram_data.Q nvram_data<2>.D 5.000000'; 
xpla property 'timespec  load_buffer.Q nvram_data<2>.D 2.000000'; 
xpla property 'timespec  data_isa<2> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  ale nvram_data<2>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  iord nvram_data<2>.D 2.000000'; 
xpla property 'timespec  aen nvram_data<2>.D 2.000000'; 
xpla property 'timespec  clk nvram_data<2>.D 2.000000'; 
xpla property 'timespec  nvram_data<2> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  iowr nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  reset nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  smemr nvram_data<2>.D 2.000000'; 
xpla property 'timespec  xp_address<2> nvram_data<2>.D 2.000000'; 
xpla property 'timespec  reg_rd.Q nvram_data<3>.D 5.000000'; 
xpla property 'timespec  nvram_data<3>.Q nvram_data<3>.D 5.000000'; 
xpla property 'timespec  I6/Mtrien_nvram_data.Q nvram_data<3>.D 5.000000'; 
xpla property 'timespec  load_buffer.Q nvram_data<3>.D 2.000000'; 
xpla property 'timespec  data_isa<3> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  ale nvram_data<3>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  iord nvram_data<3>.D 2.000000'; 
xpla property 'timespec  aen nvram_data<3>.D 2.000000'; 
xpla property 'timespec  clk nvram_data<3>.D 2.000000'; 
xpla property 'timespec  nvram_data<3> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  iowr nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  reset nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  smemr nvram_data<3>.D 2.000000'; 
xpla property 'timespec  xp_address<3> nvram_data<3>.D 2.000000'; 
xpla property 'timespec  reg_rd.Q nvram_data<4>.D 5.000000'; 
xpla property 'timespec  nvram_data<4>.Q nvram_data<4>.D 5.000000'; 
xpla property 'timespec  I6/Mtrien_nvram_data.Q nvram_data<4>.D 5.000000'; 
xpla property 'timespec  load_buffer.Q nvram_data<4>.D 2.000000'; 
xpla property 'timespec  data_isa<4> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  ale nvram_data<4>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  iord nvram_data<4>.D 2.000000'; 
xpla property 'timespec  aen nvram_data<4>.D 2.000000'; 
xpla property 'timespec  clk nvram_data<4>.D 2.000000'; 
xpla property 'timespec  nvram_data<4> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  iowr nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  reset nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  smemr nvram_data<4>.D 2.000000'; 
xpla property 'timespec  xp_address<4> nvram_data<4>.D 2.000000'; 
xpla property 'timespec  reg_rd.Q nvram_data<5>.D 5.000000'; 
xpla property 'timespec  nvram_data<5>.Q nvram_data<5>.D 5.000000'; 
xpla property 'timespec  I6/Mtrien_nvram_data.Q nvram_data<5>.D 5.000000'; 
xpla property 'timespec  load_buffer.Q nvram_data<5>.D 2.000000'; 
xpla property 'timespec  data_isa<5> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  ale nvram_data<5>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  iord nvram_data<5>.D 2.000000'; 
xpla property 'timespec  aen nvram_data<5>.D 2.000000'; 
xpla property 'timespec  clk nvram_data<5>.D 2.000000'; 
xpla property 'timespec  nvram_data<5> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  iowr nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  reset nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  smemr nvram_data<5>.D 2.000000'; 
xpla property 'timespec  xp_address<5> nvram_data<5>.D 2.000000'; 
xpla property 'timespec  reg_rd.Q nvram_data<6>.D 5.000000'; 
xpla property 'timespec  nvram_data<6>.Q nvram_data<6>.D 5.000000'; 
xpla property 'timespec  I6/Mtrien_nvram_data.Q nvram_data<6>.D 5.000000'; 
xpla property 'timespec  load_buffer.Q nvram_data<6>.D 2.000000'; 
xpla property 'timespec  data_isa<6> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  ale nvram_data<6>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  iord nvram_data<6>.D 2.000000'; 
xpla property 'timespec  aen nvram_data<6>.D 2.000000'; 
xpla property 'timespec  clk nvram_data<6>.D 2.000000'; 
xpla property 'timespec  nvram_data<6> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  iowr nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  reset nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  smemr nvram_data<6>.D 2.000000'; 
xpla property 'timespec  cw6 nvram_data<6>.D 2.000000'; 
xpla property 'timespec  xp_address<6> nvram_data<6>.D 2.000000'; 
xpla property 'timespec  reg_rd.Q nvram_data<7>.D 5.000000'; 
xpla property 'timespec  nvram_data<7>.Q nvram_data<7>.D 5.000000'; 
xpla property 'timespec  I6/Mtrien_nvram_data.Q nvram_data<7>.D 5.000000'; 
xpla property 'timespec  load_buffer.Q nvram_data<7>.D 2.000000'; 
xpla property 'timespec  data_isa<7> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  ale nvram_data<7>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<0> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  base_addr_jp<1> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  iord nvram_data<7>.D 2.000000'; 
xpla property 'timespec  aen nvram_data<7>.D 2.000000'; 
xpla property 'timespec  clk nvram_data<7>.D 2.000000'; 
xpla property 'timespec  nvram_data<7> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<19> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  iowr nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<21> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<23> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<15> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<16> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<22> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<17> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<18> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<20> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  reset nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<7> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<6> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<13> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<8> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<10> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<4> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<5> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<9> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<14> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<12> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  address_isa<11> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  smemr nvram_data<7>.D 2.000000'; 
xpla property 'timespec  cw7 nvram_data<7>.D 2.000000'; 
xpla property 'timespec  xp_address<7> nvram_data<7>.D 2.000000'; 
xpla property 'timespec  write_wdt_en.Q wdt_enable.D 2.000000'; 
xpla property 'timespec  reg_wr.Q wdt_enable.D 5.000000'; 
xpla property 'timespec  clk wdt_enable.D 2.000000'; 
xpla property 'timespec  write_wdt_en.Q wdt_enable.CE 2.000000'; 
xpla property 'timespec  clk wdt_enable.CE 1.000000'; 
xpla property 'timespec  reg_rd.Q master_enable2.D 5.000000'; 
xpla property 'timespec  ale master_enable2.D 2.000000'; 
xpla property 'timespec  clk master_enable2.D 2.000000'; 
xpla property 'timespec  ms_in.Q master_enable2.CE 5.000000'; 
xpla property 'timespec  reg_rd.Q master_enable2.CE 5.000000'; 
xpla property 'timespec  clk master_enable2.CE 1.000000'; 
xpla property 'timespec  ale master_enable2.CE 1.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd38.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd36.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd37.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd11.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd13.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd15.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd39.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd40.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd41.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd12.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd16.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd44.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd42.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd46.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd48.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd7.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd10.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd8.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd14.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd17.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd19.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd3.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd47.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd24.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd26.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd28.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd18.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd20.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd22.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd27.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd29.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd30.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd43.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd45.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd9.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd21.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd23.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd25.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd31.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd33.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd34.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd32.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd35.Q load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q load_buffer.D 2.000000'; 
xpla property 'timespec  clk load_buffer.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd38.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd36.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd37.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd11.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd13.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd15.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd39.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd40.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd41.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd12.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd16.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd44.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd42.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd46.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd48.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd7.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd10.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd8.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd14.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd17.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd19.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd3.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd47.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd24.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd26.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd28.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd18.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd20.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd22.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd27.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd29.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd30.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd43.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd45.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd9.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd21.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd23.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd25.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd31.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd33.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd34.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd32.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd35.Q load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q load_address.D 2.000000'; 
xpla property 'timespec  clk load_address.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd38.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd36.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd37.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd11.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd13.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd15.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd39.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd40.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd41.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd12.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd16.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd44.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd42.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd46.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd48.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd7.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd10.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd8.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd14.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd17.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd19.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd3.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd47.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd24.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd26.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd28.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd18.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd20.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd22.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd27.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd29.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd30.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd43.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd45.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd9.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd21.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd23.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd25.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd31.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd33.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd34.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd32.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd35.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q data_out_enable.D 2.000000'; 
xpla property 'timespec  clk data_out_enable.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd38.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd36.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd37.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd11.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd13.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd15.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd39.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd40.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd41.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd12.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd16.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd44.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd42.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd46.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd48.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd7.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd10.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd8.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd14.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd17.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd19.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd3.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd47.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd24.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd26.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd28.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd18.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd20.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd22.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd27.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd29.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd30.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd43.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd45.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd9.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd21.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd23.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd25.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd31.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd33.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd34.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd32.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd35.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q write_wdt_en.D 2.000000'; 
xpla property 'timespec  clk write_wdt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd38.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd36.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd37.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd11.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd13.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd15.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd39.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd40.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd41.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd12.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd16.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd44.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd42.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd46.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd48.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd7.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd10.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd8.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd14.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd17.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd19.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd3.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd47.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd24.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd26.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd28.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd18.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd20.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd22.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd27.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd29.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd30.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd43.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd45.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd9.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd21.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd23.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd25.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd31.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd33.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd34.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd32.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd35.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q I2/load_data.D 2.000000'; 
xpla property 'timespec  clk I2/load_data.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd46.Q I2/led_kvr.D 5.000000'; 
xpla property 'timespec  load_address.Q I2/led_kvr.D 2.000000'; 
xpla property 'timespec  master_enable2.Q I2/led_kvr.D 5.000000'; 
xpla property 'timespec  master_enable1.Q I2/led_kvr.D 5.000000'; 
xpla property 'timespec  I2/led_kvr.Q I2/led_kvr.D 5.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd42.Q I2/led_kvr.D 5.000000'; 
xpla property 'timespec  clk I2/led_kvr.D 2.000000'; 
xpla property 'timespec  address_max<7> I2/led_kvr.D 2.000000'; 
xpla property 'timespec  address_max<6> I2/led_kvr.D 2.000000'; 
xpla property 'timespec  address_max<5> I2/led_kvr.D 2.000000'; 
xpla property 'timespec  address_max<4> I2/led_kvr.D 2.000000'; 
xpla property 'timespec  address_max<3> I2/led_kvr.D 2.000000'; 
xpla property 'timespec  address_max<2> I2/led_kvr.D 2.000000'; 
xpla property 'timespec  address_max<1> I2/led_kvr.D 2.000000'; 
xpla property 'timespec  address_max<0> I2/led_kvr.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd38.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd36.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd37.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd11.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd13.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd15.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd39.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd40.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd41.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd12.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd16.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd44.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd42.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd46.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd48.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd7.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd10.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd8.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd14.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd17.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd19.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd3.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd47.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd24.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd26.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd28.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd18.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd20.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd22.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd27.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd29.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd30.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd43.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd45.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd9.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd21.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd23.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd25.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd31.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd33.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd34.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd32.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd35.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  clk I2/write_lpt_en.D 2.000000'; 
xpla property 'timespec  ms_in.Q master_enable1.D 5.000000'; 
xpla property 'timespec  xp_present_in.Q master_enable1.D 5.000000'; 
xpla property 'timespec  clk master_enable1.D 2.000000'; 
xpla property 'timespec  wdt_out_stari master_enable1.D 2.000000'; 
xpla property 'timespec  reset master_enable1.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd38.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd36.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd37.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd11.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd13.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd15.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd39.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd40.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd41.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd12.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd16.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd44.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd42.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd46.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd48.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd7.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd10.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd8.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd14.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd17.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd19.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd3.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd47.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd24.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd26.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd28.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd18.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd20.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd22.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd27.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd29.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd30.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd43.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd45.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd9.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd21.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd23.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd25.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd31.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd33.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd34.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd32.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd35.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q wdt_trg.D 2.000000'; 
xpla property 'timespec  clk wdt_trg.D 2.000000'; 
xpla property 'timespec  I2/led_kvr.Q led_kvr.D 5.000000'; 
xpla property 'timespec  clk led_kvr.D 2.000000'; 
xpla property 'timespec  master_enable2.Q led_rad.D 5.000000'; 
xpla property 'timespec  master_enable1.Q led_rad.D 5.000000'; 
xpla property 'timespec  bale.Q led_rad.D 2.000000'; 
xpla property 'timespec  clk led_rad.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd38.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd1.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd36.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd37.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd11.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd13.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd15.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd39.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd40.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd41.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd12.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd16.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd44.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd42.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd46.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd48.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd6.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd7.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd10.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd5.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd8.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd14.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd17.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd19.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd2.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd3.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd47.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd24.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd26.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd28.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd18.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd20.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd22.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd27.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd29.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd30.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd43.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd45.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd9.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd21.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd23.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd25.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd31.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd33.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd34.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd32.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd35.Q direction_245.D 2.000000'; 
xpla property 'timespec  I2/curstate_FSM_FFd4.Q direction_245.D 2.000000'; 
xpla property 'timespec  clk direction_245.D 2.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd47.AP 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd1.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd12.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd14.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd16.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd32.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd33.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd34.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd43.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd44.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd45.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd11.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd13.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd15.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd2.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd37.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd41.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd42.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd46.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd48.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd10.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd3.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd31.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd35.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd38.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd39.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd4.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd40.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd5.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd6.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd7.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd8.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd9.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd17.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd18.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd19.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd20.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd21.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd22.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd23.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd24.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd25.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd26.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd27.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd28.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd29.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd30.AR 1.000000'; 
xpla property 'timespec  reset I2/curstate_FSM_FFd36.AR 1.000000'; 
xpla property 'timespec  ale reg_wr.D 2.000000'; 
xpla property 'timespec  cw6 reg_wr.D 2.000000'; 
xpla property 'timespec  iowr reg_wr.D 2.000000'; 
xpla property 'timespec  aen reg_wr.D 2.000000'; 
xpla property 'timespec  ale reg_rd.D 2.000000'; 
xpla property 'timespec  cw6 reg_rd.D 2.000000'; 
xpla property 'timespec  aen reg_rd.D 2.000000'; 
xpla property 'timespec  iord reg_rd.D 2.000000'; 
xpla property 'timespec  iowr I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<19> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  ale I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  base_addr_jp<1> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  base_addr_jp<0> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  aen I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<21> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<23> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<15> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<16> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<22> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<17> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<18> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<20> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  reset I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<7> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<6> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<13> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<8> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<10> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<4> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<5> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<9> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<14> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<12> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  address_isa<11> I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  smemw I6/Mtrien_nvram_data.D 2.000000'; 
xpla property 'timespec  xp_address<6> ms_in.D 2.000000'; 
xpla property 'timespec  xp_address<7> xp_present_in.D 2.000000'; 
EQUATIONS 

! I2/bale_pre.D = !N_PZ_20017 & N_PZ_20031 & N_PZ_20090 & N_PZ_20134
    ;		"--- [PT=1, FI=4, LVL=5] ---
! I2/bale_pre.LH = N_PZ_20060;		"--- [PT=1, FI=1, LVL=11] ---
! I2/brd_pre.D = SFDecomp_81 & !I2/curstate_FSM_FFd42.Q & !
    I2/curstate_FSM_FFd31.Q & !I2/curstate_FSM_FFd21.Q & !N_PZ_20015 & 
    N_PZ_20030 & N_PZ_20044 & N_PZ_20078 & N_PZ_20134
    ;		"--- [PT=1, FI=9, LVL=8] ---
! I2/brd_pre.LH = N_PZ_20060;		"--- [PT=1, FI=1, LVL=11] ---
! I2/bwr_pre.D = !I2/curstate_FSM_FFd31.Q & !N_PZ_20017 & N_PZ_20037 & 
    N_PZ_20133;		"--- [PT=1, FI=4, LVL=6] ---
! I2/bwr_pre.LH = N_PZ_20060;		"--- [PT=1, FI=1, LVL=11] ---
 I2/curstate_FSM_FFd1.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd1.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd1.T = I2/curstate_FSM_FFd1.Q & !I2/curstate_FSM_FFd2.Q
    
      # !I2/curstate_FSM_FFd1.Q & I2/curstate_FSM_FFd2.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd10.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd10.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd10.T = I2/curstate_FSM_FFd42.Q & !I2/curstate_FSM_FFd10.Q
    
      # !I2/curstate_FSM_FFd42.Q & I2/curstate_FSM_FFd10.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd11.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd11.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd11.T = I2/curstate_FSM_FFd12.Q & !I2/curstate_FSM_FFd11.Q
    
      # !I2/curstate_FSM_FFd12.Q & I2/curstate_FSM_FFd11.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd12.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd12.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd12.T = I2/curstate_FSM_FFd12.Q & !I2/curstate_FSM_FFd43.Q
    
      # !I2/curstate_FSM_FFd12.Q & I2/curstate_FSM_FFd43.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd13.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd13.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd13.T = I2/curstate_FSM_FFd14.Q & !I2/curstate_FSM_FFd13.Q
    
      # !I2/curstate_FSM_FFd14.Q & I2/curstate_FSM_FFd13.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd14.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd14.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd14.T = I2/curstate_FSM_FFd14.Q & !I2/curstate_FSM_FFd44.Q
    
      # !I2/curstate_FSM_FFd14.Q & I2/curstate_FSM_FFd44.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd15.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd15.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd15.T = I2/curstate_FSM_FFd16.Q & !I2/curstate_FSM_FFd15.Q
    
      # !I2/curstate_FSM_FFd16.Q & I2/curstate_FSM_FFd15.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd16.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd16.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd16.T = I2/curstate_FSM_FFd16.Q & !I2/curstate_FSM_FFd45.Q
    
      # !I2/curstate_FSM_FFd16.Q & I2/curstate_FSM_FFd45.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd17.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd17.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd17.T = I2/curstate_FSM_FFd17.Q & !I2/curstate_FSM_FFd18.Q
    
      # !I2/curstate_FSM_FFd17.Q & I2/curstate_FSM_FFd18.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd18.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd18.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd18.T = I2/curstate_FSM_FFd18.Q & !I2/curstate_FSM_FFd19.Q
    
      # !I2/curstate_FSM_FFd18.Q & I2/curstate_FSM_FFd19.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd19.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd19.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd19.T = I2/curstate_FSM_FFd19.Q & !I2/curstate_FSM_FFd20.Q
    
      # !I2/curstate_FSM_FFd19.Q & I2/curstate_FSM_FFd20.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd2.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd2.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd2.T = I2/curstate_FSM_FFd2.Q & !I2/curstate_FSM_FFd3.Q
    
      # !I2/curstate_FSM_FFd2.Q & I2/curstate_FSM_FFd3.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd20.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd20.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd20.T = I2/curstate_FSM_FFd20.Q & !I2/curstate_FSM_FFd21.Q
    
      # !I2/curstate_FSM_FFd20.Q & I2/curstate_FSM_FFd21.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd21.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd21.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd21.T = I2/curstate_FSM_FFd21.Q & !I2/curstate_FSM_FFd22.Q
    
      # !I2/curstate_FSM_FFd21.Q & I2/curstate_FSM_FFd22.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd22.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd22.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd22.T = I2/curstate_FSM_FFd22.Q & !I2/curstate_FSM_FFd23.Q
    
      # !I2/curstate_FSM_FFd22.Q & I2/curstate_FSM_FFd23.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd23.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd23.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd23.T = I2/curstate_FSM_FFd23.Q & !I2/curstate_FSM_FFd24.Q
    
      # !I2/curstate_FSM_FFd23.Q & I2/curstate_FSM_FFd24.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd24.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd24.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd24.T = I2/curstate_FSM_FFd24.Q & !I2/curstate_FSM_FFd25.Q
    
      # !I2/curstate_FSM_FFd24.Q & I2/curstate_FSM_FFd25.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd25.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd25.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd25.T = I2/curstate_FSM_FFd25.Q & !I2/curstate_FSM_FFd26.Q
    
      # !I2/curstate_FSM_FFd25.Q & I2/curstate_FSM_FFd26.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd26.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd26.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd26.T = I2/curstate_FSM_FFd26.Q & !I2/curstate_FSM_FFd27.Q
    
      # !I2/curstate_FSM_FFd26.Q & I2/curstate_FSM_FFd27.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd27.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd27.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd27.T = I2/curstate_FSM_FFd27.Q & !I2/curstate_FSM_FFd28.Q
    
      # !I2/curstate_FSM_FFd27.Q & I2/curstate_FSM_FFd28.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd28.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd28.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd28.T = I2/curstate_FSM_FFd28.Q & !I2/curstate_FSM_FFd29.Q
    
      # !I2/curstate_FSM_FFd28.Q & I2/curstate_FSM_FFd29.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd29.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd29.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd29.T = I2/curstate_FSM_FFd29.Q & !I2/curstate_FSM_FFd30.Q
    
      # !I2/curstate_FSM_FFd29.Q & I2/curstate_FSM_FFd30.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd3.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd3.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd3.T = I2/curstate_FSM_FFd3.Q & !I2/curstate_FSM_FFd4.Q
    
      # !I2/curstate_FSM_FFd3.Q & I2/curstate_FSM_FFd4.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd30.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd30.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd30.T = I2/curstate_FSM_FFd31.Q & !I2/curstate_FSM_FFd30.Q
    
      # !I2/curstate_FSM_FFd31.Q & I2/curstate_FSM_FFd30.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd31.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd31.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd31.T = I2/curstate_FSM_FFd32.Q & !I2/curstate_FSM_FFd31.Q
    
      # !I2/curstate_FSM_FFd32.Q & I2/curstate_FSM_FFd31.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd32.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd32.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd32.T = I2/curstate_FSM_FFd32.Q & !I2/curstate_FSM_FFd33.Q
    
      # !I2/curstate_FSM_FFd32.Q & I2/curstate_FSM_FFd33.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd33.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd33.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd33.T = I2/curstate_FSM_FFd33.Q & !I2/curstate_FSM_FFd34.Q
    
      # !I2/curstate_FSM_FFd33.Q & I2/curstate_FSM_FFd34.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd34.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd34.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd34.T = I2/curstate_FSM_FFd34.Q & !I2/curstate_FSM_FFd35.Q
    
      # !I2/curstate_FSM_FFd34.Q & I2/curstate_FSM_FFd35.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd35.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd35.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd35.T = address_max<1>.PIN & !address_max<0>.PIN & 
    N_PZ_20077
      # !address_max<3>.PIN & address_max<0>.PIN & N_PZ_20077
      # address_max<2>.PIN & !address_max<1>.PIN & N_PZ_20077
      # address_max<3>.PIN & !address_max<2>.PIN & N_PZ_20077
      # I2/curstate_FSM_FFd35.Q & !N_PZ_15836 & !N_PZ_20074
      # N_PZ_15836 & N_PZ_20077
      # I2/curstate_FSM_FFd35.Q & N_PZ_20023
      # !I2/curstate_FSM_FFd46.Q & I2/curstate_FSM_FFd35.Q
    ;		"--- [PT=8, FI=10, LVL=4] ---
 I2/curstate_FSM_FFd36.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd36.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd36.T = !I2/curstate_FSM_FFd36.Q & !N_PZ_20108
      # I2/curstate_FSM_FFd36.Q & N_PZ_20108;		"--- [PT=2, FI=2, LVL=4] ---
 I2/curstate_FSM_FFd37.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd37.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd37.T = !I2/curstate_FSM_FFd37.Q & !N_PZ_20101
      # I2/curstate_FSM_FFd37.Q & N_PZ_20101;		"--- [PT=2, FI=2, LVL=3] ---
 I2/curstate_FSM_FFd38.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd38.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd38.T = !I2/curstate_FSM_FFd38.Q & !N_PZ_20217
      # I2/curstate_FSM_FFd38.Q & N_PZ_20217;		"--- [PT=2, FI=2, LVL=4] ---
 I2/curstate_FSM_FFd39.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd39.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd39.T = !I2/curstate_FSM_FFd39.Q & !N_PZ_20096
      # I2/curstate_FSM_FFd39.Q & N_PZ_20096;		"--- [PT=2, FI=2, LVL=3] ---
 I2/curstate_FSM_FFd4.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd4.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd4.T = I2/curstate_FSM_FFd4.Q & !I2/curstate_FSM_FFd5.Q
    
      # !I2/curstate_FSM_FFd4.Q & I2/curstate_FSM_FFd5.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd40.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd40.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd40.T = !I2/curstate_FSM_FFd40.Q & !N_PZ_20105
      # I2/curstate_FSM_FFd40.Q & N_PZ_20105;		"--- [PT=2, FI=2, LVL=4] ---
 I2/curstate_FSM_FFd41.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd41.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd41.T = !I2/curstate_FSM_FFd41.Q & !N_PZ_20109
      # I2/curstate_FSM_FFd41.Q & N_PZ_20109;		"--- [PT=2, FI=2, LVL=5] ---
 I2/curstate_FSM_FFd42.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd42.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd42.T = !I2/curstate_FSM_FFd42.Q & !N_PZ_20112
      # I2/curstate_FSM_FFd42.Q & N_PZ_20112;		"--- [PT=2, FI=2, LVL=5] ---
 I2/curstate_FSM_FFd43.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd43.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd43.T = !I2/curstate_FSM_FFd43.Q & !N_PZ_20084
      # I2/curstate_FSM_FFd43.Q & N_PZ_20084;		"--- [PT=2, FI=2, LVL=4] ---
 I2/curstate_FSM_FFd44.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd44.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd44.T = !I2/curstate_FSM_FFd44.Q & !N_PZ_20103
      # I2/curstate_FSM_FFd44.Q & N_PZ_20103;		"--- [PT=2, FI=2, LVL=4] ---
 I2/curstate_FSM_FFd45.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd45.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd45.T = !I2/curstate_FSM_FFd45.Q & !N_PZ_20107
      # I2/curstate_FSM_FFd45.Q & N_PZ_20107;		"--- [PT=2, FI=2, LVL=4] ---
 I2/curstate_FSM_FFd46.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd46.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd46.T = !I2/curstate_FSM_FFd46.Q & !N_PZ_20100
      # I2/curstate_FSM_FFd46.Q & N_PZ_20100;		"--- [PT=2, FI=2, LVL=4] ---
 I2/curstate_FSM_FFd47.AP = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd47.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd47.T = !I2/curstate_FSM_FFd47.Q & I2/curstate_FSM_FFd48.Q
     & !reg_wr.Q & !reg_rd.Q
      # !I2/curstate_FSM_FFd17.Q & !
    Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & N_PZ_20104
      # I2/curstate_FSM_FFd47.Q & !I2/curstate_FSM_FFd17.Q & N_PZ_20102
    
      # !I2/curstate_FSM_FFd17.Q & !N_PZ_15883 & !N_PZ_20008
      # !I2/curstate_FSM_FFd17.Q & 
    Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & !N_PZ_15895
    
      # !I2/curstate_FSM_FFd17.Q & !N_PZ_20084
      # !I2/curstate_FSM_FFd47.Q & I2/curstate_FSM_FFd17.Q
    ;		"--- [PT=7, FI=12, LVL=4] ---
 I2/curstate_FSM_FFd48.AP = 0;
 I2/curstate_FSM_FFd48.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd48.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd48.T = I2/curstate_FSM_FFd48.Q & !reg_wr.Q & !reg_rd.Q & 
    N_PZ_20075 & !N_PZ_20215
      # I2/curstate_FSM_FFd46.Q & !I2/curstate_FSM_FFd48.Q & N_PZ_20023
    
      # !I2/curstate_FSM_FFd48.Q & N_PZ_20215
      # !I2/curstate_FSM_FFd48.Q & !N_PZ_20106;		"--- [PT=4, FI=8, LVL=5] ---
 I2/curstate_FSM_FFd5.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd5.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd5.T = I2/curstate_FSM_FFd5.Q & !I2/curstate_FSM_FFd6.Q
    
      # !I2/curstate_FSM_FFd5.Q & I2/curstate_FSM_FFd6.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd6.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd6.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd6.T = I2/curstate_FSM_FFd6.Q & !I2/curstate_FSM_FFd7.Q
    
      # !I2/curstate_FSM_FFd6.Q & I2/curstate_FSM_FFd7.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd7.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd7.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd7.T = I2/curstate_FSM_FFd7.Q & !I2/curstate_FSM_FFd8.Q
    
      # !I2/curstate_FSM_FFd7.Q & I2/curstate_FSM_FFd8.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd8.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd8.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd8.T = I2/curstate_FSM_FFd8.Q & !I2/curstate_FSM_FFd9.Q
    
      # !I2/curstate_FSM_FFd8.Q & I2/curstate_FSM_FFd9.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 I2/curstate_FSM_FFd9.AR = reset;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd9.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/curstate_FSM_FFd9.T = I2/curstate_FSM_FFd10.Q & !I2/curstate_FSM_FFd9.Q
    
      # !I2/curstate_FSM_FFd10.Q & I2/curstate_FSM_FFd9.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
! I2/data_out_enable_pre.D = !I2/curstate_FSM_FFd13.Q & !
    I2/curstate_FSM_FFd15.Q & !I2/curstate_FSM_FFd37.Q & !
    I2/curstate_FSM_FFd36.Q & !N_PZ_20010 & N_PZ_20037 & !N_PZ_20111 & 
    N_PZ_20133;		"--- [PT=1, FI=8, LVL=6] ---
! I2/data_out_enable_pre.LH = N_PZ_20060;		"--- [PT=1, FI=1, LVL=11] ---
 I2/led_kvr.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
! I2/led_kvr.D = I2/curstate_FSM_FFd42.Q & !I2/curstate_FSM_FFd46.Q & !
    N_PZ_15836 & !N_PZ_20074
      # !I2/led_kvr.Q & N_PZ_20106;		"--- [PT=2, FI=6, LVL=5] ---
 I2/load_address_pre.D = I2/curstate_FSM_FFd15.Q
    ;		"--- [PT=1, FI=1, LVL=1] ---
! I2/load_address_pre.LH = N_PZ_20060;		"--- [PT=1, FI=1, LVL=11] ---
! I2/load_buffer_pre.D = !I2/curstate_FSM_FFd1.Q & !I2/curstate_FSM_FFd2.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
! I2/load_buffer_pre.LH = N_PZ_20060;		"--- [PT=1, FI=1, LVL=11] ---
! I2/load_data.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/load_data.D = I2/load_data_pre.Q;		"--- [PT=1, FI=1, LVL=1] ---
 I2/load_data_pre.D = I2/curstate_FSM_FFd34.Q;		"--- [PT=1, FI=1, LVL=1] ---
! I2/load_data_pre.LH = N_PZ_20060;		"--- [PT=1, FI=1, LVL=11] ---
! I2/wdt_trg_pre.D = !N_PZ_19705 & N_PZ_20057 & !N_PZ_20204
    ;		"--- [PT=1, FI=3, LVL=10] ---
! I2/wdt_trg_pre.LH = N_PZ_20060;		"--- [PT=1, FI=1, LVL=11] ---
! I2/write_lpt_en.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 I2/write_lpt_en.D = I2/write_lpt_en_pre.Q;		"--- [PT=1, FI=1, LVL=1] ---
 I2/write_lpt_en_pre.D = I2/curstate_FSM_FFd11.Q
    ;		"--- [PT=1, FI=1, LVL=1] ---
! I2/write_lpt_en_pre.LH = N_PZ_20060;		"--- [PT=1, FI=1, LVL=11] ---
 I2/write_wdt_en_pre.D = I2/curstate_FSM_FFd13.Q
    ;		"--- [PT=1, FI=1, LVL=1] ---
! I2/write_wdt_en_pre.LH = N_PZ_20060;		"--- [PT=1, FI=1, LVL=11] ---
 I6/Mtrien_nvram_address<20>.D = N_PZ_15911;		"--- [PT=1, FI=1, LVL=7] ---
! I6/Mtrien_nvram_address<20>.LH = !N_PZ_20174;		"--- [PT=1, FI=1, LVL=9] ---
 I6/Mtrien_nvram_data.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
! I6/Mtrien_nvram_data.D = !address_isa<23> & !address_isa<22> & !
    address_isa<20> & address_isa<4> & !address_isa<18> & !address_isa<9> & !
    address_isa<21> & !address_isa<16> & !address_isa<19> & !address_isa<17>
     & !address_isa<15> & !address_isa<14> & !address_isa<12> & !
    address_isa<11> & !address_isa<7> & address_isa<6> & !address_isa<13> & 
    address_isa<8> & !address_isa<10> & !iowr & !nvram_cs & !N24 & N_PZ_19984
     & !N_PZ_20020
      # nvram_cs & N24 & !smemw & !N_PZ_20020;		"--- [PT=2, FI=25, LVL=5] ---
 I6/data_nvram2cpu_and0000 = !address_isa<23> & !address_isa<22> & !
    address_isa<20> & address_isa<4> & !address_isa<18> & !address_isa<9> & !
    address_isa<21> & !address_isa<16> & !address_isa<19> & !address_isa<17>
     & !address_isa<15> & !address_isa<14> & !address_isa<12> & !
    address_isa<11> & !address_isa<7> & address_isa<6> & !address_isa<13> & 
    address_isa<8> & !address_isa<10> & !nvram_cs & !iord & N_PZ_19984 & !
    N_PZ_20020
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & !
    address_isa<18> & !address_isa<21> & !address_isa<16> & address_isa<19> & 
    address_isa<17> & !address_isa<15> & nvram_cs & !smemr & !
    mode_register<2>.Q & !mode_register<0>.Q & !mode_register<1>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & 
    address_isa<18> & !address_isa<21> & !address_isa<16> & address_isa<19> & !
    address_isa<17> & !address_isa<15> & nvram_cs & !smemr & 
    mode_register<2>.Q & !mode_register<0>.Q & !mode_register<1>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & !
    address_isa<18> & !address_isa<21> & !address_isa<16> & address_isa<19> & 
    address_isa<17> & address_isa<15> & nvram_cs & !smemr & !
    mode_register<2>.Q & mode_register<0>.Q & !mode_register<1>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & 
    address_isa<18> & !address_isa<21> & !address_isa<16> & address_isa<19> & !
    address_isa<17> & address_isa<15> & nvram_cs & !smemr & mode_register<2>.Q
     & mode_register<0>.Q & !mode_register<1>.Q & !N_PZ_20020 & !N_PZ_20054
    
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & !
    address_isa<18> & !address_isa<21> & address_isa<16> & address_isa<19> & 
    address_isa<17> & !address_isa<15> & nvram_cs & !smemr & !
    mode_register<2>.Q & !mode_register<0>.Q & mode_register<1>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & 
    address_isa<18> & !address_isa<21> & address_isa<16> & address_isa<19> & !
    address_isa<17> & !address_isa<15> & nvram_cs & !smemr & 
    mode_register<2>.Q & !mode_register<0>.Q & mode_register<1>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & !
    address_isa<18> & !address_isa<21> & address_isa<16> & address_isa<19> & 
    address_isa<17> & address_isa<15> & nvram_cs & !smemr & !
    mode_register<2>.Q & mode_register<0>.Q & mode_register<1>.Q & !N_PZ_20020
     & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & 
    address_isa<18> & !address_isa<21> & address_isa<16> & address_isa<19> & !
    address_isa<17> & address_isa<15> & nvram_cs & !smemr & mode_register<2>.Q
     & mode_register<0>.Q & mode_register<1>.Q & !N_PZ_20020 & !N_PZ_20054
    
      # address_isa<23> & address_isa<22> & address_isa<20> & address_isa<18>
     & address_isa<21> & address_isa<16> & address_isa<19> & address_isa<17>
     & address_isa<15> & nvram_cs & !smemr & !N_PZ_20020 & N_PZ_20054
    ;		"--- [PT=10, FI=28, LVL=4] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.D = address_isa<2>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.D = address_isa<4>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001.D = address_isa<7>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.D = address_isa<9>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.D = address_isa<10>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.D = address_isa<11>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.D = address_isa<12>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.D = address_isa<13>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000.D = address_isa<14>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001.D = address_isa<15>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.D = address_isa<16>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.D = address_isa<17>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000.D = address_isa<18>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.D = address_isa<19>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000.D = address_isa<20>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001.D = address_isa<21>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000.D = address_isa<22>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001.D = address_isa<23>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.D = address_isa<1>
    ;		"--- [PT=1, FI=1, LVL=1] ---
! Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.CLK = ale
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.D = address_isa<0>
    ;		"--- [PT=1, FI=1, LVL=1] ---
 Mcompar_page_register_sel_cmp_eq0000_or0002_xor0001 = !base_addr_jp<1> & !
    adr_latched<5>.Q
      # base_addr_jp<1> & adr_latched<5>.Q;		"--- [PT=2, FI=2, LVL=1] ---
 N24 = !address_isa<23> & !address_isa<22> & !address_isa<20> & !
    address_isa<18> & !address_isa<21> & !address_isa<16> & address_isa<19> & 
    address_isa<17> & !address_isa<15> & !mode_register<2>.Q & !
    mode_register<0>.Q & !mode_register<1>.Q & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & 
    address_isa<18> & !address_isa<21> & !address_isa<16> & address_isa<19> & !
    address_isa<17> & !address_isa<15> & mode_register<2>.Q & !
    mode_register<0>.Q & !mode_register<1>.Q & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & !
    address_isa<18> & !address_isa<21> & !address_isa<16> & address_isa<19> & 
    address_isa<17> & address_isa<15> & !mode_register<2>.Q & 
    mode_register<0>.Q & !mode_register<1>.Q & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & 
    address_isa<18> & !address_isa<21> & !address_isa<16> & address_isa<19> & !
    address_isa<17> & address_isa<15> & mode_register<2>.Q & 
    mode_register<0>.Q & !mode_register<1>.Q & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & !
    address_isa<18> & !address_isa<21> & address_isa<16> & address_isa<19> & 
    address_isa<17> & !address_isa<15> & !mode_register<2>.Q & !
    mode_register<0>.Q & mode_register<1>.Q & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & 
    address_isa<18> & !address_isa<21> & address_isa<16> & address_isa<19> & !
    address_isa<17> & !address_isa<15> & mode_register<2>.Q & !
    mode_register<0>.Q & mode_register<1>.Q & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & !
    address_isa<18> & !address_isa<21> & address_isa<16> & address_isa<19> & 
    address_isa<17> & address_isa<15> & !mode_register<2>.Q & 
    mode_register<0>.Q & mode_register<1>.Q & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & 
    address_isa<18> & !address_isa<21> & address_isa<16> & address_isa<19> & !
    address_isa<17> & address_isa<15> & mode_register<2>.Q & 
    mode_register<0>.Q & mode_register<1>.Q & !N_PZ_20054
      # address_isa<23> & address_isa<22> & address_isa<20> & address_isa<18>
     & address_isa<21> & address_isa<16> & address_isa<19> & address_isa<17>
     & address_isa<15> & N_PZ_20054;		"--- [PT=9, FI=13, LVL=4] ---
 N27 = Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & !N_PZ_19988
    
      # !N_PZ_20059
      # !N_PZ_20018;		"--- [PT=3, FI=4, LVL=4] ---
 N_PZ_15832 = Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q
      # Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_15836 = address_max<4>.PIN
      # address_max<5>.PIN
      # address_max<6>.PIN
      # address_max<7>.PIN;		"--- [PT=4, FI=4, LVL=1] ---
 N_PZ_15869 = base_addr_jp<0> & !adr_latched<3>.Q & N_PZ_20197
      # !base_addr_jp<0> & adr_latched<3>.Q & N_PZ_20197
    ;		"--- [PT=2, FI=3, LVL=2] ---
 N_PZ_15883 = adr_latched<3>.Q
      # !reg_wr.Q
      # !I2/curstate_FSM_FFd47.Q;		"--- [PT=3, FI=3, LVL=1] ---
 N_PZ_15895 = !reg_rd.Q
      # adr_latched<3>.Q
      # !Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q
      # !I2/curstate_FSM_FFd47.Q;		"--- [PT=4, FI=4, LVL=1] ---
 N_PZ_15911 = !nvram_cs & !N_PZ_20179
      # nvram_cs & N_PZ_20179;		"--- [PT=2, FI=2, LVL=6] ---
 N_PZ_15952 = !I2/curstate_FSM_FFd42.Q & !I2/curstate_FSM_FFd10.Q & !
    I2/curstate_FSM_FFd7.Q & N_PZ_20134;		"--- [PT=1, FI=4, LVL=2] ---
 N_PZ_19704 = I2/curstate_FSM_FFd40.Q
      # I2/curstate_FSM_FFd11.Q
      # I2/curstate_FSM_FFd1.Q;		"--- [PT=3, FI=3, LVL=1] ---
 N_PZ_19705 = I2/curstate_FSM_FFd37.Q
      # I2/curstate_FSM_FFd15.Q
      # I2/curstate_FSM_FFd13.Q;		"--- [PT=3, FI=3, LVL=1] ---
 N_PZ_19751 = !I2/curstate_FSM_FFd43.Q & !I2/curstate_FSM_FFd44.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_19754 = !I2/curstate_FSM_FFd47.Q & !I2/curstate_FSM_FFd45.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_19808 = !I2/curstate_FSM_FFd2.Q & !I2/curstate_FSM_FFd5.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_19811 = !I2/curstate_FSM_FFd6.Q & !I2/curstate_FSM_FFd8.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_19984 = !address_isa<5> & base_addr_jp<1>
      # address_isa<5> & !base_addr_jp<1>;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_19986 = !reg_rd.Q
      # adr_latched<3>.Q;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_19988 = N_PZ_19986
      # !Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q
    ;		"--- [PT=2, FI=2, LVL=2] ---
 N_PZ_19989 = address_max<1>.PIN
      # address_max<2>.PIN;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_19990 = N_PZ_19989
      # address_max<0>.PIN;		"--- [PT=2, FI=2, LVL=2] ---
 N_PZ_19991 = N_PZ_15832
      # Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q
    ;		"--- [PT=2, FI=2, LVL=2] ---
 N_PZ_19992 = !Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0001.Q & 
    adr_latched<8>.Q;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_19994 = !Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001.Q & 
    N_PZ_20181;		"--- [PT=1, FI=2, LVL=3] ---
 N_PZ_19995 = !Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & 
    N_PZ_19994;		"--- [PT=1, FI=2, LVL=4] ---
 N_PZ_19996 = !Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & 
    N_PZ_19995;		"--- [PT=1, FI=2, LVL=5] ---
 N_PZ_19997 = !Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.Q & 
    N_PZ_19996;		"--- [PT=1, FI=2, LVL=6] ---
 N_PZ_19998 = !Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0011_xor0000.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_19999 = !Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000.Q & 
    N_PZ_19997;		"--- [PT=1, FI=2, LVL=7] ---
 N_PZ_20000 = !Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001.Q & 
    N_PZ_19999;		"--- [PT=1, FI=2, LVL=8] ---
 N_PZ_20001 = N_PZ_19998 & N_PZ_20000;		"--- [PT=1, FI=2, LVL=9] ---
 N_PZ_20002 = !Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.Q & 
    N_PZ_20001;		"--- [PT=1, FI=2, LVL=10] ---
 N_PZ_20003 = !Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.Q & 
    N_PZ_20002;		"--- [PT=1, FI=2, LVL=11] ---
 N_PZ_20004 = !Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & 
    N_PZ_20003;		"--- [PT=1, FI=2, LVL=12] ---
 N_PZ_20005 = !Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0010_xor0001.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_20006 = N_PZ_20004 & N_PZ_20005;		"--- [PT=1, FI=2, LVL=13] ---
 N_PZ_20007 = !Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000.Q & 
    N_PZ_20006;		"--- [PT=1, FI=2, LVL=14] ---
 N_PZ_20008 = Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q
      # !Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_20009 = I2/curstate_FSM_FFd38.Q
      # I2/curstate_FSM_FFd41.Q;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_20010 = N_PZ_20009
      # I2/curstate_FSM_FFd39.Q;		"--- [PT=2, FI=2, LVL=2] ---
 N_PZ_20011 = !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & 
    N_PZ_20007;		"--- [PT=1, FI=2, LVL=15] ---
 N_PZ_20012 = !aen & N_PZ_20011;		"--- [PT=1, FI=2, LVL=16] ---
 N_PZ_20013 = !Mcompar_page_register_sel_cmp_eq0000_or0002_xor0001 & 
    N_PZ_15869;		"--- [PT=1, FI=2, LVL=3] ---
 N_PZ_20014 = N_PZ_20012 & N_PZ_20013;		"--- [PT=1, FI=2, LVL=17] ---
 N_PZ_20015 = N_PZ_19705
      # I2/curstate_FSM_FFd36.Q;		"--- [PT=2, FI=2, LVL=2] ---
 N_PZ_20017 = N_PZ_20204
      # N_PZ_20015;		"--- [PT=2, FI=2, LVL=4] ---
 N_PZ_20018 = N_PZ_19991
      # N_PZ_19986;		"--- [PT=2, FI=2, LVL=3] ---
 N_PZ_20019 = Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & 
    N_PZ_20014;		"--- [PT=1, FI=2, LVL=18] ---
 N_PZ_20020 = aen
      # reset;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_20021 = !Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q
      # !Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_20022 = !address_max<3>.PIN & !N_PZ_15836
    ;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_20023 = !N_PZ_19990 & N_PZ_20022;		"--- [PT=1, FI=2, LVL=3] ---
 N_PZ_20024 = !iowr & N_PZ_20019;		"--- [PT=1, FI=2, LVL=19] ---
 N_PZ_20025 = !master_enable & !data_out_enable.Q
    ;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_20026 = N_PZ_20132
      # read_led_register;		"--- [PT=2, FI=2, LVL=7] ---
 N_PZ_20028 = !I2/curstate_FSM_FFd12.Q & !I2/curstate_FSM_FFd48.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_20029 = !I2/curstate_FSM_FFd46.Q & N_PZ_19754
    ;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_20030 = N_PZ_19751 & N_PZ_20028;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_20031 = N_PZ_20029 & N_PZ_20030;		"--- [PT=1, FI=2, LVL=3] ---
 N_PZ_20033 = !I2/curstate_FSM_FFd3.Q & N_PZ_20031
    ;		"--- [PT=1, FI=2, LVL=4] ---
 N_PZ_20034 = N_PZ_19808 & N_PZ_19811;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_20035 = !I2/curstate_FSM_FFd9.Q & N_PZ_15952
    ;		"--- [PT=1, FI=2, LVL=3] ---
 N_PZ_20036 = N_PZ_20034 & N_PZ_20035;		"--- [PT=1, FI=2, LVL=4] ---
 N_PZ_20037 = N_PZ_20033 & N_PZ_20036;		"--- [PT=1, FI=2, LVL=5] ---
 N_PZ_20038 = !I2/curstate_FSM_FFd17.Q & !I2/curstate_FSM_FFd22.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_20039 = !I2/curstate_FSM_FFd19.Q & N_PZ_20038
    ;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_20040 = !I2/curstate_FSM_FFd24.Q & !I2/curstate_FSM_FFd30.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_20041 = N_PZ_20039 & N_PZ_20040;		"--- [PT=1, FI=2, LVL=3] ---
 N_PZ_20042 = !I2/curstate_FSM_FFd29.Q & N_PZ_20041
    ;		"--- [PT=1, FI=2, LVL=4] ---
 N_PZ_20043 = !I2/curstate_FSM_FFd27.Q & !I2/curstate_FSM_FFd28.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_20044 = !I2/curstate_FSM_FFd26.Q & N_PZ_20043
    ;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_20045 = !I2/curstate_FSM_FFd20.Q & N_PZ_20042
    ;		"--- [PT=1, FI=2, LVL=5] ---
 N_PZ_20046 = !I2/curstate_FSM_FFd18.Q & N_PZ_20045
    ;		"--- [PT=1, FI=2, LVL=6] ---
 N_PZ_20047 = mode_register<4>.Q
      # mode_register<3>.Q;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_20048 = !mode_register<6>.Q
      # mode_register<5>.Q;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_20049 = !Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q
      # Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.Q
    ;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_20050 = !reg_rd.Q
      # !adr_latched<3>.Q;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_20051 = !address_max<1>.PIN
      # !address_max<2>.PIN;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_20052 = N_PZ_20047
      # mode_register<7>.Q;		"--- [PT=2, FI=2, LVL=2] ---
 N_PZ_20053 = N_PZ_20051
      # !address_max<0>.PIN;		"--- [PT=2, FI=2, LVL=2] ---
 N_PZ_20054 = N_PZ_20052
      # N_PZ_20048;		"--- [PT=2, FI=2, LVL=3] ---
 N_PZ_20055 = SFDecomp_20 & N_PZ_20046;		"--- [PT=1, FI=2, LVL=7] ---
 N_PZ_20056 = N_PZ_20044 & N_PZ_20055;		"--- [PT=1, FI=2, LVL=8] ---
 N_PZ_20057 = N_PZ_20037 & N_PZ_20056;		"--- [PT=1, FI=2, LVL=9] ---
 N_PZ_20058 = read_id1_register
      # read_jumper_register;		"--- [PT=2, FI=2, LVL=7] ---
 N_PZ_20059 = N_PZ_20021
      # N_PZ_19986;		"--- [PT=2, FI=2, LVL=2] ---
 N_PZ_20060 = !N_PZ_20017 & N_PZ_20057;		"--- [PT=1, FI=2, LVL=10] ---
 N_PZ_20061 = N27
      # read_id2_register;		"--- [PT=2, FI=2, LVL=7] ---
 N_PZ_20062 = read_page_register
      # read_mode_register;		"--- [PT=2, FI=2, LVL=7] ---
 N_PZ_20063 = N_PZ_15836
      # !I2/curstate_FSM_FFd46.Q;		"--- [PT=2, FI=2, LVL=2] ---
 N_PZ_20064 = N_PZ_20026
      # I6/data_nvram2cpu_and0000;		"--- [PT=2, FI=2, LVL=8] ---
 N_PZ_20065 = N_PZ_20061
      # N_PZ_20058;		"--- [PT=2, FI=2, LVL=8] ---
 N_PZ_20066 = N_PZ_20064
      # N_PZ_20062;		"--- [PT=2, FI=2, LVL=9] ---
 N_PZ_20067 = N_PZ_20066
      # N_PZ_20065;		"--- [PT=2, FI=2, LVL=10] ---
 N_PZ_20068 = !N_PZ_15832 & N_PZ_20024;		"--- [PT=1, FI=2, LVL=20] ---
 N_PZ_20069 = !N_PZ_20008 & N_PZ_20024;		"--- [PT=1, FI=2, LVL=20] ---
 N_PZ_20070 = N_PZ_15883
      # !Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q
    ;		"--- [PT=2, FI=2, LVL=2] ---
 N_PZ_20071 = Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q
      # !I2/curstate_FSM_FFd47.Q;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_20073 = !address_max<3>.PIN & N_PZ_19990
      # address_max<3>.PIN & N_PZ_20053;		"--- [PT=2, FI=3, LVL=3] ---
 N_PZ_20074 = N_PZ_20053
      # !address_max<3>.PIN;		"--- [PT=2, FI=2, LVL=3] ---
 N_PZ_20075 = N_PZ_20073
      # N_PZ_20063;		"--- [PT=2, FI=2, LVL=4] ---
 N_PZ_20076 = !I2/curstate_FSM_FFd32.Q & !I2/curstate_FSM_FFd35.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_20077 = I2/curstate_FSM_FFd46.Q & !I2/curstate_FSM_FFd35.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_20078 = !I2/curstate_FSM_FFd33.Q & !I2/curstate_FSM_FFd34.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_20079 = N_PZ_15883
      # Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q
    ;		"--- [PT=2, FI=2, LVL=2] ---
 N_PZ_20080 = !iord
      # !iowr;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_20082 = !N_PZ_19988 & !N_PZ_20049
      # !Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & !N_PZ_20059
    ;		"--- [PT=2, FI=4, LVL=3] ---
 N_PZ_20083 = N_PZ_20021
      # !Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q
    ;		"--- [PT=2, FI=2, LVL=2] ---
 N_PZ_20084 = N_PZ_20070
      # N_PZ_20049;		"--- [PT=2, FI=2, LVL=3] ---
 N_PZ_20085 = N_PZ_20071
      # N_PZ_20050;		"--- [PT=2, FI=2, LVL=2] ---
 N_PZ_20086 = N_PZ_20083
      # N_PZ_20050;		"--- [PT=2, FI=2, LVL=3] ---
 N_PZ_20087 = !N_PZ_15832 & !N_PZ_19988;		"--- [PT=1, FI=2, LVL=3] ---
 N_PZ_20090 = N_PZ_20076 & N_PZ_20078;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_20094 = reg_wr.Q
      # !I2/curstate_FSM_FFd47.Q;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_20096 = N_PZ_15895
      # N_PZ_15832;		"--- [PT=2, FI=2, LVL=2] ---
 N_PZ_20098 = I2/curstate_FSM_FFd11.Q
      # I2/curstate_FSM_FFd1.Q;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_20099 = N_PZ_19991
      # !I2/curstate_FSM_FFd47.Q;		"--- [PT=2, FI=2, LVL=3] ---
 N_PZ_20100 = N_PZ_19991
      # N_PZ_15883;		"--- [PT=2, FI=2, LVL=3] ---
 N_PZ_20101 = N_PZ_20021
      # N_PZ_15895;		"--- [PT=2, FI=2, LVL=2] ---
 N_PZ_20102 = !N_PZ_15832 & !N_PZ_19986
      # !N_PZ_20059;		"--- [PT=2, FI=3, LVL=3] ---
 N_PZ_20103 = N_PZ_20070
      # N_PZ_20008;		"--- [PT=2, FI=2, LVL=3] ---
 N_PZ_20104 = !N_PZ_20085
      # !N_PZ_20079;		"--- [PT=2, FI=2, LVL=3] ---
 N_PZ_20105 = N_PZ_20071
      # N_PZ_20059;		"--- [PT=2, FI=2, LVL=3] ---
 N_PZ_20106 = N_PZ_20074
      # N_PZ_20063;		"--- [PT=2, FI=2, LVL=4] ---
 N_PZ_20107 = N_PZ_20079
      # N_PZ_20008;		"--- [PT=2, FI=2, LVL=3] ---
 N_PZ_20108 = N_PZ_20085
      # N_PZ_20008;		"--- [PT=2, FI=2, LVL=3] ---
 N_PZ_20109 = N_PZ_20094
      # N_PZ_20018;		"--- [PT=2, FI=2, LVL=4] ---
 N_PZ_20111 = N_PZ_20098
      # I2/curstate_FSM_FFd40.Q;		"--- [PT=2, FI=2, LVL=2] ---
 N_PZ_20112 = N_PZ_20099
      # N_PZ_20050;		"--- [PT=2, FI=2, LVL=4] ---
 N_PZ_20132 = !Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & !
    N_PZ_19988;		"--- [PT=1, FI=2, LVL=3] ---
 N_PZ_20133 = !I2/curstate_FSM_FFd4.Q & N_PZ_20090
    ;		"--- [PT=1, FI=2, LVL=3] ---
 N_PZ_20134 = !I2/curstate_FSM_FFd14.Q & !I2/curstate_FSM_FFd16.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_20160 = address_isa<18> & !address_isa<17> & mode_register<2>.Q
      # !address_isa<18> & !N_PZ_20178;		"--- [PT=2, FI=4, LVL=2] ---
 N_PZ_20162 = !address_isa<16> & !mode_register<1>.Q
      # address_isa<16> & mode_register<1>.Q;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_20163 = address_isa<22> & address_isa<20> & address_isa<18> & 
    address_isa<21> & address_isa<17> & N_PZ_20054 & !N_PZ_20166
      # !address_isa<23> & mode_register<0>.Q & N_PZ_20160 & !N_PZ_20212
    ;		"--- [PT=2, FI=11, LVL=6] ---
 N_PZ_20165 = N_PZ_20160 & !N_PZ_20173 & !N_PZ_20205 & N_PZ_20208
      # address_isa<15> & N_PZ_20163;		"--- [PT=2, FI=6, LVL=7] ---
 N_PZ_20166 = !address_isa<16>
      # !address_isa<23>;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_20168 = N_PZ_20020
      # !address_isa<19>;		"--- [PT=2, FI=2, LVL=2] ---
 N_PZ_20170 = address_isa<21>
      # address_isa<20>;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_20171 = N_PZ_20170
      # address_isa<22>;		"--- [PT=2, FI=2, LVL=2] ---
 N_PZ_20173 = N_PZ_20171
      # N_PZ_20054;		"--- [PT=2, FI=2, LVL=4] ---
 N_PZ_20174 = N_PZ_20165 & !N_PZ_20168
      # nvram_cs;		"--- [PT=2, FI=3, LVL=8] ---
 N_PZ_20178 = mode_register<2>.Q
      # !address_isa<17>;		"--- [PT=2, FI=2, LVL=1] ---
 N_PZ_20179 = N_PZ_20020
      # !N24;		"--- [PT=2, FI=2, LVL=5] ---
 N_PZ_20181 = !ale & N_PZ_19992;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_20183 = !Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0000.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_20184 = !Mcompar_id1_register_sel_cmp_eq0000_or0005_xor0000.Q & 
    N_PZ_20005;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_20185 = !Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0000.Q & 
    N_PZ_19998;		"--- [PT=1, FI=2, LVL=2] ---
 N_PZ_20186 = !Mcompar_id1_register_sel_cmp_eq0000_or0007_xor0001.Q & 
    N_PZ_20185;		"--- [PT=1, FI=2, LVL=3] ---
 N_PZ_20188 = N_PZ_20183 & N_PZ_20186;		"--- [PT=1, FI=2, LVL=4] ---
 N_PZ_20189 = !Mcompar_id1_register_sel_cmp_eq0000_or0003_xor0001.Q & 
    N_PZ_20188;		"--- [PT=1, FI=2, LVL=5] ---
 N_PZ_20197 = !Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & 
    adr_latched<6>.Q;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_20204 = N_PZ_20010
      # N_PZ_19704;		"--- [PT=2, FI=2, LVL=3] ---
 N_PZ_20205 = !N_PZ_20162
      # mode_register<0>.Q;		"--- [PT=2, FI=2, LVL=2] ---
 N_PZ_20208 = !address_isa<23> & !address_isa<15>
    ;		"--- [PT=1, FI=2, LVL=1] ---
 N_PZ_20211 = N_PZ_15895
      # reg_wr.Q;		"--- [PT=2, FI=2, LVL=2] ---
 N_PZ_20212 = N_PZ_20173
      # !N_PZ_20162;		"--- [PT=2, FI=2, LVL=5] ---
 N_PZ_20215 = N_PZ_20204
      # N_PZ_20015;		"--- [PT=2, FI=2, LVL=4] ---
 N_PZ_20217 = N_PZ_20211
      # N_PZ_20049;		"--- [PT=2, FI=2, LVL=3] ---
 N_PZ_20239 = !cw7 & !N_PZ_20049
      # !N_PZ_20008;		"--- [PT=2, FI=3, LVL=2] ---
 SFDecomp_20 = !I2/curstate_FSM_FFd31.Q & !I2/curstate_FSM_FFd21.Q & !
    I2/curstate_FSM_FFd23.Q & !I2/curstate_FSM_FFd25.Q & N_PZ_20133
    ;		"--- [PT=1, FI=5, LVL=4] ---
 SFDecomp_81 = !I2/curstate_FSM_FFd23.Q & !I2/curstate_FSM_FFd25.Q & !
    N_PZ_20010 & N_PZ_20029 & N_PZ_20046 & N_PZ_20076 & !N_PZ_20111
    ;		"--- [PT=1, FI=7, LVL=7] ---
 address_max<0>.CLK = load_address.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<0>.D = data_isa_latched<0>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<0>.OE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 address_max<1>.CLK = load_address.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<1>.D = data_isa_latched<1>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<1>.OE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 address_max<2>.CLK = load_address.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<2>.D = data_isa_latched<2>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<2>.OE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 address_max<3>.CLK = load_address.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<3>.D = data_isa_latched<3>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<3>.OE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 address_max<4>.CLK = load_address.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<4>.D = data_isa_latched<4>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<4>.OE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 address_max<5>.CLK = load_address.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<5>.D = data_isa_latched<5>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<5>.OE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 address_max<6>.CLK = load_address.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<6>.D = data_isa_latched<6>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<6>.OE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 address_max<7>.CLK = load_address.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<7>.D = data_isa_latched<7>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 address_max<7>.OE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
! adr_latched<3>.CLK = ale;		"--- [PT=1, FI=1, LVL=1] ---
 adr_latched<3>.D = address_isa<3>;		"--- [PT=1, FI=1, LVL=1] ---
! adr_latched<5>.CLK = ale;		"--- [PT=1, FI=1, LVL=1] ---
 adr_latched<5>.D = address_isa<5>;		"--- [PT=1, FI=1, LVL=1] ---
! adr_latched<6>.CLK = ale;		"--- [PT=1, FI=1, LVL=1] ---
 adr_latched<6>.D = address_isa<6>;		"--- [PT=1, FI=1, LVL=1] ---
! adr_latched<8>.CLK = ale;		"--- [PT=1, FI=1, LVL=1] ---
 adr_latched<8>.D = address_isa<8>;		"--- [PT=1, FI=1, LVL=1] ---
! bale.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 bale.D = I2/bale_pre.Q;		"--- [PT=1, FI=1, LVL=1] ---
 bale.OE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
! brd.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 brd.D = I2/brd_pre.Q;		"--- [PT=1, FI=1, LVL=1] ---
 brd.OE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
! bwr.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 bwr.D = I2/bwr_pre.Q;		"--- [PT=1, FI=1, LVL=1] ---
 bwr.OE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 cs = !ale & cw6 & !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & 
    Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & !adr_latched<5>.Q
     & !adr_latched<6>.Q & N_PZ_19992 & N_PZ_20184 & N_PZ_20189
      # !ale & !cw6 & Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & 
    Mcompar_id1_register_sel_cmp_eq0000_or0004_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & !adr_latched<5>.Q
     & !adr_latched<6>.Q & N_PZ_19992 & N_PZ_20184 & N_PZ_20189
    ;		"--- [PT=2, FI=13, LVL=6] ---
! data_isa<0> = !wdt_enable.Q & N_PZ_15832 & !N_PZ_19988
      # !xp_address<0> & N_PZ_20087
      # N27 & N_PZ_15832
      # N27 & !data_max_reg_in<0>.Q
      # read_page_register & !page_register<0>.Q
      # read_mode_register & !mode_register<0>.Q
      # !nvram_data<0>.PIN & I6/data_nvram2cpu_and0000
      # read_jumper_register
      # read_led_register;		"--- [PT=9, FI=15, LVL=7] ---
 data_isa<0>.OE = N_PZ_20067;		"--- [PT=1, FI=1, LVL=11] ---
! data_isa<10> = !data_max_reg_in<10>.Q & !N_PZ_20018
    ;		"--- [PT=1, FI=2, LVL=4] ---
 data_isa<10>.OE = N27;		"--- [PT=1, FI=1, LVL=5] ---
! data_isa<11> = !data_max_reg_in<11>.Q & !N_PZ_20018
    ;		"--- [PT=1, FI=2, LVL=4] ---
 data_isa<11>.OE = N27;		"--- [PT=1, FI=1, LVL=5] ---
! data_isa<12> = !data_max_reg_in<12>.Q & !N_PZ_20018
    ;		"--- [PT=1, FI=2, LVL=4] ---
 data_isa<12>.OE = N27;		"--- [PT=1, FI=1, LVL=5] ---
! data_isa<13> = !data_max_reg_in<13>.Q & !N_PZ_20018
    ;		"--- [PT=1, FI=2, LVL=4] ---
 data_isa<13>.OE = N27;		"--- [PT=1, FI=1, LVL=5] ---
! data_isa<14> = !data_max_reg_in<14>.Q & !N_PZ_20018
    ;		"--- [PT=1, FI=2, LVL=4] ---
 data_isa<14>.OE = N27;		"--- [PT=1, FI=1, LVL=5] ---
! data_isa<15> = !data_max_reg_in<15>.Q & !N_PZ_20018
    ;		"--- [PT=1, FI=2, LVL=4] ---
 data_isa<15>.OE = N27;		"--- [PT=1, FI=1, LVL=5] ---
! data_isa<1> = !xp_address<1> & N_PZ_20132
      # !data_max_reg_in<1>.Q & !N_PZ_20018
      # Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.Q & !N_PZ_19988
    
      # read_page_register & !page_register<1>.Q
      # read_mode_register & !mode_register<1>.Q
      # read_jumper_register & base_addr_jp<0>
      # I6/data_nvram2cpu_and0000 & !nvram_data<1>.PIN
      # !N_PZ_20059
      # read_id2_register;		"--- [PT=9, FI=16, LVL=7] ---
 data_isa<1>.OE = N_PZ_20067;		"--- [PT=1, FI=1, LVL=11] ---
! data_isa<2> = !data_max_reg_in<2>.Q & !N_PZ_20018
      # N_PZ_15832 & !N_PZ_19988
      # !xp_address<2> & !N_PZ_19988
      # read_page_register & !page_register<2>.Q
      # read_mode_register & !mode_register<2>.Q
      # read_jumper_register & base_addr_jp<1>
      # I6/data_nvram2cpu_and0000 & !nvram_data<2>.PIN
      # !N_PZ_20059
      # read_id2_register
      # read_led_register;		"--- [PT=10, FI=16, LVL=7] ---
 data_isa<2>.OE = N_PZ_20067;		"--- [PT=1, FI=1, LVL=11] ---
! data_isa<3> = !xp_address<3> & N_PZ_20087
      # !data_max_reg_in<3>.Q & !N_PZ_20018
      # !N_PZ_19988 & !N_PZ_20008
      # read_page_register & !page_register<3>.Q
      # read_mode_register & !mode_register<3>.Q
      # I6/data_nvram2cpu_and0000 & !nvram_data<3>.PIN
      # N_PZ_20082
      # read_id1_register
      # read_jumper_register
      # read_led_register;		"--- [PT=10, FI=16, LVL=7] ---
 data_isa<3>.OE = N_PZ_20067;		"--- [PT=1, FI=1, LVL=11] ---
! data_isa<4> = !xp_address<4> & N_PZ_20087
      # !data_max_reg_in<4>.Q & !N_PZ_20018
      # !N_PZ_19988 & !N_PZ_20008
      # read_page_register & !page_register<4>.Q
      # read_mode_register & !mode_register<4>.Q
      # I6/data_nvram2cpu_and0000 & !nvram_data<4>.PIN
      # N_PZ_20082
      # read_led_register;		"--- [PT=8, FI=14, LVL=7] ---
 data_isa<4>.OE = N_PZ_20067;		"--- [PT=1, FI=1, LVL=11] ---
! data_isa<5> = !data_max_reg_in<5>.Q & !N_PZ_20018
      # N_PZ_15832 & !N_PZ_19988
      # !xp_address<5> & !N_PZ_19988
      # read_page_register & !page_register<5>.Q
      # read_mode_register & !mode_register<5>.Q
      # I6/data_nvram2cpu_and0000 & !nvram_data<5>.PIN
      # !N_PZ_20059
      # read_jumper_register
      # read_id2_register
      # read_led_register;		"--- [PT=10, FI=15, LVL=7] ---
 data_isa<5>.OE = N_PZ_20067;		"--- [PT=1, FI=1, LVL=11] ---
! data_isa<6> = !cw6 & Mcompar_id2_register_sel_cmp_eq0000_or0000_xor0001.Q & !
    N_PZ_19988
      # !xp_address<6> & N_PZ_20132
      # !data_max_reg_in<6>.Q & !N_PZ_20018
      # Mcompar_page_register_sel_cmp_eq0000_or0000_xor0000.Q & !N_PZ_19988
    
      # read_page_register & !page_register<6>.Q
      # read_mode_register & !mode_register<6>.Q
      # I6/data_nvram2cpu_and0000 & !nvram_data<6>.PIN
      # read_jumper_register
      # read_led_register;		"--- [PT=9, FI=16, LVL=7] ---
 data_isa<6>.OE = N_PZ_20067;		"--- [PT=1, FI=1, LVL=11] ---
! data_isa<7> = !ale & !Mcompar_page_register_sel_cmp_eq0000_or0002_xor0001 & !
    aen & !iord & !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & N_PZ_15869 & !
    N_PZ_19991 & N_PZ_19992 & N_PZ_20184 & N_PZ_20189
      # !N_PZ_19988 & N_PZ_20239
      # !xp_address<7> & N_PZ_20087
      # !data_max_reg_in<7>.Q & !N_PZ_20018
      # read_page_register & !page_register<7>.Q
      # read_mode_register & !mode_register<7>.Q
      # I6/data_nvram2cpu_and0000 & !nvram_data<7>.PIN
      # read_jumper_register
      # read_led_register;		"--- [PT=9, FI=28, LVL=7] ---
 data_isa<7>.OE = N_PZ_20067;		"--- [PT=1, FI=1, LVL=11] ---
! data_isa<8> = !data_max_reg_in<8>.Q & !N_PZ_20018
    ;		"--- [PT=1, FI=2, LVL=4] ---
 data_isa<8>.OE = N27;		"--- [PT=1, FI=1, LVL=5] ---
! data_isa<9> = !data_max_reg_in<9>.Q & !N_PZ_20018
    ;		"--- [PT=1, FI=2, LVL=4] ---
 data_isa<9>.OE = N27;		"--- [PT=1, FI=1, LVL=5] ---
 data_isa_latched<0>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<0>.D = data_isa<0>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<10>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<10>.D = data_isa<10>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<11>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<11>.D = data_isa<11>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<12>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<12>.D = data_isa<12>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<13>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<13>.D = data_isa<13>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<14>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<14>.D = data_isa<14>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<15>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<15>.D = data_isa<15>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<1>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<1>.D = data_isa<1>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<2>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<2>.D = data_isa<2>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<3>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<3>.D = data_isa<3>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<4>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<4>.D = data_isa<4>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<5>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<5>.D = data_isa<5>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<6>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<6>.D = data_isa<6>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<7>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<7>.D = data_isa<7>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<8>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<8>.D = data_isa<8>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<9>.CLK = reg_wr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_isa_latched<9>.D = data_isa<9>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<0>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<0>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<0>.D = data_isa_latched<0>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<0>.OE = N_PZ_20025;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<10>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<10>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<10>.D = data_isa_latched<10>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<10>.OE = N_PZ_20025;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<11>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<11>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<11>.D = data_isa_latched<11>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<11>.OE = N_PZ_20025;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<12>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<12>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<12>.D = data_isa_latched<12>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<12>.OE = N_PZ_20025;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<13>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<13>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<13>.D = data_isa_latched<13>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<13>.OE = N_PZ_20025;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<14>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<14>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<14>.D = data_isa_latched<14>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<14>.OE = N_PZ_20025;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<15>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<15>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<15>.D = data_isa_latched<15>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<15>.OE = N_PZ_20025;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<1>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<1>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<1>.D = data_isa_latched<1>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<1>.OE = N_PZ_20025;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<2>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<2>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<2>.D = data_isa_latched<2>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<2>.OE = N_PZ_20025;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<3>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<3>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<3>.D = data_isa_latched<3>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<3>.OE = N_PZ_20025;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<4>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<4>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<4>.D = data_isa_latched<4>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<4>.OE = N_PZ_20025;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<5>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<5>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<5>.D = data_isa_latched<5>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<5>.OE = N_PZ_20025;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<6>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<6>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<6>.D = data_isa_latched<6>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<6>.OE = N_PZ_20025;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<7>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<7>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<7>.D = data_isa_latched<7>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<7>.OE = N_PZ_20025;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<8>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<8>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<8>.D = data_isa_latched<8>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<8>.OE = N_PZ_20025;		"--- [PT=1, FI=1, LVL=3] ---
 data_max<9>.CE = !master_enable;		"--- [PT=1, FI=1, LVL=2] ---
 data_max<9>.CLK = I2/load_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<9>.D = data_isa_latched<9>.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max<9>.OE = N_PZ_20025;		"--- [PT=1, FI=1, LVL=3] ---
 data_max_reg_in<0>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
! data_max_reg_in<0>.D = N_PZ_20023
      # !data_max<0>.PIN;		"--- [PT=2, FI=2, LVL=4] ---
 data_max_reg_in<10>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<10>.D = N_PZ_20023
      # data_max<10>.PIN;		"--- [PT=2, FI=2, LVL=4] ---
 data_max_reg_in<11>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<11>.D = N_PZ_20023
      # data_max<11>.PIN;		"--- [PT=2, FI=2, LVL=4] ---
 data_max_reg_in<12>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<12>.D = N_PZ_20023
      # data_max<12>.PIN;		"--- [PT=2, FI=2, LVL=4] ---
 data_max_reg_in<13>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<13>.D = N_PZ_20023
      # data_max<13>.PIN;		"--- [PT=2, FI=2, LVL=4] ---
 data_max_reg_in<14>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<14>.D = N_PZ_20023
      # data_max<14>.PIN;		"--- [PT=2, FI=2, LVL=4] ---
 data_max_reg_in<15>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<15>.D = N_PZ_20023
      # data_max<15>.PIN;		"--- [PT=2, FI=2, LVL=4] ---
 data_max_reg_in<1>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<1>.D = N_PZ_20023
      # data_max<1>.PIN;		"--- [PT=2, FI=2, LVL=4] ---
 data_max_reg_in<2>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<2>.D = N_PZ_20023
      # data_max<2>.PIN;		"--- [PT=2, FI=2, LVL=4] ---
 data_max_reg_in<3>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<3>.D = N_PZ_20023
      # data_max<3>.PIN;		"--- [PT=2, FI=2, LVL=4] ---
 data_max_reg_in<4>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<4>.D = N_PZ_20023
      # data_max<4>.PIN;		"--- [PT=2, FI=2, LVL=4] ---
 data_max_reg_in<5>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<5>.D = N_PZ_20023
      # data_max<5>.PIN;		"--- [PT=2, FI=2, LVL=4] ---
 data_max_reg_in<6>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<6>.D = N_PZ_20023
      # data_max<6>.PIN;		"--- [PT=2, FI=2, LVL=4] ---
 data_max_reg_in<7>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<7>.D = N_PZ_20023
      # data_max<7>.PIN;		"--- [PT=2, FI=2, LVL=4] ---
 data_max_reg_in<8>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<8>.D = N_PZ_20023
      # data_max<8>.PIN;		"--- [PT=2, FI=2, LVL=4] ---
 data_max_reg_in<9>.CLK = load_buffer.Q;		"--- [PT=1, FI=1, LVL=1] ---
 data_max_reg_in<9>.D = N_PZ_20023
      # data_max<9>.PIN;		"--- [PT=2, FI=2, LVL=4] ---
! data_out_enable.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 data_out_enable.D = I2/data_out_enable_pre.Q;		"--- [PT=1, FI=1, LVL=1] ---
 direction_245.AP = 0;
! direction_245.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 direction_245.D = !I2/data_out_enable_pre.Q;		"--- [PT=1, FI=1, LVL=1] ---
! iocs16 = cs & !adr_latched<3>.Q & !N_PZ_19991 & N_PZ_20080
    ;		"--- [PT=1, FI=4, LVL=7] ---
 iq_o_syn = !iq_i_syn;		"--- [PT=1, FI=1, LVL=1] ---
 led_kvr.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 led_kvr.D = I2/led_kvr.Q;		"--- [PT=1, FI=1, LVL=1] ---
 led_lpt.CLK = I2/write_lpt_en.Q;		"--- [PT=1, FI=1, LVL=1] ---
 led_lpt.D = data_isa_latched<3>.Q;		"--- [PT=1, FI=1, LVL=1] ---
! led_master_enable = master_enable2.Q & master_enable1.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 led_pwr_good_tps = !pwr_good_tps;		"--- [PT=1, FI=1, LVL=1] ---
 led_rad.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 led_rad.D = !master_enable & led_rad_sig.Q;		"--- [PT=1, FI=2, LVL=2] ---
! led_rad_sig.CLK = bale.Q;		"--- [PT=1, FI=1, LVL=1] ---
 led_rad_sig.T = 1;
 led_wdt = !wdt_sig_stari;		"--- [PT=1, FI=1, LVL=1] ---
! load_address.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 load_address.D = I2/load_address_pre.Q;		"--- [PT=1, FI=1, LVL=1] ---
! load_buffer.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 load_buffer.D = I2/load_buffer_pre.Q;		"--- [PT=1, FI=1, LVL=1] ---
 master_enable = master_enable2.Q & master_enable1.Q
    ;		"--- [PT=1, FI=2, LVL=1] ---
 master_enable1.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
! master_enable1.D = !reset & !wdt_out_stari & ms_in.Q
      # xp_present_in.Q;		"--- [PT=2, FI=4, LVL=1] ---
 master_enable2.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 master_enable2.T = !master_enable2.Q & ms_in.Q & N_PZ_20086
      # master_enable2.Q & !N_PZ_20086;		"--- [PT=2, FI=3, LVL=4] ---
 mode_register<0>.D = data_isa<0>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 mode_register<0>.LH = N_PZ_20069;		"--- [PT=1, FI=1, LVL=21] ---
 mode_register<1>.D = data_isa<1>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 mode_register<1>.LH = N_PZ_20069;		"--- [PT=1, FI=1, LVL=21] ---
 mode_register<2>.D = data_isa<2>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 mode_register<2>.LH = N_PZ_20069;		"--- [PT=1, FI=1, LVL=21] ---
 mode_register<3>.D = data_isa<3>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 mode_register<3>.LH = N_PZ_20069;		"--- [PT=1, FI=1, LVL=21] ---
 mode_register<4>.D = data_isa<4>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 mode_register<4>.LH = N_PZ_20069;		"--- [PT=1, FI=1, LVL=21] ---
 mode_register<5>.D = data_isa<5>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 mode_register<5>.LH = N_PZ_20069;		"--- [PT=1, FI=1, LVL=21] ---
 mode_register<6>.D = data_isa<6>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 mode_register<6>.LH = N_PZ_20069;		"--- [PT=1, FI=1, LVL=21] ---
 mode_register<7>.D = data_isa<7>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 mode_register<7>.LH = N_PZ_20069;		"--- [PT=1, FI=1, LVL=21] ---
! mrst = rst_dof_dsbl & !reset_CPU.PIN;		"--- [PT=1, FI=2, LVL=1] ---
 ms_in.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 ms_in.D = xp_address<6>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<0> = address_isa<0>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<0>.OE = !N_PZ_15911;		"--- [PT=1, FI=1, LVL=7] ---
 nvram_address<10> = address_isa<10>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<10>.OE = !N_PZ_15911;		"--- [PT=1, FI=1, LVL=7] ---
 nvram_address<11> = address_isa<11>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<11>.OE = !N_PZ_15911;		"--- [PT=1, FI=1, LVL=7] ---
 nvram_address<12> = address_isa<12>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<12>.OE = !N_PZ_15911;		"--- [PT=1, FI=1, LVL=7] ---
 nvram_address<13> = address_isa<13>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<13>.OE = !N_PZ_15911;		"--- [PT=1, FI=1, LVL=7] ---
 nvram_address<14> = address_isa<14>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<14>.OE = !N_PZ_15911;		"--- [PT=1, FI=1, LVL=7] ---
! nvram_address<15> = !address_isa<23> & !address_isa<22> & !address_isa<20>
     & !address_isa<18> & !address_isa<21> & !address_isa<16> & 
    address_isa<19> & address_isa<17> & !mode_register<2>.Q & 
    mode_register<0>.Q & !mode_register<1>.Q & !page_register<0>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & 
    address_isa<18> & !address_isa<21> & !address_isa<16> & address_isa<19> & !
    address_isa<17> & mode_register<2>.Q & mode_register<0>.Q & !
    mode_register<1>.Q & !page_register<0>.Q & !N_PZ_20020 & !N_PZ_20054
    
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & !
    address_isa<18> & !address_isa<21> & address_isa<16> & address_isa<19> & 
    address_isa<17> & !mode_register<2>.Q & mode_register<0>.Q & 
    mode_register<1>.Q & !page_register<0>.Q & !N_PZ_20020 & !N_PZ_20054
    
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & 
    address_isa<18> & !address_isa<21> & address_isa<16> & address_isa<19> & !
    address_isa<17> & mode_register<2>.Q & mode_register<0>.Q & 
    mode_register<1>.Q & !page_register<0>.Q & !N_PZ_20020 & !N_PZ_20054
    
      # address_isa<23> & address_isa<22> & address_isa<20> & address_isa<18>
     & address_isa<21> & address_isa<16> & address_isa<19> & address_isa<17>
     & !page_register<0>.Q & !N_PZ_20020 & N_PZ_20054
      # address_isa<16> & !address_isa<15> & !nvram_cs & !mode_register<1>.Q
    
      # !address_isa<16> & !address_isa<15> & !nvram_cs & mode_register<1>.Q
    
      # address_isa<18> & !address_isa<15> & !nvram_cs & !mode_register<2>.Q
    
      # !address_isa<18> & !address_isa<15> & !nvram_cs & mode_register<2>.Q
    
      # !address_isa<18> & !address_isa<17> & !address_isa<15> & !nvram_cs
    
      # address_isa<18> & address_isa<17> & !address_isa<15> & !nvram_cs
    
      # !address_isa<15> & !nvram_cs & N_PZ_20054
      # !address_isa<15> & !nvram_cs & N_PZ_20020
      # !address_isa<15> & !nvram_cs & mode_register<0>.Q
      # !address_isa<19> & !address_isa<15> & !nvram_cs
      # address_isa<21> & !address_isa<15> & !nvram_cs
      # address_isa<20> & !address_isa<15> & !nvram_cs
      # address_isa<22> & !address_isa<15> & !nvram_cs
      # address_isa<23> & !address_isa<15> & !nvram_cs
      # nvram_cs & !page_register<0>.Q
      # !address_isa<15> & !page_register<0>.Q
    ;		"--- [PT=21, FI=16, LVL=4] ---
 nvram_address<15>.OE = !N_PZ_15911;		"--- [PT=1, FI=1, LVL=7] ---
! nvram_address<16> = !address_isa<23> & !address_isa<22> & !address_isa<20>
     & !address_isa<18> & !address_isa<21> & !address_isa<16> & 
    address_isa<19> & address_isa<17> & !address_isa<15> & !mode_register<2>.Q
     & !mode_register<0>.Q & !mode_register<1>.Q & !page_register<1>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & 
    address_isa<18> & !address_isa<21> & !address_isa<16> & address_isa<19> & !
    address_isa<17> & !address_isa<15> & mode_register<2>.Q & !
    mode_register<0>.Q & !mode_register<1>.Q & !page_register<1>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & !
    address_isa<18> & !address_isa<21> & !address_isa<16> & address_isa<19> & 
    address_isa<17> & address_isa<15> & !mode_register<2>.Q & 
    mode_register<0>.Q & !mode_register<1>.Q & !page_register<1>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & 
    address_isa<18> & !address_isa<21> & !address_isa<16> & address_isa<19> & !
    address_isa<17> & address_isa<15> & mode_register<2>.Q & 
    mode_register<0>.Q & !mode_register<1>.Q & !page_register<1>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & !
    address_isa<18> & !address_isa<21> & address_isa<16> & address_isa<19> & 
    address_isa<17> & !address_isa<15> & !mode_register<2>.Q & !
    mode_register<0>.Q & mode_register<1>.Q & !page_register<1>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & 
    address_isa<18> & !address_isa<21> & address_isa<16> & address_isa<19> & !
    address_isa<17> & !address_isa<15> & mode_register<2>.Q & !
    mode_register<0>.Q & mode_register<1>.Q & !page_register<1>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & !
    address_isa<18> & !address_isa<21> & address_isa<16> & address_isa<19> & 
    address_isa<17> & address_isa<15> & !mode_register<2>.Q & 
    mode_register<0>.Q & mode_register<1>.Q & !page_register<1>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & 
    address_isa<18> & !address_isa<21> & address_isa<16> & address_isa<19> & !
    address_isa<17> & address_isa<15> & mode_register<2>.Q & 
    mode_register<0>.Q & mode_register<1>.Q & !page_register<1>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # address_isa<23> & address_isa<22> & address_isa<20> & address_isa<18>
     & address_isa<21> & address_isa<16> & address_isa<19> & address_isa<17>
     & address_isa<15> & !page_register<1>.Q & !N_PZ_20020 & N_PZ_20054
    
      # !address_isa<16> & address_isa<15> & !nvram_cs & !mode_register<0>.Q
    
      # !address_isa<16> & !address_isa<15> & !nvram_cs & mode_register<0>.Q
    
      # address_isa<18> & !address_isa<16> & !nvram_cs & !mode_register<2>.Q
    
      # !address_isa<18> & !address_isa<16> & !nvram_cs & mode_register<2>.Q
    
      # !address_isa<18> & !address_isa<16> & !address_isa<17> & !nvram_cs
    
      # address_isa<18> & !address_isa<16> & address_isa<17> & !nvram_cs
    
      # !address_isa<16> & !nvram_cs & N_PZ_20054
      # !address_isa<16> & !nvram_cs & N_PZ_20020
      # !address_isa<16> & !nvram_cs & mode_register<1>.Q
      # !address_isa<16> & !address_isa<19> & !nvram_cs
      # address_isa<21> & !address_isa<16> & !nvram_cs
      # address_isa<20> & !address_isa<16> & !nvram_cs
      # address_isa<22> & !address_isa<16> & !nvram_cs
      # address_isa<23> & !address_isa<16> & !nvram_cs
      # nvram_cs & !page_register<1>.Q;		"--- [PT=24, FI=16, LVL=4] ---
 nvram_address<16>.OE = !N_PZ_15911;		"--- [PT=1, FI=1, LVL=7] ---
! nvram_address<17> = !address_isa<23> & !address_isa<22> & !address_isa<20>
     & !address_isa<18> & !address_isa<21> & !address_isa<16> & 
    address_isa<19> & address_isa<17> & !address_isa<15> & !mode_register<2>.Q
     & !mode_register<0>.Q & !mode_register<1>.Q & !page_register<2>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & 
    address_isa<18> & !address_isa<21> & !address_isa<16> & address_isa<19> & !
    address_isa<17> & !address_isa<15> & mode_register<2>.Q & !
    mode_register<0>.Q & !mode_register<1>.Q & !page_register<2>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & !
    address_isa<18> & !address_isa<21> & !address_isa<16> & address_isa<19> & 
    address_isa<17> & address_isa<15> & !mode_register<2>.Q & 
    mode_register<0>.Q & !mode_register<1>.Q & !page_register<2>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & 
    address_isa<18> & !address_isa<21> & !address_isa<16> & address_isa<19> & !
    address_isa<17> & address_isa<15> & mode_register<2>.Q & 
    mode_register<0>.Q & !mode_register<1>.Q & !page_register<2>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & !
    address_isa<18> & !address_isa<21> & address_isa<16> & address_isa<19> & 
    address_isa<17> & !address_isa<15> & !mode_register<2>.Q & !
    mode_register<0>.Q & mode_register<1>.Q & !page_register<2>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & 
    address_isa<18> & !address_isa<21> & address_isa<16> & address_isa<19> & !
    address_isa<17> & !address_isa<15> & mode_register<2>.Q & !
    mode_register<0>.Q & mode_register<1>.Q & !page_register<2>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & !
    address_isa<18> & !address_isa<21> & address_isa<16> & address_isa<19> & 
    address_isa<17> & address_isa<15> & !mode_register<2>.Q & 
    mode_register<0>.Q & mode_register<1>.Q & !page_register<2>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & 
    address_isa<18> & !address_isa<21> & address_isa<16> & address_isa<19> & !
    address_isa<17> & address_isa<15> & mode_register<2>.Q & 
    mode_register<0>.Q & mode_register<1>.Q & !page_register<2>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # address_isa<23> & address_isa<22> & address_isa<20> & address_isa<18>
     & address_isa<21> & address_isa<16> & address_isa<19> & address_isa<17>
     & address_isa<15> & !page_register<2>.Q & !N_PZ_20020 & N_PZ_20054
    
      # !address_isa<23> & address_isa<16> & !address_isa<17> & !nvram_cs & !
    mode_register<1>.Q
      # !address_isa<16> & !address_isa<17> & address_isa<15> & !nvram_cs & !
    mode_register<0>.Q
      # !address_isa<23> & !address_isa<17> & address_isa<15> & !nvram_cs & !
    mode_register<0>.Q
      # address_isa<18> & !address_isa<16> & !address_isa<17> & !nvram_cs & !
    mode_register<2>.Q
      # !address_isa<23> & address_isa<18> & !address_isa<17> & !nvram_cs & !
    mode_register<2>.Q
      # !address_isa<16> & !address_isa<17> & !nvram_cs & N_PZ_20054
      # !address_isa<23> & !address_isa<17> & !nvram_cs & N_PZ_20054
      # !address_isa<16> & !address_isa<17> & !nvram_cs & mode_register<1>.Q
    
      # !address_isa<17> & !address_isa<15> & !nvram_cs & mode_register<0>.Q
    
      # address_isa<21> & !address_isa<16> & !address_isa<17> & !nvram_cs
    
      # address_isa<20> & !address_isa<16> & !address_isa<17> & !nvram_cs
    
      # address_isa<22> & !address_isa<16> & !address_isa<17> & !nvram_cs
    
      # !address_isa<23> & address_isa<21> & !address_isa<17> & !nvram_cs
    
      # !address_isa<23> & address_isa<20> & !address_isa<17> & !nvram_cs
    
      # !address_isa<23> & address_isa<22> & !address_isa<17> & !nvram_cs
    
      # !address_isa<17> & !nvram_cs & N_PZ_20020
      # !address_isa<19> & !address_isa<17> & !nvram_cs
      # !address_isa<18> & !address_isa<17> & !nvram_cs
      # address_isa<23> & !address_isa<17> & !nvram_cs
      # nvram_cs & !page_register<2>.Q;		"--- [PT=29, FI=16, LVL=4] ---
 nvram_address<17>.OE = !N_PZ_15911;		"--- [PT=1, FI=1, LVL=7] ---
! nvram_address<18> = !address_isa<23> & !address_isa<22> & !address_isa<20>
     & !address_isa<18> & !address_isa<21> & !address_isa<16> & 
    address_isa<19> & address_isa<17> & !address_isa<15> & !mode_register<2>.Q
     & !mode_register<0>.Q & !mode_register<1>.Q & !page_register<3>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & 
    address_isa<18> & !address_isa<21> & !address_isa<16> & address_isa<19> & !
    address_isa<17> & !address_isa<15> & mode_register<2>.Q & !
    mode_register<0>.Q & !mode_register<1>.Q & !page_register<3>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & !
    address_isa<18> & !address_isa<21> & !address_isa<16> & address_isa<19> & 
    address_isa<17> & address_isa<15> & !mode_register<2>.Q & 
    mode_register<0>.Q & !mode_register<1>.Q & !page_register<3>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & 
    address_isa<18> & !address_isa<21> & !address_isa<16> & address_isa<19> & !
    address_isa<17> & address_isa<15> & mode_register<2>.Q & 
    mode_register<0>.Q & !mode_register<1>.Q & !page_register<3>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & !
    address_isa<18> & !address_isa<21> & address_isa<16> & address_isa<19> & 
    address_isa<17> & !address_isa<15> & !mode_register<2>.Q & !
    mode_register<0>.Q & mode_register<1>.Q & !page_register<3>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & 
    address_isa<18> & !address_isa<21> & address_isa<16> & address_isa<19> & !
    address_isa<17> & !address_isa<15> & mode_register<2>.Q & !
    mode_register<0>.Q & mode_register<1>.Q & !page_register<3>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & !
    address_isa<18> & !address_isa<21> & address_isa<16> & address_isa<19> & 
    address_isa<17> & address_isa<15> & !mode_register<2>.Q & 
    mode_register<0>.Q & mode_register<1>.Q & !page_register<3>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & 
    address_isa<18> & !address_isa<21> & address_isa<16> & address_isa<19> & !
    address_isa<17> & address_isa<15> & mode_register<2>.Q & 
    mode_register<0>.Q & mode_register<1>.Q & !page_register<3>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # address_isa<23> & address_isa<22> & address_isa<20> & address_isa<18>
     & address_isa<21> & address_isa<16> & address_isa<19> & address_isa<17>
     & address_isa<15> & !page_register<3>.Q & !N_PZ_20020 & N_PZ_20054
    
      # !address_isa<18> & address_isa<16> & !nvram_cs & !mode_register<1>.Q
    
      # !address_isa<18> & !address_isa<16> & !nvram_cs & mode_register<1>.Q
    
      # !address_isa<18> & address_isa<15> & !nvram_cs & !mode_register<0>.Q
    
      # !address_isa<18> & !address_isa<15> & !nvram_cs & mode_register<0>.Q
    
      # !address_isa<18> & !nvram_cs & N_PZ_20054
      # !address_isa<18> & !nvram_cs & N_PZ_20020
      # !address_isa<18> & !nvram_cs & mode_register<2>.Q
      # !address_isa<18> & !address_isa<17> & !nvram_cs
      # !address_isa<18> & !address_isa<19> & !nvram_cs
      # !address_isa<18> & address_isa<21> & !nvram_cs
      # address_isa<20> & !address_isa<18> & !nvram_cs
      # address_isa<22> & !address_isa<18> & !nvram_cs
      # address_isa<23> & !address_isa<18> & !nvram_cs
      # nvram_cs & !page_register<3>.Q;		"--- [PT=23, FI=16, LVL=4] ---
 nvram_address<18>.OE = !N_PZ_15911;		"--- [PT=1, FI=1, LVL=7] ---
! nvram_address<19> = !address_isa<23> & !address_isa<22> & !address_isa<20>
     & !address_isa<18> & !address_isa<21> & !address_isa<16> & 
    address_isa<19> & address_isa<17> & !address_isa<15> & !mode_register<2>.Q
     & !mode_register<0>.Q & !mode_register<1>.Q & !page_register<4>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & 
    address_isa<18> & !address_isa<21> & !address_isa<16> & address_isa<19> & !
    address_isa<17> & !address_isa<15> & mode_register<2>.Q & !
    mode_register<0>.Q & !mode_register<1>.Q & !page_register<4>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & !
    address_isa<18> & !address_isa<21> & !address_isa<16> & address_isa<19> & 
    address_isa<17> & address_isa<15> & !mode_register<2>.Q & 
    mode_register<0>.Q & !mode_register<1>.Q & !page_register<4>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & 
    address_isa<18> & !address_isa<21> & !address_isa<16> & address_isa<19> & !
    address_isa<17> & address_isa<15> & mode_register<2>.Q & 
    mode_register<0>.Q & !mode_register<1>.Q & !page_register<4>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & !
    address_isa<18> & !address_isa<21> & address_isa<16> & address_isa<19> & 
    address_isa<17> & !address_isa<15> & !mode_register<2>.Q & !
    mode_register<0>.Q & mode_register<1>.Q & !page_register<4>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & 
    address_isa<18> & !address_isa<21> & address_isa<16> & address_isa<19> & !
    address_isa<17> & !address_isa<15> & mode_register<2>.Q & !
    mode_register<0>.Q & mode_register<1>.Q & !page_register<4>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & !
    address_isa<18> & !address_isa<21> & address_isa<16> & address_isa<19> & 
    address_isa<17> & address_isa<15> & !mode_register<2>.Q & 
    mode_register<0>.Q & mode_register<1>.Q & !page_register<4>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # !address_isa<23> & !address_isa<22> & !address_isa<20> & 
    address_isa<18> & !address_isa<21> & address_isa<16> & address_isa<19> & !
    address_isa<17> & address_isa<15> & mode_register<2>.Q & 
    mode_register<0>.Q & mode_register<1>.Q & !page_register<4>.Q & !
    N_PZ_20020 & !N_PZ_20054
      # address_isa<23> & address_isa<22> & address_isa<20> & address_isa<18>
     & address_isa<21> & address_isa<16> & address_isa<19> & address_isa<17>
     & address_isa<15> & !page_register<4>.Q & !N_PZ_20020 & N_PZ_20054
    
      # nvram_cs & !page_register<4>.Q
      # !address_isa<19> & !nvram_cs;		"--- [PT=11, FI=16, LVL=4] ---
 nvram_address<19>.OE = !N_PZ_15911;		"--- [PT=1, FI=1, LVL=7] ---
 nvram_address<1> = address_isa<1>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<1>.OE = !N_PZ_15911;		"--- [PT=1, FI=1, LVL=7] ---
 nvram_address<20>.D = nvram_cs & N24 & page_register<5>.Q & !N_PZ_20020
    ;		"--- [PT=1, FI=4, LVL=5] ---
! nvram_address<20>.LH = !N_PZ_20174;		"--- [PT=1, FI=1, LVL=9] ---
 nvram_address<20>.OE = !I6/Mtrien_nvram_address<20>.Q
    ;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<2> = address_isa<2>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<2>.OE = !N_PZ_15911;		"--- [PT=1, FI=1, LVL=7] ---
 nvram_address<3> = address_isa<3>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<3>.OE = !N_PZ_15911;		"--- [PT=1, FI=1, LVL=7] ---
 nvram_address<4> = address_isa<4>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<4>.OE = !N_PZ_15911;		"--- [PT=1, FI=1, LVL=7] ---
 nvram_address<5> = address_isa<5>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<5>.OE = !N_PZ_15911;		"--- [PT=1, FI=1, LVL=7] ---
 nvram_address<6> = address_isa<6>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<6>.OE = !N_PZ_15911;		"--- [PT=1, FI=1, LVL=7] ---
 nvram_address<7> = address_isa<7>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<7>.OE = !N_PZ_15911;		"--- [PT=1, FI=1, LVL=7] ---
 nvram_address<8> = address_isa<8>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<8>.OE = !N_PZ_15911;		"--- [PT=1, FI=1, LVL=7] ---
 nvram_address<9> = address_isa<9>;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_address<9>.OE = !N_PZ_15911;		"--- [PT=1, FI=1, LVL=7] ---
! nvram_ce = N24 & !N_PZ_20020;		"--- [PT=1, FI=2, LVL=5] ---
! nvram_cs = !reset & !address_isa<23> & !address_isa<22> & !address_isa<20>
     & address_isa<4> & !address_isa<18> & !address_isa<9> & !address_isa<21>
     & !address_isa<16> & !address_isa<19> & !address_isa<17> & !
    address_isa<15> & !address_isa<14> & !address_isa<12> & !address_isa<11>
     & !address_isa<7> & address_isa<6> & !address_isa<13> & address_isa<8> & !
    address_isa<10> & address_isa<5> & !aen & !base_addr_jp<1>
      # !reset & !address_isa<23> & !address_isa<22> & !address_isa<20> & 
    address_isa<4> & !address_isa<18> & !address_isa<9> & !address_isa<21> & !
    address_isa<16> & !address_isa<19> & !address_isa<17> & !address_isa<15>
     & !address_isa<14> & !address_isa<12> & !address_isa<11> & !
    address_isa<7> & address_isa<6> & !address_isa<13> & address_isa<8> & !
    address_isa<10> & !address_isa<5> & !aen & base_addr_jp<1>
    ;		"--- [PT=2, FI=23, LVL=1] ---
 nvram_data<0>.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<0>.D = data_isa<0>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<0>.OE = !I6/Mtrien_nvram_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<1>.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<1>.D = data_isa<1>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<1>.OE = !I6/Mtrien_nvram_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<2>.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<2>.D = data_isa<2>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<2>.OE = !I6/Mtrien_nvram_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<3>.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<3>.D = data_isa<3>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<3>.OE = !I6/Mtrien_nvram_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<4>.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<4>.D = data_isa<4>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<4>.OE = !I6/Mtrien_nvram_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<5>.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<5>.D = data_isa<5>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<5>.OE = !I6/Mtrien_nvram_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<6>.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<6>.D = data_isa<6>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<6>.OE = !I6/Mtrien_nvram_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<7>.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<7>.D = data_isa<7>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 nvram_data<7>.OE = !I6/Mtrien_nvram_data.Q;		"--- [PT=1, FI=1, LVL=1] ---
! nvram_oe = !reset & !aen & nvram_cs & N24 & !smemr
      # !nvram_cs & !iord & !N24
      # aen & !nvram_cs & !iord
      # reset & !nvram_cs & !iord;		"--- [PT=4, FI=6, LVL=5] ---
! nvram_we = nvram_cs & N24 & !smemw & !N_PZ_20020
      # !iowr & !nvram_cs & N_PZ_20020
      # !iowr & !nvram_cs & !N24;		"--- [PT=3, FI=5, LVL=5] ---
 page_register<0>.D = data_isa<0>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 page_register<0>.LH = N_PZ_20068;		"--- [PT=1, FI=1, LVL=21] ---
 page_register<1>.D = data_isa<1>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 page_register<1>.LH = N_PZ_20068;		"--- [PT=1, FI=1, LVL=21] ---
 page_register<2>.D = data_isa<2>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 page_register<2>.LH = N_PZ_20068;		"--- [PT=1, FI=1, LVL=21] ---
 page_register<3>.D = data_isa<3>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 page_register<3>.LH = N_PZ_20068;		"--- [PT=1, FI=1, LVL=21] ---
 page_register<4>.D = data_isa<4>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 page_register<4>.LH = N_PZ_20068;		"--- [PT=1, FI=1, LVL=21] ---
 page_register<5>.D = data_isa<5>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 page_register<5>.LH = N_PZ_20068;		"--- [PT=1, FI=1, LVL=21] ---
 page_register<6>.D = data_isa<6>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 page_register<6>.LH = N_PZ_20068;		"--- [PT=1, FI=1, LVL=21] ---
 page_register<7>.D = data_isa<7>.PIN;		"--- [PT=1, FI=1, LVL=1] ---
 page_register<7>.LH = N_PZ_20068;		"--- [PT=1, FI=1, LVL=21] ---
 read_id1_register = !ale & !
    Mcompar_page_register_sel_cmp_eq0000_or0002_xor0001 & !aen & !iord & !
    Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & N_PZ_15869 & !
    N_PZ_19991 & N_PZ_19992 & N_PZ_20184 & N_PZ_20189
    ;		"--- [PT=1, FI=14, LVL=6] ---
 read_id2_register = !ale & !aen & !iord & base_addr_jp<0> & base_addr_jp<1>
     & !Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & !
    adr_latched<3>.Q & !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & !adr_latched<5>.Q
     & N_PZ_19992 & !N_PZ_20008 & N_PZ_20184 & N_PZ_20189 & N_PZ_20197
    
      # !ale & !aen & !iord & !base_addr_jp<0> & base_addr_jp<1> & !
    Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & adr_latched<3>.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & !adr_latched<5>.Q
     & N_PZ_19992 & !N_PZ_20008 & N_PZ_20184 & N_PZ_20189 & N_PZ_20197
    
      # !ale & !aen & !iord & base_addr_jp<0> & !base_addr_jp<1> & !
    Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & !adr_latched<3>.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & adr_latched<5>.Q & 
    N_PZ_19992 & !N_PZ_20008 & N_PZ_20184 & N_PZ_20189 & N_PZ_20197
      # !ale & !aen & !iord & !base_addr_jp<0> & !base_addr_jp<1> & !
    Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & adr_latched<3>.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & adr_latched<5>.Q & 
    N_PZ_19992 & !N_PZ_20008 & N_PZ_20184 & N_PZ_20189 & N_PZ_20197
    ;		"--- [PT=4, FI=18, LVL=6] ---
 read_jumper_register = !ale & !aen & !iord & base_addr_jp<0> & 
    base_addr_jp<1> & Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & !
    adr_latched<3>.Q & !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & !adr_latched<5>.Q
     & N_PZ_19992 & !N_PZ_20049 & N_PZ_20184 & N_PZ_20189 & N_PZ_20197
    
      # !ale & !aen & !iord & !base_addr_jp<0> & base_addr_jp<1> & 
    Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & adr_latched<3>.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & !adr_latched<5>.Q
     & N_PZ_19992 & !N_PZ_20049 & N_PZ_20184 & N_PZ_20189 & N_PZ_20197
    
      # !ale & !aen & !iord & base_addr_jp<0> & !base_addr_jp<1> & 
    Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & !adr_latched<3>.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & adr_latched<5>.Q & 
    N_PZ_19992 & !N_PZ_20049 & N_PZ_20184 & N_PZ_20189 & N_PZ_20197
      # !ale & !aen & !iord & !base_addr_jp<0> & !base_addr_jp<1> & 
    Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & adr_latched<3>.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & adr_latched<5>.Q & 
    N_PZ_19992 & !N_PZ_20049 & N_PZ_20184 & N_PZ_20189 & N_PZ_20197
    ;		"--- [PT=4, FI=18, LVL=6] ---
 read_led_register = !ale & !aen & !iord & base_addr_jp<0> & base_addr_jp<1>
     & !Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & !
    adr_latched<3>.Q & !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & !adr_latched<5>.Q
     & N_PZ_19992 & !N_PZ_20021 & N_PZ_20184 & N_PZ_20189 & N_PZ_20197
    
      # !ale & !aen & !iord & !base_addr_jp<0> & base_addr_jp<1> & !
    Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & adr_latched<3>.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & !adr_latched<5>.Q
     & N_PZ_19992 & !N_PZ_20021 & N_PZ_20184 & N_PZ_20189 & N_PZ_20197
    
      # !ale & !aen & !iord & base_addr_jp<0> & !base_addr_jp<1> & !
    Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & !adr_latched<3>.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & adr_latched<5>.Q & 
    N_PZ_19992 & !N_PZ_20021 & N_PZ_20184 & N_PZ_20189 & N_PZ_20197
      # !ale & !aen & !iord & !base_addr_jp<0> & !base_addr_jp<1> & !
    Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & adr_latched<3>.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & adr_latched<5>.Q & 
    N_PZ_19992 & !N_PZ_20021 & N_PZ_20184 & N_PZ_20189 & N_PZ_20197
    ;		"--- [PT=4, FI=18, LVL=6] ---
 read_mode_register = !ale & !aen & !iord & base_addr_jp<0> & base_addr_jp<1>
     & Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & !
    adr_latched<3>.Q & !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & !adr_latched<5>.Q
     & N_PZ_19992 & !N_PZ_20008 & N_PZ_20184 & N_PZ_20189 & N_PZ_20197
    
      # !ale & !aen & !iord & !base_addr_jp<0> & base_addr_jp<1> & 
    Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & adr_latched<3>.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & !adr_latched<5>.Q
     & N_PZ_19992 & !N_PZ_20008 & N_PZ_20184 & N_PZ_20189 & N_PZ_20197
    
      # !ale & !aen & !iord & base_addr_jp<0> & !base_addr_jp<1> & 
    Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & !adr_latched<3>.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & adr_latched<5>.Q & 
    N_PZ_19992 & !N_PZ_20008 & N_PZ_20184 & N_PZ_20189 & N_PZ_20197
      # !ale & !aen & !iord & !base_addr_jp<0> & !base_addr_jp<1> & 
    Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & adr_latched<3>.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & adr_latched<5>.Q & 
    N_PZ_19992 & !N_PZ_20008 & N_PZ_20184 & N_PZ_20189 & N_PZ_20197
    ;		"--- [PT=4, FI=18, LVL=6] ---
 read_page_register = !ale & !aen & !iord & base_addr_jp<0> & base_addr_jp<1>
     & Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & !
    adr_latched<3>.Q & !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & !adr_latched<5>.Q
     & !N_PZ_15832 & N_PZ_19992 & N_PZ_20184 & N_PZ_20189 & N_PZ_20197
    
      # !ale & !aen & !iord & !base_addr_jp<0> & base_addr_jp<1> & 
    Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & adr_latched<3>.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & !adr_latched<5>.Q
     & !N_PZ_15832 & N_PZ_19992 & N_PZ_20184 & N_PZ_20189 & N_PZ_20197
    
      # !ale & !aen & !iord & base_addr_jp<0> & !base_addr_jp<1> & 
    Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & !adr_latched<3>.Q
     & !Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & adr_latched<5>.Q & !
    N_PZ_15832 & N_PZ_19992 & N_PZ_20184 & N_PZ_20189 & N_PZ_20197
      # !ale & !aen & !iord & !base_addr_jp<0> & !base_addr_jp<1> & 
    Mcompar_id1_register_sel_cmp_eq0000_or0001_xor0000.Q & adr_latched<3>.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0002_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0006_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0000.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0008_xor0001.Q & !
    Mcompar_id1_register_sel_cmp_eq0000_or0009_xor0001.Q & adr_latched<5>.Q & !
    N_PZ_15832 & N_PZ_19992 & N_PZ_20184 & N_PZ_20189 & N_PZ_20197
    ;		"--- [PT=4, FI=18, LVL=6] ---
 reg_rd.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 reg_rd.D = cs & !aen & !iord;		"--- [PT=1, FI=3, LVL=7] ---
 reg_wr.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 reg_wr.D = cs & !iowr & !aen;		"--- [PT=1, FI=3, LVL=7] ---
 reset_CPU = 0;
 reset_CPU.OE = !reset_CPU_not0001;		"--- [PT=1, FI=1, LVL=2] ---
 reset_CPU_not0001 = nvram_rst & !wdt_enable.Q
      # !wdt_out_stari & nvram_rst;		"--- [PT=2, FI=3, LVL=1] ---
 wdt_enable.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 wdt_enable.D = write_wdt_en.Q & data_isa_latched<0>.Q
      # !write_wdt_en.Q & wdt_enable.Q;		"--- [PT=2, FI=3, LVL=1] ---
! wdt_trg.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 wdt_trg.D = I2/wdt_trg_pre.Q;		"--- [PT=1, FI=1, LVL=1] ---
! write_wdt_en.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 write_wdt_en.D = I2/write_wdt_en_pre.Q;		"--- [PT=1, FI=1, LVL=1] ---
 xp_present_in.CLK = clk;		"--- [PT=1, FI=1, LVL=1] ---
 xp_present_in.D = xp_address<7>;		"--- [PT=1, FI=1, LVL=1] ---
END
