Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\samue\OneDrive\Documents\Current Classes\ECE 414\ECE414FinalGroup6\RISCProcessor\RiscProcessor\ECE414_Project_Files_2019\read_from_ram.v" into library work
Parsing module <read_from_ram>.
Analyzing Verilog file "C:\Users\samue\OneDrive\Documents\Current Classes\ECE 414\ECE414FinalGroup6\RISCProcessor\RiscProcessor\DataPath.v" into library work
Parsing module <DataPath>.
Analyzing Verilog file "C:\Users\samue\OneDrive\Documents\Current Classes\ECE 414\ECE414FinalGroup6\RISCProcessor\RiscProcessor\ControlUnit.v" into library work
Parsing module <ControlUnit>.
Analyzing Verilog file "C:\Users\samue\OneDrive\Documents\Current Classes\ECE 414\ECE414FinalGroup6\RISCProcessor\RiscProcessor\ipcore_dir\ip_rom_input_code.v" into library work
Parsing module <ip_rom_input_code>.
Analyzing Verilog file "C:\Users\samue\OneDrive\Documents\Current Classes\ECE 414\ECE414FinalGroup6\RISCProcessor\RiscProcessor\ipcore_dir\ip_ram_output_code.v" into library work
Parsing module <ip_ram_output_code>.
Analyzing Verilog file "C:\Users\samue\OneDrive\Documents\Current Classes\ECE 414\ECE414FinalGroup6\RISCProcessor\RiscProcessor\ECE414_Project_Files_2019\read_ram_and_uart.v" into library work
Parsing module <read_ram_and_uart>.
Analyzing Verilog file "C:\Users\samue\OneDrive\Documents\Current Classes\ECE 414\ECE414FinalGroup6\RISCProcessor\RiscProcessor\CPU.v" into library work
Parsing module <CPU>.
Analyzing Verilog file "C:\Users\samue\OneDrive\Documents\Current Classes\ECE 414\ECE414FinalGroup6\RISCProcessor\RiscProcessor\ECE414_Project_Files_2019\top_level.v" into library work
Parsing module <top_level>.
Parsing VHDL file "C:\Users\samue\OneDrive\Documents\Current Classes\ECE 414\ECE414FinalGroup6\RISCProcessor\RiscProcessor\ECE414_Project_Files_2019\UART_TX_CTRL.vhd" into library work
Parsing entity <UART_TX_CTRL>.
Parsing architecture <Behavioral> of entity <uart_tx_ctrl>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top_level>.

Elaborating module <ip_rom_input_code>.
WARNING:HDLCompiler:1499 - "C:\Users\samue\OneDrive\Documents\Current Classes\ECE 414\ECE414FinalGroup6\RISCProcessor\RiscProcessor\ipcore_dir\ip_rom_input_code.v" Line 39: Empty module <ip_rom_input_code> remains a black box.

Elaborating module <CPU>.

Elaborating module <ControlUnit>.

Elaborating module <DataPath>.

Elaborating module <ip_ram_output_code>.
WARNING:HDLCompiler:1499 - "C:\Users\samue\OneDrive\Documents\Current Classes\ECE 414\ECE414FinalGroup6\RISCProcessor\RiscProcessor\ipcore_dir\ip_ram_output_code.v" Line 39: Empty module <ip_ram_output_code> remains a black box.

Elaborating module <read_ram_and_uart>.

Elaborating module <read_from_ram>.
Going to vhdl side to elaborate module UART_TX_CTRL

Elaborating entity <UART_TX_CTRL> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\samue\OneDrive\Documents\Current Classes\ECE 414\ECE414FinalGroup6\RISCProcessor\RiscProcessor\ECE414_Project_Files_2019\UART_TX_CTRL.vhd" Line 97. Case statement is complete. others clause is never selected
Back to verilog to continue elaboration

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level>.
    Related source file is "C:\Users\samue\OneDrive\Documents\Current Classes\ECE 414\ECE414FinalGroup6\RISCProcessor\RiscProcessor\ECE414_Project_Files_2019\top_level.v".
WARNING:Xst:647 - Input <btn_press> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_read_ram>.
    Found 1-bit register for signal <reset_read_ram_done>.
    Found 4-bit register for signal <counter_read_ram_reset>.
    Found 4-bit adder for signal <counter_read_ram_reset[3]_GND_1_o_add_5_OUT> created at line 104.
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<15>> created at line 178
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<14>> created at line 178
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<13>> created at line 178
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<12>> created at line 178
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<11>> created at line 178
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<10>> created at line 178
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<9>> created at line 178
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<8>> created at line 178
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<7>> created at line 178
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<6>> created at line 178
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<5>> created at line 178
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<4>> created at line 178
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<3>> created at line 178
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<2>> created at line 178
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<1>> created at line 178
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<0>> created at line 178
    Found 1-bit tristate buffer for signal <wr_data_to_ram<15>> created at line 191
    Found 1-bit tristate buffer for signal <wr_data_to_ram<14>> created at line 191
    Found 1-bit tristate buffer for signal <wr_data_to_ram<13>> created at line 191
    Found 1-bit tristate buffer for signal <wr_data_to_ram<12>> created at line 191
    Found 1-bit tristate buffer for signal <wr_data_to_ram<11>> created at line 191
    Found 1-bit tristate buffer for signal <wr_data_to_ram<10>> created at line 191
    Found 1-bit tristate buffer for signal <wr_data_to_ram<9>> created at line 191
    Found 1-bit tristate buffer for signal <wr_data_to_ram<8>> created at line 191
    Found 1-bit tristate buffer for signal <wr_data_to_ram<7>> created at line 191
    Found 1-bit tristate buffer for signal <wr_data_to_ram<6>> created at line 191
    Found 1-bit tristate buffer for signal <wr_data_to_ram<5>> created at line 191
    Found 1-bit tristate buffer for signal <wr_data_to_ram<4>> created at line 191
    Found 1-bit tristate buffer for signal <wr_data_to_ram<3>> created at line 191
    Found 1-bit tristate buffer for signal <wr_data_to_ram<2>> created at line 191
    Found 1-bit tristate buffer for signal <wr_data_to_ram<1>> created at line 191
    Found 1-bit tristate buffer for signal <wr_data_to_ram<0>> created at line 191
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <top_level> synthesized.

Synthesizing Unit <CPU>.
    Related source file is "C:\Users\samue\OneDrive\Documents\Current Classes\ECE 414\ECE414FinalGroup6\RISCProcessor\RiscProcessor\CPU.v".
    Summary:
	no macro.
Unit <CPU> synthesized.

Synthesizing Unit <ControlUnit>.
    Related source file is "C:\Users\samue\OneDrive\Documents\Current Classes\ECE 414\ECE414FinalGroup6\RISCProcessor\RiscProcessor\ControlUnit.v".
    Found 3-bit register for signal <DP_State>.
    Found 6-bit register for signal <PC>.
    Found 1-bit register for signal <enable_ram_read_tmp>.
    Found 1-bit register for signal <enable_to_rom_tmp>.
    Found 4-bit register for signal <tmp_OpCode>.
    Found 4-bit register for signal <Rdtmp>.
    Found 4-bit register for signal <Rstmp>.
    Found 4-bit register for signal <Rttmp>.
    Found 3-bit register for signal <Statetmp>.
    Found finite state machine <FSM_0> for signal <Statetmp>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <PC[5]_PC_Off[5]_add_8_OUT> created at line 145.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ControlUnit> synthesized.

Synthesizing Unit <DataPath>.
    Related source file is "C:\Users\samue\OneDrive\Documents\Current Classes\ECE 414\ECE414FinalGroup6\RISCProcessor\RiscProcessor\DataPath.v".
        Reg0 = 4'b0000
        Reg1 = 4'b0001
        Reg2 = 4'b0010
        Reg3 = 4'b0011
        Reg4 = 4'b0100
        Reg5 = 4'b0101
        Reg6 = 4'b0110
        Reg7 = 4'b0111
        Reg8 = 4'b1000
        Reg9 = 4'b1001
        Reg10 = 4'b1010
        Reg11 = 4'b1011
        Reg12 = 4'b1100
        Reg13 = 4'b1101
        Reg14 = 14'b00000000000100
        Reg15 = 4'b1111
    Found 16-bit register for signal <Rstmp>.
    Found 16-bit register for signal <Rttmp>.
    Found 16-bit register for signal <Rdtmp>.
    Found 6-bit register for signal <address_to_ram_tmp>.
    Found 1-bit register for signal <write_enable_to_ram_tmp>.
    Found 16-bit register for signal <data_to_ram>.
    Found 1-bit register for signal <read_enable_to_ram_tmp>.
    Found 16-bit register for signal <R15>.
    Found 16-bit register for signal <R13>.
    Found 16-bit register for signal <R12>.
    Found 16-bit register for signal <R11>.
    Found 16-bit register for signal <R10>.
    Found 16-bit register for signal <R9>.
    Found 16-bit register for signal <R8>.
    Found 16-bit register for signal <R7>.
    Found 16-bit register for signal <R6>.
    Found 16-bit register for signal <R5>.
    Found 16-bit register for signal <R4>.
    Found 16-bit register for signal <R3>.
    Found 16-bit register for signal <R2>.
    Found 16-bit register for signal <R1>.
    Found 16-bit register for signal <R0>.
    Found 6-bit register for signal <PC_Offtmp>.
    Found 16-bit subtractor for signal <OpCode[3]_OpCode[3]_sub_12_OUT> created at line 389.
    Found 16-bit adder for signal <OpCode[3]_OpCode[3]_add_10_OUT> created at line 384.
    Found 7-bit adder for signal <n0239[6:0]> created at line 456.
    Found 6-bit adder for signal <Rs[1]_GND_5_o_add_23_OUT> created at line 461.
    Found 16-bit 16-to-1 multiplexer for signal <Rd[3]_R15[15]_wide_mux_1_OUT> created at line 235.
    Found 16-bit 16-to-1 multiplexer for signal <Rs[3]_R15[15]_wide_mux_3_OUT> created at line 309.
    Found 16-bit 16-to-1 multiplexer for signal <Rt[3]_R15[15]_wide_mux_4_OUT> created at line 344.
    Found 16-bit 14-to-1 multiplexer for signal <OpCode[3]_Rdtmp[15]_wide_mux_25_OUT> created at line 381.
    Found 1-bit tristate buffer for signal <data_ram<15>> created at line 568
    Found 1-bit tristate buffer for signal <data_ram<14>> created at line 568
    Found 1-bit tristate buffer for signal <data_ram<13>> created at line 568
    Found 1-bit tristate buffer for signal <data_ram<12>> created at line 568
    Found 1-bit tristate buffer for signal <data_ram<11>> created at line 568
    Found 1-bit tristate buffer for signal <data_ram<10>> created at line 568
    Found 1-bit tristate buffer for signal <data_ram<9>> created at line 568
    Found 1-bit tristate buffer for signal <data_ram<8>> created at line 568
    Found 1-bit tristate buffer for signal <data_ram<7>> created at line 568
    Found 1-bit tristate buffer for signal <data_ram<6>> created at line 568
    Found 1-bit tristate buffer for signal <data_ram<5>> created at line 568
    Found 1-bit tristate buffer for signal <data_ram<4>> created at line 568
    Found 1-bit tristate buffer for signal <data_ram<3>> created at line 568
    Found 1-bit tristate buffer for signal <data_ram<2>> created at line 568
    Found 1-bit tristate buffer for signal <data_ram<1>> created at line 568
    Found 1-bit tristate buffer for signal <data_ram<0>> created at line 568
    Found 1-bit tristate buffer for signal <data_ram<15>> created at line 569
    Found 1-bit tristate buffer for signal <data_ram<14>> created at line 569
    Found 1-bit tristate buffer for signal <data_ram<13>> created at line 569
    Found 1-bit tristate buffer for signal <data_ram<12>> created at line 569
    Found 1-bit tristate buffer for signal <data_ram<11>> created at line 569
    Found 1-bit tristate buffer for signal <data_ram<10>> created at line 569
    Found 1-bit tristate buffer for signal <data_ram<9>> created at line 569
    Found 1-bit tristate buffer for signal <data_ram<8>> created at line 569
    Found 1-bit tristate buffer for signal <data_ram<7>> created at line 569
    Found 1-bit tristate buffer for signal <data_ram<6>> created at line 569
    Found 1-bit tristate buffer for signal <data_ram<5>> created at line 569
    Found 1-bit tristate buffer for signal <data_ram<4>> created at line 569
    Found 1-bit tristate buffer for signal <data_ram<3>> created at line 569
    Found 1-bit tristate buffer for signal <data_ram<2>> created at line 569
    Found 1-bit tristate buffer for signal <data_ram<1>> created at line 569
    Found 1-bit tristate buffer for signal <data_ram<0>> created at line 569
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 318 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <DataPath> synthesized.

Synthesizing Unit <read_ram_and_uart>.
    Related source file is "C:\Users\samue\OneDrive\Documents\Current Classes\ECE 414\ECE414FinalGroup6\RISCProcessor\RiscProcessor\ECE414_Project_Files_2019\read_ram_and_uart.v".
    Summary:
	no macro.
Unit <read_ram_and_uart> synthesized.

Synthesizing Unit <read_from_ram>.
    Related source file is "C:\Users\samue\OneDrive\Documents\Current Classes\ECE 414\ECE414FinalGroup6\RISCProcessor\RiscProcessor\ECE414_Project_Files_2019\read_from_ram.v".
    Found 1-bit register for signal <stop>.
    Found 1-bit register for signal <read_enable_to_ram>.
    Found 3-bit register for signal <byte_counter>.
    Found 1-bit register for signal <read_input_from_ram>.
    Found 4-bit register for signal <hex3>.
    Found 4-bit register for signal <hex2>.
    Found 4-bit register for signal <hex1>.
    Found 1-bit register for signal <uart_send>.
    Found 8-bit register for signal <uart_data>.
    Found 1-bit register for signal <uart_sec_free>.
    Found 6-bit register for signal <address_to_ram>.
    Found 3-bit subtractor for signal <byte_counter[2]_GND_72_o_sub_10_OUT> created at line 82.
    Found 6-bit adder for signal <address_to_ram[5]_GND_72_o_add_1_OUT> created at line 46.
    Found 16x8-bit Read Only RAM for signal <hex3[3]_GND_72_o_wide_mux_30_OUT>
    Found 16x8-bit Read Only RAM for signal <hex2[3]_GND_72_o_wide_mux_31_OUT>
    Found 16x8-bit Read Only RAM for signal <hex1[3]_GND_72_o_wide_mux_32_OUT>
    Summary:
	inferred   3 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <read_from_ram> synthesized.

Synthesizing Unit <UART_TX_CTRL>.
    Related source file is "C:\Users\samue\OneDrive\Documents\Current Classes\ECE 414\ECE414FinalGroup6\RISCProcessor\RiscProcessor\ECE414_Project_Files_2019\UART_TX_CTRL.vhd".
    Found 14-bit register for signal <bitTmr>.
    Found 31-bit register for signal <bitIndex>.
    Found 10-bit register for signal <txData>.
    Found 1-bit register for signal <txBit>.
    Found 2-bit register for signal <txState>.
    Found finite state machine <FSM_1> for signal <txState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | rdy                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit adder for signal <bitTmr[13]_GND_77_o_add_7_OUT> created at line 112.
    Found 31-bit adder for signal <bitIndex[30]_GND_77_o_add_14_OUT> created at line 127.
    Found 1-bit 10-to-1 multiplexer for signal <bitIndex[3]_X_77_o_Mux_22_o> created at line 147.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  56 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_TX_CTRL> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x8-bit single-port Read Only RAM                    : 3
# Adders/Subtractors                                   : 10
 14-bit adder                                          : 1
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 3-bit subtractor                                      : 1
 31-bit adder                                          : 1
 4-bit adder                                           : 1
 6-bit adder                                           : 3
 7-bit adder                                           : 1
# Registers                                            : 49
 1-bit register                                        : 12
 10-bit register                                       : 1
 14-bit register                                       : 1
 16-bit register                                       : 19
 3-bit register                                        : 2
 31-bit register                                       : 1
 4-bit register                                        : 8
 6-bit register                                        : 4
 8-bit register                                        : 1
# Multiplexers                                         : 35
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 13
 14-bit 2-to-1 multiplexer                             : 1
 16-bit 14-to-1 multiplexer                            : 1
 16-bit 16-to-1 multiplexer                            : 3
 16-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 11
 8-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 64
 1-bit tristate buffer                                 : 64
# FSMs                                                 : 2
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ip_rom_input_code.ngc>.
Reading core <ipcore_dir/ip_ram_output_code.ngc>.
Loading core <ip_rom_input_code> for timing and area information for instance <ROM>.
Loading core <ip_ram_output_code> for timing and area information for instance <RAM>.
WARNING:Xst:1710 - FF/Latch <txData_0> (without init value) has a constant value of 0 in block <UART_cont>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <txData_9> (without init value) has a constant value of 1 in block <UART_cont>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <ControlUnit>.
The following registers are absorbed into accumulator <PC>: 1 register on signal <PC>.
Unit <ControlUnit> synthesized (advanced).

Synthesizing (advanced) Unit <UART_TX_CTRL>.
The following registers are absorbed into counter <bitTmr>: 1 register on signal <bitTmr>.
The following registers are absorbed into counter <bitIndex>: 1 register on signal <bitIndex>.
Unit <UART_TX_CTRL> synthesized (advanced).

Synthesizing (advanced) Unit <read_from_ram>.
The following registers are absorbed into counter <byte_counter>: 1 register on signal <byte_counter>.
The following registers are absorbed into counter <address_to_ram>: 1 register on signal <address_to_ram>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <hex3> prevents it from being combined with the RAM <Mram_hex3[3]_GND_72_o_wide_mux_30_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex3>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <hex2> prevents it from being combined with the RAM <Mram_hex2[3]_GND_72_o_wide_mux_31_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex2>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <hex1> prevents it from being combined with the RAM <Mram_hex1[3]_GND_72_o_wide_mux_32_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex1>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <read_from_ram> synthesized (advanced).

Synthesizing (advanced) Unit <top_level>.
The following registers are absorbed into counter <counter_read_ram_reset>: 1 register on signal <counter_read_ram_reset>.
Unit <top_level> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x8-bit single-port distributed Read Only RAM        : 3
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 1
# Counters                                             : 5
 14-bit up counter                                     : 1
 3-bit down counter                                    : 1
 31-bit up counter                                     : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Accumulators                                         : 1
 6-bit up loadable accumulator                         : 1
# Registers                                            : 377
 Flip-Flops                                            : 377
# Multiplexers                                         : 92
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 16-to-1 multiplexer                             : 48
 1-bit 2-to-1 multiplexer                              : 29
 16-bit 14-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 2
 6-bit 2-to-1 multiplexer                              : 10
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <txData_0> (without init value) has a constant value of 0 in block <UART_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txData_9> (without init value) has a constant value of 1 in block <UART_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <dummy_unit1/CU/FSM_0> on signal <Statetmp[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 010   | 01
 100   | 10
 101   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <read_ram_and_uart/UART_cont/FSM_1> on signal <txState[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 rdy      | 00
 load_bit | 01
 send_bit | 10
----------------------
WARNING:Xst:2042 - Unit top_level: 16 internal tristates are replaced by logic (pull-up yes): wr_data_to_ram<0>, wr_data_to_ram<10>, wr_data_to_ram<11>, wr_data_to_ram<12>, wr_data_to_ram<13>, wr_data_to_ram<14>, wr_data_to_ram<15>, wr_data_to_ram<1>, wr_data_to_ram<2>, wr_data_to_ram<3>, wr_data_to_ram<4>, wr_data_to_ram<5>, wr_data_to_ram<6>, wr_data_to_ram<7>, wr_data_to_ram<8>, wr_data_to_ram<9>.
WARNING:Xst:2040 - Unit top_level: 16 multi-source signals are replaced by logic (pull-up yes): wr_data_ram_from_cpu<0>, wr_data_ram_from_cpu<10>, wr_data_ram_from_cpu<11>, wr_data_ram_from_cpu<12>, wr_data_ram_from_cpu<13>, wr_data_ram_from_cpu<14>, wr_data_ram_from_cpu<15>, wr_data_ram_from_cpu<1>, wr_data_ram_from_cpu<2>, wr_data_ram_from_cpu<3>, wr_data_ram_from_cpu<4>, wr_data_ram_from_cpu<5>, wr_data_ram_from_cpu<6>, wr_data_ram_from_cpu<7>, wr_data_ram_from_cpu<8>, wr_data_ram_from_cpu<9>.
WARNING:Xst:2040 - Unit DataPath: 16 multi-source signals are replaced by logic (pull-up yes): data_ram<0>, data_ram<10>, data_ram<11>, data_ram<12>, data_ram<13>, data_ram<14>, data_ram<15>, data_ram<1>, data_ram<2>, data_ram<3>, data_ram<4>, data_ram<5>, data_ram<6>, data_ram<7>, data_ram<8>, data_ram<9>.

Optimizing unit <top_level> ...

Optimizing unit <ControlUnit> ...

Optimizing unit <read_from_ram> ...
INFO:Xst:2261 - The FF/Latch <uart_data_4> in Unit <read_from_ram> is equivalent to the following FF/Latch, which will be removed : <uart_data_5> 
INFO:Xst:2261 - The FF/Latch <uart_data_4> in Unit <read_from_ram> is equivalent to the following FF/Latch, which will be removed : <uart_data_5> 

Optimizing unit <UART_TX_CTRL> ...
INFO:Xst:2261 - The FF/Latch <read_ram_and_uart/UART_cont/txData_6> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <read_ram_and_uart/UART_cont/txData_5> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 1.
FlipFlop dummy_unit1/CU/Rdtmp_0 has been replicated 2 time(s)
FlipFlop dummy_unit1/CU/Rdtmp_1 has been replicated 2 time(s)
FlipFlop dummy_unit1/CU/Rttmp_0 has been replicated 4 time(s)
FlipFlop dummy_unit1/CU/Rttmp_1 has been replicated 2 time(s)
FlipFlop dummy_unit1/CU/Rttmp_2 has been replicated 2 time(s)
FlipFlop dummy_unit1/CU/tmp_OpCode_0 has been replicated 1 time(s)
FlipFlop dummy_unit1/CU/tmp_OpCode_1 has been replicated 1 time(s)
FlipFlop dummy_unit1/CU/tmp_OpCode_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 456
 Flip-Flops                                            : 456

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 900
#      GND                         : 3
#      INV                         : 4
#      LUT1                        : 43
#      LUT2                        : 25
#      LUT3                        : 23
#      LUT4                        : 68
#      LUT5                        : 62
#      LUT6                        : 375
#      MUXCY                       : 78
#      MUXF7                       : 101
#      MUXF8                       : 32
#      VCC                         : 3
#      XORCY                       : 83
# FlipFlops/Latches                : 456
#      FD                          : 4
#      FD_1                        : 24
#      FDE                         : 38
#      FDE_1                       : 294
#      FDR                         : 26
#      FDRE                        : 68
#      FDS                         : 1
#      FDSE                        : 1
# RAMS                             : 2
#      RAMB18E1                    : 2
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 3
#      IBUF                        : 2
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:             456  out of  126800     0%  
 Number of Slice LUTs:                  600  out of  63400     0%  
    Number used as Logic:               600  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    723
   Number with an unused Flip Flop:     267  out of    723    36%  
   Number with an unused LUT:           123  out of    723    17%  
   Number of fully used LUT-FF pairs:   333  out of    723    46%  
   Number of unique control sets:        32

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   3  out of    210     1%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                             | Load  |
-----------------------------------+---------------------------------------------------+-------+
clk                                | IBUF+BUFG                                         | 370   |
wr_clk_read_ram(wr_clk_read_ram1:O)| BUFG(*)(read_ram_and_uart/read_RAM/byte_counter_2)| 88    |
-----------------------------------+---------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 11.192ns (Maximum Frequency: 89.348MHz)
   Minimum input arrival time before clock: 2.090ns
   Maximum output required time after clock: 0.877ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 11.192ns (frequency: 89.348MHz)
  Total number of paths / destination ports: 62107 / 753
-------------------------------------------------------------------------
Delay:               5.596ns (Levels of Logic = 19)
  Source:            dummy_unit1/CU/Rdtmp_0 (FF)
  Destination:       dummy_unit1/DP/Rdtmp_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: dummy_unit1/CU/Rdtmp_0 to dummy_unit1/DP/Rdtmp_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             63   0.478   0.695  dummy_unit1/CU/Rdtmp_0 (dummy_unit1/CU/Rdtmp_0)
     LUT6:I4->O            1   0.124   0.000  dummy_unit1/DP/mux9_51 (dummy_unit1/DP/mux9_51)
     MUXF7:I1->O           1   0.368   0.000  dummy_unit1/DP/mux9_4_f7 (dummy_unit1/DP/mux9_4_f7)
     MUXF8:I0->O           4   0.296   0.556  dummy_unit1/DP/mux9_2_f8 (dummy_unit1/DP/Rd[3]_R15[15]_wide_mux_1_OUT<3>)
     LUT6:I4->O            6   0.124   0.432  dummy_unit1/DP/Mmux__n0324101 (dummy_unit1/DP/_n0324<3>)
     MUXCY:DI->O           1   0.456   0.000  dummy_unit1/DP/Madd_OpCode[3]_OpCode[3]_add_10_OUT_cy<3> (dummy_unit1/DP/Madd_OpCode[3]_OpCode[3]_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  dummy_unit1/DP/Madd_OpCode[3]_OpCode[3]_add_10_OUT_cy<4> (dummy_unit1/DP/Madd_OpCode[3]_OpCode[3]_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  dummy_unit1/DP/Madd_OpCode[3]_OpCode[3]_add_10_OUT_cy<5> (dummy_unit1/DP/Madd_OpCode[3]_OpCode[3]_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  dummy_unit1/DP/Madd_OpCode[3]_OpCode[3]_add_10_OUT_cy<6> (dummy_unit1/DP/Madd_OpCode[3]_OpCode[3]_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  dummy_unit1/DP/Madd_OpCode[3]_OpCode[3]_add_10_OUT_cy<7> (dummy_unit1/DP/Madd_OpCode[3]_OpCode[3]_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  dummy_unit1/DP/Madd_OpCode[3]_OpCode[3]_add_10_OUT_cy<8> (dummy_unit1/DP/Madd_OpCode[3]_OpCode[3]_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  dummy_unit1/DP/Madd_OpCode[3]_OpCode[3]_add_10_OUT_cy<9> (dummy_unit1/DP/Madd_OpCode[3]_OpCode[3]_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  dummy_unit1/DP/Madd_OpCode[3]_OpCode[3]_add_10_OUT_cy<10> (dummy_unit1/DP/Madd_OpCode[3]_OpCode[3]_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  dummy_unit1/DP/Madd_OpCode[3]_OpCode[3]_add_10_OUT_cy<11> (dummy_unit1/DP/Madd_OpCode[3]_OpCode[3]_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  dummy_unit1/DP/Madd_OpCode[3]_OpCode[3]_add_10_OUT_cy<12> (dummy_unit1/DP/Madd_OpCode[3]_OpCode[3]_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  dummy_unit1/DP/Madd_OpCode[3]_OpCode[3]_add_10_OUT_cy<13> (dummy_unit1/DP/Madd_OpCode[3]_OpCode[3]_add_10_OUT_cy<13>)
     MUXCY:CI->O           0   0.029   0.000  dummy_unit1/DP/Madd_OpCode[3]_OpCode[3]_add_10_OUT_cy<14> (dummy_unit1/DP/Madd_OpCode[3]_OpCode[3]_add_10_OUT_cy<14>)
     XORCY:CI->O           1   0.510   0.536  dummy_unit1/DP/Madd_OpCode[3]_OpCode[3]_add_10_OUT_xor<15> (dummy_unit1/DP/OpCode[3]_OpCode[3]_add_10_OUT<15>)
     LUT6:I4->O            1   0.124   0.421  dummy_unit1/DP/State[2]_Rdtmp[15]_select_61_OUT<15>3 (dummy_unit1/DP/State[2]_Rdtmp[15]_select_61_OUT<15>3)
     LUT6:I5->O            1   0.124   0.000  dummy_unit1/DP/State[2]_Rdtmp[15]_select_61_OUT<15>5 (dummy_unit1/DP/State[2]_Rdtmp[15]_select_61_OUT<15>)
     FD_1:D                    0.030          dummy_unit1/DP/Rdtmp_15
    ----------------------------------------
    Total                      5.596ns (2.956ns logic, 2.640ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'wr_clk_read_ram'
  Clock period: 3.682ns (frequency: 271.592MHz)
  Total number of paths / destination ports: 1255 / 189
-------------------------------------------------------------------------
Delay:               3.682ns (Levels of Logic = 4)
  Source:            read_ram_and_uart/UART_cont/bitIndex_4 (FF)
  Destination:       read_ram_and_uart/UART_cont/txState_FSM_FFd2 (FF)
  Source Clock:      wr_clk_read_ram rising
  Destination Clock: wr_clk_read_ram rising

  Data Path: read_ram_and_uart/UART_cont/bitIndex_4 to read_ram_and_uart/UART_cont/txState_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.478   0.945  read_ram_and_uart/UART_cont/bitIndex_4 (read_ram_and_uart/UART_cont/bitIndex_4)
     LUT6:I0->O            1   0.124   0.776  read_ram_and_uart/UART_cont/txState_FSM_FFd2-In1 (read_ram_and_uart/UART_cont/txState_FSM_FFd2-In1)
     LUT6:I2->O            1   0.124   0.421  read_ram_and_uart/UART_cont/txState_FSM_FFd2-In7_SW0 (N78)
     LUT6:I5->O            1   0.124   0.536  read_ram_and_uart/UART_cont/txState_FSM_FFd2-In7 (read_ram_and_uart/UART_cont/txState_FSM_FFd2-In7)
     LUT5:I3->O            1   0.124   0.000  read_ram_and_uart/UART_cont/txState_FSM_FFd2-In8 (read_ram_and_uart/UART_cont/txState_FSM_FFd2-In)
     FD:D                      0.030          read_ram_and_uart/UART_cont/txState_FSM_FFd2
    ----------------------------------------
    Total                      3.682ns (1.004ns logic, 2.678ns route)
                                       (27.3% logic, 72.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 51 / 51
-------------------------------------------------------------------------
Offset:              2.090ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       counter_read_ram_reset_3 (FF)
  Destination Clock: clk rising

  Data Path: reset to counter_read_ram_reset_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   0.001   1.058  reset_IBUF (reset_IBUF)
     LUT6:I0->O            3   0.124   0.413  Mcount_counter_read_ram_reset_val1 (Mcount_counter_read_ram_reset_val)
     FDRE:R                    0.494          counter_read_ram_reset_1
    ----------------------------------------
    Total                      2.090ns (0.619ns logic, 1.471ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'wr_clk_read_ram'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.877ns (Levels of Logic = 1)
  Source:            read_ram_and_uart/UART_cont/txBit (FF)
  Destination:       UART_TX (PAD)
  Source Clock:      wr_clk_read_ram rising

  Data Path: read_ram_and_uart/UART_cont/txBit to UART_TX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             1   0.478   0.399  read_ram_and_uart/UART_cont/txBit (read_ram_and_uart/UART_cont/txBit)
     OBUF:I->O                 0.000          UART_TX_OBUF (UART_TX)
    ----------------------------------------
    Total                      0.877ns (0.478ns logic, 0.399ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.143|    2.441|    5.936|         |
wr_clk_read_ram|    2.040|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock wr_clk_read_ram
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.969|         |         |         |
wr_clk_read_ram|    3.682|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.38 secs
 
--> 

Total memory usage is 4656120 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    6 (   0 filtered)

