#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Jun 10 15:57:10 2023
# Process ID: 158365
# Current directory: /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/echo_server_mem_test_inverter_module_0_0_synth_1
# Command line: vivado -log echo_server_mem_test_inverter_module_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source echo_server_mem_test_inverter_module_0_0.tcl
# Log file: /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/echo_server_mem_test_inverter_module_0_0_synth_1/echo_server_mem_test_inverter_module_0_0.vds
# Journal file: /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/echo_server_mem_test_inverter_module_0_0_synth_1/vivado.jou
# Running On: jk, OS: Linux, CPU Frequency: 1200.000 MHz, CPU Physical cores: 12, Host memory: 6062 MB
#-----------------------------------------------------------
source echo_server_mem_test_inverter_module_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top echo_server_mem_test_inverter_module_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 158399
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2608.891 ; gain = 0.000 ; free physical = 111 ; free virtual = 1629
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'echo_server_mem_test_inverter_module_0_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_inverter_module_0_0/synth/echo_server_mem_test_inverter_module_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'inverter_module' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ipshared/3d80/inverter_original_prj/inverter_original_prj.srcs/sources_1/new/inverter_module.v:3]
INFO: [Synth 8-6155] done synthesizing module 'inverter_module' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ipshared/3d80/inverter_original_prj/inverter_original_prj.srcs/sources_1/new/inverter_module.v:3]
INFO: [Synth 8-6155] done synthesizing module 'echo_server_mem_test_inverter_module_0_0' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_inverter_module_0_0/synth/echo_server_mem_test_inverter_module_0_0.v:53]
WARNING: [Synth 8-7129] Port reset_n in module inverter_module is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2608.891 ; gain = 0.000 ; free physical = 1224 ; free virtual = 2716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2608.891 ; gain = 0.000 ; free physical = 1225 ; free virtual = 2718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2608.891 ; gain = 0.000 ; free physical = 1225 ; free virtual = 2718
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.891 ; gain = 0.000 ; free physical = 1219 ; free virtual = 2712
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.922 ; gain = 0.000 ; free physical = 1129 ; free virtual = 2636
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2672.922 ; gain = 0.000 ; free physical = 1129 ; free virtual = 2636
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2672.922 ; gain = 64.031 ; free physical = 1185 ; free virtual = 2693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2672.922 ; gain = 64.031 ; free physical = 1185 ; free virtual = 2693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2672.922 ; gain = 64.031 ; free physical = 1185 ; free virtual = 2693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2672.922 ; gain = 64.031 ; free physical = 1185 ; free virtual = 2695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port reset_n in module echo_server_mem_test_inverter_module_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2672.922 ; gain = 64.031 ; free physical = 1167 ; free virtual = 2685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2672.922 ; gain = 64.031 ; free physical = 1044 ; free virtual = 2569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2672.922 ; gain = 64.031 ; free physical = 1044 ; free virtual = 2569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2672.922 ; gain = 64.031 ; free physical = 1042 ; free virtual = 2567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2672.922 ; gain = 64.031 ; free physical = 1045 ; free virtual = 2571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2672.922 ; gain = 64.031 ; free physical = 1045 ; free virtual = 2571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2672.922 ; gain = 64.031 ; free physical = 1045 ; free virtual = 2571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2672.922 ; gain = 64.031 ; free physical = 1045 ; free virtual = 2571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2672.922 ; gain = 64.031 ; free physical = 1045 ; free virtual = 2571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2672.922 ; gain = 64.031 ; free physical = 1045 ; free virtual = 2571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |FDRE |    35|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2672.922 ; gain = 64.031 ; free physical = 1044 ; free virtual = 2570
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2672.922 ; gain = 0.000 ; free physical = 1098 ; free virtual = 2624
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2672.922 ; gain = 64.031 ; free physical = 1098 ; free virtual = 2624
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.922 ; gain = 0.000 ; free physical = 1188 ; free virtual = 2715
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.922 ; gain = 0.000 ; free physical = 1128 ; free virtual = 2655
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6004abe
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2672.922 ; gain = 64.031 ; free physical = 1333 ; free virtual = 2860
INFO: [Common 17-1381] The checkpoint '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/echo_server_mem_test_inverter_module_0_0_synth_1/echo_server_mem_test_inverter_module_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP echo_server_mem_test_inverter_module_0_0, cache-ID = 3bc14dd3898ca0fa
INFO: [Common 17-1381] The checkpoint '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/echo_server_mem_test_inverter_module_0_0_synth_1/echo_server_mem_test_inverter_module_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file echo_server_mem_test_inverter_module_0_0_utilization_synth.rpt -pb echo_server_mem_test_inverter_module_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 10 15:57:35 2023...
