#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Nov 27 15:41:44 2025
# Process ID         : 27674
# Current directory  : /home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/impl_1
# Command line       : vivado -log audio_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source audio_wrapper.tcl -notrace
# Log file           : /home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/impl_1/audio_wrapper.vdi
# Journal file       : /home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/impl_1/vivado.jou
# Running On         : alan-Yilong15-Series-GM5HG0A
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : AMD Ryzen 7 8845H w/ Radeon 780M Graphics
# CPU Frequency      : 1383.267 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 32899 MB
# Swap memory        : 8589 MB
# Total Virtual      : 41489 MB
# Available Virtual  : 31398 MB
#-----------------------------------------------------------
source audio_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_codec_ctrl_v1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top audio_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_audio_codec_ctrl_0_0/audio_audio_codec_ctrl_0_0.dcp' for cell 'audio_i/audio_codec_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_gpio_0_3/audio_axi_gpio_0_3.dcp' for cell 'audio_i/btns_gpio'
INFO: [Project 1-454] Reading design checkpoint '/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_clk_wiz_0_0/audio_clk_wiz_0_0.dcp' for cell 'audio_i/clk_wiz_10MHz'
INFO: [Project 1-454] Reading design checkpoint '/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_gpio_0_1/audio_axi_gpio_0_1.dcp' for cell 'audio_i/leds_gpio'
INFO: [Project 1-454] Reading design checkpoint '/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_proc_sys_reset_0_0/audio_proc_sys_reset_0_0.dcp' for cell 'audio_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0.dcp' for cell 'audio_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_gpio_0_2/audio_axi_gpio_0_2.dcp' for cell 'audio_i/rgbleds_gpio'
INFO: [Project 1-454] Reading design checkpoint '/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_gpio_0_0/audio_axi_gpio_0_0.dcp' for cell 'audio_i/switched_gpio'
INFO: [Project 1-454] Reading design checkpoint '/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_interconnect_0_upgraded_ipi_imp_xbar_0/audio_axi_interconnect_0_upgraded_ipi_imp_xbar_0.dcp' for cell 'audio_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_interconnect_0_imp_auto_pc_0/audio_axi_interconnect_0_imp_auto_pc_0.dcp' for cell 'audio_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_interconnect_0_imp_s00_regslice_0/audio_axi_interconnect_0_imp_s00_regslice_0.dcp' for cell 'audio_i/axi_interconnect_0/s00_couplers/s00_regslice'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1490.180 ; gain = 0.000 ; free physical = 16521 ; free virtual = 29537
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. audio_i/clk_wiz_10MHz/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'audio_i/clk_wiz_10MHz/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0.xdc] for cell 'audio_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0.xdc] for cell 'audio_i/processing_system7_0/inst'
Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_clk_wiz_0_0/audio_clk_wiz_0_0_board.xdc] for cell 'audio_i/clk_wiz_10MHz/inst'
Finished Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_clk_wiz_0_0/audio_clk_wiz_0_0_board.xdc] for cell 'audio_i/clk_wiz_10MHz/inst'
Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_clk_wiz_0_0/audio_clk_wiz_0_0.xdc] for cell 'audio_i/clk_wiz_10MHz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_clk_wiz_0_0/audio_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_clk_wiz_0_0/audio_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_clk_wiz_0_0/audio_clk_wiz_0_0.xdc] for cell 'audio_i/clk_wiz_10MHz/inst'
Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_proc_sys_reset_0_0/audio_proc_sys_reset_0_0_board.xdc] for cell 'audio_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_proc_sys_reset_0_0/audio_proc_sys_reset_0_0_board.xdc] for cell 'audio_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_proc_sys_reset_0_0/audio_proc_sys_reset_0_0.xdc] for cell 'audio_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_proc_sys_reset_0_0/audio_proc_sys_reset_0_0.xdc] for cell 'audio_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_gpio_0_0/audio_axi_gpio_0_0_board.xdc] for cell 'audio_i/switched_gpio/U0'
Finished Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_gpio_0_0/audio_axi_gpio_0_0_board.xdc] for cell 'audio_i/switched_gpio/U0'
Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_gpio_0_0/audio_axi_gpio_0_0.xdc] for cell 'audio_i/switched_gpio/U0'
Finished Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_gpio_0_0/audio_axi_gpio_0_0.xdc] for cell 'audio_i/switched_gpio/U0'
Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_gpio_0_1/audio_axi_gpio_0_1_board.xdc] for cell 'audio_i/leds_gpio/U0'
Finished Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_gpio_0_1/audio_axi_gpio_0_1_board.xdc] for cell 'audio_i/leds_gpio/U0'
Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_gpio_0_1/audio_axi_gpio_0_1.xdc] for cell 'audio_i/leds_gpio/U0'
Finished Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_gpio_0_1/audio_axi_gpio_0_1.xdc] for cell 'audio_i/leds_gpio/U0'
Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_gpio_0_2/audio_axi_gpio_0_2_board.xdc] for cell 'audio_i/rgbleds_gpio/U0'
Finished Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_gpio_0_2/audio_axi_gpio_0_2_board.xdc] for cell 'audio_i/rgbleds_gpio/U0'
Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_gpio_0_2/audio_axi_gpio_0_2.xdc] for cell 'audio_i/rgbleds_gpio/U0'
Finished Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_gpio_0_2/audio_axi_gpio_0_2.xdc] for cell 'audio_i/rgbleds_gpio/U0'
Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_gpio_0_3/audio_axi_gpio_0_3_board.xdc] for cell 'audio_i/btns_gpio/U0'
Finished Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_gpio_0_3/audio_axi_gpio_0_3_board.xdc] for cell 'audio_i/btns_gpio/U0'
Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_gpio_0_3/audio_axi_gpio_0_3.xdc] for cell 'audio_i/btns_gpio/U0'
Finished Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_gpio_0_3/audio_axi_gpio_0_3.xdc] for cell 'audio_i/btns_gpio/U0'
Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/vivado/constraints/base.xdc]
Finished Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/vivado/constraints/base.xdc]
Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_interconnect_0_imp_s00_regslice_0/audio_axi_interconnect_0_imp_s00_regslice_0_clocks.xdc] for cell 'audio_i/axi_interconnect_0/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_interconnect_0_imp_s00_regslice_0/audio_axi_interconnect_0_imp_s00_regslice_0_clocks.xdc] for cell 'audio_i/axi_interconnect_0/s00_couplers/s00_regslice/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2236.410 ; gain = 0.000 ; free physical = 15949 ; free virtual = 28979
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2237.410 ; gain = 1.000 ; free physical = 15899 ; free virtual = 28929

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18af936ee

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2289.223 ; gain = 51.812 ; free physical = 15894 ; free virtual = 28924

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 18af936ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2612.121 ; gain = 0.000 ; free physical = 15570 ; free virtual = 28601

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 18af936ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2612.121 ; gain = 0.000 ; free physical = 15570 ; free virtual = 28601
Phase 1 Initialization | Checksum: 18af936ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2612.121 ; gain = 0.000 ; free physical = 15570 ; free virtual = 28601

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 18af936ee

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2612.121 ; gain = 0.000 ; free physical = 15570 ; free virtual = 28601

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 18af936ee

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2612.121 ; gain = 0.000 ; free physical = 15570 ; free virtual = 28601
Phase 2 Timer Update And Timing Data Collection | Checksum: 18af936ee

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2612.121 ; gain = 0.000 ; free physical = 15570 ; free virtual = 28601

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1e92e54a2

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2612.121 ; gain = 0.000 ; free physical = 15575 ; free virtual = 28605
Retarget | Checksum: 1e92e54a2
INFO: [Opt 31-389] Phase Retarget created 12 cells and removed 64 cells
INFO: [Opt 31-1021] In phase Retarget, 7 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1948b0012

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2612.121 ; gain = 0.000 ; free physical = 15575 ; free virtual = 28605
Constant propagation | Checksum: 1948b0012
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 6 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2612.121 ; gain = 0.000 ; free physical = 15575 ; free virtual = 28605
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2612.121 ; gain = 0.000 ; free physical = 15575 ; free virtual = 28605
Phase 5 Sweep | Checksum: 1c91e629b

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2612.121 ; gain = 0.000 ; free physical = 15575 ; free virtual = 28605
Sweep | Checksum: 1c91e629b
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 170 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1c91e629b

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2644.137 ; gain = 32.016 ; free physical = 15575 ; free virtual = 28605
BUFG optimization | Checksum: 1c91e629b
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1c91e629b

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2644.137 ; gain = 32.016 ; free physical = 15575 ; free virtual = 28605
Shift Register Optimization | Checksum: 1c91e629b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 23aaa61d5

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2644.137 ; gain = 32.016 ; free physical = 15575 ; free virtual = 28605
Post Processing Netlist | Checksum: 23aaa61d5
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 25edb1419

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2644.137 ; gain = 32.016 ; free physical = 15575 ; free virtual = 28605

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2644.137 ; gain = 0.000 ; free physical = 15575 ; free virtual = 28605
Phase 9.2 Verifying Netlist Connectivity | Checksum: 25edb1419

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2644.137 ; gain = 32.016 ; free physical = 15575 ; free virtual = 28605
Phase 9 Finalization | Checksum: 25edb1419

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2644.137 ; gain = 32.016 ; free physical = 15575 ; free virtual = 28605
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              12  |              64  |                                              7  |
|  Constant propagation         |               0  |               6  |                                              0  |
|  Sweep                        |               0  |             170  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 25edb1419

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2644.137 ; gain = 32.016 ; free physical = 15575 ; free virtual = 28605

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 25edb1419

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2644.137 ; gain = 0.000 ; free physical = 15575 ; free virtual = 28605

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 25edb1419

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2644.137 ; gain = 0.000 ; free physical = 15575 ; free virtual = 28605

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2644.137 ; gain = 0.000 ; free physical = 15575 ; free virtual = 28605
Ending Netlist Obfuscation Task | Checksum: 25edb1419

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2644.137 ; gain = 0.000 ; free physical = 15575 ; free virtual = 28605
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Vivado 12-24828] Executing command : report_drc -file audio_wrapper_drc_opted.rpt -pb audio_wrapper_drc_opted.pb -rpx audio_wrapper_drc_opted.rpx
Command: report_drc -file audio_wrapper_drc_opted.rpt -pb audio_wrapper_drc_opted.pb -rpx audio_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/impl_1/audio_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2644.137 ; gain = 0.000 ; free physical = 15549 ; free virtual = 28580
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2644.137 ; gain = 0.000 ; free physical = 15546 ; free virtual = 28578
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2644.137 ; gain = 0.000 ; free physical = 15544 ; free virtual = 28576
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2644.137 ; gain = 0.000 ; free physical = 15538 ; free virtual = 28570
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2644.137 ; gain = 0.000 ; free physical = 15538 ; free virtual = 28570
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2644.137 ; gain = 0.000 ; free physical = 15535 ; free virtual = 28567
Write Physdb Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2644.137 ; gain = 0.000 ; free physical = 15535 ; free virtual = 28567
INFO: [Common 17-1381] The checkpoint '/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/impl_1/audio_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.184 ; gain = 0.000 ; free physical = 15466 ; free virtual = 28500
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16e7e8483

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2732.184 ; gain = 0.000 ; free physical = 15466 ; free virtual = 28500
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.184 ; gain = 0.000 ; free physical = 15466 ; free virtual = 28500

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17e34568a

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2732.184 ; gain = 0.000 ; free physical = 15463 ; free virtual = 28501

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 29d8cd350

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2771.227 ; gain = 39.043 ; free physical = 15463 ; free virtual = 28502

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 29d8cd350

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2771.227 ; gain = 39.043 ; free physical = 15459 ; free virtual = 28498
Phase 1 Placer Initialization | Checksum: 29d8cd350

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2771.227 ; gain = 39.043 ; free physical = 15459 ; free virtual = 28498

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2510b8898

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2771.227 ; gain = 39.043 ; free physical = 15472 ; free virtual = 28512

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 23702fa16

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2771.227 ; gain = 39.043 ; free physical = 15491 ; free virtual = 28531

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 23702fa16

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2771.227 ; gain = 39.043 ; free physical = 15493 ; free virtual = 28533

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2ab993c19

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2771.227 ; gain = 39.043 ; free physical = 15534 ; free virtual = 28574

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2a0be0aeb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2771.227 ; gain = 39.043 ; free physical = 15534 ; free virtual = 28574

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 58 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 22 nets or LUTs. Breaked 0 LUT, combined 22 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.227 ; gain = 0.000 ; free physical = 15530 ; free virtual = 28572

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             22  |                    22  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             22  |                    22  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 16b327151

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.227 ; gain = 39.043 ; free physical = 15529 ; free virtual = 28571
Phase 2.5 Global Place Phase2 | Checksum: 12e26685c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.227 ; gain = 39.043 ; free physical = 15527 ; free virtual = 28571
Phase 2 Global Placement | Checksum: 12e26685c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.227 ; gain = 39.043 ; free physical = 15527 ; free virtual = 28571

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 151f411f7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.227 ; gain = 39.043 ; free physical = 15527 ; free virtual = 28571

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16c3f67c1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.227 ; gain = 39.043 ; free physical = 15527 ; free virtual = 28570

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 142b795fd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.227 ; gain = 39.043 ; free physical = 15527 ; free virtual = 28570

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 122262292

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.227 ; gain = 39.043 ; free physical = 15527 ; free virtual = 28570

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 107afd6aa

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.227 ; gain = 39.043 ; free physical = 15516 ; free virtual = 28560

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: e987156b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.227 ; gain = 39.043 ; free physical = 15516 ; free virtual = 28560

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ca10e6d6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.227 ; gain = 39.043 ; free physical = 15516 ; free virtual = 28560
Phase 3 Detail Placement | Checksum: 1ca10e6d6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2771.227 ; gain = 39.043 ; free physical = 15516 ; free virtual = 28560

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1afcc06cf

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.831 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1eb31b04f

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2771.227 ; gain = 0.000 ; free physical = 15516 ; free virtual = 28559
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1fd0c187b

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2771.227 ; gain = 0.000 ; free physical = 15516 ; free virtual = 28559
Phase 4.1.1.1 BUFG Insertion | Checksum: 1afcc06cf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2771.227 ; gain = 39.043 ; free physical = 15516 ; free virtual = 28559

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.831. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 20138e2c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2771.227 ; gain = 39.043 ; free physical = 15516 ; free virtual = 28559

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2771.227 ; gain = 39.043 ; free physical = 15516 ; free virtual = 28559
Phase 4.1 Post Commit Optimization | Checksum: 20138e2c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2771.227 ; gain = 39.043 ; free physical = 15515 ; free virtual = 28559

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20138e2c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2771.227 ; gain = 39.043 ; free physical = 15515 ; free virtual = 28559

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 20138e2c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2771.227 ; gain = 39.043 ; free physical = 15515 ; free virtual = 28559
Phase 4.3 Placer Reporting | Checksum: 20138e2c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2771.227 ; gain = 39.043 ; free physical = 15515 ; free virtual = 28559

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.227 ; gain = 0.000 ; free physical = 15515 ; free virtual = 28559

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2771.227 ; gain = 39.043 ; free physical = 15515 ; free virtual = 28559
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1aad9dd83

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2771.227 ; gain = 39.043 ; free physical = 15515 ; free virtual = 28559
Ending Placer Task | Checksum: b65083a4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2771.227 ; gain = 39.043 ; free physical = 15515 ; free virtual = 28559
83 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file audio_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2771.227 ; gain = 0.000 ; free physical = 15495 ; free virtual = 28539
INFO: [Vivado 12-24828] Executing command : report_utilization -file audio_wrapper_utilization_placed.rpt -pb audio_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file audio_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2771.227 ; gain = 0.000 ; free physical = 15492 ; free virtual = 28536
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2771.227 ; gain = 0.000 ; free physical = 15491 ; free virtual = 28536
Wrote PlaceDB: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2771.227 ; gain = 0.000 ; free physical = 15476 ; free virtual = 28522
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.227 ; gain = 0.000 ; free physical = 15476 ; free virtual = 28522
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2771.227 ; gain = 0.000 ; free physical = 15472 ; free virtual = 28518
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.227 ; gain = 0.000 ; free physical = 15472 ; free virtual = 28519
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2771.227 ; gain = 0.000 ; free physical = 15468 ; free virtual = 28516
Write Physdb Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2771.227 ; gain = 0.000 ; free physical = 15468 ; free virtual = 28516
INFO: [Common 17-1381] The checkpoint '/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/impl_1/audio_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2771.227 ; gain = 0.000 ; free physical = 15468 ; free virtual = 28514
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 2.831 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2771.227 ; gain = 0.000 ; free physical = 15468 ; free virtual = 28514
Wrote PlaceDB: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2771.227 ; gain = 0.000 ; free physical = 15457 ; free virtual = 28506
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.227 ; gain = 0.000 ; free physical = 15457 ; free virtual = 28506
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2771.227 ; gain = 0.000 ; free physical = 15457 ; free virtual = 28506
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2771.227 ; gain = 0.000 ; free physical = 15457 ; free virtual = 28506
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2771.227 ; gain = 0.000 ; free physical = 15457 ; free virtual = 28507
Write Physdb Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2771.227 ; gain = 0.000 ; free physical = 15457 ; free virtual = 28507
INFO: [Common 17-1381] The checkpoint '/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/impl_1/audio_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9efd7326 ConstDB: 0 ShapeSum: 1599d8e RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: cd595770 | NumContArr: d52a1792 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 327d5643c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.172 ; gain = 67.945 ; free physical = 15305 ; free virtual = 28353

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 327d5643c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.172 ; gain = 67.945 ; free physical = 15305 ; free virtual = 28353

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 327d5643c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.172 ; gain = 67.945 ; free physical = 15305 ; free virtual = 28353
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 36a821c8d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2883.250 ; gain = 112.023 ; free physical = 15275 ; free virtual = 28322
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.944  | TNS=0.000  | WHS=-0.190 | THS=-38.290|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2490
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2490
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 29288bb76

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2883.250 ; gain = 112.023 ; free physical = 15274 ; free virtual = 28322

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 29288bb76

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2883.250 ; gain = 112.023 ; free physical = 15274 ; free virtual = 28322

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 235d8528d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2883.250 ; gain = 112.023 ; free physical = 15277 ; free virtual = 28325
Phase 4 Initial Routing | Checksum: 235d8528d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2883.250 ; gain = 112.023 ; free physical = 15277 ; free virtual = 28325

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 166
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.171  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 27f286f11

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2883.250 ; gain = 112.023 ; free physical = 15278 ; free virtual = 28326

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.171  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2018596df

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2883.250 ; gain = 112.023 ; free physical = 15278 ; free virtual = 28326
Phase 5 Rip-up And Reroute | Checksum: 2018596df

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2883.250 ; gain = 112.023 ; free physical = 15278 ; free virtual = 28326

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2018596df

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2883.250 ; gain = 112.023 ; free physical = 15278 ; free virtual = 28326

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2018596df

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2883.250 ; gain = 112.023 ; free physical = 15278 ; free virtual = 28326
Phase 6 Delay and Skew Optimization | Checksum: 2018596df

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2883.250 ; gain = 112.023 ; free physical = 15278 ; free virtual = 28326

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.286  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 27547eb39

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2883.250 ; gain = 112.023 ; free physical = 15278 ; free virtual = 28326
Phase 7 Post Hold Fix | Checksum: 27547eb39

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2883.250 ; gain = 112.023 ; free physical = 15278 ; free virtual = 28326

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.381071 %
  Global Horizontal Routing Utilization  = 0.472955 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 27547eb39

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2883.250 ; gain = 112.023 ; free physical = 15278 ; free virtual = 28326

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 27547eb39

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2883.250 ; gain = 112.023 ; free physical = 15277 ; free virtual = 28325

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1a6ada46f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2883.250 ; gain = 112.023 ; free physical = 15277 ; free virtual = 28325

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1a6ada46f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2883.250 ; gain = 112.023 ; free physical = 15276 ; free virtual = 28324

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.286  | TNS=0.000  | WHS=0.038  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1a6ada46f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2883.250 ; gain = 112.023 ; free physical = 15276 ; free virtual = 28324
Total Elapsed time in route_design: 12.22 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 995abca0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2883.250 ; gain = 112.023 ; free physical = 15276 ; free virtual = 28324
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 995abca0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2883.250 ; gain = 112.023 ; free physical = 15276 ; free virtual = 28324

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Vivado 12-24828] Executing command : report_drc -file audio_wrapper_drc_routed.rpt -pb audio_wrapper_drc_routed.pb -rpx audio_wrapper_drc_routed.rpx
Command: report_drc -file audio_wrapper_drc_routed.rpt -pb audio_wrapper_drc_routed.pb -rpx audio_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/impl_1/audio_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file audio_wrapper_methodology_drc_routed.rpt -pb audio_wrapper_methodology_drc_routed.pb -rpx audio_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file audio_wrapper_methodology_drc_routed.rpt -pb audio_wrapper_methodology_drc_routed.pb -rpx audio_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/impl_1/audio_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file audio_wrapper_timing_summary_routed.rpt -pb audio_wrapper_timing_summary_routed.pb -rpx audio_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file audio_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file audio_wrapper_route_status.rpt -pb audio_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file audio_wrapper_bus_skew_routed.rpt -pb audio_wrapper_bus_skew_routed.pb -rpx audio_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file audio_wrapper_power_routed.rpt -pb audio_wrapper_power_summary_routed.pb -rpx audio_wrapper_power_routed.rpx
Command: report_power -file audio_wrapper_power_routed.rpt -pb audio_wrapper_power_summary_routed.pb -rpx audio_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
129 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file audio_wrapper_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3061.395 ; gain = 0.000 ; free physical = 15168 ; free virtual = 28218
Wrote PlaceDB: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3061.395 ; gain = 0.000 ; free physical = 15163 ; free virtual = 28216
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.395 ; gain = 0.000 ; free physical = 15163 ; free virtual = 28216
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3061.395 ; gain = 0.000 ; free physical = 15158 ; free virtual = 28212
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.395 ; gain = 0.000 ; free physical = 15158 ; free virtual = 28213
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3061.395 ; gain = 0.000 ; free physical = 15158 ; free virtual = 28214
Write Physdb Complete: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3061.395 ; gain = 0.000 ; free physical = 15158 ; free virtual = 28214
INFO: [Common 17-1381] The checkpoint '/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/impl_1/audio_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force audio_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./audio_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
141 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
INFO: [Common 17-206] Exiting Vivado at Thu Nov 27 15:42:43 2025...
