set ::env(PROJECT_NAME) ch_intrinsics
set ::env(DESIGN_TOP) memset
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/VTR_design/ch_intrinsics/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/VTR_design/ch_intrinsics/rtl/ch_intrinsics_top.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller
