

================================================================
== Vivado HLS Report for 'Conv2D'
================================================================
* Date:           Tue Oct 15 13:26:22 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   16|    ?|   16|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+--------------------+------------------------+-----------+-----------+-----------+----------+
        |                             |          Latency         |        Iteration       |  Initiation Interval  |    Trip   |          |
        |          Loop Name          | min |         max        |         Latency        |  achieved |   target  |   Count   | Pipelined|
        +-----------------------------+-----+--------------------+------------------------+-----------+-----------+-----------+----------+
        |- Loop 1                     |    0|                   ?| 3 ~ 196751030195601411 |          -|          -| 0 ~ 65535 |    no    |
        | + Loop 1.1                  |    0|  196751030195601408|   8 ~ 96069838962696   |          -|          -|  0 ~ 2048 |    no    |
        |  ++ Loop 1.1.1              |    0|      96069838962688|    11 ~ 46909101056    |          -|          -|  0 ~ 2048 |    no    |
        |   +++ Loop 1.1.1.1          |    0|         46909101045|       2 ~ 715787       |          -|          -| 0 ~ 65535 |    no    |
        |    ++++ Loop 1.1.1.1.1      |    0|              715785|        2 ~ 2807        |          -|          -|  0 ~ 255  |    no    |
        |     +++++ Loop 1.1.1.1.1.1  |    0|                2805|         2 ~ 11         |          -|          -|  0 ~ 255  |    no    |
        +-----------------------------+-----+--------------------+------------------------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / (!exitcond3)
18 --> 
	19  / true
19 --> 
	20  / (tmp_2)
	17  / (!tmp_2)
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	45  / (!tmp_11)
	23  / (tmp_11)
23 --> 
	36  / (exitcond1)
	24  / (!exitcond1)
24 --> 
	25  / (!exitcond2)
	23  / (exitcond2)
25 --> 
	35  / (!exitcond & !or_cond5) | (!exitcond & tmp_13)
	26  / (!exitcond & !tmp_13 & or_cond5)
	24  / (exitcond)
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	25  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	22  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	19  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.56>
ST_1 : Operation 49 [1/1] (1.00ns)   --->   "%out_data_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_data_V)"   --->   Operation 49 'read' 'out_data_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 50 [1/1] (1.00ns)   --->   "%biases_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %biases_V)"   --->   Operation 50 'read' 'biases_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 51 [1/1] (1.00ns)   --->   "%weights_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weights_V)"   --->   Operation 51 'read' 'weights_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%in_data_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_data_V)"   --->   Operation 52 'read' 'in_data_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%input_height_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %input_height_V)"   --->   Operation 53 'read' 'input_height_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%input_width_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %input_width_V)"   --->   Operation 54 'read' 'input_width_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%padding_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %padding_V)"   --->   Operation 55 'read' 'padding_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%stride_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %stride_V)"   --->   Operation 56 'read' 'stride_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%kernel_size_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %kernel_size_V)"   --->   Operation 57 'read' 'kernel_size_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%out_channel_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %out_channel_V)"   --->   Operation 58 'read' 'out_channel_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%in_channel_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %in_channel_V)"   --->   Operation 59 'read' 'in_channel_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %out_data_V_read, i32 1, i32 31)"   --->   Operation 60 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %biases_V_read, i32 1, i32 31)"   --->   Operation 61 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %weights_V_read, i32 1, i32 31)"   --->   Operation 62 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_9 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %in_data_V_read, i32 1, i32 31)"   --->   Operation 63 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%lhs_V = zext i8 %input_width_V_read to i9" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 64 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%rhs_V = zext i8 %kernel_size_V_read to i9" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 65 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.30ns)   --->   "%ret_V = sub i9 %lhs_V, %rhs_V" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 66 'sub' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%ret_V_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %padding_V_read, i1 false)"   --->   Operation 67 'bitconcatenate' 'ret_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%ret_V_1_cast = zext i9 %ret_V_1 to i11"   --->   Operation 68 'zext' 'ret_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_cast = sext i9 %ret_V to i11" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 69 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.36ns)   --->   "%ret_V_2_tr = add i11 %ret_V_1_cast, %tmp_cast" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 70 'add' 'ret_V_2_tr' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%ret_V_2_tr_cast = sext i11 %ret_V_2_tr to i12" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 71 'sext' 'ret_V_2_tr_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_tr4 = zext i8 %stride_V_read to i12" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 72 'zext' 'tmp_tr4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [16/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 73 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i8 %input_height_V_read to i9" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 74 'zext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.30ns)   --->   "%ret_V_2 = sub i9 %lhs_V_1, %rhs_V" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 75 'sub' 'ret_V_2' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_7_cast = sext i9 %ret_V_2 to i11" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 76 'sext' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.36ns)   --->   "%ret_V_5_tr = add i11 %ret_V_1_cast, %tmp_7_cast" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 77 'add' 'ret_V_5_tr' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%ret_V_5_tr_cast = sext i11 %ret_V_5_tr to i12" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 78 'sext' 'ret_V_5_tr_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [16/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 79 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.89>
ST_2 : Operation 80 [15/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 80 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [15/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 81 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.89>
ST_3 : Operation 82 [14/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 82 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [14/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 83 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 84 [13/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 84 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [13/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 85 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.89>
ST_5 : Operation 86 [12/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 86 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [12/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 87 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.89>
ST_6 : Operation 88 [11/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 88 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [11/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 89 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.89>
ST_7 : Operation 90 [10/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 90 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [10/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 91 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.89>
ST_8 : Operation 92 [9/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 92 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [9/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 93 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.89>
ST_9 : Operation 94 [8/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 94 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [8/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 95 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.89>
ST_10 : Operation 96 [7/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 96 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [7/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 97 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.89>
ST_11 : Operation 98 [6/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 98 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [6/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 99 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.89>
ST_12 : Operation 100 [5/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 100 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [5/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 101 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.89>
ST_13 : Operation 102 [4/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 102 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [4/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 103 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.89>
ST_14 : Operation 104 [3/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 104 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 105 [3/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 105 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.89>
ST_15 : Operation 106 [2/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 106 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 107 [2/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 107 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.43>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_cast1 = zext i31 %tmp to i33"   --->   Operation 108 'zext' 'tmp_cast1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_9_cast1 = zext i31 %tmp_1 to i32"   --->   Operation 109 'zext' 'tmp_9_cast1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i31 %tmp_3 to i49"   --->   Operation 110 'zext' 'tmp_24_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i31 %tmp_9 to i33"   --->   Operation 111 'zext' 'tmp_25_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %gmem), !map !127"   --->   Operation 112 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %in_channel_V), !map !134"   --->   Operation 113 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %out_channel_V), !map !140"   --->   Operation 114 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %kernel_size_V), !map !144"   --->   Operation 115 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %stride_V), !map !148"   --->   Operation 116 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %padding_V), !map !152"   --->   Operation 117 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %input_width_V), !map !156"   --->   Operation 118 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %input_height_V), !map !160"   --->   Operation 119 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @Conv2D_str) nounwind"   --->   Operation 120 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:15]   --->   Operation 121 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %in_data_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:15]   --->   Operation 122 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %weights_V, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:16]   --->   Operation 123 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %biases_V, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:17]   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %out_data_V, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle6, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:18]   --->   Operation 125 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %in_channel_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:19]   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %out_channel_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:20]   --->   Operation 127 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %kernel_size_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:21]   --->   Operation 128 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %stride_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:22]   --->   Operation 129 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %padding_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:23]   --->   Operation 130 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %input_width_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:24]   --->   Operation 131 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %input_height_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:25]   --->   Operation 132 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/Conv2d/Conv2d.cpp:26]   --->   Operation 133 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 134 [1/16] (2.89ns)   --->   "%tmp_6 = sdiv i12 %ret_V_2_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 134 'sdiv' 'tmp_6' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_2_cast = sext i12 %tmp_6 to i13" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 135 'sext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (1.54ns)   --->   "%output_width = add i13 %tmp_2_cast, 1" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 136 'add' 'output_width' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%output_width_cast = sext i13 %output_width to i32" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 137 'sext' 'output_width_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 138 [1/16] (2.89ns)   --->   "%tmp_s = sdiv i12 %ret_V_5_tr_cast, %tmp_tr4" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 138 'sdiv' 'tmp_s' <Predicate = true> <Delay = 2.89> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 15> <II = 12> <Delay = 2.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_9_cast = sext i12 %tmp_s to i13" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 139 'sext' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (1.54ns)   --->   "%output_height = add i13 %tmp_9_cast, 1" [../src/Conv2d/Conv2d.cpp:30]   --->   Operation 140 'add' 'output_height' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%output_height_cast_c = sext i13 %output_height to i28" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 141 'sext' 'output_height_cast_c' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_cast_cast = zext i8 %stride_V_read to i19" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 142 'zext' 'tmp_cast_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i8 %padding_V_read to i20" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 143 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i8 %input_height_V_read to i20" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 144 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i8 %input_width_V_read to i20" [../src/Conv2d/Conv2d.cpp:44]   --->   Operation 145 'zext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%rhs_V_3_cast = zext i8 %input_height_V_read to i24" [../src/Conv2d/Conv2d.cpp:44]   --->   Operation 146 'zext' 'rhs_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%rhs_V_4_cast = zext i8 %input_width_V_read to i32" [../src/Conv2d/Conv2d.cpp:44]   --->   Operation 147 'zext' 'rhs_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%rhs_V_5_cast_cast = zext i8 %input_width_V_read to i28" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 148 'zext' 'rhs_V_5_cast_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%rhs_V_9_cast = zext i8 %kernel_size_V_read to i40" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 149 'zext' 'rhs_V_9_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%rhs_V_11_cast = zext i8 %kernel_size_V_read to i48" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 150 'zext' 'rhs_V_11_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%rhs_V_2_cast1 = zext i8 %kernel_size_V_read to i16" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 151 'zext' 'rhs_V_2_cast1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%rhs_V_2_cast = zext i8 %kernel_size_V_read to i24" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 152 'zext' 'rhs_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%rhs_V_10_cast = zext i8 %kernel_size_V_read to i32"   --->   Operation 153 'zext' 'rhs_V_10_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%rhs_V_8_cast = zext i16 %in_channel_V_read to i32"   --->   Operation 154 'zext' 'rhs_V_8_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_10 = zext i13 %output_width to i32" [../src/Conv2d/Conv2d.cpp:29]   --->   Operation 155 'zext' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (0.46ns)   --->   "br label %.loopexit" [../src/Conv2d/Conv2d.cpp:32]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.46>

State 17 <SV = 16> <Delay = 7.05>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "%i_op_assign = phi i16 [ 0, %0 ], [ %oc, %.loopexit.loopexit ]"   --->   Operation 157 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 158 [1/1] (0.00ns)   --->   "%ret_V_10 = phi i32 [ 0, %0 ], [ %next_mul1, %.loopexit.loopexit ]"   --->   Operation 158 'phi' 'ret_V_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 159 [1/1] (1.89ns)   --->   "%next_mul1 = add i32 %ret_V_10, %rhs_V_8_cast"   --->   Operation 159 'add' 'next_mul1' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%i_op_assign_cast14_c = zext i16 %i_op_assign to i28" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 160 'zext' 'i_op_assign_cast14_c' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 161 [1/1] (2.13ns)   --->   "%exitcond3 = icmp eq i16 %i_op_assign, %out_channel_V_read" [../src/Conv2d/Conv2d.cpp:32]   --->   Operation 161 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 162 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (1.54ns)   --->   "%oc = add i16 %i_op_assign, 1" [../src/Conv2d/Conv2d.cpp:32]   --->   Operation 163 'add' 'oc' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %4, label %.preheader1335.preheader" [../src/Conv2d/Conv2d.cpp:32]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 165 [1/1] (5.55ns) (root node of the DSP)   --->   "%tmp_8 = mul i28 %i_op_assign_cast14_c, %output_height_cast_c" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 165 'mul' 'tmp_8' <Predicate = (!exitcond3)> <Delay = 5.55> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_1_cast1 = zext i16 %i_op_assign to i32" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 166 'zext' 'tmp_1_cast1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (1.87ns)   --->   "%biases_V6_sum = add i32 %tmp_1_cast1, %tmp_9_cast1" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 167 'add' 'biases_V6_sum' <Predicate = (!exitcond3)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%biases_V6_sum_cast = zext i32 %biases_V6_sum to i64" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 168 'zext' 'biases_V6_sum_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16* %gmem, i64 %biases_V6_sum_cast" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 169 'getelementptr' 'gmem_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%lhs_V_11_cast = zext i32 %ret_V_10 to i40" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 170 'zext' 'lhs_V_11_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_17 : Operation 171 [1/1] (7.05ns)   --->   "%ret_V_3 = mul i40 %rhs_V_9_cast, %lhs_V_11_cast" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 171 'mul' 'ret_V_3' <Predicate = (!exitcond3)> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "ret void" [../src/Conv2d/Conv2d.cpp:55]   --->   Operation 172 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.36>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%lhs_V_2_cast = zext i40 %ret_V_3 to i48" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 173 'zext' 'lhs_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (7.36ns)   --->   "%ret_V_4 = mul i48 %rhs_V_11_cast, %lhs_V_2_cast" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 174 'mul' 'ret_V_4' <Predicate = true> <Delay = 7.36> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 175 [1/1] (0.46ns)   --->   "br label %.preheader1335" [../src/Conv2d/Conv2d.cpp:33]   --->   Operation 175 'br' <Predicate = true> <Delay = 0.46>

State 19 <SV = 18> <Delay = 7.95>
ST_19 : Operation 176 [1/1] (0.00ns)   --->   "%i_op_assign_4 = phi i12 [ %oh, %3 ], [ 0, %.preheader1335.preheader ]"   --->   Operation 176 'phi' 'i_op_assign_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 177 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i19 [ %next_mul2, %3 ], [ 0, %.preheader1335.preheader ]" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 177 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 178 [1/1] (0.00ns)   --->   "%phi_mul20_cast = zext i19 %phi_mul2 to i20" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 178 'zext' 'phi_mul20_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 179 [1/1] (1.57ns)   --->   "%next_mul2 = add i19 %phi_mul2, %tmp_cast_cast" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 179 'add' 'next_mul2' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 180 [1/1] (0.00ns)   --->   "%i_op_assign_4_cast1 = zext i12 %i_op_assign_4 to i28" [../src/Conv2d/Conv2d.cpp:33]   --->   Operation 180 'zext' 'i_op_assign_4_cast1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 181 [1/1] (0.00ns)   --->   "%i_op_assign_4_cast = zext i12 %i_op_assign_4 to i13" [../src/Conv2d/Conv2d.cpp:33]   --->   Operation 181 'zext' 'i_op_assign_4_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 182 [1/1] (1.90ns)   --->   "%tmp_2 = icmp slt i13 %i_op_assign_4_cast, %output_height" [../src/Conv2d/Conv2d.cpp:33]   --->   Operation 182 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2048, i64 0)"   --->   Operation 183 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (1.54ns)   --->   "%oh = add i12 %i_op_assign_4, 1" [../src/Conv2d/Conv2d.cpp:33]   --->   Operation 184 'add' 'oh' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 185 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %.preheader1334.preheader, label %.loopexit.loopexit" [../src/Conv2d/Conv2d.cpp:33]   --->   Operation 185 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 186 [1/1] (1.79ns)   --->   "%tmp_5 = add i28 %tmp_8, %i_op_assign_4_cast1" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 186 'add' 'tmp_5' <Predicate = (tmp_2)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_14_cast = sext i28 %tmp_5 to i32" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 187 'sext' 'tmp_14_cast' <Predicate = (tmp_2)> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (6.15ns)   --->   "%tmp_7 = mul i32 %output_width_cast, %tmp_14_cast" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 188 'mul' 'tmp_7' <Predicate = (tmp_2)> <Delay = 6.15> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 189 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 189 'br' <Predicate = (!tmp_2)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 1.89>
ST_20 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_10_cast = sext i32 %tmp_7 to i33" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 190 'sext' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 191 [1/1] (1.89ns)   --->   "%out_data_V8_sum = add i33 %tmp_10_cast, %tmp_cast1" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 191 'add' 'out_data_V8_sum' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%out_data_V8_sum_cast = sext i33 %out_data_V8_sum to i64" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 192 'sext' 'out_data_V8_sum_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 193 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16* %gmem, i64 %out_data_V8_sum_cast" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 193 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 194 [1/1] (1.57ns)   --->   "%tmp_4 = sub i20 %phi_mul20_cast, %tmp_1_cast" [../src/Conv2d/Conv2d.cpp:39]   --->   Operation 194 'sub' 'tmp_4' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 195 [1/1] (8.75ns)   --->   "%gmem_addr_1_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %gmem_addr_1, i32 %tmp_10)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 195 'writereq' 'gmem_addr_1_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 196 [1/1] (0.46ns)   --->   "br label %.preheader1334" [../src/Conv2d/Conv2d.cpp:34]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.46>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 197 [1/1] (0.00ns)   --->   "%i_op_assign_5 = phi i12 [ %ow, %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ], [ 0, %.preheader1334.preheader ]"   --->   Operation 197 'phi' 'i_op_assign_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 198 [1/1] (0.00ns)   --->   "%phi_mul3 = phi i19 [ %next_mul3, %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ], [ 0, %.preheader1334.preheader ]" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 198 'phi' 'phi_mul3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 199 [1/1] (0.00ns)   --->   "%phi_mul17_cast = zext i19 %phi_mul3 to i20" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 199 'zext' 'phi_mul17_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 200 [1/1] (1.57ns)   --->   "%next_mul3 = add i19 %phi_mul3, %tmp_cast_cast" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 200 'add' 'next_mul3' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 201 [1/1] (0.00ns)   --->   "%i_op_assign_5_cast = zext i12 %i_op_assign_5 to i13" [../src/Conv2d/Conv2d.cpp:34]   --->   Operation 201 'zext' 'i_op_assign_5_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 202 [1/1] (1.90ns)   --->   "%tmp_11 = icmp slt i13 %i_op_assign_5_cast, %output_width" [../src/Conv2d/Conv2d.cpp:34]   --->   Operation 202 'icmp' 'tmp_11' <Predicate = true> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 203 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2048, i64 0)"   --->   Operation 203 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 204 [1/1] (1.54ns)   --->   "%ow = add i12 %i_op_assign_5, 1" [../src/Conv2d/Conv2d.cpp:34]   --->   Operation 204 'add' 'ow' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 205 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader, label %3" [../src/Conv2d/Conv2d.cpp:34]   --->   Operation 205 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 206 [1/1] (1.57ns)   --->   "%tmp_12 = sub i20 %phi_mul17_cast, %tmp_1_cast" [../src/Conv2d/Conv2d.cpp:40]   --->   Operation 206 'sub' 'tmp_12' <Predicate = (tmp_11)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 207 [1/1] (0.46ns)   --->   "br label %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [../src/Conv2d/Conv2d.cpp:36]   --->   Operation 207 'br' <Predicate = (tmp_11)> <Delay = 0.46>
ST_22 : Operation 208 [5/5] (8.75ns)   --->   "%gmem_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_1)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 208 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = (!tmp_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 209 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i16 [ 0, %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ], [ %p_0367_2, %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.loopexit ]" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 209 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 210 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i16 [ 0, %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ], [ %ic, %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.loopexit ]"   --->   Operation 210 'phi' 'i_op_assign_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 211 [1/1] (0.00ns)   --->   "%ret_V_5 = phi i24 [ 0, %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ], [ %next_mul5, %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.loopexit ]" [../src/Conv2d/Conv2d.cpp:44]   --->   Operation 211 'phi' 'ret_V_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 212 [1/1] (0.00ns)   --->   "%ret_V_11 = phi i24 [ 0, %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ], [ %next_mul4, %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.loopexit ]" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 212 'phi' 'ret_V_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 213 [1/1] (1.68ns)   --->   "%next_mul4 = add i24 %ret_V_11, %rhs_V_2_cast" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 213 'add' 'next_mul4' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 214 [1/1] (1.68ns)   --->   "%next_mul5 = add i24 %ret_V_5, %rhs_V_3_cast" [../src/Conv2d/Conv2d.cpp:44]   --->   Operation 214 'add' 'next_mul5' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 215 [1/1] (2.13ns)   --->   "%exitcond1 = icmp eq i16 %i_op_assign_1, %in_channel_V_read" [../src/Conv2d/Conv2d.cpp:36]   --->   Operation 215 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 216 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 216 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 217 [1/1] (1.54ns)   --->   "%ic = add i16 %i_op_assign_1, 1" [../src/Conv2d/Conv2d.cpp:36]   --->   Operation 217 'add' 'ic' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 218 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i, label %.preheader1333.preheader" [../src/Conv2d/Conv2d.cpp:36]   --->   Operation 218 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "%lhs_V_5_cast = zext i24 %ret_V_5 to i32" [../src/Conv2d/Conv2d.cpp:44]   --->   Operation 219 'zext' 'lhs_V_5_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_23 : Operation 220 [1/1] (5.55ns) (root node of the DSP)   --->   "%ret_V_7 = mul i32 %lhs_V_5_cast, %rhs_V_4_cast" [../src/Conv2d/Conv2d.cpp:44]   --->   Operation 220 'mul' 'ret_V_7' <Predicate = (!exitcond1)> <Delay = 5.55> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 221 [1/1] (0.00ns)   --->   "%lhs_V_7_cast = zext i32 %ret_V_7 to i33" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 221 'zext' 'lhs_V_7_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_23 : Operation 222 [1/1] (0.00ns)   --->   "%lhs_V_3_cast = zext i24 %ret_V_11 to i32" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 222 'zext' 'lhs_V_3_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_23 : Operation 223 [1/1] (2.82ns) (grouped into DSP with root node tmp2)   --->   "%ret_V_6 = mul i32 %lhs_V_3_cast, %rhs_V_10_cast" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 223 'mul' 'ret_V_6' <Predicate = (!exitcond1)> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 224 [1/1] (0.00ns) (grouped into DSP with root node tmp2)   --->   "%ret_V_6_cast = zext i32 %ret_V_6 to i48" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 224 'zext' 'ret_V_6_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_23 : Operation 225 [1/1] (2.73ns) (root node of the DSP)   --->   "%tmp2 = add i48 %ret_V_4, %ret_V_6_cast" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 225 'add' 'tmp2' <Predicate = (!exitcond1)> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 226 [1/1] (0.46ns)   --->   "br label %.preheader1333" [../src/Conv2d/Conv2d.cpp:37]   --->   Operation 226 'br' <Predicate = (!exitcond1)> <Delay = 0.46>
ST_23 : Operation 227 [7/7] (8.75ns)   --->   "%p_Val2_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 227 'readreq' 'p_Val2_1_req' <Predicate = (exitcond1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.13>
ST_24 : Operation 228 [1/1] (0.00ns)   --->   "%p_0367_2 = phi i16 [ %p_Val2_s, %.preheader1333.preheader ], [ %p_Val2_2, %.preheader1333.loopexit ]"   --->   Operation 228 'phi' 'p_0367_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 229 [1/1] (0.00ns)   --->   "%i_op_assign_2 = phi i8 [ 0, %.preheader1333.preheader ], [ %kh, %.preheader1333.loopexit ]"   --->   Operation 229 'phi' 'i_op_assign_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 230 [1/1] (0.00ns)   --->   "%ret_V_12 = phi i16 [ 0, %.preheader1333.preheader ], [ %next_mul, %.preheader1333.loopexit ]" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 230 'phi' 'ret_V_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 231 [1/1] (1.54ns)   --->   "%next_mul = add i16 %ret_V_12, %rhs_V_2_cast1" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 231 'add' 'next_mul' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 232 [1/1] (0.00ns)   --->   "%i_op_assign_2_cast7 = zext i8 %i_op_assign_2 to i20" [../src/Conv2d/Conv2d.cpp:37]   --->   Operation 232 'zext' 'i_op_assign_2_cast7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 233 [1/1] (1.31ns)   --->   "%exitcond2 = icmp eq i8 %i_op_assign_2, %kernel_size_V_read" [../src/Conv2d/Conv2d.cpp:37]   --->   Operation 233 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 234 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)"   --->   Operation 234 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 235 [1/1] (1.30ns)   --->   "%kh = add i8 %i_op_assign_2, 1" [../src/Conv2d/Conv2d.cpp:37]   --->   Operation 235 'add' 'kh' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 236 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.loopexit, label %.preheader.preheader" [../src/Conv2d/Conv2d.cpp:37]   --->   Operation 236 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 237 [1/1] (1.58ns)   --->   "%ih = add i20 %i_op_assign_2_cast7, %tmp_4" [../src/Conv2d/Conv2d.cpp:39]   --->   Operation 237 'add' 'ih' <Predicate = (!exitcond2)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %ih, i32 19)" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 238 'bitselect' 'tmp_13' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_24 : Operation 239 [1/1] (2.02ns)   --->   "%tmp_14 = icmp slt i20 %ih, %tmp_3_cast" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 239 'icmp' 'tmp_14' <Predicate = (!exitcond2)> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 240 [1/1] (0.00ns)   --->   "%lhs_V_6_cast_cast = sext i20 %ih to i28" [../src/Conv2d/Conv2d.cpp:44]   --->   Operation 240 'sext' 'lhs_V_6_cast_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_24 : Operation 241 [1/1] (2.82ns) (grouped into DSP with root node ret_V_s)   --->   "%ret_V_8 = mul i28 %rhs_V_5_cast_cast, %lhs_V_6_cast_cast" [../src/Conv2d/Conv2d.cpp:44]   --->   Operation 241 'mul' 'ret_V_8' <Predicate = (!exitcond2)> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 242 [1/1] (0.00ns) (grouped into DSP with root node ret_V_s)   --->   "%rhs_V_6_cast = sext i28 %ret_V_8 to i33" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 242 'sext' 'rhs_V_6_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_24 : Operation 243 [1/1] (2.73ns) (root node of the DSP)   --->   "%ret_V_s = add i33 %rhs_V_6_cast, %lhs_V_7_cast" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 243 'add' 'ret_V_s' <Predicate = (!exitcond2)> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 244 [1/1] (0.46ns)   --->   "br label %.preheader" [../src/Conv2d/Conv2d.cpp:38]   --->   Operation 244 'br' <Predicate = (!exitcond2)> <Delay = 0.46>
ST_24 : Operation 245 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit"   --->   Operation 245 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 6.13>
ST_25 : Operation 246 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i16 [ %p_0367_2, %.preheader.preheader ], [ %p_Val2_2_be, %.preheader.backedge ]" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 246 'phi' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 247 [1/1] (0.00ns)   --->   "%i_op_assign_3 = phi i8 [ 0, %.preheader.preheader ], [ %kw, %.preheader.backedge ]"   --->   Operation 247 'phi' 'i_op_assign_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 248 [1/1] (0.00ns)   --->   "%i_op_assign_3_cast5 = zext i8 %i_op_assign_3 to i20" [../src/Conv2d/Conv2d.cpp:38]   --->   Operation 248 'zext' 'i_op_assign_3_cast5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 249 [1/1] (1.31ns)   --->   "%exitcond = icmp eq i8 %i_op_assign_3, %kernel_size_V_read" [../src/Conv2d/Conv2d.cpp:38]   --->   Operation 249 'icmp' 'exitcond' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 250 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)"   --->   Operation 250 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 251 [1/1] (1.30ns)   --->   "%kw = add i8 %i_op_assign_3, 1" [../src/Conv2d/Conv2d.cpp:38]   --->   Operation 251 'add' 'kw' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 252 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader1333.loopexit, label %1" [../src/Conv2d/Conv2d.cpp:38]   --->   Operation 252 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 253 [1/1] (1.58ns)   --->   "%iw = add i20 %i_op_assign_3_cast5, %tmp_12" [../src/Conv2d/Conv2d.cpp:40]   --->   Operation 253 'add' 'iw' <Predicate = (!exitcond)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 254 [1/1] (0.00ns)   --->   "%iw_cast = sext i20 %iw to i32" [../src/Conv2d/Conv2d.cpp:40]   --->   Operation 254 'sext' 'iw_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_25 : Operation 255 [1/1] (0.46ns)   --->   "br i1 %tmp_13, label %.preheader.backedge, label %2" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 255 'br' <Predicate = (!exitcond)> <Delay = 0.46>
ST_25 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node or_cond5)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %iw, i32 19)" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 256 'bitselect' 'tmp_15' <Predicate = (!exitcond & !tmp_13)> <Delay = 0.00>
ST_25 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node or_cond5)   --->   "%rev = xor i1 %tmp_15, true" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 257 'xor' 'rev' <Predicate = (!exitcond & !tmp_13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 258 [1/1] (2.02ns)   --->   "%tmp_16 = icmp slt i20 %iw, %tmp_4_cast" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 258 'icmp' 'tmp_16' <Predicate = (!exitcond & !tmp_13)> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node or_cond5)   --->   "%tmp1 = and i1 %tmp_16, %rev" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 259 'and' 'tmp1' <Predicate = (!exitcond & !tmp_13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 260 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_cond5 = and i1 %tmp1, %tmp_14" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 260 'and' 'or_cond5' <Predicate = (!exitcond & !tmp_13)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 261 [1/1] (0.46ns)   --->   "br i1 %or_cond5, label %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i, label %.preheader.backedge" [../src/Conv2d/Conv2d.cpp:42]   --->   Operation 261 'br' <Predicate = (!exitcond & !tmp_13)> <Delay = 0.46>
ST_25 : Operation 262 [1/1] (0.00ns)   --->   "%rhs_V_7_cast = zext i32 %iw_cast to i33" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 262 'zext' 'rhs_V_7_cast' <Predicate = (!exitcond & !tmp_13 & or_cond5)> <Delay = 0.00>
ST_25 : Operation 263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_9 = add i33 %ret_V_s, %rhs_V_7_cast" [../src/Conv2d/Conv2d.cpp:45]   --->   Operation 263 'add' 'ret_V_9' <Predicate = (!exitcond & !tmp_13 & or_cond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.80> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_29_cast = zext i8 %i_op_assign_3 to i16" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 264 'zext' 'tmp_29_cast' <Predicate = (!exitcond & !tmp_13 & or_cond5)> <Delay = 0.00>
ST_25 : Operation 265 [1/1] (1.54ns)   --->   "%tmp3 = add i16 %ret_V_12, %tmp_29_cast" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 265 'add' 'tmp3' <Predicate = (!exitcond & !tmp_13 & or_cond5)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 266 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i16 %tmp3 to i48" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 266 'zext' 'tmp3_cast' <Predicate = (!exitcond & !tmp_13 & or_cond5)> <Delay = 0.00>
ST_25 : Operation 267 [1/1] (2.29ns)   --->   "%tmp_17 = add i48 %tmp3_cast, %tmp2" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 267 'add' 'tmp_17' <Predicate = (!exitcond & !tmp_13 & or_cond5)> <Delay = 2.29> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_32_cast_cast = zext i48 %tmp_17 to i49" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 268 'zext' 'tmp_32_cast_cast' <Predicate = (!exitcond & !tmp_13 & or_cond5)> <Delay = 0.00>
ST_25 : Operation 269 [1/1] (3.61ns) (root node of TernaryAdder)   --->   "%in_data_V2_sum = add i33 %ret_V_9, %tmp_25_cast" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 269 'add' 'in_data_V2_sum' <Predicate = (!exitcond & !tmp_13 & or_cond5)> <Delay = 3.61> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.80> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 270 [1/1] (0.00ns)   --->   "%in_data_V2_sum_cast = zext i33 %in_data_V2_sum to i64" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 270 'zext' 'in_data_V2_sum_cast' <Predicate = (!exitcond & !tmp_13 & or_cond5)> <Delay = 0.00>
ST_25 : Operation 271 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16* %gmem, i64 %in_data_V2_sum_cast" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 271 'getelementptr' 'gmem_addr_2' <Predicate = (!exitcond & !tmp_13 & or_cond5)> <Delay = 0.00>
ST_25 : Operation 272 [1/1] (2.29ns)   --->   "%weights_V4_sum = add i49 %tmp_32_cast_cast, %tmp_24_cast" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 272 'add' 'weights_V4_sum' <Predicate = (!exitcond & !tmp_13 & or_cond5)> <Delay = 2.29> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 273 [1/1] (0.00ns)   --->   "%weights_V4_sum_cast = zext i49 %weights_V4_sum to i64" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 273 'zext' 'weights_V4_sum_cast' <Predicate = (!exitcond & !tmp_13 & or_cond5)> <Delay = 0.00>
ST_25 : Operation 274 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16* %gmem, i64 %weights_V4_sum_cast" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 274 'getelementptr' 'gmem_addr_3' <Predicate = (!exitcond & !tmp_13 & or_cond5)> <Delay = 0.00>
ST_25 : Operation 275 [1/1] (0.00ns)   --->   "br label %.preheader1333"   --->   Operation 275 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 276 [7/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 276 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 8.75>
ST_27 : Operation 277 [6/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 277 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 278 [7/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 278 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 8.75>
ST_28 : Operation 279 [5/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 279 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 280 [6/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 280 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 8.75>
ST_29 : Operation 281 [4/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 281 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 282 [5/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 282 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 8.75>
ST_30 : Operation 283 [3/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 283 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 284 [4/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 284 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 8.75>
ST_31 : Operation 285 [2/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 285 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 286 [3/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 286 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 8.75>
ST_32 : Operation 287 [1/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 287 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 288 [2/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 288 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 8.75>
ST_33 : Operation 289 [1/1] (8.75ns)   --->   "%gmem_addr_2_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_2)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 289 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 290 [1/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 290 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 8.75>
ST_34 : Operation 291 [1/1] (8.75ns)   --->   "%gmem_addr_3_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_3)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 291 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 6.01>
ST_35 : Operation 292 [1/1] (0.00ns)   --->   "%r_V = sext i16 %gmem_addr_2_read to i24" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 292 'sext' 'r_V' <Predicate = (!tmp_13 & or_cond5)> <Delay = 0.00>
ST_35 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_18 = sext i16 %gmem_addr_3_read to i24" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 293 'sext' 'tmp_18' <Predicate = (!tmp_13 & or_cond5)> <Delay = 0.00>
ST_35 : Operation 294 [1/1] (2.82ns) (grouped into DSP with root node ret_V_14)   --->   "%r_V_2 = mul i24 %r_V, %tmp_18" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 294 'mul' 'r_V_2' <Predicate = (!tmp_13 & or_cond5)> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 295 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %p_Val2_2, i8 0)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 295 'bitconcatenate' 'lhs_V_2' <Predicate = (!tmp_13 & or_cond5)> <Delay = 0.00>
ST_35 : Operation 296 [1/1] (2.73ns) (root node of the DSP)   --->   "%ret_V_14 = add i24 %lhs_V_2, %r_V_2" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 296 'add' 'ret_V_14' <Predicate = (!tmp_13 & or_cond5)> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 297 [1/1] (0.00ns)   --->   "%sum_V = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %ret_V_14, i32 8, i32 23)" [../src/Conv2d/Conv2d.cpp:46]   --->   Operation 297 'partselect' 'sum_V' <Predicate = (!tmp_13 & or_cond5)> <Delay = 0.00>
ST_35 : Operation 298 [1/1] (0.46ns)   --->   "br label %.preheader.backedge" [../src/Conv2d/Conv2d.cpp:47]   --->   Operation 298 'br' <Predicate = (!tmp_13 & or_cond5)> <Delay = 0.46>
ST_35 : Operation 299 [1/1] (0.00ns)   --->   "%p_Val2_2_be = phi i16 [ %sum_V, %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ], [ %p_Val2_2, %1 ], [ %p_Val2_2, %2 ]"   --->   Operation 299 'phi' 'p_Val2_2_be' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 300 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 300 'br' <Predicate = true> <Delay = 0.00>

State 36 <SV = 23> <Delay = 8.75>
ST_36 : Operation 301 [6/7] (8.75ns)   --->   "%p_Val2_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 301 'readreq' 'p_Val2_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 24> <Delay = 8.75>
ST_37 : Operation 302 [5/7] (8.75ns)   --->   "%p_Val2_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 302 'readreq' 'p_Val2_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 25> <Delay = 8.75>
ST_38 : Operation 303 [4/7] (8.75ns)   --->   "%p_Val2_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 303 'readreq' 'p_Val2_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 26> <Delay = 8.75>
ST_39 : Operation 304 [3/7] (8.75ns)   --->   "%p_Val2_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 304 'readreq' 'p_Val2_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 27> <Delay = 8.75>
ST_40 : Operation 305 [2/7] (8.75ns)   --->   "%p_Val2_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 305 'readreq' 'p_Val2_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 28> <Delay = 8.75>
ST_41 : Operation 306 [1/7] (8.75ns)   --->   "%p_Val2_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 306 'readreq' 'p_Val2_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 29> <Delay = 8.75>
ST_42 : Operation 307 [1/1] (8.75ns)   --->   "%p_Val2_1 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 307 'read' 'p_Val2_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 30> <Delay = 1.54>
ST_43 : Operation 308 [1/1] (1.54ns)   --->   "%addconv = add i16 %p_Val2_1, %p_Val2_s" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 308 'add' 'addconv' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 31> <Delay = 8.75>
ST_44 : Operation 309 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %gmem_addr_1, i16 %addconv, i2 -1)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 309 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 310 [1/1] (0.00ns)   --->   "br label %.preheader1334" [../src/Conv2d/Conv2d.cpp:34]   --->   Operation 310 'br' <Predicate = true> <Delay = 0.00>

State 45 <SV = 22> <Delay = 8.75>
ST_45 : Operation 311 [4/5] (8.75ns)   --->   "%gmem_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_1)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 311 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 23> <Delay = 8.75>
ST_46 : Operation 312 [3/5] (8.75ns)   --->   "%gmem_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_1)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 312 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 24> <Delay = 8.75>
ST_47 : Operation 313 [2/5] (8.75ns)   --->   "%gmem_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_1)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 313 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 25> <Delay = 8.75>
ST_48 : Operation 314 [1/5] (8.75ns)   --->   "%gmem_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_1)" [../src/Conv2d/Conv2d.cpp:51]   --->   Operation 314 'writeresp' 'gmem_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 315 [1/1] (0.00ns)   --->   "br label %.preheader1335" [../src/Conv2d/Conv2d.cpp:33]   --->   Operation 315 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.56ns
The critical path consists of the following:
	s_axi read on port 'input_height_V' [17]  (1 ns)
	'sub' operation ('ret.V', ../src/Conv2d/Conv2d.cpp:30) [68]  (1.31 ns)
	'add' operation ('ret_V_5_tr', ../src/Conv2d/Conv2d.cpp:30) [70]  (1.36 ns)
	'sdiv' operation ('tmp_s', ../src/Conv2d/Conv2d.cpp:30) [72]  (2.89 ns)

 <State 2>: 2.89ns
The critical path consists of the following:
	'sdiv' operation ('tmp_6', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.89 ns)

 <State 3>: 2.89ns
The critical path consists of the following:
	'sdiv' operation ('tmp_6', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.89 ns)

 <State 4>: 2.89ns
The critical path consists of the following:
	'sdiv' operation ('tmp_6', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.89 ns)

 <State 5>: 2.89ns
The critical path consists of the following:
	'sdiv' operation ('tmp_6', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.89 ns)

 <State 6>: 2.89ns
The critical path consists of the following:
	'sdiv' operation ('tmp_6', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.89 ns)

 <State 7>: 2.89ns
The critical path consists of the following:
	'sdiv' operation ('tmp_6', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.89 ns)

 <State 8>: 2.89ns
The critical path consists of the following:
	'sdiv' operation ('tmp_6', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.89 ns)

 <State 9>: 2.89ns
The critical path consists of the following:
	'sdiv' operation ('tmp_6', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.89 ns)

 <State 10>: 2.89ns
The critical path consists of the following:
	'sdiv' operation ('tmp_6', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.89 ns)

 <State 11>: 2.89ns
The critical path consists of the following:
	'sdiv' operation ('tmp_6', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.89 ns)

 <State 12>: 2.89ns
The critical path consists of the following:
	'sdiv' operation ('tmp_6', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.89 ns)

 <State 13>: 2.89ns
The critical path consists of the following:
	'sdiv' operation ('tmp_6', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.89 ns)

 <State 14>: 2.89ns
The critical path consists of the following:
	'sdiv' operation ('tmp_6', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.89 ns)

 <State 15>: 2.89ns
The critical path consists of the following:
	'sdiv' operation ('tmp_6', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.89 ns)

 <State 16>: 4.44ns
The critical path consists of the following:
	'sdiv' operation ('tmp_6', ../src/Conv2d/Conv2d.cpp:29) [63]  (2.89 ns)
	'add' operation ('output_width', ../src/Conv2d/Conv2d.cpp:29) [65]  (1.55 ns)

 <State 17>: 7.05ns
The critical path consists of the following:
	'phi' operation ('ret.V') with incoming values : ('next_mul1') [93]  (0 ns)
	'mul' operation ('ret.V', ../src/Conv2d/Conv2d.cpp:45) [107]  (7.05 ns)

 <State 18>: 7.36ns
The critical path consists of the following:
	'mul' operation ('ret.V', ../src/Conv2d/Conv2d.cpp:45) [109]  (7.36 ns)

 <State 19>: 7.96ns
The critical path consists of the following:
	'phi' operation ('oh') with incoming values : ('oh', ../src/Conv2d/Conv2d.cpp:33) [112]  (0 ns)
	'add' operation ('tmp_5', ../src/Conv2d/Conv2d.cpp:51) [124]  (1.8 ns)
	'mul' operation ('tmp_7', ../src/Conv2d/Conv2d.cpp:51) [126]  (6.16 ns)

 <State 20>: 1.9ns
The critical path consists of the following:
	'add' operation ('out_data_V8_sum', ../src/Conv2d/Conv2d.cpp:51) [128]  (1.9 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:51) [131]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (../src/Conv2d/Conv2d.cpp:51) [243]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:51) [237]  (8.75 ns)

 <State 24>: 7.13ns
The critical path consists of the following:
	'phi' operation ('kh') with incoming values : ('kh', ../src/Conv2d/Conv2d.cpp:37) [168]  (0 ns)
	'add' operation ('ih', ../src/Conv2d/Conv2d.cpp:39) [177]  (1.58 ns)
	'mul' operation of DSP[183] ('ret.V', ../src/Conv2d/Conv2d.cpp:44) [181]  (2.82 ns)
	'add' operation of DSP[183] ('ret_V_s', ../src/Conv2d/Conv2d.cpp:45) [183]  (2.73 ns)

 <State 25>: 6.14ns
The critical path consists of the following:
	'phi' operation ('kw') with incoming values : ('kw', ../src/Conv2d/Conv2d.cpp:38) [187]  (0 ns)
	'add' operation ('tmp3', ../src/Conv2d/Conv2d.cpp:46) [208]  (1.54 ns)
	'add' operation ('tmp_17', ../src/Conv2d/Conv2d.cpp:46) [210]  (2.3 ns)
	'add' operation ('weights_V4_sum', ../src/Conv2d/Conv2d.cpp:46) [218]  (2.3 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:46) [215]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:46) [215]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:46) [215]  (8.75 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:46) [215]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:46) [215]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:46) [215]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:46) [215]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (../src/Conv2d/Conv2d.cpp:46) [216]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (../src/Conv2d/Conv2d.cpp:46) [222]  (8.75 ns)

 <State 35>: 6.02ns
The critical path consists of the following:
	'mul' operation of DSP[226] ('r_V_2', ../src/Conv2d/Conv2d.cpp:46) [224]  (2.82 ns)
	'add' operation of DSP[226] ('ret.V', ../src/Conv2d/Conv2d.cpp:46) [226]  (2.73 ns)
	multiplexor before 'phi' operation ('sum.V') with incoming values : ('sum.V', ../src/Conv2d/Conv2d.cpp:46) [230]  (0.466 ns)
	'phi' operation ('sum.V') with incoming values : ('sum.V', ../src/Conv2d/Conv2d.cpp:46) [230]  (0 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:51) [237]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:51) [237]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:51) [237]  (8.75 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:51) [237]  (8.75 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:51) [237]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/Conv2d/Conv2d.cpp:51) [237]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (../src/Conv2d/Conv2d.cpp:51) [238]  (8.75 ns)

 <State 43>: 1.54ns
The critical path consists of the following:
	'add' operation ('addconv', ../src/Conv2d/Conv2d.cpp:51) [239]  (1.54 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (../src/Conv2d/Conv2d.cpp:51) [240]  (8.75 ns)

 <State 45>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (../src/Conv2d/Conv2d.cpp:51) [243]  (8.75 ns)

 <State 46>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (../src/Conv2d/Conv2d.cpp:51) [243]  (8.75 ns)

 <State 47>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (../src/Conv2d/Conv2d.cpp:51) [243]  (8.75 ns)

 <State 48>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (../src/Conv2d/Conv2d.cpp:51) [243]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
