#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jan 24 01:44:37 2023
# Process ID: 297479
# Current directory: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/synth_1
# Command line: vivado -log noelvmp.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source noelvmp.tcl
# Log file: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/synth_1/noelvmp.vds
# Journal file: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source noelvmp.tcl -notrace
Command: synth_design -top noelvmp -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Synthesis license expires in 15 day(s)
INFO: [Common 17-1686] The version limit for your license is '2023.01' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 297517 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1795.801 ; gain = 151.688 ; free physical = 2832 ; free virtual = 38719
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'noelvmp' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:113]
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter padtech bound to: 49 - type: integer 
	Parameter clktech bound to: 49 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter SIMULATION bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'inpad' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:32' bound to instance 'rst_pad' of component 'inpad' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:247]
INFO: [Synth 8-638] synthesizing module 'inpad' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'unisim_inpad' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:35' bound to instance 'x0' of component 'unisim_inpad' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:49]
INFO: [Synth 8-638] synthesizing module 'unisim_inpad' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:39]
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVTTL - type: string 
INFO: [Synth 8-3491] module 'IBUF' declared at '/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856' bound to instance 'ip' of component 'IBUF' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:57]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVTTL - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-256] done synthesizing module 'unisim_inpad' (2#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'inpad' (3#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:39]
	Parameter acthigh bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'rstgen' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:32' bound to instance 'rst1' of component 'rstgen' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:254]
INFO: [Synth 8-638] synthesizing module 'rstgen' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:49]
	Parameter acthigh bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:54]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:56]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'rstgen' (4#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:49]
INFO: [Synth 8-3491] module 'clk_100MHz' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/synth_1/.Xil/Vivado-297479-coding/realtime/clk_100MHz_stub.v:5' bound to instance 'clocker100MHz' of component 'clk_100MHz' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:258]
INFO: [Synth 8-6157] synthesizing module 'clk_100MHz' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/synth_1/.Xil/Vivado-297479-coding/realtime/clk_100MHz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_100MHz' (5#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/synth_1/.Xil/Vivado-297479-coding/realtime/clk_100MHz_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clockers_mig' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/clockers_mig.vhd:19]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/clockers_mig.vhd:28]
INFO: [Synth 8-113] binding component instance 'clkout2_buf' to cell 'BUFG' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/clockers_mig.vhd:33]
INFO: [Synth 8-113] binding component instance 'clkout3_buf' to cell 'BUFG' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/clockers_mig.vhd:38]
INFO: [Synth 8-113] binding component instance 'clkout4_buf' to cell 'BUFG' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/clockers_mig.vhd:43]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'plle2_adv_inst' to cell 'PLLE2_ADV' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/clockers_mig.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'clockers_mig' (6#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/clockers_mig.vhd:19]
INFO: [Synth 8-638] synthesizing module 'noelvcore' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:115]
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter padtech bound to: 49 - type: integer 
	Parameter clktech bound to: 49 - type: integer 
	Parameter cpu_freq bound to: 83333 - type: integer 
	Parameter devid bound to: 816 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter acthigh bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'rstgen' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:32' bound to instance 'rst0' of component 'rstgen' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:203]
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter mularch bound to: 0 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter nextmst bound to: 1 - type: integer 
	Parameter nextslv bound to: 3 - type: integer 
	Parameter nextapb bound to: 7 - type: integer 
	Parameter ndbgmst bound to: 3 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter wbmask bound to: 20735 - type: integer 
	Parameter busw bound to: 128 - type: integer 
	Parameter cmemconf bound to: 0 - type: integer 
	Parameter rfconf bound to: 0 - type: integer 
	Parameter fpuconf bound to: 0 - type: integer 
	Parameter tcmconf bound to: 0 - type: integer 
	Parameter mulconf bound to: 0 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter cfg bound to: 896 - type: integer 
	Parameter devid bound to: 816 - type: integer 
	Parameter nodbus bound to: 1 - type: integer 
	Parameter trace bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'noelvsys' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:40' bound to instance 'noelv0' of component 'noelvsys' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:213]
INFO: [Synth 8-638] synthesizing module 'noelvsys' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:101]
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter mularch bound to: 0 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter nextmst bound to: 1 - type: integer 
	Parameter nextslv bound to: 3 - type: integer 
	Parameter nextapb bound to: 7 - type: integer 
	Parameter ndbgmst bound to: 3 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter wbmask bound to: 20735 - type: integer 
	Parameter busw bound to: 128 - type: integer 
	Parameter cmemconf bound to: 0 - type: integer 
	Parameter rfconf bound to: 0 - type: integer 
	Parameter fpuconf bound to: 0 - type: integer 
	Parameter tcmconf bound to: 0 - type: integer 
	Parameter mulconf bound to: 0 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter cfg bound to: 896 - type: integer 
	Parameter devid bound to: 816 - type: integer 
	Parameter nodbus bound to: 1 - type: integer 
	Parameter trace bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter defmast bound to: 0 - type: integer 
	Parameter split bound to: 1 - type: integer 
	Parameter rrobin bound to: 1 - type: integer 
	Parameter timeout bound to: 0 - type: integer 
	Parameter ioaddr bound to: 4095 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter cfgaddr bound to: 4080 - type: integer 
	Parameter cfgmask bound to: 4080 - type: integer 
	Parameter nahbm bound to: 5 - type: integer 
	Parameter nahbs bound to: 11 - type: integer 
	Parameter ioen bound to: 1 - type: integer 
	Parameter disirq bound to: 0 - type: integer 
	Parameter fixbrst bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter fpnpen bound to: 1 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter devid bound to: 816 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter hmstdisable bound to: 0 - type: integer 
	Parameter hslvdisable bound to: 0 - type: integer 
	Parameter arbdisable bound to: 0 - type: integer 
	Parameter mprio bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter acdm bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter hwdebug bound to: 0 - type: integer 
	Parameter fourgslv bound to: 0 - type: integer 
	Parameter shadow bound to: 1 - type: integer 
	Parameter unmapslv bound to: 0 - type: integer 
	Parameter ahbendian bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ahbctrl' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:39' bound to instance 'ac0' of component 'ahbctrl' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:196]
INFO: [Synth 8-638] synthesizing module 'ahbctrl' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:91]
	Parameter defmast bound to: 0 - type: integer 
	Parameter split bound to: 1 - type: integer 
	Parameter rrobin bound to: 1 - type: integer 
	Parameter timeout bound to: 0 - type: integer 
	Parameter ioaddr bound to: 4095 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter cfgaddr bound to: 4080 - type: integer 
	Parameter cfgmask bound to: 4080 - type: integer 
	Parameter nahbm bound to: 5 - type: integer 
	Parameter nahbs bound to: 11 - type: integer 
	Parameter ioen bound to: 1 - type: integer 
	Parameter disirq bound to: 0 - type: integer 
	Parameter fixbrst bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter fpnpen bound to: 1 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter devid bound to: 816 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter hmstdisable bound to: 0 - type: integer 
	Parameter hslvdisable bound to: 0 - type: integer 
	Parameter arbdisable bound to: 0 - type: integer 
	Parameter mprio bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter acdm bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter hwdebug bound to: 0 - type: integer 
	Parameter fourgslv bound to: 0 - type: integer 
	Parameter shadow bound to: 1 - type: integer 
	Parameter unmapslv bound to: 0 - type: integer 
	Parameter ahbendian bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[hsize] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:722]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[beat] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:722]
INFO: [Synth 8-256] done synthesizing module 'ahbctrl' (7#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:91]
	Parameter hindex bound to: 3 - type: integer 
	Parameter haddr bound to: 4032 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter nslaves bound to: 10 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'apbctrl' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrl.vhd:34' bound to instance 'ap0' of component 'apbctrl' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:279]
INFO: [Synth 8-638] synthesizing module 'apbctrl' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrl.vhd:59]
	Parameter hindex bound to: 3 - type: integer 
	Parameter haddr bound to: 4032 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter nslaves bound to: 10 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter hindex0 bound to: 3 - type: integer 
	Parameter haddr0 bound to: 4032 - type: integer 
	Parameter hmask0 bound to: 4095 - type: integer 
	Parameter hindex1 bound to: 0 - type: integer 
	Parameter haddr1 bound to: 0 - type: integer 
	Parameter hmask1 bound to: 0 - type: integer 
	Parameter hindex2 bound to: 0 - type: integer 
	Parameter haddr2 bound to: 0 - type: integer 
	Parameter hmask2 bound to: 0 - type: integer 
	Parameter hindex3 bound to: 0 - type: integer 
	Parameter haddr3 bound to: 0 - type: integer 
	Parameter hmask3 bound to: 0 - type: integer 
	Parameter nslaves bound to: 10 - type: integer 
	Parameter nports bound to: 1 - type: integer 
	Parameter wprot bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'apbctrlx' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrlx.vhd:38' bound to instance 'apbx' of component 'apbctrlx' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrl.vhd:73]
INFO: [Synth 8-638] synthesizing module 'apbctrlx' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrlx.vhd:76]
	Parameter hindex0 bound to: 3 - type: integer 
	Parameter haddr0 bound to: 4032 - type: integer 
	Parameter hmask0 bound to: 4095 - type: integer 
	Parameter hindex1 bound to: 0 - type: integer 
	Parameter haddr1 bound to: 0 - type: integer 
	Parameter hmask1 bound to: 0 - type: integer 
	Parameter hindex2 bound to: 0 - type: integer 
	Parameter haddr2 bound to: 0 - type: integer 
	Parameter hmask2 bound to: 0 - type: integer 
	Parameter hindex3 bound to: 0 - type: integer 
	Parameter haddr3 bound to: 0 - type: integer 
	Parameter hmask3 bound to: 0 - type: integer 
	Parameter nslaves bound to: 10 - type: integer 
	Parameter nports bound to: 1 - type: integer 
	Parameter wprot bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
WARNING: [Synth 8-5858] RAM ahbo_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM apbi_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[p][0][hmaster] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrlx.vhd:410]
INFO: [Synth 8-256] done synthesizing module 'apbctrlx' (8#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrlx.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'apbctrl' (9#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrl.vhd:59]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter mularch bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter wbmask bound to: 20735 - type: integer 
	Parameter busw bound to: 128 - type: integer 
	Parameter cmemconf bound to: 0 - type: integer 
	Parameter rfconf bound to: 0 - type: integer 
	Parameter fpuconf bound to: 0 - type: integer 
	Parameter tcmconf bound to: 0 - type: integer 
	Parameter mulconf bound to: 0 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter pbaddr bound to: 589824 - type: integer 
	Parameter cfg bound to: 896 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'noelvcpu' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvcpu.vhd:34' bound to instance 'core' of component 'noelvcpu' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:307]
INFO: [Synth 8-638] synthesizing module 'noelvcpu' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvcpu.vhd:69]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter mularch bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter wbmask bound to: 20735 - type: integer 
	Parameter busw bound to: 128 - type: integer 
	Parameter cmemconf bound to: 0 - type: integer 
	Parameter rfconf bound to: 0 - type: integer 
	Parameter fpuconf bound to: 0 - type: integer 
	Parameter tcmconf bound to: 0 - type: integer 
	Parameter mulconf bound to: 0 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter pbaddr bound to: 589824 - type: integer 
	Parameter cfg bound to: 896 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter dmen bound to: 1 - type: integer 
	Parameter pbaddr bound to: 589824 - type: integer 
	Parameter tbuf bound to: 4 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter wbmask bound to: 20735 - type: integer 
	Parameter busw bound to: 128 - type: integer 
	Parameter cmemconf bound to: 0 - type: integer 
	Parameter rfconf bound to: 0 - type: integer 
	Parameter tcmconf bound to: 0 - type: integer 
	Parameter mulconf bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter iways bound to: 4 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter iwaysize bound to: 4 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter dways bound to: 4 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dwaysize bound to: 4 - type: integer 
	Parameter bhtentries bound to: 64 - type: integer 
	Parameter bhtlength bound to: 5 - type: integer 
	Parameter predictor bound to: 2 - type: integer 
	Parameter btbentries bound to: 16 - type: integer 
	Parameter btbsets bound to: 2 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter htlbnum bound to: 8 - type: integer 
	Parameter tlbforepl bound to: 4 - type: integer 
	Parameter riscv_mmu bound to: 2 - type: integer 
	Parameter tlb_pmp bound to: 1 - type: integer 
	Parameter pmp_no_tor bound to: 0 - type: integer 
	Parameter pmp_entries bound to: 0 - type: integer 
	Parameter pmp_g bound to: 10 - type: integer 
	Parameter asidlen bound to: 0 - type: integer 
	Parameter vmidlen bound to: 0 - type: integer 
	Parameter ext_m bound to: 1 - type: integer 
	Parameter ext_a bound to: 1 - type: integer 
	Parameter ext_c bound to: 1 - type: integer 
	Parameter ext_h bound to: 0 - type: integer 
	Parameter ext_zba bound to: 1 - type: integer 
	Parameter ext_zbb bound to: 1 - type: integer 
	Parameter ext_zbc bound to: 0 - type: integer 
	Parameter ext_zbs bound to: 1 - type: integer 
	Parameter ext_zbkb bound to: 0 - type: integer 
	Parameter ext_zbkc bound to: 0 - type: integer 
	Parameter ext_zbkx bound to: 0 - type: integer 
	Parameter ext_sscofpmf bound to: 1 - type: integer 
	Parameter ext_sstc bound to: 2 - type: integer 
	Parameter ext_zicbom bound to: 1 - type: integer 
	Parameter mode_s bound to: 1 - type: integer 
	Parameter mode_u bound to: 1 - type: integer 
	Parameter fpulen bound to: 64 - type: integer 
	Parameter trigger bound to: 2 - type: integer 
	Parameter late_branch bound to: 1 - type: integer 
	Parameter late_alu bound to: 1 - type: integer 
	Parameter physaddr bound to: 32 - type: integer 
	Parameter rstaddr bound to: 786432 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter perf_cnts bound to: 3 - type: integer 
	Parameter perf_evts bound to: 16 - type: integer 
	Parameter perf_bits bound to: 32 - type: integer 
	Parameter illegalTval0 bound to: 0 - type: integer 
	Parameter no_muladd bound to: 0 - type: integer 
	Parameter single_issue bound to: 0 - type: integer 
	Parameter mularch bound to: 0 - type: integer 
	Parameter div_hiperf bound to: 1 - type: integer 
	Parameter div_small bound to: 0 - type: integer 
	Parameter hw_fpu bound to: 1 - type: integer 
	Parameter rfreadhold bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter endian bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'cpucorenv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:50' bound to instance 'u0' of component 'cpucorenv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvcpu.vhd:513]
INFO: [Synth 8-638] synthesizing module 'cpucorenv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:152]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter dmen bound to: 1 - type: integer 
	Parameter pbaddr bound to: 589824 - type: integer 
	Parameter tbuf bound to: 4 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter wbmask bound to: 20735 - type: integer 
	Parameter busw bound to: 128 - type: integer 
	Parameter cmemconf bound to: 0 - type: integer 
	Parameter rfconf bound to: 0 - type: integer 
	Parameter tcmconf bound to: 0 - type: integer 
	Parameter mulconf bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter iways bound to: 4 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter iwaysize bound to: 4 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter dways bound to: 4 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dwaysize bound to: 4 - type: integer 
	Parameter bhtentries bound to: 64 - type: integer 
	Parameter bhtlength bound to: 5 - type: integer 
	Parameter predictor bound to: 2 - type: integer 
	Parameter btbentries bound to: 16 - type: integer 
	Parameter btbsets bound to: 2 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter htlbnum bound to: 8 - type: integer 
	Parameter tlbforepl bound to: 4 - type: integer 
	Parameter riscv_mmu bound to: 2 - type: integer 
	Parameter tlb_pmp bound to: 1 - type: integer 
	Parameter pmp_no_tor bound to: 0 - type: integer 
	Parameter pmp_entries bound to: 0 - type: integer 
	Parameter pmp_g bound to: 10 - type: integer 
	Parameter asidlen bound to: 0 - type: integer 
	Parameter vmidlen bound to: 0 - type: integer 
	Parameter ext_m bound to: 1 - type: integer 
	Parameter ext_a bound to: 1 - type: integer 
	Parameter ext_c bound to: 1 - type: integer 
	Parameter ext_h bound to: 0 - type: integer 
	Parameter ext_zba bound to: 1 - type: integer 
	Parameter ext_zbb bound to: 1 - type: integer 
	Parameter ext_zbc bound to: 0 - type: integer 
	Parameter ext_zbs bound to: 1 - type: integer 
	Parameter ext_zbkb bound to: 0 - type: integer 
	Parameter ext_zbkc bound to: 0 - type: integer 
	Parameter ext_zbkx bound to: 0 - type: integer 
	Parameter ext_sscofpmf bound to: 1 - type: integer 
	Parameter ext_sstc bound to: 2 - type: integer 
	Parameter ext_zicbom bound to: 1 - type: integer 
	Parameter mode_s bound to: 1 - type: integer 
	Parameter mode_u bound to: 1 - type: integer 
	Parameter fpulen bound to: 64 - type: integer 
	Parameter trigger bound to: 2 - type: integer 
	Parameter late_branch bound to: 1 - type: integer 
	Parameter late_alu bound to: 1 - type: integer 
	Parameter physaddr bound to: 32 - type: integer 
	Parameter rstaddr bound to: 786432 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter perf_cnts bound to: 3 - type: integer 
	Parameter perf_evts bound to: 16 - type: integer 
	Parameter perf_bits bound to: 32 - type: integer 
	Parameter illegalTval0 bound to: 0 - type: integer 
	Parameter no_muladd bound to: 0 - type: integer 
	Parameter single_issue bound to: 0 - type: integer 
	Parameter mularch bound to: 0 - type: integer 
	Parameter div_hiperf bound to: 1 - type: integer 
	Parameter div_small bound to: 0 - type: integer 
	Parameter hw_fpu bound to: 1 - type: integer 
	Parameter rfreadhold bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter endian bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'itracenv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:134]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter single_issue bound to: 0 - type: integer 
	Parameter dmen bound to: 1 - type: integer 
	Parameter tbuf bound to: 4 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter fpu_lane bound to: 0 - type: integer 
	Parameter csr_lane bound to: 0 - type: integer 
	Parameter pipeline_in bound to: 1 - type: integer 
	Parameter pipeline_fpu bound to: 1 - type: integer 
	Parameter pipeline_out bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[itracei][is_amo] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[itracei][is_ld] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[itracei][is_st] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[itracei][info][lanes][0][int_res] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[itracei][info][lanes][0][csr_write] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[itracei][info][lanes][0][xdata] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[itracei][info][lanes][1][int_res] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[itracei][info][lanes][1][csr_write] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[itracei][info][lanes][1][xdata] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[fpo][data2int] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[fpo][flags] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[fpo][flags_wen] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[fpo][flags2int] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[fpo][ready] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[fpo][holdn] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[fpo][idle] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[fpo][now2int] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[fpo][id2int] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[fpo][events] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[tcnt][11:0]' into 'syncrregs.r_reg[itraceo][tcnt][11:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[tcnt] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
INFO: [Synth 8-256] done synthesizing module 'itracenv' (10#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:134]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter physaddr bound to: 32 - type: integer 
	Parameter addr_bits bound to: 39 - type: integer 
	Parameter rstaddr bound to: 786432 - type: integer 
	Parameter perf_cnts bound to: 3 - type: integer 
	Parameter perf_evts bound to: 16 - type: integer 
	Parameter perf_bits bound to: 32 - type: integer 
	Parameter illegalTval0 bound to: 0 - type: integer 
	Parameter no_muladd bound to: 0 - type: integer 
	Parameter single_issue bound to: 0 - type: integer 
	Parameter iways bound to: 4 - type: integer 
	Parameter dways bound to: 4 - type: integer 
	Parameter itcmen bound to: 0 - type: integer 
	Parameter dtcmen bound to: 0 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter riscv_mmu bound to: 2 - type: integer 
	Parameter pmp_no_tor bound to: 0 - type: integer 
	Parameter pmp_entries bound to: 0 - type: integer 
	Parameter pmp_g bound to: 10 - type: integer 
	Parameter ext_m bound to: 1 - type: integer 
	Parameter ext_a bound to: 1 - type: integer 
	Parameter ext_c bound to: 1 - type: integer 
	Parameter ext_h bound to: 0 - type: integer 
	Parameter ext_zba bound to: 1 - type: integer 
	Parameter ext_zbb bound to: 1 - type: integer 
	Parameter ext_zbc bound to: 0 - type: integer 
	Parameter ext_zbs bound to: 1 - type: integer 
	Parameter ext_zbkb bound to: 0 - type: integer 
	Parameter ext_zbkc bound to: 0 - type: integer 
	Parameter ext_zbkx bound to: 0 - type: integer 
	Parameter ext_sscofpmf bound to: 1 - type: integer 
	Parameter ext_sstc bound to: 2 - type: integer 
	Parameter ext_zicbom bound to: 1 - type: integer 
	Parameter mode_s bound to: 1 - type: integer 
	Parameter mode_u bound to: 1 - type: integer 
	Parameter dmen bound to: 1 - type: integer 
	Parameter fpulen bound to: 64 - type: integer 
	Parameter fpuconf bound to: 0 - type: integer 
	Parameter trigger bound to: 2 - type: integer 
	Parameter late_branch bound to: 1 - type: integer 
	Parameter late_alu bound to: 1 - type: integer 
	Parameter pbaddr bound to: 589824 - type: integer 
	Parameter tbuf bound to: 4 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter rfreadhold bound to: 0 - type: integer 
	Parameter endian bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'iunv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:110' bound to instance 'iu0' of component 'iunv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:356]
INFO: [Synth 8-638] synthesizing module 'iunv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:213]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter physaddr bound to: 32 - type: integer 
	Parameter addr_bits bound to: 39 - type: integer 
	Parameter rstaddr bound to: 786432 - type: integer 
	Parameter perf_cnts bound to: 3 - type: integer 
	Parameter perf_evts bound to: 16 - type: integer 
	Parameter perf_bits bound to: 32 - type: integer 
	Parameter illegalTval0 bound to: 0 - type: integer 
	Parameter no_muladd bound to: 0 - type: integer 
	Parameter single_issue bound to: 0 - type: integer 
	Parameter iways bound to: 4 - type: integer 
	Parameter dways bound to: 4 - type: integer 
	Parameter itcmen bound to: 0 - type: integer 
	Parameter dtcmen bound to: 0 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter riscv_mmu bound to: 2 - type: integer 
	Parameter pmp_no_tor bound to: 0 - type: integer 
	Parameter pmp_entries bound to: 0 - type: integer 
	Parameter pmp_g bound to: 10 - type: integer 
	Parameter asidlen bound to: 0 - type: integer 
	Parameter vmidlen bound to: 0 - type: integer 
	Parameter ext_m bound to: 1 - type: integer 
	Parameter ext_a bound to: 1 - type: integer 
	Parameter ext_c bound to: 1 - type: integer 
	Parameter ext_h bound to: 0 - type: integer 
	Parameter ext_zba bound to: 1 - type: integer 
	Parameter ext_zbb bound to: 1 - type: integer 
	Parameter ext_zbc bound to: 0 - type: integer 
	Parameter ext_zbs bound to: 1 - type: integer 
	Parameter ext_zbkb bound to: 0 - type: integer 
	Parameter ext_zbkc bound to: 0 - type: integer 
	Parameter ext_zbkx bound to: 0 - type: integer 
	Parameter ext_sscofpmf bound to: 1 - type: integer 
	Parameter ext_sstc bound to: 2 - type: integer 
	Parameter ext_zicbom bound to: 1 - type: integer 
	Parameter mode_s bound to: 1 - type: integer 
	Parameter mode_u bound to: 1 - type: integer 
	Parameter dmen bound to: 1 - type: integer 
	Parameter fpulen bound to: 64 - type: integer 
	Parameter fpuconf bound to: 0 - type: integer 
	Parameter trigger bound to: 2 - type: integer 
	Parameter late_branch bound to: 1 - type: integer 
	Parameter late_alu bound to: 1 - type: integer 
	Parameter pbaddr bound to: 589824 - type: integer 
	Parameter tbuf bound to: 4 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter rfreadhold bound to: 0 - type: integer 
	Parameter fpu_debug bound to: 0 - type: integer 
	Parameter fpu_lane bound to: 0 - type: integer 
	Parameter csr_lane bound to: 0 - type: integer 
	Parameter endian bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:1299]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:878]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:1299]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:878]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:1299]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:878]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:1299]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:878]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:173]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:341]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:173]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:341]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2236]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2327]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2359]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2467]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2236]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2327]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2359]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2467]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2236]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2327]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2359]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2467]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2236]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2327]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2359]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2467]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:1751]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:556]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:648]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:5713]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:556]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:648]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:5713]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:10757]
WARNING: [Synth 8-5858] RAM ra_alu_ctrl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM de_inst_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM de_rvc_aligned_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM de_mux_instruction_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM de_inst_buff_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][inst][1] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][inst][2] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][inst][3] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][buff][inst][lpc] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][buff][inst][dc] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][buff][inst][xc] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][buff][inst][c] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][buff][xc] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][xc] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][cause] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][tval] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][way] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][tval2] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][tval2type] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][hit] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][0][branch][dir] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][0][branch][addr] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][0][branch][naddr] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][0][branch][hit] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][0][branch][mpred] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][0][rd_vs_rs][rfa1][0] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][0][rd_vs_rs][rfa2][0] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][0][fpu_flush] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][1][branch][mpred] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][1][rd_vs_rs][rfa1][0] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][1][rd_vs_rs][rfa2][0] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][1][csrdo] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][1][fpu] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][1][fpu_flush] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][csr][r] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][csr][w] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][csr][v] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][raso][rdata] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][raso][hit] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][rasi][push] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][rasi][pop] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][rasi][wdata] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][rasi][flush] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][branch][dir] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][branch][addr] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][branch][naddr] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][branch][hit] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][branch][mpred] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][rd_vs_rs][rfa1][0] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][rd_vs_rs][rfa1][1] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][rd_vs_rs][rfa1][2] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][rd_vs_rs][rfa1][3] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][rd_vs_rs][rfa1][4] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][rd_vs_rs][rfa2][0] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][rd_vs_rs][rfa2][1] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][rd_vs_rs][rfa2][2] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][rd_vs_rs][rfa2][3] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][fpu_flush] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][1][branch][mpred] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][1][rd_vs_rs][rfa1][0] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][1][rd_vs_rs][rfa1][1] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][1][rd_vs_rs][rfa1][2] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][1][rd_vs_rs][rfa1][3] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][1][rd_vs_rs][rfa1][4] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][1][rd_vs_rs][rfa2][0] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][1][rd_vs_rs][rfa2][1] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][1][rd_vs_rs][rfa2][2] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][1][rd_vs_rs][rfa2][3] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][1][rd_vs_rs][rfa2][4] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][1][csrdo] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][1][fpu] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][1][fpu_flush] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][csr][r] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][csr][w] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][jumpforw][0] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][jumpforw][1] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][raso][rdata] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][raso][hit] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][rasi][push] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][rasi][pop] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][rasi][wdata] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][rasi][flush] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net de_ras_jump_xc in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:7993]
WARNING: [Synth 8-3848] Net de_ras_jump_cause in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:7994]
WARNING: [Synth 8-3848] Net de_branch in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:7959]
WARNING: [Synth 8-3848] Net de_ras_jump_tval in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:7995]
WARNING: [Synth 8-3848] Net de_bhto_dir1 in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:7981]
WARNING: [Synth 8-3848] Net vrasi[push] in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:8200]
WARNING: [Synth 8-3848] Net vrasi[pop] in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:8200]
WARNING: [Synth 8-3848] Net vrasi[wdata] in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:8200]
WARNING: [Synth 8-3848] Net vrasi[flush] in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:8200]
WARNING: [Synth 8-3848] Net dbgo[istat][cmiss] in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:191]
WARNING: [Synth 8-3848] Net dbgo[istat][tmiss] in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:191]
WARNING: [Synth 8-3848] Net dbgo[istat][chold] in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:191]
WARNING: [Synth 8-3848] Net dbgo[istat][mhold] in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:191]
WARNING: [Synth 8-3848] Net dbgo[dstat][cmiss] in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:191]
WARNING: [Synth 8-3848] Net dbgo[dstat][tmiss] in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:191]
WARNING: [Synth 8-3848] Net dbgo[dstat][chold] in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:191]
WARNING: [Synth 8-3848] Net dbgo[dstat][mhold] in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'iunv' (11#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:213]
	Parameter fabtech bound to: 49 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter split bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mul64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/mul64.vhd:43' bound to instance 'mul0' of component 'mul64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:454]
INFO: [Synth 8-638] synthesizing module 'mul64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/mul64.vhd:64]
	Parameter fabtech bound to: 49 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter split bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter a_width bound to: 65 - type: integer 
	Parameter b_width bound to: 65 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'techmult' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/techmult.vhd:35' bound to instance 'm0' of component 'techmult' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/mul64.vhd:230]
INFO: [Synth 8-638] synthesizing module 'techmult' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/techmult.vhd:52]
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter a_width bound to: 65 - type: integer 
	Parameter b_width bound to: 65 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
	Parameter a_width bound to: 65 - type: integer 
	Parameter b_width bound to: 65 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gen_mult_pipe' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/mul_inferred.vhd:78' bound to instance 'dwm' of component 'gen_mult_pipe' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/techmult.vhd:133]
INFO: [Synth 8-638] synthesizing module 'gen_mult_pipe' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/mul_inferred.vhd:93]
	Parameter a_width bound to: 65 - type: integer 
	Parameter b_width bound to: 65 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gen_mult_pipe' (12#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/mul_inferred.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'techmult' (13#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/techmult.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'mul64' (14#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/mul64.vhd:64]
	Parameter fabtech bound to: 49 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter hiperf bound to: 1 - type: integer 
	Parameter small bound to: 0 - type: integer 
	Parameter in_pipe bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/div64.vhd:43' bound to instance 'div0' of component 'div64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:476]
INFO: [Synth 8-638] synthesizing module 'div64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/div64.vhd:62]
	Parameter fabtech bound to: 49 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter hiperf bound to: 1 - type: integer 
	Parameter small bound to: 0 - type: integer 
	Parameter in_pipe bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div64' (15#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/div64.vhd:62]
	Parameter hindex bound to: 0 - type: integer 
	Parameter physaddr bound to: 32 - type: integer 
	Parameter iways bound to: 4 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter iwaysize bound to: 4 - type: integer 
	Parameter dways bound to: 4 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dwaysize bound to: 4 - type: integer 
	Parameter dtagconf bound to: 0 - type: integer 
	Parameter dusebw bound to: 0 - type: integer 
	Parameter itcmen bound to: 0 - type: integer 
	Parameter itcmabits bound to: 1 - type: integer 
	Parameter dtcmen bound to: 0 - type: integer 
	Parameter dtcmabits bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter htlbnum bound to: 8 - type: integer 
	Parameter riscv_mmu bound to: 2 - type: integer 
	Parameter pmp_no_tor bound to: 0 - type: integer 
	Parameter pmp_entries bound to: 0 - type: integer 
	Parameter pmp_g bound to: 10 - type: integer 
	Parameter asidlen bound to: 0 - type: integer 
	Parameter vmidlen bound to: 0 - type: integer 
	Parameter ext_a bound to: 1 - type: integer 
	Parameter ext_h bound to: 0 - type: integer 
	Parameter ext_zicbom bound to: 1 - type: integer 
	Parameter tlb_pmp bound to: 1 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter wbmask bound to: 20735 - type: integer 
	Parameter busw bound to: 128 - type: integer 
	Parameter cdataw bound to: 64 - type: integer 
	Parameter icrepl bound to: 4 - type: integer 
	Parameter dcrepl bound to: 4 - type: integer 
	Parameter hrepl bound to: 4 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter endian bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'cctrlnv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:99' bound to instance 'mmu0' of component 'cctrlnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:500]
INFO: [Synth 8-638] synthesizing module 'cctrlnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:176]
	Parameter hindex bound to: 0 - type: integer 
	Parameter physaddr bound to: 32 - type: integer 
	Parameter iways bound to: 4 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter iwaysize bound to: 4 - type: integer 
	Parameter dways bound to: 4 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dwaysize bound to: 4 - type: integer 
	Parameter dtagconf bound to: 0 - type: integer 
	Parameter dusebw bound to: 0 - type: integer 
	Parameter itcmen bound to: 0 - type: integer 
	Parameter itcmabits bound to: 1 - type: integer 
	Parameter dtcmen bound to: 0 - type: integer 
	Parameter dtcmabits bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter htlbnum bound to: 8 - type: integer 
	Parameter riscv_mmu bound to: 2 - type: integer 
	Parameter pmp_no_tor bound to: 0 - type: integer 
	Parameter pmp_entries bound to: 0 - type: integer 
	Parameter pmp_g bound to: 10 - type: integer 
	Parameter asidlen bound to: 0 - type: integer 
	Parameter vmidlen bound to: 0 - type: integer 
	Parameter ext_a bound to: 1 - type: integer 
	Parameter ext_h bound to: 0 - type: integer 
	Parameter ext_zicbom bound to: 1 - type: integer 
	Parameter tlb_pmp bound to: 1 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter wbmask bound to: 20735 - type: integer 
	Parameter busw bound to: 128 - type: integer 
	Parameter cdataw bound to: 64 - type: integer 
	Parameter icrepl bound to: 4 - type: integer 
	Parameter dcrepl bound to: 4 - type: integer 
	Parameter hrepl bound to: 4 - type: integer 
	Parameter addr_check bound to: 255 - type: integer 
	Parameter mmu_debug bound to: 0 - type: bool 
	Parameter walk_state bound to: 1 - type: bool 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter endian bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:7901]
INFO: [Synth 8-4471] merging register 'srstregs.r_reg[i1pc_repl][1][38:0]' into 'srstregs.r_reg[i1pc_repl][0][38:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
INFO: [Synth 8-4471] merging register 'srstregs.r_reg[i1pc_repl][2][38:0]' into 'srstregs.r_reg[i1pc_repl][0][38:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
INFO: [Synth 8-4471] merging register 'srstregs.r_reg[i1pc_repl][3][38:0]' into 'srstregs.r_reg[i1pc_repl][0][38:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
INFO: [Synth 8-4471] merging register 'srstregs.r_reg[d1vaddr_repl][1][38:0]' into 'srstregs.r_reg[d1vaddr_repl][0][38:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
INFO: [Synth 8-4471] merging register 'srstregs.r_reg[d1vaddr_repl][2][38:0]' into 'srstregs.r_reg[d1vaddr_repl][0][38:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
INFO: [Synth 8-4471] merging register 'srstregs.r_reg[d1vaddr_repl][3][38:0]' into 'srstregs.r_reg[d1vaddr_repl][0][38:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
INFO: [Synth 8-256] done synthesizing module 'cctrlnv' (16#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:176]
	Parameter tech bound to: 49 - type: integer 
	Parameter nentries bound to: 64 - type: integer 
	Parameter hlength bound to: 5 - type: integer 
	Parameter predictor bound to: 2 - type: integer 
	Parameter ext_c bound to: 1 - type: integer 
	Parameter dissue bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'bhtnv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/bhtnv.vhd:42' bound to instance 'bht0' of component 'bhtnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:579]
INFO: [Synth 8-638] synthesizing module 'bhtnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/bhtnv.vhd:62]
	Parameter tech bound to: 49 - type: integer 
	Parameter nentries bound to: 64 - type: integer 
	Parameter hlength bound to: 5 - type: integer 
	Parameter predictor bound to: 2 - type: integer 
	Parameter ext_c bound to: 1 - type: integer 
	Parameter dissue bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 6 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'phtable' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/bhtnv.vhd:154]
INFO: [Synth 8-638] synthesizing module 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 6 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 6 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:31' bound to instance 'rwcol0' of component 'memrwcol' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:182]
INFO: [Synth 8-638] synthesizing module 'memrwcol' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 6 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol' (17#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 6 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'kintex7_syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:111' bound to instance 'xk7_2p' of component 'kintex7_syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:261]
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
	Parameter abits bound to: 6 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram_2p' (18#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p' (19#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'bhtnv' (20#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/bhtnv.vhd:62]
	Parameter nentries bound to: 16 - type: integer 
	Parameter pcbits bound to: 41 - type: integer 
	Parameter dissue bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'btbdmnv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/btbdmnv.vhd:38' bound to instance 'btb0' of component 'btbdmnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:599]
INFO: [Synth 8-638] synthesizing module 'btbdmnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/btbdmnv.vhd:52]
	Parameter nentries bound to: 16 - type: integer 
	Parameter pcbits bound to: 41 - type: integer 
	Parameter dissue bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'btbdmnv' (21#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/btbdmnv.vhd:52]
	Parameter depth bound to: 8 - type: integer 
	Parameter pcbits bound to: 41 - type: integer 
INFO: [Synth 8-3491] module 'rasnv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rasnv.vhd:33' bound to instance 'ras0' of component 'rasnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:613]
INFO: [Synth 8-638] synthesizing module 'rasnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rasnv.vhd:46]
	Parameter depth bound to: 8 - type: integer 
	Parameter pcbits bound to: 41 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rasnv' (22#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rasnv.vhd:46]
	Parameter tech bound to: 49 - type: integer 
	Parameter reg0write bound to: 0 - type: integer 
	Parameter dissue bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'regfile64sramnv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:39' bound to instance 'rf0' of component 'regfile64sramnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:627]
INFO: [Synth 8-638] synthesizing module 'regfile64sramnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:78]
	Parameter tech bound to: 49 - type: integer 
	Parameter reg0write bound to: 0 - type: integer 
	Parameter dissue bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: statements in entity [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:71]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x0' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:148]
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:31' bound to instance 'rwcol0' of component 'memrwcol' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:182]
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized1' (22#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'generic_syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:136' bound to instance 'x0' of component 'generic_syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:243]
INFO: [Synth 8-638] synthesizing module 'generic_syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:156]
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_syncram_2p' (23#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized1' (23#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x1' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:152]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x2' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:158]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x3' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:162]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x4' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:168]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x5' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:172]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x6' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:178]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x7' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'regfile64sramnv' (24#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:78]
	Parameter tech bound to: 49 - type: integer 
	Parameter reg0write bound to: 1 - type: integer 
	Parameter dissue bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'regfile64sramnv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:39' bound to instance 'rf1' of component 'regfile64sramnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:693]
INFO: [Synth 8-638] synthesizing module 'regfile64sramnv__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:78]
	Parameter tech bound to: 49 - type: integer 
	Parameter reg0write bound to: 1 - type: integer 
	Parameter dissue bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: statements in entity [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:71]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x0' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:148]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x1' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:152]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x2' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:158]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x3' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:162]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x4' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:168]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x5' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:172]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x6' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:178]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x7' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'regfile64sramnv__parameterized1' (24#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:78]
	Parameter tech bound to: 49 - type: integer 
	Parameter iways bound to: 4 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter iidxwidth bound to: 7 - type: integer 
	Parameter itagwidth bound to: 21 - type: integer 
	Parameter itcmen bound to: 0 - type: integer 
	Parameter itcmabits bound to: 1 - type: integer 
	Parameter dways bound to: 4 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter didxwidth bound to: 7 - type: integer 
	Parameter dtagwidth bound to: 21 - type: integer 
	Parameter dtagconf bound to: 0 - type: integer 
	Parameter dusebw bound to: 0 - type: integer 
	Parameter dtcmen bound to: 0 - type: integer 
	Parameter dtcmabits bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'cachememnv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:43' bound to instance 'cmem1' of component 'cachememnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:761]
INFO: [Synth 8-638] synthesizing module 'cachememnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:74]
	Parameter tech bound to: 49 - type: integer 
	Parameter iways bound to: 4 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter iidxwidth bound to: 7 - type: integer 
	Parameter itagwidth bound to: 21 - type: integer 
	Parameter itcmen bound to: 0 - type: integer 
	Parameter itcmabits bound to: 1 - type: integer 
	Parameter dways bound to: 4 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter didxwidth bound to: 7 - type: integer 
	Parameter dtagwidth bound to: 21 - type: integer 
	Parameter dtagconf bound to: 0 - type: integer 
	Parameter dusebw bound to: 0 - type: integer 
	Parameter dtcmen bound to: 0 - type: integer 
	Parameter dtcmabits bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'itagmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:93]
INFO: [Synth 8-638] synthesizing module 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'kintex7_syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:173' bound to instance 'xk7_s' of component 'kintex7_syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:207]
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram' (25#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'syncram' (26#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'itagmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:93]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'itagmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:93]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'itagmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:93]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:119]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized2' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'kintex7_syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:173' bound to instance 'xk7_s' of component 'kintex7_syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:207]
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram__parameterized1' (26#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized2' (26#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:139]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:119]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:139]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:119]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:139]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:119]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:139]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter sepclk bound to: 2 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'dtagcmem' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:211]
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized3' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter sepclk bound to: 2 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:31' bound to instance 'rwcol0' of component 'memrwcol' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:182]
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized3' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized3' (26#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'kintex7_syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:111' bound to instance 'xk7_2p' of component 'kintex7_syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:261]
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram_2p__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram_2p__parameterized1' (26#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized3' (26#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'dtagsmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:236]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized4' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kintex7_syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:173' bound to instance 'xk7_s' of component 'kintex7_syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:207]
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram__parameterized3' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram__parameterized3' (26#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized4' (26#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter sepclk bound to: 2 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'dtagcmem' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:211]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'dtagsmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:236]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter sepclk bound to: 2 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'dtagcmem' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:211]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'dtagsmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:236]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter sepclk bound to: 2 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'dtagcmem' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:211]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'dtagsmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:236]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:408]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:428]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:408]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:428]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:408]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:428]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:408]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:428]
INFO: [Synth 8-256] done synthesizing module 'cachememnv' (27#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:74]
	Parameter tech bound to: 49 - type: integer 
	Parameter tbuf bound to: 4 - type: integer 
	Parameter dwidth bound to: 64 - type: integer 
	Parameter proc bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'tbufmemnv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:37' bound to instance 'tbmem0' of component 'tbufmemnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:791]
INFO: [Synth 8-638] synthesizing module 'tbufmemnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:55]
	Parameter tech bound to: 49 - type: integer 
	Parameter tbuf bound to: 4 - type: integer 
	Parameter dwidth bound to: 64 - type: integer 
	Parameter proc bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 6 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:85]
INFO: [Synth 8-638] synthesizing module 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:52]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 6 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter abits bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:673' bound to instance 'x0' of component 'unisim_syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:132]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:685]
	Parameter abits bound to: 6 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:73636' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:729]
INFO: [Synth 8-6157] synthesizing module 'RAMB16_S36_S36' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:73636]
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RAMB16_S36_S36' (28#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:73636]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram64' (29#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:685]
INFO: [Synth 8-256] done synthesizing module 'syncram64' (30#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:52]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 6 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:85]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 6 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:85]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 6 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:85]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 6 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:85]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 6 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:85]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 6 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:85]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 6 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:85]
WARNING: [Synth 8-3919] null assignment ignored [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'tbufmemnv' (31#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:55]
WARNING: [Synth 8-5640] Port 'state_d' is missing in component declaration [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/noelvint.vhd:1209]
WARNING: [Synth 8-5640] Port 'data_d' is missing in component declaration [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/noelvint.vhd:1209]
	Parameter fpulen bound to: 64 - type: integer 
	Parameter no_muladd bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'nanofpunv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nanofpunv.vhd:61' bound to instance 'nano' of component 'nanofpunv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:829]
INFO: [Synth 8-638] synthesizing module 'nanofpunv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nanofpunv.vhd:122]
	Parameter fpulen bound to: 64 - type: integer 
	Parameter no_muladd bound to: 0 - type: integer 
	Parameter extmul bound to: 0 - type: integer 
	Parameter do_addsel bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'srstregs.r_reg[flags_wen]' into 'srstregs.r_reg[wen]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nanofpunv.vhd:2724]
WARNING: [Synth 8-3848] Net data_d in module/entity nanofpunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nanofpunv.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'nanofpunv' (32#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nanofpunv.vhd:122]
WARNING: [Synth 8-3848] Net fpc_miso[accrdy] in module/entity cpucorenv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:287]
WARNING: [Synth 8-3848] Net fpc_miso[rddata] in module/entity cpucorenv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:287]
WARNING: [Synth 8-3848] Net c2c_miso[accrdy] in module/entity cpucorenv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:289]
WARNING: [Synth 8-3848] Net c2c_miso[rddata] in module/entity cpucorenv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:289]
INFO: [Synth 8-256] done synthesizing module 'cpucorenv' (33#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'noelvcpu' (34#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvcpu.vhd:69]
	Parameter hindex bound to: 7 - type: integer 
	Parameter haddr bound to: 4064 - type: integer 
	Parameter hmask bound to: 4080 - type: integer 
	Parameter nharts bound to: 1 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'rvdm' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rvdm.vhd:36' bound to instance 'dm0' of component 'rvdm' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:347]
INFO: [Synth 8-638] synthesizing module 'rvdm' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rvdm.vhd:64]
	Parameter hindex bound to: 7 - type: integer 
	Parameter haddr bound to: 4064 - type: integer 
	Parameter hmask bound to: 4080 - type: integer 
	Parameter nharts bound to: 1 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter hindex bound to: 7 - type: integer 
	Parameter haddr bound to: 4064 - type: integer 
	Parameter hmask bound to: 4080 - type: integer 
	Parameter nharts bound to: 1 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter datacount bound to: 4 - type: integer 
	Parameter nscratch bound to: 2 - type: integer 
	Parameter unavailtimeout bound to: 64 - type: integer 
	Parameter progbufsize bound to: 8 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'rvdmx' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rvdmx.vhd:56' bound to instance 'x0' of component 'rvdmx' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rvdm.vhd:78]
INFO: [Synth 8-638] synthesizing module 'rvdmx' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rvdmx.vhd:95]
	Parameter hindex bound to: 7 - type: integer 
	Parameter haddr bound to: 4064 - type: integer 
	Parameter hmask bound to: 4080 - type: integer 
	Parameter nharts bound to: 1 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter datacount bound to: 4 - type: integer 
	Parameter nscratch bound to: 2 - type: integer 
	Parameter unavailtimeout bound to: 64 - type: integer 
	Parameter progbufsize bound to: 8 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'progbuf' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/progbuf.vhd:35' bound to instance 'pb0' of component 'progbuf' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rvdmx.vhd:1145]
INFO: [Synth 8-638] synthesizing module 'progbuf' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/progbuf.vhd:47]
	Parameter size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'progbuf' (35#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/progbuf.vhd:47]
WARNING: [Synth 8-5858] RAM dbgo_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pbi_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'rvdmx' (36#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rvdmx.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'rvdm' (37#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rvdm.vhd:64]
	Parameter hindex bound to: 10 - type: integer 
	Parameter ioaddr bound to: 0 - type: integer 
	Parameter iomask bound to: 3584 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter irq bound to: 0 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter bwidth bound to: 128 - type: integer 
	Parameter ahbfilt bound to: 2 - type: integer 
	Parameter ntrace bound to: 2 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter exttimer bound to: 1 - type: integer 
	Parameter exten bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ahbtrace_mmb' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbtrace_mmb.vhd:37' bound to instance 'ahbtrace0' of component 'ahbtrace_mmb' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:399]
INFO: [Synth 8-638] synthesizing module 'ahbtrace_mmb' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbtrace_mmb.vhd:65]
	Parameter hindex bound to: 10 - type: integer 
	Parameter ioaddr bound to: 0 - type: integer 
	Parameter iomask bound to: 3584 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter irq bound to: 0 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter bwidth bound to: 128 - type: integer 
	Parameter ahbfilt bound to: 2 - type: integer 
	Parameter ntrace bound to: 2 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter exttimer bound to: 1 - type: integer 
	Parameter exten bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbtrace_mmb.vhd:654]
INFO: [Synth 8-638] synthesizing module 'syncram64__parameterized2' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:52]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter abits bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:673' bound to instance 'x0' of component 'unisim_syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:132]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram64__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:685]
	Parameter abits bound to: 7 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:73636' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:729]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram64__parameterized1' (37#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:685]
INFO: [Synth 8-256] done synthesizing module 'syncram64__parameterized2' (37#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:52]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbtrace_mmb.vhd:654]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ram0' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbtrace_mmb.vhd:662]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized6' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'kintex7_syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:173' bound to instance 'xk7_s' of component 'kintex7_syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:207]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram__parameterized5' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram__parameterized5' (37#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized6' (37#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'tbi_reg[data]' and it is trimmed from '256' to '224' bits. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbtrace_mmb.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'ahbtrace_mmb' (38#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbtrace_mmb.vhd:65]
	Parameter pindex bound to: 8 - type: integer 
	Parameter paddr bound to: 16 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter console bound to: 1 - type: integer 
	Parameter pirq bound to: 1 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter flow bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter sbits bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'apbuart' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/apbuart.vhd:63]
	Parameter pindex bound to: 8 - type: integer 
	Parameter paddr bound to: 16 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter console bound to: 1 - type: integer 
	Parameter pirq bound to: 1 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter flow bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter sbits bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apbuart' (39#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/apbuart.vhd:63]
	Parameter pindex bound to: 7 - type: integer 
	Parameter paddr bound to: 0 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 2 - type: integer 
	Parameter sepirq bound to: 1 - type: integer 
	Parameter sbits bound to: 16 - type: integer 
	Parameter ntimers bound to: 2 - type: integer 
	Parameter nbits bound to: 32 - type: integer 
	Parameter wdog bound to: 0 - type: integer 
	Parameter ewdogen bound to: 0 - type: integer 
	Parameter glatch bound to: 0 - type: integer 
	Parameter gextclk bound to: 0 - type: integer 
	Parameter gset bound to: 0 - type: integer 
	Parameter gelatch bound to: 0 - type: integer 
	Parameter wdogwin bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gptimer' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/gptimer.vhd:83]
	Parameter pindex bound to: 7 - type: integer 
	Parameter paddr bound to: 0 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 2 - type: integer 
	Parameter sepirq bound to: 1 - type: integer 
	Parameter sbits bound to: 16 - type: integer 
	Parameter ntimers bound to: 2 - type: integer 
	Parameter nbits bound to: 32 - type: integer 
	Parameter wdog bound to: 0 - type: integer 
	Parameter ewdogen bound to: 0 - type: integer 
	Parameter glatch bound to: 0 - type: integer 
	Parameter gextclk bound to: 0 - type: integer 
	Parameter gset bound to: 0 - type: integer 
	Parameter gelatch bound to: 0 - type: integer 
	Parameter wdogwin bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/gptimer.vhd:384]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/gptimer.vhd:384]
WARNING: [Synth 8-5858] RAM vtimers_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'gptimer' (40#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/gptimer.vhd:83]
	Parameter hindex bound to: 4 - type: integer 
	Parameter haddr bound to: 3584 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clint_ahb' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/clint/clint_ahb.vhd:60]
	Parameter hindex bound to: 4 - type: integer 
	Parameter haddr bound to: 3584 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
WARNING: [Synth 8-5858] RAM irqo_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3848] Net irqo[0][hgeip] in module/entity clint_ahb does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/clint/clint_ahb.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'clint_ahb' (41#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/clint/clint_ahb.vhd:60]
	Parameter hindex bound to: 5 - type: integer 
	Parameter haddr bound to: 3968 - type: integer 
	Parameter hmask bound to: 4032 - type: integer 
	Parameter nsources bound to: 32 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter priorities bound to: 8 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter thrshld bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grplic_ahb' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/grplic_ahb.vhd:71]
	Parameter hindex bound to: 5 - type: integer 
	Parameter haddr bound to: 3968 - type: integer 
	Parameter hmask bound to: 4032 - type: integer 
	Parameter nsources bound to: 32 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter priorities bound to: 8 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter thrshld bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'plic_gateway' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/plic_gateway.vhd:55]
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'plic_gateway' (42#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/plic_gateway.vhd:55]
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter nsources bound to: 32 - type: integer 
	Parameter ntargets bound to: 4 - type: integer 
	Parameter srcbits bound to: 5 - type: integer 
	Parameter prbits bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'plic_encoder' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/plic_encoder.vhd:62]
	Parameter nsources bound to: 32 - type: integer 
	Parameter ntargets bound to: 4 - type: integer 
	Parameter srcbits bound to: 5 - type: integer 
	Parameter prbits bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'plic_encoder' (43#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/plic_encoder.vhd:62]
	Parameter nsources bound to: 32 - type: integer 
	Parameter ntargets bound to: 4 - type: integer 
	Parameter srcbits bound to: 5 - type: integer 
	Parameter prbits bound to: 3 - type: integer 
	Parameter nsources bound to: 32 - type: integer 
	Parameter ntargets bound to: 4 - type: integer 
	Parameter srcbits bound to: 5 - type: integer 
	Parameter prbits bound to: 3 - type: integer 
	Parameter nsources bound to: 32 - type: integer 
	Parameter ntargets bound to: 4 - type: integer 
	Parameter srcbits bound to: 5 - type: integer 
	Parameter prbits bound to: 3 - type: integer 
	Parameter prbits bound to: 3 - type: integer 
	Parameter srcbits bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'plic_target' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/plic_target.vhd:51]
	Parameter prbits bound to: 3 - type: integer 
	Parameter srcbits bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'plic_target' (44#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/plic_target.vhd:51]
	Parameter prbits bound to: 3 - type: integer 
	Parameter srcbits bound to: 5 - type: integer 
	Parameter prbits bound to: 3 - type: integer 
	Parameter srcbits bound to: 5 - type: integer 
	Parameter prbits bound to: 3 - type: integer 
	Parameter srcbits bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'grplic_ahb' (45#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/grplic_ahb.vhd:71]
WARNING: [Synth 8-5858] RAM dbgmo_x_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM dbgmi_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM ahbmiv_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM ahbsiv_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM trace_ahbmiv_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM trace_ahbsiv_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3848] Net dbgahbmi[hgrant] in module/entity noelvsys does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:120]
WARNING: [Synth 8-3848] Net dbgahbmi[hready] in module/entity noelvsys does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:120]
WARNING: [Synth 8-3848] Net dbgahbmi[hresp] in module/entity noelvsys does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:120]
WARNING: [Synth 8-3848] Net dbgahbmi[hrdata] in module/entity noelvsys does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:120]
WARNING: [Synth 8-3848] Net dbgahbmi[hirq] in module/entity noelvsys does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:120]
WARNING: [Synth 8-3848] Net dbgahbmi[testen] in module/entity noelvsys does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:120]
WARNING: [Synth 8-3848] Net dbgahbmi[testrst] in module/entity noelvsys does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:120]
WARNING: [Synth 8-3848] Net dbgahbmi[scanen] in module/entity noelvsys does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:120]
WARNING: [Synth 8-3848] Net dbgahbmi[testoen] in module/entity noelvsys does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:120]
WARNING: [Synth 8-3848] Net dbgahbmi[testin] in module/entity noelvsys does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:120]
WARNING: [Synth 8-3848] Net dbgahbmi[endian] in module/entity noelvsys does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'noelvsys' (46#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:101]
	Parameter hindex bound to: 0 - type: integer 
	Parameter pindex bound to: 6 - type: integer 
	Parameter paddr bound to: 2144 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbuart' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/ahbuart.vhd:55]
	Parameter hindex bound to: 0 - type: integer 
	Parameter pindex bound to: 6 - type: integer 
	Parameter paddr bound to: 2144 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter hindex bound to: 0 - type: integer 
	Parameter hirq bound to: 0 - type: integer 
	Parameter venid bound to: 1 - type: integer 
	Parameter devid bound to: 7 - type: integer 
	Parameter version bound to: 0 - type: integer 
	Parameter chprot bound to: 3 - type: integer 
	Parameter incaddr bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbmst' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbmst.vhd:54]
	Parameter hindex bound to: 0 - type: integer 
	Parameter hirq bound to: 0 - type: integer 
	Parameter venid bound to: 1 - type: integer 
	Parameter devid bound to: 7 - type: integer 
	Parameter version bound to: 0 - type: integer 
	Parameter chprot bound to: 3 - type: integer 
	Parameter incaddr bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahbmst' (47#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbmst.vhd:54]
	Parameter pindex bound to: 6 - type: integer 
	Parameter paddr bound to: 2144 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dcom_uart' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/dcom_uart.vhd:59]
	Parameter pindex bound to: 6 - type: integer 
	Parameter paddr bound to: 2144 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/dcom_uart.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'dcom_uart' (48#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/dcom_uart.vhd:59]
INFO: [Synth 8-638] synthesizing module 'dcom' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/dcom.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'dcom' (49#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/dcom.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'ahbuart' (50#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/ahbuart.vhd:55]
	Parameter tech bound to: 49 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter nsync bound to: 1 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
	Parameter versel bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbjtag' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/ahbjtag.vhd:80]
	Parameter tech bound to: 49 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter nsync bound to: 1 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
	Parameter versel bound to: 1 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter hirq bound to: 0 - type: integer 
	Parameter venid bound to: 1 - type: integer 
	Parameter devid bound to: 28 - type: integer 
	Parameter version bound to: 2 - type: integer 
	Parameter chprot bound to: 3 - type: integer 
	Parameter incaddr bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbmst__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbmst.vhd:54]
	Parameter hindex bound to: 1 - type: integer 
	Parameter hirq bound to: 0 - type: integer 
	Parameter venid bound to: 1 - type: integer 
	Parameter devid bound to: 28 - type: integer 
	Parameter version bound to: 2 - type: integer 
	Parameter chprot bound to: 3 - type: integer 
	Parameter incaddr bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahbmst__parameterized1' (50#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbmst.vhd:54]
	Parameter tech bound to: 49 - type: integer 
	Parameter irlen bound to: 6 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter trsten bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tap' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/tap.vhd:79]
	Parameter tech bound to: 49 - type: integer 
	Parameter irlen bound to: 6 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter trsten bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'kintex7_tap' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/tap_unisim.vhd:666]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:876]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (51#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:876]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized1' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:876]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized1' (51#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:876]
INFO: [Synth 8-256] done synthesizing module 'kintex7_tap' (52#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/tap_unisim.vhd:666]
INFO: [Synth 8-256] done synthesizing module 'tap' (53#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/tap.vhd:79]
	Parameter buftype bound to: 2 - type: integer 
	Parameter tech bound to: 49 - type: integer 
INFO: [Synth 8-638] synthesizing module 'techbuf' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/techbuf.vhd:38]
	Parameter buftype bound to: 2 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter buftype bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clkbuf_xilinx' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/buffer_unisim.vhd:42]
	Parameter buftype bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (54#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-256] done synthesizing module 'clkbuf_xilinx' (55#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/buffer_unisim.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'techbuf' (56#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/techbuf.vhd:38]
	Parameter tech bound to: 0 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grdff' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/grgates.vhd:116]
	Parameter tech bound to: 0 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'grdff' (57#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/grgates.vhd:116]
	Parameter gatetech bound to: 49 - type: integer 
	Parameter isel bound to: 1 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'jtagcom2' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/jtagcom2.vhd:61]
	Parameter gatetech bound to: 49 - type: integer 
	Parameter isel bound to: 1 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grnand2' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/grgates.vhd:255]
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'grnand2' (58#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/grgates.vhd:255]
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'ar_reg[qual_areg]' into 'ar_reg[qual_dreg]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/jtagcom2.vhd:325]
INFO: [Synth 8-256] done synthesizing module 'jtagcom2' (59#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/jtagcom2.vhd:61]
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'trstmux' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/dftlib/trstmux.vhd:42]
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trstmux' (60#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/dftlib/trstmux.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ahbjtag' (61#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/ahbjtag.vhd:80]
	Parameter pindex bound to: 2 - type: integer 
	Parameter paddr bound to: 2080 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 4 - type: integer 
	Parameter nftslv bound to: 1 - type: integer 
	Parameter ver bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbstat' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbstat.vhd:57]
	Parameter pindex bound to: 2 - type: integer 
	Parameter paddr bound to: 2080 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 4 - type: integer 
	Parameter nftslv bound to: 1 - type: integer 
	Parameter ver bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahbstat' (62#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbstat.vhd:57]
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 2096 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter imask bound to: 65534 - type: integer 
	Parameter nbits bound to: 20 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter bypass bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter bpdir bound to: 0 - type: integer 
	Parameter pirq bound to: 0 - type: integer 
	Parameter irqgen bound to: 0 - type: integer 
	Parameter iflagreg bound to: 0 - type: integer 
	Parameter bpmode bound to: 0 - type: integer 
	Parameter inpen bound to: 0 - type: integer 
	Parameter doutresv bound to: 0 - type: integer 
	Parameter dirresv bound to: 0 - type: integer 
	Parameter bpresv bound to: 0 - type: integer 
	Parameter inpresv bound to: 0 - type: integer 
	Parameter pulse bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grgpio' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/grgpio.vhd:73]
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 2096 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter imask bound to: 65534 - type: integer 
	Parameter nbits bound to: 20 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter bypass bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter bpdir bound to: 0 - type: integer 
	Parameter pirq bound to: 0 - type: integer 
	Parameter irqgen bound to: 0 - type: integer 
	Parameter iflagreg bound to: 0 - type: integer 
	Parameter bpmode bound to: 0 - type: integer 
	Parameter inpen bound to: 0 - type: integer 
	Parameter doutresv bound to: 0 - type: integer 
	Parameter dirresv bound to: 0 - type: integer 
	Parameter bpresv bound to: 0 - type: integer 
	Parameter inpresv bound to: 0 - type: integer 
	Parameter pulse bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'grgpio' (63#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/grgpio.vhd:73]
	Parameter pindex bound to: 1 - type: integer 
	Parameter paddr bound to: 2064 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter versionnr bound to: 896 - type: integer 
	Parameter revisionnr bound to: 130 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grversion' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/grversion.vhd:68]
	Parameter pindex bound to: 1 - type: integer 
	Parameter paddr bound to: 2064 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter versionnr bound to: 896 - type: integer 
	Parameter revisionnr bound to: 130 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'grversion' (64#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/grversion.vhd:68]
	Parameter hindex bound to: 1 - type: integer 
	Parameter ehindex bound to: 2 - type: integer 
	Parameter pindex bound to: 4 - type: integer 
	Parameter paddr bound to: 2112 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 5 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter slot_time bound to: 128 - type: integer 
	Parameter mdcscaler bound to: 83 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 2 - type: integer 
	Parameter burstlength bound to: 32 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 51 - type: integer 
	Parameter phyrstadr bound to: 1 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter sim bound to: 0 - type: integer 
	Parameter giga bound to: 0 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter ft bound to: 0 - type: integer 
	Parameter edclft bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 1 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter edclsepahb bound to: 1 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grethm_mb' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/grethm_mb.vhd:90]
	Parameter hindex bound to: 1 - type: integer 
	Parameter ehindex bound to: 2 - type: integer 
	Parameter pindex bound to: 4 - type: integer 
	Parameter paddr bound to: 2112 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 5 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter slot_time bound to: 128 - type: integer 
	Parameter mdcscaler bound to: 83 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 2 - type: integer 
	Parameter burstlength bound to: 32 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 51 - type: integer 
	Parameter phyrstadr bound to: 1 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter sim bound to: 0 - type: integer 
	Parameter giga bound to: 0 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter ft bound to: 0 - type: integer 
	Parameter edclft bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 1 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter edclsepahb bound to: 1 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter ehindex bound to: 2 - type: integer 
	Parameter pindex bound to: 4 - type: integer 
	Parameter paddr bound to: 2112 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 5 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter slot_time bound to: 128 - type: integer 
	Parameter mdcscaler bound to: 83 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 2 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 51 - type: integer 
	Parameter phyrstadr bound to: 1 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter ft bound to: 0 - type: integer 
	Parameter edclft bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 1 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter edclsepahb bound to: 1 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter num_desc bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'greth_mb' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/greth_mb.vhd:93]
	Parameter hindex bound to: 1 - type: integer 
	Parameter ehindex bound to: 2 - type: integer 
	Parameter pindex bound to: 4 - type: integer 
	Parameter paddr bound to: 2112 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 5 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter slot_time bound to: 128 - type: integer 
	Parameter mdcscaler bound to: 83 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 2 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 51 - type: integer 
	Parameter phyrstadr bound to: 1 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter ft bound to: 0 - type: integer 
	Parameter edclft bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 1 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter edclsepahb bound to: 1 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter num_desc bound to: 128 - type: integer 
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter mdcscaler bound to: 83 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 2 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 51 - type: integer 
	Parameter phyrstadr bound to: 1 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 1 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter edclsepahbg bound to: 1 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter num_desc bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grethc' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/grethc.vhd:165]
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter mdcscaler bound to: 83 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 2 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 51 - type: integer 
	Parameter phyrstadr bound to: 1 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 1 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter edclsepahbg bound to: 1 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter num_desc bound to: 128 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/grethc.vhd:1073]
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'greth_tx' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/greth_tx.vhd:50]
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter acthigh bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'eth_rstgen' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_rstgen.vhd:40]
	Parameter acthigh bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_rstgen.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_rstgen.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'eth_rstgen' (65#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_rstgen.vhd:40]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/greth_tx.vhd:362]
INFO: [Synth 8-256] done synthesizing module 'greth_tx' (66#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/greth_tx.vhd:50]
	Parameter nsync bound to: 2 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'greth_rx' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/greth_rx.vhd:50]
	Parameter nsync bound to: 2 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter acthigh bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'greth_rx' (67#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/greth_rx.vhd:50]
INFO: [Synth 8-638] synthesizing module 'eth_ahb_mst' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_ahb_mst.vhd:46]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_ahb_mst.vhd:130]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_ahb_mst.vhd:141]
WARNING: [Synth 8-3848] Net ahbmo[endian] in module/entity eth_ahb_mst does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_ahb_mst.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'eth_ahb_mst' (68#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_ahb_mst.vhd:46]
INFO: [Synth 8-638] synthesizing module 'eth_edcl_ahb_mst' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_edcl_ahb_mst.vhd:47]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_edcl_ahb_mst.vhd:115]
WARNING: [Synth 8-3848] Net ahbmo[endian] in module/entity eth_edcl_ahb_mst does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_edcl_ahb_mst.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'eth_edcl_ahb_mst' (69#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_edcl_ahb_mst.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'grethc' (70#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/grethc.vhd:165]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized5' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized5' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized5' (70#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram_2p__parameterized3' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram_2p__parameterized3' (70#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized5' (70#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized7' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized7' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized7' (70#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_syncram_2p__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:156]
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_syncram_2p__parameterized1' (70#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized7' (70#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized9' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized9' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized9' (70#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram_2p__parameterized5' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram_2p__parameterized5' (70#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized9' (70#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'greth_mb' (71#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/greth_mb.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'grethm_mb' (72#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/grethm_mb.vhd:90]
WARNING: [Synth 8-3848] Net dmreset in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:72]
WARNING: [Synth 8-3848] Net mem_aximo[aw][id] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[aw][addr] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[aw][len] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[aw][size] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[aw][burst] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[aw][lock] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[aw][cache] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[aw][prot] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[aw][valid] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[w][id] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[w][data] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[w][strb] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[w][last] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[w][valid] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[b][ready] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[ar][id] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[ar][addr] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[ar][len] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[ar][size] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[ar][burst] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[ar][lock] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[ar][cache] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[ar][prot] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[ar][valid] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[r][ready] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net u1i[extclk] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:173]
WARNING: [Synth 8-3848] Net dui[ctsn] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'noelvcore' (73#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:115]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 12 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'inpad__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 12 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_inpad__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:39]
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 12 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVCMOS12 - type: string 
INFO: [Synth 8-6157] synthesizing module 'IBUF__parameterized1' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVCMOS12 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF__parameterized1' (73#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-256] done synthesizing module 'unisim_inpad__parameterized1' (73#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'inpad__parameterized1' (73#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'inpad__parameterized3' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_inpad__parameterized3' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:39]
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVCMOS18 - type: string 
INFO: [Synth 8-6157] synthesizing module 'IBUF__parameterized3' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVCMOS18 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF__parameterized3' (73#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-256] done synthesizing module 'unisim_inpad__parameterized3' (73#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'inpad__parameterized3' (73#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'outpad' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_outpad' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:220]
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS18 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS18 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (74#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
INFO: [Synth 8-256] done synthesizing module 'unisim_outpad' (75#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:220]
INFO: [Synth 8-256] done synthesizing module 'outpad' (76#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ahb2axi_mig3_arty_a7' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:81]
	Parameter hindex bound to: 0 - type: integer 
	Parameter haddr bound to: 0 - type: integer 
	Parameter hmask bound to: 2048 - type: integer 
	Parameter pindex bound to: 0 - type: integer 
	Parameter paddr bound to: 2048 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter ahbendian bound to: 1 - type: integer 
	Parameter hindex bound to: 0 - type: integer 
	Parameter aximid bound to: 0 - type: integer 
	Parameter wbuffer_num bound to: 8 - type: integer 
	Parameter rprefetch_num bound to: 8 - type: integer 
	Parameter always_secure bound to: 1 - type: integer 
	Parameter ahb_endianness bound to: 1 - type: integer 
	Parameter endianness_mode bound to: 0 - type: integer 
	Parameter narrow_acc_mode bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter vendor bound to: 1 - type: integer 
	Parameter device bound to: 144 - type: integer 
	Parameter bar0 bound to: 229378 - type: integer 
	Parameter bar1 bound to: 0 - type: integer 
	Parameter bar2 bound to: 0 - type: integer 
	Parameter bar3 bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahb2axi4b' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahb2axi4b.vhd:78]
	Parameter hindex bound to: 0 - type: integer 
	Parameter aximid bound to: 0 - type: integer 
	Parameter wbuffer_num bound to: 8 - type: integer 
	Parameter rprefetch_num bound to: 8 - type: integer 
	Parameter always_secure bound to: 1 - type: integer 
	Parameter ahb_endianness bound to: 1 - type: integer 
	Parameter endianness_mode bound to: 0 - type: integer 
	Parameter narrow_acc_mode bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter vendor bound to: 1 - type: integer 
	Parameter device bound to: 144 - type: integer 
	Parameter bar0 bound to: 229378 - type: integer 
	Parameter bar1 bound to: 0 - type: integer 
	Parameter bar2 bound to: 0 - type: integer 
	Parameter bar3 bound to: 0 - type: integer 
	Parameter hindex bound to: 0 - type: integer 
	Parameter aximid bound to: 0 - type: integer 
	Parameter wbuffer_num bound to: 8 - type: integer 
	Parameter rprefetch_num bound to: 8 - type: integer 
	Parameter always_secure bound to: 1 - type: integer 
	Parameter axi4 bound to: 1 - type: integer 
	Parameter ahb_endianness bound to: 1 - type: integer 
	Parameter endianness_mode bound to: 0 - type: integer 
	Parameter narrow_acc_mode bound to: 0 - type: integer 
	Parameter ostand_writes bound to: 4 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter vendor bound to: 1 - type: integer 
	Parameter device bound to: 144 - type: integer 
	Parameter bar0 bound to: 229378 - type: integer 
	Parameter bar1 bound to: 0 - type: integer 
	Parameter bar2 bound to: 0 - type: integer 
	Parameter bar3 bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahb2axib' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahb2axib.vhd:78]
	Parameter hindex bound to: 0 - type: integer 
	Parameter aximid bound to: 0 - type: integer 
	Parameter wbuffer_num bound to: 8 - type: integer 
	Parameter rprefetch_num bound to: 8 - type: integer 
	Parameter always_secure bound to: 1 - type: integer 
	Parameter axi4 bound to: 1 - type: integer 
	Parameter ahb_endianness bound to: 1 - type: integer 
	Parameter endianness_mode bound to: 0 - type: integer 
	Parameter narrow_acc_mode bound to: 0 - type: integer 
	Parameter ostand_writes bound to: 4 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter vendor bound to: 1 - type: integer 
	Parameter device bound to: 144 - type: integer 
	Parameter bar0 bound to: 229378 - type: integer 
	Parameter bar1 bound to: 0 - type: integer 
	Parameter bar2 bound to: 0 - type: integer 
	Parameter bar3 bound to: 0 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 128 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized11' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 0 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 128 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 128 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized11' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 128 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized11' (76#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 128 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_syncram_2p__parameterized3' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:156]
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 128 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_syncram_2p__parameterized3' (76#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized11' (76#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahb2axib.vhd:536]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/axi/axi.vhd:573]
INFO: [Synth 8-256] done synthesizing module 'ahb2axib' (77#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahb2axib.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'ahb2axi4b' (78#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahb2axi4b.vhd:78]
INFO: [Synth 8-6157] synthesizing module 'mig_cdc' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/synth_1/.Xil/Vivado-297479-coding/realtime/mig_cdc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mig_cdc' (79#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/synth_1/.Xil/Vivado-297479-coding/realtime/mig_cdc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mig' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/synth_1/.Xil/Vivado-297479-coding/realtime/mig_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mig' (80#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/synth_1/.Xil/Vivado-297479-coding/realtime/mig_stub.v:5]
WARNING: [Synth 8-3848] Net ui_clk in module/entity ahb2axi_mig3_arty_a7 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:75]
WARNING: [Synth 8-3848] Net ui_clk_sync_rst in module/entity ahb2axi_mig3_arty_a7 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:76]
WARNING: [Synth 8-3848] Net ahbsi_bridge[hmaster] in module/entity ahb2axi_mig3_arty_a7 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:253]
WARNING: [Synth 8-3848] Net ahbsi_bridge[hmastlock] in module/entity ahb2axi_mig3_arty_a7 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:253]
WARNING: [Synth 8-3848] Net ahbsi_bridge[hmbsel] in module/entity ahb2axi_mig3_arty_a7 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:253]
WARNING: [Synth 8-3848] Net ahbsi_bridge[hirq] in module/entity ahb2axi_mig3_arty_a7 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:253]
WARNING: [Synth 8-3848] Net ahbsi_bridge[testen] in module/entity ahb2axi_mig3_arty_a7 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:253]
WARNING: [Synth 8-3848] Net ahbsi_bridge[testrst] in module/entity ahb2axi_mig3_arty_a7 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:253]
WARNING: [Synth 8-3848] Net ahbsi_bridge[scanen] in module/entity ahb2axi_mig3_arty_a7 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:253]
WARNING: [Synth 8-3848] Net ahbsi_bridge[testoen] in module/entity ahb2axi_mig3_arty_a7 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:253]
WARNING: [Synth 8-3848] Net ahbsi_bridge[testin] in module/entity ahb2axi_mig3_arty_a7 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:253]
WARNING: [Synth 8-3848] Net ahbsi_bridge[endian] in module/entity ahb2axi_mig3_arty_a7 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'ahb2axi_mig3_arty_a7' (81#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ahbrom128' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/ahbrom128.vhd:38]
	Parameter hindex bound to: 1 - type: integer 
	Parameter haddr bound to: 3072 - type: integer 
	Parameter hmask bound to: 3584 - type: integer 
	Parameter pipe bound to: 0 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter kbytes bound to: 1 - type: integer 
	Parameter wideonly bound to: 0 - type: integer 
WARNING: [Synth 8-614] signal 'ahbsi' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/ahbrom128.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'ahbrom128' (82#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/ahbrom128.vhd:38]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 12 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 12 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 12 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 12 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 12 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 12 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter pindex bound to: 4 - type: integer 
	Parameter paddr bound to: 2112 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter gmii bound to: 1 - type: integer 
	Parameter debugmem bound to: 0 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter no_clk_mux bound to: 0 - type: integer 
	Parameter pirq bound to: 5 - type: integer 
	Parameter use90degtxclk bound to: 0 - type: integer 
	Parameter mode100 bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rgmii' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:78]
	Parameter pindex bound to: 4 - type: integer 
	Parameter paddr bound to: 2112 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter gmii bound to: 1 - type: integer 
	Parameter debugmem bound to: 0 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter no_clk_mux bound to: 0 - type: integer 
	Parameter pirq bound to: 5 - type: integer 
	Parameter use90degtxclk bound to: 0 - type: integer 
	Parameter mode100 bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter rsel bound to: 0 - type: integer 
	Parameter isdummy bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clkmux' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkmux.vhd:43]
	Parameter tech bound to: 49 - type: integer 
	Parameter rsel bound to: 0 - type: integer 
	Parameter isdummy bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clkmux_unisim' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/clkgen_unisim.vhd:949]
INFO: [Synth 8-6157] synthesizing module 'BUFGMUX' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1175]
	Parameter CLK_SEL_TYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGMUX' (83#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1175]
INFO: [Synth 8-256] done synthesizing module 'clkmux_unisim' (84#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/clkgen_unisim.vhd:949]
INFO: [Synth 8-256] done synthesizing module 'clkmux' (85#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkmux.vhd:43]
	Parameter tech bound to: 49 - type: integer 
	Parameter rsel bound to: 0 - type: integer 
	Parameter isdummy bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter rsel bound to: 0 - type: integer 
	Parameter isdummy bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter rsel bound to: 0 - type: integer 
	Parameter isdummy bound to: 0 - type: integer 
	Parameter buftype bound to: 2 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter buftype bound to: 2 - type: integer 
	Parameter tech bound to: 49 - type: integer 
WARNING: [Synth 8-614] signal 'sync_gbit' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:433]
WARNING: [Synth 8-614] signal 'clkedge_sync' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:433]
WARNING: [Synth 8-614] signal 'sync_speed' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:433]
WARNING: [Synth 8-614] signal 'clk25ni' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:433]
WARNING: [Synth 8-614] signal 'clk25i' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:433]
WARNING: [Synth 8-614] signal 'clk2_5ni' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:433]
WARNING: [Synth 8-614] signal 'clk2_5i' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:433]
	Parameter acthigh bound to: 0 - type: integer 
	Parameter syncrst bound to: 1 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rstgen__parameterized2' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:49]
	Parameter acthigh bound to: 0 - type: integer 
	Parameter syncrst bound to: 1 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 1 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'syncreg' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncreg.vhd:43]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'syncreg' (86#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncreg.vhd:43]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rstgen__parameterized2' (86#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:49]
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr_oreg' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/ddr_oreg.vhd:45]
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_oddr_reg' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/ddr_unisim.vhd:332]
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'U0' to cell 'ODDR' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/ddr_unisim.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'unisim_oddr_reg' (87#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/ddr_unisim.vhd:332]
INFO: [Synth 8-256] done synthesizing module 'ddr_oreg' (88#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/ddr_oreg.vhd:45]
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr_ireg' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/ddr_ireg.vhd:45]
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_iddr_reg' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/ddr_unisim.vhd:49]
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'U0' to cell 'IDDR' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/ddr_unisim.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'unisim_iddr_reg' (89#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/ddr_unisim.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'ddr_ireg' (90#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/ddr_ireg.vhd:45]
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
WARNING: [Synth 8-614] signal 'sync_rxctrl_q1_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'sync_rxctrl_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int0' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int1' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int2' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'sync_rxctrl_q1_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'sync_rxctrl_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int0' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int1' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int2' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'sync_rxctrl_q1_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'sync_rxctrl_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int0' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int1' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int2' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'sync_rxctrl_q1_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'sync_rxctrl_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int0' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int1' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int2' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'sync_rxctrl_q2_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'sync_rxctrl_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int0' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int1' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int2' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'sync_rxctrl_q2_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'sync_rxctrl_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int0' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int1' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int2' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'sync_rxctrl_q2_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'sync_rxctrl_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int0' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int1' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int2' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'sync_rxctrl_q2_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'sync_rxctrl_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int0' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int1' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int2' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
WARNING: [Synth 8-614] signal 'sync_rxctrl_q1_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:629]
WARNING: [Synth 8-614] signal 'sync_rxctrl_c_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:629]
WARNING: [Synth 8-614] signal 'rx_ctl_int' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:629]
WARNING: [Synth 8-614] signal 'rx_dv_int' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:629]
WARNING: [Synth 8-614] signal 'rx_dv_int0' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:629]
WARNING: [Synth 8-614] signal 'rx_dv_int1' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:629]
WARNING: [Synth 8-614] signal 'rx_dv_int2' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:629]
WARNING: [Synth 8-614] signal 'sync_rxctrl_q2_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:629]
WARNING: [Synth 8-614] signal 'rx_ctl_int0' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:629]
WARNING: [Synth 8-614] signal 'rx_ctl_int1' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:629]
WARNING: [Synth 8-614] signal 'rx_ctl_int2' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:629]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'RMemRgmiioData' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:734]
WARNING: [Synth 8-3848] Net gmiii[tx_clk_90] in module/entity rgmii does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:63]
WARNING: [Synth 8-3848] Net gmiii[tx_clk_100] in module/entity rgmii does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:63]
WARNING: [Synth 8-3848] Net gmiii[tx_clk_50] in module/entity rgmii does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:63]
WARNING: [Synth 8-3848] Net gmiii[tx_clk_25] in module/entity rgmii does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:63]
WARNING: [Synth 8-3848] Net RMemRgmiiiData in module/entity rgmii does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:200]
WARNING: [Synth 8-3848] Net RMemRgmiioData in module/entity rgmii does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:195]
WARNING: [Synth 8-3848] Net RMemRgmiioRead in module/entity rgmii does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:205]
WARNING: [Synth 8-3848] Net RMemRgmiiiRead in module/entity rgmii does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:204]
WARNING: [Synth 8-3848] Net sync_gbit in module/entity rgmii does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:173]
WARNING: [Synth 8-3848] Net clk25i_del in module/entity rgmii does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:207]
WARNING: [Synth 8-3848] Net clk2_5i_del in module/entity rgmii does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'rgmii' (91#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:78]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'iopad' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/iopad.vhd:40]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_iopad' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:102]
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVTTL - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: LVTTL - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (92#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-256] done synthesizing module 'unisim_iopad' (93#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'iopad' (94#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/iopad.vhd:40]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'inpadv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:141]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inpadv' (95#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:141]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'outpad__parameterized2' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_outpad__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:220]
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVTTL - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6157] synthesizing module 'OBUF__parameterized1' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVTTL - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF__parameterized1' (95#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
INFO: [Synth 8-256] done synthesizing module 'unisim_outpad__parameterized1' (95#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:220]
INFO: [Synth 8-256] done synthesizing module 'outpad__parameterized2' (95#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'outpadv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:148]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'outpadv' (96#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:148]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
WARNING: [Synth 8-3848] Net uart_ctsn_int in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:185]
WARNING: [Synth 8-3848] Net mem_aximi[aw][ready] in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:174]
WARNING: [Synth 8-3848] Net mem_aximi[w][ready] in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:174]
WARNING: [Synth 8-3848] Net mem_aximi[b][id] in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:174]
WARNING: [Synth 8-3848] Net mem_aximi[b][resp] in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:174]
WARNING: [Synth 8-3848] Net mem_aximi[b][valid] in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:174]
WARNING: [Synth 8-3848] Net mem_aximi[ar][ready] in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:174]
WARNING: [Synth 8-3848] Net mem_aximi[r][id] in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:174]
WARNING: [Synth 8-3848] Net mem_aximi[r][data] in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:174]
WARNING: [Synth 8-3848] Net mem_aximi[r][resp] in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:174]
WARNING: [Synth 8-3848] Net mem_aximi[r][last] in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:174]
WARNING: [Synth 8-3848] Net mem_aximi[r][valid] in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:174]
WARNING: [Synth 8-3848] Net tck in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:166]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'noelvmp' (97#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:113]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[19]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[18]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[17]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[16]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[15]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[14]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[13]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[12]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[11]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[10]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[9]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[8]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[7]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[6]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[5]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[4]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[3]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[2]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[1]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[0]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][0]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][1]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][2]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][3]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][4]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][5]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][6]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][7]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][8]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][9]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][10]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][11]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][12]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][13]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][14]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][15]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][31]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][30]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][29]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][28]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][27]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][26]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][25]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][24]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][23]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][22]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][21]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][20]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][19]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][18]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][17]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][16]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][15]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][14]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][13]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][12]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][11]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][10]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][9]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][8]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][1]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][0]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwrite]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[htrans][1]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[htrans][0]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hburst][2]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hburst][1]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hburst][0]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][127]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][126]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][125]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][124]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][123]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][122]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][121]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][120]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][119]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][118]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][117]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][116]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][115]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][114]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][113]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][112]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][111]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][110]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][109]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][108]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][107]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][106]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][105]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][104]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][103]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][102]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][101]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][100]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][99]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][98]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][97]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][96]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 3141.754 ; gain = 1497.641 ; free physical = 1479 ; free virtual = 37700
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 3141.754 ; gain = 1497.641 ; free physical = 1554 ; free virtual = 37818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 3141.754 ; gain = 1497.641 ; free physical = 1554 ; free virtual = 37818
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:390]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:764]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:746]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/iopad.vhd:66]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:773]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:761]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:767]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:151]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:151]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:151]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:151]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:770]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:682]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:682]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:682]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:682]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc] for cell 'mig_ahb_gen.ddrc/MCB_inst'
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc] for cell 'mig_ahb_gen.ddrc/MCB_inst'
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/clk_100MHz/clk_100MHz/clk_100MHz_in_context.xdc] for cell 'clocker100MHz'
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/clk_100MHz/clk_100MHz/clk_100MHz_in_context.xdc] for cell 'clocker100MHz'
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig_cdc/mig_cdc/mig_cdc_in_context.xdc] for cell 'mig_ahb_gen.ddrc/MCB_CDC'
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig_cdc/mig_cdc/mig_cdc_in_context.xdc] for cell 'mig_ahb_gen.ddrc/MCB_CDC'
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc]
WARNING: [Vivado 12-507] No nets matched 'clocker100MHz/inst/clk_in1_clk_100MHz'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/u0/TCK'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:12]
INFO: [Timing 38-2] Deriving generated clocks [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:16]
WARNING: [Vivado 12-627] No clocks matched 'ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/lltck'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:16]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:16]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/lltck]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:16]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:21]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:21]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_pll_i]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:21]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:22]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:22]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_pll_i]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:22]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:23]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:23]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_pll_i]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:23]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:24]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:24]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_pll_i]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:24]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:25]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:25]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_pll_i]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:25]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:26]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:26]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_pll_i]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:26]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:27]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:27]
WARNING: [Vivado 12-627] No clocks matched 'ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/lltck'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:27]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:27]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_pll_i]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:27]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/lltck]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:27]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/lltck'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:29]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'cpu_resetn'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:37]
WARNING: [Vivado 12-180] No cells matched 'ahbjtaggen0.ahbjtag0/newcom.jtagcom0/tnr1_reg[done_sync1]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:108]
WARNING: [Vivado 12-180] No cells matched 'ahbjtaggen0.ahbjtag0/newcom.jtagcom0/tpr1_reg[done_sync]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:109]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/r_reg[rxstart][0]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:110]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/r_reg[rxstart][1]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:111]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/r_reg[rxwrite][0]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:112]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/r_reg[rxwrite][1]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:113]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/r_reg[rxdone][0]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:114]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/r_reg[rxdone][1]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:115]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/r_reg[txread][0]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:116]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/r_reg[txread][1]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:117]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/r_reg[txrestart][0]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:118]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/r_reg[txrestart][1]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:119]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/r_reg[txdone][0]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:120]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/r_reg[txdone][1]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:121]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[write_ack][0]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:122]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[write_ack][1]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:123]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[done_ack][0]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:124]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[done_ack][1]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:125]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[0]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:126]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[2]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:127]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[fullduplex][0]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:128]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[fullduplex][1]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:129]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[0]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:130]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[2]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:131]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[start][0]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:132]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[start][1]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:133]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[read_ack][0]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:134]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[read_ack][1]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:135]
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/noelvmp_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noelvmp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noelvmp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/voltage_config.xdc]
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/voltage_config.xdc]
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/mig-xc7k325t/mig-xc7k325t.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ */mc0/mc_read_idle_r_reg}'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/mig-xc7k325t/mig-xc7k325t.xdc:335]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ */input_[?].iserdes_dq_.iserdesdq}'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/mig-xc7k325t/mig-xc7k325t.xdc:335]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/mig-xc7k325t/mig-xc7k325t.xdc:337]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME == PHASER_IN_PHY}'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/mig-xc7k325t/mig-xc7k325t.xdc:339]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {NAME =~ */DQSFOUND} -of [get_cells -hier -filter {REF_NAME == PHASER_IN_PHY}]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/mig-xc7k325t/mig-xc7k325t.xdc:339]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/mig-xc7k325t/mig-xc7k325t.xdc:341]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/mig-xc7k325t/mig-xc7k325t.xdc:341]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/mig-xc7k325t/mig-xc7k325t.xdc:342]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -include_replicated_objects -filter {NAME =~ *temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[*]/D}'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/mig-xc7k325t/mig-xc7k325t.xdc:345]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hier -filter {NAME =~ */u_iodelay_ctrl/sys_rst_i}'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/mig-xc7k325t/mig-xc7k325t.xdc:348]
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/mig-xc7k325t/mig-xc7k325t.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/mig-xc7k325t/mig-xc7k325t.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/noelvmp_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/mig-xc7k325t/mig-xc7k325t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noelvmp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noelvmp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3418.254 ; gain = 0.000 ; free physical = 721 ; free virtual = 36985
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 4 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAMB16_S36_S36 => RAMB36E1: 11 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3418.254 ; gain = 0.000 ; free physical = 695 ; free virtual = 36959
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'mig_ahb_gen.ddrc/MCB_CDC' at clock pin 'm_axi_aclk' is different from the actual clock period '12.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:35 ; elapsed = 00:01:32 . Memory (MB): peak = 3418.254 ; gain = 1774.141 ; free physical = 1413 ; free virtual = 37677
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:35 ; elapsed = 00:01:32 . Memory (MB): peak = 3418.254 ; gain = 1774.141 ; free physical = 1413 ; free virtual = 37677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for clk300n. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/clk_100MHz/clk_100MHz/clk_100MHz_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk300n. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/clk_100MHz/clk_100MHz/clk_100MHz_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for clk300p. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/clk_100MHz/clk_100MHz/clk_100MHz_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk300p. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/clk_100MHz/clk_100MHz/clk_100MHz_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/mig-xc7k325t/mig-xc7k325t.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/mig-xc7k325t/mig-xc7k325t.xdc, line 28).
Applied set_property DONT_TOUCH = true for \mig_ahb_gen.ddrc /MCB_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clocker100MHz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \mig_ahb_gen.ddrc /MCB_CDC. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:01:32 . Memory (MB): peak = 3418.254 ; gain = 1774.141 ; free physical = 1406 ; free virtual = 37670
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "v[hawindow]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[control][haltreq]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[autoexec][data]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pv[stat][hsize]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[txstate]' in module 'apbuart'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[rxstate]' in module 'apbuart'
INFO: [Synth 8-802] inferred FSM for state register 'syncrregs.r_reg[p][0][state]' in module 'apbctrlx'
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hpmcounter][1][63:0]' into 'syncrregs.r_reg[csr][hpmcounter][0][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hpmcounter][2][63:0]' into 'syncrregs.r_reg[csr][hpmcounter][0][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hpmcounter][6][63:0]' into 'syncrregs.r_reg[csr][hpmcounter][0][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hpmcounter][7][63:0]' into 'syncrregs.r_reg[csr][hpmcounter][0][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hpmcounter][8][63:0]' into 'syncrregs.r_reg[csr][hpmcounter][0][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hpmcounter][9][63:0]' into 'syncrregs.r_reg[csr][hpmcounter][0][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hpmcounter][10][63:0]' into 'syncrregs.r_reg[csr][hpmcounter][0][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hpmcounter][11][63:0]' into 'syncrregs.r_reg[csr][hpmcounter][0][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hpmcounter][12][63:0]' into 'syncrregs.r_reg[csr][hpmcounter][0][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hpmcounter][13][63:0]' into 'syncrregs.r_reg[csr][hpmcounter][0][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hpmcounter][14][63:0]' into 'syncrregs.r_reg[csr][hpmcounter][0][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hpmcounter][15][63:0]' into 'syncrregs.r_reg[csr][hpmcounter][0][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hpmcounter][16][63:0]' into 'syncrregs.r_reg[csr][hpmcounter][0][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hpmcounter][17][63:0]' into 'syncrregs.r_reg[csr][hpmcounter][0][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hpmcounter][18][63:0]' into 'syncrregs.r_reg[csr][hpmcounter][0][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hpmcounter][19][63:0]' into 'syncrregs.r_reg[csr][hpmcounter][0][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hpmcounter][20][63:0]' into 'syncrregs.r_reg[csr][hpmcounter][0][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hpmcounter][21][63:0]' into 'syncrregs.r_reg[csr][hpmcounter][0][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hpmcounter][22][63:0]' into 'syncrregs.r_reg[csr][hpmcounter][0][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hpmcounter][23][63:0]' into 'syncrregs.r_reg[csr][hpmcounter][0][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hpmcounter][24][63:0]' into 'syncrregs.r_reg[csr][hpmcounter][0][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hpmcounter][25][63:0]' into 'syncrregs.r_reg[csr][hpmcounter][0][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hpmcounter][26][63:0]' into 'syncrregs.r_reg[csr][hpmcounter][0][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hpmcounter][27][63:0]' into 'syncrregs.r_reg[csr][hpmcounter][0][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hpmcounter][28][63:0]' into 'syncrregs.r_reg[csr][hpmcounter][0][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hpmcounter][29][63:0]' into 'syncrregs.r_reg[csr][hpmcounter][0][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hpmcounter][30][63:0]' into 'syncrregs.r_reg[csr][hpmcounter][0][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hpmcounter][31][63:0]' into 'syncrregs.r_reg[csr][hpmcounter][0][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[m][dci][dsuen]' into 'syncrregs.r_reg[csr][v]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hstatus][vtsr]' into 'syncrregs.r_reg[csr][v]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hstatus][vtw]' into 'syncrregs.r_reg[csr][v]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hstatus][vtvm]' into 'syncrregs.r_reg[csr][v]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hstatus][hu]' into 'syncrregs.r_reg[csr][v]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hstatus][spvp]' into 'syncrregs.r_reg[csr][v]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hstatus][spv]' into 'syncrregs.r_reg[csr][v]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hstatus][gva]' into 'syncrregs.r_reg[csr][v]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hstatus][vsbe]' into 'syncrregs.r_reg[csr][v]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hedeleg][63:0]' into 'syncrregs.r_reg[csr][hideleg][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hvip][63:0]' into 'syncrregs.r_reg[csr][hideleg][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hgeip][63:0]' into 'syncrregs.r_reg[csr][hideleg][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hgeie][63:0]' into 'syncrregs.r_reg[csr][hideleg][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][htimedelta][63:0]' into 'syncrregs.r_reg[csr][hideleg][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][htval][63:0]' into 'syncrregs.r_reg[csr][hideleg][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][htinst][63:0]' into 'syncrregs.r_reg[csr][hideleg][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hgatp][63:0]' into 'syncrregs.r_reg[csr][hideleg][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][hstatus][vsxl][1:0]' into 'syncrregs.r_reg[csr][vsstatus][uxl][1:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][vsstatus][mxr]' into 'syncrregs.r_reg[csr][v]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][vsstatus][sum]' into 'syncrregs.r_reg[csr][v]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][vsstatus][xs][1:0]' into 'syncrregs.r_reg[csr][vsstatus][fs][1:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][v]' into 'syncrregs.r_reg[csr][vsstatus][spp]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][vsstatus][spie]' into 'syncrregs.r_reg[csr][vsstatus][spp]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][vsstatus][sie]' into 'syncrregs.r_reg[csr][vsstatus][spp]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][vsscratch][63:0]' into 'syncrregs.r_reg[csr][hideleg][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][vsepc][63:0]' into 'syncrregs.r_reg[csr][hideleg][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][vscause][63:0]' into 'syncrregs.r_reg[csr][hideleg][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][vstval][63:0]' into 'syncrregs.r_reg[csr][hideleg][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][vstimecmp][63:0]' into 'syncrregs.r_reg[csr][hideleg][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][vsatp][63:0]' into 'syncrregs.r_reg[csr][hideleg][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][stimecmp][63:0]' into 'syncrregs.r_reg[csr][hideleg][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][mstatus][mpv]' into 'syncrregs.r_reg[csr][vsstatus][spp]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][mstatus][gva]' into 'syncrregs.r_reg[csr][vsstatus][spp]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][mtval2][63:0]' into 'syncrregs.r_reg[csr][hideleg][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][mtinst][63:0]' into 'syncrregs.r_reg[csr][hideleg][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][pmpcfg0][63:0]' into 'syncrregs.r_reg[csr][hideleg][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][pmpcfg2][63:0]' into 'syncrregs.r_reg[csr][hideleg][63:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][pmp_precalc][0][valid]' into 'syncrregs.r_reg[csr][vsstatus][spp]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][pmp_precalc][0][high][55:0]' into 'syncrregs.r_reg[csr][pmp_precalc][0][low][55:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][pmp_precalc][1][valid]' into 'syncrregs.r_reg[csr][vsstatus][spp]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][pmp_precalc][1][low][55:0]' into 'syncrregs.r_reg[csr][pmp_precalc][0][low][55:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][pmp_precalc][1][high][55:0]' into 'syncrregs.r_reg[csr][pmp_precalc][0][low][55:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][pmp_precalc][2][valid]' into 'syncrregs.r_reg[csr][vsstatus][spp]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][pmp_precalc][2][low][55:0]' into 'syncrregs.r_reg[csr][pmp_precalc][0][low][55:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][pmp_precalc][2][high][55:0]' into 'syncrregs.r_reg[csr][pmp_precalc][0][low][55:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][pmp_precalc][3][valid]' into 'syncrregs.r_reg[csr][vsstatus][spp]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][pmp_precalc][3][low][55:0]' into 'syncrregs.r_reg[csr][pmp_precalc][0][low][55:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][pmp_precalc][3][high][55:0]' into 'syncrregs.r_reg[csr][pmp_precalc][0][low][55:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][pmp_precalc][4][valid]' into 'syncrregs.r_reg[csr][vsstatus][spp]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][pmp_precalc][4][low][55:0]' into 'syncrregs.r_reg[csr][pmp_precalc][0][low][55:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][pmp_precalc][4][high][55:0]' into 'syncrregs.r_reg[csr][pmp_precalc][0][low][55:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][pmp_precalc][5][valid]' into 'syncrregs.r_reg[csr][vsstatus][spp]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][pmp_precalc][5][low][55:0]' into 'syncrregs.r_reg[csr][pmp_precalc][0][low][55:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][pmp_precalc][5][high][55:0]' into 'syncrregs.r_reg[csr][pmp_precalc][0][low][55:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][pmp_precalc][6][valid]' into 'syncrregs.r_reg[csr][vsstatus][spp]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][pmp_precalc][6][low][55:0]' into 'syncrregs.r_reg[csr][pmp_precalc][0][low][55:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][pmp_precalc][6][high][55:0]' into 'syncrregs.r_reg[csr][pmp_precalc][0][low][55:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][pmp_precalc][7][valid]' into 'syncrregs.r_reg[csr][vsstatus][spp]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][pmp_precalc][7][low][55:0]' into 'syncrregs.r_reg[csr][pmp_precalc][0][low][55:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][pmp_precalc][7][high][55:0]' into 'syncrregs.r_reg[csr][pmp_precalc][0][low][55:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][pmp_precalc][8][valid]' into 'syncrregs.r_reg[csr][vsstatus][spp]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][pmp_precalc][8][low][55:0]' into 'syncrregs.r_reg[csr][pmp_precalc][0][low][55:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[csr][pmp_precalc][8][high][55:0]' into 'syncrregs.r_reg[csr][pmp_precalc][0][low][55:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:3959]
INFO: [Synth 8-5546] ROM "category" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addrflush" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[misa]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[frm]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[henvcfg][stce]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[senvcfg][stce]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[mstatus][sxl]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[mstatus][tsr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[medeleg]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[mtvec]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[mscratch]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[mepc]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[mcause]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[mtval]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[menvcfg][stce]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[menvcfg][cbze]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "upd_mcycle" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[mcycle]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "upd_minstret" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[minstret]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[tcsr][tselect]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[trace][ctrl]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[dfeaturesen][tpbuf_en]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[cctrl][dsnoop]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "category" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "category" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "category" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "category" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addrflush" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[misa]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[frm]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[henvcfg][stce]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[senvcfg][stce]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[mstatus][sxl]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[mstatus][tsr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[medeleg]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[mtvec]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[mscratch]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[mepc]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[mcause]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[mtval]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[menvcfg][stce]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[menvcfg][cbze]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "upd_mcycle" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[mcycle]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "upd_minstret" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[minstret]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[tcsr][tselect]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[trace][ctrl]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[dfeaturesen][tpbuf_en]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr[cctrl][dsnoop]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "category" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "category" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "category" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "de_btb_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cause_prio[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "op2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asi" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asi" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trig_info_vector[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'srstregs.r_reg[s]' in module 'cctrlnv'
INFO: [Synth 8-5546] ROM "v[tlbflush]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[newent][ctx]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[newent][ctx]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[dregerr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[dregerr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[flushpart]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[iudiag_mosi][addr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[iudiag_mosi][addr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[tlbflush]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[newent][ctx]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[newent][ctx]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[dregerr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[dregerr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[flushpart]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[iudiag_mosi][addr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[iudiag_mosi][addr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lru_4way_table[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lru_4way_table[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lru_4way_table[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lru_4way_table[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lru_4way_table[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lru_4way_table[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lru_4way_table[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lru_4way_table[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/mul_inferred.vhd:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/div64.vhd:137]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/div64.vhd:137]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/div64.vhd:137]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/div64.vhd:137]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/div64.vhd:137]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/div64.vhd:137]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/div64.vhd:137]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/div64.vhd:137]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/div64.vhd:137]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/div64.vhd:137]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/div64.vhd:137]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/div64.vhd:137]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/div64.vhd:137]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/div64.vhd:137]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nanofpunv.vhd:573]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nanofpunv.vhd:1755]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nanofpunv.vhd:819]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nanofpunv.vhd:819]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nanofpunv.vhd:2487]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nanofpunv.vhd:726]
INFO: [Synth 8-5546] ROM "to_idle" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[now2int]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "v[s]" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "v[rm]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "divrem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[normadjsel]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[addsel]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[res2int]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[exc2int]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[rddp]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "v[opaction]" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "v[naeven]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[muladd]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[muli1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[mulen]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[divfirst]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "fpuop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "to_idle" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[now2int]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "v[s]" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "v[rm]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "divrem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[normadjsel]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[addsel]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[res2int]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[exc2int]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5587] ROM size for "v[opaction]" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "fpuop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/dcom_uart.vhd:127]
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[rxstate]' in module 'dcom_uart'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'dcom'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/greth_tx.vhd:269]
INFO: [Synth 8-802] inferred FSM for state register 'gmiimode0.r_reg[def_state]' in module 'greth_tx'
INFO: [Synth 8-802] inferred FSM for state register 'gmiimode0.r_reg[main_state]' in module 'greth_tx'
INFO: [Synth 8-5544] ROM "v[transmitting]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[icnt]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[crc_en]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[slot_count]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[done]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'gmiimode0.r_reg[rx_state]' in module 'greth_rx'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/grethc.vhd:1569]
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[rxdstate]' in module 'grethc'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[mdio_state]' in module 'grethc'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[regaddr]' in module 'grethc'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[edclrstate]' in module 'grethc'
INFO: [Synth 8-5545] ROM "veri[writem]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "veri[writel]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "setmz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "swap" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[edclrstate]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[nak]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[rcntm]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[rcntm]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[rcntl]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[ipcrc]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[udpsrc]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "veri[writem]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "veri[writel]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "setmz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "swap" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[edclrstate]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[nak]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[rcntm]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[rcntm]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[rcntl]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[ipcrc]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[udpsrc]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "v[ctrl][txen]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[status][txahberr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[mac_addr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[txdesc]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[rxdesc]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[edclip]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[tedcl]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[emacaddr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'syncregs.r_reg[state]' in module 'ahb2axib'
INFO: [Synth 8-5544] ROM "len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                    data |                               01 |                               01
                 cparity |                               10 |                               10
                 stopbit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[txstate]' using encoding 'sequential' in module 'apbuart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                startbit |                              001 |                              001
                    data |                              010 |                              010
                 cparity |                              011 |                              011
                 stopbit |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[rxstate]' using encoding 'sequential' in module 'apbuart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                  iSTATE |                               10 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncrregs.r_reg[p][0][state]' using encoding 'sequential' in module 'apbctrlx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               as_normal |                           000000 |                           000000
             as_regflush |                           000001 |                           011001
            as_ifailkind |                           000010 |                           011010
              as_icfetch |                           000011 |                           000010
              as_getlock |                           000100 |                           010100
            as_dfailkind |                           000101 |                           011011
              as_dcfetch |                           000110 |                           000011
             as_dcfetch2 |                           000111 |                           000100
             as_dcsingle |                           001000 |                           000101
                as_rdasi |                           001001 |                           001111
              as_rdcdiag |                           001010 |                           010010
             as_rdcdiag2 |                           001011 |                           010011
            as_mmuprobe2 |                           001100 |                           010110
            as_mmuprobe3 |                           001101 |                           010111
                  as_cbo |                           001110 |                           101111
                  as_amo |                           001111 |                           101110
               as_slowwr |                           010000 |                           001010
                as_wrasi |                           010001 |                           001100
               as_wrasi2 |                           010010 |                           001101
                as_flush |                           010011 |                           000001
            as_mmuflush2 |                           010100 |                           011000
               as_wrasi3 |                           010101 |                           001110
              as_wrburst |                           010110 |                           001011
                as_store |                           010111 |                           001001
               as_parked |                           011000 |                           010101
           as_start_walk |                           011001 |                           011100
      as_mmu_pt1addr_chk |                           011010 |                           011101
              as_mmuwalk |                           011011 |                           011110
        as_mmuwalk_pterr |                           011100 |                           100100
         as_mmuwalk_lock |                           011101 |                           100001
       as_mmuwalk_pmperr |                           011110 |                           100101
               as_rdasi2 |                           011111 |                           010000
               as_rdasi3 |                           100000 |                           010001
            as_wptectag1 |                           100001 |                           000110
            as_wptectag2 |                           100010 |                           000111
            as_wptectag3 |                           100011 |                           001000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'srstregs.r_reg[s]' using encoding 'sequential' in module 'cctrlnv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                startbit |                               01 |                               01
                    data |                               10 |                               10
                 stopbit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[rxstate]' using encoding 'sequential' in module 'dcom_uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   addr1 |                              001 |                              001
                  write1 |                              010 |                              100
                  write2 |                              011 |                              101
                   read1 |                              100 |                              010
                   read2 |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'dcom'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 monitor |                              000 |                              000
                  def_on |                              001 |                              001
                    ifg1 |                              010 |                              010
                    ifg2 |                              011 |                              011
         frame_waitingst |                              100 |                              100
                  iSTATE |                              101 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gmiimode0.r_reg[def_state]' using encoding 'sequential' in module 'greth_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                preamble |                             0001 |                             0001
                     sfd |                             0010 |                             0010
                   data1 |                             0011 |                             0011
                    pad1 |                             0100 |                             0101
                    pad2 |                             0101 |                             0110
                     fcs |                             0110 |                             0111
                    fcs2 |                             0111 |                             1000
                   data2 |                             1000 |                             0100
                send_jam |                             1001 |                             1100
               send_jam2 |                             1010 |                             1101
          check_attempts |                             1011 |                             1110
                  finish |                             1100 |                             1001
            calc_backoff |                             1101 |                             1010
            wait_backoff |                             1110 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gmiimode0.r_reg[main_state]' using encoding 'sequential' in module 'greth_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                   data1 |                             0001 |                             0010
                 errorst |                             0010 |                             0100
                   data2 |                             0011 |                             0011
               check_crc |                             0100 |                             0111
           report_status |                             0101 |                             0101
             wait_report |                             0110 |                             0110
          discard_packet |                             0111 |                             1000
                  iSTATE |                             1000 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gmiimode0.r_reg[rx_state]' using encoding 'sequential' in module 'greth_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               read_desc |                              001 |                              001
              check_desc |                              010 |                              010
                read_req |                              011 |                              011
            write_status |                              100 |                              110
           write_status2 |                              101 |                              111
               read_fifo |                              110 |                              100
                 discard |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[rxdstate]' using encoding 'sequential' in module 'grethc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                    wrda |                             0001 |                             0001
                   wrdsa |                             0010 |                             0010
                    wrsa |                             0011 |                             0011
                  wrtype |                             0100 |                             0100
                      ip |                             0101 |                             0101
                  ipdata |                             0110 |                             0110
                   ipcrc |                             0111 |                             1010
                     udp |                             1000 |                             1100
                iplength |                             1001 |                             1001
                oplength |                             1010 |                             0111
                     arp |                             1011 |                             1000
                   arpop |                             1100 |                             1011
                   spill |                             1101 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[edclrstate]' using encoding 'sequential' in module 'grethc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              000 |                            00000
                  iSTATE |                              001 |                            00001
                 iSTATE3 |                              010 |                            01001
                 iSTATE2 |                              011 |                            00100
                 iSTATE0 |                              100 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[regaddr]' using encoding 'sequential' in module 'grethc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                preamble |                             0001 |                             0001
                 startst |                             0010 |                             0010
                      op |                             0011 |                             0011
                     op2 |                             0100 |                             0100
                  phyadr |                             0101 |                             0101
                  regadr |                             0110 |                             0110
                      ta |                             0111 |                             0111
                     ta2 |                             1000 |                             1000
                     ta3 |                             1001 |                             1001
                    data |                             1010 |                             1010
                 dataend |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[mdio_state]' using encoding 'sequential' in module 'grethc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
               resp_wait |                               01 |                               01
                    read |                               10 |                               10
                   write |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncregs.r_reg[state]' using encoding 'sequential' in module 'ahb2axib'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:35 ; elapsed = 00:03:41 . Memory (MB): peak = 4234.238 ; gain = 2590.125 ; free physical = 1948 ; free virtual = 35257
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'eth0.eth_block.rgmii0/syncreg_status[10].syncreg3' (syncreg) to 'eth0.eth_block.rgmii0/syncreg_status[11].syncreg3'
INFO: [Synth 8-223] decloning instance 'eth0.eth_block.rgmii0/syncreg_status[10].syncreg3' (syncreg) to 'eth0.eth_block.rgmii0/syncreg_status[12].syncreg3'
INFO: [Synth 8-223] decloning instance 'eth0.eth_block.rgmii0/syncreg_status[10].syncreg3' (syncreg) to 'eth0.eth_block.rgmii0/syncreg_status[14].syncreg3'
INFO: [Synth 8-223] decloning instance 'eth0.eth_block.rgmii0/syncreg_status[10].syncreg3' (syncreg) to 'eth0.eth_block.rgmii0/syncreg_status[15].syncreg3'

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |iunv__GB0       |           1|     21342|
|2     |iunv__GB1       |           1|     20271|
|3     |iunv__GB2       |           1|      8437|
|4     |iunv__GB3       |           1|     12259|
|5     |iunv__GB4       |           1|     15945|
|6     |iunv__GB5       |           1|     24549|
|7     |iunv__GB6       |           1|     23213|
|8     |iunv__GB7       |           1|     38886|
|9     |fsm__3__GB0     |           1|     58818|
|10    |fsm__3__GB1     |           1|     15084|
|11    |fsm__3__GB2     |           1|     17996|
|12    |fsm__3__GB3     |           1|     54742|
|13    |cctrlnv__GCB0   |           1|     31632|
|14    |cctrlnv__GCB1   |           1|      8221|
|15    |cctrlnv__GCB2   |           1|     10284|
|16    |cctrlnv__GCB3   |           1|     15813|
|17    |cctrlnv__GCB4   |           1|     46270|
|18    |nanofpunv       |           1|     37774|
|19    |cpucorenv__GCB1 |           1|      2264|
|20    |cpucorenv__GCB2 |           1|     19694|
|21    |cpucorenv__GCB3 |           1|     36648|
|22    |cpucorenv__GCB4 |           1|      8897|
|23    |grplic_ahb      |           1|     59968|
|24    |noelvsys__GCB1  |           1|      5737|
|25    |noelvsys__GCB2  |           1|     36444|
|26    |noelvcore__GC0  |           1|     22729|
|27    |noelvmp__GC0    |           1|     12265|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     66 Bit       Adders := 5     
	   2 Input     64 Bit       Adders := 15    
	   3 Input     64 Bit       Adders := 4     
	   3 Input     53 Bit       Adders := 1     
	   2 Input     53 Bit       Adders := 1     
	   2 Input     52 Bit       Adders := 2     
	   2 Input     41 Bit       Adders := 5     
	   2 Input     33 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 2     
	   3 Input     29 Bit       Adders := 5     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 22    
	   3 Input     13 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 10    
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 7     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 35    
	   2 Input      6 Bit       Adders := 21    
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 37    
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 78    
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 153   
	   2 Input      2 Bit       Adders := 277   
	   2 Input      1 Bit       Adders := 64    
+---XORs : 
	   2 Input     64 Bit         XORs := 15    
	   2 Input     30 Bit         XORs := 2     
	   2 Input     20 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 155   
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	              512 Bit    Registers := 1     
	              256 Bit    Registers := 2     
	              130 Bit    Registers := 1     
	              128 Bit    Registers := 7     
	               64 Bit    Registers := 183   
	               56 Bit    Registers := 3     
	               52 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               41 Bit    Registers := 55    
	               39 Bit    Registers := 2     
	               35 Bit    Registers := 4     
	               34 Bit    Registers := 17    
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 121   
	               30 Bit    Registers := 6     
	               28 Bit    Registers := 2     
	               27 Bit    Registers := 18    
	               24 Bit    Registers := 257   
	               22 Bit    Registers := 5     
	               21 Bit    Registers := 16    
	               20 Bit    Registers := 34    
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 41    
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 17    
	               10 Bit    Registers := 11    
	                8 Bit    Registers := 49    
	                7 Bit    Registers := 28    
	                6 Bit    Registers := 35    
	                5 Bit    Registers := 145   
	                4 Bit    Registers := 53    
	                3 Bit    Registers := 150   
	                2 Bit    Registers := 183   
	                1 Bit    Registers := 1119  
+---Multipliers : 
	                66x66  Multipliers := 1     
+---RAMs : 
	              16K Bit         RAMs := 16    
	               8K Bit         RAMs := 2     
	               4K Bit         RAMs := 3     
	               2K Bit         RAMs := 28    
	             1024 Bit         RAMs := 1     
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 23    
	  36 Input    256 Bit        Muxes := 2     
	   2 Input    224 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 31    
	   3 Input    128 Bit        Muxes := 8     
	   5 Input    128 Bit        Muxes := 1     
	  24 Input    128 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 2     
	   2 Input     96 Bit        Muxes := 4     
	   2 Input     80 Bit        Muxes := 4     
	   2 Input     72 Bit        Muxes := 4     
	   2 Input     68 Bit        Muxes := 4     
	   2 Input     66 Bit        Muxes := 6     
	   4 Input     65 Bit        Muxes := 4     
	   2 Input     65 Bit        Muxes := 12    
	   2 Input     64 Bit        Muxes := 710   
	   4 Input     64 Bit        Muxes := 44    
	   5 Input     64 Bit        Muxes := 4     
	  64 Input     64 Bit        Muxes := 1     
	   8 Input     64 Bit        Muxes := 6     
	   3 Input     64 Bit        Muxes := 22    
	  10 Input     64 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 3     
	  85 Input     64 Bit        Muxes := 4     
	  36 Input     64 Bit        Muxes := 9     
	  72 Input     64 Bit        Muxes := 1     
	  13 Input     64 Bit        Muxes := 1     
	  57 Input     64 Bit        Muxes := 1     
	  20 Input     64 Bit        Muxes := 1     
	  71 Input     64 Bit        Muxes := 2     
	   2 Input     63 Bit        Muxes := 3     
	   4 Input     60 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 14    
	   5 Input     59 Bit        Muxes := 2     
	   2 Input     56 Bit        Muxes := 44    
	  71 Input     56 Bit        Muxes := 2     
	   3 Input     56 Bit        Muxes := 4     
	  10 Input     56 Bit        Muxes := 1     
	   7 Input     56 Bit        Muxes := 1     
	  16 Input     56 Bit        Muxes := 1     
	  13 Input     56 Bit        Muxes := 1     
	  57 Input     56 Bit        Muxes := 1     
	  15 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 2     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 6     
	   4 Input     52 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 4     
	  14 Input     48 Bit        Muxes := 2     
	   3 Input     41 Bit        Muxes := 4     
	   2 Input     41 Bit        Muxes := 108   
	   4 Input     41 Bit        Muxes := 1     
	   5 Input     41 Bit        Muxes := 1     
	  36 Input     41 Bit        Muxes := 4     
	   2 Input     39 Bit        Muxes := 2     
	   3 Input     39 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 12    
	   3 Input     35 Bit        Muxes := 2     
	  13 Input     35 Bit        Muxes := 1     
	  36 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 6     
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 430   
	   4 Input     32 Bit        Muxes := 30    
	  86 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 10    
	  36 Input     32 Bit        Muxes := 24    
	   5 Input     32 Bit        Muxes := 2     
	  57 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 3     
	  15 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	  16 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 3     
	   7 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 4     
	  85 Input     29 Bit        Muxes := 1     
	   3 Input     29 Bit        Muxes := 1     
	  57 Input     29 Bit        Muxes := 2     
	   4 Input     29 Bit        Muxes := 2     
	  57 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   4 Input     28 Bit        Muxes := 1     
	  36 Input     27 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 7     
	   2 Input     26 Bit        Muxes := 1     
	  36 Input     24 Bit        Muxes := 512   
	   2 Input     24 Bit        Muxes := 1794  
	  16 Input     24 Bit        Muxes := 512   
	   4 Input     24 Bit        Muxes := 256   
	   2 Input     23 Bit        Muxes := 1     
	  36 Input     22 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 21    
	   4 Input     21 Bit        Muxes := 2     
	  36 Input     20 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 14    
	  25 Input     20 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 14    
	   4 Input     18 Bit        Muxes := 2     
	  10 Input     18 Bit        Muxes := 2     
	  14 Input     18 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 9     
	   2 Input     16 Bit        Muxes := 84    
	   5 Input     16 Bit        Muxes := 4     
	  36 Input     16 Bit        Muxes := 5     
	  57 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 2     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 37    
	   4 Input     13 Bit        Muxes := 1     
	   7 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 5     
	  14 Input     13 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 1     
	   6 Input     13 Bit        Muxes := 1     
	  71 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 7     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 21    
	  12 Input     11 Bit        Muxes := 2     
	  15 Input     11 Bit        Muxes := 1     
	   9 Input     11 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   8 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 22    
	   4 Input     10 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 20    
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 184   
	   3 Input      8 Bit        Muxes := 4     
	  36 Input      8 Bit        Muxes := 15    
	  13 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 9     
	   7 Input      8 Bit        Muxes := 3     
	  12 Input      8 Bit        Muxes := 3     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 72    
	  36 Input      7 Bit        Muxes := 3     
	  16 Input      7 Bit        Muxes := 2     
	  55 Input      7 Bit        Muxes := 1     
	  13 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 7     
	  15 Input      7 Bit        Muxes := 2     
	  14 Input      7 Bit        Muxes := 2     
	  10 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	  93 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 278   
	   3 Input      6 Bit        Muxes := 19    
	   9 Input      6 Bit        Muxes := 1     
	  18 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 7     
	  28 Input      6 Bit        Muxes := 1     
	  36 Input      6 Bit        Muxes := 4     
	 159 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 2     
	  16 Input      6 Bit        Muxes := 4     
	   6 Input      6 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 293   
	   6 Input      5 Bit        Muxes := 4     
	  86 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 4     
	  36 Input      5 Bit        Muxes := 1     
	  32 Input      5 Bit        Muxes := 6     
	  35 Input      5 Bit        Muxes := 2     
	  14 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 2     
	  71 Input      5 Bit        Muxes := 2     
	  57 Input      5 Bit        Muxes := 2     
	  15 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 280   
	   6 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 9     
	  36 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 7     
	  13 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	  71 Input      4 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 4     
	  15 Input      4 Bit        Muxes := 2     
	  29 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 3     
	  12 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 22    
	   2 Input      3 Bit        Muxes := 321   
	  85 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 14    
	   3 Input      3 Bit        Muxes := 32    
	   7 Input      3 Bit        Muxes := 14    
	   6 Input      3 Bit        Muxes := 9     
	  36 Input      3 Bit        Muxes := 11    
	  13 Input      3 Bit        Muxes := 5     
	  16 Input      3 Bit        Muxes := 11    
	  57 Input      3 Bit        Muxes := 3     
	  71 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 3     
	  19 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 3     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 632   
	  32 Input      2 Bit        Muxes := 16    
	   3 Input      2 Bit        Muxes := 49    
	  85 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 44    
	   5 Input      2 Bit        Muxes := 14    
	   7 Input      2 Bit        Muxes := 7     
	   6 Input      2 Bit        Muxes := 16    
	  10 Input      2 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 17    
	  78 Input      2 Bit        Muxes := 1     
	  36 Input      2 Bit        Muxes := 17    
	  16 Input      2 Bit        Muxes := 2     
	  57 Input      2 Bit        Muxes := 8     
	  13 Input      2 Bit        Muxes := 1     
	  71 Input      2 Bit        Muxes := 5     
	  15 Input      2 Bit        Muxes := 4     
	  24 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11654 
	  85 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 212   
	   5 Input      1 Bit        Muxes := 61    
	   7 Input      1 Bit        Muxes := 36    
	   3 Input      1 Bit        Muxes := 79    
	  93 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 46    
	   8 Input      1 Bit        Muxes := 64    
	   9 Input      1 Bit        Muxes := 26    
	  16 Input      1 Bit        Muxes := 57    
	   6 Input      1 Bit        Muxes := 62    
	  12 Input      1 Bit        Muxes := 25    
	  36 Input      1 Bit        Muxes := 157   
	  13 Input      1 Bit        Muxes := 38    
	  57 Input      1 Bit        Muxes := 27    
	  71 Input      1 Bit        Muxes := 17    
	  15 Input      1 Bit        Muxes := 22    
	  32 Input      1 Bit        Muxes := 4     
	  35 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 3     
	  25 Input      1 Bit        Muxes := 5     
	  14 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module noelvmp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_gateway__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_gateway 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module plic_encoder__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1891  
Module plic_encoder__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1891  
Module plic_encoder__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1891  
Module plic_encoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1891  
Module grplic_ahb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 14    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 37    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 119   
	   4 Input     32 Bit        Muxes := 6     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 46    
Module iunv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     66 Bit       Adders := 4     
	   2 Input     64 Bit       Adders := 7     
	   2 Input     41 Bit       Adders := 5     
	   2 Input     33 Bit       Adders := 3     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 16    
	   2 Input      5 Bit       Adders := 33    
	   2 Input      4 Bit       Adders := 66    
	   2 Input      3 Bit       Adders := 131   
	   2 Input      2 Bit       Adders := 261   
+---XORs : 
	   2 Input     64 Bit         XORs := 12    
	   2 Input      1 Bit         XORs := 41    
+---Registers : 
	              256 Bit    Registers := 1     
	               64 Bit    Registers := 80    
	               56 Bit    Registers := 1     
	               41 Bit    Registers := 26    
	               32 Bit    Registers := 16    
	               16 Bit    Registers := 13    
	               11 Bit    Registers := 10    
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 23    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 20    
	                2 Bit    Registers := 80    
	                1 Bit    Registers := 228   
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 12    
	   3 Input    128 Bit        Muxes := 8     
	   2 Input     96 Bit        Muxes := 4     
	   2 Input     80 Bit        Muxes := 4     
	   2 Input     72 Bit        Muxes := 4     
	   2 Input     68 Bit        Muxes := 4     
	   2 Input     66 Bit        Muxes := 4     
	   4 Input     65 Bit        Muxes := 4     
	   2 Input     65 Bit        Muxes := 12    
	   2 Input     64 Bit        Muxes := 448   
	   4 Input     64 Bit        Muxes := 33    
	   5 Input     64 Bit        Muxes := 3     
	  64 Input     64 Bit        Muxes := 1     
	   8 Input     64 Bit        Muxes := 6     
	   3 Input     64 Bit        Muxes := 19    
	  10 Input     64 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 2     
	  85 Input     64 Bit        Muxes := 4     
	   4 Input     60 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 14    
	   5 Input     59 Bit        Muxes := 2     
	   2 Input     56 Bit        Muxes := 4     
	   2 Input     48 Bit        Muxes := 4     
	   3 Input     41 Bit        Muxes := 4     
	   2 Input     41 Bit        Muxes := 84    
	   4 Input     41 Bit        Muxes := 1     
	   5 Input     41 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 79    
	  86 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 9     
	   2 Input     29 Bit        Muxes := 2     
	  85 Input     29 Bit        Muxes := 1     
	   3 Input     29 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 25    
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 19    
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 13    
	  12 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 19    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	  93 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 53    
	   3 Input      6 Bit        Muxes := 12    
	   9 Input      6 Bit        Muxes := 1     
	  18 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 176   
	   4 Input      5 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	  86 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 59    
	   6 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 180   
	  85 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 25    
	   4 Input      3 Bit        Muxes := 16    
	   7 Input      3 Bit        Muxes := 9     
	   6 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 425   
	  32 Input      2 Bit        Muxes := 16    
	   3 Input      2 Bit        Muxes := 32    
	  85 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 36    
	   5 Input      2 Bit        Muxes := 10    
	   7 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 13    
	  10 Input      2 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 13    
	  78 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 897   
	  85 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 71    
	   5 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 44    
	  93 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 6     
	   9 Input      1 Bit        Muxes := 10    
	  16 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 6     
	  12 Input      1 Bit        Muxes := 1     
Module cctrlnv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 7     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	              256 Bit    Registers := 1     
	               64 Bit    Registers := 15    
	               41 Bit    Registers := 5     
	               39 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 24    
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 18    
	               24 Bit    Registers := 256   
	               22 Bit    Registers := 3     
	               20 Bit    Registers := 21    
	                8 Bit    Registers := 13    
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 18    
	                4 Bit    Registers := 22    
	                3 Bit    Registers := 43    
	                2 Bit    Registers := 36    
	                1 Bit    Registers := 218   
+---Muxes : 
	  36 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 20    
	   2 Input    128 Bit        Muxes := 1     
	  36 Input     64 Bit        Muxes := 9     
	   2 Input     64 Bit        Muxes := 34    
	   5 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 1     
	  36 Input     41 Bit        Muxes := 4     
	   2 Input     41 Bit        Muxes := 17    
	  36 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 6     
	   3 Input     33 Bit        Muxes := 1     
	  36 Input     32 Bit        Muxes := 24    
	   2 Input     32 Bit        Muxes := 117   
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	  36 Input     27 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 7     
	  36 Input     24 Bit        Muxes := 512   
	   2 Input     24 Bit        Muxes := 1794  
	  16 Input     24 Bit        Muxes := 512   
	   4 Input     24 Bit        Muxes := 256   
	  36 Input     22 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 5     
	   4 Input     21 Bit        Muxes := 2     
	  36 Input     20 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 11    
	  36 Input     16 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 20    
	  36 Input      8 Bit        Muxes := 15    
	   2 Input      8 Bit        Muxes := 107   
	  13 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	  36 Input      7 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 16    
	  16 Input      7 Bit        Muxes := 1     
	  36 Input      6 Bit        Muxes := 4     
	 159 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 142   
	   5 Input      6 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 2     
	   8 Input      6 Bit        Muxes := 2     
	  16 Input      6 Bit        Muxes := 4     
	  36 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	  32 Input      5 Bit        Muxes := 6     
	  35 Input      5 Bit        Muxes := 2     
	  36 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 65    
	  13 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	  36 Input      3 Bit        Muxes := 11    
	  13 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 39    
	  16 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 3     
	  36 Input      2 Bit        Muxes := 17    
	   2 Input      2 Bit        Muxes := 90    
	   3 Input      2 Bit        Muxes := 11    
	   4 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 2     
	  36 Input      1 Bit        Muxes := 157   
	   2 Input      1 Bit        Muxes := 1049  
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 25    
	  13 Input      1 Bit        Muxes := 17    
	   8 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module nanofpunv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   3 Input     53 Bit       Adders := 1     
	   2 Input     53 Bit       Adders := 1     
	   2 Input     52 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 5     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 14    
	   3 Input     13 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               64 Bit    Registers := 5     
	               56 Bit    Registers := 2     
	               52 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 33    
+---Muxes : 
	  72 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 47    
	  13 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	  57 Input     64 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 1     
	  20 Input     64 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	  71 Input     64 Bit        Muxes := 2     
	   2 Input     63 Bit        Muxes := 3     
	  71 Input     56 Bit        Muxes := 2     
	   3 Input     56 Bit        Muxes := 4     
	   2 Input     56 Bit        Muxes := 40    
	  10 Input     56 Bit        Muxes := 1     
	   7 Input     56 Bit        Muxes := 1     
	  16 Input     56 Bit        Muxes := 1     
	  13 Input     56 Bit        Muxes := 1     
	  57 Input     56 Bit        Muxes := 1     
	  15 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 2     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 6     
	   4 Input     52 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 2     
	   3 Input     39 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 8     
	   3 Input     35 Bit        Muxes := 2     
	  13 Input     35 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	  57 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	  57 Input     29 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 2     
	   4 Input     29 Bit        Muxes := 2     
	  57 Input     28 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	  57 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 18    
	   7 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 5     
	  14 Input     13 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 1     
	   6 Input     13 Bit        Muxes := 1     
	  71 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 24    
	  55 Input      7 Bit        Muxes := 1     
	  13 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 4     
	  15 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 8     
	   6 Input      6 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 21    
	  71 Input      5 Bit        Muxes := 2     
	  57 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	  71 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	  57 Input      3 Bit        Muxes := 3     
	  71 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 41    
	  57 Input      2 Bit        Muxes := 8     
	   8 Input      2 Bit        Muxes := 2     
	  13 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	  71 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 107   
	  57 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 7     
	  13 Input      1 Bit        Muxes := 6     
	  71 Input      1 Bit        Muxes := 17    
	  15 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module kintex7_syncram__1 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module kintex7_syncram__2 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module kintex7_syncram__3 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module kintex7_syncram 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module memrwcol__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module kintex7_syncram_2p__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module kintex7_syncram__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module memrwcol__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module kintex7_syncram_2p__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module kintex7_syncram__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module memrwcol__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module kintex7_syncram_2p__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module kintex7_syncram__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module memrwcol__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module kintex7_syncram_2p__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module kintex7_syncram__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module itracenv 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module memrwcol__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
Module generic_syncram_2p__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module memrwcol__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
Module generic_syncram_2p__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module memrwcol__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
Module generic_syncram_2p__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module memrwcol__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
Module generic_syncram_2p__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module memrwcol__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
Module generic_syncram_2p__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module memrwcol__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
Module generic_syncram_2p__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module memrwcol__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
Module generic_syncram_2p__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module memrwcol__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
Module generic_syncram_2p 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module regfile64sramnv__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 136   
Module memrwcol__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
Module generic_syncram_2p__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module memrwcol__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
Module generic_syncram_2p__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module memrwcol__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
Module generic_syncram_2p__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module memrwcol__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
Module generic_syncram_2p__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module memrwcol__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
Module generic_syncram_2p__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module memrwcol__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
Module generic_syncram_2p__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module memrwcol__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
Module generic_syncram_2p__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module memrwcol__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
Module generic_syncram_2p__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module regfile64sramnv 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 24    
	   2 Input      1 Bit        Muxes := 136   
	  32 Input      1 Bit        Muxes := 4     
Module memrwcol 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
Module kintex7_syncram_2p 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module bhtnv 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 65    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 19    
	   2 Input      5 Bit        Muxes := 68    
	   2 Input      4 Bit        Muxes := 64    
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 66    
Module btbdmnv 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 16    
	               34 Bit    Registers := 16    
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 1     
Module rasnv 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 8     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 7     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module gen_mult_pipe 
Detailed RTL Component Info : 
+---Registers : 
	              130 Bit    Registers := 1     
+---Multipliers : 
	                66x66  Multipliers := 1     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module mul64 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module div64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     66 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 4     
	   3 Input     64 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 17    
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 65    
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 10    
Module cpucorenv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module apbuart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 3     
	   6 Input     12 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 40    
	   5 Input      8 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 3     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   6 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 116   
	   6 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 29    
Module gptimer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   4 Input     32 Bit        Muxes := 7     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 58    
	   4 Input      1 Bit        Muxes := 28    
Module clint_ahb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 25    
	   4 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module apbctrlx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 5     
Module kintex7_syncram__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module ahbtrace_mmb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
+---XORs : 
	   2 Input     30 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    224 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 7     
	   8 Input      7 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 55    
	   8 Input      1 Bit        Muxes := 14    
	  35 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module progbuf 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 9     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
Module rvdmx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 18    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   7 Input      8 Bit        Muxes := 3     
	  12 Input      8 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 17    
	   7 Input      3 Bit        Muxes := 4     
	  12 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 105   
	  18 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 13    
	  12 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 2     
Module ahbctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 15    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 19    
	   5 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 35    
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 559   
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module noelvsys 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rstgen__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module grversion 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module ahbmst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module dcom_uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 12    
	   4 Input     18 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 55    
	   4 Input      1 Bit        Muxes := 22    
Module dcom 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
Module ahbmst__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module kintex7_tap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module grdff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module jtagcom2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               35 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     35 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 28    
Module ahbstat 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module grgpio 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     20 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
+---Registers : 
	               20 Bit    Registers := 8     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	  25 Input     20 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 1     
	  25 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 32    
Module eth_ahb_mst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module eth_rstgen 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module greth_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 36    
	   3 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	  15 Input     11 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	  15 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	  15 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	  29 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  15 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 21    
	   6 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 20    
Module eth_rstgen__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module greth_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 35    
	   3 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   4 Input     28 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   9 Input     11 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 16    
Module eth_edcl_ahb_mst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module grethc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 18    
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 6     
	               30 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 7     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 79    
+---Muxes : 
	  14 Input     48 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 6     
	  10 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	  16 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     30 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	  10 Input     18 Bit        Muxes := 2     
	  14 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 19    
	   6 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	  12 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   8 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 12    
	   8 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	  14 Input      7 Bit        Muxes := 2     
	  10 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   8 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 2     
	  12 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 27    
	   8 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 22    
	   8 Input      3 Bit        Muxes := 2     
	  19 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 3     
	  14 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 15    
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 174   
	  13 Input      1 Bit        Muxes := 15    
	   7 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 38    
	   5 Input      1 Bit        Muxes := 17    
	   6 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 37    
	  14 Input      1 Bit        Muxes := 19    
	  16 Input      1 Bit        Muxes := 13    
	  12 Input      1 Bit        Muxes := 15    
Module memrwcol__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module kintex7_syncram_2p__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module memrwcol__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module generic_syncram_2p__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module memrwcol__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module kintex7_syncram_2p__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module memrwcol__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module kintex7_syncram_2p__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module rstgen 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module memrwcol__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
Module generic_syncram_2p__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module ahb2axib 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 4     
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 29    
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 5     
	  24 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 126   
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 59    
Module grdff__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rstgen__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module grdff__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rgmii 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 7     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
	   4 Input      1 Bit        Muxes := 10    
	  16 Input      1 Bit        Muxes := 13    
Module ahbrom128 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	  24 Input    128 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/mul_inferred.vhd:108]
DSP Report: Generating DSP mgen.mul0/m0/pipe2.arch0.dwm/, operation Mode is: A*B.
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/.
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/.
DSP Report: Generating DSP mgen.mul0/m0/pipe2.arch0.dwm/, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/.
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/.
DSP Report: Generating DSP mgen.mul0/m0/pipe2.arch0.dwm/, operation Mode is: PCIN+A*B.
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/.
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/.
DSP Report: Generating DSP mgen.mul0/m0/pipe2.arch0.dwm/w2.p_i_reg[1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mgen.mul0/m0/pipe2.arch0.dwm/w2.p_i_reg[1] is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: Generating DSP mgen.mul0/m0/pipe2.arch0.dwm/, operation Mode is: A*B.
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/.
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/.
DSP Report: Generating DSP mgen.mul0/m0/pipe2.arch0.dwm/, operation Mode is: PCIN+A*B.
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/.
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/.
DSP Report: Generating DSP mgen.mul0/m0/pipe2.arch0.dwm/, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/.
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/.
DSP Report: Generating DSP mgen.mul0/m0/pipe2.arch0.dwm/w2.p_i_reg[1], operation Mode is: (PCIN+A*B)'.
DSP Report: register mgen.mul0/m0/pipe2.arch0.dwm/w2.p_i_reg[1] is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: Generating DSP mgen.mul0/m0/pipe2.arch0.dwm/, operation Mode is: A*B.
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/.
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/.
DSP Report: Generating DSP mgen.mul0/m0/pipe2.arch0.dwm/, operation Mode is: PCIN+A*B.
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/.
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/.
DSP Report: Generating DSP mgen.mul0/m0/pipe2.arch0.dwm/, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/.
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/.
DSP Report: Generating DSP mgen.mul0/m0/pipe2.arch0.dwm/w2.p_i_reg[1], operation Mode is: (PCIN+A*B)'.
DSP Report: register mgen.mul0/m0/pipe2.arch0.dwm/w2.p_i_reg[1] is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: Generating DSP mgen.mul0/m0/pipe2.arch0.dwm/, operation Mode is: A*B.
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/.
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/.
DSP Report: Generating DSP mgen.mul0/m0/pipe2.arch0.dwm/, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/.
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/.
DSP Report: Generating DSP mgen.mul0/m0/pipe2.arch0.dwm/, operation Mode is: PCIN+A*B.
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/.
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/.
DSP Report: Generating DSP mgen.mul0/m0/pipe2.arch0.dwm/w2.p_i_reg[1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mgen.mul0/m0/pipe2.arch0.dwm/w2.p_i_reg[1] is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/m0/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/m0/pipe2.arch0.dwm/w2.p_i_reg[1].
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[regflmask][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[regflmask][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[regflmask][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[regflmask][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[regflmask][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[regflmask][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[regflmask][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[regflmask][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[regflmask][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[regflmask][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[regflmask][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[regflmask][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[regflmask][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[regflmask][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[regflmask][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[regflmask][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[regflmask][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[regflmask][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[regflmask][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[regflmask][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[addrhyper][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[fpc_mosi][accen] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[i2tcmhit] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[regflmask][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[regflmask][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[regflmask][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[regflmask][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[regflmask][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[regflmask][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu0i_14/\srstregs.r_reg[regflmask][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\cmem1/dtagconf0.dtagloop[3].dtagcmem/rwcol0/r1_reg[wren] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\cmem1/dtagconf0.dtagloop[2].dtagcmem/rwcol0/r1_reg[wren] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\cmem1/dtagconf0.dtagloop[1].dtagcmem/rwcol0/r1_reg[wren] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\cmem1/dtagconf0.dtagloop[0].dtagcmem/rwcol0/r1_reg[wren] )
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][0]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][15]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][1]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][15]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][2]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][15]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][3]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][15]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][4]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][15]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][5]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][15]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][6]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][15]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][7]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][15]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][8]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][15]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][9]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][15]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][10]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][15]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][11]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][15]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][12]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][15]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][13]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][15]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][14]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][write][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\itrace/syncrregs.r_reg[itraceo][idata][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\itrace/syncrregs.r_reg[itraceo][idata][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\itrace/syncrregs.r_reg[itraceo][idata][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\itrace/syncrregs.r_reg[itraceo][idata][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\itrace/syncrregs.r_reg[itraceo][idata][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\itrace/syncrregs.r_reg[itraceo][idata][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\itrace/syncrregs.r_reg[itraceo][idata][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\itrace/syncrregs.r_reg[itraceo][idata][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\itrace/syncrregs.r_reg[itraceo][idata][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\itrace/syncrregs.r_reg[itraceo][idata][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\itrace/syncrregs.r_reg[itraceo][idata][31] )
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][64]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][381]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][119]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][381]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][120]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][381]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][121]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][381]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][122]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][381]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][123]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][381]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][124]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][381]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][125]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][381]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\itrace/syncrregs.r_reg[itraceo][idata][160] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\itrace/syncrregs.r_reg[itraceo][idata][161] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\itrace/syncrregs.r_reg[itraceo][idata][162] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\itrace/syncrregs.r_reg[itraceo][idata][163] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\itrace/syncrregs.r_reg[itraceo][idata][164] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\itrace/syncrregs.r_reg[itraceo][idata][165] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\itrace/syncrregs.r_reg[itraceo][idata][166] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\itrace/syncrregs.r_reg[itraceo][idata][167] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\itrace/syncrregs.r_reg[itraceo][idata][168] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\itrace/syncrregs.r_reg[itraceo][idata][169] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\itrace/syncrregs.r_reg[itraceo][idata][170] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\itrace/syncrregs.r_reg[itraceo][idata][171] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\itrace/syncrregs.r_reg[itraceo][idata][172] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\itrace/syncrregs.r_reg[itraceo][idata][173] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u0i_18/\itrace/syncrregs.r_reg[itraceo][idata][174] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][320]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][381]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][375]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][381]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][376]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][381]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][377]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][381]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][378]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][381]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][379]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][381]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][380]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][381]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][61]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][59]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][63]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][59]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][57]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][55]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][59]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][55]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][53]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][51]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][55]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][51]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][49]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][47]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][51]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][47]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][45]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][43]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][47]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][43]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][41]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][39]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][43]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][39]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][37]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][35]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][39]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][35]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][33]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][31]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][35]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][31]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][29]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][27]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][31]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][27]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][25]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][23]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][27]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][23]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][21]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][19]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][23]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][19]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][17]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][15]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][19]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][15]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][13]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][11]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][15]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][11]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][9]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][7]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][11]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][7]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][5]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][3]'
INFO: [Synth 8-3886] merging instance 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][7]' (FDRE) to 'u0i_21/mgen.div0/syncrregs.r_reg[quotient_msk][3]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][0][pc][40]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][0][pc][41]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][0][pc][41]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][0][pc][42]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][0][pc][42]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][0][pc][43]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][0][pc][43]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][0][pc][44]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][0][pc][44]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][0][pc][45]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][0][pc][45]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][0][pc][46]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][0][pc][46]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][0][pc][47]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][0][pc][47]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][0][pc][48]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][0][pc][48]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][0][pc][49]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][0][pc][49]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][0][pc][50]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][0][pc][50]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][0][pc][51]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][0][pc][51]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][0][pc][52]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][0][pc][52]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][0][pc][53]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][0][pc][53]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][0][pc][54]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][1][pc][40]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][1][pc][41]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][1][pc][41]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][1][pc][42]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][1][pc][42]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][1][pc][43]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][1][pc][43]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][1][pc][44]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][1][pc][44]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][1][pc][45]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][1][pc][45]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][1][pc][46]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][1][pc][46]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][1][pc][47]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][1][pc][47]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][1][pc][48]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][1][pc][48]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][1][pc][49]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][1][pc][49]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][1][pc][50]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][1][pc][50]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][1][pc][51]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][1][pc][51]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][1][pc][52]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][1][pc][52]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][1][pc][53]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][1][pc][53]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itracei][info][lanes][1][pc][54]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][104]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][118]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][105]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][118]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][106]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][118]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][107]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][118]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][108]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][118]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][109]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][118]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][110]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][118]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][111]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][118]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][112]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][118]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][113]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][118]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][114]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][118]'
INFO: [Synth 8-3886] merging instance 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][115]' (FDR) to 'u0i_18/itrace/syncrregs.r_reg[itraceo][idata][118]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "op2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'syncrregs.r_reg[cevt]' and it is trimmed from '6' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5587] ROM size for "fpuop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "v[s]" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP srstregs.r_reg[mulo], operation Mode is: (A*B2)'.
DSP Report: register srstregs.r_reg[muli2] is absorbed into DSP srstregs.r_reg[mulo].
DSP Report: register srstregs.r_reg[mulo] is absorbed into DSP srstregs.r_reg[mulo].
DSP Report: operator srstregs.r_reg[mulo]0 is absorbed into DSP srstregs.r_reg[mulo].
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A*B2)'.
DSP Report: register srstregs.r_reg[muli2] is absorbed into DSP p_0_out.
DSP Report: register srstregs.r_reg[mulo] is absorbed into DSP p_0_out.
DSP Report: operator srstregs.r_reg[mulo]0 is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
WARNING: [Synth 8-3917] design nanofpunv has port ren[2] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port ren[3] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port events[63] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port events[62] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port events[61] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port events[60] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port events[59] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port events[58] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port events[57] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port events[56] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port events[55] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port events[54] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port events[53] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port events[52] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port events[51] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port events[50] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port events[49] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port events[48] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port events[47] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port events[46] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port events[45] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port events[44] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port events[43] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port events[42] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port events[41] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port events[40] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port events[39] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port events[38] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port events[37] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port events[36] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port events[35] driven by constant 0
WARNING: [Synth 8-3917] design nanofpunv has port state_d[7] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
warning: Removed RAM x1/inf.x0/rfd_reg due to inactive write enable
warning: Removed RAM x5/inf.x0/rfd_reg due to inactive write enable
warning: Removed RAM p2d.x3/inf.x0/rfd_reg due to inactive write enable
warning: Removed RAM p4d.x7/inf.x0/rfd_reg due to inactive write enable
WARNING: [Synth 8-3917] design cpucorenv__GCB3 has port btbo[rdata][63] driven by constant 0
WARNING: [Synth 8-3917] design cpucorenv__GCB3 has port btbo[rdata][62] driven by constant 0
WARNING: [Synth 8-3917] design cpucorenv__GCB3 has port btbo[rdata][61] driven by constant 0
WARNING: [Synth 8-3917] design cpucorenv__GCB3 has port btbo[rdata][60] driven by constant 0
WARNING: [Synth 8-3917] design cpucorenv__GCB3 has port btbo[rdata][59] driven by constant 0
WARNING: [Synth 8-3917] design cpucorenv__GCB3 has port btbo[rdata][58] driven by constant 0
WARNING: [Synth 8-3917] design cpucorenv__GCB3 has port btbo[rdata][57] driven by constant 0
WARNING: [Synth 8-3917] design cpucorenv__GCB3 has port btbo[rdata][56] driven by constant 0
WARNING: [Synth 8-3917] design cpucorenv__GCB3 has port btbo[rdata][55] driven by constant 0
WARNING: [Synth 8-3917] design cpucorenv__GCB3 has port btbo[rdata][54] driven by constant 0
WARNING: [Synth 8-3917] design cpucorenv__GCB3 has port btbo[rdata][53] driven by constant 0
WARNING: [Synth 8-3917] design cpucorenv__GCB3 has port btbo[rdata][52] driven by constant 0
WARNING: [Synth 8-3917] design cpucorenv__GCB3 has port btbo[rdata][51] driven by constant 0
WARNING: [Synth 8-3917] design cpucorenv__GCB3 has port btbo[rdata][50] driven by constant 0
WARNING: [Synth 8-3917] design cpucorenv__GCB3 has port btbo[rdata][49] driven by constant 0
WARNING: [Synth 8-3917] design cpucorenv__GCB3 has port btbo[rdata][48] driven by constant 0
WARNING: [Synth 8-3917] design cpucorenv__GCB3 has port btbo[rdata][47] driven by constant 0
WARNING: [Synth 8-3917] design cpucorenv__GCB3 has port btbo[rdata][46] driven by constant 0
WARNING: [Synth 8-3917] design cpucorenv__GCB3 has port btbo[rdata][45] driven by constant 0
WARNING: [Synth 8-3917] design cpucorenv__GCB3 has port btbo[rdata][44] driven by constant 0
WARNING: [Synth 8-3917] design cpucorenv__GCB3 has port btbo[rdata][43] driven by constant 0
WARNING: [Synth 8-3917] design cpucorenv__GCB3 has port btbo[rdata][42] driven by constant 0
WARNING: [Synth 8-3917] design cpucorenv__GCB3 has port btbo[rdata][41] driven by constant 0
WARNING: [Synth 8-3917] design cpucorenv__GCB3 has port btbo[ralign] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hsplit][15] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hsplit][14] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hsplit][13] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hsplit][12] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hsplit][11] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hsplit][10] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hsplit][9] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hsplit][8] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hsplit][7] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hsplit][6] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hsplit][5] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hsplit][4] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hsplit][3] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hsplit][2] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hsplit][1] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hsplit][0] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hirq][31] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hirq][30] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hirq][29] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hirq][28] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hirq][27] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hirq][26] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hirq][25] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hirq][24] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hirq][23] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hirq][22] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hirq][21] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hirq][20] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hirq][19] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hirq][18] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hirq][17] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hirq][16] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hirq][15] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hirq][14] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hirq][13] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hirq][12] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hirq][11] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hirq][10] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hirq][9] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hirq][8] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hirq][7] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hirq][6] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hirq][5] driven by constant 0
WARNING: [Synth 8-3917] design grplic_ahb has port ahbo[hirq][4] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:15 ; elapsed = 00:05:23 . Memory (MB): peak = 4238.160 ; gain = 2594.047 ; free physical = 1353 ; free virtual = 34920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                         | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|kintex7_syncram:                    | RAM_reg    | 128 x 21(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram:                    | RAM_reg    | 128 x 21(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram:                    | RAM_reg    | 128 x 21(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram:                    | RAM_reg    | 128 x 21(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram_2p__parameterized1: | RAM_reg    | 128 x 21(READ_FIRST)   | W |   | 128 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram__parameterized3:    | RAM_reg    | 128 x 20(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram_2p__parameterized1: | RAM_reg    | 128 x 21(READ_FIRST)   | W |   | 128 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram__parameterized3:    | RAM_reg    | 128 x 20(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram_2p__parameterized1: | RAM_reg    | 128 x 21(READ_FIRST)   | W |   | 128 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram__parameterized3:    | RAM_reg    | 128 x 20(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram_2p__parameterized1: | RAM_reg    | 128 x 21(READ_FIRST)   | W |   | 128 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram__parameterized3:    | RAM_reg    | 128 x 20(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|generic_syncram_2p:                 | rfd_reg    | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|generic_syncram_2p:                 | rfd_reg    | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|generic_syncram_2p:                 | rfd_reg    | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|generic_syncram_2p:                 | rfd_reg    | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|generic_syncram_2p:                 | rfd_reg    | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|generic_syncram_2p:                 | rfd_reg    | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|generic_syncram_2p:                 | rfd_reg    | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|generic_syncram_2p:                 | rfd_reg    | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|generic_syncram_2p:                 | rfd_reg    | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|generic_syncram_2p:                 | rfd_reg    | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|generic_syncram_2p:                 | rfd_reg    | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|kintex7_syncram_2p:                 | RAM_reg    | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|kintex7_syncram__parameterized5:    | RAM_reg    | 128 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram_2p__parameterized3: | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p__parameterized5: | RAM_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p__parameterized5: | RAM_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|generic_syncram_2p__parameterized3: | rfd_reg    | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
+------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------+---------------------------------------------+-----------+----------------------+--------------+
|Module Name    | RTL Object                                  | Inference | Size (Depth x Width) | Primitives   | 
+---------------+---------------------------------------------+-----------+----------------------+--------------+
|noelvcore__GC0 | eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg | Implied   | 8 x 32               | RAM32M x 6   | 
+---------------+---------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|noelvmp     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noelvmp     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noelvmp     | PCIN+A*B       | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noelvmp     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|noelvmp     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noelvmp     | PCIN+A*B       | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noelvmp     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noelvmp     | (PCIN+A*B)'    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|noelvmp     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noelvmp     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noelvmp     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noelvmp     | (PCIN+A*B)'    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|noelvmp     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noelvmp     | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noelvmp     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|noelvmp     | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|nanofpunv   | (A*B2)'        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|nanofpunv   | C+(A*B2)'      | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_0/cmem1/itagloop[0].itagmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_0/cmem1/itagloop[0].itagmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_1/cmem1/itagloop[1].itagmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_1/cmem1/itagloop[1].itagmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_2/cmem1/itagloop[2].itagmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_2/cmem1/itagloop[2].itagmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_3/cmem1/itagloop[3].itagmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_3/cmem1/itagloop[3].itagmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_4/cmem1/idataloop[0].idatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_4/cmem1/idataloop[0].idatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_5/cmem1/idataloop[0].idatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_5/cmem1/idataloop[0].idatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_6/cmem1/idataloop[1].idatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_6/cmem1/idataloop[1].idatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_7/cmem1/idataloop[1].idatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_7/cmem1/idataloop[1].idatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_8/cmem1/idataloop[2].idatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_8/cmem1/idataloop[2].idatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_9/cmem1/idataloop[2].idatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_9/cmem1/idataloop[2].idatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_10/cmem1/idataloop[3].idatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_10/cmem1/idataloop[3].idatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_11/cmem1/idataloop[3].idatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_11/cmem1/idataloop[3].idatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_12/cmem1/dtagconf0.dtagloop[0].dtagcmem/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_13/cmem1/dtagconf0.dtagloop[0].dtagsmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_13/cmem1/dtagconf0.dtagloop[0].dtagsmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_14/cmem1/dtagconf0.dtagloop[1].dtagcmem/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_15/cmem1/dtagconf0.dtagloop[1].dtagsmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_15/cmem1/dtagconf0.dtagloop[1].dtagsmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_16/cmem1/dtagconf0.dtagloop[2].dtagcmem/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_17/cmem1/dtagconf0.dtagloop[2].dtagsmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_17/cmem1/dtagconf0.dtagloop[2].dtagsmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_18/cmem1/dtagconf0.dtagloop[3].dtagcmem/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_19/cmem1/dtagconf0.dtagloop[3].dtagsmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_19/cmem1/dtagconf0.dtagloop[3].dtagsmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_20/cmem1/ddnobw.ddataloop[0].ddatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_20/cmem1/ddnobw.ddataloop[0].ddatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_21/cmem1/ddnobw.ddataloop[0].ddatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_21/cmem1/ddnobw.ddataloop[0].ddatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_22/cmem1/ddnobw.ddataloop[1].ddatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_22/cmem1/ddnobw.ddataloop[1].ddatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_23/cmem1/ddnobw.ddataloop[1].ddatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_23/cmem1/ddnobw.ddataloop[1].ddatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_24/cmem1/ddnobw.ddataloop[2].ddatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_24/cmem1/ddnobw.ddataloop[2].ddatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_25/cmem1/ddnobw.ddataloop[2].ddatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_25/cmem1/ddnobw.ddataloop[2].ddatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_26/cmem1/ddnobw.ddataloop[3].ddatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_26/cmem1/ddnobw.ddataloop[3].ddatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_27/cmem1/ddnobw.ddataloop[3].ddatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_18/i_27/cmem1/ddnobw.ddataloop[3].ddatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_19/fpu_regs.ramrff.rf1/x0i_0/x0/inf.x0/rfd_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_19/fpu_regs.ramrff.rf1/x4i_10/x4/inf.x0/rfd_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_19/fpu_regs.ramrff.rf1/p2d.x2i_22/p2d.x2/inf.x0/rfd_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_19/ramrf.rf0/x0i_0/x0/inf.x0/rfd_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_19/ramrf.rf0/x1i_4/x1/inf.x0/rfd_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_19/ramrf.rf0/x4i_10/x4/inf.x0/rfd_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_19/ramrf.rf0/x5i_16/x5/inf.x0/rfd_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_19/ramrf.rf0/p2d.x2i_22/p2d.x2/inf.x0/rfd_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_19/ramrf.rf0/p2d.x3i_28/p2d.x3/inf.x0/rfd_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_19/ramrf.rf0/p4d.x6i_34/p4d.x6/inf.x0/rfd_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_19/ramrf.rf0/p4d.x7i_40/p4d.x7/inf.x0/rfd_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_20/bht0/phtablei_0/phtable/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance noelv0i_23/ahbtrace0/i_0/mem64.ram0/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance noelv0i_23/ahbtrace0/i_0/mem64.ram0/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core0i_24/m100.u0i_74/eth0.e1/m100.u0/nft.tx_fifo0/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core0i_24/m100.u0i_75/eth0.e1/m100.u0/edclramnft.r0/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance core0i_24/m100.u0i_76/eth0.e1/m100.u0/edclramnft.r1/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mig_ahb_gen.ddrc/bridge/ahb2axibx/wbufferi_0/wbuffer/inf.x0/rfd_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mig_ahb_gen.ddrc/bridge/ahb2axibx/wbufferi_0/wbuffer/inf.x0/rfd_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |iunv__GB0       |           1|     14787|
|2     |iunv__GB1       |           1|     18536|
|3     |iunv__GB2       |           1|      4456|
|4     |iunv__GB3       |           1|      6070|
|5     |iunv__GB4       |           1|      5440|
|6     |iunv__GB5       |           1|      2915|
|7     |iunv__GB6       |           1|     13449|
|8     |iunv__GB7       |           1|     14074|
|9     |fsm__3__GB0     |           1|      3910|
|10    |fsm__3__GB1     |           1|      3906|
|11    |fsm__3__GB2     |           1|      3091|
|12    |fsm__3__GB3     |           1|      7536|
|13    |cctrlnv__GCB0   |           1|     16423|
|14    |cctrlnv__GCB1   |           1|      5538|
|15    |cctrlnv__GCB2   |           1|      3279|
|16    |cctrlnv__GCB3   |           1|      8328|
|17    |cctrlnv__GCB4   |           1|     10534|
|18    |nanofpunv       |           1|     21165|
|19    |cpucorenv__GCB1 |           1|      1660|
|20    |cpucorenv__GCB2 |           1|      5659|
|21    |cpucorenv__GCB3 |           1|     12990|
|22    |cpucorenv__GCB4 |           1|      5466|
|23    |grplic_ahb      |           1|     33700|
|24    |noelvsys__GCB1  |           1|      2473|
|25    |noelvsys__GCB2  |           1|     16894|
|26    |noelvcore__GC0  |           1|     11781|
|27    |noelvmp__GC0    |           1|      5250|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mig_ahb_gen.ddrc/MCB_inst/ui_clk' to pin 'mig_ahb_gen.ddrc/MCB_inst/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clocker100MHz/clk_out1' to pin 'clocker100MHz/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:21 ; elapsed = 00:05:30 . Memory (MB): peak = 4238.160 ; gain = 2594.047 ; free physical = 1112 ; free virtual = 34808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:44 ; elapsed = 00:07:57 . Memory (MB): peak = 4238.160 ; gain = 2594.047 ; free physical = 569 ; free virtual = 34824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                         | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|generic_syncram_2p:                 | rfd_reg    | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|generic_syncram_2p:                 | rfd_reg    | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|generic_syncram_2p:                 | rfd_reg    | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|generic_syncram_2p:                 | rfd_reg    | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|generic_syncram_2p:                 | rfd_reg    | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|generic_syncram_2p:                 | rfd_reg    | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|generic_syncram_2p:                 | rfd_reg    | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|generic_syncram_2p:                 | rfd_reg    | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|generic_syncram_2p:                 | rfd_reg    | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|kintex7_syncram_2p:                 | RAM_reg    | 64 x 64(READ_FIRST)    | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|kintex7_syncram:                    | RAM_reg    | 128 x 21(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram:                    | RAM_reg    | 128 x 21(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram:                    | RAM_reg    | 128 x 21(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram:                    | RAM_reg    | 128 x 21(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized3:    | RAM_reg    | 128 x 20(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized3:    | RAM_reg    | 128 x 20(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized3:    | RAM_reg    | 128 x 20(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized3:    | RAM_reg    | 128 x 20(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram_2p__parameterized1: | RAM_reg    | 128 x 21(READ_FIRST)   | W |   | 128 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p__parameterized1: | RAM_reg    | 128 x 21(READ_FIRST)   | W |   | 128 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p__parameterized1: | RAM_reg    | 128 x 21(READ_FIRST)   | W |   | 128 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p__parameterized1: | RAM_reg    | 128 x 21(READ_FIRST)   | W |   | 128 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram__parameterized5:    | RAM_reg    | 128 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|generic_syncram_2p__parameterized3: | rfd_reg    | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|kintex7_syncram_2p__parameterized3: | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p__parameterized5: | RAM_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p__parameterized5: | RAM_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+---------------+---------------------------------------------+-----------+----------------------+--------------+
|Module Name    | RTL Object                                  | Inference | Size (Depth x Width) | Primitives   | 
+---------------+---------------------------------------------+-----------+----------------------+--------------+
|noelvcore__GC0 | eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg | Implied   | 8 x 32               | RAM32M x 6   | 
+---------------+---------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |iunv__GB1       |           1|     18478|
|2     |iunv__GB2       |           1|      4456|
|3     |iunv__GB3       |           1|      5403|
|4     |fsm__3__GB0     |           1|      3205|
|5     |fsm__3__GB1     |           1|      3902|
|6     |cctrlnv__GCB0   |           1|     15378|
|7     |cctrlnv__GCB4   |           1|     10534|
|8     |nanofpunv       |           1|     21087|
|9     |cpucorenv__GCB2 |           1|      4324|
|10    |cpucorenv__GCB3 |           1|     12958|
|11    |cpucorenv__GCB4 |           1|      5466|
|12    |grplic_ahb      |           1|     10149|
|13    |noelvsys__GCB1  |           1|      2473|
|14    |noelvsys__GCB2  |           1|      8976|
|15    |noelvmp_GT0     |           1|     49035|
|16    |noelvmp_GT1     |           1|     13479|
|17    |noelvmp_GT0__2  |           1|     15740|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance u0i_19/fpu_regs.ramrff.rf1/x0/inf.x0/rfd_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_19/ramrf.rf0/x0/inf.x0/rfd_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_19/ramrf.rf0/x1/inf.x0/rfd_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_19/ramrf.rf0/x4/inf.x0/rfd_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_19/ramrf.rf0/x5/inf.x0/rfd_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_19/ramrf.rf0/p2d.x2/inf.x0/rfd_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_19/ramrf.rf0/p2d.x3/inf.x0/rfd_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_19/ramrf.rf0/p4d.x6/inf.x0/rfd_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_19/ramrf.rf0/p4d.x7/inf.x0/rfd_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance noelv0i_23/ahbtrace0/mem64.ram0/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance noelv0i_23/ahbtrace0/mem64.ram0/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_20/core0/noelv0/cpuloop[0].core/u0/bht0/phtable/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_0/core0/noelv0/cpuloop[0].core/u0/cmem1/itagloop[0].itagmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_0/core0/noelv0/cpuloop[0].core/u0/cmem1/itagloop[0].itagmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_0/core0/noelv0/cpuloop[0].core/u0/cmem1/itagloop[1].itagmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_0/core0/noelv0/cpuloop[0].core/u0/cmem1/itagloop[1].itagmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_0/core0/noelv0/cpuloop[0].core/u0/cmem1/itagloop[2].itagmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_0/core0/noelv0/cpuloop[0].core/u0/cmem1/itagloop[2].itagmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_0/core0/noelv0/cpuloop[0].core/u0/cmem1/itagloop[3].itagmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_0/core0/noelv0/cpuloop[0].core/u0/cmem1/itagloop[3].itagmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_0/core0/noelv0/cpuloop[0].core/u0/cmem1/idataloop[0].idatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_0/core0/noelv0/cpuloop[0].core/u0/cmem1/idataloop[0].idatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_0/core0/noelv0/cpuloop[0].core/u0/cmem1/idataloop[0].idatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_0/core0/noelv0/cpuloop[0].core/u0/cmem1/idataloop[0].idatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_0/core0/noelv0/cpuloop[0].core/u0/cmem1/idataloop[1].idatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_0/core0/noelv0/cpuloop[0].core/u0/cmem1/idataloop[1].idatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_0/core0/noelv0/cpuloop[0].core/u0/cmem1/idataloop[1].idatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_0/core0/noelv0/cpuloop[0].core/u0/cmem1/idataloop[1].idatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u0i_0/core0/noelv0/cpuloop[0].core/u0/cmem1/idataloop[2].idatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:10 ; elapsed = 00:08:25 . Memory (MB): peak = 4246.164 ; gain = 2602.051 ; free physical = 510 ; free virtual = 33905
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |iunv__GB1       |           1|      7555|
|2     |iunv__GB2       |           1|      1373|
|3     |iunv__GB3       |           1|      1775|
|4     |fsm__3__GB0     |           1|      1115|
|5     |fsm__3__GB1     |           1|      1308|
|6     |cctrlnv__GCB0   |           1|      7267|
|7     |cctrlnv__GCB4   |           1|      3499|
|8     |nanofpunv       |           1|      7977|
|9     |cpucorenv__GCB2 |           1|      1444|
|10    |cpucorenv__GCB3 |           1|      5692|
|11    |cpucorenv__GCB4 |           1|      2640|
|12    |grplic_ahb      |           1|      1863|
|13    |noelvsys__GCB1  |           1|      1088|
|14    |noelvsys__GCB2  |           1|      3813|
|15    |noelvmp_GT0     |           1|     20355|
|16    |noelvmp_GT1     |           1|      4392|
|17    |noelvmp_GT0__2  |           1|      7154|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg is being inverted and renamed to core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv.
INFO: [Synth 8-5365] Flop core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_reg is being inverted and renamed to core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:938]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:938]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:938]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/div64.vhd:388]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/div64.vhd:388]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/div64.vhd:388]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/div64.vhd:388]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/div64.vhd:388]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:25 ; elapsed = 00:08:41 . Memory (MB): peak = 4246.164 ; gain = 2602.051 ; free physical = 157 ; free virtual = 33566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:25 ; elapsed = 00:08:41 . Memory (MB): peak = 4246.164 ; gain = 2602.051 ; free physical = 204 ; free virtual = 33594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:34 ; elapsed = 00:08:50 . Memory (MB): peak = 4246.164 ; gain = 2602.051 ; free physical = 690 ; free virtual = 34190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:34 ; elapsed = 00:08:50 . Memory (MB): peak = 4246.164 ; gain = 2602.051 ; free physical = 683 ; free virtual = 34184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:36 ; elapsed = 00:08:52 . Memory (MB): peak = 4246.164 ; gain = 2602.051 ; free physical = 608 ; free virtual = 34126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:37 ; elapsed = 00:08:52 . Memory (MB): peak = 4246.164 ; gain = 2602.051 ; free physical = 604 ; free virtual = 34124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_100MHz    |         1|
|2     |mig_cdc       |         1|
|3     |mig           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_100MHz     |     1|
|2     |mig            |     1|
|3     |mig_cdc        |     1|
|4     |BSCANE2        |     2|
|5     |BUFG           |     8|
|6     |BUFGMUX        |     4|
|7     |CARRY4         |  1363|
|8     |DSP48E1_1      |     1|
|9     |DSP48E1_2      |    12|
|10    |DSP48E1_3      |     4|
|11    |DSP48E1_4      |     1|
|12    |IDDR           |     5|
|13    |LUT1           |   690|
|14    |LUT2           |  3035|
|15    |LUT3           |  5950|
|16    |LUT4           |  6968|
|17    |LUT5           | 12055|
|18    |LUT6           | 28656|
|19    |MUXF7          |   899|
|20    |MUXF8          |   216|
|21    |ODDR           |     6|
|22    |PLLE2_ADV      |     1|
|23    |RAM32M         |     6|
|24    |RAMB16_S36_S36 |    11|
|25    |RAMB18E1       |    25|
|26    |RAMB18E1_1     |     4|
|27    |RAMB18E1_2     |     2|
|28    |RAMB18E1_3     |     1|
|29    |RAMB36E1       |    12|
|30    |FDCE           |   179|
|31    |FDPE           |     3|
|32    |FDRE           | 19527|
|33    |FDSE           |   321|
|34    |IBUF           |    16|
|35    |IOBUF          |     1|
|36    |OBUF           |    17|
+------+---------------+------+

Report Instance Areas: 
+------+-----------------------------------------------+---------------------------------------+------+
|      |Instance                                       |Module                                 |Cells |
+------+-----------------------------------------------+---------------------------------------+------+
|1     |top                                            |                                       | 80622|
|2     |  clockers0                                    |clockers_mig                           |     5|
|3     |  core0                                        |noelvcore                              | 77787|
|4     |    \ahbjtaggen0.ahbjtag0                      |ahbjtag                                |   312|
|5     |      ahbmst0                                  |ahbmst__parameterized1                 |     6|
|6     |      \gtckbuf.tckbuf                          |techbuf_238                            |     1|
|7     |        \xil.xil0                              |clkbuf_xilinx_240                      |     1|
|8     |      \gupdff.updff                            |grdff_239                              |     1|
|9     |      \newcom.jtagcom0                         |jtagcom2                               |   289|
|10    |      tap0                                     |tap                                    |    15|
|11    |        \kc7v.u0                               |kintex7_tap                            |    15|
|12    |    \ahbs.ahbstat0                             |ahbstat                                |    53|
|13    |    \dcomgen.dcom0                             |ahbuart                                |   500|
|14    |      ahbmst0                                  |ahbmst                                 |     5|
|15    |      dcom0                                    |dcom                                   |   181|
|16    |      dcom_uart0                               |dcom_uart                              |   314|
|17    |    \eth0.e1                                   |grethm_mb                              |  3522|
|18    |      \m100.u0                                 |greth_mb                               |  3522|
|19    |        \edclramnft.r0                         |syncram_2p__parameterized9             |     8|
|20    |          \xk7_2p.xk7_2p                       |kintex7_syncram_2p__parameterized5_237 |     8|
|21    |        \edclramnft.r1                         |syncram_2p__parameterized9_235         |     3|
|22    |          \xk7_2p.xk7_2p                       |kintex7_syncram_2p__parameterized5     |     3|
|23    |        ethc0                                  |grethc                                 |  3420|
|24    |          ahb0                                 |eth_ahb_mst                            |   266|
|25    |          \edclmst.ahb1                        |eth_edcl_ahb_mst                       |    34|
|26    |          \rx_rmii0.rx0                        |greth_rx                               |   589|
|27    |            rx_rst                             |eth_rstgen_236                         |     8|
|28    |          \tx_rmii0.tx0                        |greth_tx                               |   379|
|29    |            tx_rst                             |eth_rstgen                             |     8|
|30    |        \nft.rx_fifo0                          |syncram_2p__parameterized7             |    38|
|31    |          \inf.x0                              |generic_syncram_2p__parameterized1     |    38|
|32    |        \nft.tx_fifo0                          |syncram_2p__parameterized5             |     1|
|33    |          \xk7_2p.xk7_2p                       |kintex7_syncram_2p__parameterized3     |     1|
|34    |    \gpio0.grgpio_ledsw                        |grgpio                                 |   161|
|35    |    grver0                                     |grversion                              |     1|
|36    |    noelv0                                     |noelvsys                               | 73223|
|37    |      ac0                                      |ahbctrl                                |  1501|
|38    |      ahbtrace0                                |ahbtrace_mmb                           |   710|
|39    |        \mem128.ram0                           |syncram64__parameterized2              |    82|
|40    |          \nopar.s64.xc2v.x0                   |unisim_syncram64__parameterized1_234   |    82|
|41    |        \mem32[0].ram0                         |syncram64__parameterized2_231          |   138|
|42    |          \nopar.s64.xc2v.x0                   |unisim_syncram64__parameterized1_233   |   138|
|43    |        \mem32[1].ram0                         |syncram64__parameterized2_232          |    58|
|44    |          \nopar.s64.xc2v.x0                   |unisim_syncram64__parameterized1       |    58|
|45    |        \mem64.ram0                            |syncram__parameterized6                |    23|
|46    |          \xk7.xk7_s                           |kintex7_syncram__parameterized5        |    23|
|47    |      clint0                                   |clint_ahb                              |   611|
|48    |      \cpuloop[0].core                         |noelvcpu                               | 65795|
|49    |        u0                                     |cpucorenv                              | 65795|
|50    |          bht0                                 |bhtnv                                  |   917|
|51    |            phtable                            |syncram_2p                             |   122|
|52    |              \xk7_2p.xk7_2p                   |kintex7_syncram_2p                     |   122|
|53    |          btb0                                 |btbdmnv                                |  1802|
|54    |          cmem1                                |cachememnv                             |   640|
|55    |            \ddnobw.ddataloop[0].ddatamemh     |syncram__parameterized2                |     3|
|56    |              \xk7.xk7_s                       |kintex7_syncram__parameterized1_230    |     3|
|57    |            \ddnobw.ddataloop[0].ddatameml     |syncram__parameterized2_180            |     4|
|58    |              \xk7.xk7_s                       |kintex7_syncram__parameterized1_229    |     4|
|59    |            \ddnobw.ddataloop[1].ddatamemh     |syncram__parameterized2_181            |    33|
|60    |              \xk7.xk7_s                       |kintex7_syncram__parameterized1_228    |    33|
|61    |            \ddnobw.ddataloop[1].ddatameml     |syncram__parameterized2_182            |    17|
|62    |              \xk7.xk7_s                       |kintex7_syncram__parameterized1_227    |    17|
|63    |            \ddnobw.ddataloop[2].ddatamemh     |syncram__parameterized2_183            |    39|
|64    |              \xk7.xk7_s                       |kintex7_syncram__parameterized1_226    |    39|
|65    |            \ddnobw.ddataloop[2].ddatameml     |syncram__parameterized2_184            |    19|
|66    |              \xk7.xk7_s                       |kintex7_syncram__parameterized1_225    |    19|
|67    |            \ddnobw.ddataloop[3].ddatamemh     |syncram__parameterized2_185            |    66|
|68    |              \xk7.xk7_s                       |kintex7_syncram__parameterized1_224    |    66|
|69    |            \ddnobw.ddataloop[3].ddatameml     |syncram__parameterized2_186            |    52|
|70    |              \xk7.xk7_s                       |kintex7_syncram__parameterized1_223    |    52|
|71    |            \dtagconf0.dtagloop[0].dtagcmem    |syncram_2p__parameterized3             |    69|
|72    |              rwcol0                           |memrwcol__parameterized3_221           |    68|
|73    |              \xk7_2p.xk7_2p                   |kintex7_syncram_2p__parameterized1_222 |     1|
|74    |            \dtagconf0.dtagloop[0].dtagsmem    |syncram__parameterized4                |     9|
|75    |              \xk7.xk7_s                       |kintex7_syncram__parameterized3_220    |     9|
|76    |            \dtagconf0.dtagloop[1].dtagcmem    |syncram_2p__parameterized3_187         |    67|
|77    |              rwcol0                           |memrwcol__parameterized3_218           |    66|
|78    |              \xk7_2p.xk7_2p                   |kintex7_syncram_2p__parameterized1_219 |     1|
|79    |            \dtagconf0.dtagloop[1].dtagsmem    |syncram__parameterized4_188            |     8|
|80    |              \xk7.xk7_s                       |kintex7_syncram__parameterized3_217    |     8|
|81    |            \dtagconf0.dtagloop[2].dtagcmem    |syncram_2p__parameterized3_189         |    69|
|82    |              rwcol0                           |memrwcol__parameterized3_215           |    68|
|83    |              \xk7_2p.xk7_2p                   |kintex7_syncram_2p__parameterized1_216 |     1|
|84    |            \dtagconf0.dtagloop[2].dtagsmem    |syncram__parameterized4_190            |    30|
|85    |              \xk7.xk7_s                       |kintex7_syncram__parameterized3_214    |    30|
|86    |            \dtagconf0.dtagloop[3].dtagcmem    |syncram_2p__parameterized3_191         |    66|
|87    |              rwcol0                           |memrwcol__parameterized3               |    65|
|88    |              \xk7_2p.xk7_2p                   |kintex7_syncram_2p__parameterized1     |     1|
|89    |            \dtagconf0.dtagloop[3].dtagsmem    |syncram__parameterized4_192            |    10|
|90    |              \xk7.xk7_s                       |kintex7_syncram__parameterized3        |    10|
|91    |            \idataloop[0].idatamemh            |syncram__parameterized2_193            |     1|
|92    |              \xk7.xk7_s                       |kintex7_syncram__parameterized1_213    |     1|
|93    |            \idataloop[0].idatameml            |syncram__parameterized2_194            |     1|
|94    |              \xk7.xk7_s                       |kintex7_syncram__parameterized1_212    |     1|
|95    |            \idataloop[1].idatamemh            |syncram__parameterized2_195            |     1|
|96    |              \xk7.xk7_s                       |kintex7_syncram__parameterized1_211    |     1|
|97    |            \idataloop[1].idatameml            |syncram__parameterized2_196            |     1|
|98    |              \xk7.xk7_s                       |kintex7_syncram__parameterized1_210    |     1|
|99    |            \idataloop[2].idatamemh            |syncram__parameterized2_197            |     1|
|100   |              \xk7.xk7_s                       |kintex7_syncram__parameterized1_209    |     1|
|101   |            \idataloop[2].idatameml            |syncram__parameterized2_198            |     1|
|102   |              \xk7.xk7_s                       |kintex7_syncram__parameterized1_208    |     1|
|103   |            \idataloop[3].idatamemh            |syncram__parameterized2_199            |     1|
|104   |              \xk7.xk7_s                       |kintex7_syncram__parameterized1_207    |     1|
|105   |            \idataloop[3].idatameml            |syncram__parameterized2_200            |     2|
|106   |              \xk7.xk7_s                       |kintex7_syncram__parameterized1        |     2|
|107   |            \itagloop[0].itagmem               |syncram                                |    30|
|108   |              \xk7.xk7_s                       |kintex7_syncram_206                    |    30|
|109   |            \itagloop[1].itagmem               |syncram_201                            |    10|
|110   |              \xk7.xk7_s                       |kintex7_syncram_205                    |    10|
|111   |            \itagloop[2].itagmem               |syncram_202                            |     9|
|112   |              \xk7.xk7_s                       |kintex7_syncram_204                    |     9|
|113   |            \itagloop[3].itagmem               |syncram_203                            |    21|
|114   |              \xk7.xk7_s                       |kintex7_syncram                        |    21|
|115   |          \fpu_gen.nano                        |nanofpunv                              |  7995|
|116   |          \fpu_regs.ramrff.rf1                 |regfile64sramnv__parameterized1        |   135|
|117   |            x0                                 |syncram_2p__parameterized1_178         |    65|
|118   |              \inf.x0                          |generic_syncram_2p_179                 |    65|
|119   |          itrace                               |itracenv                               |  1009|
|120   |          iu0                                  |iunv                                   | 30864|
|121   |          \mgen.div0                           |div64                                  |  2252|
|122   |          \mgen.mul0                           |mul64                                  |   413|
|123   |            m0                                 |techmult                               |   410|
|124   |              \pipe2.arch0.dwm                 |gen_mult_pipe                          |   409|
|125   |          mmu0                                 |cctrlnv                                | 18672|
|126   |          \ramrf.rf0                           |regfile64sramnv                        |   956|
|127   |            \p2d.x2                            |syncram_2p__parameterized1             |    65|
|128   |              \inf.x0                          |generic_syncram_2p_177                 |    65|
|129   |            \p2d.x3                            |syncram_2p__parameterized1_164         |     1|
|130   |              \inf.x0                          |generic_syncram_2p_176                 |     1|
|131   |            \p4d.x6                            |syncram_2p__parameterized1_165         |    65|
|132   |              \inf.x0                          |generic_syncram_2p_175                 |    65|
|133   |            \p4d.x7                            |syncram_2p__parameterized1_166         |     1|
|134   |              \inf.x0                          |generic_syncram_2p_174                 |     1|
|135   |            x0                                 |syncram_2p__parameterized1_167         |   157|
|136   |              \inf.x0                          |generic_syncram_2p_173                 |    65|
|137   |            x1                                 |syncram_2p__parameterized1_168         |     1|
|138   |              \inf.x0                          |generic_syncram_2p_172                 |     1|
|139   |            x4                                 |syncram_2p__parameterized1_169         |    65|
|140   |              \inf.x0                          |generic_syncram_2p_171                 |    65|
|141   |            x5                                 |syncram_2p__parameterized1_170         |     1|
|142   |              \inf.x0                          |generic_syncram_2p                     |     1|
|143   |          \tbmem_gen.tbmem0                    |tbufmemnv                              |   136|
|144   |            \mem64[0].ram0                     |syncram64                              |     1|
|145   |              \nopar.s64.xc2v.x0               |unisim_syncram64_163                   |     1|
|146   |            \mem64[1].ram0                     |syncram64_150                          |     1|
|147   |              \nopar.s64.xc2v.x0               |unisim_syncram64_162                   |     1|
|148   |            \mem64[2].ram0                     |syncram64_151                          |     1|
|149   |              \nopar.s64.xc2v.x0               |unisim_syncram64_161                   |     1|
|150   |            \mem64[3].ram0                     |syncram64_152                          |    65|
|151   |              \nopar.s64.xc2v.x0               |unisim_syncram64_160                   |    65|
|152   |            \mem64[4].ram0                     |syncram64_153                          |     1|
|153   |              \nopar.s64.xc2v.x0               |unisim_syncram64_159                   |     1|
|154   |            \mem64[5].ram0                     |syncram64_154                          |     4|
|155   |              \nopar.s64.xc2v.x0               |unisim_syncram64_158                   |     4|
|156   |            \mem64[6].ram0                     |syncram64_155                          |     1|
|157   |              \nopar.s64.xc2v.x0               |unisim_syncram64_157                   |     1|
|158   |            \mem64[7].ram0                     |syncram64_156                          |    62|
|159   |              \nopar.s64.xc2v.x0               |unisim_syncram64                       |    62|
|160   |      dm0                                      |rvdm                                   |  1180|
|161   |        x0                                     |rvdmx                                  |  1174|
|162   |          \pbgen.x[0].pb0                      |progbuf                                |   465|
|163   |      gpt0                                     |gptimer                                |   392|
|164   |      grplic0                                  |grplic_ahb                             |  1854|
|165   |        \gateways[10].gateway                  |plic_gateway                           |     5|
|166   |        \gateways[11].gateway                  |plic_gateway_136                       |     5|
|167   |        \gateways[12].gateway                  |plic_gateway_137                       |     5|
|168   |        \gateways[13].gateway                  |plic_gateway_138                       |     5|
|169   |        \gateways[14].gateway                  |plic_gateway_139                       |     5|
|170   |        \gateways[15].gateway                  |plic_gateway_140                       |     5|
|171   |        \gateways[1].gateway                   |plic_gateway_141                       |     6|
|172   |        \gateways[2].gateway                   |plic_gateway_142                       |     6|
|173   |        \gateways[3].gateway                   |plic_gateway_143                       |     6|
|174   |        \gateways[4].gateway                   |plic_gateway_144                       |     6|
|175   |        \gateways[5].gateway                   |plic_gateway_145                       |     6|
|176   |        \gateways[6].gateway                   |plic_gateway_146                       |     5|
|177   |        \gateways[7].gateway                   |plic_gateway_147                       |     5|
|178   |        \gateways[8].gateway                   |plic_gateway_148                       |     5|
|179   |        \gateways[9].gateway                   |plic_gateway_149                       |     5|
|180   |      \no_dual_apb_gen.ap0                     |apbctrl                                |   629|
|181   |        apbx                                   |apbctrlx                               |   628|
|182   |      uart0                                    |apbuart                                |   549|
|183   |    rst0                                       |rstgen_135                             |    15|
|184   |  dsurx_pad                                    |inpad__parameterized3                  |     3|
|185   |    \xcv.x0                                    |unisim_inpad__parameterized3           |     3|
|186   |  dsutx_pad                                    |outpad                                 |     1|
|187   |    \xcv.x0                                    |unisim_outpad_134                      |     1|
|188   |  \eth0.eth_block.eint_pad                     |inpad                                  |     1|
|189   |    \xcv.x0                                    |unisim_inpad_133                       |     1|
|190   |  \eth0.eth_block.emdc_pad                     |outpad__parameterized2                 |     1|
|191   |    \xcv.x0                                    |unisim_outpad__parameterized1_132      |     1|
|192   |  \eth0.eth_block.emdio_pad                    |iopad                                  |     1|
|193   |    \xcv.x0                                    |unisim_iopad                           |     1|
|194   |  \eth0.eth_block.erst_pad                     |outpad__parameterized2_0               |     1|
|195   |    \xcv.x0                                    |unisim_outpad__parameterized1_131      |     1|
|196   |  \eth0.eth_block.erxc_pad                     |inpad_1                                |     1|
|197   |    \xcv.x0                                    |unisim_inpad_130                       |     1|
|198   |  \eth0.eth_block.erxd_pad                     |inpadv                                 |     4|
|199   |    \v[0].x0                                   |inpad_122                              |     1|
|200   |      \xcv.x0                                  |unisim_inpad_129                       |     1|
|201   |    \v[1].x0                                   |inpad_123                              |     1|
|202   |      \xcv.x0                                  |unisim_inpad_128                       |     1|
|203   |    \v[2].x0                                   |inpad_124                              |     1|
|204   |      \xcv.x0                                  |unisim_inpad_127                       |     1|
|205   |    \v[3].x0                                   |inpad_125                              |     1|
|206   |      \xcv.x0                                  |unisim_inpad_126                       |     1|
|207   |  \eth0.eth_block.erxdv_pad                    |inpad_2                                |     1|
|208   |    \xcv.x0                                    |unisim_inpad_121                       |     1|
|209   |  \eth0.eth_block.etxc_pad                     |outpad__parameterized2_3               |     1|
|210   |    \xcv.x0                                    |unisim_outpad__parameterized1_120      |     1|
|211   |  \eth0.eth_block.etxd_pad                     |outpadv                                |     4|
|212   |    \v[0].x0                                   |outpad__parameterized2_112             |     1|
|213   |      \xcv.x0                                  |unisim_outpad__parameterized1_119      |     1|
|214   |    \v[1].x0                                   |outpad__parameterized2_113             |     1|
|215   |      \xcv.x0                                  |unisim_outpad__parameterized1_118      |     1|
|216   |    \v[2].x0                                   |outpad__parameterized2_114             |     1|
|217   |      \xcv.x0                                  |unisim_outpad__parameterized1_117      |     1|
|218   |    \v[3].x0                                   |outpad__parameterized2_115             |     1|
|219   |      \xcv.x0                                  |unisim_outpad__parameterized1_116      |     1|
|220   |  \eth0.eth_block.etxen_pad                    |outpad__parameterized2_4               |     1|
|221   |    \xcv.x0                                    |unisim_outpad__parameterized1          |     1|
|222   |  \eth0.eth_block.rgmii0                       |rgmii                                  |   310|
|223   |    clk_tx_rst                                 |rstgen__parameterized2                 |    20|
|224   |      \syncinrst.syncreg0                      |syncreg_106                            |     2|
|225   |        \sync0.syncreg.syncregs[1].dff         |grdff_110                              |     1|
|226   |        \sync0.syncreg.syncregs[2].dff         |grdff_111                              |     1|
|227   |      \syncinrst.syncreg1                      |syncreg_107                            |     3|
|228   |        \sync0.syncreg.syncregs[1].dff         |grdff_108                              |     1|
|229   |        \sync0.syncreg.syncregs[2].dff         |grdff_109                              |     1|
|230   |    ddr_dv0                                    |ddr_ireg                               |     1|
|231   |      \xil.xil0                                |unisim_iddr_reg_105                    |     1|
|232   |    \no_clk_mux0.use90degtxclk01.rgmii_tx_clk  |ddr_oreg                               |     1|
|233   |      \xil.xil0                                |unisim_oddr_reg_104                    |     1|
|234   |    \rgmii_rxd[0].ddr_ireg0                    |ddr_ireg_25                            |     1|
|235   |      \xil.xil0                                |unisim_iddr_reg_103                    |     1|
|236   |    \rgmii_rxd[1].ddr_ireg0                    |ddr_ireg_26                            |     1|
|237   |      \xil.xil0                                |unisim_iddr_reg_102                    |     1|
|238   |    \rgmii_rxd[2].ddr_ireg0                    |ddr_ireg_27                            |     1|
|239   |      \xil.xil0                                |unisim_iddr_reg_101                    |     1|
|240   |    \rgmii_rxd[3].ddr_ireg0                    |ddr_ireg_28                            |     1|
|241   |      \xil.xil0                                |unisim_iddr_reg                        |     1|
|242   |    rgmii_tx_ctl                               |ddr_oreg_29                            |     1|
|243   |      \xil.xil0                                |unisim_oddr_reg_100                    |     1|
|244   |    \rgmii_txd[0].ddr_oreg0                    |ddr_oreg_30                            |     1|
|245   |      \xil.xil0                                |unisim_oddr_reg_99                     |     1|
|246   |    \rgmii_txd[1].ddr_oreg0                    |ddr_oreg_31                            |     1|
|247   |      \xil.xil0                                |unisim_oddr_reg_98                     |     1|
|248   |    \rgmii_txd[2].ddr_oreg0                    |ddr_oreg_32                            |     1|
|249   |      \xil.xil0                                |unisim_oddr_reg_97                     |     1|
|250   |    \rgmii_txd[3].ddr_oreg0                    |ddr_oreg_33                            |     1|
|251   |      \xil.xil0                                |unisim_oddr_reg                        |     1|
|252   |    syncreg_delay_c_sel                        |syncreg                                |    14|
|253   |      \sync0.syncreg.syncregs[1].dff           |grdff_95                               |     1|
|254   |      \sync0.syncreg.syncregs[2].dff           |grdff_96                               |     1|
|255   |    syncreg_delay_sel                          |syncreg_34                             |    19|
|256   |      \sync0.syncreg.syncregs[1].dff           |grdff_93                               |     1|
|257   |      \sync0.syncreg.syncregs[2].dff           |grdff_94                               |     1|
|258   |    \syncreg_q1_delay[0].syncreg0              |syncreg_35                             |     2|
|259   |      \sync0.syncreg.syncregs[1].dff           |grdff_91                               |     1|
|260   |      \sync0.syncreg.syncregs[2].dff           |grdff_92                               |     1|
|261   |    \syncreg_q1_delay[1].syncreg0              |syncreg_36                             |     8|
|262   |      \sync0.syncreg.syncregs[1].dff           |grdff_89                               |     1|
|263   |      \sync0.syncreg.syncregs[2].dff           |grdff_90                               |     1|
|264   |    syncreg_q1_sel                             |syncreg_37                             |     2|
|265   |      \sync0.syncreg.syncregs[1].dff           |grdff_87                               |     1|
|266   |      \sync0.syncreg.syncregs[2].dff           |grdff_88                               |     1|
|267   |    \syncreg_q2_delay[0].syncreg1              |syncreg_38                             |     2|
|268   |      \sync0.syncreg.syncregs[1].dff           |grdff_85                               |     1|
|269   |      \sync0.syncreg.syncregs[2].dff           |grdff_86                               |     1|
|270   |    \syncreg_q2_delay[1].syncreg1              |syncreg_39                             |    10|
|271   |      \sync0.syncreg.syncregs[1].dff           |grdff_83                               |     1|
|272   |      \sync0.syncreg.syncregs[2].dff           |grdff_84                               |     1|
|273   |    \syncreg_status[0].syncreg3                |syncreg_40                             |     2|
|274   |      \sync0.syncreg.syncregs[1].dff           |grdff_81                               |     1|
|275   |      \sync0.syncreg.syncregs[2].dff           |grdff_82                               |     1|
|276   |    \syncreg_status[10].syncreg3               |syncreg_41                             |     3|
|277   |      \sync0.syncreg.syncregs[1].dff           |grdff_79                               |     1|
|278   |      \sync0.syncreg.syncregs[2].dff           |grdff_80                               |     1|
|279   |    \syncreg_status[13].syncreg3               |syncreg_42                             |     3|
|280   |      \sync0.syncreg.syncregs[1].dff           |grdff_77                               |     1|
|281   |      \sync0.syncreg.syncregs[2].dff           |grdff_78                               |     1|
|282   |    \syncreg_status[1].syncreg3                |syncreg_43                             |     2|
|283   |      \sync0.syncreg.syncregs[1].dff           |grdff_75                               |     1|
|284   |      \sync0.syncreg.syncregs[2].dff           |grdff_76                               |     1|
|285   |    \syncreg_status[2].syncreg3                |syncreg_44                             |     2|
|286   |      \sync0.syncreg.syncregs[1].dff           |grdff_73                               |     1|
|287   |      \sync0.syncreg.syncregs[2].dff           |grdff_74                               |     1|
|288   |    \syncreg_status[3].syncreg3                |syncreg_45                             |     2|
|289   |      \sync0.syncreg.syncregs[1].dff           |grdff_71                               |     1|
|290   |      \sync0.syncreg.syncregs[2].dff           |grdff_72                               |     1|
|291   |    \syncreg_status[4].syncreg3                |syncreg_46                             |     2|
|292   |      \sync0.syncreg.syncregs[1].dff           |grdff_69                               |     1|
|293   |      \sync0.syncreg.syncregs[2].dff           |grdff_70                               |     1|
|294   |    \syncreg_status[5].syncreg3                |syncreg_47                             |     2|
|295   |      \sync0.syncreg.syncregs[1].dff           |grdff_67                               |     1|
|296   |      \sync0.syncreg.syncregs[2].dff           |grdff_68                               |     1|
|297   |    \syncreg_status[6].syncreg3                |syncreg_48                             |     2|
|298   |      \sync0.syncreg.syncregs[1].dff           |grdff_65                               |     1|
|299   |      \sync0.syncreg.syncregs[2].dff           |grdff_66                               |     1|
|300   |    \syncreg_status[7].syncreg3                |syncreg_49                             |     2|
|301   |      \sync0.syncreg.syncregs[1].dff           |grdff_63                               |     1|
|302   |      \sync0.syncreg.syncregs[2].dff           |grdff_64                               |     1|
|303   |    \syncreg_status[8].syncreg3                |syncreg_50                             |     2|
|304   |      \sync0.syncreg.syncregs[1].dff           |grdff_61                               |     1|
|305   |      \sync0.syncreg.syncregs[2].dff           |grdff_62                               |     1|
|306   |    \syncreg_status[9].syncreg3                |syncreg_51                             |     3|
|307   |      \sync0.syncreg.syncregs[1].dff           |grdff                                  |     1|
|308   |      \sync0.syncreg.syncregs[2].dff           |grdff_60                               |     1|
|309   |    \useclkmux0.clkbuf0                        |techbuf                                |     1|
|310   |      \xil.xil0                                |clkbuf_xilinx_59                       |     1|
|311   |    \useclkmux0.clkbuf01                       |techbuf_52                             |     1|
|312   |      \xil.xil0                                |clkbuf_xilinx                          |     1|
|313   |    \useclkmux0.tecclkmux.clkmux1000           |clkmux                                 |     1|
|314   |      \tec.xil.buf                             |clkmux_unisim_58                       |     1|
|315   |    \useclkmux0.tecclkmux.clkmux1000d          |clkmux_53                              |     1|
|316   |      \tec.xil.buf                             |clkmux_unisim_57                       |     1|
|317   |    \useclkmux0.tecclkmux.clkmux10_100         |clkmux_54                              |     1|
|318   |      \tec.xil.buf                             |clkmux_unisim_56                       |     1|
|319   |    \useclkmux0.tecclkmux.clkmux10_100d        |clkmux_55                              |     1|
|320   |      \tec.xil.buf                             |clkmux_unisim                          |     1|
|321   |  \gpio0.gpb_pads[1].gpb_pad                   |inpad__parameterized1                  |     1|
|322   |    \xcv.x0                                    |unisim_inpad__parameterized1_24        |     1|
|323   |  \gpio0.gpb_pads[2].gpb_pad                   |inpad__parameterized1_5                |     1|
|324   |    \xcv.x0                                    |unisim_inpad__parameterized1_23        |     1|
|325   |  \gpio0.gpb_pads[3].gpb_pad                   |inpad__parameterized1_6                |     1|
|326   |    \xcv.x0                                    |unisim_inpad__parameterized1_22        |     1|
|327   |  \gpio0.gpled_pads[0].gpled_pad               |outpad_7                               |     1|
|328   |    \xcv.x0                                    |unisim_outpad_21                       |     1|
|329   |  \gpio0.gpled_pads[1].gpled_pad               |outpad_8                               |     1|
|330   |    \xcv.x0                                    |unisim_outpad_20                       |     1|
|331   |  \gpio0.gpled_pads[2].gpled_pad               |outpad_9                               |     1|
|332   |    \xcv.x0                                    |unisim_outpad_19                       |     1|
|333   |  \gpio0.gpled_pads[3].gpled_pad               |outpad_10                              |     1|
|334   |    \xcv.x0                                    |unisim_outpad                          |     1|
|335   |  \gpio0.gpsw_pads[0].gpsw_pad                 |inpad__parameterized1_11               |     1|
|336   |    \xcv.x0                                    |unisim_inpad__parameterized1_18        |     1|
|337   |  \gpio0.gpsw_pads[1].gpsw_pad                 |inpad__parameterized1_12               |     1|
|338   |    \xcv.x0                                    |unisim_inpad__parameterized1_17        |     1|
|339   |  \gpio0.gpsw_pads[2].gpsw_pad                 |inpad__parameterized1_13               |     1|
|340   |    \xcv.x0                                    |unisim_inpad__parameterized1_16        |     1|
|341   |  \mig_ahb_gen.ddrc                            |ahb2axi_mig3_arty_a7                   |  2295|
|342   |    bridge                                     |ahb2axi4b                              |  1674|
|343   |      ahb2axibx                                |ahb2axib                               |  1648|
|344   |        wbuffer                                |syncram_2p__parameterized11            |   262|
|345   |          \inf.x0                              |generic_syncram_2p__parameterized3     |   262|
|346   |  \prom_gen.rom128.brom                        |ahbrom128                              |   171|
|347   |  rst1                                         |rstgen                                 |    14|
|348   |  rst_pad                                      |inpad_14                               |     2|
|349   |    \xcv.x0                                    |unisim_inpad                           |     2|
|350   |  sw4_pad                                      |inpad__parameterized1_15               |     1|
|351   |    \xcv.x0                                    |unisim_inpad__parameterized1           |     1|
+------+-----------------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:37 ; elapsed = 00:08:52 . Memory (MB): peak = 4246.164 ; gain = 2602.051 ; free physical = 603 ; free virtual = 34123
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19286 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:12 ; elapsed = 00:08:36 . Memory (MB): peak = 4246.164 ; gain = 2325.551 ; free physical = 4272 ; free virtual = 37901
Synthesis Optimization Complete : Time (s): cpu = 00:08:37 ; elapsed = 00:08:55 . Memory (MB): peak = 4246.164 ; gain = 2602.051 ; free physical = 4295 ; free virtual = 37900
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2574 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, eth0.eth_block.eint_pad/xcv.x0/ttl0.ip, from the path connected to top-level port: eth_int_b 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, eth0.eth_block.erxdv_pad/xcv.x0/ttl0.ip, from the path connected to top-level port: eth_rxctl 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4290.266 ; gain = 0.000 ; free physical = 4036 ; free virtual = 37711
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 4 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAMB16_S36_S36 => RAMB36E1: 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
1110 Infos, 677 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:46 ; elapsed = 00:09:04 . Memory (MB): peak = 4290.266 ; gain = 2905.953 ; free physical = 4200 ; free virtual = 37884
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4290.266 ; gain = 0.000 ; free physical = 4190 ; free virtual = 37875
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/synth_1/noelvmp.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4314.277 ; gain = 24.012 ; free physical = 4074 ; free virtual = 37841
INFO: [runtcl-4] Executing : report_utilization -file noelvmp_utilization_synth.rpt -pb noelvmp_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 24 01:53:55 2023...
