arch                       	circuit        	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem	total_power	routing_power_perc	clock_power_perc	tile_power_perc
k6_frac_N10_mem32K_40nm.xml	ch_intrinsics.v	13ad12d     	success   	     	419                	549                  	287                 	249                   	10          	10           	19     	99    	130        	1           	0       	2087                 	2.82284       	-247.038            	-2.82284            	42            	2259             	11                                    	2041                       	15                               	3.57895            	-313.222 	-3.57895 	0       	0       	0.26     	0.32      	0.66                     	0.07                	65484      	8584        	33580      	0.006296   	0.2854            	0.009754        	0.7049         
k6_frac_N10_mem32K_40nm.xml	diffeq1.v      	13ad12d     	success   	     	1001               	938                  	708                 	299                   	16          	16           	36     	162   	96         	0           	5       	10296                	19.5971       	-1477.51            	-19.5971            	50            	14849            	23                                    	10671                      	22                               	22.4475            	-1752.05 	-22.4475 	0       	0       	0.54     	0.84      	6.33                     	0.66                	69852      	7488        	34072      	0.006868   	0.3898            	0.003413        	0.6068         
