@article{bib1,
    author  = "J. Moreira, M. Moessinger, K. Sasaki, and T. Nakamura",
    title   = "{D}river {S}haring {C}hallenges for DDR4 {H}igh-volume {T}esting with {ATE}",
    year    = "2012",
    journal = "2012 IEEE International Test Conference",
    volume  = "",
    number  = "",
    pages   = "1-10"
}

@article{bib2,
    author  = "P. Bernardi, M. Grosso, M.S. Reorda, and Y. Zhang",
    title   = "A {P}rogrammable {BIST} for DRAM {T}esting and {D}iagnosis",
    year    = "2010",
    journal = "2010 IEEE International Test Conference",
    volume  = "",
    number  = "",
    pages   = "1-10"
}

@article{bib3,
    author  = "Keezer, D. C., T. H. Chen, T. Moon, D. T. Stonecypher, A. Chatterjee, H. W. Choi, S. Y. Kim, and H. Yoo.",
    title   = "An FPGA-based ATE {E}xtension {M}odule for {L}ow-cost {M}ulti-GHz {M}emory {T}est.",
    year    = "2015",
    journal = "2015 20th IEEE European Test Symposium (ETS)",
    volume  = "",
    number  = "",
    pages   = "1-6"
}