/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Aug  4 16:31:33 2010
 *                 MD5 Checksum         27c5a1259680e8176595e9e88d9958c6
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_AUD_FMM_DP_ESR00_H__
#define BCHP_AUD_FMM_DP_ESR00_H__

/***************************************************************************
 *AUD_FMM_DP_ESR00 - FMM_DP Error Status for DSP 0 0
 ***************************************************************************/
#define BCHP_AUD_FMM_DP_ESR00_STATUS             0x00397c00 /* Error Status Register */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET         0x00397c04 /* Error Set Register */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR       0x00397c08 /* Error Clear Register */
#define BCHP_AUD_FMM_DP_ESR00_MASK               0x00397c0c /* Mask Status Register */
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET           0x00397c10 /* Mask Set Register */
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR         0x00397c14 /* Mask Clear Register */

/***************************************************************************
 *STATUS - Error Status Register
 ***************************************************************************/
/* AUD_FMM_DP_ESR00 :: STATUS :: reserved0 [31:30] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_reserved0_MASK                0xc0000000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_reserved0_SHIFT               30

/* AUD_FMM_DP_ESR00 :: STATUS :: VOL_RAMP_DONE5 [29:29] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_VOL_RAMP_DONE5_MASK           0x20000000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_VOL_RAMP_DONE5_SHIFT          29

/* AUD_FMM_DP_ESR00 :: STATUS :: VOL_RAMP_DONE4 [28:28] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_VOL_RAMP_DONE4_MASK           0x10000000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_VOL_RAMP_DONE4_SHIFT          28

/* AUD_FMM_DP_ESR00 :: STATUS :: VOL_RAMP_DONE3 [27:27] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_VOL_RAMP_DONE3_MASK           0x08000000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_VOL_RAMP_DONE3_SHIFT          27

/* AUD_FMM_DP_ESR00 :: STATUS :: VOL_RAMP_DONE2 [26:26] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_VOL_RAMP_DONE2_MASK           0x04000000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_VOL_RAMP_DONE2_SHIFT          26

/* AUD_FMM_DP_ESR00 :: STATUS :: VOL_RAMP_DONE1 [25:25] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_VOL_RAMP_DONE1_MASK           0x02000000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_VOL_RAMP_DONE1_SHIFT          25

/* AUD_FMM_DP_ESR00 :: STATUS :: VOL_RAMP_DONE0 [24:24] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_VOL_RAMP_DONE0_MASK           0x01000000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_VOL_RAMP_DONE0_SHIFT          24

/* AUD_FMM_DP_ESR00 :: STATUS :: reserved1 [23:22] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_reserved1_MASK                0x00c00000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_reserved1_SHIFT               22

/* AUD_FMM_DP_ESR00 :: STATUS :: MIXER5_GRP_ERR [21:21] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_MIXER5_GRP_ERR_MASK           0x00200000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_MIXER5_GRP_ERR_SHIFT          21

/* AUD_FMM_DP_ESR00 :: STATUS :: MIXER4_GRP_ERR [20:20] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_MIXER4_GRP_ERR_MASK           0x00100000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_MIXER4_GRP_ERR_SHIFT          20

/* AUD_FMM_DP_ESR00 :: STATUS :: MIXER3_GRP_ERR [19:19] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_MIXER3_GRP_ERR_MASK           0x00080000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_MIXER3_GRP_ERR_SHIFT          19

/* AUD_FMM_DP_ESR00 :: STATUS :: MIXER2_GRP_ERR [18:18] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_MIXER2_GRP_ERR_MASK           0x00040000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_MIXER2_GRP_ERR_SHIFT          18

/* AUD_FMM_DP_ESR00 :: STATUS :: MIXER1_GRP_ERR [17:17] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_MIXER1_GRP_ERR_MASK           0x00020000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_MIXER1_GRP_ERR_SHIFT          17

/* AUD_FMM_DP_ESR00 :: STATUS :: MIXER0_GRP_ERR [16:16] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_MIXER0_GRP_ERR_MASK           0x00010000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_MIXER0_GRP_ERR_SHIFT          16

/* AUD_FMM_DP_ESR00 :: STATUS :: reserved2 [15:14] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_reserved2_MASK                0x0000c000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_reserved2_SHIFT               14

/* AUD_FMM_DP_ESR00 :: STATUS :: MIXER5_RATE_ERR [13:13] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_MIXER5_RATE_ERR_MASK          0x00002000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_MIXER5_RATE_ERR_SHIFT         13

/* AUD_FMM_DP_ESR00 :: STATUS :: MIXER4_RATE_ERR [12:12] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_MIXER4_RATE_ERR_MASK          0x00001000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_MIXER4_RATE_ERR_SHIFT         12

/* AUD_FMM_DP_ESR00 :: STATUS :: MIXER3_RATE_ERR [11:11] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_MIXER3_RATE_ERR_MASK          0x00000800
#define BCHP_AUD_FMM_DP_ESR00_STATUS_MIXER3_RATE_ERR_SHIFT         11

/* AUD_FMM_DP_ESR00 :: STATUS :: MIXER2_RATE_ERR [10:10] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_MIXER2_RATE_ERR_MASK          0x00000400
#define BCHP_AUD_FMM_DP_ESR00_STATUS_MIXER2_RATE_ERR_SHIFT         10

/* AUD_FMM_DP_ESR00 :: STATUS :: MIXER1_RATE_ERR [09:09] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_MIXER1_RATE_ERR_MASK          0x00000200
#define BCHP_AUD_FMM_DP_ESR00_STATUS_MIXER1_RATE_ERR_SHIFT         9

/* AUD_FMM_DP_ESR00 :: STATUS :: MIXER0_RATE_ERR [08:08] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_MIXER0_RATE_ERR_MASK          0x00000100
#define BCHP_AUD_FMM_DP_ESR00_STATUS_MIXER0_RATE_ERR_SHIFT         8

/* AUD_FMM_DP_ESR00 :: STATUS :: reserved3 [07:06] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_reserved3_MASK                0x000000c0
#define BCHP_AUD_FMM_DP_ESR00_STATUS_reserved3_SHIFT               6

/* AUD_FMM_DP_ESR00 :: STATUS :: UNDERFLOW5 [05:05] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_UNDERFLOW5_MASK               0x00000020
#define BCHP_AUD_FMM_DP_ESR00_STATUS_UNDERFLOW5_SHIFT              5

/* AUD_FMM_DP_ESR00 :: STATUS :: UNDERFLOW4 [04:04] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_UNDERFLOW4_MASK               0x00000010
#define BCHP_AUD_FMM_DP_ESR00_STATUS_UNDERFLOW4_SHIFT              4

/* AUD_FMM_DP_ESR00 :: STATUS :: UNDERFLOW3 [03:03] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_UNDERFLOW3_MASK               0x00000008
#define BCHP_AUD_FMM_DP_ESR00_STATUS_UNDERFLOW3_SHIFT              3

/* AUD_FMM_DP_ESR00 :: STATUS :: UNDERFLOW2 [02:02] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_UNDERFLOW2_MASK               0x00000004
#define BCHP_AUD_FMM_DP_ESR00_STATUS_UNDERFLOW2_SHIFT              2

/* AUD_FMM_DP_ESR00 :: STATUS :: UNDERFLOW1 [01:01] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_UNDERFLOW1_MASK               0x00000002
#define BCHP_AUD_FMM_DP_ESR00_STATUS_UNDERFLOW1_SHIFT              1

/* AUD_FMM_DP_ESR00 :: STATUS :: UNDERFLOW0 [00:00] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_UNDERFLOW0_MASK               0x00000001
#define BCHP_AUD_FMM_DP_ESR00_STATUS_UNDERFLOW0_SHIFT              0

/***************************************************************************
 *STATUS_SET - Error Set Register
 ***************************************************************************/
/* AUD_FMM_DP_ESR00 :: STATUS_SET :: reserved0 [31:30] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_reserved0_MASK            0xc0000000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_reserved0_SHIFT           30

/* AUD_FMM_DP_ESR00 :: STATUS_SET :: VOL_RAMP_DONE5 [29:29] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_VOL_RAMP_DONE5_MASK       0x20000000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_VOL_RAMP_DONE5_SHIFT      29

/* AUD_FMM_DP_ESR00 :: STATUS_SET :: VOL_RAMP_DONE4 [28:28] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_VOL_RAMP_DONE4_MASK       0x10000000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_VOL_RAMP_DONE4_SHIFT      28

/* AUD_FMM_DP_ESR00 :: STATUS_SET :: VOL_RAMP_DONE3 [27:27] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_VOL_RAMP_DONE3_MASK       0x08000000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_VOL_RAMP_DONE3_SHIFT      27

/* AUD_FMM_DP_ESR00 :: STATUS_SET :: VOL_RAMP_DONE2 [26:26] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_VOL_RAMP_DONE2_MASK       0x04000000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_VOL_RAMP_DONE2_SHIFT      26

/* AUD_FMM_DP_ESR00 :: STATUS_SET :: VOL_RAMP_DONE1 [25:25] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_VOL_RAMP_DONE1_MASK       0x02000000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_VOL_RAMP_DONE1_SHIFT      25

/* AUD_FMM_DP_ESR00 :: STATUS_SET :: VOL_RAMP_DONE0 [24:24] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_VOL_RAMP_DONE0_MASK       0x01000000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_VOL_RAMP_DONE0_SHIFT      24

/* AUD_FMM_DP_ESR00 :: STATUS_SET :: reserved1 [23:22] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_reserved1_MASK            0x00c00000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_reserved1_SHIFT           22

/* AUD_FMM_DP_ESR00 :: STATUS_SET :: MIXER5_GRP_ERR [21:21] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_MIXER5_GRP_ERR_MASK       0x00200000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_MIXER5_GRP_ERR_SHIFT      21

/* AUD_FMM_DP_ESR00 :: STATUS_SET :: MIXER4_GRP_ERR [20:20] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_MIXER4_GRP_ERR_MASK       0x00100000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_MIXER4_GRP_ERR_SHIFT      20

/* AUD_FMM_DP_ESR00 :: STATUS_SET :: MIXER3_GRP_ERR [19:19] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_MIXER3_GRP_ERR_MASK       0x00080000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_MIXER3_GRP_ERR_SHIFT      19

/* AUD_FMM_DP_ESR00 :: STATUS_SET :: MIXER2_GRP_ERR [18:18] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_MIXER2_GRP_ERR_MASK       0x00040000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_MIXER2_GRP_ERR_SHIFT      18

/* AUD_FMM_DP_ESR00 :: STATUS_SET :: MIXER1_GRP_ERR [17:17] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_MIXER1_GRP_ERR_MASK       0x00020000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_MIXER1_GRP_ERR_SHIFT      17

/* AUD_FMM_DP_ESR00 :: STATUS_SET :: MIXER0_GRP_ERR [16:16] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_MIXER0_GRP_ERR_MASK       0x00010000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_MIXER0_GRP_ERR_SHIFT      16

/* AUD_FMM_DP_ESR00 :: STATUS_SET :: reserved2 [15:14] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_reserved2_MASK            0x0000c000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_reserved2_SHIFT           14

/* AUD_FMM_DP_ESR00 :: STATUS_SET :: MIXER5_RATE_ERR [13:13] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_MIXER5_RATE_ERR_MASK      0x00002000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_MIXER5_RATE_ERR_SHIFT     13

/* AUD_FMM_DP_ESR00 :: STATUS_SET :: MIXER4_RATE_ERR [12:12] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_MIXER4_RATE_ERR_MASK      0x00001000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_MIXER4_RATE_ERR_SHIFT     12

/* AUD_FMM_DP_ESR00 :: STATUS_SET :: MIXER3_RATE_ERR [11:11] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_MIXER3_RATE_ERR_MASK      0x00000800
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_MIXER3_RATE_ERR_SHIFT     11

/* AUD_FMM_DP_ESR00 :: STATUS_SET :: MIXER2_RATE_ERR [10:10] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_MIXER2_RATE_ERR_MASK      0x00000400
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_MIXER2_RATE_ERR_SHIFT     10

/* AUD_FMM_DP_ESR00 :: STATUS_SET :: MIXER1_RATE_ERR [09:09] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_MIXER1_RATE_ERR_MASK      0x00000200
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_MIXER1_RATE_ERR_SHIFT     9

/* AUD_FMM_DP_ESR00 :: STATUS_SET :: MIXER0_RATE_ERR [08:08] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_MIXER0_RATE_ERR_MASK      0x00000100
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_MIXER0_RATE_ERR_SHIFT     8

/* AUD_FMM_DP_ESR00 :: STATUS_SET :: reserved3 [07:06] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_reserved3_MASK            0x000000c0
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_reserved3_SHIFT           6

/* AUD_FMM_DP_ESR00 :: STATUS_SET :: UNDERFLOW5 [05:05] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_UNDERFLOW5_MASK           0x00000020
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_UNDERFLOW5_SHIFT          5

/* AUD_FMM_DP_ESR00 :: STATUS_SET :: UNDERFLOW4 [04:04] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_UNDERFLOW4_MASK           0x00000010
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_UNDERFLOW4_SHIFT          4

/* AUD_FMM_DP_ESR00 :: STATUS_SET :: UNDERFLOW3 [03:03] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_UNDERFLOW3_MASK           0x00000008
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_UNDERFLOW3_SHIFT          3

/* AUD_FMM_DP_ESR00 :: STATUS_SET :: UNDERFLOW2 [02:02] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_UNDERFLOW2_MASK           0x00000004
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_UNDERFLOW2_SHIFT          2

/* AUD_FMM_DP_ESR00 :: STATUS_SET :: UNDERFLOW1 [01:01] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_UNDERFLOW1_MASK           0x00000002
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_UNDERFLOW1_SHIFT          1

/* AUD_FMM_DP_ESR00 :: STATUS_SET :: UNDERFLOW0 [00:00] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_UNDERFLOW0_MASK           0x00000001
#define BCHP_AUD_FMM_DP_ESR00_STATUS_SET_UNDERFLOW0_SHIFT          0

/***************************************************************************
 *STATUS_CLEAR - Error Clear Register
 ***************************************************************************/
/* AUD_FMM_DP_ESR00 :: STATUS_CLEAR :: reserved0 [31:30] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_reserved0_MASK          0xc0000000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_reserved0_SHIFT         30

/* AUD_FMM_DP_ESR00 :: STATUS_CLEAR :: VOL_RAMP_DONE5 [29:29] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_VOL_RAMP_DONE5_MASK     0x20000000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_VOL_RAMP_DONE5_SHIFT    29

/* AUD_FMM_DP_ESR00 :: STATUS_CLEAR :: VOL_RAMP_DONE4 [28:28] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_VOL_RAMP_DONE4_MASK     0x10000000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_VOL_RAMP_DONE4_SHIFT    28

/* AUD_FMM_DP_ESR00 :: STATUS_CLEAR :: VOL_RAMP_DONE3 [27:27] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_VOL_RAMP_DONE3_MASK     0x08000000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_VOL_RAMP_DONE3_SHIFT    27

/* AUD_FMM_DP_ESR00 :: STATUS_CLEAR :: VOL_RAMP_DONE2 [26:26] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_VOL_RAMP_DONE2_MASK     0x04000000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_VOL_RAMP_DONE2_SHIFT    26

/* AUD_FMM_DP_ESR00 :: STATUS_CLEAR :: VOL_RAMP_DONE1 [25:25] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_VOL_RAMP_DONE1_MASK     0x02000000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_VOL_RAMP_DONE1_SHIFT    25

/* AUD_FMM_DP_ESR00 :: STATUS_CLEAR :: VOL_RAMP_DONE0 [24:24] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_VOL_RAMP_DONE0_MASK     0x01000000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_VOL_RAMP_DONE0_SHIFT    24

/* AUD_FMM_DP_ESR00 :: STATUS_CLEAR :: reserved1 [23:22] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_reserved1_MASK          0x00c00000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_reserved1_SHIFT         22

/* AUD_FMM_DP_ESR00 :: STATUS_CLEAR :: MIXER5_GRP_ERR [21:21] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_MIXER5_GRP_ERR_MASK     0x00200000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_MIXER5_GRP_ERR_SHIFT    21

/* AUD_FMM_DP_ESR00 :: STATUS_CLEAR :: MIXER4_GRP_ERR [20:20] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_MIXER4_GRP_ERR_MASK     0x00100000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_MIXER4_GRP_ERR_SHIFT    20

/* AUD_FMM_DP_ESR00 :: STATUS_CLEAR :: MIXER3_GRP_ERR [19:19] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_MIXER3_GRP_ERR_MASK     0x00080000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_MIXER3_GRP_ERR_SHIFT    19

/* AUD_FMM_DP_ESR00 :: STATUS_CLEAR :: MIXER2_GRP_ERR [18:18] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_MIXER2_GRP_ERR_MASK     0x00040000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_MIXER2_GRP_ERR_SHIFT    18

/* AUD_FMM_DP_ESR00 :: STATUS_CLEAR :: MIXER1_GRP_ERR [17:17] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_MIXER1_GRP_ERR_MASK     0x00020000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_MIXER1_GRP_ERR_SHIFT    17

/* AUD_FMM_DP_ESR00 :: STATUS_CLEAR :: MIXER0_GRP_ERR [16:16] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_MIXER0_GRP_ERR_MASK     0x00010000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_MIXER0_GRP_ERR_SHIFT    16

/* AUD_FMM_DP_ESR00 :: STATUS_CLEAR :: reserved2 [15:14] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_reserved2_MASK          0x0000c000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_reserved2_SHIFT         14

/* AUD_FMM_DP_ESR00 :: STATUS_CLEAR :: MIXER5_RATE_ERR [13:13] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_MIXER5_RATE_ERR_MASK    0x00002000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_MIXER5_RATE_ERR_SHIFT   13

/* AUD_FMM_DP_ESR00 :: STATUS_CLEAR :: MIXER4_RATE_ERR [12:12] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_MIXER4_RATE_ERR_MASK    0x00001000
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_MIXER4_RATE_ERR_SHIFT   12

/* AUD_FMM_DP_ESR00 :: STATUS_CLEAR :: MIXER3_RATE_ERR [11:11] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_MIXER3_RATE_ERR_MASK    0x00000800
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_MIXER3_RATE_ERR_SHIFT   11

/* AUD_FMM_DP_ESR00 :: STATUS_CLEAR :: MIXER2_RATE_ERR [10:10] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_MIXER2_RATE_ERR_MASK    0x00000400
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_MIXER2_RATE_ERR_SHIFT   10

/* AUD_FMM_DP_ESR00 :: STATUS_CLEAR :: MIXER1_RATE_ERR [09:09] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_MIXER1_RATE_ERR_MASK    0x00000200
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_MIXER1_RATE_ERR_SHIFT   9

/* AUD_FMM_DP_ESR00 :: STATUS_CLEAR :: MIXER0_RATE_ERR [08:08] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_MIXER0_RATE_ERR_MASK    0x00000100
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_MIXER0_RATE_ERR_SHIFT   8

/* AUD_FMM_DP_ESR00 :: STATUS_CLEAR :: reserved3 [07:06] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_reserved3_MASK          0x000000c0
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_reserved3_SHIFT         6

/* AUD_FMM_DP_ESR00 :: STATUS_CLEAR :: UNDERFLOW5 [05:05] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_UNDERFLOW5_MASK         0x00000020
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_UNDERFLOW5_SHIFT        5

/* AUD_FMM_DP_ESR00 :: STATUS_CLEAR :: UNDERFLOW4 [04:04] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_UNDERFLOW4_MASK         0x00000010
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_UNDERFLOW4_SHIFT        4

/* AUD_FMM_DP_ESR00 :: STATUS_CLEAR :: UNDERFLOW3 [03:03] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_UNDERFLOW3_MASK         0x00000008
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_UNDERFLOW3_SHIFT        3

/* AUD_FMM_DP_ESR00 :: STATUS_CLEAR :: UNDERFLOW2 [02:02] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_UNDERFLOW2_MASK         0x00000004
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_UNDERFLOW2_SHIFT        2

/* AUD_FMM_DP_ESR00 :: STATUS_CLEAR :: UNDERFLOW1 [01:01] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_UNDERFLOW1_MASK         0x00000002
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_UNDERFLOW1_SHIFT        1

/* AUD_FMM_DP_ESR00 :: STATUS_CLEAR :: UNDERFLOW0 [00:00] */
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_UNDERFLOW0_MASK         0x00000001
#define BCHP_AUD_FMM_DP_ESR00_STATUS_CLEAR_UNDERFLOW0_SHIFT        0

/***************************************************************************
 *MASK - Mask Status Register
 ***************************************************************************/
/* AUD_FMM_DP_ESR00 :: MASK :: reserved0 [31:30] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_reserved0_MASK                  0xc0000000
#define BCHP_AUD_FMM_DP_ESR00_MASK_reserved0_SHIFT                 30

/* AUD_FMM_DP_ESR00 :: MASK :: VOL_RAMP_DONE5 [29:29] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_VOL_RAMP_DONE5_MASK             0x20000000
#define BCHP_AUD_FMM_DP_ESR00_MASK_VOL_RAMP_DONE5_SHIFT            29

/* AUD_FMM_DP_ESR00 :: MASK :: VOL_RAMP_DONE4 [28:28] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_VOL_RAMP_DONE4_MASK             0x10000000
#define BCHP_AUD_FMM_DP_ESR00_MASK_VOL_RAMP_DONE4_SHIFT            28

/* AUD_FMM_DP_ESR00 :: MASK :: VOL_RAMP_DONE3 [27:27] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_VOL_RAMP_DONE3_MASK             0x08000000
#define BCHP_AUD_FMM_DP_ESR00_MASK_VOL_RAMP_DONE3_SHIFT            27

/* AUD_FMM_DP_ESR00 :: MASK :: VOL_RAMP_DONE2 [26:26] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_VOL_RAMP_DONE2_MASK             0x04000000
#define BCHP_AUD_FMM_DP_ESR00_MASK_VOL_RAMP_DONE2_SHIFT            26

/* AUD_FMM_DP_ESR00 :: MASK :: VOL_RAMP_DONE1 [25:25] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_VOL_RAMP_DONE1_MASK             0x02000000
#define BCHP_AUD_FMM_DP_ESR00_MASK_VOL_RAMP_DONE1_SHIFT            25

/* AUD_FMM_DP_ESR00 :: MASK :: VOL_RAMP_DONE0 [24:24] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_VOL_RAMP_DONE0_MASK             0x01000000
#define BCHP_AUD_FMM_DP_ESR00_MASK_VOL_RAMP_DONE0_SHIFT            24

/* AUD_FMM_DP_ESR00 :: MASK :: reserved1 [23:22] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_reserved1_MASK                  0x00c00000
#define BCHP_AUD_FMM_DP_ESR00_MASK_reserved1_SHIFT                 22

/* AUD_FMM_DP_ESR00 :: MASK :: MIXER5_GRP_ERR [21:21] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_MIXER5_GRP_ERR_MASK             0x00200000
#define BCHP_AUD_FMM_DP_ESR00_MASK_MIXER5_GRP_ERR_SHIFT            21

/* AUD_FMM_DP_ESR00 :: MASK :: MIXER4_GRP_ERR [20:20] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_MIXER4_GRP_ERR_MASK             0x00100000
#define BCHP_AUD_FMM_DP_ESR00_MASK_MIXER4_GRP_ERR_SHIFT            20

/* AUD_FMM_DP_ESR00 :: MASK :: MIXER3_GRP_ERR [19:19] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_MIXER3_GRP_ERR_MASK             0x00080000
#define BCHP_AUD_FMM_DP_ESR00_MASK_MIXER3_GRP_ERR_SHIFT            19

/* AUD_FMM_DP_ESR00 :: MASK :: MIXER2_GRP_ERR [18:18] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_MIXER2_GRP_ERR_MASK             0x00040000
#define BCHP_AUD_FMM_DP_ESR00_MASK_MIXER2_GRP_ERR_SHIFT            18

/* AUD_FMM_DP_ESR00 :: MASK :: MIXER1_GRP_ERR [17:17] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_MIXER1_GRP_ERR_MASK             0x00020000
#define BCHP_AUD_FMM_DP_ESR00_MASK_MIXER1_GRP_ERR_SHIFT            17

/* AUD_FMM_DP_ESR00 :: MASK :: MIXER0_GRP_ERR [16:16] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_MIXER0_GRP_ERR_MASK             0x00010000
#define BCHP_AUD_FMM_DP_ESR00_MASK_MIXER0_GRP_ERR_SHIFT            16

/* AUD_FMM_DP_ESR00 :: MASK :: reserved2 [15:14] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_reserved2_MASK                  0x0000c000
#define BCHP_AUD_FMM_DP_ESR00_MASK_reserved2_SHIFT                 14

/* AUD_FMM_DP_ESR00 :: MASK :: MIXER5_RATE_ERR [13:13] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_MIXER5_RATE_ERR_MASK            0x00002000
#define BCHP_AUD_FMM_DP_ESR00_MASK_MIXER5_RATE_ERR_SHIFT           13

/* AUD_FMM_DP_ESR00 :: MASK :: MIXER4_RATE_ERR [12:12] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_MIXER4_RATE_ERR_MASK            0x00001000
#define BCHP_AUD_FMM_DP_ESR00_MASK_MIXER4_RATE_ERR_SHIFT           12

/* AUD_FMM_DP_ESR00 :: MASK :: MIXER3_RATE_ERR [11:11] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_MIXER3_RATE_ERR_MASK            0x00000800
#define BCHP_AUD_FMM_DP_ESR00_MASK_MIXER3_RATE_ERR_SHIFT           11

/* AUD_FMM_DP_ESR00 :: MASK :: MIXER2_RATE_ERR [10:10] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_MIXER2_RATE_ERR_MASK            0x00000400
#define BCHP_AUD_FMM_DP_ESR00_MASK_MIXER2_RATE_ERR_SHIFT           10

/* AUD_FMM_DP_ESR00 :: MASK :: MIXER1_RATE_ERR [09:09] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_MIXER1_RATE_ERR_MASK            0x00000200
#define BCHP_AUD_FMM_DP_ESR00_MASK_MIXER1_RATE_ERR_SHIFT           9

/* AUD_FMM_DP_ESR00 :: MASK :: MIXER0_RATE_ERR [08:08] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_MIXER0_RATE_ERR_MASK            0x00000100
#define BCHP_AUD_FMM_DP_ESR00_MASK_MIXER0_RATE_ERR_SHIFT           8

/* AUD_FMM_DP_ESR00 :: MASK :: reserved3 [07:06] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_reserved3_MASK                  0x000000c0
#define BCHP_AUD_FMM_DP_ESR00_MASK_reserved3_SHIFT                 6

/* AUD_FMM_DP_ESR00 :: MASK :: UNDERFLOW5 [05:05] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_UNDERFLOW5_MASK                 0x00000020
#define BCHP_AUD_FMM_DP_ESR00_MASK_UNDERFLOW5_SHIFT                5

/* AUD_FMM_DP_ESR00 :: MASK :: UNDERFLOW4 [04:04] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_UNDERFLOW4_MASK                 0x00000010
#define BCHP_AUD_FMM_DP_ESR00_MASK_UNDERFLOW4_SHIFT                4

/* AUD_FMM_DP_ESR00 :: MASK :: UNDERFLOW3 [03:03] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_UNDERFLOW3_MASK                 0x00000008
#define BCHP_AUD_FMM_DP_ESR00_MASK_UNDERFLOW3_SHIFT                3

/* AUD_FMM_DP_ESR00 :: MASK :: UNDERFLOW2 [02:02] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_UNDERFLOW2_MASK                 0x00000004
#define BCHP_AUD_FMM_DP_ESR00_MASK_UNDERFLOW2_SHIFT                2

/* AUD_FMM_DP_ESR00 :: MASK :: UNDERFLOW1 [01:01] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_UNDERFLOW1_MASK                 0x00000002
#define BCHP_AUD_FMM_DP_ESR00_MASK_UNDERFLOW1_SHIFT                1

/* AUD_FMM_DP_ESR00 :: MASK :: UNDERFLOW0 [00:00] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_UNDERFLOW0_MASK                 0x00000001
#define BCHP_AUD_FMM_DP_ESR00_MASK_UNDERFLOW0_SHIFT                0

/***************************************************************************
 *MASK_SET - Mask Set Register
 ***************************************************************************/
/* AUD_FMM_DP_ESR00 :: MASK_SET :: reserved0 [31:30] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_reserved0_MASK              0xc0000000
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_reserved0_SHIFT             30

/* AUD_FMM_DP_ESR00 :: MASK_SET :: VOL_RAMP_DONE5 [29:29] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_VOL_RAMP_DONE5_MASK         0x20000000
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_VOL_RAMP_DONE5_SHIFT        29

/* AUD_FMM_DP_ESR00 :: MASK_SET :: VOL_RAMP_DONE4 [28:28] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_VOL_RAMP_DONE4_MASK         0x10000000
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_VOL_RAMP_DONE4_SHIFT        28

/* AUD_FMM_DP_ESR00 :: MASK_SET :: VOL_RAMP_DONE3 [27:27] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_VOL_RAMP_DONE3_MASK         0x08000000
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_VOL_RAMP_DONE3_SHIFT        27

/* AUD_FMM_DP_ESR00 :: MASK_SET :: VOL_RAMP_DONE2 [26:26] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_VOL_RAMP_DONE2_MASK         0x04000000
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_VOL_RAMP_DONE2_SHIFT        26

/* AUD_FMM_DP_ESR00 :: MASK_SET :: VOL_RAMP_DONE1 [25:25] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_VOL_RAMP_DONE1_MASK         0x02000000
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_VOL_RAMP_DONE1_SHIFT        25

/* AUD_FMM_DP_ESR00 :: MASK_SET :: VOL_RAMP_DONE0 [24:24] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_VOL_RAMP_DONE0_MASK         0x01000000
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_VOL_RAMP_DONE0_SHIFT        24

/* AUD_FMM_DP_ESR00 :: MASK_SET :: reserved1 [23:22] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_reserved1_MASK              0x00c00000
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_reserved1_SHIFT             22

/* AUD_FMM_DP_ESR00 :: MASK_SET :: MIXER5_GRP_ERR [21:21] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_MIXER5_GRP_ERR_MASK         0x00200000
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_MIXER5_GRP_ERR_SHIFT        21

/* AUD_FMM_DP_ESR00 :: MASK_SET :: MIXER4_GRP_ERR [20:20] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_MIXER4_GRP_ERR_MASK         0x00100000
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_MIXER4_GRP_ERR_SHIFT        20

/* AUD_FMM_DP_ESR00 :: MASK_SET :: MIXER3_GRP_ERR [19:19] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_MIXER3_GRP_ERR_MASK         0x00080000
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_MIXER3_GRP_ERR_SHIFT        19

/* AUD_FMM_DP_ESR00 :: MASK_SET :: MIXER2_GRP_ERR [18:18] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_MIXER2_GRP_ERR_MASK         0x00040000
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_MIXER2_GRP_ERR_SHIFT        18

/* AUD_FMM_DP_ESR00 :: MASK_SET :: MIXER1_GRP_ERR [17:17] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_MIXER1_GRP_ERR_MASK         0x00020000
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_MIXER1_GRP_ERR_SHIFT        17

/* AUD_FMM_DP_ESR00 :: MASK_SET :: MIXER0_GRP_ERR [16:16] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_MIXER0_GRP_ERR_MASK         0x00010000
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_MIXER0_GRP_ERR_SHIFT        16

/* AUD_FMM_DP_ESR00 :: MASK_SET :: reserved2 [15:14] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_reserved2_MASK              0x0000c000
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_reserved2_SHIFT             14

/* AUD_FMM_DP_ESR00 :: MASK_SET :: MIXER5_RATE_ERR [13:13] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_MIXER5_RATE_ERR_MASK        0x00002000
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_MIXER5_RATE_ERR_SHIFT       13

/* AUD_FMM_DP_ESR00 :: MASK_SET :: MIXER4_RATE_ERR [12:12] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_MIXER4_RATE_ERR_MASK        0x00001000
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_MIXER4_RATE_ERR_SHIFT       12

/* AUD_FMM_DP_ESR00 :: MASK_SET :: MIXER3_RATE_ERR [11:11] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_MIXER3_RATE_ERR_MASK        0x00000800
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_MIXER3_RATE_ERR_SHIFT       11

/* AUD_FMM_DP_ESR00 :: MASK_SET :: MIXER2_RATE_ERR [10:10] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_MIXER2_RATE_ERR_MASK        0x00000400
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_MIXER2_RATE_ERR_SHIFT       10

/* AUD_FMM_DP_ESR00 :: MASK_SET :: MIXER1_RATE_ERR [09:09] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_MIXER1_RATE_ERR_MASK        0x00000200
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_MIXER1_RATE_ERR_SHIFT       9

/* AUD_FMM_DP_ESR00 :: MASK_SET :: MIXER0_RATE_ERR [08:08] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_MIXER0_RATE_ERR_MASK        0x00000100
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_MIXER0_RATE_ERR_SHIFT       8

/* AUD_FMM_DP_ESR00 :: MASK_SET :: reserved3 [07:06] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_reserved3_MASK              0x000000c0
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_reserved3_SHIFT             6

/* AUD_FMM_DP_ESR00 :: MASK_SET :: UNDERFLOW5 [05:05] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_UNDERFLOW5_MASK             0x00000020
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_UNDERFLOW5_SHIFT            5

/* AUD_FMM_DP_ESR00 :: MASK_SET :: UNDERFLOW4 [04:04] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_UNDERFLOW4_MASK             0x00000010
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_UNDERFLOW4_SHIFT            4

/* AUD_FMM_DP_ESR00 :: MASK_SET :: UNDERFLOW3 [03:03] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_UNDERFLOW3_MASK             0x00000008
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_UNDERFLOW3_SHIFT            3

/* AUD_FMM_DP_ESR00 :: MASK_SET :: UNDERFLOW2 [02:02] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_UNDERFLOW2_MASK             0x00000004
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_UNDERFLOW2_SHIFT            2

/* AUD_FMM_DP_ESR00 :: MASK_SET :: UNDERFLOW1 [01:01] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_UNDERFLOW1_MASK             0x00000002
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_UNDERFLOW1_SHIFT            1

/* AUD_FMM_DP_ESR00 :: MASK_SET :: UNDERFLOW0 [00:00] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_UNDERFLOW0_MASK             0x00000001
#define BCHP_AUD_FMM_DP_ESR00_MASK_SET_UNDERFLOW0_SHIFT            0

/***************************************************************************
 *MASK_CLEAR - Mask Clear Register
 ***************************************************************************/
/* AUD_FMM_DP_ESR00 :: MASK_CLEAR :: reserved0 [31:30] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_reserved0_MASK            0xc0000000
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_reserved0_SHIFT           30

/* AUD_FMM_DP_ESR00 :: MASK_CLEAR :: VOL_RAMP_DONE5 [29:29] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_VOL_RAMP_DONE5_MASK       0x20000000
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_VOL_RAMP_DONE5_SHIFT      29

/* AUD_FMM_DP_ESR00 :: MASK_CLEAR :: VOL_RAMP_DONE4 [28:28] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_VOL_RAMP_DONE4_MASK       0x10000000
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_VOL_RAMP_DONE4_SHIFT      28

/* AUD_FMM_DP_ESR00 :: MASK_CLEAR :: VOL_RAMP_DONE3 [27:27] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_VOL_RAMP_DONE3_MASK       0x08000000
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_VOL_RAMP_DONE3_SHIFT      27

/* AUD_FMM_DP_ESR00 :: MASK_CLEAR :: VOL_RAMP_DONE2 [26:26] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_VOL_RAMP_DONE2_MASK       0x04000000
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_VOL_RAMP_DONE2_SHIFT      26

/* AUD_FMM_DP_ESR00 :: MASK_CLEAR :: VOL_RAMP_DONE1 [25:25] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_VOL_RAMP_DONE1_MASK       0x02000000
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_VOL_RAMP_DONE1_SHIFT      25

/* AUD_FMM_DP_ESR00 :: MASK_CLEAR :: VOL_RAMP_DONE0 [24:24] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_VOL_RAMP_DONE0_MASK       0x01000000
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_VOL_RAMP_DONE0_SHIFT      24

/* AUD_FMM_DP_ESR00 :: MASK_CLEAR :: reserved1 [23:22] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_reserved1_MASK            0x00c00000
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_reserved1_SHIFT           22

/* AUD_FMM_DP_ESR00 :: MASK_CLEAR :: MIXER5_GRP_ERR [21:21] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_MIXER5_GRP_ERR_MASK       0x00200000
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_MIXER5_GRP_ERR_SHIFT      21

/* AUD_FMM_DP_ESR00 :: MASK_CLEAR :: MIXER4_GRP_ERR [20:20] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_MIXER4_GRP_ERR_MASK       0x00100000
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_MIXER4_GRP_ERR_SHIFT      20

/* AUD_FMM_DP_ESR00 :: MASK_CLEAR :: MIXER3_GRP_ERR [19:19] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_MIXER3_GRP_ERR_MASK       0x00080000
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_MIXER3_GRP_ERR_SHIFT      19

/* AUD_FMM_DP_ESR00 :: MASK_CLEAR :: MIXER2_GRP_ERR [18:18] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_MIXER2_GRP_ERR_MASK       0x00040000
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_MIXER2_GRP_ERR_SHIFT      18

/* AUD_FMM_DP_ESR00 :: MASK_CLEAR :: MIXER1_GRP_ERR [17:17] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_MIXER1_GRP_ERR_MASK       0x00020000
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_MIXER1_GRP_ERR_SHIFT      17

/* AUD_FMM_DP_ESR00 :: MASK_CLEAR :: MIXER0_GRP_ERR [16:16] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_MIXER0_GRP_ERR_MASK       0x00010000
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_MIXER0_GRP_ERR_SHIFT      16

/* AUD_FMM_DP_ESR00 :: MASK_CLEAR :: reserved2 [15:14] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_reserved2_MASK            0x0000c000
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_reserved2_SHIFT           14

/* AUD_FMM_DP_ESR00 :: MASK_CLEAR :: MIXER5_RATE_ERR [13:13] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_MIXER5_RATE_ERR_MASK      0x00002000
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_MIXER5_RATE_ERR_SHIFT     13

/* AUD_FMM_DP_ESR00 :: MASK_CLEAR :: MIXER4_RATE_ERR [12:12] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_MIXER4_RATE_ERR_MASK      0x00001000
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_MIXER4_RATE_ERR_SHIFT     12

/* AUD_FMM_DP_ESR00 :: MASK_CLEAR :: MIXER3_RATE_ERR [11:11] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_MIXER3_RATE_ERR_MASK      0x00000800
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_MIXER3_RATE_ERR_SHIFT     11

/* AUD_FMM_DP_ESR00 :: MASK_CLEAR :: MIXER2_RATE_ERR [10:10] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_MIXER2_RATE_ERR_MASK      0x00000400
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_MIXER2_RATE_ERR_SHIFT     10

/* AUD_FMM_DP_ESR00 :: MASK_CLEAR :: MIXER1_RATE_ERR [09:09] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_MIXER1_RATE_ERR_MASK      0x00000200
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_MIXER1_RATE_ERR_SHIFT     9

/* AUD_FMM_DP_ESR00 :: MASK_CLEAR :: MIXER0_RATE_ERR [08:08] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_MIXER0_RATE_ERR_MASK      0x00000100
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_MIXER0_RATE_ERR_SHIFT     8

/* AUD_FMM_DP_ESR00 :: MASK_CLEAR :: reserved3 [07:06] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_reserved3_MASK            0x000000c0
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_reserved3_SHIFT           6

/* AUD_FMM_DP_ESR00 :: MASK_CLEAR :: UNDERFLOW5 [05:05] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_UNDERFLOW5_MASK           0x00000020
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_UNDERFLOW5_SHIFT          5

/* AUD_FMM_DP_ESR00 :: MASK_CLEAR :: UNDERFLOW4 [04:04] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_UNDERFLOW4_MASK           0x00000010
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_UNDERFLOW4_SHIFT          4

/* AUD_FMM_DP_ESR00 :: MASK_CLEAR :: UNDERFLOW3 [03:03] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_UNDERFLOW3_MASK           0x00000008
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_UNDERFLOW3_SHIFT          3

/* AUD_FMM_DP_ESR00 :: MASK_CLEAR :: UNDERFLOW2 [02:02] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_UNDERFLOW2_MASK           0x00000004
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_UNDERFLOW2_SHIFT          2

/* AUD_FMM_DP_ESR00 :: MASK_CLEAR :: UNDERFLOW1 [01:01] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_UNDERFLOW1_MASK           0x00000002
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_UNDERFLOW1_SHIFT          1

/* AUD_FMM_DP_ESR00 :: MASK_CLEAR :: UNDERFLOW0 [00:00] */
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_UNDERFLOW0_MASK           0x00000001
#define BCHP_AUD_FMM_DP_ESR00_MASK_CLEAR_UNDERFLOW0_SHIFT          0

#endif /* #ifndef BCHP_AUD_FMM_DP_ESR00_H__ */

/* End of File */
