
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27668
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1013.832 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_1' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/button_conditioner_1.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_11' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/pipeline_11.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_11' (1#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/pipeline_11.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_1' (2#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/button_conditioner_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_2' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_2' (3#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'play_counter_3' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/play_counter_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_12' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/counter_12.v:14]
	Parameter SIZE bound to: 3'b100 
	Parameter DIV bound to: 5'b11011 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 28'b0111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_12' (4#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/counter_12.v:14]
INFO: [Synth 8-6155] done synthesizing module 'play_counter_3' (5#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/play_counter_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'rng_sequence_4' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/rng_sequence_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_13' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/pn_gen_13.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_13' (6#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/pn_gen_13.v:11]
INFO: [Synth 8-6157] synthesizing module 'sig_selector_14' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/sig_selector_14.v:13]
	Parameter DUP bound to: 1'b1 
	Parameter SPLIT bound to: 1'b0 
	Parameter NOTES bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'sig_selector_14' (7#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/sig_selector_14.v:13]
INFO: [Synth 8-6155] done synthesizing module 'rng_sequence_4' (8#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/rng_sequence_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'whale_5' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/whale_5.v:7]
	Parameter GENERATE_BUZZER_SEQUENCE_state bound to: 5'b00000 
	Parameter GENERATE_LED_SEQUENCE_state bound to: 5'b00001 
	Parameter GENERATE_FINAL_SEQUENCE_state bound to: 5'b00010 
	Parameter PLAY_SEQUENCE_state bound to: 5'b00011 
	Parameter IDLE_state bound to: 5'b00100 
	Parameter BLUE_SHIFT_state bound to: 5'b00101 
	Parameter GREEN_SHIFT_state bound to: 5'b00110 
	Parameter RED_SHIFT_state bound to: 5'b00111 
	Parameter YELLOW_SHIFT_state bound to: 5'b01000 
	Parameter BUTTON_COUNTER_state bound to: 5'b01001 
	Parameter GREEN_ADD_state bound to: 5'b01010 
	Parameter RED_ADD_state bound to: 5'b01011 
	Parameter YELLOW_ADD_state bound to: 5'b01100 
	Parameter RESET_LED_SEQUENCE_state bound to: 5'b01101 
	Parameter RESET_BUZZER_SEQUENCE_state bound to: 5'b01110 
	Parameter COMPUTE_CORRECT_state bound to: 5'b01111 
	Parameter CHECK_CORRECT_state bound to: 5'b10000 
	Parameter PLAYER_SCORE_ADD_state bound to: 5'b10001 
	Parameter GAME_OVER_state bound to: 5'b10010 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/whale_5.v:70]
INFO: [Synth 8-6155] done synthesizing module 'whale_5' (9#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/whale_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_6' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/regfile_6.v:7]
INFO: [Synth 8-6155] done synthesizing module 'regfile_6' (10#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/regfile_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_7' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/multi_seven_seg_7.v:12]
	Parameter DIGITS bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'counter_15' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/counter_15.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 3'b001 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 19'b0011111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_15' (11#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/counter_15.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_16' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/seven_seg_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_16' (12#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/seven_seg_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_17' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/decoder_17.v:11]
	Parameter WIDTH bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'decoder_17' (13#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/decoder_17.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_7' (14#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/multi_seven_seg_7.v:12]
INFO: [Synth 8-6157] synthesizing module 'alu16_8' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/alu16_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'ytoystar_18' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/ytoystar_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'ytoystar_18' (15#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/ytoystar_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteen_bit_adder_19' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/sixteen_bit_adder_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'full_adder_25' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/full_adder_25.v:7]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_25' (16#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/full_adder_25.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_bit_adder_19' (17#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/sixteen_bit_adder_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare16_20' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/compare16_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare16_20' (18#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/compare16_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'shift16_21' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/shift16_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'shiftleft16_26' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/shiftleft16_26.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/shiftleft16_26.v:21]
INFO: [Synth 8-226] default block is never used [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/shiftleft16_26.v:34]
INFO: [Synth 8-226] default block is never used [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/shiftleft16_26.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/shiftleft16_26.v:60]
INFO: [Synth 8-6155] done synthesizing module 'shiftleft16_26' (19#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/shiftleft16_26.v:7]
INFO: [Synth 8-6157] synthesizing module 'shiftright16_27' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/shiftright16_27.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/shiftright16_27.v:24]
INFO: [Synth 8-226] default block is never used [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/shiftright16_27.v:36]
INFO: [Synth 8-226] default block is never used [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/shiftright16_27.v:49]
INFO: [Synth 8-226] default block is never used [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/shiftright16_27.v:62]
INFO: [Synth 8-226] default block is never used [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/shiftright16_27.v:75]
INFO: [Synth 8-6155] done synthesizing module 'shiftright16_27' (20#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/shiftright16_27.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/shift16_21.v:43]
INFO: [Synth 8-6155] done synthesizing module 'shift16_21' (21#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/shift16_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'boole16_22' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/boole16_22.v:7]
INFO: [Synth 8-6157] synthesizing module 'mux4_28' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/mux4_28.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/mux4_28.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux4_28' (22#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/mux4_28.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boole16_22' (23#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/boole16_22.v:7]
INFO: [Synth 8-6157] synthesizing module 'find_zvn_23' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/find_zvn_23.v:7]
INFO: [Synth 8-6155] done synthesizing module 'find_zvn_23' (24#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/find_zvn_23.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/alu16_8.v:141]
INFO: [Synth 8-6155] done synthesizing module 'alu16_8' (25#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/alu16_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'play_notes_9' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/play_notes_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'sig_selector_24' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/sig_selector_24.v:13]
	Parameter DUP bound to: 1'b0 
	Parameter SPLIT bound to: 1'b1 
	Parameter NOTES bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'sig_selector_24' (26#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/sig_selector_24.v:13]
INFO: [Synth 8-6155] done synthesizing module 'play_notes_9' (27#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/play_notes_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_10' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/decimal_counter_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_10' (28#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/decimal_counter_10.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/au_top_0.v:312]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (29#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1013.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1013.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1013.832 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1013.832 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/constraint/au_custom.xdc]
Finished Parsing XDC File [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/constraint/au_custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/constraint/au_custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1013.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1013.832 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1013.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1013.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1013.832 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'whale_5'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1013.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 13    
	   4 Input   16 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 2     
	  20 Input    6 Bit        Muxes := 1     
	  20 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	  20 Input    3 Bit        Muxes := 3     
	  20 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 10    
	  20 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP alu/out0, operation Mode is: A*B.
DSP Report: operator alu/out0 is absorbed into DSP alu/out0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 1013.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu16_8     | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 1013.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:01:39 . Memory (MB): peak = 1064.625 ; gain = 50.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:35 ; elapsed = 00:01:41 . Memory (MB): peak = 1074.668 ; gain = 60.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:45 ; elapsed = 00:01:51 . Memory (MB): peak = 1074.668 ; gain = 60.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:45 ; elapsed = 00:01:51 . Memory (MB): peak = 1074.668 ; gain = 60.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:45 ; elapsed = 00:01:51 . Memory (MB): peak = 1074.668 ; gain = 60.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:45 ; elapsed = 00:01:51 . Memory (MB): peak = 1074.668 ; gain = 60.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:45 ; elapsed = 00:01:51 . Memory (MB): peak = 1074.668 ; gain = 60.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:45 ; elapsed = 00:01:51 . Memory (MB): peak = 1074.668 ; gain = 60.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    37|
|3     |LUT1   |    18|
|4     |LUT2   |    25|
|5     |LUT3   |    29|
|6     |LUT4   |    42|
|7     |LUT5   |   139|
|8     |LUT6   |   178|
|9     |MUXF7  |    17|
|10    |FDRE   |   351|
|11    |FDSE   |    58|
|12    |IBUF   |     7|
|13    |OBUF   |    51|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:45 ; elapsed = 00:01:51 . Memory (MB): peak = 1074.668 ; gain = 60.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:20 ; elapsed = 00:01:43 . Memory (MB): peak = 1074.668 ; gain = 60.836
Synthesis Optimization Complete : Time (s): cpu = 00:01:45 ; elapsed = 00:01:51 . Memory (MB): peak = 1074.668 ; gain = 60.836
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1077.520 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1077.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:02:11 . Memory (MB): peak = 1077.520 ; gain = 63.688
INFO: [Common 17-1381] The checkpoint 'C:/Users/JK/Desktop/Comp Struct/Alchitry Au/FPGA-Game-Struct/work/vivado/FPGA-Game-Struct/FPGA-Game-Struct.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  3 06:18:45 2020...
