Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Aug 31 09:19:21 2024
| Host         : honer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_logic_timing_summary_routed.rpt -pb system_logic_timing_summary_routed.pb -rpx system_logic_timing_summary_routed.rpx -warn_on_violation
| Design       : system_logic
| Device       : 7a75t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     6           
TIMING-18  Warning           Missing input or output delay   27          
TIMING-20  Warning           Non-clocked latch               32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (102)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (8)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (102)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: identity_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pswd_reg/left_shift_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pswd_reg/left_shift_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_ERZP/KOUT_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_ERZP1/KOUT_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_ERZP2/KOUT_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.363        0.000                      0                  494        0.121        0.000                      0                  494        9.500        0.000                       0                   261  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.363        0.000                      0                  494        0.121        0.000                      0                  494        9.500        0.000                       0                   261  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.363ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1s_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.212ns  (logic 0.752ns (23.411%)  route 2.460ns (76.589%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 24.443 - 20.000 ) 
    Source Clock Delay      (SCD):    4.706ns = ( 14.706 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.440    14.706    u_timer/clk_IBUF_BUFG
    SLICE_X80Y71         FDRE                                         r  u_timer/lastone_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y71         FDRE (Prop_fdre_C_Q)         0.437    15.143 r  u_timer/lastone_reg[1]/Q
                         net (fo=2, routed)           0.557    15.699    u_timer/lastone[1]
    SLICE_X80Y71         LUT6 (Prop_lut6_I2_O)        0.105    15.804 r  u_timer/cnt_1ms[31]_i_12/O
                         net (fo=1, routed)           0.518    16.322    u_timer/cnt_1ms[31]_i_12_n_0
    SLICE_X80Y71         LUT6 (Prop_lut6_I0_O)        0.105    16.427 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=3, routed)           0.710    17.137    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X88Y70         LUT6 (Prop_lut6_I5_O)        0.105    17.242 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.676    17.918    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X87Y75         FDRE                                         r  u_timer/cnt_1s_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.337    24.443    u_timer/clk_IBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  u_timer/cnt_1s_reg[20]/C
                         clock pessimism              0.225    24.669    
                         clock uncertainty           -0.035    24.633    
    SLICE_X87Y75         FDRE (Setup_fdre_C_R)       -0.352    24.281    u_timer/cnt_1s_reg[20]
  -------------------------------------------------------------------
                         required time                         24.281    
                         arrival time                         -17.918    
  -------------------------------------------------------------------
                         slack                                  6.363    

Slack (MET) :             6.363ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1s_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.212ns  (logic 0.752ns (23.411%)  route 2.460ns (76.589%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 24.443 - 20.000 ) 
    Source Clock Delay      (SCD):    4.706ns = ( 14.706 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.440    14.706    u_timer/clk_IBUF_BUFG
    SLICE_X80Y71         FDRE                                         r  u_timer/lastone_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y71         FDRE (Prop_fdre_C_Q)         0.437    15.143 r  u_timer/lastone_reg[1]/Q
                         net (fo=2, routed)           0.557    15.699    u_timer/lastone[1]
    SLICE_X80Y71         LUT6 (Prop_lut6_I2_O)        0.105    15.804 r  u_timer/cnt_1ms[31]_i_12/O
                         net (fo=1, routed)           0.518    16.322    u_timer/cnt_1ms[31]_i_12_n_0
    SLICE_X80Y71         LUT6 (Prop_lut6_I0_O)        0.105    16.427 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=3, routed)           0.710    17.137    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X88Y70         LUT6 (Prop_lut6_I5_O)        0.105    17.242 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.676    17.918    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X87Y75         FDRE                                         r  u_timer/cnt_1s_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.337    24.443    u_timer/clk_IBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  u_timer/cnt_1s_reg[21]/C
                         clock pessimism              0.225    24.669    
                         clock uncertainty           -0.035    24.633    
    SLICE_X87Y75         FDRE (Setup_fdre_C_R)       -0.352    24.281    u_timer/cnt_1s_reg[21]
  -------------------------------------------------------------------
                         required time                         24.281    
                         arrival time                         -17.918    
  -------------------------------------------------------------------
                         slack                                  6.363    

Slack (MET) :             6.363ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1s_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.212ns  (logic 0.752ns (23.411%)  route 2.460ns (76.589%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 24.443 - 20.000 ) 
    Source Clock Delay      (SCD):    4.706ns = ( 14.706 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.440    14.706    u_timer/clk_IBUF_BUFG
    SLICE_X80Y71         FDRE                                         r  u_timer/lastone_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y71         FDRE (Prop_fdre_C_Q)         0.437    15.143 r  u_timer/lastone_reg[1]/Q
                         net (fo=2, routed)           0.557    15.699    u_timer/lastone[1]
    SLICE_X80Y71         LUT6 (Prop_lut6_I2_O)        0.105    15.804 r  u_timer/cnt_1ms[31]_i_12/O
                         net (fo=1, routed)           0.518    16.322    u_timer/cnt_1ms[31]_i_12_n_0
    SLICE_X80Y71         LUT6 (Prop_lut6_I0_O)        0.105    16.427 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=3, routed)           0.710    17.137    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X88Y70         LUT6 (Prop_lut6_I5_O)        0.105    17.242 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.676    17.918    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X87Y75         FDRE                                         r  u_timer/cnt_1s_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.337    24.443    u_timer/clk_IBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  u_timer/cnt_1s_reg[22]/C
                         clock pessimism              0.225    24.669    
                         clock uncertainty           -0.035    24.633    
    SLICE_X87Y75         FDRE (Setup_fdre_C_R)       -0.352    24.281    u_timer/cnt_1s_reg[22]
  -------------------------------------------------------------------
                         required time                         24.281    
                         arrival time                         -17.918    
  -------------------------------------------------------------------
                         slack                                  6.363    

Slack (MET) :             6.363ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1s_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.212ns  (logic 0.752ns (23.411%)  route 2.460ns (76.589%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 24.443 - 20.000 ) 
    Source Clock Delay      (SCD):    4.706ns = ( 14.706 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.440    14.706    u_timer/clk_IBUF_BUFG
    SLICE_X80Y71         FDRE                                         r  u_timer/lastone_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y71         FDRE (Prop_fdre_C_Q)         0.437    15.143 r  u_timer/lastone_reg[1]/Q
                         net (fo=2, routed)           0.557    15.699    u_timer/lastone[1]
    SLICE_X80Y71         LUT6 (Prop_lut6_I2_O)        0.105    15.804 r  u_timer/cnt_1ms[31]_i_12/O
                         net (fo=1, routed)           0.518    16.322    u_timer/cnt_1ms[31]_i_12_n_0
    SLICE_X80Y71         LUT6 (Prop_lut6_I0_O)        0.105    16.427 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=3, routed)           0.710    17.137    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X88Y70         LUT6 (Prop_lut6_I5_O)        0.105    17.242 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.676    17.918    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X87Y75         FDRE                                         r  u_timer/cnt_1s_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.337    24.443    u_timer/clk_IBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  u_timer/cnt_1s_reg[23]/C
                         clock pessimism              0.225    24.669    
                         clock uncertainty           -0.035    24.633    
    SLICE_X87Y75         FDRE (Setup_fdre_C_R)       -0.352    24.281    u_timer/cnt_1s_reg[23]
  -------------------------------------------------------------------
                         required time                         24.281    
                         arrival time                         -17.918    
  -------------------------------------------------------------------
                         slack                                  6.363    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1s_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.170ns  (logic 0.752ns (23.725%)  route 2.418ns (76.275%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 24.446 - 20.000 ) 
    Source Clock Delay      (SCD):    4.706ns = ( 14.706 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.440    14.706    u_timer/clk_IBUF_BUFG
    SLICE_X80Y71         FDRE                                         r  u_timer/lastone_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y71         FDRE (Prop_fdre_C_Q)         0.437    15.143 r  u_timer/lastone_reg[1]/Q
                         net (fo=2, routed)           0.557    15.699    u_timer/lastone[1]
    SLICE_X80Y71         LUT6 (Prop_lut6_I2_O)        0.105    15.804 r  u_timer/cnt_1ms[31]_i_12/O
                         net (fo=1, routed)           0.518    16.322    u_timer/cnt_1ms[31]_i_12_n_0
    SLICE_X80Y71         LUT6 (Prop_lut6_I0_O)        0.105    16.427 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=3, routed)           0.710    17.137    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X88Y70         LUT6 (Prop_lut6_I5_O)        0.105    17.242 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.633    17.875    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X87Y71         FDRE                                         r  u_timer/cnt_1s_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.340    24.446    u_timer/clk_IBUF_BUFG
    SLICE_X87Y71         FDRE                                         r  u_timer/cnt_1s_reg[4]/C
                         clock pessimism              0.225    24.672    
                         clock uncertainty           -0.035    24.636    
    SLICE_X87Y71         FDRE (Setup_fdre_C_R)       -0.352    24.284    u_timer/cnt_1s_reg[4]
  -------------------------------------------------------------------
                         required time                         24.284    
                         arrival time                         -17.875    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1s_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.170ns  (logic 0.752ns (23.725%)  route 2.418ns (76.275%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 24.446 - 20.000 ) 
    Source Clock Delay      (SCD):    4.706ns = ( 14.706 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.440    14.706    u_timer/clk_IBUF_BUFG
    SLICE_X80Y71         FDRE                                         r  u_timer/lastone_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y71         FDRE (Prop_fdre_C_Q)         0.437    15.143 r  u_timer/lastone_reg[1]/Q
                         net (fo=2, routed)           0.557    15.699    u_timer/lastone[1]
    SLICE_X80Y71         LUT6 (Prop_lut6_I2_O)        0.105    15.804 r  u_timer/cnt_1ms[31]_i_12/O
                         net (fo=1, routed)           0.518    16.322    u_timer/cnt_1ms[31]_i_12_n_0
    SLICE_X80Y71         LUT6 (Prop_lut6_I0_O)        0.105    16.427 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=3, routed)           0.710    17.137    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X88Y70         LUT6 (Prop_lut6_I5_O)        0.105    17.242 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.633    17.875    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X87Y71         FDRE                                         r  u_timer/cnt_1s_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.340    24.446    u_timer/clk_IBUF_BUFG
    SLICE_X87Y71         FDRE                                         r  u_timer/cnt_1s_reg[5]/C
                         clock pessimism              0.225    24.672    
                         clock uncertainty           -0.035    24.636    
    SLICE_X87Y71         FDRE (Setup_fdre_C_R)       -0.352    24.284    u_timer/cnt_1s_reg[5]
  -------------------------------------------------------------------
                         required time                         24.284    
                         arrival time                         -17.875    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1s_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.170ns  (logic 0.752ns (23.725%)  route 2.418ns (76.275%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 24.446 - 20.000 ) 
    Source Clock Delay      (SCD):    4.706ns = ( 14.706 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.440    14.706    u_timer/clk_IBUF_BUFG
    SLICE_X80Y71         FDRE                                         r  u_timer/lastone_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y71         FDRE (Prop_fdre_C_Q)         0.437    15.143 r  u_timer/lastone_reg[1]/Q
                         net (fo=2, routed)           0.557    15.699    u_timer/lastone[1]
    SLICE_X80Y71         LUT6 (Prop_lut6_I2_O)        0.105    15.804 r  u_timer/cnt_1ms[31]_i_12/O
                         net (fo=1, routed)           0.518    16.322    u_timer/cnt_1ms[31]_i_12_n_0
    SLICE_X80Y71         LUT6 (Prop_lut6_I0_O)        0.105    16.427 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=3, routed)           0.710    17.137    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X88Y70         LUT6 (Prop_lut6_I5_O)        0.105    17.242 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.633    17.875    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X87Y71         FDRE                                         r  u_timer/cnt_1s_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.340    24.446    u_timer/clk_IBUF_BUFG
    SLICE_X87Y71         FDRE                                         r  u_timer/cnt_1s_reg[6]/C
                         clock pessimism              0.225    24.672    
                         clock uncertainty           -0.035    24.636    
    SLICE_X87Y71         FDRE (Setup_fdre_C_R)       -0.352    24.284    u_timer/cnt_1s_reg[6]
  -------------------------------------------------------------------
                         required time                         24.284    
                         arrival time                         -17.875    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1s_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.170ns  (logic 0.752ns (23.725%)  route 2.418ns (76.275%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 24.446 - 20.000 ) 
    Source Clock Delay      (SCD):    4.706ns = ( 14.706 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.440    14.706    u_timer/clk_IBUF_BUFG
    SLICE_X80Y71         FDRE                                         r  u_timer/lastone_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y71         FDRE (Prop_fdre_C_Q)         0.437    15.143 r  u_timer/lastone_reg[1]/Q
                         net (fo=2, routed)           0.557    15.699    u_timer/lastone[1]
    SLICE_X80Y71         LUT6 (Prop_lut6_I2_O)        0.105    15.804 r  u_timer/cnt_1ms[31]_i_12/O
                         net (fo=1, routed)           0.518    16.322    u_timer/cnt_1ms[31]_i_12_n_0
    SLICE_X80Y71         LUT6 (Prop_lut6_I0_O)        0.105    16.427 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=3, routed)           0.710    17.137    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X88Y70         LUT6 (Prop_lut6_I5_O)        0.105    17.242 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.633    17.875    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X87Y71         FDRE                                         r  u_timer/cnt_1s_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.340    24.446    u_timer/clk_IBUF_BUFG
    SLICE_X87Y71         FDRE                                         r  u_timer/cnt_1s_reg[7]/C
                         clock pessimism              0.225    24.672    
                         clock uncertainty           -0.035    24.636    
    SLICE_X87Y71         FDRE (Setup_fdre_C_R)       -0.352    24.284    u_timer/cnt_1s_reg[7]
  -------------------------------------------------------------------
                         required time                         24.284    
                         arrival time                         -17.875    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1s_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.161ns  (logic 0.752ns (23.791%)  route 2.409ns (76.209%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 24.444 - 20.000 ) 
    Source Clock Delay      (SCD):    4.706ns = ( 14.706 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.440    14.706    u_timer/clk_IBUF_BUFG
    SLICE_X80Y71         FDRE                                         r  u_timer/lastone_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y71         FDRE (Prop_fdre_C_Q)         0.437    15.143 r  u_timer/lastone_reg[1]/Q
                         net (fo=2, routed)           0.557    15.699    u_timer/lastone[1]
    SLICE_X80Y71         LUT6 (Prop_lut6_I2_O)        0.105    15.804 r  u_timer/cnt_1ms[31]_i_12/O
                         net (fo=1, routed)           0.518    16.322    u_timer/cnt_1ms[31]_i_12_n_0
    SLICE_X80Y71         LUT6 (Prop_lut6_I0_O)        0.105    16.427 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=3, routed)           0.710    17.137    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X88Y70         LUT6 (Prop_lut6_I5_O)        0.105    17.242 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.624    17.866    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X87Y76         FDRE                                         r  u_timer/cnt_1s_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.338    24.444    u_timer/clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  u_timer/cnt_1s_reg[24]/C
                         clock pessimism              0.225    24.670    
                         clock uncertainty           -0.035    24.634    
    SLICE_X87Y76         FDRE (Setup_fdre_C_R)       -0.352    24.282    u_timer/cnt_1s_reg[24]
  -------------------------------------------------------------------
                         required time                         24.282    
                         arrival time                         -17.866    
  -------------------------------------------------------------------
                         slack                                  6.416    

Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 u_timer/lastone_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnt_1s_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - clk fall@10.000ns)
  Data Path Delay:        3.161ns  (logic 0.752ns (23.791%)  route 2.409ns (76.209%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 24.444 - 20.000 ) 
    Source Clock Delay      (SCD):    4.706ns = ( 14.706 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476    11.476 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709    13.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.266 f  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.440    14.706    u_timer/clk_IBUF_BUFG
    SLICE_X80Y71         FDRE                                         r  u_timer/lastone_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y71         FDRE (Prop_fdre_C_Q)         0.437    15.143 r  u_timer/lastone_reg[1]/Q
                         net (fo=2, routed)           0.557    15.699    u_timer/lastone[1]
    SLICE_X80Y71         LUT6 (Prop_lut6_I2_O)        0.105    15.804 r  u_timer/cnt_1ms[31]_i_12/O
                         net (fo=1, routed)           0.518    16.322    u_timer/cnt_1ms[31]_i_12_n_0
    SLICE_X80Y71         LUT6 (Prop_lut6_I0_O)        0.105    16.427 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=3, routed)           0.710    17.137    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X88Y70         LUT6 (Prop_lut6_I5_O)        0.105    17.242 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.624    17.866    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X87Y76         FDRE                                         r  u_timer/cnt_1s_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.338    24.444    u_timer/clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  u_timer/cnt_1s_reg[25]/C
                         clock pessimism              0.225    24.670    
                         clock uncertainty           -0.035    24.634    
    SLICE_X87Y76         FDRE (Setup_fdre_C_R)       -0.352    24.282    u_timer/cnt_1s_reg[25]
  -------------------------------------------------------------------
                         required time                         24.282    
                         arrival time                         -17.866    
  -------------------------------------------------------------------
                         slack                                  6.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.592     1.570    clk_IBUF_BUFG
    SLICE_X83Y73         FDRE                                         r  next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y73         FDRE (Prop_fdre_C_Q)         0.141     1.711 r  next_state_reg[0]/Q
                         net (fo=1, routed)           0.055     1.766    next_state_reg_n_0_[0]
    SLICE_X83Y73         FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.861     2.085    clk_IBUF_BUFG
    SLICE_X83Y73         FDRE                                         r  state_reg[0]/C
                         clock pessimism             -0.515     1.570    
    SLICE_X83Y73         FDRE (Hold_fdre_C_D)         0.075     1.645    state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.592     1.570    clk_IBUF_BUFG
    SLICE_X83Y73         FDRE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y73         FDRE (Prop_fdre_C_Q)         0.141     1.711 r  next_state_reg[1]/Q
                         net (fo=1, routed)           0.055     1.766    next_state_reg_n_0_[1]
    SLICE_X83Y73         FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.861     2.085    clk_IBUF_BUFG
    SLICE_X83Y73         FDRE                                         r  state_reg[1]/C
                         clock pessimism             -0.515     1.570    
    SLICE_X83Y73         FDRE (Hold_fdre_C_D)         0.071     1.641    state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_ERZP1/KL_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ERZP1/KL_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.732%)  route 0.085ns (31.268%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.588     1.566    u_ERZP1/clk_IBUF_BUFG
    SLICE_X81Y73         FDRE                                         r  u_ERZP1/KL_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y73         FDRE (Prop_fdre_C_Q)         0.141     1.707 r  u_ERZP1/KL_reg[3]/Q
                         net (fo=6, routed)           0.085     1.791    u_ERZP1/KL_reg[3]
    SLICE_X80Y73         LUT5 (Prop_lut5_I3_O)        0.045     1.836 r  u_ERZP1/KL[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.836    u_ERZP1/p_0_in__1[6]
    SLICE_X80Y73         FDRE                                         r  u_ERZP1/KL_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.857     2.081    u_ERZP1/clk_IBUF_BUFG
    SLICE_X80Y73         FDRE                                         r  u_ERZP1/KL_reg[6]/C
                         clock pessimism             -0.502     1.579    
    SLICE_X80Y73         FDRE (Hold_fdre_C_D)         0.121     1.700    u_ERZP1/KL_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_ERZP1/KL_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ERZP1/KL_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.689%)  route 0.085ns (31.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.588     1.566    u_ERZP1/clk_IBUF_BUFG
    SLICE_X81Y73         FDRE                                         r  u_ERZP1/KL_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y73         FDRE (Prop_fdre_C_Q)         0.141     1.707 r  u_ERZP1/KL_reg[5]/Q
                         net (fo=4, routed)           0.085     1.792    u_ERZP1/KL_reg[5]
    SLICE_X80Y73         LUT6 (Prop_lut6_I1_O)        0.045     1.837 r  u_ERZP1/KL[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.837    u_ERZP1/p_0_in__1[7]
    SLICE_X80Y73         FDRE                                         r  u_ERZP1/KL_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.857     2.081    u_ERZP1/clk_IBUF_BUFG
    SLICE_X80Y73         FDRE                                         r  u_ERZP1/KL_reg[7]/C
                         clock pessimism             -0.502     1.579    
    SLICE_X80Y73         FDRE (Hold_fdre_C_D)         0.121     1.700    u_ERZP1/KL_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_ERZP/KH_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ERZP/KOUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.749%)  route 0.097ns (34.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.588     1.566    u_ERZP/clk_IBUF_BUFG
    SLICE_X79Y72         FDRE                                         r  u_ERZP/KH_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y72         FDRE (Prop_fdre_C_Q)         0.141     1.707 r  u_ERZP/KH_reg[6]/Q
                         net (fo=3, routed)           0.097     1.804    u_ERZP/KH_reg[6]
    SLICE_X78Y72         LUT6 (Prop_lut6_I5_O)        0.045     1.849 r  u_ERZP/KOUT_i_1/O
                         net (fo=1, routed)           0.000     1.849    u_ERZP/KOUT_i_1_n_0
    SLICE_X78Y72         FDRE                                         r  u_ERZP/KOUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.857     2.081    u_ERZP/clk_IBUF_BUFG
    SLICE_X78Y72         FDRE                                         r  u_ERZP/KOUT_reg/C
                         clock pessimism             -0.502     1.579    
    SLICE_X78Y72         FDRE (Hold_fdre_C_D)         0.120     1.699    u_ERZP/KOUT_reg
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_timer/cnt_1s_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnttemp_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.391%)  route 0.139ns (49.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.592     1.570    u_timer/clk_IBUF_BUFG
    SLICE_X87Y74         FDRE                                         r  u_timer/cnt_1s_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y74         FDRE (Prop_fdre_C_Q)         0.141     1.711 r  u_timer/cnt_1s_reg[16]/Q
                         net (fo=3, routed)           0.139     1.850    u_timer/cnt_1s_reg[16]
    SLICE_X85Y73         FDRE                                         r  u_timer/cnttemp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.861     2.085    u_timer/clk_IBUF_BUFG
    SLICE_X85Y73         FDRE                                         r  u_timer/cnttemp_reg[16]/C
                         clock pessimism             -0.480     1.605    
    SLICE_X85Y73         FDRE (Hold_fdre_C_D)         0.075     1.680    u_timer/cnttemp_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_timer/cnt_1s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnttemp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.230%)  route 0.119ns (45.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.596     1.574    u_timer/clk_IBUF_BUFG
    SLICE_X87Y70         FDRE                                         r  u_timer/cnt_1s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDRE (Prop_fdre_C_Q)         0.141     1.715 r  u_timer/cnt_1s_reg[3]/Q
                         net (fo=3, routed)           0.119     1.834    u_timer/cnt_1s_reg[3]
    SLICE_X89Y70         FDRE                                         r  u_timer/cnttemp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.866     2.090    u_timer/clk_IBUF_BUFG
    SLICE_X89Y70         FDRE                                         r  u_timer/cnttemp_reg[3]/C
                         clock pessimism             -0.502     1.588    
    SLICE_X89Y70         FDRE (Hold_fdre_C_D)         0.070     1.658    u_timer/cnttemp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_ERZP3/KL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ERZP3/KL_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.836%)  route 0.132ns (41.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.595     1.573    u_ERZP3/clk_IBUF_BUFG
    SLICE_X89Y77         FDRE                                         r  u_ERZP3/KL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.141     1.714 r  u_ERZP3/KL_reg[0]/Q
                         net (fo=8, routed)           0.132     1.846    u_ERZP3/KL_reg[0]
    SLICE_X88Y77         LUT5 (Prop_lut5_I2_O)        0.048     1.894 r  u_ERZP3/KL[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.894    u_ERZP3/p_0_in__5[4]
    SLICE_X88Y77         FDRE                                         r  u_ERZP3/KL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.864     2.088    u_ERZP3/clk_IBUF_BUFG
    SLICE_X88Y77         FDRE                                         r  u_ERZP3/KL_reg[4]/C
                         clock pessimism             -0.502     1.586    
    SLICE_X88Y77         FDRE (Hold_fdre_C_D)         0.131     1.717    u_ERZP3/KL_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_ERZP3/KH_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ERZP3/KH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.479%)  route 0.098ns (34.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.591     1.569    u_ERZP3/clk_IBUF_BUFG
    SLICE_X83Y75         FDRE                                         r  u_ERZP3/KH_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDRE (Prop_fdre_C_Q)         0.141     1.710 r  u_ERZP3/KH_reg[0]/Q
                         net (fo=7, routed)           0.098     1.808    u_ERZP3/KH_reg_n_0_[0]
    SLICE_X82Y75         LUT6 (Prop_lut6_I2_O)        0.045     1.853 r  u_ERZP3/KH[5]_i_1__2/O
                         net (fo=1, routed)           0.000     1.853    u_ERZP3/p_0_in__6[5]
    SLICE_X82Y75         FDRE                                         r  u_ERZP3/KH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.860     2.084    u_ERZP3/clk_IBUF_BUFG
    SLICE_X82Y75         FDRE                                         r  u_ERZP3/KH_reg[5]/C
                         clock pessimism             -0.502     1.582    
    SLICE_X82Y75         FDRE (Hold_fdre_C_D)         0.092     1.674    u_ERZP3/KH_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_timer/cnt_1s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_timer/cnttemp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.490%)  route 0.123ns (46.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.596     1.574    u_timer/clk_IBUF_BUFG
    SLICE_X87Y70         FDRE                                         r  u_timer/cnt_1s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDRE (Prop_fdre_C_Q)         0.141     1.715 r  u_timer/cnt_1s_reg[1]/Q
                         net (fo=3, routed)           0.123     1.837    u_timer/cnt_1s_reg[1]
    SLICE_X89Y70         FDRE                                         r  u_timer/cnttemp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.866     2.090    u_timer/clk_IBUF_BUFG
    SLICE_X89Y70         FDRE                                         r  u_timer/cnttemp_reg[1]/C
                         clock pessimism             -0.502     1.588    
    SLICE_X89Y70         FDRE (Hold_fdre_C_D)         0.070     1.658    u_timer/cnttemp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X83Y73   next_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X83Y73   next_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X83Y73   state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X83Y73   state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X80Y62   pswd_reg/cnt_1ms_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X81Y64   pswd_reg/cnt_1ms_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X81Y64   pswd_reg/cnt_1ms_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X81Y64   pswd_reg/cnt_1ms_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X81Y65   pswd_reg/cnt_1ms_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X83Y73   next_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X83Y73   next_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X83Y73   next_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X83Y73   next_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X83Y73   state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X83Y73   state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X83Y73   state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X83Y73   state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y62   pswd_reg/cnt_1ms_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y62   pswd_reg/cnt_1ms_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X83Y73   next_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X83Y73   next_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X83Y73   next_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X83Y73   next_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X83Y73   state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X83Y73   state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X83Y73   state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X83Y73   state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y62   pswd_reg/cnt_1ms_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y62   pswd_reg/cnt_1ms_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            pswd_reg/q_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.288ns  (logic 1.421ns (26.867%)  route 3.867ns (73.133%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    R17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  switches_IBUF[2]_inst/O
                         net (fo=12, routed)          3.867     5.288    pswd_reg/switches_IBUF[2]
    SLICE_X83Y71         LDCE                                         r  pswd_reg/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            pswd_reg/left_shift_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.288ns  (logic 1.543ns (29.173%)  route 3.745ns (70.827%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    P16                  IBUF (Prop_ibuf_I_O)         1.418     1.418 r  switches_IBUF[1]_inst/O
                         net (fo=12, routed)          3.745     5.163    pswd_reg/switches_IBUF[1]
    SLICE_X80Y68         LUT5 (Prop_lut5_I3_O)        0.125     5.288 r  pswd_reg/left_shift[1]_i_1/O
                         net (fo=1, routed)           0.000     5.288    pswd_reg/left_shift[1]_i_1_n_0
    SLICE_X80Y68         FDRE                                         r  pswd_reg/left_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            pswd_reg/new_pswd_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.281ns  (logic 1.444ns (27.344%)  route 3.837ns (72.656%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    N14                  IBUF (Prop_ibuf_I_O)         1.444     1.444 r  switches_IBUF[0]_inst/O
                         net (fo=11, routed)          3.837     5.281    pswd_reg/switches_IBUF[0]
    SLICE_X82Y68         LDCE                                         r  pswd_reg/new_pswd_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            pswd_reg/q_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.185ns  (logic 1.421ns (27.399%)  route 3.764ns (72.601%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    R17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  switches_IBUF[2]_inst/O
                         net (fo=12, routed)          3.764     5.185    pswd_reg/switches_IBUF[2]
    SLICE_X83Y69         LDCE                                         r  pswd_reg/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            pswd_reg/q_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.153ns  (logic 1.418ns (27.506%)  route 3.736ns (72.494%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    P16                  IBUF (Prop_ibuf_I_O)         1.418     1.418 r  switches_IBUF[1]_inst/O
                         net (fo=12, routed)          3.736     5.153    pswd_reg/switches_IBUF[1]
    SLICE_X83Y71         LDCE                                         r  pswd_reg/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            pswd_reg/new_pswd_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.130ns  (logic 1.392ns (27.125%)  route 3.739ns (72.875%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    N15                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  switches_IBUF[3]_inst/O
                         net (fo=12, routed)          3.739     5.130    pswd_reg/switches_IBUF[3]
    SLICE_X84Y69         LDCE                                         r  pswd_reg/new_pswd_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            pswd_reg/new_pswd_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.108ns  (logic 1.392ns (27.245%)  route 3.716ns (72.755%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    N15                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  switches_IBUF[3]_inst/O
                         net (fo=12, routed)          3.716     5.108    pswd_reg/switches_IBUF[3]
    SLICE_X84Y71         LDCE                                         r  pswd_reg/new_pswd_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            pswd_reg/new_pswd_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.105ns  (logic 1.421ns (27.826%)  route 3.685ns (72.174%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    R17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  switches_IBUF[2]_inst/O
                         net (fo=12, routed)          3.685     5.105    pswd_reg/switches_IBUF[2]
    SLICE_X84Y71         LDCE                                         r  pswd_reg/new_pswd_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            pswd_reg/q_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.049ns  (logic 1.444ns (28.602%)  route 3.605ns (71.398%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    N14                  IBUF (Prop_ibuf_I_O)         1.444     1.444 r  switches_IBUF[0]_inst/O
                         net (fo=11, routed)          3.605     5.049    pswd_reg/switches_IBUF[0]
    SLICE_X83Y69         LDCE                                         r  pswd_reg/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            pswd_reg/new_pswd_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.036ns  (logic 1.444ns (28.677%)  route 3.592ns (71.323%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    N14                  IBUF (Prop_ibuf_I_O)         1.444     1.444 r  switches_IBUF[0]_inst/O
                         net (fo=11, routed)          3.592     5.036    pswd_reg/switches_IBUF[0]
    SLICE_X84Y71         LDCE                                         r  pswd_reg/new_pswd_reg[12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pswd_check/result_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_check/result_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.210ns (54.671%)  route 0.174ns (45.329%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y72         FDRE                         0.000     0.000 r  pswd_check/result_reg/C
    SLICE_X84Y72         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  pswd_check/result_reg/Q
                         net (fo=3, routed)           0.174     0.341    pswd_reg/check_result
    SLICE_X84Y72         LUT4 (Prop_lut4_I1_O)        0.043     0.384 r  pswd_reg/result_i_1/O
                         net (fo=1, routed)           0.000     0.384    pswd_check/result_reg_0
    SLICE_X84Y72         FDRE                                         r  pswd_check/result_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/left_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/left_shift_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.210ns (53.224%)  route 0.185ns (46.776%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y68         FDRE                         0.000     0.000 r  pswd_reg/left_shift_reg[0]/C
    SLICE_X80Y68         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  pswd_reg/left_shift_reg[0]/Q
                         net (fo=10, routed)          0.185     0.352    pswd_reg/left_shift_reg_n_0_[0]
    SLICE_X80Y68         LUT5 (Prop_lut5_I0_O)        0.043     0.395 r  pswd_reg/left_shift[1]_i_1/O
                         net (fo=1, routed)           0.000     0.395    pswd_reg/left_shift[1]_i_1_n_0
    SLICE_X80Y68         FDRE                                         r  pswd_reg/left_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 identity_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            identity_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.952%)  route 0.186ns (47.048%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y72         FDRE                         0.000     0.000 r  identity_reg/C
    SLICE_X80Y72         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  identity_reg/Q
                         net (fo=23, routed)          0.186     0.350    identity
    SLICE_X80Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.395 r  identity_i_1/O
                         net (fo=1, routed)           0.000     0.395    identity_i_1_n_0
    SLICE_X80Y72         FDRE                                         r  identity_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/left_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/left_shift_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.212ns (53.460%)  route 0.185ns (46.540%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y68         FDRE                         0.000     0.000 r  pswd_reg/left_shift_reg[0]/C
    SLICE_X80Y68         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  pswd_reg/left_shift_reg[0]/Q
                         net (fo=10, routed)          0.185     0.352    pswd_reg/left_shift_reg_n_0_[0]
    SLICE_X80Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.397 r  pswd_reg/left_shift[0]_i_1/O
                         net (fo=1, routed)           0.000     0.397    pswd_reg/left_shift[0]_i_1_n_0
    SLICE_X80Y68         FDRE                                         r  pswd_reg/left_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 identity_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_check/time_of_error_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.206ns (38.363%)  route 0.331ns (61.637%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y72         FDRE                         0.000     0.000 r  identity_reg/C
    SLICE_X80Y72         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  identity_reg/Q
                         net (fo=23, routed)          0.331     0.495    pswd_check/identity
    SLICE_X82Y72         LUT5 (Prop_lut5_I3_O)        0.042     0.537 r  pswd_check/time_of_error[1]_i_1/O
                         net (fo=1, routed)           0.000     0.537    pswd_check/time_of_error[1]_i_1_n_0
    SLICE_X82Y72         FDRE                                         r  pswd_check/time_of_error_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 identity_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_check/time_of_error_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.209ns (38.705%)  route 0.331ns (61.295%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y72         FDRE                         0.000     0.000 r  identity_reg/C
    SLICE_X80Y72         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  identity_reg/Q
                         net (fo=23, routed)          0.331     0.495    pswd_check/identity
    SLICE_X82Y72         LUT4 (Prop_lut4_I2_O)        0.045     0.540 r  pswd_check/time_of_error[0]_i_1/O
                         net (fo=1, routed)           0.000     0.540    pswd_check/time_of_error[0]_i_1_n_0
    SLICE_X82Y72         FDRE                                         r  pswd_check/time_of_error_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            pswd_reg/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 0.281ns (14.965%)  route 1.594ns (85.035%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    N14                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  switches_IBUF[0]_inst/O
                         net (fo=11, routed)          1.594     1.875    pswd_reg/switches_IBUF[0]
    SLICE_X80Y69         LDCE                                         r  pswd_reg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            pswd_reg/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.885ns  (logic 0.254ns (13.487%)  route 1.631ns (86.513%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  switches_IBUF[1]_inst/O
                         net (fo=12, routed)          1.631     1.885    pswd_reg/switches_IBUF[1]
    SLICE_X80Y69         LDCE                                         r  pswd_reg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            pswd_reg/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.911ns  (logic 0.257ns (13.465%)  route 1.654ns (86.535%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    R17                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  switches_IBUF[2]_inst/O
                         net (fo=12, routed)          1.654     1.911    pswd_reg/switches_IBUF[2]
    SLICE_X80Y69         LDCE                                         r  pswd_reg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            pswd_reg/q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 0.229ns (11.789%)  route 1.710ns (88.211%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    N15                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  switches_IBUF[3]_inst/O
                         net (fo=12, routed)          1.710     1.939    pswd_reg/switches_IBUF[3]
    SLICE_X80Y69         LDCE                                         r  pswd_reg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pswd_reg/tubesreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tubes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.415ns  (logic 3.757ns (50.662%)  route 3.659ns (49.338%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.452     4.718    pswd_reg/clk_IBUF_BUFG
    SLICE_X84Y67         FDRE                                         r  pswd_reg/tubesreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y67         FDRE (Prop_fdre_C_Q)         0.433     5.151 r  pswd_reg/tubesreg_reg[2]/Q
                         net (fo=1, routed)           3.659     8.809    tubes_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         3.324    12.133 r  tubes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.133    tubes[2]
    U18                                                               r  tubes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/tubesreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tubes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.392ns  (logic 3.718ns (50.293%)  route 3.674ns (49.707%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.452     4.718    pswd_reg/clk_IBUF_BUFG
    SLICE_X84Y67         FDRE                                         r  pswd_reg/tubesreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y67         FDRE (Prop_fdre_C_Q)         0.433     5.151 r  pswd_reg/tubesreg_reg[5]/Q
                         net (fo=1, routed)           3.674     8.825    tubes_OBUF[5]
    R18                  OBUF (Prop_obuf_I_O)         3.285    12.110 r  tubes_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.110    tubes[5]
    R18                                                               r  tubes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/tubesreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tubes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.266ns  (logic 3.709ns (51.042%)  route 3.557ns (48.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.452     4.718    pswd_reg/clk_IBUF_BUFG
    SLICE_X83Y67         FDRE                                         r  pswd_reg/tubesreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.379     5.097 r  pswd_reg/tubesreg_reg[1]/Q
                         net (fo=1, routed)           3.557     8.654    tubes_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         3.330    11.983 r  tubes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.983    tubes[1]
    U17                                                               r  tubes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/sel_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.213ns  (logic 3.774ns (52.318%)  route 3.439ns (47.682%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.441     4.707    pswd_reg/clk_IBUF_BUFG
    SLICE_X78Y69         FDSE                                         r  pswd_reg/sel_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDSE (Prop_fdse_C_Q)         0.433     5.140 r  pswd_reg/sel_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           3.439     8.579    lopt_6
    V18                  OBUF (Prop_obuf_I_O)         3.341    11.920 r  sel_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.920    sel[6]
    V18                                                               r  sel[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/sel_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.213ns  (logic 3.785ns (52.471%)  route 3.428ns (47.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.441     4.707    pswd_reg/clk_IBUF_BUFG
    SLICE_X78Y69         FDSE                                         r  pswd_reg/sel_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDSE (Prop_fdse_C_Q)         0.433     5.140 r  pswd_reg/sel_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           3.428     8.568    lopt_4
    AA19                 OBUF (Prop_obuf_I_O)         3.352    11.919 r  sel_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.919    sel[4]
    AA19                                                              r  sel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/sel_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.162ns  (logic 3.766ns (52.577%)  route 3.397ns (47.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.441     4.707    pswd_reg/clk_IBUF_BUFG
    SLICE_X78Y69         FDSE                                         r  pswd_reg/sel_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDSE (Prop_fdse_C_Q)         0.433     5.140 r  pswd_reg/sel_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           3.397     8.536    lopt_5
    V19                  OBUF (Prop_obuf_I_O)         3.333    11.869 r  sel_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.869    sel[5]
    V19                                                               r  sel[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/tubesreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tubes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.117ns  (logic 3.724ns (52.330%)  route 3.393ns (47.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.453     4.719    pswd_reg/clk_IBUF_BUFG
    SLICE_X83Y66         FDRE                                         r  pswd_reg/tubesreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y66         FDRE (Prop_fdre_C_Q)         0.379     5.098 r  pswd_reg/tubesreg_reg[0]/Q
                         net (fo=1, routed)           3.393     8.490    tubes_OBUF[0]
    AB18                 OBUF (Prop_obuf_I_O)         3.345    11.836 r  tubes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.836    tubes[0]
    AB18                                                              r  tubes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/tubesreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tubes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.107ns  (logic 3.673ns (51.682%)  route 3.434ns (48.318%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.452     4.718    pswd_reg/clk_IBUF_BUFG
    SLICE_X83Y67         FDRE                                         r  pswd_reg/tubesreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.379     5.097 r  pswd_reg/tubesreg_reg[3]/Q
                         net (fo=1, routed)           3.434     8.530    tubes_OBUF[3]
    P14                  OBUF (Prop_obuf_I_O)         3.294    11.824 r  tubes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.824    tubes[3]
    P14                                                               r  tubes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/sel_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.090ns  (logic 3.783ns (53.348%)  route 3.308ns (46.652%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.441     4.707    pswd_reg/clk_IBUF_BUFG
    SLICE_X78Y69         FDSE                                         r  pswd_reg/sel_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDSE (Prop_fdse_C_Q)         0.433     5.140 r  pswd_reg/sel_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           3.308     8.447    lopt_7
    Y19                  OBUF (Prop_obuf_I_O)         3.350    11.797 r  sel_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.797    sel[7]
    Y19                                                               r  sel[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/sel_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.931ns  (logic 3.768ns (54.359%)  route 3.163ns (45.641%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.443     4.709    pswd_reg/clk_IBUF_BUFG
    SLICE_X78Y67         FDSE                                         r  pswd_reg/sel_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y67         FDSE (Prop_fdse_C_Q)         0.433     5.142 r  pswd_reg/sel_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.163     8.305    lopt_2
    V17                  OBUF (Prop_obuf_I_O)         3.335    11.640 r  sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.640    sel[2]
    V17                                                               r  sel[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.090ns  (logic 1.438ns (68.804%)  route 0.652ns (31.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.592     1.570    clk_IBUF_BUFG
    SLICE_X83Y73         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y73         FDRE (Prop_fdre_C_Q)         0.128     1.698 r  state_reg[1]/Q
                         net (fo=10, routed)          0.652     2.350    LEDs_OBUF[2]
    W7                   OBUF (Prop_obuf_I_O)         1.310     3.660 r  LEDs_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.660    LEDs[2]
    W7                                                                r  LEDs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.360ns  (logic 1.545ns (65.473%)  route 0.815ns (34.527%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.592     1.570    clk_IBUF_BUFG
    SLICE_X83Y73         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y73         FDRE (Prop_fdre_C_Q)         0.128     1.698 r  state_reg[0]/Q
                         net (fo=10, routed)          0.489     2.187    state[0]
    SLICE_X89Y62         LUT2 (Prop_lut2_I1_O)        0.096     2.283 r  LEDs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.325     2.609    LEDs_OBUF[1]
    V7                   OBUF (Prop_obuf_I_O)         1.321     3.930 r  LEDs_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.930    LEDs[1]
    V7                                                                r  LEDs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.383ns  (logic 1.511ns (63.427%)  route 0.871ns (36.573%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.592     1.570    clk_IBUF_BUFG
    SLICE_X83Y73         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y73         FDRE (Prop_fdre_C_Q)         0.128     1.698 f  state_reg[0]/Q
                         net (fo=10, routed)          0.489     2.187    state[0]
    SLICE_X89Y62         LUT2 (Prop_lut2_I1_O)        0.099     2.286 r  LEDs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.382     2.668    LEDs_OBUF[3]
    AB7                  OBUF (Prop_obuf_I_O)         1.284     3.953 r  LEDs_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.953    LEDs[3]
    AB7                                                               r  LEDs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/sel_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.452ns  (logic 1.442ns (58.799%)  route 1.010ns (41.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.592     1.570    pswd_reg/clk_IBUF_BUFG
    SLICE_X79Y67         FDRE                                         r  pswd_reg/sel_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.141     1.711 r  pswd_reg/sel_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.010     2.721    lopt
    AA18                 OBUF (Prop_obuf_I_O)         1.301     4.022 r  sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.022    sel[0]
    AA18                                                              r  sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/tubesreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tubes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.385ns (55.631%)  route 1.105ns (44.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.598     1.576    pswd_reg/clk_IBUF_BUFG
    SLICE_X83Y67         FDRE                                         r  pswd_reg/tubesreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  pswd_reg/tubesreg_reg[4]/Q
                         net (fo=1, routed)           1.105     2.821    tubes_OBUF[4]
    R14                  OBUF (Prop_obuf_I_O)         1.244     4.065 r  tubes_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.065    tubes[4]
    R14                                                               r  tubes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/tubesreg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tubes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.591ns  (logic 1.405ns (54.209%)  route 1.186ns (45.791%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.598     1.576    pswd_reg/clk_IBUF_BUFG
    SLICE_X84Y67         FDSE                                         r  pswd_reg/tubesreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y67         FDSE (Prop_fdse_C_Q)         0.164     1.740 r  pswd_reg/tubesreg_reg[6]/Q
                         net (fo=1, routed)           1.186     2.926    tubes_OBUF[6]
    T18                  OBUF (Prop_obuf_I_O)         1.241     4.167 r  tubes_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.167    tubes[6]
    T18                                                               r  tubes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/sel_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.836ns  (logic 1.445ns (50.943%)  route 1.391ns (49.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.590     1.568    pswd_reg/clk_IBUF_BUFG
    SLICE_X79Y69         FDSE                                         r  pswd_reg/sel_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y69         FDSE (Prop_fdse_C_Q)         0.141     1.709 r  pswd_reg/sel_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.391     3.100    lopt_3
    AB20                 OBUF (Prop_obuf_I_O)         1.304     4.404 r  sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.404    sel[3]
    AB20                                                              r  sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/sel_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.837ns  (logic 1.453ns (51.233%)  route 1.383ns (48.767%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.592     1.570    pswd_reg/clk_IBUF_BUFG
    SLICE_X78Y67         FDSE                                         r  pswd_reg/sel_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y67         FDSE (Prop_fdse_C_Q)         0.164     1.734 r  pswd_reg/sel_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.383     3.117    lopt_2
    V17                  OBUF (Prop_obuf_I_O)         1.289     4.407 r  sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.407    sel[2]
    V17                                                               r  sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/sel_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.846ns  (logic 1.455ns (51.114%)  route 1.391ns (48.886%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.592     1.570    pswd_reg/clk_IBUF_BUFG
    SLICE_X78Y67         FDSE                                         r  pswd_reg/sel_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y67         FDSE (Prop_fdse_C_Q)         0.164     1.734 r  pswd_reg/sel_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.391     3.125    lopt_1
    W17                  OBUF (Prop_obuf_I_O)         1.291     4.416 r  sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.416    sel[1]
    W17                                                               r  sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pswd_reg/sel_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.936ns  (logic 1.468ns (50.006%)  route 1.468ns (49.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.590     1.568    pswd_reg/clk_IBUF_BUFG
    SLICE_X78Y69         FDSE                                         r  pswd_reg/sel_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDSE (Prop_fdse_C_Q)         0.164     1.732 r  pswd_reg/sel_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.468     3.200    lopt_7
    Y19                  OBUF (Prop_obuf_I_O)         1.304     4.504 r  sel_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.504    sel[7]
    Y19                                                               r  sel[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           187 Endpoints
Min Delay           187 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            u_timer/cnt_1s_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.331ns  (logic 1.736ns (23.674%)  route 5.596ns (76.326%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    R17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  switches_IBUF[2]_inst/O
                         net (fo=12, routed)          3.692     5.113    u_timer/switches_IBUF[2]
    SLICE_X80Y71         LUT6 (Prop_lut6_I4_O)        0.105     5.218 r  u_timer/cnt_1ms[31]_i_12/O
                         net (fo=1, routed)           0.518     5.736    u_timer/cnt_1ms[31]_i_12_n_0
    SLICE_X80Y71         LUT6 (Prop_lut6_I0_O)        0.105     5.841 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=3, routed)           0.710     6.551    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X88Y70         LUT6 (Prop_lut6_I5_O)        0.105     6.656 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.676     7.331    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X87Y75         FDRE                                         r  u_timer/cnt_1s_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.337     4.443    u_timer/clk_IBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  u_timer/cnt_1s_reg[20]/C

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            u_timer/cnt_1s_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.331ns  (logic 1.736ns (23.674%)  route 5.596ns (76.326%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    R17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  switches_IBUF[2]_inst/O
                         net (fo=12, routed)          3.692     5.113    u_timer/switches_IBUF[2]
    SLICE_X80Y71         LUT6 (Prop_lut6_I4_O)        0.105     5.218 r  u_timer/cnt_1ms[31]_i_12/O
                         net (fo=1, routed)           0.518     5.736    u_timer/cnt_1ms[31]_i_12_n_0
    SLICE_X80Y71         LUT6 (Prop_lut6_I0_O)        0.105     5.841 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=3, routed)           0.710     6.551    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X88Y70         LUT6 (Prop_lut6_I5_O)        0.105     6.656 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.676     7.331    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X87Y75         FDRE                                         r  u_timer/cnt_1s_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.337     4.443    u_timer/clk_IBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  u_timer/cnt_1s_reg[21]/C

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            u_timer/cnt_1s_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.331ns  (logic 1.736ns (23.674%)  route 5.596ns (76.326%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    R17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  switches_IBUF[2]_inst/O
                         net (fo=12, routed)          3.692     5.113    u_timer/switches_IBUF[2]
    SLICE_X80Y71         LUT6 (Prop_lut6_I4_O)        0.105     5.218 r  u_timer/cnt_1ms[31]_i_12/O
                         net (fo=1, routed)           0.518     5.736    u_timer/cnt_1ms[31]_i_12_n_0
    SLICE_X80Y71         LUT6 (Prop_lut6_I0_O)        0.105     5.841 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=3, routed)           0.710     6.551    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X88Y70         LUT6 (Prop_lut6_I5_O)        0.105     6.656 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.676     7.331    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X87Y75         FDRE                                         r  u_timer/cnt_1s_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.337     4.443    u_timer/clk_IBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  u_timer/cnt_1s_reg[22]/C

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            u_timer/cnt_1s_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.331ns  (logic 1.736ns (23.674%)  route 5.596ns (76.326%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    R17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  switches_IBUF[2]_inst/O
                         net (fo=12, routed)          3.692     5.113    u_timer/switches_IBUF[2]
    SLICE_X80Y71         LUT6 (Prop_lut6_I4_O)        0.105     5.218 r  u_timer/cnt_1ms[31]_i_12/O
                         net (fo=1, routed)           0.518     5.736    u_timer/cnt_1ms[31]_i_12_n_0
    SLICE_X80Y71         LUT6 (Prop_lut6_I0_O)        0.105     5.841 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=3, routed)           0.710     6.551    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X88Y70         LUT6 (Prop_lut6_I5_O)        0.105     6.656 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.676     7.331    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X87Y75         FDRE                                         r  u_timer/cnt_1s_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.337     4.443    u_timer/clk_IBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  u_timer/cnt_1s_reg[23]/C

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            u_timer/cnt_1s_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.289ns  (logic 1.736ns (23.812%)  route 5.553ns (76.188%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    R17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  switches_IBUF[2]_inst/O
                         net (fo=12, routed)          3.692     5.113    u_timer/switches_IBUF[2]
    SLICE_X80Y71         LUT6 (Prop_lut6_I4_O)        0.105     5.218 r  u_timer/cnt_1ms[31]_i_12/O
                         net (fo=1, routed)           0.518     5.736    u_timer/cnt_1ms[31]_i_12_n_0
    SLICE_X80Y71         LUT6 (Prop_lut6_I0_O)        0.105     5.841 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=3, routed)           0.710     6.551    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X88Y70         LUT6 (Prop_lut6_I5_O)        0.105     6.656 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.633     7.289    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X87Y71         FDRE                                         r  u_timer/cnt_1s_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.340     4.446    u_timer/clk_IBUF_BUFG
    SLICE_X87Y71         FDRE                                         r  u_timer/cnt_1s_reg[4]/C

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            u_timer/cnt_1s_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.289ns  (logic 1.736ns (23.812%)  route 5.553ns (76.188%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    R17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  switches_IBUF[2]_inst/O
                         net (fo=12, routed)          3.692     5.113    u_timer/switches_IBUF[2]
    SLICE_X80Y71         LUT6 (Prop_lut6_I4_O)        0.105     5.218 r  u_timer/cnt_1ms[31]_i_12/O
                         net (fo=1, routed)           0.518     5.736    u_timer/cnt_1ms[31]_i_12_n_0
    SLICE_X80Y71         LUT6 (Prop_lut6_I0_O)        0.105     5.841 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=3, routed)           0.710     6.551    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X88Y70         LUT6 (Prop_lut6_I5_O)        0.105     6.656 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.633     7.289    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X87Y71         FDRE                                         r  u_timer/cnt_1s_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.340     4.446    u_timer/clk_IBUF_BUFG
    SLICE_X87Y71         FDRE                                         r  u_timer/cnt_1s_reg[5]/C

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            u_timer/cnt_1s_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.289ns  (logic 1.736ns (23.812%)  route 5.553ns (76.188%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    R17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  switches_IBUF[2]_inst/O
                         net (fo=12, routed)          3.692     5.113    u_timer/switches_IBUF[2]
    SLICE_X80Y71         LUT6 (Prop_lut6_I4_O)        0.105     5.218 r  u_timer/cnt_1ms[31]_i_12/O
                         net (fo=1, routed)           0.518     5.736    u_timer/cnt_1ms[31]_i_12_n_0
    SLICE_X80Y71         LUT6 (Prop_lut6_I0_O)        0.105     5.841 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=3, routed)           0.710     6.551    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X88Y70         LUT6 (Prop_lut6_I5_O)        0.105     6.656 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.633     7.289    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X87Y71         FDRE                                         r  u_timer/cnt_1s_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.340     4.446    u_timer/clk_IBUF_BUFG
    SLICE_X87Y71         FDRE                                         r  u_timer/cnt_1s_reg[6]/C

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            u_timer/cnt_1s_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.289ns  (logic 1.736ns (23.812%)  route 5.553ns (76.188%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    R17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  switches_IBUF[2]_inst/O
                         net (fo=12, routed)          3.692     5.113    u_timer/switches_IBUF[2]
    SLICE_X80Y71         LUT6 (Prop_lut6_I4_O)        0.105     5.218 r  u_timer/cnt_1ms[31]_i_12/O
                         net (fo=1, routed)           0.518     5.736    u_timer/cnt_1ms[31]_i_12_n_0
    SLICE_X80Y71         LUT6 (Prop_lut6_I0_O)        0.105     5.841 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=3, routed)           0.710     6.551    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X88Y70         LUT6 (Prop_lut6_I5_O)        0.105     6.656 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.633     7.289    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X87Y71         FDRE                                         r  u_timer/cnt_1s_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.340     4.446    u_timer/clk_IBUF_BUFG
    SLICE_X87Y71         FDRE                                         r  u_timer/cnt_1s_reg[7]/C

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            u_timer/cnt_1s_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.280ns  (logic 1.736ns (23.841%)  route 5.544ns (76.159%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    R17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  switches_IBUF[2]_inst/O
                         net (fo=12, routed)          3.692     5.113    u_timer/switches_IBUF[2]
    SLICE_X80Y71         LUT6 (Prop_lut6_I4_O)        0.105     5.218 r  u_timer/cnt_1ms[31]_i_12/O
                         net (fo=1, routed)           0.518     5.736    u_timer/cnt_1ms[31]_i_12_n_0
    SLICE_X80Y71         LUT6 (Prop_lut6_I0_O)        0.105     5.841 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=3, routed)           0.710     6.551    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X88Y70         LUT6 (Prop_lut6_I5_O)        0.105     6.656 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.624     7.280    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X87Y76         FDRE                                         r  u_timer/cnt_1s_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.338     4.444    u_timer/clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  u_timer/cnt_1s_reg[24]/C

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            u_timer/cnt_1s_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.280ns  (logic 1.736ns (23.841%)  route 5.544ns (76.159%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    R17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  switches_IBUF[2]_inst/O
                         net (fo=12, routed)          3.692     5.113    u_timer/switches_IBUF[2]
    SLICE_X80Y71         LUT6 (Prop_lut6_I4_O)        0.105     5.218 r  u_timer/cnt_1ms[31]_i_12/O
                         net (fo=1, routed)           0.518     5.736    u_timer/cnt_1ms[31]_i_12_n_0
    SLICE_X80Y71         LUT6 (Prop_lut6_I0_O)        0.105     5.841 r  u_timer/cnt_1ms[31]_i_7/O
                         net (fo=3, routed)           0.710     6.551    u_timer/cnt_1ms[31]_i_7_n_0
    SLICE_X88Y70         LUT6 (Prop_lut6_I5_O)        0.105     6.656 r  u_timer/cnt_1s[0]_i_1/O
                         net (fo=32, routed)          0.624     7.280    u_timer/cnt_1s[0]_i_1_n_0
    SLICE_X87Y76         FDRE                                         r  u_timer/cnt_1s_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.338     4.444    u_timer/clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  u_timer/cnt_1s_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pswd_check/time_of_error_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.232ns (62.062%)  route 0.142ns (37.938%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y72         FDRE                         0.000     0.000 r  pswd_check/time_of_error_reg[1]/C
    SLICE_X82Y72         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  pswd_check/time_of_error_reg[1]/Q
                         net (fo=11, routed)          0.142     0.275    pswd_check/time_of_error[1]
    SLICE_X83Y73         LUT6 (Prop_lut6_I4_O)        0.099     0.374 r  pswd_check/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.374    pswd_check_n_2
    SLICE_X83Y73         FDRE                                         r  next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.861     2.085    clk_IBUF_BUFG
    SLICE_X83Y73         FDRE                                         r  next_state_reg[0]/C

Slack:                    inf
  Source:                 pswd_check/result_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.212ns (56.507%)  route 0.163ns (43.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y72         FDRE                         0.000     0.000 r  pswd_check/result_reg/C
    SLICE_X84Y72         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  pswd_check/result_reg/Q
                         net (fo=3, routed)           0.163     0.330    pswd_check/check_result
    SLICE_X83Y73         LUT6 (Prop_lut6_I3_O)        0.045     0.375 r  pswd_check/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.375    pswd_check_n_1
    SLICE_X83Y73         FDRE                                         r  next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.861     2.085    clk_IBUF_BUFG
    SLICE_X83Y73         FDRE                                         r  next_state_reg[1]/C

Slack:                    inf
  Source:                 pswd_reg/new_pswd_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            pswd_reg/tubesreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.660ns  (logic 0.341ns (51.664%)  route 0.319ns (48.336%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y68         LDCE                         0.000     0.000 r  pswd_reg/new_pswd_reg[1]/G
    SLICE_X84Y68         LDCE (EnToQ_ldce_G_Q)        0.251     0.251 r  pswd_reg/new_pswd_reg[1]/Q
                         net (fo=10, routed)          0.175     0.426    pswd_reg/correct_pswd[1]
    SLICE_X84Y68         LUT6 (Prop_lut6_I1_O)        0.045     0.471 r  pswd_reg/tubesreg[2]_i_2/O
                         net (fo=1, routed)           0.144     0.615    pswd_reg/tubesreg[2]_i_2_n_0
    SLICE_X84Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.660 r  pswd_reg/tubesreg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.660    pswd_reg/tubesreg[2]_i_1_n_0
    SLICE_X84Y67         FDRE                                         r  pswd_reg/tubesreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.868     2.092    pswd_reg/clk_IBUF_BUFG
    SLICE_X84Y67         FDRE                                         r  pswd_reg/tubesreg_reg[2]/C

Slack:                    inf
  Source:                 pswd_reg/new_pswd_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            pswd_reg/tubesreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.248ns (37.243%)  route 0.418ns (62.757%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y68         LDCE                         0.000     0.000 r  pswd_reg/new_pswd_reg[4]/G
    SLICE_X82Y68         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  pswd_reg/new_pswd_reg[4]/Q
                         net (fo=10, routed)          0.200     0.358    pswd_reg/correct_pswd[4]
    SLICE_X82Y66         LUT6 (Prop_lut6_I4_O)        0.045     0.403 f  pswd_reg/tubesreg[0]_i_6/O
                         net (fo=1, routed)           0.218     0.621    pswd_reg/tubesreg[0]_i_6_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I5_O)        0.045     0.666 r  pswd_reg/tubesreg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.666    pswd_reg/tubesreg[0]_i_1_n_0
    SLICE_X83Y66         FDRE                                         r  pswd_reg/tubesreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.869     2.093    pswd_reg/clk_IBUF_BUFG
    SLICE_X83Y66         FDRE                                         r  pswd_reg/tubesreg_reg[0]/C

Slack:                    inf
  Source:                 identity_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/tubesreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.209ns (29.225%)  route 0.506ns (70.775%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y72         FDRE                         0.000     0.000 r  identity_reg/C
    SLICE_X80Y72         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  identity_reg/Q
                         net (fo=23, routed)          0.506     0.670    pswd_reg/identity
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.045     0.715 r  pswd_reg/tubesreg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.715    pswd_reg/tubesreg[1]_i_1_n_0
    SLICE_X83Y67         FDRE                                         r  pswd_reg/tubesreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.868     2.092    pswd_reg/clk_IBUF_BUFG
    SLICE_X83Y67         FDRE                                         r  pswd_reg/tubesreg_reg[1]/C

Slack:                    inf
  Source:                 pswd_reg/new_pswd_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            pswd_reg/tubesreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.341ns (47.259%)  route 0.381ns (52.741%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y68         LDCE                         0.000     0.000 r  pswd_reg/new_pswd_reg[3]/G
    SLICE_X84Y68         LDCE (EnToQ_ldce_G_Q)        0.251     0.251 f  pswd_reg/new_pswd_reg[3]/Q
                         net (fo=10, routed)          0.223     0.474    pswd_reg/correct_pswd[3]
    SLICE_X82Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.519 r  pswd_reg/tubesreg[3]_i_2/O
                         net (fo=1, routed)           0.157     0.677    pswd_reg/tubesreg[3]_i_2_n_0
    SLICE_X83Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.722 r  pswd_reg/tubesreg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.722    pswd_reg/tubesreg[3]_i_1_n_0
    SLICE_X83Y67         FDRE                                         r  pswd_reg/tubesreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.868     2.092    pswd_reg/clk_IBUF_BUFG
    SLICE_X83Y67         FDRE                                         r  pswd_reg/tubesreg_reg[3]/C

Slack:                    inf
  Source:                 identity_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/tubesreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.209ns (25.964%)  route 0.596ns (74.036%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y72         FDRE                         0.000     0.000 r  identity_reg/C
    SLICE_X80Y72         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  identity_reg/Q
                         net (fo=23, routed)          0.596     0.760    pswd_reg/identity
    SLICE_X83Y67         LUT6 (Prop_lut6_I2_O)        0.045     0.805 r  pswd_reg/tubesreg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.805    pswd_reg/tubesreg[4]_i_1_n_0
    SLICE_X83Y67         FDRE                                         r  pswd_reg/tubesreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.868     2.092    pswd_reg/clk_IBUF_BUFG
    SLICE_X83Y67         FDRE                                         r  pswd_reg/tubesreg_reg[4]/C

Slack:                    inf
  Source:                 pswd_check/time_of_error_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/tubesreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.817ns  (logic 0.281ns (34.412%)  route 0.536ns (65.588%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y72         FDRE                         0.000     0.000 r  pswd_check/time_of_error_reg[0]/C
    SLICE_X82Y72         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  pswd_check/time_of_error_reg[0]/Q
                         net (fo=12, routed)          0.131     0.277    pswd_check/time_of_error[0]
    SLICE_X83Y72         LUT3 (Prop_lut3_I1_O)        0.045     0.322 f  pswd_check/tubesreg[5]_i_15/O
                         net (fo=1, routed)           0.051     0.373    u_timer/tubesreg_reg[5]_1
    SLICE_X83Y72         LUT6 (Prop_lut6_I1_O)        0.045     0.418 f  u_timer/tubesreg[5]_i_4/O
                         net (fo=1, routed)           0.354     0.772    pswd_reg/tubesreg_reg[5]_1
    SLICE_X84Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.817 r  pswd_reg/tubesreg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.817    pswd_reg/tubesreg[5]_i_1_n_0
    SLICE_X84Y67         FDRE                                         r  pswd_reg/tubesreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.868     2.092    pswd_reg/clk_IBUF_BUFG
    SLICE_X84Y67         FDRE                                         r  pswd_reg/tubesreg_reg[5]/C

Slack:                    inf
  Source:                 pswd_check/time_of_error_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/tubesreg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.277ns (33.673%)  route 0.546ns (66.327%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y72         FDRE                         0.000     0.000 r  pswd_check/time_of_error_reg[1]/C
    SLICE_X82Y72         FDRE (Prop_fdre_C_Q)         0.133     0.133 f  pswd_check/time_of_error_reg[1]/Q
                         net (fo=11, routed)          0.308     0.441    pswd_reg/time_of_error[1]
    SLICE_X85Y71         LUT6 (Prop_lut6_I1_O)        0.099     0.540 f  pswd_reg/tubesreg[6]_i_12/O
                         net (fo=1, routed)           0.237     0.778    pswd_reg/tubesreg[6]_i_12_n_0
    SLICE_X84Y67         LUT6 (Prop_lut6_I4_O)        0.045     0.823 r  pswd_reg/tubesreg[6]_i_3/O
                         net (fo=1, routed)           0.000     0.823    pswd_reg/tubesreg[6]_i_3_n_0
    SLICE_X84Y67         FDSE                                         r  pswd_reg/tubesreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.868     2.092    pswd_reg/clk_IBUF_BUFG
    SLICE_X84Y67         FDSE                                         r  pswd_reg/tubesreg_reg[6]/C

Slack:                    inf
  Source:                 identity_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pswd_reg/tubesreg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.209ns (21.646%)  route 0.757ns (78.354%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y72         FDRE                         0.000     0.000 r  identity_reg/C
    SLICE_X80Y72         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  identity_reg/Q
                         net (fo=23, routed)          0.442     0.606    pswd_reg/identity
    SLICE_X79Y68         LUT5 (Prop_lut5_I3_O)        0.045     0.651 r  pswd_reg/tubesreg[6]_i_2/O
                         net (fo=7, routed)           0.315     0.966    pswd_reg/tubesreg[6]_i_2_n_0
    SLICE_X83Y66         FDRE                                         r  pswd_reg/tubesreg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.869     2.093    pswd_reg/clk_IBUF_BUFG
    SLICE_X83Y66         FDRE                                         r  pswd_reg/tubesreg_reg[0]/C





