Timing Violation Report Min Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Fri Jan 21 20:20:38 2022


Design: DRM2_top
Family: IGLOO2
Die: M2GL090T
Package: 676 FBGA
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: BEST, TYPICAL, WORST


Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[6]:D
  Delay (ns):              0.642
  Slack (ns):             -4.104
  Arrival (ns):            1.163
  Required (ns):           5.267
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[0]:D
  Delay (ns):              0.642
  Slack (ns):             -4.104
  Arrival (ns):            1.162
  Required (ns):           5.266
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[8]:D
  Delay (ns):              0.643
  Slack (ns):             -4.103
  Arrival (ns):            1.164
  Required (ns):           5.267
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[2]:D
  Delay (ns):              0.646
  Slack (ns):             -4.100
  Arrival (ns):            1.167
  Required (ns):           5.267
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[10]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[10]:D
  Delay (ns):              0.646
  Slack (ns):             -4.100
  Arrival (ns):            1.167
  Required (ns):           5.267
  Operating Conditions:    WORST

Path 6
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[9]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[9]:D
  Delay (ns):              0.648
  Slack (ns):             -4.098
  Arrival (ns):            1.159
  Required (ns):           5.257
  Operating Conditions:    WORST

Path 7
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[7]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[7]:D
  Delay (ns):              0.648
  Slack (ns):             -4.098
  Arrival (ns):            1.160
  Required (ns):           5.258
  Operating Conditions:    WORST

Path 8
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[1]:D
  Delay (ns):              0.648
  Slack (ns):             -4.098
  Arrival (ns):            1.159
  Required (ns):           5.257
  Operating Conditions:    WORST

Path 9
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[5]:D
  Delay (ns):              0.650
  Slack (ns):             -4.096
  Arrival (ns):            1.161
  Required (ns):           5.257
  Operating Conditions:    WORST

Path 10
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[3]:D
  Delay (ns):              0.650
  Slack (ns):             -4.096
  Arrival (ns):            1.161
  Required (ns):           5.257
  Operating Conditions:    WORST

Path 11
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[11]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[11]:D
  Delay (ns):              0.650
  Slack (ns):             -4.096
  Arrival (ns):            1.129
  Required (ns):           5.225
  Operating Conditions:    WORST

Path 12
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[7]:D
  Delay (ns):              0.804
  Slack (ns):             -3.949
  Arrival (ns):            1.325
  Required (ns):           5.274
  Operating Conditions:    WORST

Path 13
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[6]:D
  Delay (ns):              0.843
  Slack (ns):             -3.929
  Arrival (ns):            1.354
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 14
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[7]:D
  Delay (ns):              0.889
  Slack (ns):             -3.874
  Arrival (ns):            1.400
  Required (ns):           5.274
  Operating Conditions:    WORST

Path 15
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[10]:D
  Delay (ns):              0.900
  Slack (ns):             -3.862
  Arrival (ns):            1.421
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 16
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[8]:D
  Delay (ns):              0.923
  Slack (ns):             -3.849
  Arrival (ns):            1.434
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 17
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[5]:D
  Delay (ns):              0.975
  Slack (ns):             -3.777
  Arrival (ns):            1.496
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 18
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[9]:D
  Delay (ns):              1.000
  Slack (ns):             -3.762
  Arrival (ns):            1.511
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 19
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[11]:D
  Delay (ns):              0.984
  Slack (ns):             -3.745
  Arrival (ns):            1.495
  Required (ns):           5.240
  Operating Conditions:    WORST

Path 20
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[11]:D
  Delay (ns):              0.985
  Slack (ns):             -3.734
  Arrival (ns):            1.506
  Required (ns):           5.240
  Operating Conditions:    WORST

Path 21
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[8]:D
  Delay (ns):              1.031
  Slack (ns):             -3.731
  Arrival (ns):            1.552
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 22
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[10]:D
  Delay (ns):              1.047
  Slack (ns):             -3.725
  Arrival (ns):            1.558
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 23
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[6]:D
  Delay (ns):              1.057
  Slack (ns):             -3.705
  Arrival (ns):            1.578
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 24
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[7]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[11]:D
  Delay (ns):              1.066
  Slack (ns):             -3.662
  Arrival (ns):            1.578
  Required (ns):           5.240
  Operating Conditions:    WORST

Path 25
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[11]:D
  Delay (ns):              1.069
  Slack (ns):             -3.650
  Arrival (ns):            1.590
  Required (ns):           5.240
  Operating Conditions:    WORST

Path 26
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[7]:D
  Delay (ns):              1.105
  Slack (ns):             -3.648
  Arrival (ns):            1.626
  Required (ns):           5.274
  Operating Conditions:    WORST

Path 27
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[8]:D
  Delay (ns):              1.127
  Slack (ns):             -3.645
  Arrival (ns):            1.638
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 28
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[9]:D
  Delay (ns):              1.113
  Slack (ns):             -3.639
  Arrival (ns):            1.634
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 29
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[6]:D
  Delay (ns):              1.153
  Slack (ns):             -3.619
  Arrival (ns):            1.664
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 30
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[10]:D
  Delay (ns):              1.157
  Slack (ns):             -3.605
  Arrival (ns):            1.678
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 31
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[11]:D
  Delay (ns):              1.143
  Slack (ns):             -3.576
  Arrival (ns):            1.664
  Required (ns):           5.240
  Operating Conditions:    WORST

Path 32
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[5]:D
  Delay (ns):              1.186
  Slack (ns):             -3.567
  Arrival (ns):            1.706
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 33
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[11]:D
  Delay (ns):              1.165
  Slack (ns):             -3.564
  Arrival (ns):            1.676
  Required (ns):           5.240
  Operating Conditions:    WORST

Path 34
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[7]:D
  Delay (ns):              1.202
  Slack (ns):             -3.561
  Arrival (ns):            1.713
  Required (ns):           5.274
  Operating Conditions:    WORST

Path 35
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[9]:D
  Delay (ns):              1.210
  Slack (ns):             -3.552
  Arrival (ns):            1.721
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 36
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[8]:D
  Delay (ns):              1.229
  Slack (ns):             -3.534
  Arrival (ns):            1.749
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 37
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[10]:D
  Delay (ns):              1.254
  Slack (ns):             -3.518
  Arrival (ns):            1.765
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 38
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[6]:D
  Delay (ns):              1.255
  Slack (ns):             -3.508
  Arrival (ns):            1.775
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 39
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[11]:D
  Delay (ns):              1.267
  Slack (ns):             -3.453
  Arrival (ns):            1.787
  Required (ns):           5.240
  Operating Conditions:    WORST

Path 40
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[7]:D
  Delay (ns):              1.304
  Slack (ns):             -3.450
  Arrival (ns):            1.824
  Required (ns):           5.274
  Operating Conditions:    WORST

Path 41
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[9]:D
  Delay (ns):              1.310
  Slack (ns):             -3.443
  Arrival (ns):            1.830
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 42
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[10]:D
  Delay (ns):              1.356
  Slack (ns):             -3.407
  Arrival (ns):            1.876
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 43
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[10]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[0]:D
  Delay (ns):              1.475
  Slack (ns):             -3.286
  Arrival (ns):            1.996
  Required (ns):           5.282
  Operating Conditions:    WORST

Path 44
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[4]:D
  Delay (ns):              1.497
  Slack (ns):             -3.249
  Arrival (ns):            1.984
  Required (ns):           5.233
  Operating Conditions:    WORST

Path 45
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[10]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[1]:D
  Delay (ns):              1.522
  Slack (ns):             -3.230
  Arrival (ns):            2.043
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 46
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[10]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[2]:D
  Delay (ns):              1.581
  Slack (ns):             -3.181
  Arrival (ns):            2.102
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 47
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:ALn
  Delay (ns):              1.636
  Slack (ns):             -3.173
  Arrival (ns):            1.636
  Required (ns):           4.809
  Operating Conditions:    WORST

Path 48
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[10]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[5]:D
  Delay (ns):              1.594
  Slack (ns):             -3.158
  Arrival (ns):            2.115
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 49
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[10]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[3]:D
  Delay (ns):              1.645
  Slack (ns):             -3.107
  Arrival (ns):            2.166
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 50
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[10]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[8]:D
  Delay (ns):              1.677
  Slack (ns):             -3.085
  Arrival (ns):            2.198
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 51
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[0]:D
  Delay (ns):              1.681
  Slack (ns):             -3.080
  Arrival (ns):            2.202
  Required (ns):           5.282
  Operating Conditions:    WORST

Path 52
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[11]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[0]:D
  Delay (ns):              1.738
  Slack (ns):             -3.065
  Arrival (ns):            2.217
  Required (ns):           5.282
  Operating Conditions:    WORST

Path 53
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[10]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[6]:D
  Delay (ns):              1.703
  Slack (ns):             -3.059
  Arrival (ns):            2.224
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 54
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[10]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[9]:D
  Delay (ns):              1.712
  Slack (ns):             -3.040
  Arrival (ns):            2.233
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 55
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[10]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[7]:D
  Delay (ns):              1.713
  Slack (ns):             -3.040
  Arrival (ns):            2.234
  Required (ns):           5.274
  Operating Conditions:    WORST

Path 56
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[1]:D
  Delay (ns):              1.728
  Slack (ns):             -3.024
  Arrival (ns):            2.249
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 57
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[0]:D
  Delay (ns):              1.749
  Slack (ns):             -3.012
  Arrival (ns):            2.270
  Required (ns):           5.282
  Operating Conditions:    WORST

Path 58
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[11]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[1]:D
  Delay (ns):              1.785
  Slack (ns):             -3.009
  Arrival (ns):            2.264
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 59
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[10]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[11]:D
  Delay (ns):              1.715
  Slack (ns):             -3.004
  Arrival (ns):            2.236
  Required (ns):           5.240
  Operating Conditions:    WORST

Path 60
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[1]:D
  Delay (ns):              1.749
  Slack (ns):             -3.004
  Arrival (ns):            2.269
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 61
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[0]:D
  Delay (ns):              1.772
  Slack (ns):             -2.989
  Arrival (ns):            2.293
  Required (ns):           5.282
  Operating Conditions:    WORST

Path 62
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[9]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[0]:D
  Delay (ns):              1.790
  Slack (ns):             -2.981
  Arrival (ns):            2.301
  Required (ns):           5.282
  Operating Conditions:    WORST

Path 63
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[2]:D
  Delay (ns):              1.787
  Slack (ns):             -2.975
  Arrival (ns):            2.308
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 64
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[11]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[2]:D
  Delay (ns):              1.844
  Slack (ns):             -2.960
  Arrival (ns):            2.323
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 65
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[1]:D
  Delay (ns):              1.796
  Slack (ns):             -2.956
  Arrival (ns):            2.317
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 66
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[2]:D
  Delay (ns):              1.808
  Slack (ns):             -2.955
  Arrival (ns):            2.328
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 67
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[5]:D
  Delay (ns):              1.800
  Slack (ns):             -2.952
  Arrival (ns):            2.321
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 68
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[11]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[5]:D
  Delay (ns):              1.857
  Slack (ns):             -2.937
  Arrival (ns):            2.336
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 69
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[0]:D
  Delay (ns):              1.836
  Slack (ns):             -2.935
  Arrival (ns):            2.347
  Required (ns):           5.282
  Operating Conditions:    WORST

Path 70
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[1]:D
  Delay (ns):              1.819
  Slack (ns):             -2.933
  Arrival (ns):            2.340
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 71
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[9]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[1]:D
  Delay (ns):              1.837
  Slack (ns):             -2.925
  Arrival (ns):            2.348
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 72
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[2]:D
  Delay (ns):              1.855
  Slack (ns):             -2.907
  Arrival (ns):            2.376
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 73
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[3]:D
  Delay (ns):              1.851
  Slack (ns):             -2.901
  Arrival (ns):            2.372
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 74
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[11]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[3]:D
  Delay (ns):              1.908
  Slack (ns):             -2.886
  Arrival (ns):            2.387
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 75
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[5]:D
  Delay (ns):              1.868
  Slack (ns):             -2.884
  Arrival (ns):            2.389
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 76
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[3]:D
  Delay (ns):              1.872
  Slack (ns):             -2.881
  Arrival (ns):            2.392
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 77
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[9]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[2]:D
  Delay (ns):              1.896
  Slack (ns):             -2.876
  Arrival (ns):            2.407
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 78
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[11]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[8]:D
  Delay (ns):              1.940
  Slack (ns):             -2.864
  Arrival (ns):            2.419
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 79
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[6]:D
  Delay (ns):              1.905
  Slack (ns):             -2.857
  Arrival (ns):            2.426
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 80
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[9]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[5]:D
  Delay (ns):              1.909
  Slack (ns):             -2.853
  Arrival (ns):            2.420
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 81
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[0]:D
  Delay (ns):              1.922
  Slack (ns):             -2.849
  Arrival (ns):            2.433
  Required (ns):           5.282
  Operating Conditions:    WORST

Path 82
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[9]:D
  Delay (ns):              1.906
  Slack (ns):             -2.846
  Arrival (ns):            2.427
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 83
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[7]:D
  Delay (ns):              1.907
  Slack (ns):             -2.846
  Arrival (ns):            2.428
  Required (ns):           5.274
  Operating Conditions:    WORST

Path 84
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[11]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[6]:D
  Delay (ns):              1.966
  Slack (ns):             -2.838
  Arrival (ns):            2.445
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 85
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[11]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[10]:D
  Delay (ns):              1.967
  Slack (ns):             -2.837
  Arrival (ns):            2.446
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 86
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[3]:D
  Delay (ns):              1.919
  Slack (ns):             -2.833
  Arrival (ns):            2.440
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 87
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[2]:D
  Delay (ns):              1.942
  Slack (ns):             -2.830
  Arrival (ns):            2.453
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 88
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[11]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[9]:D
  Delay (ns):              1.969
  Slack (ns):             -2.825
  Arrival (ns):            2.448
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 89
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[11]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[7]:D
  Delay (ns):              1.970
  Slack (ns):             -2.825
  Arrival (ns):            2.449
  Required (ns):           5.274
  Operating Conditions:    WORST

Path 90
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[8]:D
  Delay (ns):              1.951
  Slack (ns):             -2.811
  Arrival (ns):            2.472
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 91
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[3]:D
  Delay (ns):              1.942
  Slack (ns):             -2.810
  Arrival (ns):            2.463
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 92
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[5]:D
  Delay (ns):              1.955
  Slack (ns):             -2.807
  Arrival (ns):            2.466
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 93
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR_CLK
  To:   CAEN_LINK_instance/I_conet_interf/irq1:D
  Delay (ns):              1.908
  Slack (ns):             -2.803
  Arrival (ns):            2.532
  Required (ns):           5.335
  Operating Conditions:    WORST

Path 94
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[9]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[3]:D
  Delay (ns):              1.960
  Slack (ns):             -2.802
  Arrival (ns):            2.471
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 95
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[7]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[0]:D
  Delay (ns):              1.977
  Slack (ns):             -2.793
  Arrival (ns):            2.489
  Required (ns):           5.282
  Operating Conditions:    WORST

Path 96
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[1]:D
  Delay (ns):              1.969
  Slack (ns):             -2.793
  Arrival (ns):            2.480
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 97
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[9]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[8]:D
  Delay (ns):              1.992
  Slack (ns):             -2.780
  Arrival (ns):            2.503
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 98
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[10]:D
  Delay (ns):              1.983
  Slack (ns):             -2.779
  Arrival (ns):            2.504
  Required (ns):           5.283
  Operating Conditions:    WORST

Path 99
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[9]:D
  Delay (ns):              1.985
  Slack (ns):             -2.767
  Arrival (ns):            2.506
  Required (ns):           5.273
  Operating Conditions:    WORST

Path 100
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[9]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[10]:D
  Delay (ns):              2.012
  Slack (ns):             -2.760
  Arrival (ns):            2.523
  Required (ns):           5.283
  Operating Conditions:    WORST

