 portion and a line address portion, said addressable locations organized on a plurality of lines, each of said lines of said addressable locations addressable with said line address portion;</claim-text><claim-text>a tag addressing device for receiving said line address portion of a received memory address as a received line address and for addressing a select one of said tags in said addressable locations in said tag address memory with said received line address, said tag addressing device addressing said select one of said tags for output thereof;</claim-text><claim-text>a hit circuit for comparing said tag portion of said received memory address with said accessed select one of said tags and generating a hit indication signal when a true comparison is made;</claim-text><claim-text>a cache data memory for storing cache data in a plurality of addressable locations corresponding to said addressable locations in said tag address memory, said addressable locations addressable with said received line address, said cache data memory operating in an enabled mode to allow access to said addressable locations therein, and in a disabled mode to conserve power;</claim-text><claim-text>a status memory having a plurality of addressable locations corresponding to each of said addressable locations in said tag address memory and said cache data memory, and each for storing a status value associated therewith, said status value providing an indication as to whether data stored in said corresponding addressable locations in said cache data memory is valid cache data, said addressable locations addressable by said line address portion of said memory address;</claim-text><claim-text>a status memory addressing device for addressing said addressable locations in said status memory with said received line address and for outputting said accessed status value;</claim-text><claim-text>an enabling device operable in response to the presence of said hit indication signal to place said cache data memory in said enabled mode after the addressing operation of said tag addressing device such that, when enabled, said cache data memory is responsive to receiving said received line address and accessing said stored cache data at the one of said addressable locations associated with said received line address; and</claim-text><claim-text>an output inhibiting device for inhibiting said accessed cache data from being output from said cache data memory unless said hit indication signal is generated and said associated accessed status value indicates valid cache data in said corresponding location in said cache data memory, wherein said enabling device initiates operation prior to access of said status value from said status memory such that said output inhibiting device inhibits output of said accessed data from said cache data memory until said status value is accessed.</claim-text></claim-text></claim>"}, {"num": 2, "parent": 1, "type": "dependent", "paragraph_markup": "<claim num=\"2\"><claim-text>2. The cache memory of claim 1, wherein said status memory further comprises a status memory enabling device for enabling access to said status memory a predetermined period of time after said tag address memory is accessed.</claim-text></claim>"}, {"num": 3, "parent": 1, "type": "dependent", "paragraph_markup": "<claim num=\"3\"><claim-text>3. The cache memory of claim 1, wherein said cache data memory is comprised of static random access memory, which operates in said disabled mode when said enabling device does not enable said cache data memory to reduce power and, in said enabled mode, when said enabling device enables said cache data memory, to consume more power and to access said stored cache data for output therefrom.</claim-text></claim>"}, {"num": 4, "parent": 1, "type": "dependent", "paragraph_markup": "<claim num=\"4\"><claim-text>4. The cache memory of claim 1 wherein:<claim-text>said cache data memory is a set associative memory having m ways and said tag address memory is organized into m corresponding ways, with tags stored in each of said ways in said tag address memory corresponding to cache data stored in each of said corresponding ways in said cache data memory and wherein;</claim-text><claim-text>said tag addressing device is operable to address an addressable location for each of said ways for a given received line address and outputting m tags for each received line address;</claim-text><claim-text>said hit circuit is operable to compare each of said m tags accessed from said tag address memory by said tag addressing device with said tag address portion of said received memory address and generate one of m hit indication signals, one associated with each of said ways and only one of which will be generated when a true comparison is made with one of said m accessed tags; and</claim-text><claim-text>said enabling device operable to output only data from one of said ways in said cache data memory that is associated with one of said ways in said tag address memory which is associated with said generated hit indication signal.</claim-text></claim-text></claim>"}, {"num": 5, "parent": 4, "type": "dependent", "paragraph_markup": "<claim num=\"5\"><claim-text>5. The cache memory of claim 4, and further comprising, a way select device for allowing enabling of only the one of said ways in said cache data memory associated with said hit indication signal.</claim-text></claim>"}, {"num": 6, "parent": 4, "type": "dependent", "paragraph_markup": "<claim num=\"6\"><claim-text>6. The cache memory of claim 4, wherein said enabling device is operable to inhibit access to ones of said addressable locations in said cache data memory associated with said received line address and not associated with said generated hit indication signal.</claim-text></claim>"}, {"num": 7, "parent": -1, "type": "independent", "paragraph_markup": "<claim num=\"7\"><claim-text>7. A set associative cache memory, comprising:<claim-text>a tag address memory organized into m-ways for storing a plurality of tags at addressable locations therein, which tags comprise a portion of a memory address, said memory address having a tag portion and a line address portion, said addressable locations organized on a plurality of lines, each of said lines of addressable locations addressable with said line address portion and each of said lines of said addressable locations including addressable locations from each of said m-ways;</claim-text><claim-text>a tag addressing device for receiving said line address portion of a received memory address for addressing a select one of said tags in said addressable locations in each of said ways in said tag address memory with said received line address portion for access thereof, said tag addressing device accessing for output said select one of said tags;</claim-text><claim-text>a hit circuit for comparing each of said tags accessed from said tag address memory by said tag addressing device with said tag portion of said received memory address, there being m-tags accessed, and operable to generate one of m hit indication signals, one associated with each of said m ways and only one of which will be generated when a true comparison is made with one of said accessed tags;</claim-text><claim-text>a cache data memory for storing cache data in a plurality of addressable locations corresponding to said addressable locations in said tag address memory, said addressable locations of said cache data memory organized in m ways corresponding to the m ways of said addressable locations in said tag address memory, said addressable locations addressable with said line address portion, said cache data memory operating in an enabled mode to allow access to said addressable locations therein, and in a disabled mode to conserve power;</claim-text><claim-text>a status memory having a plurality of addressable locations corresponding to each of the addressable locations in said tag address memory and said cache data memory, and each for storing a status value associated therewith, said status value providing an indication as to whether data stored in said corresponding addressable locations in said cache data memory is valid cache data, said addressable locations addressable by said line address portion of said memory address;</claim-text><claim-text>a status memory addressing device for addressing said addressable locations in said status memory with said received line address portion and for outputting said accessed status value;</claim-text><claim-text>an enabling device operable in response to the presence of one of said m hit indication signals to inhibit enablement of ones of said addressable locations in said cache data memory not associated with said generated hit indication signal; and</claim-text><claim-text>an output inhibiting device for inhibiting accessed cache data from being output from said cache data memory unless one of said hit indication signals is generated and said associated accessed status value indicates valid cache data in the corresponding location in said cache data memory, wherein said enabling device initiates operation prior to access of said status value from said status memory such that said output inhibiting device inhibits output of said accessed cache data from said cache data memory until said status value is accessed.</claim-text></claim-text></claim>"}, {"num": 8, "parent": 7, "type": "dependent", "paragraph_markup": "<claim num=\"8\"><claim-text>8. The cache memory of claim 7, wherein said enabling device is operable in response to the presence of a generated one of said hit indication signals to enable only the addressable locations associated with the received line address portion and an associated one of said ways in said cache data memory.</claim-text></claim>"}, {"num": 9, "parent": 7, "type": "dependent", "paragraph_markup": "<claim num=\"9\"><claim-text>9. The cache memory of claim 7, wherein said enabling device inhibits accessing stored cache data from said cache data memory until one of said m hit indication signals is generated.</claim-text></claim>"}, {"num": 10, "parent": 7, "type": "dependent", "paragraph_markup": "<claim num=\"10\"><claim-text>10. The cache memory of claim 7, wherein said cache data memory is comprised of static random access memory, which operates in said disabled mode when said enabling device does not enable said cache data memory to reduce power and, in said enabled mode, when said enabling device enables said cache data memory, to consume more power and to access said stored data for output therefrom.</claim-text></claim>"}, {"num": 11, "parent": 10, "type": "dependent", "paragraph_markup": "<claim num=\"11\"><claim-text>11. The cache memory of claim 10, wherein said enabling device is operable in response to the presence of a generated one of said hit indication signals to enable only the addressable locations associated with the received line address portion and an associated one of said ways in said cache data memory.</claim-text></claim>"}, {"num": 12, "parent": 11, "type": "dependent", "paragraph_markup": "<claim num=\"12\"><claim-text>12. The cache memory of claim 11, and further comprising a status memory enabling device for enabling access to said status memory a predetermined period of time after said tag address memory is accessed.</claim-text></claim>"}, {"num": 13, "parent": -1, "type": "independent", "paragraph_markup": "<claim num=\"13\"><claim-text>13. A method for caching data in a cache memory, comprising:<claim-text>storing a plurality of tags at tag addressable locations in a tag address memory, which tags each comprise a portion of a memory address, the memory address having a tag portion and a line address portion, the addressable locations organized on a plurality of lines, each of the lines of addressable locations addressable with the line address portion;</claim-text><claim-text>receiving the line address portion of a received memory address as a received line address and addressing a select one of the tags in the addressable locations in the tag address memory with the received line address and outputting the select one of said tags;</claim-text><claim-text>comparing the tag portion of the received memory address with the accessed select one of the tags and generating a hit indication signal when a true comparison is made;</claim-text><claim-text>storing cache data in a plurality of addressable locations in a cache data memory, which addressable locations correspond to the addressable locations in the tag address memory, the addressable locations addressable with the received line address, the cache data memory operating in an enabled mode to allow access to the addressable locations therein, and in a disabled mode to conserve power;</claim-text><claim-text>storing a plurality of status values in corresponding storage locations in a status memory, each of the storage locations corresponding to each of the storage locations in the tag address memory and the cache data memory, respectively, each of the status values providing an indication as to whether the data stored in the corresponding addressable locations in the cache data memory is valid cache data, the addressable locations addressable by the line address portion of the memory address;</claim-text><claim-text>addressing the addressable locations in the status memory with the received line address and outputting the accessed status value;</claim-text><claim-text>enabling the cache data memory in response to the presence of the hit indication signal such that, when enabled, the cache data memory is responsive to receiving the received line address and accessing the stored cache data at the one of the addressable locations associated with the received line address; and</claim-text><claim-text>inhibiting accessed cache data from being output fr