$comment
	File created using the following command:
		vcd file project0.msim.vcd -direction
$end
$date
	Wed May 18 10:21:11 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module fa8_vlg_vec_tst $end
$var reg 8 ! a [7:0] $end
$var reg 8 " b [7:0] $end
$var reg 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % s [7] $end
$var wire 1 & s [6] $end
$var wire 1 ' s [5] $end
$var wire 1 ( s [4] $end
$var wire 1 ) s [3] $end
$var wire 1 * s [2] $end
$var wire 1 + s [1] $end
$var wire 1 , s [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 s[0]~output_o $end
$var wire 1 4 s[1]~output_o $end
$var wire 1 5 s[2]~output_o $end
$var wire 1 6 s[3]~output_o $end
$var wire 1 7 s[4]~output_o $end
$var wire 1 8 s[5]~output_o $end
$var wire 1 9 s[6]~output_o $end
$var wire 1 : s[7]~output_o $end
$var wire 1 ; cout~output_o $end
$var wire 1 < b[0]~input_o $end
$var wire 1 = cin~input_o $end
$var wire 1 > a[0]~input_o $end
$var wire 1 ? gen_fa8[0].fa0|s~0_combout $end
$var wire 1 @ gen_fa8[0].fa0|cout~0_combout $end
$var wire 1 A a[1]~input_o $end
$var wire 1 B b[1]~input_o $end
$var wire 1 C gen_fa8[1].fa0|s~combout $end
$var wire 1 D gen_fa8[1].fa0|cout~0_combout $end
$var wire 1 E a[2]~input_o $end
$var wire 1 F b[2]~input_o $end
$var wire 1 G gen_fa8[2].fa0|s~combout $end
$var wire 1 H a[3]~input_o $end
$var wire 1 I gen_fa8[2].fa0|cout~0_combout $end
$var wire 1 J b[3]~input_o $end
$var wire 1 K gen_fa8[3].fa0|s~combout $end
$var wire 1 L gen_fa8[3].fa0|cout~0_combout $end
$var wire 1 M b[4]~input_o $end
$var wire 1 N a[4]~input_o $end
$var wire 1 O gen_fa8[4].fa0|s~combout $end
$var wire 1 P b[5]~input_o $end
$var wire 1 Q a[5]~input_o $end
$var wire 1 R gen_fa8[4].fa0|cout~0_combout $end
$var wire 1 S gen_fa8[5].fa0|s~combout $end
$var wire 1 T a[6]~input_o $end
$var wire 1 U gen_fa8[5].fa0|cout~0_combout $end
$var wire 1 V b[6]~input_o $end
$var wire 1 W gen_fa8[6].fa0|s~combout $end
$var wire 1 X gen_fa8[6].fa0|cout~0_combout $end
$var wire 1 Y b[7]~input_o $end
$var wire 1 Z a[7]~input_o $end
$var wire 1 [ gen_fa8[7].fa0|s~combout $end
$var wire 1 \ gen_fa8[7].fa0|cout~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
x$
x,
x+
x*
x)
x(
x'
x&
x%
0-
1.
x/
10
11
12
x3
x4
x5
x6
x7
x8
x9
x:
x;
0<
0=
0>
x?
x@
0A
0B
xC
xD
0E
0F
xG
0H
xI
0J
xK
xL
0M
0N
xO
0P
0Q
xR
xS
0T
xU
0V
xW
xX
0Y
0Z
x[
x\
$end
#2075
0U
#4112
0@
#4295
0?
#4362
0X
#4396
0D
#4476
0W
#4521
0R
#4574
0L
#4584
0I
#4624
0\
#4933
0C
#4947
0S
#5175
0[
#5205
0G
#5396
0O
#5404
0K
#8813
03
0,
#9017
08
0'
#9184
04
0+
#9451
06
0)
#9498
0;
0$
#9571
05
0*
#9573
0:
0%
#10295
09
0&
#12220
07
0(
#160000
b1 !
#160764
1>
#164757
1?
#169402
13
1,
#320000
b1 "
b0 !
#320766
1<
#320811
0>
#480000
b0 "
b1 !
#480764
1>
#480812
0<
#640000
b10000001 !
b11000001 !
b11100001 !
b11110001 !
b11111001 !
b11111101 !
b11111111 !
#640764
1Z
1N
1H
1E
1A
#640766
1T
1Q
#642704
1S
#644890
1K
#644892
1C
#644978
1W
#644993
1[
#645052
1O
#645190
1G
#646956
18
1'
#649094
16
1)
#649349
14
1+
#649595
1:
1%
#649749
15
1*
#650872
19
1&
#651998
17
1(
#800000
b1111111 !
b111111 !
b11111 !
b1111 !
b111 !
b11 !
b1 !
#800811
0Z
0N
0H
0E
0A
#800812
0T
0Q
#802910
0S
#805114
0C
#805140
0K
#805205
0W
#805259
0[
#805332
0O
#805394
0G
#806980
08
0'
#809187
06
0)
#809365
04
0+
#809657
0:
0%
#809760
05
0*
#811024
09
0&
#812156
07
0(
#1000000
