{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585000202218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585000202229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 23 22:50:02 2020 " "Processing started: Mon Mar 23 22:50:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585000202229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585000202229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off logic_analyzer -c logic_analyzer " "Command: quartus_map --read_settings_files=on --write_settings_files=off logic_analyzer -c logic_analyzer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585000202229 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1585000202541 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585000202541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_analyzer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic_analyzer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logic_analyzer " "Found entity 1: logic_analyzer" {  } { { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585000211173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585000211173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prescaler-prescaler_arch " "Found design unit 1: prescaler-prescaler_arch" {  } { { "prescaler.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/prescaler.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585000211699 ""} { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "prescaler.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/prescaler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585000211699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585000211699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-vga_controller_arch " "Found design unit 1: vga_controller-vga_controller_arch" {  } { { "vga_controller.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/vga_controller.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585000211701 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/vga_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585000211701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585000211701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sampler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sampler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sampler-sampler_arch " "Found design unit 1: sampler-sampler_arch" {  } { { "sampler.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/sampler.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585000211703 ""} { "Info" "ISGN_ENTITY_NAME" "1 sampler " "Found entity 1: sampler" {  } { { "sampler.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/sampler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585000211703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585000211703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file drawer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 drawer-drawer_arch " "Found design unit 1: drawer-drawer_arch" {  } { { "drawer.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/drawer.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585000211703 ""} { "Info" "ISGN_ENTITY_NAME" "1 drawer " "Found entity 1: drawer" {  } { { "drawer.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/drawer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585000211703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585000211703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585000211708 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585000211708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585000211708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-SYN " "Found design unit 1: memory-SYN" {  } { { "memory.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/memory.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585000211709 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/memory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585000211709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585000211709 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "logic_analyzer " "Elaborating entity \"logic_analyzer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585000211755 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "H_SYNC " "Pin \"H_SYNC\" is missing source" {  } { { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { 328 392 568 344 "H_SYNC" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1585000211756 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "V_SYNC " "Pin \"V_SYNC\" is missing source" {  } { { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { 344 392 568 360 "V_SYNC" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1585000211759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sampler sampler:inst " "Elaborating entity \"sampler\" for hierarchy \"sampler:inst\"" {  } { { "logic_analyzer.bdf" "inst" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -64 120 336 48 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585000211780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst3 " "Elaborating entity \"pll\" for hierarchy \"pll:inst3\"" {  } { { "logic_analyzer.bdf" "inst3" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { 136 -192 48 304 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585000211790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst3\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "D:/sem_I/Tetowanie/Projekt/pll.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585000211836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst3\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst3\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/pll.vhd" 142 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585000211838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst3\|altpll:altpll_component " "Instantiated megafunction \"pll:inst3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 40 " "Parameter \"clk0_multiply_by\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 11 " "Parameter \"clk1_divide_by\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 80 " "Parameter \"clk1_multiply_by\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211839 ""}  } { { "pll.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/pll.vhd" 142 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585000211839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/sem_I/Tetowanie/Projekt/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585000211905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585000211905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intel_fpga/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585000211906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler prescaler:inst5 " "Elaborating entity \"prescaler\" for hierarchy \"prescaler:inst5\"" {  } { { "logic_analyzer.bdf" "inst5" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { 0 -192 24 112 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585000211910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:inst1 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:inst1\"" {  } { { "logic_analyzer.bdf" "inst1" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { 304 136 296 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585000211912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:inst6 " "Elaborating entity \"memory\" for hierarchy \"memory:inst6\"" {  } { { "logic_analyzer.bdf" "inst6" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -64 440 696 88 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585000211919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:inst6\|altsyncram:altsyncram_component\"" {  } { { "memory.vhd" "altsyncram_component" { Text "D:/sem_I/Tetowanie/Projekt/memory.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585000211955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:inst6\|altsyncram:altsyncram_component\"" {  } { { "memory.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/memory.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585000211983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1280 " "Parameter \"numwords_a\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1280 " "Parameter \"numwords_b\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585000211983 ""}  } { { "memory.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/memory.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585000211983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b0o3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b0o3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b0o3 " "Found entity 1: altsyncram_b0o3" {  } { { "db/altsyncram_b0o3.tdf" "" { Text "D:/sem_I/Tetowanie/Projekt/db/altsyncram_b0o3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585000212036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585000212036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b0o3 memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated " "Elaborating entity \"altsyncram_b0o3\" for hierarchy \"memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel_fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585000212038 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[0\] " "Synthesized away node \"memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_b0o3.tdf" "" { Text "D:/sem_I/Tetowanie/Projekt/db/altsyncram_b0o3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "d:/intel_fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/memory.vhd" 64 0 0 } } { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -64 440 696 88 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212167 "|logic_analyzer|memory:inst6|altsyncram:altsyncram_component|altsyncram_b0o3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[1\] " "Synthesized away node \"memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_b0o3.tdf" "" { Text "D:/sem_I/Tetowanie/Projekt/db/altsyncram_b0o3.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "d:/intel_fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/memory.vhd" 64 0 0 } } { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -64 440 696 88 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212167 "|logic_analyzer|memory:inst6|altsyncram:altsyncram_component|altsyncram_b0o3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[2\] " "Synthesized away node \"memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_b0o3.tdf" "" { Text "D:/sem_I/Tetowanie/Projekt/db/altsyncram_b0o3.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "d:/intel_fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/memory.vhd" 64 0 0 } } { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -64 440 696 88 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212167 "|logic_analyzer|memory:inst6|altsyncram:altsyncram_component|altsyncram_b0o3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[3\] " "Synthesized away node \"memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_b0o3.tdf" "" { Text "D:/sem_I/Tetowanie/Projekt/db/altsyncram_b0o3.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "d:/intel_fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/memory.vhd" 64 0 0 } } { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -64 440 696 88 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212167 "|logic_analyzer|memory:inst6|altsyncram:altsyncram_component|altsyncram_b0o3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[4\] " "Synthesized away node \"memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_b0o3.tdf" "" { Text "D:/sem_I/Tetowanie/Projekt/db/altsyncram_b0o3.tdf" 171 2 0 } } { "altsyncram.tdf" "" { Text "d:/intel_fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/memory.vhd" 64 0 0 } } { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -64 440 696 88 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212167 "|logic_analyzer|memory:inst6|altsyncram:altsyncram_component|altsyncram_b0o3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[5\] " "Synthesized away node \"memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_b0o3.tdf" "" { Text "D:/sem_I/Tetowanie/Projekt/db/altsyncram_b0o3.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "d:/intel_fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/memory.vhd" 64 0 0 } } { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -64 440 696 88 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212167 "|logic_analyzer|memory:inst6|altsyncram:altsyncram_component|altsyncram_b0o3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[6\] " "Synthesized away node \"memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_b0o3.tdf" "" { Text "D:/sem_I/Tetowanie/Projekt/db/altsyncram_b0o3.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "d:/intel_fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/memory.vhd" 64 0 0 } } { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -64 440 696 88 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212167 "|logic_analyzer|memory:inst6|altsyncram:altsyncram_component|altsyncram_b0o3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[7\] " "Synthesized away node \"memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_b0o3.tdf" "" { Text "D:/sem_I/Tetowanie/Projekt/db/altsyncram_b0o3.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "d:/intel_fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/memory.vhd" 64 0 0 } } { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -64 440 696 88 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212167 "|logic_analyzer|memory:inst6|altsyncram:altsyncram_component|altsyncram_b0o3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[8\] " "Synthesized away node \"memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_b0o3.tdf" "" { Text "D:/sem_I/Tetowanie/Projekt/db/altsyncram_b0o3.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "d:/intel_fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/memory.vhd" 64 0 0 } } { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -64 440 696 88 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212167 "|logic_analyzer|memory:inst6|altsyncram:altsyncram_component|altsyncram_b0o3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[9\] " "Synthesized away node \"memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_b0o3.tdf" "" { Text "D:/sem_I/Tetowanie/Projekt/db/altsyncram_b0o3.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "d:/intel_fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/memory.vhd" 64 0 0 } } { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -64 440 696 88 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212167 "|logic_analyzer|memory:inst6|altsyncram:altsyncram_component|altsyncram_b0o3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[10\] " "Synthesized away node \"memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_b0o3.tdf" "" { Text "D:/sem_I/Tetowanie/Projekt/db/altsyncram_b0o3.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "d:/intel_fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/memory.vhd" 64 0 0 } } { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -64 440 696 88 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212167 "|logic_analyzer|memory:inst6|altsyncram:altsyncram_component|altsyncram_b0o3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[11\] " "Synthesized away node \"memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_b0o3.tdf" "" { Text "D:/sem_I/Tetowanie/Projekt/db/altsyncram_b0o3.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "d:/intel_fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/memory.vhd" 64 0 0 } } { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -64 440 696 88 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212167 "|logic_analyzer|memory:inst6|altsyncram:altsyncram_component|altsyncram_b0o3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[12\] " "Synthesized away node \"memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_b0o3.tdf" "" { Text "D:/sem_I/Tetowanie/Projekt/db/altsyncram_b0o3.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "d:/intel_fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/memory.vhd" 64 0 0 } } { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -64 440 696 88 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212167 "|logic_analyzer|memory:inst6|altsyncram:altsyncram_component|altsyncram_b0o3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[13\] " "Synthesized away node \"memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_b0o3.tdf" "" { Text "D:/sem_I/Tetowanie/Projekt/db/altsyncram_b0o3.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "d:/intel_fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/memory.vhd" 64 0 0 } } { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -64 440 696 88 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212167 "|logic_analyzer|memory:inst6|altsyncram:altsyncram_component|altsyncram_b0o3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[14\] " "Synthesized away node \"memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_b0o3.tdf" "" { Text "D:/sem_I/Tetowanie/Projekt/db/altsyncram_b0o3.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "d:/intel_fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/memory.vhd" 64 0 0 } } { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -64 440 696 88 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212167 "|logic_analyzer|memory:inst6|altsyncram:altsyncram_component|altsyncram_b0o3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[15\] " "Synthesized away node \"memory:inst6\|altsyncram:altsyncram_component\|altsyncram_b0o3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_b0o3.tdf" "" { Text "D:/sem_I/Tetowanie/Projekt/db/altsyncram_b0o3.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "d:/intel_fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/memory.vhd" 64 0 0 } } { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -64 440 696 88 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212167 "|logic_analyzer|memory:inst6|altsyncram:altsyncram_component|altsyncram_b0o3:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1585000212167 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1585000212167 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_altpll.v" "" { Text "D:/sem_I/Tetowanie/Projekt/db/pll_altpll.v" 78 -1 0 } } { "altpll.tdf" "" { Text "d:/intel_fpga/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "pll.vhd" "" { Text "D:/sem_I/Tetowanie/Projekt/pll.vhd" 142 0 0 } } { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { 136 -192 48 304 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212170 "|logic_analyzer|pll:inst3|altpll:altpll_component|pll_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1585000212170 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1585000212170 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "H_SYNC GND " "Pin \"H_SYNC\" is stuck at GND" {  } { { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { 328 392 568 344 "H_SYNC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585000212475 "|logic_analyzer|H_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "V_SYNC GND " "Pin \"V_SYNC\" is stuck at GND" {  } { { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { 344 392 568 360 "V_SYNC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585000212475 "|logic_analyzer|V_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1585000212475 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "88 " "88 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1585000212494 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1585000212667 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585000212667 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nRES " "No output dependent on input pin \"nRES\"" {  } { { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { 376 -312 -144 392 "nRES" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212737 "|logic_analyzer|nRES"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "10M_CLK " "No output dependent on input pin \"10M_CLK\"" {  } { { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { 192 -360 -192 208 "10M_CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212737 "|logic_analyzer|10M_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_SIGNAL\[15\] " "No output dependent on input pin \"INPUT_SIGNAL\[15\]\"" {  } { { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -40 -184 -8 -24 "INPUT_SIGNAL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212737 "|logic_analyzer|INPUT_SIGNAL[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_SIGNAL\[14\] " "No output dependent on input pin \"INPUT_SIGNAL\[14\]\"" {  } { { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -40 -184 -8 -24 "INPUT_SIGNAL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212737 "|logic_analyzer|INPUT_SIGNAL[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_SIGNAL\[13\] " "No output dependent on input pin \"INPUT_SIGNAL\[13\]\"" {  } { { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -40 -184 -8 -24 "INPUT_SIGNAL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212737 "|logic_analyzer|INPUT_SIGNAL[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_SIGNAL\[12\] " "No output dependent on input pin \"INPUT_SIGNAL\[12\]\"" {  } { { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -40 -184 -8 -24 "INPUT_SIGNAL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212737 "|logic_analyzer|INPUT_SIGNAL[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_SIGNAL\[11\] " "No output dependent on input pin \"INPUT_SIGNAL\[11\]\"" {  } { { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -40 -184 -8 -24 "INPUT_SIGNAL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212737 "|logic_analyzer|INPUT_SIGNAL[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_SIGNAL\[10\] " "No output dependent on input pin \"INPUT_SIGNAL\[10\]\"" {  } { { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -40 -184 -8 -24 "INPUT_SIGNAL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212737 "|logic_analyzer|INPUT_SIGNAL[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_SIGNAL\[9\] " "No output dependent on input pin \"INPUT_SIGNAL\[9\]\"" {  } { { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -40 -184 -8 -24 "INPUT_SIGNAL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212737 "|logic_analyzer|INPUT_SIGNAL[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_SIGNAL\[8\] " "No output dependent on input pin \"INPUT_SIGNAL\[8\]\"" {  } { { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -40 -184 -8 -24 "INPUT_SIGNAL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212737 "|logic_analyzer|INPUT_SIGNAL[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_SIGNAL\[7\] " "No output dependent on input pin \"INPUT_SIGNAL\[7\]\"" {  } { { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -40 -184 -8 -24 "INPUT_SIGNAL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212737 "|logic_analyzer|INPUT_SIGNAL[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_SIGNAL\[6\] " "No output dependent on input pin \"INPUT_SIGNAL\[6\]\"" {  } { { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -40 -184 -8 -24 "INPUT_SIGNAL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212737 "|logic_analyzer|INPUT_SIGNAL[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_SIGNAL\[5\] " "No output dependent on input pin \"INPUT_SIGNAL\[5\]\"" {  } { { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -40 -184 -8 -24 "INPUT_SIGNAL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212737 "|logic_analyzer|INPUT_SIGNAL[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_SIGNAL\[4\] " "No output dependent on input pin \"INPUT_SIGNAL\[4\]\"" {  } { { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -40 -184 -8 -24 "INPUT_SIGNAL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212737 "|logic_analyzer|INPUT_SIGNAL[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_SIGNAL\[3\] " "No output dependent on input pin \"INPUT_SIGNAL\[3\]\"" {  } { { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -40 -184 -8 -24 "INPUT_SIGNAL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212737 "|logic_analyzer|INPUT_SIGNAL[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_SIGNAL\[2\] " "No output dependent on input pin \"INPUT_SIGNAL\[2\]\"" {  } { { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -40 -184 -8 -24 "INPUT_SIGNAL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212737 "|logic_analyzer|INPUT_SIGNAL[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_SIGNAL\[1\] " "No output dependent on input pin \"INPUT_SIGNAL\[1\]\"" {  } { { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -40 -184 -8 -24 "INPUT_SIGNAL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212737 "|logic_analyzer|INPUT_SIGNAL[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT_SIGNAL\[0\] " "No output dependent on input pin \"INPUT_SIGNAL\[0\]\"" {  } { { "logic_analyzer.bdf" "" { Schematic "D:/sem_I/Tetowanie/Projekt/logic_analyzer.bdf" { { -40 -184 -8 -24 "INPUT_SIGNAL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585000212737 "|logic_analyzer|INPUT_SIGNAL[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1585000212737 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1585000212740 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1585000212740 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1585000212740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585000212798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 23 22:50:12 2020 " "Processing ended: Mon Mar 23 22:50:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585000212798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585000212798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585000212798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585000212798 ""}
