// Seed: 683051240
module module_0;
  logic [7:0] id_1, id_2, id_3 = id_2;
  assign module_1.id_0 = 0;
  assign id_2 = id_3[1];
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5
    , id_9,
    input wand id_6,
    input tri id_7
);
  id_10 :
  assert property (@(posedge 1 or 1) 1 && 1) begin : LABEL_0
    begin : LABEL_0
      id_9 = 1;
      $display;
    end
  end
  module_0 modCall_1 ();
  wire id_11, id_12 = id_11;
  wire id_13;
endmodule
