
---------- Begin Simulation Statistics ----------
final_tick                                   39945000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 208266                       # Simulator instruction rate (inst/s)
host_mem_usage                                 253872                       # Number of bytes of host memory used
host_op_rate                                   239132                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.06                       # Real time elapsed on the host
host_tick_rate                              714996338                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       11609                       # Number of instructions simulated
sim_ops                                         13352                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000040                       # Number of seconds simulated
sim_ticks                                    39945000                       # Number of ticks simulated
system.cpu.Branches                              2403                       # Number of branches fetched
system.cpu.committedInsts                       11609                       # Number of instructions committed
system.cpu.committedOps                         13352                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                            79890                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               79889.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads                45920                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                7783                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts         1757                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                         430                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                 11509                       # Number of integer alu accesses
system.cpu.num_int_insts                        11509                       # number of integer instructions
system.cpu.num_int_register_reads               18816                       # number of times the integer registers were read
system.cpu.num_int_register_writes               8061                       # number of times the integer registers were written
system.cpu.num_load_insts                        2018                       # Number of load instructions
system.cpu.num_mem_refs                          4028                       # number of memory refs
system.cpu.num_store_insts                       2010                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                  63                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                 26                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                      9350     69.37%     69.37% # Class of executed instruction
system.cpu.op_class::IntMult                       68      0.50%     69.87% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.87% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.87% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.87% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.87% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.87% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.87% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.87% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.87% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.87% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.87% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.87% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.87% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.87% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.87% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.87% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.87% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.87% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.87% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.87% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     69.87% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.87% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.87% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.87% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   3      0.02%     69.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   1      0.01%     69.90% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.90% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                 28      0.21%     70.11% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.11% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.11% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  1      0.01%     70.12% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     70.12% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     70.12% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     70.12% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     70.12% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     70.12% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     70.12% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     70.12% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     70.12% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     70.12% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     70.12% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     70.12% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     70.12% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     70.12% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     70.12% # Class of executed instruction
system.cpu.op_class::MemRead                     2018     14.97%     85.09% # Class of executed instruction
system.cpu.op_class::MemWrite                    2010     14.91%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                      13479                       # Class of executed instruction
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           81                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           596                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data         3695                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3695                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3717                       # number of overall hits
system.cpu.dcache.overall_hits::total            3717                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          176                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            176                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          187                       # number of overall misses
system.cpu.dcache.overall_misses::total           187                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      7402500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      7402500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      7402500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      7402500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         3871                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3871                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3904                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3904                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.045466                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045466                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.047900                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047900                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42059.659091                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42059.659091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39585.561497                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39585.561497                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            2                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          174                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          174                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          183                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          183                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      7163500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      7163500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      7532500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7532500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.044950                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.044950                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.046875                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.046875                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41169.540230                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41169.540230                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41161.202186                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41161.202186                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1834                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1834                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          104                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           104                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      4373500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4373500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1938                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1938                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.053664                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.053664                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42052.884615                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42052.884615                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4206500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4206500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.052632                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.052632                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41240.196078                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41240.196078                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1861                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1861                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           72                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3029000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3029000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1933                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1933                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.037248                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037248                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42069.444444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42069.444444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           72                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2957000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2957000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.037248                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037248                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41069.444444                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41069.444444                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           33                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           33                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       369000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       369000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.272727                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.272727                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        41000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        41000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     39945000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           111.266443                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3940                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               183                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.530055                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle             89000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   111.266443                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.108659                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.108659                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          183                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          158                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.178711                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              8071                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             8071                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     39945000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     39945000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     39945000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        13312                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            13312                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        13312                       # number of overall hits
system.cpu.icache.overall_hits::total           13312                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          346                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            346                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          346                       # number of overall misses
system.cpu.icache.overall_misses::total           346                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     14563000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14563000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     14563000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14563000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        13658                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        13658                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        13658                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        13658                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025333                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025333                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 42089.595376                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42089.595376                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 42089.595376                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42089.595376                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           64                       # number of writebacks
system.cpu.icache.writebacks::total                64                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          346                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          346                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     14217000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14217000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     14217000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14217000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025333                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025333                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025333                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025333                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41089.595376                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41089.595376                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41089.595376                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41089.595376                       # average overall mshr miss latency
system.cpu.icache.replacements                     64                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        13312                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           13312                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          346                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           346                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     14563000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14563000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        13658                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        13658                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 42089.595376                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42089.595376                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          346                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          346                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     14217000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14217000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025333                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025333                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41089.595376                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41089.595376                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     39945000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           144.015975                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               13658                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               346                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             39.473988                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             41000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   144.015975                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.281281                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.281281                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          282                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          178                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.550781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             27662                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            27662                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     39945000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     39945000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     39945000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     39945000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                         0                       # Number of Instructions committed
system.cpu.thread0.numOps                           0                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          22144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          11712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              33856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        22144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22144                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             346                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 529                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         554362248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         293203154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             847565402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    554362248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        554362248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        554362248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        293203154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            847565402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     39945000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                457                       # Transaction distribution
system.membus.trans_dist::WritebackClean           64                       # Transaction distribution
system.membus.trans_dist::ReadExReq                72                       # Transaction distribution
system.membus.trans_dist::ReadExResp               72                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            346                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           111                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port          756                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port          366                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1122                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port        26240                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        11712                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   37952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               532                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.041353                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.199294                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     510     95.86%     95.86% # Request fanout histogram
system.membus.snoop_fanout::1                      22      4.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 532                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     39945000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              859484                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1730000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy             915000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
