Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys.qsys" --block-symbol-file --output-directory="/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading quartus/dsa_jtag_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 25.1]
Progress: Parameterizing module clk_0
Progress: Adding dsa_avalon_slave_0 [dsa_avalon_slave 1.0]
Progress: Parameterizing module dsa_avalon_slave_0
Progress: Adding master_0 [altera_jtag_avalon_master 25.1]
Progress: Parameterizing module master_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys.qsys" --synthesis=VERILOG --output-directory="/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading quartus/dsa_jtag_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 25.1]
Progress: Parameterizing module clk_0
Progress: Adding dsa_avalon_slave_0 [dsa_avalon_slave 1.0]
Progress: Parameterizing module dsa_avalon_slave_0
Progress: Adding master_0 [altera_jtag_avalon_master 25.1]
Progress: Parameterizing module master_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: dsa_jtag_sys: Generating "dsa_jtag_sys" for QUARTUS_SYNTH
Info: Interconnect is inserted between master master_0.master and slave dsa_avalon_slave_0.avalon_slave_0 because the master has address signal 32 bit wide, but the slave is 16 bit wide.
Info: Interconnect is inserted between master master_0.master and slave dsa_avalon_slave_0.avalon_slave_0 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: dsa_avalon_slave_0: "dsa_jtag_sys" instantiated dsa_avalon_slave "dsa_avalon_slave_0"
Info: master_0: "dsa_jtag_sys" instantiated altera_jtag_avalon_master "master_0"
Info: mm_interconnect_0: "dsa_jtag_sys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "dsa_jtag_sys" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: master_0_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_0_master_translator"
Info: dsa_avalon_slave_0_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "dsa_avalon_slave_0_avalon_slave_0_translator"
Info: dsa_jtag_sys: Done "dsa_jtag_sys" with 15 modules, 27 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
