# 5-stage Pipelined ARM-based CPU Design in Verilog

LEGv8 is a subset of ARMv8
![image](https://user-images.githubusercontent.com/57820377/147899857-53b55c36-a718-4fa0-a992-5a889dd74c3f.png)
