
<!DOCTYPE html>
<html lang="en">
<head>
  <script src="https://www.walknsqualk.com/js/theme.min.js" integrity="sha384-pb++s6uBRKaQv+iAXpgA/H3IlpLZdO14tTwuCI7uXmz4aaZdByoCcM+6BhynMq/1"></script>
  <link rel="stylesheet" href="https://www.walknsqualk.com/abridge.css?h=f3cf078b0dda0efcc1e1" />
  <meta charset="utf-8" />
  <meta http-equiv="x-ua-compatible" content="ie=edge" />
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <meta name="base" content="https://www.walknsqualk.com/" />
  <meta name="HandheldFriendly" content="True" />
  <meta name="mobile-web-app-capable" content="yes" />
  <meta name="apple-mobile-web-app-capable" content="yes" />
  <meta name="apple-mobile-web-app-status-bar-style" content="default" />
  <meta name="theme-color" content="#333333" />
  <meta name="msapplication-TileColor" content="#333333" />
  <link rel="manifest" href="https://www.walknsqualk.com/manifest.min.json" />
  <link rel="mask-icon" href="https://www.walknsqualk.com/safari-pinned-tab.svg" color="#ff9900" />
  <link rel="apple-touch-icon" sizes="180x180" href="https://www.walknsqualk.com/apple-icon.png" />
  <link rel="icon" type="image/png" sizes="32x32" href="https://www.walknsqualk.com/favicon-32x32.png" />
  <link rel="icon" type="image/png" sizes="16x16" href="https://www.walknsqualk.com/favicon-16x16.png" />
  <link rel="alternate" type="application/atom+xml" title="Walk N&#x27; Squawk Atom Feed" href="https://www.walknsqualk.com/atom.xml" />
  <meta name="robots" content="index, follow" />
  <meta name="googlebot" content="index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1" />
  <meta name="bingbot" content="index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1" />
  <title>FPGA design for Software Engineers, part 4 - Multiplexed Seven Segment Displays | Walk N' Squawk</title>
  <meta name="author" content="Jeff DeWall" />
  <meta name="copyright" content="Walk N&#x27; Squawk" />
  <meta name="description" content="A Zig and Elixir Coding Blog, with some FPGA and Japanese content as well." />
  <link rel="canonical" href="https://www.walknsqualk.com/022-shift-reg-multiplex/" />
  <meta name="keywords" content="Zig, Rust, Elixir, Python, Japanese, German, Coding" />
  <meta name="google-site-verification" content="Your Google Site verification code." />
  <meta name="msvalidate.01" content="Your Bing Site verification code." />
  <meta property="og:url" content="https://www.walknsqualk.com/022-shift-reg-multiplex/" />
  <meta name="twitter:url" content="https://www.walknsqualk.com/022-shift-reg-multiplex/" />
  <meta property="og:description" content="A Zig and Elixir Coding Blog, with some FPGA and Japanese content as well." />
  <meta name="twitter:description" content="A Zig and Elixir Coding Blog, with some FPGA and Japanese content as well." />
  <meta property="og:title" content="FPGA design for Software Engineers, part 4 - Multiplexed Seven Segment Displays | Walk N&#x27; Squawk" />
  <meta name="twitter:title" content="FPGA design for Software Engineers, part 4 - Multiplexed Seven Segment Displays | Walk N&#x27; Squawk" />
  <meta name="twitter:card" content="summary_large_image" />
  <meta name="twitter:image" content="https://www.walknsqualk.com/banner.png" />
  <meta property="og:image" content="https://www.walknsqualk.com/banner.png" />
  <meta property="og:site_name" content="Walk N&#x27; Squawk" />
  <meta property="og:locale" content="en_US" />
  <meta property="og:type" content="website" />
  <meta property="og:updated_time" content="2023-04-23" />
  <meta name="twitter:site" content="@your-user-name" />
  <meta name="twitter:creator" content="@your-user-name" />
  <script defer src="https://www.walknsqualk.com/js/abridge.min.js?h=e0f9a881a665c86cce9c" integrity="sha384-QF67y7RnPkuDrJNQqn3/7nYxqxWkW/qHI7zN0WTES1aXbf+TotoByRBb835fUE6U"></script>
  <noscript><link rel="stylesheet" href="https://www.walknsqualk.com/nojs.css" /></noscript>
</head>
<body>
  <header>
    <nav>
      <div><big><a href="https://www.walknsqualk.com" title="Walk N&#x27; Squawk"><img src="https://www.walknsqualk.com//logo.png" alt="WalkNSqualk" width="48" height="48" /> Walk N' Squalk</a></big></div>
      <div>

        <div>
          <ul><li><a class="s110" href="https://www.walknsqualk.com/archive/"> Posts </a></li><li><a class="s110" href="https://www.walknsqualk.com/tags/"> Tags </a></li><li><i type="reset" id="mode" class="js svgs adjust"></i></ul>
        </div>

        <div>
          <div>
            <form autocomplete=off class="js" name="goSearch" id="searchbox">
              <div class="searchd">
                <input id="searchinput" type="text" placeholder="Search" title="Search" />
                <button type="submit" title="Search" class="svgs svgm search"></button>
              </div>
              <div class="results"><div id="suggestions"></div></div>
            </form>
          </div>
        </div>

      </div>
    </nav>
    <hr />
  </header>
  <main>
    <article>
      <h1><a href="https://www.walknsqualk.com/022-shift-reg-multiplex/">FPGA design for Software Engineers, part 4 - Multiplexed Seven Segment Displays</a></h1>

      <span class="s95"> Jeff DeWall <span class="rpad"></span> 11 min read <span class="rpad"></span> April 23, 2023 <span class="rpad"></span> #<a href="https://www.walknsqualk.com/tags/fpga/">FPGA</a>  #<a href="https://www.walknsqualk.com/tags/verilog/">Verilog</a> </span>

    


<p>This time we'll continue from the <a href="https://www.walknsqualk.com/016-fpga-start3/">last design article</a> and add in the ability to drive multiple seven segment displays.</p>
<span id="continue-reading"></span><h3 id="article-series">Article Series</h3>
<ol>
<li><a href="https://www.walknsqualk.com/014-fpga-start/">Verilog and State Machines</a></li>
<li><a href="https://www.walknsqualk.com/015-fpga-start2/">Simulation and Build Tools</a></li>
<li><a href="https://www.walknsqualk.com/016-fpga-start3/">Seven Segment Displays</a></li>
<li><a href="https://www.walknsqualk.com/018-fpga-docker-build/">Docker Builds</a></li>
<li><a href="https://www.walknsqualk.com/019-fpga-build-updates/">Build System Updates, ECP5 Support</a></li>
<li>Time-Multiplexed Seven Segment Displays</li>
</ol>
<h1 id="driving-multiple-displays">Driving multiple displays</h1>
<p>So we can drive a single seven segment display with only 3 pins of our FPGA using a shift register, but what if we want to have two or more displays? Do we need 3 pins for each? It turns out that since we can chain shift registers together, we can connect up multiple segments using just our same 3 pins.</p>
<p>In our first example, we'll daisy chain the segments together, so that each seven segment display is driven by its own shift register:</p>
 <img src="daisy_chained_seven_segs_breadboard.png" alt="Daisy Chained Seven Segment Display Breadboard Layout" width="1186" height="448" loading="lazy" />
<p>By chaining each register's shift out bit into the next register's data in bit, we effectively create a longer shift register.</p>
<p>Looking in the <code>04_seven_seg_shift_reg_multi</code> example, you can can see how this looks. The code is mostly the same as our <code>03_seven_seg_shift_reg</code> example, except that we change some constants and add an extra hex to seven segment decoder module instance for the extra display:</p>
<pre data-lang="verilog" class="language-verilog z-code"><code class="language-verilog" data-lang="verilog"><span class="z-source z-systemverilog"><span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> look in pins.pcf for all the pin names on the TinyFPGA BX board
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog"><span class="z-keyword z-control z-systemverilog">module</span> <span class="z-entity z-name z-type z-module z-systemverilog">top</span> (
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog"><span class="z-support z-type z-systemverilog">    input</span> <span class="z-constant z-other z-net z-systemverilog">CLK</span>       <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> 16MHz clock
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog">    ,<span class="z-support z-type z-systemverilog"> output</span> <span class="z-constant z-other z-net z-systemverilog">LED</span>    <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> User/boot LED next to power LED
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog">    ,<span class="z-support z-type z-systemverilog"> output</span> <span class="z-constant z-other z-net z-systemverilog">USBPU</span>  <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> USB pull-up resistor
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog">    ,<span class="z-support z-type z-systemverilog"> output</span> <span class="z-constant z-other z-net z-systemverilog">PIN_1</span>  <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> shift register Data signal
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog">    ,<span class="z-support z-type z-systemverilog"> output</span> <span class="z-constant z-other z-net z-systemverilog">PIN_2</span>  <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> shift register Data clock
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog">    ,<span class="z-support z-type z-systemverilog"> output</span> <span class="z-constant z-other z-net z-systemverilog">PIN_3</span>  <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> shift register latch to outputs.
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog"><span class="z-constant z-other z-preprocessor z-systemverilog">`ifdef</span> <span class="z-support z-variable z-systemverilog">SIMULATION</span>
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog">    <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span>, output [3:0] o_num
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog">    ,<span class="z-support z-type z-systemverilog"> output</span> [<span class="z-constant z-numeric z-decimal z-systemverilog">15</span><span class="z-keyword z-operator z-ternary z-systemverilog">:</span><span class="z-constant z-numeric z-decimal z-systemverilog">0</span>] o_seg_out <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> Debug output for simulator to veify shifted data is correct.
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog"><span class="z-constant z-other z-preprocessor z-systemverilog">`endif</span>
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog">);</span>
</span><span class="z-source z-systemverilog">    <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> drive USB pull-up resistor to &#39;0&#39; to disable USB
</span></span><span class="z-source z-systemverilog">    <span class="z-keyword z-control z-systemverilog">assign</span> <span class="z-constant z-other z-net z-systemverilog">USBPU</span> <span class="z-keyword z-operator z-assignment z-systemverilog">=</span> <span class="z-constant z-numeric z-decimal z-systemverilog">0</span>;
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog"><span class="z-storage z-type z-systemverilog">    reg</span> [<span class="z-constant z-numeric z-decimal z-systemverilog">31</span><span class="z-keyword z-operator z-ternary z-systemverilog">:</span><span class="z-constant z-numeric z-decimal z-systemverilog">0</span>] counter;
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog"><span class="z-constant z-other z-preprocessor z-systemverilog">`ifdef</span> <span class="z-support z-variable z-systemverilog">SIMULATION</span>
</span><span class="z-source z-systemverilog"><span class="z-meta z-param z-systemverilog">    <span class="z-keyword z-other z-systemverilog">localparam</span> <span class="z-constant z-other z-systemverilog">START_SEG_1_BIT</span> </span><span class="z-keyword z-operator z-assignment z-systemverilog">=</span> <span class="z-constant z-numeric z-decimal z-systemverilog">10</span>;
</span><span class="z-source z-systemverilog"><span class="z-meta z-param z-systemverilog">    <span class="z-keyword z-other z-systemverilog">localparam</span> <span class="z-constant z-other z-systemverilog">LED_BLINK_BIT</span> </span><span class="z-keyword z-operator z-assignment z-systemverilog">=</span> <span class="z-constant z-numeric z-decimal z-systemverilog">10</span>;
</span><span class="z-source z-systemverilog"><span class="z-meta z-param z-systemverilog">    <span class="z-keyword z-other z-systemverilog">localparam</span> <span class="z-constant z-other z-systemverilog">CLOCK_BIT</span> </span><span class="z-keyword z-operator z-assignment z-systemverilog">=</span> <span class="z-constant z-numeric z-decimal z-systemverilog">0</span>;
</span><span class="z-source z-systemverilog"><span class="z-constant z-other z-preprocessor z-systemverilog">`else</span>
</span><span class="z-source z-systemverilog"><span class="z-meta z-param z-systemverilog">    <span class="z-keyword z-other z-systemverilog">localparam</span> <span class="z-constant z-other z-systemverilog">START_SEG_1_BIT</span> </span><span class="z-keyword z-operator z-assignment z-systemverilog">=</span> <span class="z-constant z-numeric z-decimal z-systemverilog">22</span>;
</span><span class="z-source z-systemverilog"><span class="z-meta z-param z-systemverilog">    <span class="z-keyword z-other z-systemverilog">localparam</span> <span class="z-constant z-other z-systemverilog">LED_BLINK_BIT</span> </span><span class="z-keyword z-operator z-assignment z-systemverilog">=</span> <span class="z-constant z-numeric z-decimal z-systemverilog">22</span>;
</span><span class="z-source z-systemverilog"><span class="z-meta z-param z-systemverilog">    <span class="z-keyword z-other z-systemverilog">localparam</span> <span class="z-constant z-other z-systemverilog">CLOCK_BIT</span> </span><span class="z-keyword z-operator z-assignment z-systemverilog">=</span> <span class="z-constant z-numeric z-decimal z-systemverilog">12</span>;
</span><span class="z-source z-systemverilog"><span class="z-constant z-other z-preprocessor z-systemverilog">`endif</span>
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog"><span class="z-meta z-param z-systemverilog">    <span class="z-keyword z-other z-systemverilog">localparam</span> <span class="z-constant z-other z-systemverilog">TOP_SEG_1_BIT</span> </span><span class="z-keyword z-operator z-assignment z-systemverilog">=</span> <span class="z-constant z-other z-net z-systemverilog">START_SEG_1_BIT</span> <span class="z-keyword z-operator z-arithmetic z-systemverilog">+</span> <span class="z-constant z-numeric z-decimal z-systemverilog">3</span>;
</span><span class="z-source z-systemverilog"><span class="z-meta z-param z-systemverilog">    <span class="z-keyword z-other z-systemverilog">localparam</span> <span class="z-constant z-other z-systemverilog">START_SEG_2_BIT</span> </span><span class="z-keyword z-operator z-assignment z-systemverilog">=</span> <span class="z-constant z-other z-net z-systemverilog">TOP_SEG_1_BIT</span> <span class="z-keyword z-operator z-arithmetic z-systemverilog">+</span> <span class="z-constant z-numeric z-decimal z-systemverilog">1</span>;
</span><span class="z-source z-systemverilog"><span class="z-meta z-param z-systemverilog">    <span class="z-keyword z-other z-systemverilog">localparam</span> <span class="z-constant z-other z-systemverilog">TOP_SEG_2_BIT</span> </span><span class="z-keyword z-operator z-assignment z-systemverilog">=</span> <span class="z-constant z-other z-net z-systemverilog">START_SEG_2_BIT</span> <span class="z-keyword z-operator z-arithmetic z-systemverilog">+</span> <span class="z-constant z-numeric z-decimal z-systemverilog">3</span>;
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog">    <span class="z-storage z-type z-net z-systemverilog">wire</span> [<span class="z-constant z-numeric z-decimal z-systemverilog">15</span><span class="z-keyword z-operator z-ternary z-systemverilog">:</span><span class="z-constant z-numeric z-decimal z-systemverilog">0</span>] seg_out;
</span><span class="z-source z-systemverilog">    <span class="z-storage z-type z-net z-systemverilog">wire</span> sh_ds, sh_clk, sh_latch;
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog">    <span class="z-meta z-module z-inst z-systemverilog"><span class="z-storage z-type z-module z-systemverilog">hex_to_7seg</span> <span class="z-entity z-name z-type z-module z-systemverilog">segDisplay</span>(
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog">            .<span class="z-support z-function z-port z-systemverilog">i_val</span>(counter[<span class="z-constant z-other z-net z-systemverilog">TOP_SEG_1_BIT</span><span class="z-keyword z-operator z-ternary z-systemverilog">:</span><span class="z-constant z-other z-net z-systemverilog">START_SEG_1_BIT</span>]),
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog">            .<span class="z-support z-function z-port z-systemverilog">o_seg_vals</span>(seg_out[<span class="z-constant z-numeric z-decimal z-systemverilog">15</span><span class="z-keyword z-operator z-ternary z-systemverilog">:</span><span class="z-constant z-numeric z-decimal z-systemverilog">8</span>])
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog">        );</span>
</span><span class="z-source z-systemverilog">    <span class="z-meta z-module z-inst z-systemverilog"><span class="z-storage z-type z-module z-systemverilog">hex_to_7seg</span> <span class="z-entity z-name z-type z-module z-systemverilog">segDisplay2</span>(
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog">            .<span class="z-support z-function z-port z-systemverilog">i_val</span>(counter[<span class="z-constant z-other z-net z-systemverilog">TOP_SEG_2_BIT</span><span class="z-keyword z-operator z-ternary z-systemverilog">:</span><span class="z-constant z-other z-net z-systemverilog">START_SEG_2_BIT</span>]),
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog">            .<span class="z-support z-function z-port z-systemverilog">o_seg_vals</span>(seg_out[<span class="z-constant z-numeric z-decimal z-systemverilog">7</span><span class="z-keyword z-operator z-ternary z-systemverilog">:</span><span class="z-constant z-numeric z-decimal z-systemverilog">0</span>])
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog">        );</span>
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog"><span class="z-storage z-type z-systemverilog">    reg</span> shift_reg_clock <span class="z-keyword z-operator z-assignment z-systemverilog">=</span> <span class="z-constant z-numeric z-decimal z-systemverilog">0</span>;
</span><span class="z-source z-systemverilog"><span class="z-storage z-type z-systemverilog">    reg</span> shift_toggle <span class="z-keyword z-operator z-assignment z-systemverilog">=</span> <span class="z-constant z-numeric z-decimal z-systemverilog">0</span>;
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog">    <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> Create a 16 bit (2^4) shift register.
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog">    <span class="z-storage z-type z-module z-systemverilog">shift_reg_output</span> <span class="z-meta z-bind z-param z-systemverilog"><span class="z-keyword z-operator z-param z-systemverilog">#</span>(
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog"><span class="z-meta z-bind z-param z-systemverilog">        .<span class="z-support z-function z-port z-systemverilog">DATA_WIDTH</span>(<span class="z-constant z-numeric z-decimal z-systemverilog">4</span>)
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog"><span class="z-meta z-bind z-param z-systemverilog">        )</span> <span class="z-entity z-name z-type z-module z-systemverilog">shiftReg</span> <span class="z-meta z-module z-bind z-port z-systemverilog">(
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog"><span class="z-meta z-module z-bind z-port z-systemverilog">            .<span class="z-support z-function z-port z-systemverilog">i_clk</span>(shift_reg_clock),
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog"><span class="z-meta z-module z-bind z-port z-systemverilog">            .<span class="z-support z-function z-port z-systemverilog">i_reset</span>(<span class="z-constant z-numeric z-systemverilog">1&#39;b0</span>),
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog"><span class="z-meta z-module z-bind z-port z-systemverilog">            .<span class="z-support z-function z-port z-systemverilog">i_value</span>(seg_out),
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog"><span class="z-meta z-module z-bind z-port z-systemverilog">            .<span class="z-support z-function z-port z-systemverilog">i_enable_toggle</span>(shift_toggle),
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog"><span class="z-meta z-module z-bind z-port z-systemverilog">
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog"><span class="z-meta z-module z-bind z-port z-systemverilog">            .<span class="z-support z-function z-port z-systemverilog">o_data_val</span>(sh_ds),
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog"><span class="z-meta z-module z-bind z-port z-systemverilog">            .<span class="z-support z-function z-port z-systemverilog">o_data_clock</span>(sh_clk),
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog"><span class="z-meta z-module z-bind z-port z-systemverilog">            .<span class="z-support z-function z-port z-systemverilog">o_latch_shifted_value</span>(sh_latch)
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog"><span class="z-meta z-module z-bind z-port z-systemverilog">        )</span>;</span>
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog">    <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> increment the counter every clock
</span></span><span class="z-source z-systemverilog">    <span class="z-keyword z-control z-systemverilog">always</span> <span class="z-keyword z-operator z-other z-systemverilog">@</span>(<span class="z-keyword z-control z-systemverilog">posedge</span> <span class="z-constant z-other z-net z-systemverilog">CLK</span>) <span class="z-keyword z-control z-systemverilog">begin</span>
</span><span class="z-source z-systemverilog">        counter <span class="z-keyword z-operator z-comparison z-systemverilog">&lt;=</span> counter <span class="z-keyword z-operator z-arithmetic z-systemverilog">+</span> <span class="z-constant z-numeric z-decimal z-systemverilog">1</span>;
</span><span class="z-source z-systemverilog">        shift_reg_clock <span class="z-keyword z-operator z-comparison z-systemverilog">&lt;=</span> counter[<span class="z-constant z-other z-net z-systemverilog">CLOCK_BIT</span>];
</span><span class="z-source z-systemverilog">        shift_toggle <span class="z-keyword z-operator z-comparison z-systemverilog">&lt;=</span> counter[<span class="z-constant z-other z-net z-systemverilog">START_SEG_1_BIT</span>];
</span><span class="z-source z-systemverilog">    <span class="z-keyword z-other z-block z-systemverilog">end</span>
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog">    <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> light up the LED according to the pattern
</span></span><span class="z-source z-systemverilog">    <span class="z-keyword z-control z-systemverilog">assign</span> <span class="z-constant z-other z-net z-systemverilog">LED</span> <span class="z-keyword z-operator z-assignment z-systemverilog">=</span> counter[<span class="z-constant z-other z-net z-systemverilog">LED_BLINK_BIT</span>];
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog">    <span class="z-keyword z-control z-systemverilog">assign</span> <span class="z-constant z-other z-net z-systemverilog">PIN_1</span> <span class="z-keyword z-operator z-assignment z-systemverilog">=</span> sh_ds;
</span><span class="z-source z-systemverilog">    <span class="z-keyword z-control z-systemverilog">assign</span> <span class="z-constant z-other z-net z-systemverilog">PIN_2</span> <span class="z-keyword z-operator z-assignment z-systemverilog">=</span> sh_clk;
</span><span class="z-source z-systemverilog">    <span class="z-keyword z-control z-systemverilog">assign</span> <span class="z-constant z-other z-net z-systemverilog">PIN_3</span> <span class="z-keyword z-operator z-assignment z-systemverilog">=</span> sh_latch;
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog">    <span class="z-constant z-other z-preprocessor z-systemverilog">`ifdef</span> <span class="z-support z-variable z-systemverilog">SIMULATION</span>
</span><span class="z-source z-systemverilog">        <span class="z-keyword z-control z-systemverilog">assign</span> o_seg_out <span class="z-keyword z-operator z-assignment z-systemverilog">=</span> seg_out;
</span><span class="z-source z-systemverilog">        <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span>assign o_num = counter[TOP_SEG_2_BIT:START_SEG_1_BIT];
</span></span><span class="z-source z-systemverilog">    <span class="z-constant z-other z-preprocessor z-systemverilog">`endif</span>
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog"><span class="z-meta z-object z-end z-systemverilog"><span class="z-keyword z-control z-systemverilog">endmodule</span></span>
</span></code></pre>
<p>The main changes to note:</p>
<ul>
<li>We extended the size of the shift register module to 16 bits to accomodate having two seven segment displays</li>
<li>We setup our constants to use <code>START_SEG_1_BIT</code> to derive the other constants for the end of segment 1, and the start and end of segment 2's bits from our extended counter variable.</li>
<li>We also, as mentioned, added a second hex to seven segment decoder instance which is fed into the shift register with the other decoder instance to make up the 16 bits of data to shift out.</li>
</ul>
<p>In our simulation code, everything is mostly the same apart from having an extra segment to display and some positioning code for the virtual seven segment display.</p>
<p>If you build and run the simulation you should see two segments counting up:</p>
 <img src="multi_seg_daisy_chained_simulation.png" alt="Daisy Chained Seven Segment Simulation" width="796" height="632" loading="lazy" />
<h2 id="building-the-circuit">Building the circuit</h2>
<p>Breadboarding out the circuit is straight forward, if not a touch tedious. You need resistors for each segment, so you end up with 16 of them plus the two displays and two shift registers.</p>
<p>If you follow the breadboard schematic above, you will end up with the following:</p>
 <img src="daisy_chained_seven_segs.jpeg" alt="Daisy-chained Seven Segment Display on Actual Breadboard" width="2048" height="819" loading="lazy" />
<p>If you deploy the circuit, you'll see the digits couting up as you would expect:</p>
<video controls class="ci">
  <source src="daisy_chained_seven_segs.mp4" type="video/mp4" />
  Your browser doesn't support the video tag and/or the video formats in use here – sorry!
</video><h1 id="another-way-time-multiplexing">Another Way: Time Multiplexing</h1>
<p>While we could just continue to daisy-chain multiple shift registers together with each one outputting to a display of its own, we would need one shift register per display, and each segment within a display needs its own current limiting resistor, which adds up. In some cases we may be more sensitive to part counts in our projects to complete our project. With less parts it will be cheaper to build and require less space.</p>
<p>If we want to have more seven segment displays but want the least number of components we can do something a bit clever and time-multiplex them. That just means we'll use one shift register for the current display value, and one shift register to round-robin enable each display in turn, one by one.</p>
<p>So, one shift register will show the currently enabled display's segments and the second shift register will act as an enable mask, with each bit being assigned to a different display. This allows us to drive up to eight displays with just two shift registers. Because only one display will be driven at a time, we can also get away with only eight resistors in total, rather than eight per display.</p>
<p>This works because the human eye can't perceive the quick on and off cycling as long as we cycle through the displays fast enough. The downside is of course that since we are switching between each display, there is less time that each display is actively on, and so will appear dimmer overall.</p>
<p>For the second shift register that controls which display is on, we'll use what's called "one-hot" encoding. This just means that we convert from the binary value of our counter rotating through which display should be on and create an enable mask where only one bit is on and all of the others are zero. It will end up looking like we shift a bit from the 0th position through to the nth bit position and then repeating.</p>
<p>In our case we will have the following encoding:</p>
<table><thead><tr><th>Counter</th><th>One-hot Encoded Value</th></tr></thead><tbody>
<tr><td>00</td><td>001</td></tr>
<tr><td>01</td><td>010</td></tr>
<tr><td>10</td><td>100</td></tr>
</tbody></table>
<p>We can use that on/off signal to operate a transistor as a switch to selectively connect one display at a time. That means each display will now have a transistor in between it's common pin to accomplish this. In our case this common pin is the ground since I'm using common ground seven segment displays.</p>
<p>In our test circuit we'll set up 3 seven segment displays and so the first 3 bits of our control shift register will be the enable bit for each display in turn.</p>
<h2 id="one-hot-encoder-design">One-hot encoder design</h2>
<p>Let's start with the one hot encoder design as it's pretty straight-forward. We simply need to take in a counter value, 0 to 7, and output the bit that corresponds to that value, effectively mapping the 3 bit counter to one of 8 bits on the output.</p>
<pre data-lang="verilog" class="language-verilog z-code"><code class="language-verilog" data-lang="verilog"><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog"><span class="z-keyword z-control z-systemverilog">module</span> <span class="z-entity z-name z-type z-module z-systemverilog">one_hot_encoder</span>
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog">    (
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog">        i_val
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog">        , o_one_hot_val
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog">    );</span>
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog"><span class="z-meta z-param z-systemverilog">    <span class="z-keyword z-other z-systemverilog">parameter</span> <span class="z-constant z-other z-systemverilog">DATA_WIDTH</span> </span><span class="z-keyword z-operator z-assignment z-systemverilog">=</span> <span class="z-constant z-numeric z-decimal z-systemverilog">3</span>;
</span><span class="z-source z-systemverilog"><span class="z-meta z-param z-systemverilog">    <span class="z-keyword z-other z-systemverilog">localparam</span> <span class="z-constant z-other z-systemverilog">DATA_SIZE</span> </span><span class="z-keyword z-operator z-assignment z-systemverilog">=</span> <span class="z-constant z-numeric z-decimal z-systemverilog">1</span><span class="z-keyword z-operator z-comparison z-systemverilog">&lt;</span><span class="z-keyword z-operator z-comparison z-systemverilog">&lt;</span><span class="z-constant z-other z-net z-systemverilog">DATA_WIDTH</span>;
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog"><span class="z-support z-type z-systemverilog">    input</span> [<span class="z-constant z-other z-net z-systemverilog">DATA_WIDTH</span><span class="z-keyword z-operator z-arithmetic z-systemverilog">-</span><span class="z-constant z-numeric z-decimal z-systemverilog">1</span><span class="z-keyword z-operator z-ternary z-systemverilog">:</span><span class="z-constant z-numeric z-decimal z-systemverilog">0</span>] i_val;
</span><span class="z-source z-systemverilog"><span class="z-support z-type z-systemverilog">    output</span><span class="z-storage z-type z-systemverilog"> reg</span>[<span class="z-constant z-other z-net z-systemverilog">DATA_SIZE</span><span class="z-keyword z-operator z-arithmetic z-systemverilog">-</span><span class="z-constant z-numeric z-decimal z-systemverilog">1</span><span class="z-keyword z-operator z-ternary z-systemverilog">:</span><span class="z-constant z-numeric z-decimal z-systemverilog">0</span>] o_one_hot_val;
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog"><span class="z-storage z-type z-systemverilog">    reg</span> [<span class="z-constant z-other z-net z-systemverilog">DATA_WIDTH</span><span class="z-keyword z-operator z-ternary z-systemverilog">:</span><span class="z-constant z-numeric z-decimal z-systemverilog">0</span>] ii;
</span><span class="z-source z-systemverilog">    <span class="z-keyword z-control z-systemverilog">always</span> <span class="z-keyword z-operator z-other z-systemverilog">@</span>(<span class="z-keyword z-operator z-arithmetic z-systemverilog">*</span>)
</span><span class="z-source z-systemverilog">    <span class="z-keyword z-control z-systemverilog">begin</span>
</span><span class="z-source z-systemverilog">        <span class="z-keyword z-control z-systemverilog">for</span>(ii <span class="z-keyword z-operator z-assignment z-systemverilog">=</span> <span class="z-constant z-numeric z-decimal z-systemverilog">0</span>; ii <span class="z-keyword z-operator z-comparison z-systemverilog">&lt;=</span> <span class="z-constant z-other z-net z-systemverilog">DATA_SIZE</span>; ii<span class="z-keyword z-operator z-arithmetic z-systemverilog">+</span><span class="z-keyword z-operator z-arithmetic z-systemverilog">+</span>)
</span><span class="z-source z-systemverilog">        <span class="z-keyword z-control z-systemverilog">begin</span>
</span><span class="z-source z-systemverilog">            <span class="z-keyword z-control z-systemverilog">if</span>(<span class="z-keyword z-operator z-other z-systemverilog">{</span><span class="z-constant z-numeric z-systemverilog">1&#39;b0</span>, i_val<span class="z-keyword z-operator z-other z-systemverilog">}</span> <span class="z-keyword z-operator z-comparison z-systemverilog">==</span> ii) o_one_hot_val <span class="z-keyword z-operator z-assignment z-systemverilog">=</span> <span class="z-constant z-numeric z-decimal z-systemverilog">1</span> <span class="z-keyword z-operator z-comparison z-systemverilog">&lt;</span><span class="z-keyword z-operator z-comparison z-systemverilog">&lt;</span> ii;
</span><span class="z-source z-systemverilog">        <span class="z-keyword z-other z-block z-systemverilog">end</span>
</span><span class="z-source z-systemverilog">    <span class="z-keyword z-other z-block z-systemverilog">end</span>
</span><span class="z-source z-systemverilog"><span class="z-meta z-object z-end z-systemverilog"><span class="z-keyword z-control z-systemverilog">endmodule</span></span>
</span></code></pre>
<p>Notice here we're making use of the Verilog <code>for</code> loop construct. This is different than loops in procedural languages like C or C++, in that it is not designing a circuit that runs over clocks cycles, we do that ourselves with state machines as descibed in the first article.</p>
<p>Instead, a Verilog <code>for</code> loop is more akin to a meta-programming construct in that it instantiates N iterations of the body in the actual circuit. The above is equivalent to us hand unrolling the loop and write each of the <code>if({1'b0, i_val} == ii) ...</code> statements by hand replacing <code>ii</code> with the current bit we are checking for.</p>
<h2 id="the-time-multiplexed-code">The Time-Multiplexed Code</h2>
<pre data-lang="verilog" class="language-verilog z-code"><code class="language-verilog" data-lang="verilog"><span class="z-source z-systemverilog"><span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> look in pins.pcf for all the pin names on the TinyFPGA BX board
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog"><span class="z-keyword z-control z-systemverilog">module</span> <span class="z-entity z-name z-type z-module z-systemverilog">top</span> (
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog"><span class="z-support z-type z-systemverilog">    input</span> <span class="z-constant z-other z-net z-systemverilog">CLK</span>       <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> 16MHz clock
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog">    ,<span class="z-support z-type z-systemverilog"> output</span> <span class="z-constant z-other z-net z-systemverilog">LED</span>    <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> User/boot LED next to power LED
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog">    ,<span class="z-support z-type z-systemverilog"> output</span> <span class="z-constant z-other z-net z-systemverilog">USBPU</span>  <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> USB pull-up resistor
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog">    ,<span class="z-support z-type z-systemverilog"> output</span> <span class="z-constant z-other z-net z-systemverilog">PIN_1</span>  <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> shift register Data signal
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog">    ,<span class="z-support z-type z-systemverilog"> output</span> <span class="z-constant z-other z-net z-systemverilog">PIN_2</span>  <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> shift register Data clock
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog">    ,<span class="z-support z-type z-systemverilog"> output</span> <span class="z-constant z-other z-net z-systemverilog">PIN_3</span>  <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> shift register latch to outputs.
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog">
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog">    ,<span class="z-support z-type z-systemverilog"> output</span> <span class="z-constant z-other z-net z-systemverilog">PIN_4</span>  <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> one hot encoding output
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog">    ,<span class="z-support z-type z-systemverilog"> output</span> <span class="z-constant z-other z-net z-systemverilog">PIN_5</span>  <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> one hot encoding output
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog">    ,<span class="z-support z-type z-systemverilog"> output</span> <span class="z-constant z-other z-net z-systemverilog">PIN_6</span>  <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> one hot encoding output
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog"><span class="z-constant z-other z-preprocessor z-systemverilog">`ifdef</span> <span class="z-support z-variable z-systemverilog">SIMULATION</span>
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog">    ,<span class="z-support z-type z-systemverilog"> output</span> [<span class="z-constant z-numeric z-decimal z-systemverilog">15</span><span class="z-keyword z-operator z-ternary z-systemverilog">:</span><span class="z-constant z-numeric z-decimal z-systemverilog">0</span>] o_seg_out <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> Debug output for simulator to veify shifted data is correct.
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog"><span class="z-constant z-other z-preprocessor z-systemverilog">`endif</span>
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-systemverilog">);</span>
</span><span class="z-source z-systemverilog">    <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> drive USB pull-up resistor to &#39;0&#39; to disable USB
</span></span><span class="z-source z-systemverilog">    <span class="z-keyword z-control z-systemverilog">assign</span> <span class="z-constant z-other z-net z-systemverilog">USBPU</span> <span class="z-keyword z-operator z-assignment z-systemverilog">=</span> <span class="z-constant z-numeric z-decimal z-systemverilog">0</span>;
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog"><span class="z-storage z-type z-systemverilog">    reg</span> [<span class="z-constant z-numeric z-decimal z-systemverilog">31</span><span class="z-keyword z-operator z-ternary z-systemverilog">:</span><span class="z-constant z-numeric z-decimal z-systemverilog">0</span>] counter;
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog"><span class="z-constant z-other z-preprocessor z-systemverilog">`ifdef</span> <span class="z-support z-variable z-systemverilog">SIMULATION</span>
</span><span class="z-source z-systemverilog">    <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> When running the simulation, we will lower the number of cycles to make
</span></span><span class="z-source z-systemverilog">    <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> it easier to read the waveform output.
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-param z-systemverilog">    <span class="z-keyword z-other z-systemverilog">localparam</span> <span class="z-constant z-other z-systemverilog">START_SEG_1_BIT</span> </span><span class="z-keyword z-operator z-assignment z-systemverilog">=</span> <span class="z-constant z-numeric z-decimal z-systemverilog">10</span>;
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog"><span class="z-meta z-param z-systemverilog">    <span class="z-keyword z-other z-systemverilog">localparam</span> <span class="z-constant z-other z-systemverilog">TIME_TICK_BIT</span> </span><span class="z-keyword z-operator z-assignment z-systemverilog">=</span> <span class="z-constant z-numeric z-decimal z-systemverilog">6</span>;
</span><span class="z-source z-systemverilog"><span class="z-meta z-param z-systemverilog">    <span class="z-keyword z-other z-systemverilog">localparam</span> <span class="z-constant z-other z-systemverilog">LED_BLINK_BIT</span> </span><span class="z-keyword z-operator z-assignment z-systemverilog">=</span> <span class="z-constant z-numeric z-decimal z-systemverilog">10</span>;
</span><span class="z-source z-systemverilog"><span class="z-meta z-param z-systemverilog">    <span class="z-keyword z-other z-systemverilog">localparam</span> <span class="z-constant z-other z-systemverilog">CLOCK_BIT</span> </span><span class="z-keyword z-operator z-assignment z-systemverilog">=</span> <span class="z-constant z-numeric z-decimal z-systemverilog">0</span>;
</span><span class="z-source z-systemverilog"><span class="z-constant z-other z-preprocessor z-systemverilog">`else</span>
</span><span class="z-source z-systemverilog">    <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> On the real board, our clock is 16MHz, so in order to see the LED pattern
</span></span><span class="z-source z-systemverilog">    <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> we need to consider how many cycle ticks we should have.  In our case
</span></span><span class="z-source z-systemverilog">    <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> 16*1000*1000 is one second, which is roughly when the 24th bit toggles.
</span></span><span class="z-source z-systemverilog">    <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> We&#39;ll use that as our algorithm&#39;s tick delay.
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-param z-systemverilog">    <span class="z-keyword z-other z-systemverilog">localparam</span> <span class="z-constant z-other z-systemverilog">START_SEG_1_BIT</span> </span><span class="z-keyword z-operator z-assignment z-systemverilog">=</span> <span class="z-constant z-numeric z-decimal z-systemverilog">20</span>;
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog"><span class="z-meta z-param z-systemverilog">    <span class="z-keyword z-other z-systemverilog">localparam</span> <span class="z-constant z-other z-systemverilog">TIME_TICK_BIT</span> </span><span class="z-keyword z-operator z-assignment z-systemverilog">=</span> <span class="z-constant z-numeric z-decimal z-systemverilog">12</span>;
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog">    <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> We want the blink pattern to be 4 times per update tick, aka 2 bits less.
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-param z-systemverilog">    <span class="z-keyword z-other z-systemverilog">localparam</span> <span class="z-constant z-other z-systemverilog">LED_BLINK_BIT</span> </span><span class="z-keyword z-operator z-assignment z-systemverilog">=</span> <span class="z-constant z-numeric z-decimal z-systemverilog">22</span>;
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog"><span class="z-meta z-param z-systemverilog">    <span class="z-keyword z-other z-systemverilog">localparam</span> <span class="z-constant z-other z-systemverilog">CLOCK_BIT</span> </span><span class="z-keyword z-operator z-assignment z-systemverilog">=</span> <span class="z-constant z-numeric z-decimal z-systemverilog">6</span>;
</span><span class="z-source z-systemverilog"><span class="z-constant z-other z-preprocessor z-systemverilog">`endif</span>
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog">    <span class="z-storage z-type z-net z-systemverilog">wire</span> [<span class="z-constant z-numeric z-decimal z-systemverilog">7</span><span class="z-keyword z-operator z-ternary z-systemverilog">:</span><span class="z-constant z-numeric z-decimal z-systemverilog">0</span>] seg_out;
</span><span class="z-source z-systemverilog">    <span class="z-storage z-type z-net z-systemverilog">wire</span> sh_ds, sh_clk, sh_latch;
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog"><span class="z-storage z-type z-systemverilog">    reg</span> [<span class="z-constant z-numeric z-decimal z-systemverilog">2</span><span class="z-keyword z-operator z-ternary z-systemverilog">:</span><span class="z-constant z-numeric z-decimal z-systemverilog">0</span>] digit_counter <span class="z-keyword z-operator z-assignment z-systemverilog">=</span> <span class="z-constant z-numeric z-decimal z-systemverilog">0</span>;
</span><span class="z-source z-systemverilog">    <span class="z-storage z-type z-net z-systemverilog">wire</span> [<span class="z-constant z-numeric z-decimal z-systemverilog">1</span><span class="z-keyword z-operator z-ternary z-systemverilog">:</span><span class="z-constant z-numeric z-decimal z-systemverilog">0</span>] which_digit;
</span><span class="z-source z-systemverilog">    <span class="z-keyword z-control z-systemverilog">assign</span> which_digit <span class="z-keyword z-operator z-assignment z-systemverilog">=</span> digit_counter [<span class="z-constant z-numeric z-decimal z-systemverilog">2</span><span class="z-keyword z-operator z-ternary z-systemverilog">:</span><span class="z-constant z-numeric z-decimal z-systemverilog">1</span>];
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog"><span class="z-storage z-type z-systemverilog">    reg</span> last_time_bit_val <span class="z-keyword z-operator z-assignment z-systemverilog">=</span><span class="z-constant z-numeric z-decimal z-systemverilog">0</span>;
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog">    <span class="z-comment z-block z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">/*</span> verilator lint_off UNUSED */</span>
</span><span class="z-source z-systemverilog"><span class="z-storage z-type z-systemverilog">    reg</span> [<span class="z-constant z-numeric z-decimal z-systemverilog">11</span><span class="z-keyword z-operator z-ternary z-systemverilog">:</span><span class="z-constant z-numeric z-decimal z-systemverilog">0</span>] debug_count;
</span><span class="z-source z-systemverilog">    <span class="z-comment z-block z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">/*</span> verilator lint_on UNUSED */</span>
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog">    <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> The values of the current hex digit we&#39;re displaying.
</span></span><span class="z-source z-systemverilog"><span class="z-storage z-type z-systemverilog">    reg</span> [<span class="z-constant z-numeric z-decimal z-systemverilog">3</span><span class="z-keyword z-operator z-ternary z-systemverilog">:</span><span class="z-constant z-numeric z-decimal z-systemverilog">0</span>] curr_digit_values;
</span><span class="z-source z-systemverilog">    <span class="z-comment z-block z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">/*</span> verilator lint_off UNUSED */</span>
</span><span class="z-source z-systemverilog"><span class="z-storage z-type z-systemverilog">    reg</span> [<span class="z-constant z-numeric z-decimal z-systemverilog">1</span><span class="z-keyword z-operator z-ternary z-systemverilog">:</span><span class="z-constant z-numeric z-decimal z-systemverilog">0</span>] curr_digit_selected;
</span><span class="z-source z-systemverilog">    <span class="z-comment z-block z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">/*</span> verilator lint_on UNUSED */</span>
</span><span class="z-source z-systemverilog">    <span class="z-storage z-type z-net z-systemverilog">wire</span> [<span class="z-constant z-numeric z-decimal z-systemverilog">7</span><span class="z-keyword z-operator z-ternary z-systemverilog">:</span><span class="z-constant z-numeric z-decimal z-systemverilog">0</span>] curr_digit_selected_one_hot;
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog">    <span class="z-storage z-type z-net z-systemverilog">wire</span> [<span class="z-constant z-numeric z-decimal z-systemverilog">15</span><span class="z-keyword z-operator z-ternary z-systemverilog">:</span><span class="z-constant z-numeric z-decimal z-systemverilog">0</span>] shift_reg_value;
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog">    <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> We only need one seven-segment decoder, since it will be multiplexed
</span></span><span class="z-source z-systemverilog">    <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> over time to show the correct digit.
</span></span><span class="z-source z-systemverilog">    <span class="z-meta z-module z-inst z-systemverilog"><span class="z-storage z-type z-module z-systemverilog">hex_to_7seg</span> <span class="z-entity z-name z-type z-module z-systemverilog">segDisplay</span>(
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog">            .<span class="z-support z-function z-port z-systemverilog">i_val</span>(curr_digit_values),
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog">            .<span class="z-support z-function z-port z-systemverilog">o_seg_vals</span>(seg_out)
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog">        );</span>
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog"><span class="z-storage z-type z-systemverilog">    reg</span> shift_reg_clock <span class="z-keyword z-operator z-assignment z-systemverilog">=</span> <span class="z-constant z-numeric z-decimal z-systemverilog">0</span>;
</span><span class="z-source z-systemverilog"><span class="z-storage z-type z-systemverilog">    reg</span> shift_toggle <span class="z-keyword z-operator z-assignment z-systemverilog">=</span> <span class="z-constant z-numeric z-decimal z-systemverilog">0</span>;
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog">    <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> Create a 16 bit (2^4) shift register.
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog">    <span class="z-storage z-type z-module z-systemverilog">shift_reg_output</span> <span class="z-meta z-bind z-param z-systemverilog"><span class="z-keyword z-operator z-param z-systemverilog">#</span>(
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog"><span class="z-meta z-bind z-param z-systemverilog">        .<span class="z-support z-function z-port z-systemverilog">DATA_WIDTH</span>(<span class="z-constant z-numeric z-decimal z-systemverilog">4</span>)
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog"><span class="z-meta z-bind z-param z-systemverilog">        )</span> <span class="z-entity z-name z-type z-module z-systemverilog">shiftReg</span><span class="z-meta z-module z-bind z-port z-systemverilog">(
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog"><span class="z-meta z-module z-bind z-port z-systemverilog">            .<span class="z-support z-function z-port z-systemverilog">i_clk</span>(shift_reg_clock),
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog"><span class="z-meta z-module z-bind z-port z-systemverilog">            .<span class="z-support z-function z-port z-systemverilog">i_reset</span>(<span class="z-constant z-numeric z-systemverilog">1&#39;b0</span>),
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog"><span class="z-meta z-module z-bind z-port z-systemverilog">            .<span class="z-support z-function z-port z-systemverilog">i_value</span>(shift_reg_value),
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog"><span class="z-meta z-module z-bind z-port z-systemverilog">            .<span class="z-support z-function z-port z-systemverilog">i_enable_toggle</span>(shift_toggle),
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog"><span class="z-meta z-module z-bind z-port z-systemverilog">
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog"><span class="z-meta z-module z-bind z-port z-systemverilog">            .<span class="z-support z-function z-port z-systemverilog">o_data_val</span>(sh_ds),
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog"><span class="z-meta z-module z-bind z-port z-systemverilog">            .<span class="z-support z-function z-port z-systemverilog">o_data_clock</span>(sh_clk),
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog"><span class="z-meta z-module z-bind z-port z-systemverilog">            .<span class="z-support z-function z-port z-systemverilog">o_latch_shifted_value</span>(sh_latch)
</span></span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog"><span class="z-meta z-module z-bind z-port z-systemverilog">        )</span>;</span>
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog">    <span class="z-meta z-module z-inst z-systemverilog"><span class="z-storage z-type z-module z-systemverilog">one_hot_encoder</span> <span class="z-entity z-name z-type z-module z-systemverilog">hot_encoder</span>(
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog">        .<span class="z-support z-function z-port z-systemverilog">i_val</span>(<span class="z-keyword z-operator z-other z-systemverilog">{</span><span class="z-constant z-numeric z-systemverilog">1&#39;b0</span>, curr_digit_selected<span class="z-keyword z-operator z-other z-systemverilog">}</span>),
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog">        .<span class="z-support z-function z-port z-systemverilog">o_one_hot_val</span>(curr_digit_selected_one_hot)
</span></span><span class="z-source z-systemverilog"><span class="z-meta z-module z-inst z-systemverilog">    );</span>
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog">    <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> Update our counter and the logic on which digit of our 3 segments
</span></span><span class="z-source z-systemverilog">    <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> we want to send out through the shift register.
</span></span><span class="z-source z-systemverilog">    <span class="z-keyword z-control z-systemverilog">always</span> <span class="z-keyword z-operator z-other z-systemverilog">@</span>(<span class="z-keyword z-control z-systemverilog">posedge</span> <span class="z-constant z-other z-net z-systemverilog">CLK</span>) <span class="z-keyword z-control z-systemverilog">begin</span>
</span><span class="z-source z-systemverilog">        counter <span class="z-keyword z-operator z-comparison z-systemverilog">&lt;=</span> counter <span class="z-keyword z-operator z-arithmetic z-systemverilog">+</span> <span class="z-constant z-numeric z-decimal z-systemverilog">1</span>;
</span><span class="z-source z-systemverilog">        shift_reg_clock <span class="z-keyword z-operator z-comparison z-systemverilog">&lt;=</span> counter[<span class="z-constant z-other z-net z-systemverilog">CLOCK_BIT</span>];
</span><span class="z-source z-systemverilog">        shift_toggle <span class="z-keyword z-operator z-comparison z-systemverilog">&lt;=</span> counter[<span class="z-constant z-other z-net z-systemverilog">TIME_TICK_BIT</span>];
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog">        <span class="z-keyword z-control z-systemverilog">if</span>(last_time_bit_val <span class="z-keyword z-operator z-comparison z-systemverilog">==</span> <span class="z-constant z-numeric z-decimal z-systemverilog">0</span> <span class="z-keyword z-operator z-logical z-systemverilog">&amp;&amp;</span> counter[<span class="z-constant z-other z-net z-systemverilog">TIME_TICK_BIT</span>] <span class="z-keyword z-operator z-comparison z-systemverilog">==</span> <span class="z-constant z-numeric z-systemverilog">1&#39;b1</span>) <span class="z-keyword z-control z-systemverilog">begin</span>
</span><span class="z-source z-systemverilog">            <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span>debug_count &lt;= counter[START_SEG_1_BIT +: 12];
</span></span><span class="z-source z-systemverilog">            curr_digit_values <span class="z-keyword z-operator z-comparison z-systemverilog">&lt;=</span> counter[<span class="z-constant z-other z-net z-systemverilog">START_SEG_1_BIT</span><span class="z-keyword z-operator z-arithmetic z-systemverilog">+</span>which_digit<span class="z-keyword z-operator z-arithmetic z-systemverilog">*</span><span class="z-constant z-numeric z-decimal z-systemverilog">4</span> <span class="z-keyword z-operator z-arithmetic z-systemverilog">+</span><span class="z-keyword z-operator z-ternary z-systemverilog">:</span> <span class="z-constant z-numeric z-decimal z-systemverilog">4</span>];
</span><span class="z-source z-systemverilog">            curr_digit_selected <span class="z-keyword z-operator z-comparison z-systemverilog">&lt;=</span> which_digit;
</span><span class="z-source z-systemverilog">            digit_counter <span class="z-keyword z-operator z-comparison z-systemverilog">&lt;=</span> digit_counter <span class="z-keyword z-operator z-arithmetic z-systemverilog">+</span> <span class="z-constant z-numeric z-decimal z-systemverilog">1</span>;
</span><span class="z-source z-systemverilog">            <span class="z-keyword z-control z-systemverilog">if</span>(digit_counter <span class="z-keyword z-operator z-comparison z-systemverilog">==</span> <span class="z-constant z-numeric z-decimal z-systemverilog">6</span>) <span class="z-keyword z-control z-systemverilog">begin</span>
</span><span class="z-source z-systemverilog">                digit_counter <span class="z-keyword z-operator z-comparison z-systemverilog">&lt;=</span> <span class="z-constant z-numeric z-decimal z-systemverilog">0</span>;
</span><span class="z-source z-systemverilog">            <span class="z-keyword z-other z-block z-systemverilog">end</span>
</span><span class="z-source z-systemverilog">        <span class="z-keyword z-other z-block z-systemverilog">end</span>
</span><span class="z-source z-systemverilog">        <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> else if(last_time_bit_val == 1 &amp;&amp; counter[TIME_TICK_BIT] == 1&#39;b0) begin
</span></span><span class="z-source z-systemverilog">        <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> end
</span></span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog">        last_time_bit_val <span class="z-keyword z-operator z-comparison z-systemverilog">&lt;=</span> counter[<span class="z-constant z-other z-net z-systemverilog">TIME_TICK_BIT</span>];
</span><span class="z-source z-systemverilog">    <span class="z-keyword z-other z-block z-systemverilog">end</span>
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog">    <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span> light up the LED according to the pattern
</span></span><span class="z-source z-systemverilog">    <span class="z-keyword z-control z-systemverilog">assign</span> <span class="z-constant z-other z-net z-systemverilog">LED</span> <span class="z-keyword z-operator z-assignment z-systemverilog">=</span> counter[<span class="z-constant z-other z-net z-systemverilog">LED_BLINK_BIT</span>];
</span><span class="z-source z-systemverilog">    <span class="z-keyword z-control z-systemverilog">assign</span> shift_reg_value <span class="z-keyword z-operator z-assignment z-systemverilog">=</span> (digit_counter[<span class="z-constant z-numeric z-decimal z-systemverilog">0</span>] <span class="z-keyword z-operator z-comparison z-systemverilog">==</span> <span class="z-constant z-numeric z-decimal z-systemverilog">1</span>) <span class="z-keyword z-operator z-ternary z-systemverilog">?</span> <span class="z-keyword z-operator z-other z-systemverilog">{</span>seg_out, curr_digit_selected_one_hot<span class="z-keyword z-operator z-other z-systemverilog">}</span> <span class="z-keyword z-operator z-ternary z-systemverilog">:</span> <span class="z-constant z-numeric z-systemverilog">16&#39;b0</span>;
</span><span class="z-source z-systemverilog">    <span class="z-keyword z-control z-systemverilog">assign</span> <span class="z-constant z-other z-net z-systemverilog">PIN_1</span> <span class="z-keyword z-operator z-assignment z-systemverilog">=</span> sh_ds;
</span><span class="z-source z-systemverilog">    <span class="z-keyword z-control z-systemverilog">assign</span> <span class="z-constant z-other z-net z-systemverilog">PIN_2</span> <span class="z-keyword z-operator z-assignment z-systemverilog">=</span> sh_clk;
</span><span class="z-source z-systemverilog">    <span class="z-keyword z-control z-systemverilog">assign</span> <span class="z-constant z-other z-net z-systemverilog">PIN_3</span> <span class="z-keyword z-operator z-assignment z-systemverilog">=</span> sh_latch;
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog">    <span class="z-keyword z-control z-systemverilog">assign</span> <span class="z-constant z-other z-net z-systemverilog">PIN_4</span> <span class="z-keyword z-operator z-assignment z-systemverilog">=</span> curr_digit_selected_one_hot[<span class="z-constant z-numeric z-decimal z-systemverilog">0</span>];
</span><span class="z-source z-systemverilog">    <span class="z-keyword z-control z-systemverilog">assign</span> <span class="z-constant z-other z-net z-systemverilog">PIN_5</span> <span class="z-keyword z-operator z-assignment z-systemverilog">=</span> curr_digit_selected_one_hot[<span class="z-constant z-numeric z-decimal z-systemverilog">1</span>];
</span><span class="z-source z-systemverilog">    <span class="z-keyword z-control z-systemverilog">assign</span> <span class="z-constant z-other z-net z-systemverilog">PIN_6</span> <span class="z-keyword z-operator z-assignment z-systemverilog">=</span> curr_digit_selected_one_hot[<span class="z-constant z-numeric z-decimal z-systemverilog">2</span>];
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog">    <span class="z-constant z-other z-preprocessor z-systemverilog">`ifdef</span> <span class="z-support z-variable z-systemverilog">SIMULATION</span>
</span><span class="z-source z-systemverilog">        <span class="z-keyword z-control z-systemverilog">assign</span> o_seg_out <span class="z-keyword z-operator z-assignment z-systemverilog">=</span> shift_reg_value;
</span><span class="z-source z-systemverilog">        <span class="z-comment z-line z-double-slash z-systemverilog"><span class="z-punctuation z-definition z-comment z-systemverilog">//</span>assign o_num = counter[TOP_SEG_2_BIT:START_SEG_1_BIT];
</span></span><span class="z-source z-systemverilog">    <span class="z-constant z-other z-preprocessor z-systemverilog">`endif</span>
</span><span class="z-source z-systemverilog">
</span><span class="z-source z-systemverilog"><span class="z-meta z-object z-end z-systemverilog"><span class="z-keyword z-control z-systemverilog">endmodule</span></span>
</span></code></pre>
<p>Things to note in the code:</p>
<ul>
<li>There is still a 16 bit shift register instantiated.</li>
<li>We now have a single hex to seven segment display encoder, which is used for the bottom 8 bits of our shift register value.</li>
<li>The top 8 bits of our shift register is filled with the value of the one hot encoder value</li>
<li>Our counter logic resets the one-hot encoder value every six cycles - one cycle for each display to be on and one cycle in between to keep all of the displays off to mitigate the ghost digit display mentioned below.</li>
</ul>
<p>Running the simulation, you'll see the digits counting up very fast so that we can see the third digit change in a reasonable amount of time:</p>
 <img src="time_multiplexed_simulation.png" alt="Time multiplexed Simulation" width="800" height="631" loading="lazy" />
<h2 id="building-the-circuit-1">Building the circuit</h2>
<h3 id="using-npn-or-pnp-transistors-as-a-switch">Using NPN or PNP transistors as a switch.</h3>
<p>So we have a signal from our one-hot encoder shift register to tell us whether a particular display should be enabled or not, but what does that look like on the circuit?</p>
<p>We can make use of a transistor as a switch. In this case I'm using Bipolar Junction transistors, so I connect my NPN ones up such that the collector is connected to the ground rail, and the emitter is connected to the ground/common pin of a seven segment display. The base is connected to the enable signal for that display, meaning that when that signal is low, the transistor won't allow current to flow, and when it is high it will. This lets us disconnect the seven segment display from the circuit by breaking its path to ground through the transistor as a switch.</p>
 <img src="time_multiplexed_seven_segs_breadboard.png" alt="Laying out the time-multiplexed seven segment display circuit" width="1190" height="480" loading="lazy" />
<h2 id="issues-i-ran-into">Issues I ran into</h2>
<h3 id="ghost-digit-display">Ghost Digit Display</h3>
<p>Once again, the simulation for this was working perfectly, but when I deployed the initial circuit, the display rather than looking solid, were blurry and seemed like there were ghost images. I knew the logic was doing what I wanted and I could see the values counting too so I knew there was something wrong at the electrical level.</p>
<p>I first checked all of the connections, making sure that ground was properly connected and nothing was floating, but that was all fine. I tried switching out to different seven segment displays thinking maybe I had burned them out at some point: no luck. I tried using a MOSFET instead of a BJT and I still had the same problem.</p>
<p>I had already checked the timing on the shift registers from the last article, so I was within bounds on the timing constraints there and so was at a loss of what was wrong after a few hours of fiddling around and trying different things (and also triple checking all of the simulation logic).</p>
<p>I finally looked around the internet to see if someone else had done a similar project and found an article where the same type of multiplexing was being done but using an Arduino. Looking at the code in the article I noticed the one difference was that they had a full cycle where nothing was displayed on any of the segments in between turning each one on.
Changing the one-hot encoder counter to switch off every other cycle fixed the problem completely! What was happening is that the encoder would swap the next display on, but there was still some current flowing from the old display register into the new one as it switched over to display its new value. The effect was that I got a ghost of the previous digit on the current digit's display. By giving the current digit some time to let the last digit value drop off, everything started working properly.</p>
<h3 id="other-tweaks">Other Tweaks</h3>
<p>A couple of other tweaks I discovered helped the circuit work better, which means brighter and less flickering as we cycle through the enabled displays:</p>
<ul>
<li>I added a capacitor between the power rail and the power pin of the shift register. This is meant to help keep the power to the shift registers a bit more stable as we're quickly changing the amount of power each needs to source.</li>
<li>I also used a resistor to connect the top common pin of each seven segment display to the bottom one. I originally used a wire to connect the two, but read on a forum that it could be safer to use a resistor.</li>
</ul>
<h3 id="reviving-the-breadboard-circuit-three-years-later">Reviving the Breadboard Circuit Three Years Later</h3>
<p>I first built up this circuit about three years ago, and didn't get around to taking pictures for the article. When I tried to load the design again, the displays were dim and flickering. I probed the various power and ground rails to make sure the connections were good and found some flakey parts, probably some the wires being a bit short and having some build up over time that made the connections not too great. Cleaning up the wires a bit, swapping a few out and using a really fine sand paper to touch clean the connections on a few components did the trick.</p>
<h2 id="the-time-multiplexed-breadboard-circuit">The Time-Multiplexed Breadboard Circuit</h2>
 <img src="time_multiplexed_seven_segs.jpeg" alt="Time-Multiplexed Seven Segment Circuit" width="2048" height="807" loading="lazy" />
<p>Deploying this, you should see the counter spanning across all three segments.</p>
<video controls class="ci">
  <source src="time_multiplexed_seven_segs.mp4" type="video/mp4" />
  Your browser doesn't support the video tag and/or the video formats in use here – sorry!
</video><h1 id="next-time">Next Time</h1>
<p>The plan for next time is to explain the UART serial receiver/transmitter that I built some time ago. I would say it will be up soonish, but I know how that turns out.</p>
<div id="commento"></div>
<script src="https://cdn.commento.io/js/commento.js"></script>

      <nav>
        <div>
          <a href="https://www.walknsqualk.com/023-zig-and-testz/">&#8249; Rust vs. Zig and testz</a>
        </div>
        <div>
          <a href="https://www.walknsqualk.com/021-nvim-is-awesome/"> Neovim with a Little Bit of Config is Amazing &#8250;</a>
        </div>
      </nav>
    </article>
  </main>
  <footer>
    <hr />
    <div class="c">
      <nav class="tpad"><div><a type="application/atom+xml" href="https://www.walknsqualk.com/atom.xml" target="_blank" title="Walk N&#x27; Squawk Atom Feed"><i type="Button" class="svg rss" title="Walk N&#x27; Squawk Atom Feed"></i></a><a class="js m-protected" href="#c3JqaWxhcmlvdXNAZmFzdG1haWwubmV0" target="_blank" title="Mail"><i type="Button" class="svg mail" title="Mail"></i></a><a href="https://mastodon.social/@srjilarious" target="_blank" title="Mastodon" rel="me"><i type="Button" class="svg mastodon" title="Mastodon"></i></a><a href="https://gitlab.com/sr.jilarious/" target="_blank" title="Gitlab"><i type="Button" class="svg gitlab" title="Gitlab"></i></a><a href="https://github.com/srjilarious/" target="_blank" title="Github"><i type="Button" class="svg github" title="Github"></i></a></div></nav>
      <nav class="vpad">
        <a class="rpad s90" href="https://www.walknsqualk.com/about/"> About </a>
        <a class="rpad s90" href="https://www.walknsqualk.com/contact/"> Contact </a>
        <a class="rpad s90" href="https://www.walknsqualk.com/privacy/"> Privacy </a>
        <a class="rpad s90" href="https://www.walknsqualk.com/sitemap.xml" target="_blank"> Sitemap </a>
      </nav>
      <p class="s80"> &copy; <span id="year">2025</span> Walk N' Squawk</p>
      <p class="s80">Powered by <a href="https://www.getzola.org/" target="_blank">Zola</a> & <a href="https://github.com/jieiku/abridge/" target="_blank">Abridge</a></p>
    </div>
  </footer><span class="topout">
<span class="topleft"> </span><a href="#" class="top" title="Back to Top"><i class="svgs svgh angu"></i></a>
</span>
</body>
</html>
