{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571851036540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571851036548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 14:17:16 2019 " "Processing started: Wed Oct 23 14:17:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571851036548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571851036548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off R -c R " "Command: quartus_map --read_settings_files=on --write_settings_files=off R -c R" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571851036548 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571851037115 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571851037115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571851053782 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571851053782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571851053782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romMif-initFileROM " "Found design unit 1: romMif-initFileROM" {  } { { "romMif.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/romMif.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571851053785 ""} { "Info" "ISGN_ENTITY_NAME" "1 romMif " "Found entity 1: romMif" {  } { { "romMif.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/romMif.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571851053785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571851053785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-arch " "Found design unit 1: pc-arch" {  } { { "pc.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/pc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571851053787 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571851053787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571851053787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-comportamento " "Found design unit 1: somador-comportamento" {  } { { "somador.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/somador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571851053790 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571851053790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571851053790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R-estrutural " "Found design unit 1: R-estrutural" {  } { { "R.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/R.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571851053792 ""} { "Info" "ISGN_ENTITY_NAME" "1 R " "Found entity 1: R" {  } { { "R.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/R.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571851053792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571851053792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-functions " "Found design unit 1: ULA-functions" {  } { { "ula.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/ula.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571851053794 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/ula.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571851053794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571851053794 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "R " "Elaborating entity \"R\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571851053831 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "opcode R.vhd(18) " "VHDL Signal Declaration warning at R.vhd(18): used implicit default value for signal \"opcode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "R.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/R.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571851053832 "|R"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "funct R.vhd(19) " "VHDL Signal Declaration warning at R.vhd(19): used implicit default value for signal \"funct\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "R.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/R.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571851053832 "|R"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:bancoRegistradores " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:bancoRegistradores\"" {  } { { "R.vhd" "bancoRegistradores" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/R.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571851054134 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enderecoA bancoRegistradores.vhd(51) " "VHDL Process Statement warning at bancoRegistradores.vhd(51): signal \"enderecoA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bancoRegistradores.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/bancoRegistradores.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571851054138 "|R|bancoRegistradores:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enderecoA bancoRegistradores.vhd(54) " "VHDL Process Statement warning at bancoRegistradores.vhd(54): signal \"enderecoA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bancoRegistradores.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/bancoRegistradores.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571851054147 "|R|bancoRegistradores:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enderecoB bancoRegistradores.vhd(56) " "VHDL Process Statement warning at bancoRegistradores.vhd(56): signal \"enderecoB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bancoRegistradores.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/bancoRegistradores.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571851054148 "|R|bancoRegistradores:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enderecoB bancoRegistradores.vhd(59) " "VHDL Process Statement warning at bancoRegistradores.vhd(59): signal \"enderecoB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bancoRegistradores.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/bancoRegistradores.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571851054148 "|R|bancoRegistradores:bancoRegistradores"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ULA " "Elaborating entity \"ula\" for hierarchy \"ula:ULA\"" {  } { { "R.vhd" "ULA" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/R.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571851054177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romMif romMif:ROM " "Elaborating entity \"romMif\" for hierarchy \"romMif:ROM\"" {  } { { "R.vhd" "ROM" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/R.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571851054218 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "romMif.vhd(22) " "VHDL warning at romMif.vhd(22): constant value overflow" {  } { { "romMif.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/romMif.vhd" 22 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1571851054219 "|R|romMif:ROM"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "romMif.vhd(22) " "VHDL Subtype or Type Declaration warning at romMif.vhd(22): subtype or type has null range" {  } { { "romMif.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/romMif.vhd" 22 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1571851054219 "|R|romMif:ROM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "content romMif.vhd(23) " "VHDL Signal Declaration warning at romMif.vhd(23): used implicit default value for signal \"content\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "romMif.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/romMif.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571851054219 "|R|romMif:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:SOMADOR " "Elaborating entity \"somador\" for hierarchy \"somador:SOMADOR\"" {  } { { "R.vhd" "SOMADOR" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/R.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571851054230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:PC " "Elaborating entity \"pc\" for hierarchy \"pc:PC\"" {  } { { "R.vhd" "PC" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/R.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571851054240 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[0\] GND " "Pin \"opcode\[0\]\" is stuck at GND" {  } { { "R.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/R.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571851055487 "|R|opcode[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[1\] GND " "Pin \"opcode\[1\]\" is stuck at GND" {  } { { "R.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/R.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571851055487 "|R|opcode[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[2\] GND " "Pin \"opcode\[2\]\" is stuck at GND" {  } { { "R.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/R.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571851055487 "|R|opcode[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[3\] GND " "Pin \"opcode\[3\]\" is stuck at GND" {  } { { "R.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/R.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571851055487 "|R|opcode[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[4\] GND " "Pin \"opcode\[4\]\" is stuck at GND" {  } { { "R.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/R.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571851055487 "|R|opcode[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode\[5\] GND " "Pin \"opcode\[5\]\" is stuck at GND" {  } { { "R.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/R.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571851055487 "|R|opcode[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct\[0\] GND " "Pin \"funct\[0\]\" is stuck at GND" {  } { { "R.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/R.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571851055487 "|R|funct[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct\[1\] GND " "Pin \"funct\[1\]\" is stuck at GND" {  } { { "R.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/R.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571851055487 "|R|funct[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct\[2\] GND " "Pin \"funct\[2\]\" is stuck at GND" {  } { { "R.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/R.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571851055487 "|R|funct[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct\[3\] GND " "Pin \"funct\[3\]\" is stuck at GND" {  } { { "R.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/R.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571851055487 "|R|funct[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct\[4\] GND " "Pin \"funct\[4\]\" is stuck at GND" {  } { { "R.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/R.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571851055487 "|R|funct[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct\[5\] GND " "Pin \"funct\[5\]\" is stuck at GND" {  } { { "R.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/R.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571851055487 "|R|funct[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571851055487 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571851056431 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571851056431 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "R.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/R.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571851057226 "|R|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "controle\[0\] " "No output dependent on input pin \"controle\[0\]\"" {  } { { "R.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/R.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571851057226 "|R|controle[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "controle\[1\] " "No output dependent on input pin \"controle\[1\]\"" {  } { { "R.vhd" "" { Text "D:/intelFPGA_lite/17.1/InstrucaoR/R.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571851057226 "|R|controle[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1571851057226 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571851057228 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571851057228 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571851057228 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571851057251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 14:17:37 2019 " "Processing ended: Wed Oct 23 14:17:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571851057251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571851057251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571851057251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571851057251 ""}
