# Verification condition generator for Typescript
This project is the code for the third year project for Burhanuddin Salim at University of Manchester for the year 2021.

The aim of this project was to allow the user to check formal correctness of a typescript program by 
taking the input of a program and its specification and producing a list of SMT conditions which when verified
verify the correctness of the input program agains the specification.
