m255
K3
13
cModel Technology
Z0 dF:\VLSI GURU\verilog\HIERARCHICHAL(STRUCTURAL) MODELLING\ADDERS
vfour_bit_full_adder
IR[M^h`oCB0Ikzn??mgnX<0
VcijGZfl6=;ASiJWG;V81g0
Z1 w1747614000
Z2 84-bit_full_adder.v
Z3 F4-bit_full_adder.v
L0 3
Z4 OV;L;6.3g_p1;37
r1
31
o-O0
!s85 0
vone_bit_full_adder
IKjEDnfWA_@b>:?lfln9?`3
V59FSdhhSRH?eD4IBXDM9;2
R1
F1-bit_full_adder.v
R2
R3
L0 1
R4
r1
31
o-O0
!s85 0
vtb
IQbf9zZb8W^TZ1MfRBVTl;1
VV@Xn<HnSRM[I5c1?BH]3a3
w1747614280
8tb.v
Ftb.v
L0 1
R4
r1
!s85 0
31
o-O0
