{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1722819415330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1722819415331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug  4 21:56:55 2024 " "Processing started: Sun Aug  4 21:56:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1722819415331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1722819415331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MC1 -c MC1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MC1 -c MC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1722819415331 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1722819415541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODER2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DECODER2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER2_4 " "Found entity 1: DECODER2_4" {  } { { "DECODER2_4.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/DECODER2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722819415602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722819415602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODER3_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DECODER3_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER3_8 " "Found entity 1: DECODER3_8" {  } { { "DECODER3_8.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/DECODER3_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722819415603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722819415603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FULL_ADDER_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FULL_ADDER_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_1bit " "Found entity 1: FULL_ADDER_1bit" {  } { { "FULL_ADDER_1bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/FULL_ADDER_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722819415605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722819415605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FULL_ADDER_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FULL_ADDER_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_8bit " "Found entity 1: FULL_ADDER_8bit" {  } { { "FULL_ADDER_8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/FULL_ADDER_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722819415606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722819415606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_1bit " "Found entity 1: ULA_1bit" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/ULA_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722819415607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722819415607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_8bit " "Found entity 1: ULA_8bit" {  } { { "ULA_8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/ULA_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722819415608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722819415608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_32bit " "Found entity 1: ULA_32bit" {  } { { "ULA_32bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/ULA_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722819415609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722819415609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SHIFTER.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SHIFTER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER " "Found entity 1: SHIFTER" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722819415610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722819415610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REGISTER8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file REGISTER8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER8bit " "Found entity 1: REGISTER8bit" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722819415611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722819415611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REGISTER32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file REGISTER32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER32bit " "Found entity 1: REGISTER32bit" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722819415612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722819415612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "REGISTER8bit " "Elaborating entity \"REGISTER8bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1722819415658 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst28 inst28~_emulated inst28~1 " "Register \"inst28\" is converted into an equivalent circuit using register \"inst28~_emulated\" and latch \"inst28~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 744 928 992 824 "inst28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819415874 "|REGISTER8bit|inst28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst24 inst24~_emulated inst24~1 " "Register \"inst24\" is converted into an equivalent circuit using register \"inst24~_emulated\" and latch \"inst24~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 552 928 992 632 "inst24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819415874 "|REGISTER8bit|inst24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst20 inst20~_emulated inst20~1 " "Register \"inst20\" is converted into an equivalent circuit using register \"inst20~_emulated\" and latch \"inst20~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 368 928 992 448 "inst20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819415874 "|REGISTER8bit|inst20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst16 inst16~_emulated inst16~1 " "Register \"inst16\" is converted into an equivalent circuit using register \"inst16~_emulated\" and latch \"inst16~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 176 928 992 256 "inst16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819415874 "|REGISTER8bit|inst16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst12 inst12~_emulated inst12~1 " "Register \"inst12\" is converted into an equivalent circuit using register \"inst12~_emulated\" and latch \"inst12~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 744 616 680 824 "inst12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819415874 "|REGISTER8bit|inst12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst8 inst8~_emulated inst8~1 " "Register \"inst8\" is converted into an equivalent circuit using register \"inst8~_emulated\" and latch \"inst8~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 552 616 680 632 "inst8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819415874 "|REGISTER8bit|inst8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst5 inst5~_emulated inst5~1 " "Register \"inst5\" is converted into an equivalent circuit using register \"inst5~_emulated\" and latch \"inst5~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 368 616 680 448 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819415874 "|REGISTER8bit|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst inst~_emulated inst~1 " "Register \"inst\" is converted into an equivalent circuit using register \"inst~_emulated\" and latch \"inst~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 176 616 680 256 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819415874 "|REGISTER8bit|inst"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1722819415874 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1722819416013 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722819416013 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1722819416058 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1722819416058 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1722819416058 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1722819416058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "334 " "Peak virtual memory: 334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1722819416067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug  4 21:56:56 2024 " "Processing ended: Sun Aug  4 21:56:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1722819416067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1722819416067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1722819416067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1722819416067 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1722819417419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1722819417420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug  4 21:56:57 2024 " "Processing started: Sun Aug  4 21:56:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1722819417420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1722819417420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MC1 -c MC1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MC1 -c MC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1722819417420 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1722819417444 ""}
{ "Info" "0" "" "Project  = MC1" {  } {  } 0 0 "Project  = MC1" 0 0 "Fitter" 0 0 1722819417445 ""}
{ "Info" "0" "" "Revision = MC1" {  } {  } 0 0 "Revision = MC1" 0 0 "Fitter" 0 0 1722819417445 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1722819417523 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "MC1 EP2C5T144C6 " "Automatically selected device EP2C5T144C6 for design MC1" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1722819417585 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1722819417754 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1722819417765 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Device EP2C8T144C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1722819417926 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1722819417926 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1722819417931 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1722819417931 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1722819417931 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1722819417931 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 26 " "No exact pin location assignment(s) for 26 pins of 26 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[7\] " "Pin OUT\[7\] not assigned to an exact location on the device" {  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { OUT[7] } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 176 1168 1344 192 "OUT" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1722819417953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[6\] " "Pin OUT\[6\] not assigned to an exact location on the device" {  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { OUT[6] } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 176 1168 1344 192 "OUT" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1722819417953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[5\] " "Pin OUT\[5\] not assigned to an exact location on the device" {  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { OUT[5] } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 176 1168 1344 192 "OUT" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1722819417953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[4\] " "Pin OUT\[4\] not assigned to an exact location on the device" {  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { OUT[4] } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 176 1168 1344 192 "OUT" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1722819417953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[3\] " "Pin OUT\[3\] not assigned to an exact location on the device" {  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { OUT[3] } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 176 1168 1344 192 "OUT" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1722819417953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[2\] " "Pin OUT\[2\] not assigned to an exact location on the device" {  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { OUT[2] } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 176 1168 1344 192 "OUT" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1722819417953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[1\] " "Pin OUT\[1\] not assigned to an exact location on the device" {  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { OUT[1] } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 176 1168 1344 192 "OUT" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1722819417953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[0\] " "Pin OUT\[0\] not assigned to an exact location on the device" {  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { OUT[0] } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 176 1168 1344 192 "OUT" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1722819417953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD " "Pin LOAD not assigned to an exact location on the device" {  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { LOAD } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 136 168 336 152 "LOAD" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LOAD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1722819417953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[7\] " "Pin IN_LOAD\[7\] not assigned to an exact location on the device" {  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { IN_LOAD[7] } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 160 168 336 176 "IN_LOAD" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { IN_LOAD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1722819417953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[6\] " "Pin IN_LOAD\[6\] not assigned to an exact location on the device" {  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { IN_LOAD[6] } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 160 168 336 176 "IN_LOAD" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { IN_LOAD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1722819417953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[5\] " "Pin IN_LOAD\[5\] not assigned to an exact location on the device" {  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { IN_LOAD[5] } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 160 168 336 176 "IN_LOAD" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { IN_LOAD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1722819417953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[4\] " "Pin IN_LOAD\[4\] not assigned to an exact location on the device" {  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { IN_LOAD[4] } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 160 168 336 176 "IN_LOAD" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { IN_LOAD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1722819417953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[3\] " "Pin IN_LOAD\[3\] not assigned to an exact location on the device" {  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { IN_LOAD[3] } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 160 168 336 176 "IN_LOAD" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { IN_LOAD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1722819417953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[2\] " "Pin IN_LOAD\[2\] not assigned to an exact location on the device" {  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { IN_LOAD[2] } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 160 168 336 176 "IN_LOAD" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { IN_LOAD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1722819417953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[1\] " "Pin IN_LOAD\[1\] not assigned to an exact location on the device" {  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { IN_LOAD[1] } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 160 168 336 176 "IN_LOAD" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { IN_LOAD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1722819417953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_LOAD\[0\] " "Pin IN_LOAD\[0\] not assigned to an exact location on the device" {  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { IN_LOAD[0] } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 160 168 336 176 "IN_LOAD" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { IN_LOAD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1722819417953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[7\] " "Pin IN\[7\] not assigned to an exact location on the device" {  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { IN[7] } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 184 168 336 200 "IN" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1722819417953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Pin CLOCK not assigned to an exact location on the device" {  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { CLOCK } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 208 168 336 224 "CLOCK" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1722819417953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[6\] " "Pin IN\[6\] not assigned to an exact location on the device" {  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { IN[6] } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 184 168 336 200 "IN" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1722819417953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[5\] " "Pin IN\[5\] not assigned to an exact location on the device" {  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { IN[5] } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 184 168 336 200 "IN" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1722819417953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[4\] " "Pin IN\[4\] not assigned to an exact location on the device" {  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { IN[4] } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 184 168 336 200 "IN" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1722819417953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[3\] " "Pin IN\[3\] not assigned to an exact location on the device" {  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { IN[3] } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 184 168 336 200 "IN" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1722819417953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[2\] " "Pin IN\[2\] not assigned to an exact location on the device" {  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { IN[2] } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 184 168 336 200 "IN" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1722819417953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[1\] " "Pin IN\[1\] not assigned to an exact location on the device" {  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { IN[1] } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 184 168 336 200 "IN" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1722819417953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[0\] " "Pin IN\[0\] not assigned to an exact location on the device" {  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { IN[0] } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 184 168 336 200 "IN" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1722819417953 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1722819417953 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1722819418046 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MC1.sdc " "Synopsys Design Constraints File file not found: 'MC1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1722819418047 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1722819418047 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1722819418050 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1722819418059 ""}  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { CLOCK } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 208 168 336 224 "CLOCK" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722819418059 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LOAD (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node LOAD (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1722819418059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst28~2 " "Destination node inst28~2" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 744 928 992 824 "inst28" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { inst28~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722819418059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst24~2 " "Destination node inst24~2" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 552 928 992 632 "inst24" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { inst24~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722819418059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst20~2 " "Destination node inst20~2" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 368 928 992 448 "inst20" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { inst20~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722819418059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst16~2 " "Destination node inst16~2" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 176 928 992 256 "inst16" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { inst16~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722819418059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst12~2 " "Destination node inst12~2" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 744 616 680 824 "inst12" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { inst12~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722819418059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst8~2 " "Destination node inst8~2" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 552 616 680 632 "inst8" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { inst8~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722819418059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst5~2 " "Destination node inst5~2" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 368 616 680 448 "inst5" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { inst5~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722819418059 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst~2 " "Destination node inst~2" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 176 616 680 256 "inst" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { inst~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722819418059 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1722819418059 ""}  } { { "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/radsfer/altera/13.0sp1/quartus/linux/pin_planner.ppl" { LOAD } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 136 168 336 152 "LOAD" "" } } } } { "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/radsfer/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LOAD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722819418059 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1722819418098 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1722819418098 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1722819418099 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1722819418100 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1722819418100 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1722819418101 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1722819418101 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1722819418101 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1722819418101 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1722819418102 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1722819418102 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 3.3V 16 8 0 " "Number of I/O pins in group: 24 (unused VREF, 3.3V VCCIO, 16 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1722819418103 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1722819418103 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1722819418103 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 15 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1722819418104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1722819418104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1722819418104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1722819418104 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1722819418104 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1722819418104 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722819418111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1722819418392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722819418429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1722819418436 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1722819418574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722819418574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1722819418616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "/home/radsfer/shared/Projeto MC1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1722819418890 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1722819418890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722819418944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1722819418945 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1722819418945 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1722819418951 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1722819418954 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[7\] 0 " "Pin \"OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1722819418956 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[6\] 0 " "Pin \"OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1722819418956 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[5\] 0 " "Pin \"OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1722819418956 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[4\] 0 " "Pin \"OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1722819418956 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[3\] 0 " "Pin \"OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1722819418956 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[2\] 0 " "Pin \"OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1722819418956 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[1\] 0 " "Pin \"OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1722819418956 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[0\] 0 " "Pin \"OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1722819418956 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1722819418956 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1722819418994 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1722819419003 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1722819419041 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722819419149 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1722819419162 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/radsfer/shared/Projeto MC1/output_files/MC1.fit.smsg " "Generated suppressed messages file /home/radsfer/shared/Projeto MC1/output_files/MC1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1722819419212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1722819419275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug  4 21:56:59 2024 " "Processing ended: Sun Aug  4 21:56:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1722819419275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1722819419275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1722819419275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1722819419275 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1722819420647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1722819420648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug  4 21:57:00 2024 " "Processing started: Sun Aug  4 21:57:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1722819420648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1722819420648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MC1 -c MC1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MC1 -c MC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1722819420648 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1722819420974 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1722819420984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "322 " "Peak virtual memory: 322 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1722819421141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug  4 21:57:01 2024 " "Processing ended: Sun Aug  4 21:57:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1722819421141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1722819421141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1722819421141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1722819421141 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1722819421193 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1722819422254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug  4 21:57:02 2024 " "Processing started: Sun Aug  4 21:57:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1722819422255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1722819422255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MC1 -c MC1 " "Command: quartus_sta MC1 -c MC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1722819422255 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1722819422282 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1722819422396 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1722819422472 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MC1.sdc " "Synopsys Design Constraints File file not found: 'MC1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1722819422480 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1722819422481 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422482 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LOAD LOAD " "create_clock -period 1.000 -name LOAD LOAD" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422482 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422482 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1722819422484 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1722819422488 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1722819422489 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1722819422491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.067 " "Worst-case setup slack is -0.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.067        -0.067 CLOCK  " "   -0.067        -0.067 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722819422492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.656 " "Worst-case hold slack is 0.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.656         0.000 CLOCK  " "    0.656         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722819422493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.057 " "Worst-case recovery slack is -0.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.057        -0.176 CLOCK  " "   -0.057        -0.176 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722819422494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.271 " "Worst-case removal slack is 0.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271         0.000 CLOCK  " "    0.271         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722819422495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -9.380 CLOCK  " "   -1.380        -9.380 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 LOAD  " "   -1.380        -1.380 LOAD " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722819422496 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1722819422518 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1722819422519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.370 " "Worst-case setup slack is 0.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370         0.000 CLOCK  " "    0.370         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722819422528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.439 " "Worst-case hold slack is 0.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439         0.000 CLOCK  " "    0.439         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722819422529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.250 " "Worst-case recovery slack is 0.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250         0.000 CLOCK  " "    0.250         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722819422530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.107 " "Worst-case removal slack is 0.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107         0.000 CLOCK  " "    0.107         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722819422532 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1722819422532 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -9.380 CLOCK  " "   -1.380        -9.380 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 LOAD  " "   -1.380        -1.380 LOAD " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722819422533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722819422533 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1722819422548 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1722819422560 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1722819422560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "309 " "Peak virtual memory: 309 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1722819422585 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug  4 21:57:02 2024 " "Processing ended: Sun Aug  4 21:57:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1722819422585 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1722819422585 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1722819422585 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1722819422585 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1722819424242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1722819424243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug  4 21:57:04 2024 " "Processing started: Sun Aug  4 21:57:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1722819424243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1722819424243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MC1 -c MC1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MC1 -c MC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1722819424244 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "MC1.vo\", \"MC1_fast.vo MC1_v.sdo MC1_v_fast.sdo /home/radsfer/shared/Projeto MC1/simulation/modelsim/ simulation " "Generated files \"MC1.vo\", \"MC1_fast.vo\", \"MC1_v.sdo\" and \"MC1_v_fast.sdo\" in directory \"/home/radsfer/shared/Projeto MC1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1722819424477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "319 " "Peak virtual memory: 319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1722819424502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug  4 21:57:04 2024 " "Processing ended: Sun Aug  4 21:57:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1722819424502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1722819424502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1722819424502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1722819424502 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus II Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1722819424560 ""}
