#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Dec 10 23:02:59 2021
# Process ID: 11284
# Current directory: D:/109550134/Lab10/lab10
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11332 D:\109550134\Lab10\lab10\lab10.xpr
# Log file: D:/109550134/Lab10/lab10/vivado.log
# Journal file: D:/109550134/Lab10/lab10\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/109550134/Lab10/lab10/lab10.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/109550134/Lab10/lab10/lab10.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1117.660 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Fri Dec 10 23:36:58 2021] Launched synth_1...
Run output will be captured here: D:/109550134/Lab10/lab10/lab10.runs/synth_1/runme.log
[Fri Dec 10 23:36:58 2021] Launched impl_1...
Run output will be captured here: D:/109550134/Lab10/lab10/lab10.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1228.441 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1878.348 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1878.348 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1878.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2005.691 ; gain = 888.031
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 27 2021-01:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2021 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2025.715 ; gain = 13.328
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A43280A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3741.496 ; gain = 1715.781
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/109550134/Lab10/lab10/lab10.runs/impl_1/lab10.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/109550134/Lab10/lab10/lab10.runs/impl_1/lab10.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
add_files -norecurse {D:/109550134/Lab10/lab10/lab10.srcs/sources_1/images__f1.mem D:/109550134/Lab10/lab10/lab10.srcs/sources_1/seabed.mem D:/109550134/Lab10/lab10/lab10.srcs/sources_1/images__f3.mem D:/109550134/Lab10/lab10/lab10.srcs/sources_1/images__f2.mem}
export_ip_user_files -of_objects  [get_files D:/109550134/Lab10/lab10/lab10.srcs/sources_1/images__f1.mem] -no_script -reset -force -quiet
remove_files  D:/109550134/Lab10/lab10/lab10.srcs/sources_1/images__f1.mem
add_files -norecurse D:/109550134/Lab10/lab10/lab10.srcs/sources_1/images__f1.mem
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 11 02:11:45 2021...
