Amir, B. 1999. Flash file system optimized for page-mode flash technologies. U.S. Patent No. 5937425.
Li-Pin Chang , Tei-Wei Kuo, An Adaptive Striping Architecture for Flash Memory Storage Systems of Embedded Systems, Proceedings of the Eighth IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'02), p.187, September 25-27, 2002
Li-Pin Chang , Tei-Wei Kuo, An efficient management scheme for large-scale flash-memory storage systems, Proceedings of the 2004 ACM symposium on Applied computing, March 14-17, 2004, Nicosia, Cyprus[doi>10.1145/967900.968076]
Yuan-Hao Chang , Tei-Wei Kuo, A commitment-based management strategy for the performance and reliability enhancement of flash-memory storage systems, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630130]
Thomas H. Cormen , Charles E. Leiserson , Ronald L. Rivest , Clifford Stein, Introduction to algorithms, MIT Press, Cambridge, MA, 2001
Dramexchange Tech. 2010. Flash Spot and Contract Prices, www.dramexchange.com.
Eran Gal , Sivan Toledo, Algorithms and data structures for flash memories, ACM Computing Surveys (CSUR), v.37 n.2, p.138-163, June 2005[doi>10.1145/1089733.1089735]
Goodson, G. and Iyer, R. 2010. Design tradeoffs in a flash translation layer. In Proceedings of the HPCA WEST'10 Workshop on the Use of Emerging Storage and Memory Technologies.
Aayush Gupta , Youngjae Kim , Bhuvan Urgaonkar, DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings, Proceedings of the 14th international conference on Architectural support for programming languages and operating systems, March 07-11, 2009, Washington, DC, USA[doi>10.1145/1508244.1508271]
Jen-Wei Hsieh , Tei-Wei Kuo , Li-Pin Chang, Efficient identification of hot data for flash memory storage systems, ACM Transactions on Storage (TOS), v.2 n.1, p.22-40, February 2006[doi>10.1145/1138041.1138043]
Jeong-Uk Kang , Heeseung Jo , Jin-Soo Kim , Joonwon Lee, A superblock-based flash translation layer for NAND flash memory, Proceedings of the 6th ACM & IEEE International conference on Embedded software, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176887.1176911]
Atsuo Kawaguchi , Shingo Nishioka , Hiroshi Motoda, A flash-memory based file system, Proceedings of the USENIX 1995 Technical Conference Proceedings, p.13-13, January 16-20, 1995, New Orleans, Louisiana
Jesung Kim , Jong Min Kim , S. H. Noh , Sang Lyul Min , Yookun Cho, A space-efficient flash translation layer for CompactFlash systems, IEEE Transactions on Consumer Electronics, v.48 n.2, p.366-375, May 2002[doi>10.1109/TCE.2002.1010143]
Kuo, T.-W., Chang, Y.-H., Huang, P.-C., and Chang, C.-W. 2008. Special issues in flash. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD'08). 821--826.
S. K. Lai, Flash memories: successes and challenges, IBM Journal of Research and Development, v.52 n.4, p.529-535, July 2008[doi>10.1147/rd.524.0529]
Sang-Won Lee , Won-Kyoung Choi , Dong-Joo Park, FAST: an efficient flash translation layer for flash memory, Proceedings of the 2006 international conference on Emerging Directions in Embedded and Ubiquitous Computing, August 01-04, 2006, Seoul, Korea[doi>10.1007/11807964_88]
Sang-Won Lee , Dong-Joo Park , Tae-Sun Chung , Dong-Ho Lee , Sangwon Park , Ha-Joo Song, A log buffer-based flash translation layer using fully-associative sector translation, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.3, p.18-es, July 2007[doi>10.1145/1275986.1275990]
Micron. 2007a. The 128Gbits SLC NAND Flash Memory Specification, www.micron.com.
Micron. 2007b. The 64Gbits SLC NAND Flash Memory Specification, www.micron.com.
Microsoft Corporation. 2012. Windows Sysinternals: Documentation, downloads, and additional resources, technet.microsoft.com/en-us/sysinternals/default.aspx/.
Microsoft. 2010. MSDN Library: SDRAM Density and Capacity and Power Consumption, msdn.microsoft.com/en-us/library/aa462406.aspx.
Ocz Technology Group Inc. 2012. The OCZ Colossus Series SATA II 3.5'' SSD specifications, www.ocztechnology.com.
Photofast Global Inc. 2012. The PhotoFast GMonster-V3 SSD specifications, www.photofast.tw.
Zhiwei Qin , Yi Wang , Duo Liu , Zili Shao, Demand-based block-level address mapping in large-scale NAND flash storage systems, Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 24-29, 2010, Scottsdale, Arizona, USA[doi>10.1145/1878961.1878991]
Yoon Jae Seong , Eyee Hyun Nam , Jin Hyuk Yoon , Hongseok Kim , Jin-yong Choi , Sookwan Lee , Young Hyun Bae , Jaejin Lee , Yookun Cho , Sang Lyul Min, Hydra: A Block-Mapped Parallel Flash Memory Solid-State Disk Architecture, IEEE Transactions on Computers, v.59 n.7, p.905-921, July 2010[doi>10.1109/TC.2010.63]
Spectek. 2010a. The MLC NAND Flash Chip FxxL63A Datasheet, www.spectek.com.
Spectek. 2010b. The SLC NAND Flash Chip FNNM40A Datasheet, www.spectek.com.
Texas Instruments. 2008. LM3S8962 Microcontroller Datasheet, www.ti.com/product/lm3s8962.
Chin-Hsien Wu , Tei-Wei Kuo, An adaptive two-level management for the flash translation layer in embedded systems, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233624]
Keun Soo Yim , Hyokyung Bahn , Kern Koh, A flash compression layer for SmartMedia card systems, IEEE Transactions on Consumer Electronics, v.50 n.1, p.192-197, February 2004[doi>10.1109/TCE.2004.1277861]
