
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//readlink_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401190 <.init>:
  401190:	stp	x29, x30, [sp, #-16]!
  401194:	mov	x29, sp
  401198:	bl	401530 <__fxstatat@plt+0x60>
  40119c:	ldp	x29, x30, [sp], #16
  4011a0:	ret

Disassembly of section .plt:

00000000004011b0 <mbrtowc@plt-0x20>:
  4011b0:	stp	x16, x30, [sp, #-16]!
  4011b4:	adrp	x16, 417000 <__fxstatat@plt+0x15b30>
  4011b8:	ldr	x17, [x16, #4088]
  4011bc:	add	x16, x16, #0xff8
  4011c0:	br	x17
  4011c4:	nop
  4011c8:	nop
  4011cc:	nop

00000000004011d0 <mbrtowc@plt>:
  4011d0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4011d4:	ldr	x17, [x16]
  4011d8:	add	x16, x16, #0x0
  4011dc:	br	x17

00000000004011e0 <memcpy@plt>:
  4011e0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4011e4:	ldr	x17, [x16, #8]
  4011e8:	add	x16, x16, #0x8
  4011ec:	br	x17

00000000004011f0 <memmove@plt>:
  4011f0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4011f4:	ldr	x17, [x16, #16]
  4011f8:	add	x16, x16, #0x10
  4011fc:	br	x17

0000000000401200 <_exit@plt>:
  401200:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401204:	ldr	x17, [x16, #24]
  401208:	add	x16, x16, #0x18
  40120c:	br	x17

0000000000401210 <getcwd@plt>:
  401210:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401214:	ldr	x17, [x16, #32]
  401218:	add	x16, x16, #0x20
  40121c:	br	x17

0000000000401220 <strlen@plt>:
  401220:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401224:	ldr	x17, [x16, #40]
  401228:	add	x16, x16, #0x28
  40122c:	br	x17

0000000000401230 <exit@plt>:
  401230:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401234:	ldr	x17, [x16, #48]
  401238:	add	x16, x16, #0x30
  40123c:	br	x17

0000000000401240 <error@plt>:
  401240:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401244:	ldr	x17, [x16, #56]
  401248:	add	x16, x16, #0x38
  40124c:	br	x17

0000000000401250 <readlink@plt>:
  401250:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401254:	ldr	x17, [x16, #64]
  401258:	add	x16, x16, #0x40
  40125c:	br	x17

0000000000401260 <__cxa_atexit@plt>:
  401260:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401264:	ldr	x17, [x16, #72]
  401268:	add	x16, x16, #0x48
  40126c:	br	x17

0000000000401270 <lseek@plt>:
  401270:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401274:	ldr	x17, [x16, #80]
  401278:	add	x16, x16, #0x50
  40127c:	br	x17

0000000000401280 <__fpending@plt>:
  401280:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401284:	ldr	x17, [x16, #88]
  401288:	add	x16, x16, #0x58
  40128c:	br	x17

0000000000401290 <fileno@plt>:
  401290:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401294:	ldr	x17, [x16, #96]
  401298:	add	x16, x16, #0x60
  40129c:	br	x17

00000000004012a0 <fclose@plt>:
  4012a0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4012a4:	ldr	x17, [x16, #104]
  4012a8:	add	x16, x16, #0x68
  4012ac:	br	x17

00000000004012b0 <nl_langinfo@plt>:
  4012b0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4012b4:	ldr	x17, [x16, #112]
  4012b8:	add	x16, x16, #0x70
  4012bc:	br	x17

00000000004012c0 <malloc@plt>:
  4012c0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4012c4:	ldr	x17, [x16, #120]
  4012c8:	add	x16, x16, #0x78
  4012cc:	br	x17

00000000004012d0 <strncmp@plt>:
  4012d0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4012d4:	ldr	x17, [x16, #128]
  4012d8:	add	x16, x16, #0x80
  4012dc:	br	x17

00000000004012e0 <bindtextdomain@plt>:
  4012e0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4012e4:	ldr	x17, [x16, #136]
  4012e8:	add	x16, x16, #0x88
  4012ec:	br	x17

00000000004012f0 <__libc_start_main@plt>:
  4012f0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4012f4:	ldr	x17, [x16, #144]
  4012f8:	add	x16, x16, #0x90
  4012fc:	br	x17

0000000000401300 <__printf_chk@plt>:
  401300:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401304:	ldr	x17, [x16, #152]
  401308:	add	x16, x16, #0x98
  40130c:	br	x17

0000000000401310 <memset@plt>:
  401310:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401314:	ldr	x17, [x16, #160]
  401318:	add	x16, x16, #0xa0
  40131c:	br	x17

0000000000401320 <calloc@plt>:
  401320:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401324:	ldr	x17, [x16, #168]
  401328:	add	x16, x16, #0xa8
  40132c:	br	x17

0000000000401330 <bcmp@plt>:
  401330:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401334:	ldr	x17, [x16, #176]
  401338:	add	x16, x16, #0xb0
  40133c:	br	x17

0000000000401340 <realloc@plt>:
  401340:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401344:	ldr	x17, [x16, #184]
  401348:	add	x16, x16, #0xb8
  40134c:	br	x17

0000000000401350 <strrchr@plt>:
  401350:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401354:	ldr	x17, [x16, #192]
  401358:	add	x16, x16, #0xc0
  40135c:	br	x17

0000000000401360 <__gmon_start__@plt>:
  401360:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401364:	ldr	x17, [x16, #200]
  401368:	add	x16, x16, #0xc8
  40136c:	br	x17

0000000000401370 <abort@plt>:
  401370:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401374:	ldr	x17, [x16, #208]
  401378:	add	x16, x16, #0xd0
  40137c:	br	x17

0000000000401380 <mbsinit@plt>:
  401380:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401384:	ldr	x17, [x16, #216]
  401388:	add	x16, x16, #0xd8
  40138c:	br	x17

0000000000401390 <__overflow@plt>:
  401390:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401394:	ldr	x17, [x16, #224]
  401398:	add	x16, x16, #0xe0
  40139c:	br	x17

00000000004013a0 <textdomain@plt>:
  4013a0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4013a4:	ldr	x17, [x16, #232]
  4013a8:	add	x16, x16, #0xe8
  4013ac:	br	x17

00000000004013b0 <getopt_long@plt>:
  4013b0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4013b4:	ldr	x17, [x16, #240]
  4013b8:	add	x16, x16, #0xf0
  4013bc:	br	x17

00000000004013c0 <__fprintf_chk@plt>:
  4013c0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4013c4:	ldr	x17, [x16, #248]
  4013c8:	add	x16, x16, #0xf8
  4013cc:	br	x17

00000000004013d0 <strcmp@plt>:
  4013d0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4013d4:	ldr	x17, [x16, #256]
  4013d8:	add	x16, x16, #0x100
  4013dc:	br	x17

00000000004013e0 <__ctype_b_loc@plt>:
  4013e0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4013e4:	ldr	x17, [x16, #264]
  4013e8:	add	x16, x16, #0x108
  4013ec:	br	x17

00000000004013f0 <fseeko@plt>:
  4013f0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4013f4:	ldr	x17, [x16, #272]
  4013f8:	add	x16, x16, #0x110
  4013fc:	br	x17

0000000000401400 <free@plt>:
  401400:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401404:	ldr	x17, [x16, #280]
  401408:	add	x16, x16, #0x118
  40140c:	br	x17

0000000000401410 <__ctype_get_mb_cur_max@plt>:
  401410:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401414:	ldr	x17, [x16, #288]
  401418:	add	x16, x16, #0x120
  40141c:	br	x17

0000000000401420 <strspn@plt>:
  401420:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401424:	ldr	x17, [x16, #296]
  401428:	add	x16, x16, #0x128
  40142c:	br	x17

0000000000401430 <fwrite@plt>:
  401430:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401434:	ldr	x17, [x16, #304]
  401438:	add	x16, x16, #0x130
  40143c:	br	x17

0000000000401440 <fflush@plt>:
  401440:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401444:	ldr	x17, [x16, #312]
  401448:	add	x16, x16, #0x138
  40144c:	br	x17

0000000000401450 <__lxstat@plt>:
  401450:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401454:	ldr	x17, [x16, #320]
  401458:	add	x16, x16, #0x140
  40145c:	br	x17

0000000000401460 <dcgettext@plt>:
  401460:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401464:	ldr	x17, [x16, #328]
  401468:	add	x16, x16, #0x148
  40146c:	br	x17

0000000000401470 <fputs_unlocked@plt>:
  401470:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401474:	ldr	x17, [x16, #336]
  401478:	add	x16, x16, #0x150
  40147c:	br	x17

0000000000401480 <__freading@plt>:
  401480:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401484:	ldr	x17, [x16, #344]
  401488:	add	x16, x16, #0x158
  40148c:	br	x17

0000000000401490 <iswprint@plt>:
  401490:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  401494:	ldr	x17, [x16, #352]
  401498:	add	x16, x16, #0x160
  40149c:	br	x17

00000000004014a0 <__errno_location@plt>:
  4014a0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4014a4:	ldr	x17, [x16, #360]
  4014a8:	add	x16, x16, #0x168
  4014ac:	br	x17

00000000004014b0 <__xstat@plt>:
  4014b0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4014b4:	ldr	x17, [x16, #368]
  4014b8:	add	x16, x16, #0x170
  4014bc:	br	x17

00000000004014c0 <setlocale@plt>:
  4014c0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4014c4:	ldr	x17, [x16, #376]
  4014c8:	add	x16, x16, #0x178
  4014cc:	br	x17

00000000004014d0 <__fxstatat@plt>:
  4014d0:	adrp	x16, 418000 <__fxstatat@plt+0x16b30>
  4014d4:	ldr	x17, [x16, #384]
  4014d8:	add	x16, x16, #0x180
  4014dc:	br	x17

Disassembly of section .text:

00000000004014e0 <.text>:
  4014e0:	mov	x29, #0x0                   	// #0
  4014e4:	mov	x30, #0x0                   	// #0
  4014e8:	mov	x5, x0
  4014ec:	ldr	x1, [sp]
  4014f0:	add	x2, sp, #0x8
  4014f4:	mov	x6, sp
  4014f8:	movz	x0, #0x0, lsl #48
  4014fc:	movk	x0, #0x0, lsl #32
  401500:	movk	x0, #0x40, lsl #16
  401504:	movk	x0, #0x183c
  401508:	movz	x3, #0x0, lsl #48
  40150c:	movk	x3, #0x0, lsl #32
  401510:	movk	x3, #0x40, lsl #16
  401514:	movk	x3, #0x6350
  401518:	movz	x4, #0x0, lsl #48
  40151c:	movk	x4, #0x0, lsl #32
  401520:	movk	x4, #0x40, lsl #16
  401524:	movk	x4, #0x63d0
  401528:	bl	4012f0 <__libc_start_main@plt>
  40152c:	bl	401370 <abort@plt>
  401530:	adrp	x0, 417000 <__fxstatat@plt+0x15b30>
  401534:	ldr	x0, [x0, #4064]
  401538:	cbz	x0, 401540 <__fxstatat@plt+0x70>
  40153c:	b	401360 <__gmon_start__@plt>
  401540:	ret
  401544:	nop
  401548:	adrp	x0, 418000 <__fxstatat@plt+0x16b30>
  40154c:	add	x0, x0, #0x200
  401550:	adrp	x1, 418000 <__fxstatat@plt+0x16b30>
  401554:	add	x1, x1, #0x200
  401558:	cmp	x1, x0
  40155c:	b.eq	401574 <__fxstatat@plt+0xa4>  // b.none
  401560:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401564:	ldr	x1, [x1, #1024]
  401568:	cbz	x1, 401574 <__fxstatat@plt+0xa4>
  40156c:	mov	x16, x1
  401570:	br	x16
  401574:	ret
  401578:	adrp	x0, 418000 <__fxstatat@plt+0x16b30>
  40157c:	add	x0, x0, #0x200
  401580:	adrp	x1, 418000 <__fxstatat@plt+0x16b30>
  401584:	add	x1, x1, #0x200
  401588:	sub	x1, x1, x0
  40158c:	lsr	x2, x1, #63
  401590:	add	x1, x2, x1, asr #3
  401594:	cmp	xzr, x1, asr #1
  401598:	asr	x1, x1, #1
  40159c:	b.eq	4015b4 <__fxstatat@plt+0xe4>  // b.none
  4015a0:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  4015a4:	ldr	x2, [x2, #1032]
  4015a8:	cbz	x2, 4015b4 <__fxstatat@plt+0xe4>
  4015ac:	mov	x16, x2
  4015b0:	br	x16
  4015b4:	ret
  4015b8:	stp	x29, x30, [sp, #-32]!
  4015bc:	mov	x29, sp
  4015c0:	str	x19, [sp, #16]
  4015c4:	adrp	x19, 418000 <__fxstatat@plt+0x16b30>
  4015c8:	ldrb	w0, [x19, #552]
  4015cc:	cbnz	w0, 4015dc <__fxstatat@plt+0x10c>
  4015d0:	bl	401548 <__fxstatat@plt+0x78>
  4015d4:	mov	w0, #0x1                   	// #1
  4015d8:	strb	w0, [x19, #552]
  4015dc:	ldr	x19, [sp, #16]
  4015e0:	ldp	x29, x30, [sp], #32
  4015e4:	ret
  4015e8:	b	401578 <__fxstatat@plt+0xa8>
  4015ec:	sub	sp, sp, #0xa0
  4015f0:	stp	x20, x19, [sp, #144]
  4015f4:	mov	w19, w0
  4015f8:	stp	x29, x30, [sp, #112]
  4015fc:	stp	x22, x21, [sp, #128]
  401600:	add	x29, sp, #0x70
  401604:	cbnz	w0, 401800 <__fxstatat@plt+0x330>
  401608:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  40160c:	add	x1, x1, #0x61f
  401610:	mov	w2, #0x5                   	// #5
  401614:	mov	x0, xzr
  401618:	bl	401460 <dcgettext@plt>
  40161c:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  401620:	ldr	x2, [x8, #576]
  401624:	mov	x1, x0
  401628:	mov	w0, #0x1                   	// #1
  40162c:	bl	401300 <__printf_chk@plt>
  401630:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401634:	add	x1, x1, #0x63e
  401638:	mov	w2, #0x5                   	// #5
  40163c:	mov	x0, xzr
  401640:	bl	401460 <dcgettext@plt>
  401644:	adrp	x22, 418000 <__fxstatat@plt+0x16b30>
  401648:	ldr	x1, [x22, #536]
  40164c:	bl	401470 <fputs_unlocked@plt>
  401650:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401654:	add	x1, x1, #0x676
  401658:	mov	w2, #0x5                   	// #5
  40165c:	mov	x0, xzr
  401660:	bl	401460 <dcgettext@plt>
  401664:	ldr	x1, [x22, #536]
  401668:	bl	401470 <fputs_unlocked@plt>
  40166c:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401670:	add	x1, x1, #0x82b
  401674:	mov	w2, #0x5                   	// #5
  401678:	mov	x0, xzr
  40167c:	bl	401460 <dcgettext@plt>
  401680:	ldr	x1, [x22, #536]
  401684:	bl	401470 <fputs_unlocked@plt>
  401688:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  40168c:	add	x1, x1, #0xa34
  401690:	mov	w2, #0x5                   	// #5
  401694:	mov	x0, xzr
  401698:	bl	401460 <dcgettext@plt>
  40169c:	ldr	x1, [x22, #536]
  4016a0:	bl	401470 <fputs_unlocked@plt>
  4016a4:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4016a8:	add	x1, x1, #0xa61
  4016ac:	mov	w2, #0x5                   	// #5
  4016b0:	mov	x0, xzr
  4016b4:	bl	401460 <dcgettext@plt>
  4016b8:	ldr	x1, [x22, #536]
  4016bc:	bl	401470 <fputs_unlocked@plt>
  4016c0:	adrp	x8, 406000 <__fxstatat@plt+0x4b30>
  4016c4:	add	x8, x8, #0x588
  4016c8:	ldp	q0, q1, [x8, #48]
  4016cc:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4016d0:	adrp	x20, 406000 <__fxstatat@plt+0x4b30>
  4016d4:	add	x1, x1, #0xb17
  4016d8:	str	q0, [sp, #48]
  4016dc:	ldp	q2, q0, [x8, #80]
  4016e0:	mov	x21, sp
  4016e4:	add	x20, x20, #0xa97
  4016e8:	stp	q1, q2, [sp, #64]
  4016ec:	ldr	q1, [x8]
  4016f0:	str	q0, [sp, #96]
  4016f4:	ldp	q0, q3, [x8, #16]
  4016f8:	stp	q1, q0, [sp]
  4016fc:	str	q3, [sp, #32]
  401700:	mov	x0, x20
  401704:	bl	4013d0 <strcmp@plt>
  401708:	cbz	w0, 401714 <__fxstatat@plt+0x244>
  40170c:	ldr	x1, [x21, #16]!
  401710:	cbnz	x1, 401700 <__fxstatat@plt+0x230>
  401714:	ldr	x8, [x21, #8]
  401718:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  40171c:	add	x1, x1, #0xb76
  401720:	mov	w2, #0x5                   	// #5
  401724:	cmp	x8, #0x0
  401728:	mov	x0, xzr
  40172c:	csel	x21, x20, x8, eq  // eq = none
  401730:	bl	401460 <dcgettext@plt>
  401734:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  401738:	adrp	x3, 406000 <__fxstatat@plt+0x4b30>
  40173c:	mov	x1, x0
  401740:	add	x2, x2, #0xabb
  401744:	add	x3, x3, #0xb8d
  401748:	mov	w0, #0x1                   	// #1
  40174c:	bl	401300 <__printf_chk@plt>
  401750:	mov	w0, #0x5                   	// #5
  401754:	mov	x1, xzr
  401758:	bl	4014c0 <setlocale@plt>
  40175c:	cbz	x0, 401790 <__fxstatat@plt+0x2c0>
  401760:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401764:	add	x1, x1, #0xbb5
  401768:	mov	w2, #0x3                   	// #3
  40176c:	bl	4012d0 <strncmp@plt>
  401770:	cbz	w0, 401790 <__fxstatat@plt+0x2c0>
  401774:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401778:	add	x1, x1, #0xbb9
  40177c:	mov	w2, #0x5                   	// #5
  401780:	mov	x0, xzr
  401784:	bl	401460 <dcgettext@plt>
  401788:	ldr	x1, [x22, #536]
  40178c:	bl	401470 <fputs_unlocked@plt>
  401790:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401794:	add	x1, x1, #0xc00
  401798:	mov	w2, #0x5                   	// #5
  40179c:	mov	x0, xzr
  4017a0:	bl	401460 <dcgettext@plt>
  4017a4:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  4017a8:	mov	x1, x0
  4017ac:	add	x2, x2, #0xb8d
  4017b0:	mov	w0, #0x1                   	// #1
  4017b4:	mov	x3, x20
  4017b8:	bl	401300 <__printf_chk@plt>
  4017bc:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4017c0:	add	x1, x1, #0xc1b
  4017c4:	mov	w2, #0x5                   	// #5
  4017c8:	mov	x0, xzr
  4017cc:	bl	401460 <dcgettext@plt>
  4017d0:	adrp	x8, 406000 <__fxstatat@plt+0x4b30>
  4017d4:	adrp	x9, 406000 <__fxstatat@plt+0x4b30>
  4017d8:	add	x8, x8, #0xff7
  4017dc:	add	x9, x9, #0xb33
  4017e0:	cmp	x21, x20
  4017e4:	mov	x1, x0
  4017e8:	csel	x3, x9, x8, eq  // eq = none
  4017ec:	mov	w0, #0x1                   	// #1
  4017f0:	mov	x2, x21
  4017f4:	bl	401300 <__printf_chk@plt>
  4017f8:	mov	w0, w19
  4017fc:	bl	401230 <exit@plt>
  401800:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  401804:	ldr	x20, [x8, #520]
  401808:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  40180c:	add	x1, x1, #0x5f8
  401810:	mov	w2, #0x5                   	// #5
  401814:	mov	x0, xzr
  401818:	bl	401460 <dcgettext@plt>
  40181c:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  401820:	ldr	x3, [x8, #576]
  401824:	mov	x2, x0
  401828:	mov	w1, #0x1                   	// #1
  40182c:	mov	x0, x20
  401830:	bl	4013c0 <__fprintf_chk@plt>
  401834:	mov	w0, w19
  401838:	bl	401230 <exit@plt>
  40183c:	stp	x29, x30, [sp, #-96]!
  401840:	stp	x28, x27, [sp, #16]
  401844:	stp	x26, x25, [sp, #32]
  401848:	stp	x24, x23, [sp, #48]
  40184c:	stp	x22, x21, [sp, #64]
  401850:	stp	x20, x19, [sp, #80]
  401854:	ldr	x8, [x1]
  401858:	mov	w20, w0
  40185c:	mov	x29, sp
  401860:	mov	x19, x1
  401864:	mov	x0, x8
  401868:	bl	40365c <__fxstatat@plt+0x218c>
  40186c:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401870:	add	x1, x1, #0xff7
  401874:	mov	w0, #0x6                   	// #6
  401878:	bl	4014c0 <setlocale@plt>
  40187c:	adrp	x21, 406000 <__fxstatat@plt+0x4b30>
  401880:	add	x21, x21, #0xabf
  401884:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401888:	add	x1, x1, #0xaa0
  40188c:	mov	x0, x21
  401890:	bl	4012e0 <bindtextdomain@plt>
  401894:	mov	x0, x21
  401898:	bl	4013a0 <textdomain@plt>
  40189c:	adrp	x0, 402000 <__fxstatat@plt+0xb30>
  4018a0:	add	x0, x0, #0x200
  4018a4:	bl	4063d8 <__fxstatat@plt+0x4f08>
  4018a8:	adrp	x23, 406000 <__fxstatat@plt+0x4b30>
  4018ac:	adrp	x24, 406000 <__fxstatat@plt+0x4b30>
  4018b0:	adrp	x25, 406000 <__fxstatat@plt+0x4b30>
  4018b4:	mov	w22, #0xffffffff            	// #-1
  4018b8:	mov	w21, #0xa                   	// #10
  4018bc:	add	x23, x23, #0xab2
  4018c0:	add	x24, x24, #0x428
  4018c4:	add	x25, x25, #0x410
  4018c8:	adrp	x27, 418000 <__fxstatat@plt+0x16b30>
  4018cc:	mov	w26, #0x1                   	// #1
  4018d0:	mov	w0, w20
  4018d4:	mov	x1, x19
  4018d8:	mov	x2, x23
  4018dc:	mov	x3, x24
  4018e0:	mov	x4, xzr
  4018e4:	bl	4013b0 <getopt_long@plt>
  4018e8:	cmp	w0, #0x64
  4018ec:	b.le	40194c <__fxstatat@plt+0x47c>
  4018f0:	sub	w8, w0, #0x65
  4018f4:	cmp	w8, #0x15
  4018f8:	b.hi	401bb0 <__fxstatat@plt+0x6e0>  // b.pmore
  4018fc:	adr	x9, 40190c <__fxstatat@plt+0x43c>
  401900:	ldrb	w10, [x25, x8]
  401904:	add	x9, x9, x10, lsl #2
  401908:	br	x9
  40190c:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  401910:	strb	wzr, [x8, #554]
  401914:	b	4018d0 <__fxstatat@plt+0x400>
  401918:	strb	w26, [x27, #553]
  40191c:	b	4018d0 <__fxstatat@plt+0x400>
  401920:	mov	w21, wzr
  401924:	b	4018d0 <__fxstatat@plt+0x400>
  401928:	mov	w22, #0x2                   	// #2
  40192c:	b	4018d0 <__fxstatat@plt+0x400>
  401930:	mov	w22, wzr
  401934:	b	4018d0 <__fxstatat@plt+0x400>
  401938:	mov	w22, #0x1                   	// #1
  40193c:	b	4018d0 <__fxstatat@plt+0x400>
  401940:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  401944:	strb	w26, [x8, #554]
  401948:	b	4018d0 <__fxstatat@plt+0x400>
  40194c:	cmn	w0, #0x1
  401950:	b.ne	401b60 <__fxstatat@plt+0x690>  // b.any
  401954:	adrp	x28, 418000 <__fxstatat@plt+0x16b30>
  401958:	ldr	w8, [x28, #528]
  40195c:	cmp	w8, w20
  401960:	b.ge	401bb8 <__fxstatat@plt+0x6e8>  // b.tcont
  401964:	sub	w9, w20, w8
  401968:	cmp	w9, #0x2
  40196c:	b.lt	4019a8 <__fxstatat@plt+0x4d8>  // b.tstop
  401970:	ldrb	w9, [x27, #553]
  401974:	cmp	w9, #0x1
  401978:	b.ne	4019a4 <__fxstatat@plt+0x4d4>  // b.any
  40197c:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401980:	add	x1, x1, #0xae9
  401984:	mov	w2, #0x5                   	// #5
  401988:	mov	x0, xzr
  40198c:	bl	401460 <dcgettext@plt>
  401990:	mov	x2, x0
  401994:	mov	w0, wzr
  401998:	mov	w1, wzr
  40199c:	bl	401240 <error@plt>
  4019a0:	ldr	w8, [x28, #528]
  4019a4:	strb	wzr, [x27, #553]
  4019a8:	cmp	w8, w20
  4019ac:	b.ge	401a78 <__fxstatat@plt+0x5a8>  // b.tcont
  4019b0:	cmn	w22, #0x1
  4019b4:	b.eq	401a9c <__fxstatat@plt+0x5cc>  // b.none
  4019b8:	mov	w23, wzr
  4019bc:	adrp	x24, 418000 <__fxstatat@plt+0x16b30>
  4019c0:	b	4019ec <__fxstatat@plt+0x51c>
  4019c4:	add	x9, x8, #0x1
  4019c8:	str	x9, [x0, #40]
  4019cc:	strb	w21, [x8]
  4019d0:	mov	x0, x25
  4019d4:	bl	401400 <free@plt>
  4019d8:	ldr	w8, [x28, #528]
  4019dc:	add	w8, w8, #0x1
  4019e0:	cmp	w8, w20
  4019e4:	str	w8, [x28, #528]
  4019e8:	b.ge	401a7c <__fxstatat@plt+0x5ac>  // b.tcont
  4019ec:	ldr	x26, [x19, w8, sxtw #3]
  4019f0:	mov	w1, w22
  4019f4:	mov	x0, x26
  4019f8:	bl	401cb8 <__fxstatat@plt+0x7e8>
  4019fc:	cbz	x0, 401a30 <__fxstatat@plt+0x560>
  401a00:	ldr	x1, [x24, #536]
  401a04:	mov	x25, x0
  401a08:	bl	401470 <fputs_unlocked@plt>
  401a0c:	ldrb	w8, [x27, #553]
  401a10:	tbnz	w8, #0, 4019d0 <__fxstatat@plt+0x500>
  401a14:	ldr	x0, [x24, #536]
  401a18:	ldp	x8, x9, [x0, #40]
  401a1c:	cmp	x8, x9
  401a20:	b.cc	4019c4 <__fxstatat@plt+0x4f4>  // b.lo, b.ul, b.last
  401a24:	mov	w1, w21
  401a28:	bl	401390 <__overflow@plt>
  401a2c:	b	4019d0 <__fxstatat@plt+0x500>
  401a30:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  401a34:	ldrb	w8, [x8, #554]
  401a38:	cmp	w8, #0x1
  401a3c:	b.ne	401a70 <__fxstatat@plt+0x5a0>  // b.any
  401a40:	bl	4014a0 <__errno_location@plt>
  401a44:	ldr	w23, [x0]
  401a48:	mov	w1, #0x3                   	// #3
  401a4c:	mov	w0, wzr
  401a50:	mov	x2, x26
  401a54:	bl	404f4c <__fxstatat@plt+0x3a7c>
  401a58:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  401a5c:	mov	x3, x0
  401a60:	mov	w0, wzr
  401a64:	mov	w1, w23
  401a68:	add	x2, x2, #0xccd
  401a6c:	bl	401240 <error@plt>
  401a70:	mov	w23, #0x1                   	// #1
  401a74:	b	4019d8 <__fxstatat@plt+0x508>
  401a78:	mov	w23, wzr
  401a7c:	mov	w0, w23
  401a80:	ldp	x20, x19, [sp, #80]
  401a84:	ldp	x22, x21, [sp, #64]
  401a88:	ldp	x24, x23, [sp, #48]
  401a8c:	ldp	x26, x25, [sp, #32]
  401a90:	ldp	x28, x27, [sp, #16]
  401a94:	ldp	x29, x30, [sp], #96
  401a98:	ret
  401a9c:	adrp	x22, 406000 <__fxstatat@plt+0x4b30>
  401aa0:	mov	w23, wzr
  401aa4:	add	x22, x22, #0xccd
  401aa8:	adrp	x26, 418000 <__fxstatat@plt+0x16b30>
  401aac:	b	401ad8 <__fxstatat@plt+0x608>
  401ab0:	add	x9, x8, #0x1
  401ab4:	str	x9, [x0, #40]
  401ab8:	strb	w21, [x8]
  401abc:	mov	x0, x24
  401ac0:	bl	401400 <free@plt>
  401ac4:	ldr	w8, [x28, #528]
  401ac8:	add	w8, w8, #0x1
  401acc:	cmp	w8, w20
  401ad0:	str	w8, [x28, #528]
  401ad4:	b.ge	401a7c <__fxstatat@plt+0x5ac>  // b.tcont
  401ad8:	ldr	x25, [x19, w8, sxtw #3]
  401adc:	mov	w1, #0x3f                  	// #63
  401ae0:	mov	x0, x25
  401ae4:	bl	401be4 <__fxstatat@plt+0x714>
  401ae8:	cbz	x0, 401b1c <__fxstatat@plt+0x64c>
  401aec:	ldr	x1, [x26, #536]
  401af0:	mov	x24, x0
  401af4:	bl	401470 <fputs_unlocked@plt>
  401af8:	ldrb	w8, [x27, #553]
  401afc:	tbnz	w8, #0, 401abc <__fxstatat@plt+0x5ec>
  401b00:	ldr	x0, [x26, #536]
  401b04:	ldp	x8, x9, [x0, #40]
  401b08:	cmp	x8, x9
  401b0c:	b.cc	401ab0 <__fxstatat@plt+0x5e0>  // b.lo, b.ul, b.last
  401b10:	mov	w1, w21
  401b14:	bl	401390 <__overflow@plt>
  401b18:	b	401abc <__fxstatat@plt+0x5ec>
  401b1c:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  401b20:	ldrb	w8, [x8, #554]
  401b24:	cmp	w8, #0x1
  401b28:	b.ne	401b58 <__fxstatat@plt+0x688>  // b.any
  401b2c:	bl	4014a0 <__errno_location@plt>
  401b30:	ldr	w23, [x0]
  401b34:	mov	w1, #0x3                   	// #3
  401b38:	mov	w0, wzr
  401b3c:	mov	x2, x25
  401b40:	bl	404f4c <__fxstatat@plt+0x3a7c>
  401b44:	mov	x3, x0
  401b48:	mov	w0, wzr
  401b4c:	mov	w1, w23
  401b50:	mov	x2, x22
  401b54:	bl	401240 <error@plt>
  401b58:	mov	w23, #0x1                   	// #1
  401b5c:	b	401ac4 <__fxstatat@plt+0x5f4>
  401b60:	cmn	w0, #0x3
  401b64:	b.ne	401ba0 <__fxstatat@plt+0x6d0>  // b.any
  401b68:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  401b6c:	adrp	x9, 418000 <__fxstatat@plt+0x16b30>
  401b70:	ldr	x0, [x8, #536]
  401b74:	ldr	x3, [x9, #408]
  401b78:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401b7c:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  401b80:	adrp	x4, 406000 <__fxstatat@plt+0x4b30>
  401b84:	add	x1, x1, #0xa97
  401b88:	add	x2, x2, #0xabb
  401b8c:	add	x4, x4, #0xac9
  401b90:	mov	x5, xzr
  401b94:	bl	405924 <__fxstatat@plt+0x4454>
  401b98:	mov	w0, wzr
  401b9c:	bl	401230 <exit@plt>
  401ba0:	cmn	w0, #0x2
  401ba4:	b.ne	401bb0 <__fxstatat@plt+0x6e0>  // b.any
  401ba8:	mov	w0, wzr
  401bac:	bl	4015ec <__fxstatat@plt+0x11c>
  401bb0:	mov	w0, #0x1                   	// #1
  401bb4:	bl	4015ec <__fxstatat@plt+0x11c>
  401bb8:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401bbc:	add	x1, x1, #0xad9
  401bc0:	mov	w2, #0x5                   	// #5
  401bc4:	mov	x0, xzr
  401bc8:	bl	401460 <dcgettext@plt>
  401bcc:	mov	x2, x0
  401bd0:	mov	w0, wzr
  401bd4:	mov	w1, wzr
  401bd8:	bl	401240 <error@plt>
  401bdc:	mov	w0, #0x1                   	// #1
  401be0:	bl	4015ec <__fxstatat@plt+0x11c>
  401be4:	stp	x29, x30, [sp, #-64]!
  401be8:	cmp	x1, #0x401
  401bec:	mov	w8, #0x401                 	// #1025
  401bf0:	stp	x20, x19, [sp, #48]
  401bf4:	mov	x19, x0
  401bf8:	csinc	x20, x8, x1, cs  // cs = hs, nlast
  401bfc:	stp	x24, x23, [sp, #16]
  401c00:	stp	x22, x21, [sp, #32]
  401c04:	mov	x29, sp
  401c08:	b	401c10 <__fxstatat@plt+0x740>
  401c0c:	lsl	x20, x20, #1
  401c10:	mov	x0, x20
  401c14:	bl	4012c0 <malloc@plt>
  401c18:	mov	x21, x0
  401c1c:	cbz	x0, 401ca0 <__fxstatat@plt+0x7d0>
  401c20:	mov	x0, x19
  401c24:	mov	x1, x21
  401c28:	mov	x2, x20
  401c2c:	bl	401250 <readlink@plt>
  401c30:	mov	x22, x0
  401c34:	tbz	x0, #63, 401c48 <__fxstatat@plt+0x778>
  401c38:	bl	4014a0 <__errno_location@plt>
  401c3c:	ldr	w24, [x0]
  401c40:	cmp	w24, #0x22
  401c44:	b.ne	401c8c <__fxstatat@plt+0x7bc>  // b.any
  401c48:	cmp	x22, x20
  401c4c:	b.cc	401c84 <__fxstatat@plt+0x7b4>  // b.lo, b.ul, b.last
  401c50:	mov	x0, x21
  401c54:	bl	401400 <free@plt>
  401c58:	lsr	x8, x20, #62
  401c5c:	cbz	x8, 401c0c <__fxstatat@plt+0x73c>
  401c60:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  401c64:	cmp	x20, x8
  401c68:	mov	x20, #0x7fffffffffffffff    	// #9223372036854775807
  401c6c:	b.cc	401c10 <__fxstatat@plt+0x740>  // b.lo, b.ul, b.last
  401c70:	bl	4014a0 <__errno_location@plt>
  401c74:	mov	x21, xzr
  401c78:	mov	w8, #0xc                   	// #12
  401c7c:	str	w8, [x0]
  401c80:	b	401ca0 <__fxstatat@plt+0x7d0>
  401c84:	strb	wzr, [x21, x22]
  401c88:	b	401ca0 <__fxstatat@plt+0x7d0>
  401c8c:	mov	x23, x0
  401c90:	mov	x0, x21
  401c94:	bl	401400 <free@plt>
  401c98:	mov	x21, xzr
  401c9c:	str	w24, [x23]
  401ca0:	mov	x0, x21
  401ca4:	ldp	x20, x19, [sp, #48]
  401ca8:	ldp	x22, x21, [sp, #32]
  401cac:	ldp	x24, x23, [sp, #16]
  401cb0:	ldp	x29, x30, [sp], #64
  401cb4:	ret
  401cb8:	sub	sp, sp, #0x110
  401cbc:	stp	x26, x25, [sp, #208]
  401cc0:	and	w26, w1, #0x3
  401cc4:	sub	w8, w26, #0x1
  401cc8:	tst	w26, w8
  401ccc:	stp	x29, x30, [sp, #176]
  401cd0:	stp	x28, x27, [sp, #192]
  401cd4:	stp	x24, x23, [sp, #224]
  401cd8:	stp	x22, x21, [sp, #240]
  401cdc:	stp	x20, x19, [sp, #256]
  401ce0:	add	x29, sp, #0xb0
  401ce4:	b.ne	401d10 <__fxstatat@plt+0x840>  // b.any
  401ce8:	mov	x27, x0
  401cec:	cbz	x0, 401d10 <__fxstatat@plt+0x840>
  401cf0:	ldrb	w8, [x27]
  401cf4:	mov	w22, w1
  401cf8:	cmp	w8, #0x2f
  401cfc:	b.eq	401d44 <__fxstatat@plt+0x874>  // b.none
  401d00:	cbnz	w8, 4020e4 <__fxstatat@plt+0xc14>
  401d04:	bl	4014a0 <__errno_location@plt>
  401d08:	mov	w8, #0x2                   	// #2
  401d0c:	b	401d18 <__fxstatat@plt+0x848>
  401d10:	bl	4014a0 <__errno_location@plt>
  401d14:	mov	w8, #0x16                  	// #22
  401d18:	mov	x21, xzr
  401d1c:	str	w8, [x0]
  401d20:	mov	x0, x21
  401d24:	ldp	x20, x19, [sp, #256]
  401d28:	ldp	x22, x21, [sp, #240]
  401d2c:	ldp	x24, x23, [sp, #224]
  401d30:	ldp	x26, x25, [sp, #208]
  401d34:	ldp	x28, x27, [sp, #192]
  401d38:	ldp	x29, x30, [sp, #176]
  401d3c:	add	sp, sp, #0x110
  401d40:	ret
  401d44:	mov	w0, #0x1000                	// #4096
  401d48:	bl	405a4c <__fxstatat@plt+0x457c>
  401d4c:	mov	w8, #0x2f                  	// #47
  401d50:	mov	x19, x0
  401d54:	mov	x21, x0
  401d58:	add	x20, x0, #0x1, lsl #12
  401d5c:	strb	w8, [x19], #1
  401d60:	ldrb	w8, [x27]
  401d64:	cbz	w8, 402140 <__fxstatat@plt+0xc70>
  401d68:	and	w9, w22, #0x7
  401d6c:	mov	x24, x19
  401d70:	mov	x23, x27
  401d74:	stp	xzr, xzr, [sp, #8]
  401d78:	str	xzr, [sp, #24]
  401d7c:	stp	w22, w9, [sp, #32]
  401d80:	b	401d94 <__fxstatat@plt+0x8c4>
  401d84:	mov	x19, x24
  401d88:	ldrb	w8, [x23]
  401d8c:	mov	x24, x19
  401d90:	cbz	w8, 402144 <__fxstatat@plt+0xc74>
  401d94:	and	w9, w8, #0xff
  401d98:	cmp	w9, #0x2f
  401d9c:	mov	x28, x23
  401da0:	b.ne	401db4 <__fxstatat@plt+0x8e4>  // b.any
  401da4:	ldrb	w8, [x28, #1]!
  401da8:	cmp	w8, #0x2f
  401dac:	b.eq	401da4 <__fxstatat@plt+0x8d4>  // b.none
  401db0:	mov	x23, x28
  401db4:	mov	w9, w8
  401db8:	ands	w9, w9, #0xff
  401dbc:	b.eq	401dd4 <__fxstatat@plt+0x904>  // b.none
  401dc0:	cmp	w9, #0x2f
  401dc4:	b.eq	401dd4 <__fxstatat@plt+0x904>  // b.none
  401dc8:	ldrb	w9, [x23, #1]!
  401dcc:	ands	w9, w9, #0xff
  401dd0:	b.ne	401dc0 <__fxstatat@plt+0x8f0>  // b.any
  401dd4:	sub	x25, x23, x28
  401dd8:	cmp	x25, #0x1
  401ddc:	b.eq	401e38 <__fxstatat@plt+0x968>  // b.none
  401de0:	cmp	x25, #0x2
  401de4:	b.eq	401df0 <__fxstatat@plt+0x920>  // b.none
  401de8:	cbnz	x25, 401e44 <__fxstatat@plt+0x974>
  401dec:	b	402128 <__fxstatat@plt+0xc58>
  401df0:	and	w8, w8, #0xff
  401df4:	cmp	w8, #0x2e
  401df8:	b.ne	401e44 <__fxstatat@plt+0x974>  // b.any
  401dfc:	ldrb	w8, [x28, #1]
  401e00:	cmp	w8, #0x2e
  401e04:	b.ne	401e44 <__fxstatat@plt+0x974>  // b.any
  401e08:	add	x8, x21, #0x1
  401e0c:	cmp	x24, x8
  401e10:	b.ls	401d84 <__fxstatat@plt+0x8b4>  // b.plast
  401e14:	sub	x8, x24, #0x1
  401e18:	mov	x19, x8
  401e1c:	cmp	x8, x21
  401e20:	b.ls	401d88 <__fxstatat@plt+0x8b8>  // b.plast
  401e24:	mov	x8, x19
  401e28:	ldrb	w9, [x8, #-1]!
  401e2c:	cmp	w9, #0x2f
  401e30:	b.ne	401e18 <__fxstatat@plt+0x948>  // b.any
  401e34:	b	401d88 <__fxstatat@plt+0x8b8>
  401e38:	and	w8, w8, #0xff
  401e3c:	cmp	w8, #0x2e
  401e40:	b.eq	401d84 <__fxstatat@plt+0x8b4>  // b.none
  401e44:	ldurb	w8, [x24, #-1]
  401e48:	cmp	w8, #0x2f
  401e4c:	b.eq	401e58 <__fxstatat@plt+0x988>  // b.none
  401e50:	mov	w8, #0x2f                  	// #47
  401e54:	strb	w8, [x24], #1
  401e58:	add	x8, x24, x25
  401e5c:	cmp	x8, x20
  401e60:	b.cc	401e94 <__fxstatat@plt+0x9c4>  // b.lo, b.ul, b.last
  401e64:	cmp	x25, #0x1, lsl #12
  401e68:	mov	w9, #0x1000                	// #4096
  401e6c:	sub	x8, x20, x21
  401e70:	csinc	x9, x9, x25, lt  // lt = tstop
  401e74:	add	x22, x9, x8
  401e78:	mov	x0, x21
  401e7c:	mov	x1, x22
  401e80:	sub	x19, x24, x21
  401e84:	bl	405acc <__fxstatat@plt+0x45fc>
  401e88:	mov	x21, x0
  401e8c:	add	x20, x0, x22
  401e90:	add	x24, x0, x19
  401e94:	mov	x0, x24
  401e98:	mov	x1, x28
  401e9c:	mov	x2, x25
  401ea0:	bl	4011e0 <memcpy@plt>
  401ea4:	ldr	w8, [sp, #36]
  401ea8:	add	x19, x24, x25
  401eac:	strb	wzr, [x19]
  401eb0:	cmp	w8, #0x6
  401eb4:	b.eq	401ee8 <__fxstatat@plt+0xa18>  // b.none
  401eb8:	ldr	w8, [sp, #32]
  401ebc:	tbnz	w8, #2, 401f00 <__fxstatat@plt+0xa30>
  401ec0:	add	x2, sp, #0x28
  401ec4:	mov	w0, wzr
  401ec8:	mov	x1, x21
  401ecc:	bl	401450 <__lxstat@plt>
  401ed0:	cbz	w0, 401f14 <__fxstatat@plt+0xa44>
  401ed4:	bl	4014a0 <__errno_location@plt>
  401ed8:	ldr	w22, [x0]
  401edc:	cmp	w26, #0x1
  401ee0:	b.eq	401f30 <__fxstatat@plt+0xa60>  // b.none
  401ee4:	cbz	w26, 4021a4 <__fxstatat@plt+0xcd4>
  401ee8:	str	wzr, [sp, #56]
  401eec:	cmp	w26, #0x2
  401ef0:	b.eq	401f50 <__fxstatat@plt+0xa80>  // b.none
  401ef4:	ldrb	w8, [x23]
  401ef8:	cbz	w8, 401f50 <__fxstatat@plt+0xa80>
  401efc:	b	4021a0 <__fxstatat@plt+0xcd0>
  401f00:	add	x2, sp, #0x28
  401f04:	mov	w0, wzr
  401f08:	mov	x1, x21
  401f0c:	bl	4014b0 <__xstat@plt>
  401f10:	cbnz	w0, 401ed4 <__fxstatat@plt+0xa04>
  401f14:	ldr	w8, [sp, #56]
  401f18:	and	w8, w8, #0xf000
  401f1c:	cmp	w8, #0xa, lsl #12
  401f20:	b.eq	401f5c <__fxstatat@plt+0xa8c>  // b.none
  401f24:	cmp	w8, #0x4, lsl #12
  401f28:	b.eq	401f50 <__fxstatat@plt+0xa80>  // b.none
  401f2c:	b	401eec <__fxstatat@plt+0xa1c>
  401f30:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  401f34:	mov	x0, x23
  401f38:	add	x1, x1, #0xd8e
  401f3c:	bl	401420 <strspn@plt>
  401f40:	cmp	w22, #0x2
  401f44:	b.ne	4021a4 <__fxstatat@plt+0xcd4>  // b.any
  401f48:	ldrb	w8, [x23, x0]
  401f4c:	cbnz	w8, 4021a4 <__fxstatat@plt+0xcd4>
  401f50:	mov	x22, x23
  401f54:	mov	x23, x22
  401f58:	b	401d88 <__fxstatat@plt+0x8b8>
  401f5c:	ldr	x0, [sp, #24]
  401f60:	cbnz	x0, 401f8c <__fxstatat@plt+0xabc>
  401f64:	adrp	x2, 403000 <__fxstatat@plt+0x1b30>
  401f68:	adrp	x3, 403000 <__fxstatat@plt+0x1b30>
  401f6c:	adrp	x4, 403000 <__fxstatat@plt+0x1b30>
  401f70:	mov	w0, #0x7                   	// #7
  401f74:	mov	x1, xzr
  401f78:	add	x2, x2, #0x568
  401f7c:	add	x3, x3, #0x5e4
  401f80:	add	x4, x4, #0x634
  401f84:	bl	402858 <__fxstatat@plt+0x1388>
  401f88:	cbz	x0, 4021e0 <__fxstatat@plt+0xd10>
  401f8c:	add	x2, sp, #0x28
  401f90:	mov	x1, x27
  401f94:	mov	x22, x0
  401f98:	bl	402358 <__fxstatat@plt+0xe88>
  401f9c:	str	x22, [sp, #24]
  401fa0:	tbz	w0, #0, 401fb0 <__fxstatat@plt+0xae0>
  401fa4:	cmp	w26, #0x2
  401fa8:	b.eq	401d88 <__fxstatat@plt+0x8b8>  // b.none
  401fac:	b	4021d0 <__fxstatat@plt+0xd00>
  401fb0:	add	x2, sp, #0x28
  401fb4:	mov	x0, x22
  401fb8:	mov	x1, x27
  401fbc:	bl	4022d4 <__fxstatat@plt+0xe04>
  401fc0:	ldr	x1, [sp, #88]
  401fc4:	mov	x0, x21
  401fc8:	bl	401be4 <__fxstatat@plt+0x714>
  401fcc:	cbz	x0, 402020 <__fxstatat@plt+0xb50>
  401fd0:	mov	x28, x0
  401fd4:	bl	401220 <strlen@plt>
  401fd8:	mov	x22, x0
  401fdc:	mov	x0, x23
  401fe0:	bl	401220 <strlen@plt>
  401fe4:	ldr	x8, [sp, #8]
  401fe8:	add	x2, x0, #0x1
  401fec:	add	x27, x2, x22
  401ff0:	str	x22, [sp]
  401ff4:	cbz	x8, 40203c <__fxstatat@plt+0xb6c>
  401ff8:	cmp	x27, x8
  401ffc:	b.ls	402060 <__fxstatat@plt+0xb90>  // b.plast
  402000:	ldr	x0, [sp, #16]
  402004:	mov	x1, x27
  402008:	mov	x22, x2
  40200c:	bl	405acc <__fxstatat@plt+0x45fc>
  402010:	mov	x2, x22
  402014:	mov	x22, x0
  402018:	str	x27, [sp, #8]
  40201c:	b	402064 <__fxstatat@plt+0xb94>
  402020:	bl	4014a0 <__errno_location@plt>
  402024:	cmp	w26, #0x2
  402028:	b.ne	4021d8 <__fxstatat@plt+0xd08>  // b.any
  40202c:	ldr	w8, [x0]
  402030:	cmp	w8, #0xc
  402034:	b.ne	401d88 <__fxstatat@plt+0x8b8>  // b.any
  402038:	b	4021d8 <__fxstatat@plt+0xd08>
  40203c:	cmp	x27, #0x1, lsl #12
  402040:	mov	w8, #0x1000                	// #4096
  402044:	csel	x0, x27, x8, hi  // hi = pmore
  402048:	str	x0, [sp, #8]
  40204c:	mov	x22, x2
  402050:	bl	405a4c <__fxstatat@plt+0x457c>
  402054:	mov	x2, x22
  402058:	mov	x22, x0
  40205c:	b	402064 <__fxstatat@plt+0xb94>
  402060:	ldr	x22, [sp, #16]
  402064:	ldr	x27, [sp]
  402068:	mov	x1, x23
  40206c:	add	x0, x22, x27
  402070:	bl	4011f0 <memmove@plt>
  402074:	mov	x0, x22
  402078:	mov	x1, x28
  40207c:	mov	x2, x27
  402080:	bl	4011e0 <memcpy@plt>
  402084:	ldrb	w8, [x28]
  402088:	cmp	w8, #0x2f
  40208c:	add	x8, x21, #0x1
  402090:	b.ne	4020a4 <__fxstatat@plt+0xbd4>  // b.any
  402094:	mov	w9, #0x2f                  	// #47
  402098:	strb	w9, [x21]
  40209c:	mov	x19, x8
  4020a0:	b	4020d0 <__fxstatat@plt+0xc00>
  4020a4:	cmp	x19, x8
  4020a8:	b.ls	4020d0 <__fxstatat@plt+0xc00>  // b.plast
  4020ac:	add	x8, x24, x25
  4020b0:	sub	x8, x8, #0x1
  4020b4:	mov	x19, x8
  4020b8:	cmp	x8, x21
  4020bc:	b.ls	4020d0 <__fxstatat@plt+0xc00>  // b.plast
  4020c0:	mov	x8, x19
  4020c4:	ldrb	w9, [x8, #-1]!
  4020c8:	cmp	w9, #0x2f
  4020cc:	b.ne	4020b4 <__fxstatat@plt+0xbe4>  // b.any
  4020d0:	mov	x0, x28
  4020d4:	bl	401400 <free@plt>
  4020d8:	mov	x27, x22
  4020dc:	str	x22, [sp, #16]
  4020e0:	b	401f54 <__fxstatat@plt+0xa84>
  4020e4:	bl	405dcc <__fxstatat@plt+0x48fc>
  4020e8:	mov	x21, x0
  4020ec:	cbz	x0, 401d20 <__fxstatat@plt+0x850>
  4020f0:	mov	x0, x21
  4020f4:	bl	401220 <strlen@plt>
  4020f8:	mov	x20, x0
  4020fc:	cmp	x0, #0xfff
  402100:	b.gt	402130 <__fxstatat@plt+0xc60>
  402104:	mov	w1, #0x1000                	// #4096
  402108:	mov	x0, x21
  40210c:	bl	405acc <__fxstatat@plt+0x45fc>
  402110:	mov	x21, x0
  402114:	add	x19, x0, x20
  402118:	add	x20, x0, #0x1, lsl #12
  40211c:	ldrb	w8, [x27]
  402120:	cbnz	w8, 401d68 <__fxstatat@plt+0x898>
  402124:	b	402140 <__fxstatat@plt+0xc70>
  402128:	mov	x19, x24
  40212c:	b	402144 <__fxstatat@plt+0xc74>
  402130:	add	x20, x21, x20
  402134:	mov	x19, x20
  402138:	ldrb	w8, [x27]
  40213c:	cbnz	w8, 401d68 <__fxstatat@plt+0x898>
  402140:	stp	xzr, xzr, [sp, #16]
  402144:	add	x8, x21, #0x1
  402148:	cmp	x19, x8
  40214c:	b.ls	402160 <__fxstatat@plt+0xc90>  // b.plast
  402150:	mov	x8, x19
  402154:	ldrb	w9, [x8, #-1]!
  402158:	cmp	w9, #0x2f
  40215c:	csel	x19, x8, x19, eq  // eq = none
  402160:	ldr	x22, [sp, #16]
  402164:	mov	x8, x19
  402168:	strb	wzr, [x8], #1
  40216c:	cmp	x20, x8
  402170:	b.eq	402188 <__fxstatat@plt+0xcb8>  // b.none
  402174:	sub	x8, x19, x21
  402178:	add	x1, x8, #0x1
  40217c:	mov	x0, x21
  402180:	bl	405acc <__fxstatat@plt+0x45fc>
  402184:	mov	x21, x0
  402188:	mov	x0, x22
  40218c:	bl	401400 <free@plt>
  402190:	ldr	x0, [sp, #24]
  402194:	cbz	x0, 401d20 <__fxstatat@plt+0x850>
  402198:	bl	402b04 <__fxstatat@plt+0x1634>
  40219c:	b	401d20 <__fxstatat@plt+0x850>
  4021a0:	mov	w22, #0x14                  	// #20
  4021a4:	ldr	x0, [sp, #16]
  4021a8:	bl	401400 <free@plt>
  4021ac:	mov	x0, x21
  4021b0:	bl	401400 <free@plt>
  4021b4:	ldr	x0, [sp, #24]
  4021b8:	cbz	x0, 4021c0 <__fxstatat@plt+0xcf0>
  4021bc:	bl	402b04 <__fxstatat@plt+0x1634>
  4021c0:	bl	4014a0 <__errno_location@plt>
  4021c4:	mov	x21, xzr
  4021c8:	str	w22, [x0]
  4021cc:	b	401d20 <__fxstatat@plt+0x850>
  4021d0:	mov	w22, #0x28                  	// #40
  4021d4:	b	4021a4 <__fxstatat@plt+0xcd4>
  4021d8:	ldr	w22, [x0]
  4021dc:	b	4021a4 <__fxstatat@plt+0xcd4>
  4021e0:	bl	405d88 <__fxstatat@plt+0x48b8>
  4021e4:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  4021e8:	str	x0, [x8, #568]
  4021ec:	ret
  4021f0:	and	w8, w0, #0x1
  4021f4:	adrp	x9, 418000 <__fxstatat@plt+0x16b30>
  4021f8:	strb	w8, [x9, #560]
  4021fc:	ret
  402200:	stp	x29, x30, [sp, #-48]!
  402204:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  402208:	ldr	x0, [x8, #536]
  40220c:	str	x21, [sp, #16]
  402210:	stp	x20, x19, [sp, #32]
  402214:	mov	x29, sp
  402218:	bl	405ecc <__fxstatat@plt+0x49fc>
  40221c:	cbz	w0, 40223c <__fxstatat@plt+0xd6c>
  402220:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  402224:	ldrb	w8, [x8, #560]
  402228:	cbz	w8, 40225c <__fxstatat@plt+0xd8c>
  40222c:	bl	4014a0 <__errno_location@plt>
  402230:	ldr	w8, [x0]
  402234:	cmp	w8, #0x20
  402238:	b.ne	40225c <__fxstatat@plt+0xd8c>  // b.any
  40223c:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  402240:	ldr	x0, [x8, #520]
  402244:	bl	405ecc <__fxstatat@plt+0x49fc>
  402248:	cbnz	w0, 4022c8 <__fxstatat@plt+0xdf8>
  40224c:	ldp	x20, x19, [sp, #32]
  402250:	ldr	x21, [sp, #16]
  402254:	ldp	x29, x30, [sp], #48
  402258:	ret
  40225c:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  402260:	add	x1, x1, #0xcbd
  402264:	mov	w2, #0x5                   	// #5
  402268:	mov	x0, xzr
  40226c:	bl	401460 <dcgettext@plt>
  402270:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  402274:	ldr	x21, [x8, #568]
  402278:	mov	x19, x0
  40227c:	bl	4014a0 <__errno_location@plt>
  402280:	ldr	w20, [x0]
  402284:	cbnz	x21, 4022a4 <__fxstatat@plt+0xdd4>
  402288:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  40228c:	add	x2, x2, #0xccd
  402290:	mov	w0, wzr
  402294:	mov	w1, w20
  402298:	mov	x3, x19
  40229c:	bl	401240 <error@plt>
  4022a0:	b	4022c8 <__fxstatat@plt+0xdf8>
  4022a4:	mov	x0, x21
  4022a8:	bl	404ea4 <__fxstatat@plt+0x39d4>
  4022ac:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  4022b0:	mov	x3, x0
  4022b4:	add	x2, x2, #0xcc9
  4022b8:	mov	w0, wzr
  4022bc:	mov	w1, w20
  4022c0:	mov	x4, x19
  4022c4:	bl	401240 <error@plt>
  4022c8:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  4022cc:	ldr	w0, [x8, #416]
  4022d0:	bl	401200 <_exit@plt>
  4022d4:	stp	x29, x30, [sp, #-48]!
  4022d8:	stp	x22, x21, [sp, #16]
  4022dc:	stp	x20, x19, [sp, #32]
  4022e0:	mov	x29, sp
  4022e4:	cbz	x0, 402344 <__fxstatat@plt+0xe74>
  4022e8:	mov	x20, x0
  4022ec:	mov	w0, #0x18                  	// #24
  4022f0:	mov	x21, x2
  4022f4:	mov	x22, x1
  4022f8:	bl	405a4c <__fxstatat@plt+0x457c>
  4022fc:	mov	x19, x0
  402300:	mov	x0, x22
  402304:	bl	405d30 <__fxstatat@plt+0x4860>
  402308:	str	x0, [x19]
  40230c:	ldr	q0, [x21]
  402310:	mov	x0, x20
  402314:	mov	x1, x19
  402318:	ext	v0.16b, v0.16b, v0.16b, #8
  40231c:	stur	q0, [x19, #8]
  402320:	bl	4032f8 <__fxstatat@plt+0x1e28>
  402324:	cbz	x0, 402354 <__fxstatat@plt+0xe84>
  402328:	cmp	x0, x19
  40232c:	b.eq	402344 <__fxstatat@plt+0xe74>  // b.none
  402330:	mov	x0, x19
  402334:	ldp	x20, x19, [sp, #32]
  402338:	ldp	x22, x21, [sp, #16]
  40233c:	ldp	x29, x30, [sp], #48
  402340:	b	403634 <__fxstatat@plt+0x2164>
  402344:	ldp	x20, x19, [sp, #32]
  402348:	ldp	x22, x21, [sp, #16]
  40234c:	ldp	x29, x30, [sp], #48
  402350:	ret
  402354:	bl	405d88 <__fxstatat@plt+0x48b8>
  402358:	cbz	x0, 402390 <__fxstatat@plt+0xec0>
  40235c:	sub	sp, sp, #0x30
  402360:	stp	x29, x30, [sp, #32]
  402364:	str	x1, [sp, #8]
  402368:	ldr	q0, [x2]
  40236c:	add	x1, sp, #0x8
  402370:	add	x29, sp, #0x20
  402374:	ext	v0.16b, v0.16b, v0.16b, #8
  402378:	stur	q0, [sp, #16]
  40237c:	bl	402550 <__fxstatat@plt+0x1080>
  402380:	ldp	x29, x30, [sp, #32]
  402384:	cmp	x0, #0x0
  402388:	cset	w0, ne  // ne = any
  40238c:	add	sp, sp, #0x30
  402390:	ret
  402394:	ldr	x0, [x0, #16]
  402398:	ret
  40239c:	ldr	x0, [x0, #24]
  4023a0:	ret
  4023a4:	ldr	x0, [x0, #32]
  4023a8:	ret
  4023ac:	ldp	x8, x9, [x0]
  4023b0:	cmp	x8, x9
  4023b4:	b.cs	4023f4 <__fxstatat@plt+0xf24>  // b.hs, b.nlast
  4023b8:	mov	x0, xzr
  4023bc:	b	4023cc <__fxstatat@plt+0xefc>
  4023c0:	add	x8, x8, #0x10
  4023c4:	cmp	x8, x9
  4023c8:	b.cs	4023f8 <__fxstatat@plt+0xf28>  // b.hs, b.nlast
  4023cc:	ldr	x10, [x8]
  4023d0:	cbz	x10, 4023c0 <__fxstatat@plt+0xef0>
  4023d4:	mov	x10, xzr
  4023d8:	mov	x11, x8
  4023dc:	ldr	x11, [x11, #8]
  4023e0:	add	x10, x10, #0x1
  4023e4:	cbnz	x11, 4023dc <__fxstatat@plt+0xf0c>
  4023e8:	cmp	x10, x0
  4023ec:	csel	x0, x10, x0, hi  // hi = pmore
  4023f0:	b	4023c0 <__fxstatat@plt+0xef0>
  4023f4:	mov	x0, xzr
  4023f8:	ret
  4023fc:	ldp	x9, x10, [x0]
  402400:	cmp	x9, x10
  402404:	b.cs	402440 <__fxstatat@plt+0xf70>  // b.hs, b.nlast
  402408:	mov	x8, xzr
  40240c:	mov	x11, xzr
  402410:	b	402420 <__fxstatat@plt+0xf50>
  402414:	add	x9, x9, #0x10
  402418:	cmp	x9, x10
  40241c:	b.cs	402448 <__fxstatat@plt+0xf78>  // b.hs, b.nlast
  402420:	ldr	x12, [x9]
  402424:	cbz	x12, 402414 <__fxstatat@plt+0xf44>
  402428:	mov	x12, x9
  40242c:	ldr	x12, [x12, #8]
  402430:	add	x8, x8, #0x1
  402434:	cbnz	x12, 40242c <__fxstatat@plt+0xf5c>
  402438:	add	x11, x11, #0x1
  40243c:	b	402414 <__fxstatat@plt+0xf44>
  402440:	mov	x11, xzr
  402444:	mov	x8, xzr
  402448:	ldr	x9, [x0, #24]
  40244c:	cmp	x11, x9
  402450:	b.ne	402468 <__fxstatat@plt+0xf98>  // b.any
  402454:	ldr	x9, [x0, #32]
  402458:	cmp	x8, x9
  40245c:	b.ne	402468 <__fxstatat@plt+0xf98>  // b.any
  402460:	mov	w0, #0x1                   	// #1
  402464:	ret
  402468:	mov	w0, wzr
  40246c:	ret
  402470:	stp	x29, x30, [sp, #-48]!
  402474:	stp	x22, x21, [sp, #16]
  402478:	stp	x20, x19, [sp, #32]
  40247c:	ldp	x8, x9, [x0]
  402480:	ldp	x20, x3, [x0, #24]
  402484:	ldr	x22, [x0, #16]
  402488:	mov	x19, x1
  40248c:	cmp	x8, x9
  402490:	mov	x21, xzr
  402494:	mov	x29, sp
  402498:	b.cc	402528 <__fxstatat@plt+0x1058>  // b.lo, b.ul, b.last
  40249c:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  4024a0:	add	x2, x2, #0xcd0
  4024a4:	mov	w1, #0x1                   	// #1
  4024a8:	mov	x0, x19
  4024ac:	bl	4013c0 <__fprintf_chk@plt>
  4024b0:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  4024b4:	add	x2, x2, #0xce8
  4024b8:	mov	w1, #0x1                   	// #1
  4024bc:	mov	x0, x19
  4024c0:	mov	x3, x22
  4024c4:	bl	4013c0 <__fprintf_chk@plt>
  4024c8:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  4024cc:	ucvtf	d0, x20
  4024d0:	fmov	d1, x8
  4024d4:	fmul	d0, d0, d1
  4024d8:	ucvtf	d1, x22
  4024dc:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  4024e0:	fdiv	d0, d0, d1
  4024e4:	add	x2, x2, #0xd00
  4024e8:	mov	w1, #0x1                   	// #1
  4024ec:	mov	x0, x19
  4024f0:	mov	x3, x20
  4024f4:	bl	4013c0 <__fprintf_chk@plt>
  4024f8:	mov	x0, x19
  4024fc:	mov	x3, x21
  402500:	ldp	x20, x19, [sp, #32]
  402504:	ldp	x22, x21, [sp, #16]
  402508:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  40250c:	add	x2, x2, #0xd21
  402510:	mov	w1, #0x1                   	// #1
  402514:	ldp	x29, x30, [sp], #48
  402518:	b	4013c0 <__fprintf_chk@plt>
  40251c:	add	x8, x8, #0x10
  402520:	cmp	x8, x9
  402524:	b.cs	40249c <__fxstatat@plt+0xfcc>  // b.hs, b.nlast
  402528:	ldr	x10, [x8]
  40252c:	cbz	x10, 40251c <__fxstatat@plt+0x104c>
  402530:	mov	x10, xzr
  402534:	mov	x11, x8
  402538:	ldr	x11, [x11, #8]
  40253c:	add	x10, x10, #0x1
  402540:	cbnz	x11, 402538 <__fxstatat@plt+0x1068>
  402544:	cmp	x10, x21
  402548:	csel	x21, x10, x21, hi  // hi = pmore
  40254c:	b	40251c <__fxstatat@plt+0x104c>
  402550:	stp	x29, x30, [sp, #-48]!
  402554:	stp	x20, x19, [sp, #32]
  402558:	ldr	x8, [x0, #16]
  40255c:	ldr	x9, [x0, #48]
  402560:	mov	x19, x0
  402564:	mov	x20, x1
  402568:	mov	x0, x1
  40256c:	mov	x1, x8
  402570:	str	x21, [sp, #16]
  402574:	mov	x29, sp
  402578:	blr	x9
  40257c:	ldr	x8, [x19, #16]
  402580:	cmp	x0, x8
  402584:	b.cs	402608 <__fxstatat@plt+0x1138>  // b.hs, b.nlast
  402588:	ldr	x8, [x19]
  40258c:	add	x21, x8, x0, lsl #4
  402590:	ldr	x1, [x21]
  402594:	mov	x0, xzr
  402598:	cbz	x1, 4025d0 <__fxstatat@plt+0x1100>
  40259c:	cbz	x8, 4025d0 <__fxstatat@plt+0x1100>
  4025a0:	cmp	x1, x20
  4025a4:	b.eq	4025cc <__fxstatat@plt+0x10fc>  // b.none
  4025a8:	ldr	x8, [x19, #56]
  4025ac:	mov	x0, x20
  4025b0:	blr	x8
  4025b4:	tbnz	w0, #0, 4025e0 <__fxstatat@plt+0x1110>
  4025b8:	ldr	x21, [x21, #8]
  4025bc:	cbz	x21, 4025f4 <__fxstatat@plt+0x1124>
  4025c0:	ldr	x1, [x21]
  4025c4:	cmp	x1, x20
  4025c8:	b.ne	4025a8 <__fxstatat@plt+0x10d8>  // b.any
  4025cc:	mov	x0, x20
  4025d0:	ldp	x20, x19, [sp, #32]
  4025d4:	ldr	x21, [sp, #16]
  4025d8:	ldp	x29, x30, [sp], #48
  4025dc:	ret
  4025e0:	ldr	x0, [x21]
  4025e4:	ldp	x20, x19, [sp, #32]
  4025e8:	ldr	x21, [sp, #16]
  4025ec:	ldp	x29, x30, [sp], #48
  4025f0:	ret
  4025f4:	mov	x0, xzr
  4025f8:	ldp	x20, x19, [sp, #32]
  4025fc:	ldr	x21, [sp, #16]
  402600:	ldp	x29, x30, [sp], #48
  402604:	ret
  402608:	bl	401370 <abort@plt>
  40260c:	stp	x29, x30, [sp, #-16]!
  402610:	ldr	x8, [x0, #32]
  402614:	mov	x29, sp
  402618:	cbz	x8, 402638 <__fxstatat@plt+0x1168>
  40261c:	ldp	x8, x9, [x0]
  402620:	cmp	x8, x9
  402624:	b.cs	402644 <__fxstatat@plt+0x1174>  // b.hs, b.nlast
  402628:	ldr	x0, [x8], #16
  40262c:	cbz	x0, 402620 <__fxstatat@plt+0x1150>
  402630:	ldp	x29, x30, [sp], #16
  402634:	ret
  402638:	mov	x0, xzr
  40263c:	ldp	x29, x30, [sp], #16
  402640:	ret
  402644:	bl	401370 <abort@plt>
  402648:	stp	x29, x30, [sp, #-32]!
  40264c:	stp	x20, x19, [sp, #16]
  402650:	ldr	x8, [x0, #16]
  402654:	ldr	x9, [x0, #48]
  402658:	mov	x19, x0
  40265c:	mov	x20, x1
  402660:	mov	x0, x1
  402664:	mov	x1, x8
  402668:	mov	x29, sp
  40266c:	blr	x9
  402670:	ldr	x8, [x19, #16]
  402674:	cmp	x0, x8
  402678:	b.cs	4026dc <__fxstatat@plt+0x120c>  // b.hs, b.nlast
  40267c:	ldr	x8, [x19]
  402680:	add	x9, x8, x0, lsl #4
  402684:	ldp	x10, x9, [x9]
  402688:	cmp	x10, x20
  40268c:	b.eq	402698 <__fxstatat@plt+0x11c8>  // b.none
  402690:	cbnz	x9, 402684 <__fxstatat@plt+0x11b4>
  402694:	b	4026ac <__fxstatat@plt+0x11dc>
  402698:	cbz	x9, 4026ac <__fxstatat@plt+0x11dc>
  40269c:	ldr	x0, [x9]
  4026a0:	ldp	x20, x19, [sp, #16]
  4026a4:	ldp	x29, x30, [sp], #32
  4026a8:	ret
  4026ac:	ldr	x9, [x19, #8]
  4026b0:	add	x8, x8, x0, lsl #4
  4026b4:	add	x8, x8, #0x10
  4026b8:	cmp	x8, x9
  4026bc:	b.cs	4026cc <__fxstatat@plt+0x11fc>  // b.hs, b.nlast
  4026c0:	ldr	x0, [x8], #16
  4026c4:	cbz	x0, 4026b8 <__fxstatat@plt+0x11e8>
  4026c8:	b	4026a0 <__fxstatat@plt+0x11d0>
  4026cc:	mov	x0, xzr
  4026d0:	ldp	x20, x19, [sp, #16]
  4026d4:	ldp	x29, x30, [sp], #32
  4026d8:	ret
  4026dc:	bl	401370 <abort@plt>
  4026e0:	ldp	x9, x10, [x0]
  4026e4:	cmp	x9, x10
  4026e8:	b.cs	402754 <__fxstatat@plt+0x1284>  // b.hs, b.nlast
  4026ec:	mov	x11, xzr
  4026f0:	ldr	x8, [x9]
  4026f4:	cbz	x8, 402738 <__fxstatat@plt+0x1268>
  4026f8:	cbz	x9, 402738 <__fxstatat@plt+0x1268>
  4026fc:	mov	x10, x9
  402700:	cmp	x11, x2
  402704:	b.cs	40275c <__fxstatat@plt+0x128c>  // b.hs, b.nlast
  402708:	ldr	x8, [x10]
  40270c:	str	x8, [x1, x11, lsl #3]
  402710:	ldr	x10, [x10, #8]
  402714:	add	x8, x11, #0x1
  402718:	mov	x11, x8
  40271c:	cbnz	x10, 402700 <__fxstatat@plt+0x1230>
  402720:	ldr	x10, [x0, #8]
  402724:	add	x9, x9, #0x10
  402728:	cmp	x9, x10
  40272c:	mov	x11, x8
  402730:	b.cc	4026f0 <__fxstatat@plt+0x1220>  // b.lo, b.ul, b.last
  402734:	b	40274c <__fxstatat@plt+0x127c>
  402738:	mov	x8, x11
  40273c:	add	x9, x9, #0x10
  402740:	cmp	x9, x10
  402744:	mov	x11, x8
  402748:	b.cc	4026f0 <__fxstatat@plt+0x1220>  // b.lo, b.ul, b.last
  40274c:	mov	x0, x8
  402750:	ret
  402754:	mov	x0, xzr
  402758:	ret
  40275c:	mov	x0, x11
  402760:	ret
  402764:	stp	x29, x30, [sp, #-64]!
  402768:	stp	x24, x23, [sp, #16]
  40276c:	stp	x22, x21, [sp, #32]
  402770:	stp	x20, x19, [sp, #48]
  402774:	ldp	x23, x8, [x0]
  402778:	mov	x29, sp
  40277c:	cmp	x23, x8
  402780:	b.cs	402798 <__fxstatat@plt+0x12c8>  // b.hs, b.nlast
  402784:	mov	x19, x2
  402788:	mov	x20, x0
  40278c:	mov	x21, x1
  402790:	mov	x22, xzr
  402794:	b	4027b0 <__fxstatat@plt+0x12e0>
  402798:	mov	x22, xzr
  40279c:	b	4027e8 <__fxstatat@plt+0x1318>
  4027a0:	ldr	x8, [x20, #8]
  4027a4:	add	x23, x23, #0x10
  4027a8:	cmp	x23, x8
  4027ac:	b.cs	4027e8 <__fxstatat@plt+0x1318>  // b.hs, b.nlast
  4027b0:	ldr	x0, [x23]
  4027b4:	cbz	x0, 4027a4 <__fxstatat@plt+0x12d4>
  4027b8:	cbz	x23, 4027a4 <__fxstatat@plt+0x12d4>
  4027bc:	mov	x1, x19
  4027c0:	blr	x21
  4027c4:	tbz	w0, #0, 4027e8 <__fxstatat@plt+0x1318>
  4027c8:	mov	x24, x23
  4027cc:	ldr	x24, [x24, #8]
  4027d0:	add	x22, x22, #0x1
  4027d4:	cbz	x24, 4027a0 <__fxstatat@plt+0x12d0>
  4027d8:	ldr	x0, [x24]
  4027dc:	mov	x1, x19
  4027e0:	blr	x21
  4027e4:	tbnz	w0, #0, 4027cc <__fxstatat@plt+0x12fc>
  4027e8:	mov	x0, x22
  4027ec:	ldp	x20, x19, [sp, #48]
  4027f0:	ldp	x22, x21, [sp, #32]
  4027f4:	ldp	x24, x23, [sp, #16]
  4027f8:	ldp	x29, x30, [sp], #64
  4027fc:	ret
  402800:	ldrb	w9, [x0]
  402804:	cbz	w9, 402834 <__fxstatat@plt+0x1364>
  402808:	mov	x8, x0
  40280c:	mov	x0, xzr
  402810:	add	x8, x8, #0x1
  402814:	lsl	x10, x0, #5
  402818:	sub	x10, x10, x0
  40281c:	add	x10, x10, w9, uxtb
  402820:	ldrb	w9, [x8], #1
  402824:	udiv	x11, x10, x1
  402828:	msub	x0, x11, x1, x10
  40282c:	cbnz	w9, 402814 <__fxstatat@plt+0x1344>
  402830:	ret
  402834:	mov	x0, xzr
  402838:	ret
  40283c:	adrp	x8, 406000 <__fxstatat@plt+0x4b30>
  402840:	add	x8, x8, #0xd3c
  402844:	ldr	w9, [x8, #16]
  402848:	ldr	q0, [x8]
  40284c:	str	w9, [x0, #16]
  402850:	str	q0, [x0]
  402854:	ret
  402858:	stp	x29, x30, [sp, #-64]!
  40285c:	adrp	x8, 402000 <__fxstatat@plt+0xb30>
  402860:	add	x8, x8, #0xa40
  402864:	cmp	x2, #0x0
  402868:	adrp	x9, 402000 <__fxstatat@plt+0xb30>
  40286c:	stp	x24, x23, [sp, #16]
  402870:	stp	x22, x21, [sp, #32]
  402874:	mov	x21, x0
  402878:	add	x9, x9, #0xa50
  40287c:	csel	x23, x8, x2, eq  // eq = none
  402880:	cmp	x3, #0x0
  402884:	mov	w0, #0x50                  	// #80
  402888:	stp	x20, x19, [sp, #48]
  40288c:	mov	x29, sp
  402890:	mov	x19, x4
  402894:	mov	x22, x1
  402898:	csel	x24, x9, x3, eq  // eq = none
  40289c:	bl	4012c0 <malloc@plt>
  4028a0:	mov	x20, x0
  4028a4:	cbz	x0, 402a28 <__fxstatat@plt+0x1558>
  4028a8:	adrp	x9, 406000 <__fxstatat@plt+0x4b30>
  4028ac:	add	x9, x9, #0xd3c
  4028b0:	cmp	x22, #0x0
  4028b4:	csel	x8, x9, x22, eq  // eq = none
  4028b8:	cmp	x8, x9
  4028bc:	str	x8, [x20, #40]
  4028c0:	b.eq	402944 <__fxstatat@plt+0x1474>  // b.none
  4028c4:	ldr	s0, [x8, #8]
  4028c8:	mov	w9, #0xcccd                	// #52429
  4028cc:	movk	w9, #0x3dcc, lsl #16
  4028d0:	fmov	s1, w9
  4028d4:	fcmp	s0, s1
  4028d8:	b.le	402a1c <__fxstatat@plt+0x154c>
  4028dc:	mov	w9, #0x6666                	// #26214
  4028e0:	movk	w9, #0x3f66, lsl #16
  4028e4:	fmov	s1, w9
  4028e8:	fcmp	s0, s1
  4028ec:	b.pl	402a1c <__fxstatat@plt+0x154c>  // b.nfrst
  4028f0:	ldr	s1, [x8, #12]
  4028f4:	mov	w9, #0xcccd                	// #52429
  4028f8:	movk	w9, #0x3f8c, lsl #16
  4028fc:	fmov	s2, w9
  402900:	fcmp	s1, s2
  402904:	b.le	402a1c <__fxstatat@plt+0x154c>
  402908:	ldr	s1, [x8]
  40290c:	fcmp	s1, #0.0
  402910:	b.lt	402a1c <__fxstatat@plt+0x154c>  // b.tstop
  402914:	mov	w9, #0xcccd                	// #52429
  402918:	movk	w9, #0x3dcc, lsl #16
  40291c:	fmov	s2, w9
  402920:	fadd	s1, s1, s2
  402924:	fcmp	s1, s0
  402928:	b.pl	402a1c <__fxstatat@plt+0x154c>  // b.nfrst
  40292c:	ldr	s0, [x8, #4]
  402930:	fmov	s2, #1.000000000000000000e+00
  402934:	fcmp	s0, s2
  402938:	b.hi	402a1c <__fxstatat@plt+0x154c>  // b.pmore
  40293c:	fcmp	s1, s0
  402940:	b.pl	402a1c <__fxstatat@plt+0x154c>  // b.nfrst
  402944:	ldrb	w9, [x8, #16]
  402948:	cbnz	w9, 40296c <__fxstatat@plt+0x149c>
  40294c:	ldr	s0, [x8, #8]
  402950:	ucvtf	s1, x21
  402954:	mov	w8, #0x5f800000            	// #1602224128
  402958:	fdiv	s0, s1, s0
  40295c:	fmov	s1, w8
  402960:	fcmp	s0, s1
  402964:	b.ge	402a1c <__fxstatat@plt+0x154c>  // b.tcont
  402968:	fcvtzu	x21, s0
  40296c:	cmp	x21, #0xa
  402970:	mov	w8, #0xa                   	// #10
  402974:	csel	x8, x21, x8, hi  // hi = pmore
  402978:	orr	x21, x8, #0x1
  40297c:	cmn	x21, #0x1
  402980:	b.eq	402a1c <__fxstatat@plt+0x154c>  // b.none
  402984:	cmp	x21, #0xa
  402988:	b.cc	4029c0 <__fxstatat@plt+0x14f0>  // b.lo, b.ul, b.last
  40298c:	mov	w9, #0xc                   	// #12
  402990:	mov	w10, #0x9                   	// #9
  402994:	mov	w8, #0x3                   	// #3
  402998:	udiv	x11, x21, x8
  40299c:	msub	x11, x11, x8, x21
  4029a0:	cbz	x11, 4029c4 <__fxstatat@plt+0x14f4>
  4029a4:	add	x10, x10, x9
  4029a8:	add	x10, x10, #0x4
  4029ac:	add	x8, x8, #0x2
  4029b0:	cmp	x10, x21
  4029b4:	add	x9, x9, #0x8
  4029b8:	b.cc	402998 <__fxstatat@plt+0x14c8>  // b.lo, b.ul, b.last
  4029bc:	b	4029c4 <__fxstatat@plt+0x14f4>
  4029c0:	mov	w8, #0x3                   	// #3
  4029c4:	udiv	x9, x21, x8
  4029c8:	msub	x8, x9, x8, x21
  4029cc:	cbnz	x8, 4029e0 <__fxstatat@plt+0x1510>
  4029d0:	add	x21, x21, #0x2
  4029d4:	cmn	x21, #0x1
  4029d8:	b.ne	402984 <__fxstatat@plt+0x14b4>  // b.any
  4029dc:	b	402a1c <__fxstatat@plt+0x154c>
  4029e0:	lsr	x8, x21, #60
  4029e4:	cbnz	x8, 402a1c <__fxstatat@plt+0x154c>
  4029e8:	str	x21, [x20, #16]
  4029ec:	cbz	x21, 402a1c <__fxstatat@plt+0x154c>
  4029f0:	mov	w1, #0x10                  	// #16
  4029f4:	mov	x0, x21
  4029f8:	bl	405e10 <__fxstatat@plt+0x4940>
  4029fc:	str	x0, [x20]
  402a00:	cbz	x0, 402a1c <__fxstatat@plt+0x154c>
  402a04:	add	x8, x0, x21, lsl #4
  402a08:	stp	xzr, xzr, [x20, #24]
  402a0c:	stp	x23, x24, [x20, #48]
  402a10:	str	x8, [x20, #8]
  402a14:	stp	x19, xzr, [x20, #64]
  402a18:	b	402a28 <__fxstatat@plt+0x1558>
  402a1c:	mov	x0, x20
  402a20:	bl	401400 <free@plt>
  402a24:	mov	x20, xzr
  402a28:	mov	x0, x20
  402a2c:	ldp	x20, x19, [sp, #48]
  402a30:	ldp	x22, x21, [sp, #32]
  402a34:	ldp	x24, x23, [sp, #16]
  402a38:	ldp	x29, x30, [sp], #64
  402a3c:	ret
  402a40:	ror	x8, x0, #3
  402a44:	udiv	x9, x8, x1
  402a48:	msub	x0, x9, x1, x8
  402a4c:	ret
  402a50:	cmp	x0, x1
  402a54:	cset	w0, eq  // eq = none
  402a58:	ret
  402a5c:	stp	x29, x30, [sp, #-48]!
  402a60:	str	x21, [sp, #16]
  402a64:	stp	x20, x19, [sp, #32]
  402a68:	ldp	x20, x8, [x0]
  402a6c:	mov	x19, x0
  402a70:	mov	x29, sp
  402a74:	b	402a84 <__fxstatat@plt+0x15b4>
  402a78:	stp	xzr, xzr, [x20]
  402a7c:	ldr	x8, [x19, #8]
  402a80:	add	x20, x20, #0x10
  402a84:	cmp	x20, x8
  402a88:	b.cs	402af0 <__fxstatat@plt+0x1620>  // b.hs, b.nlast
  402a8c:	ldr	x9, [x20]
  402a90:	cbz	x9, 402a80 <__fxstatat@plt+0x15b0>
  402a94:	ldr	x8, [x19, #64]
  402a98:	ldr	x21, [x20, #8]
  402a9c:	cmp	x8, #0x0
  402aa0:	cset	w9, ne  // ne = any
  402aa4:	cbnz	x21, 402adc <__fxstatat@plt+0x160c>
  402aa8:	cbz	w9, 402a78 <__fxstatat@plt+0x15a8>
  402aac:	ldr	x0, [x20]
  402ab0:	blr	x8
  402ab4:	b	402a78 <__fxstatat@plt+0x15a8>
  402ab8:	str	xzr, [x21]
  402abc:	ldr	x9, [x19, #72]
  402ac0:	ldr	x10, [x21, #8]
  402ac4:	cmp	x8, #0x0
  402ac8:	str	x9, [x21, #8]
  402acc:	str	x21, [x19, #72]
  402ad0:	cset	w9, ne  // ne = any
  402ad4:	mov	x21, x10
  402ad8:	cbz	x10, 402aa8 <__fxstatat@plt+0x15d8>
  402adc:	tbz	w9, #0, 402ab8 <__fxstatat@plt+0x15e8>
  402ae0:	ldr	x0, [x21]
  402ae4:	blr	x8
  402ae8:	ldr	x8, [x19, #64]
  402aec:	b	402ab8 <__fxstatat@plt+0x15e8>
  402af0:	stp	xzr, xzr, [x19, #24]
  402af4:	ldp	x20, x19, [sp, #32]
  402af8:	ldr	x21, [sp, #16]
  402afc:	ldp	x29, x30, [sp], #48
  402b00:	ret
  402b04:	stp	x29, x30, [sp, #-48]!
  402b08:	stp	x20, x19, [sp, #32]
  402b0c:	ldr	x8, [x0, #64]
  402b10:	mov	x19, x0
  402b14:	str	x21, [sp, #16]
  402b18:	mov	x29, sp
  402b1c:	cbz	x8, 402b74 <__fxstatat@plt+0x16a4>
  402b20:	ldr	x8, [x19, #32]
  402b24:	cbz	x8, 402b74 <__fxstatat@plt+0x16a4>
  402b28:	ldp	x20, x8, [x19]
  402b2c:	b	402b38 <__fxstatat@plt+0x1668>
  402b30:	ldr	x8, [x19, #8]
  402b34:	add	x20, x20, #0x10
  402b38:	cmp	x20, x8
  402b3c:	b.cs	402b74 <__fxstatat@plt+0x16a4>  // b.hs, b.nlast
  402b40:	ldr	x0, [x20]
  402b44:	cbz	x0, 402b34 <__fxstatat@plt+0x1664>
  402b48:	cbz	x20, 402b34 <__fxstatat@plt+0x1664>
  402b4c:	ldr	x8, [x19, #64]
  402b50:	blr	x8
  402b54:	ldr	x21, [x20, #8]
  402b58:	cbz	x21, 402b30 <__fxstatat@plt+0x1660>
  402b5c:	ldr	x0, [x21]
  402b60:	ldr	x8, [x19, #64]
  402b64:	blr	x8
  402b68:	ldr	x21, [x21, #8]
  402b6c:	cbnz	x21, 402b5c <__fxstatat@plt+0x168c>
  402b70:	b	402b30 <__fxstatat@plt+0x1660>
  402b74:	ldp	x20, x8, [x19]
  402b78:	b	402b80 <__fxstatat@plt+0x16b0>
  402b7c:	add	x20, x20, #0x10
  402b80:	cmp	x20, x8
  402b84:	b.cs	402ba8 <__fxstatat@plt+0x16d8>  // b.hs, b.nlast
  402b88:	ldr	x0, [x20, #8]
  402b8c:	cbz	x0, 402b7c <__fxstatat@plt+0x16ac>
  402b90:	ldr	x21, [x0, #8]
  402b94:	bl	401400 <free@plt>
  402b98:	mov	x0, x21
  402b9c:	cbnz	x21, 402b90 <__fxstatat@plt+0x16c0>
  402ba0:	ldr	x8, [x19, #8]
  402ba4:	b	402b7c <__fxstatat@plt+0x16ac>
  402ba8:	ldr	x0, [x19, #72]
  402bac:	cbz	x0, 402bc0 <__fxstatat@plt+0x16f0>
  402bb0:	ldr	x20, [x0, #8]
  402bb4:	bl	401400 <free@plt>
  402bb8:	mov	x0, x20
  402bbc:	cbnz	x20, 402bb0 <__fxstatat@plt+0x16e0>
  402bc0:	ldr	x0, [x19]
  402bc4:	bl	401400 <free@plt>
  402bc8:	mov	x0, x19
  402bcc:	ldp	x20, x19, [sp, #32]
  402bd0:	ldr	x21, [sp, #16]
  402bd4:	ldp	x29, x30, [sp], #48
  402bd8:	b	401400 <free@plt>
  402bdc:	sub	sp, sp, #0x90
  402be0:	stp	x29, x30, [sp, #80]
  402be4:	stp	x24, x23, [sp, #96]
  402be8:	stp	x22, x21, [sp, #112]
  402bec:	stp	x20, x19, [sp, #128]
  402bf0:	ldr	x8, [x0, #40]
  402bf4:	mov	x19, x0
  402bf8:	add	x29, sp, #0x50
  402bfc:	ldrb	w9, [x8, #16]
  402c00:	cbnz	w9, 402c24 <__fxstatat@plt+0x1754>
  402c04:	ldr	s0, [x8, #8]
  402c08:	ucvtf	s1, x1
  402c0c:	mov	w8, #0x5f800000            	// #1602224128
  402c10:	fdiv	s0, s1, s0
  402c14:	fmov	s1, w8
  402c18:	fcmp	s0, s1
  402c1c:	b.ge	402ca8 <__fxstatat@plt+0x17d8>  // b.tcont
  402c20:	fcvtzu	x1, s0
  402c24:	cmp	x1, #0xa
  402c28:	mov	w8, #0xa                   	// #10
  402c2c:	csel	x8, x1, x8, hi  // hi = pmore
  402c30:	orr	x20, x8, #0x1
  402c34:	cmn	x20, #0x1
  402c38:	b.eq	402ca8 <__fxstatat@plt+0x17d8>  // b.none
  402c3c:	cmp	x20, #0xa
  402c40:	b.cc	402c78 <__fxstatat@plt+0x17a8>  // b.lo, b.ul, b.last
  402c44:	mov	w9, #0xc                   	// #12
  402c48:	mov	w10, #0x9                   	// #9
  402c4c:	mov	w8, #0x3                   	// #3
  402c50:	udiv	x11, x20, x8
  402c54:	msub	x11, x11, x8, x20
  402c58:	cbz	x11, 402c7c <__fxstatat@plt+0x17ac>
  402c5c:	add	x10, x10, x9
  402c60:	add	x10, x10, #0x4
  402c64:	add	x8, x8, #0x2
  402c68:	cmp	x10, x20
  402c6c:	add	x9, x9, #0x8
  402c70:	b.cc	402c50 <__fxstatat@plt+0x1780>  // b.lo, b.ul, b.last
  402c74:	b	402c7c <__fxstatat@plt+0x17ac>
  402c78:	mov	w8, #0x3                   	// #3
  402c7c:	udiv	x9, x20, x8
  402c80:	msub	x8, x9, x8, x20
  402c84:	cbnz	x8, 402c98 <__fxstatat@plt+0x17c8>
  402c88:	add	x20, x20, #0x2
  402c8c:	cmn	x20, #0x1
  402c90:	b.ne	402c3c <__fxstatat@plt+0x176c>  // b.any
  402c94:	b	402ca8 <__fxstatat@plt+0x17d8>
  402c98:	sub	x8, x20, #0x1
  402c9c:	mov	x9, #0xffffffffffffffe     	// #1152921504606846974
  402ca0:	cmp	x8, x9
  402ca4:	b.ls	402cc4 <__fxstatat@plt+0x17f4>  // b.plast
  402ca8:	mov	w0, wzr
  402cac:	ldp	x20, x19, [sp, #128]
  402cb0:	ldp	x22, x21, [sp, #112]
  402cb4:	ldp	x24, x23, [sp, #96]
  402cb8:	ldp	x29, x30, [sp, #80]
  402cbc:	add	sp, sp, #0x90
  402cc0:	ret
  402cc4:	ldr	x8, [x19, #16]
  402cc8:	cmp	x20, x8
  402ccc:	b.ne	402cd8 <__fxstatat@plt+0x1808>  // b.any
  402cd0:	mov	w0, #0x1                   	// #1
  402cd4:	b	402cac <__fxstatat@plt+0x17dc>
  402cd8:	mov	w1, #0x10                  	// #16
  402cdc:	mov	x0, x20
  402ce0:	bl	405e10 <__fxstatat@plt+0x4940>
  402ce4:	str	x0, [sp]
  402ce8:	cbz	x0, 402cac <__fxstatat@plt+0x17dc>
  402cec:	add	x8, x0, x20, lsl #4
  402cf0:	stp	x8, x20, [sp, #8]
  402cf4:	stp	xzr, xzr, [sp, #24]
  402cf8:	ldur	q0, [x19, #40]
  402cfc:	mov	x21, x19
  402d00:	mov	x0, sp
  402d04:	mov	x1, x19
  402d08:	stur	q0, [sp, #40]
  402d0c:	ldur	q0, [x19, #56]
  402d10:	mov	w2, wzr
  402d14:	stur	q0, [sp, #56]
  402d18:	ldr	x8, [x21, #72]!
  402d1c:	str	x8, [sp, #72]
  402d20:	bl	402e10 <__fxstatat@plt+0x1940>
  402d24:	tbz	w0, #0, 402d50 <__fxstatat@plt+0x1880>
  402d28:	ldr	x0, [x19]
  402d2c:	bl	401400 <free@plt>
  402d30:	ldr	q0, [sp]
  402d34:	mov	w0, #0x1                   	// #1
  402d38:	str	q0, [x19]
  402d3c:	ldr	q0, [sp, #16]
  402d40:	str	q0, [x19, #16]
  402d44:	ldr	x8, [sp, #72]
  402d48:	str	x8, [x19, #72]
  402d4c:	b	402cac <__fxstatat@plt+0x17dc>
  402d50:	ldr	x8, [sp, #72]
  402d54:	str	x8, [x21]
  402d58:	ldp	x22, x23, [sp]
  402d5c:	b	402d68 <__fxstatat@plt+0x1898>
  402d60:	str	xzr, [x22, #8]
  402d64:	add	x22, x22, #0x10
  402d68:	cmp	x22, x23
  402d6c:	b.cs	402dec <__fxstatat@plt+0x191c>  // b.hs, b.nlast
  402d70:	ldr	x8, [x22]
  402d74:	cbz	x8, 402d64 <__fxstatat@plt+0x1894>
  402d78:	ldr	x24, [x22, #8]
  402d7c:	cbz	x24, 402d60 <__fxstatat@plt+0x1890>
  402d80:	ldr	x1, [x19, #16]
  402d84:	b	402db4 <__fxstatat@plt+0x18e4>
  402d88:	str	x20, [x9]
  402d8c:	ldr	x9, [x19, #24]
  402d90:	add	x9, x9, #0x1
  402d94:	str	x9, [x19, #24]
  402d98:	mov	x9, x21
  402d9c:	str	xzr, [x24]
  402da0:	ldr	x10, [x9]
  402da4:	str	x10, [x24, #8]
  402da8:	str	x24, [x9]
  402dac:	mov	x24, x8
  402db0:	cbz	x8, 402d60 <__fxstatat@plt+0x1890>
  402db4:	ldr	x20, [x24]
  402db8:	ldr	x8, [x19, #48]
  402dbc:	mov	x0, x20
  402dc0:	blr	x8
  402dc4:	ldr	x1, [x19, #16]
  402dc8:	cmp	x0, x1
  402dcc:	b.cs	402e0c <__fxstatat@plt+0x193c>  // b.hs, b.nlast
  402dd0:	ldr	x8, [x19]
  402dd4:	add	x9, x8, x0, lsl #4
  402dd8:	ldr	x10, [x9]
  402ddc:	ldr	x8, [x24, #8]
  402de0:	cbz	x10, 402d88 <__fxstatat@plt+0x18b8>
  402de4:	add	x9, x9, #0x8
  402de8:	b	402da0 <__fxstatat@plt+0x18d0>
  402dec:	mov	x1, sp
  402df0:	mov	x0, x19
  402df4:	mov	w2, wzr
  402df8:	bl	402e10 <__fxstatat@plt+0x1940>
  402dfc:	tbz	w0, #0, 402e0c <__fxstatat@plt+0x193c>
  402e00:	ldr	x0, [sp]
  402e04:	bl	401400 <free@plt>
  402e08:	b	402ca8 <__fxstatat@plt+0x17d8>
  402e0c:	bl	401370 <abort@plt>
  402e10:	stp	x29, x30, [sp, #-80]!
  402e14:	str	x25, [sp, #16]
  402e18:	stp	x24, x23, [sp, #32]
  402e1c:	stp	x22, x21, [sp, #48]
  402e20:	stp	x20, x19, [sp, #64]
  402e24:	ldp	x23, x8, [x1]
  402e28:	mov	x29, sp
  402e2c:	cmp	x23, x8
  402e30:	b.cs	402ff0 <__fxstatat@plt+0x1b20>  // b.hs, b.nlast
  402e34:	mov	x19, x1
  402e38:	mov	x20, x0
  402e3c:	add	x24, x0, #0x48
  402e40:	tbz	w2, #0, 402f08 <__fxstatat@plt+0x1a38>
  402e44:	b	402e5c <__fxstatat@plt+0x198c>
  402e48:	ldr	x8, [x19, #8]
  402e4c:	str	xzr, [x23, #8]
  402e50:	add	x23, x23, #0x10
  402e54:	cmp	x23, x8
  402e58:	b.cs	402ff0 <__fxstatat@plt+0x1b20>  // b.hs, b.nlast
  402e5c:	ldr	x9, [x23]
  402e60:	cbz	x9, 402e50 <__fxstatat@plt+0x1980>
  402e64:	ldr	x22, [x23, #8]
  402e68:	cbz	x22, 402e4c <__fxstatat@plt+0x197c>
  402e6c:	ldr	x1, [x20, #16]
  402e70:	b	402ea0 <__fxstatat@plt+0x19d0>
  402e74:	str	x21, [x9]
  402e78:	ldr	x9, [x20, #24]
  402e7c:	add	x9, x9, #0x1
  402e80:	str	x9, [x20, #24]
  402e84:	mov	x9, x24
  402e88:	str	xzr, [x22]
  402e8c:	ldr	x10, [x9]
  402e90:	str	x10, [x22, #8]
  402e94:	str	x22, [x9]
  402e98:	mov	x22, x8
  402e9c:	cbz	x8, 402e48 <__fxstatat@plt+0x1978>
  402ea0:	ldr	x21, [x22]
  402ea4:	ldr	x8, [x20, #48]
  402ea8:	mov	x0, x21
  402eac:	blr	x8
  402eb0:	ldr	x1, [x20, #16]
  402eb4:	cmp	x0, x1
  402eb8:	b.cs	40300c <__fxstatat@plt+0x1b3c>  // b.hs, b.nlast
  402ebc:	ldr	x8, [x20]
  402ec0:	add	x9, x8, x0, lsl #4
  402ec4:	ldr	x10, [x9]
  402ec8:	ldr	x8, [x22, #8]
  402ecc:	cbz	x10, 402e74 <__fxstatat@plt+0x19a4>
  402ed0:	add	x9, x9, #0x8
  402ed4:	b	402e8c <__fxstatat@plt+0x19bc>
  402ed8:	str	x21, [x8]
  402edc:	ldr	x8, [x20, #24]
  402ee0:	add	x8, x8, #0x1
  402ee4:	str	x8, [x20, #24]
  402ee8:	str	xzr, [x23]
  402eec:	ldr	x9, [x19, #24]
  402ef0:	ldr	x8, [x19, #8]
  402ef4:	sub	x9, x9, #0x1
  402ef8:	str	x9, [x19, #24]
  402efc:	add	x23, x23, #0x10
  402f00:	cmp	x23, x8
  402f04:	b.cs	402ff0 <__fxstatat@plt+0x1b20>  // b.hs, b.nlast
  402f08:	ldr	x21, [x23]
  402f0c:	cbz	x21, 402efc <__fxstatat@plt+0x1a2c>
  402f10:	ldr	x22, [x23, #8]
  402f14:	ldr	x1, [x20, #16]
  402f18:	cbnz	x22, 402f38 <__fxstatat@plt+0x1a68>
  402f1c:	b	402f88 <__fxstatat@plt+0x1ab8>
  402f20:	add	x9, x9, #0x8
  402f24:	ldr	x10, [x9]
  402f28:	str	x10, [x22, #8]
  402f2c:	str	x22, [x9]
  402f30:	mov	x22, x8
  402f34:	cbz	x8, 402f84 <__fxstatat@plt+0x1ab4>
  402f38:	ldr	x21, [x22]
  402f3c:	ldr	x8, [x20, #48]
  402f40:	mov	x0, x21
  402f44:	blr	x8
  402f48:	ldr	x1, [x20, #16]
  402f4c:	cmp	x0, x1
  402f50:	b.cs	40300c <__fxstatat@plt+0x1b3c>  // b.hs, b.nlast
  402f54:	ldr	x8, [x20]
  402f58:	add	x9, x8, x0, lsl #4
  402f5c:	ldr	x10, [x9]
  402f60:	ldr	x8, [x22, #8]
  402f64:	cbnz	x10, 402f20 <__fxstatat@plt+0x1a50>
  402f68:	str	x21, [x9]
  402f6c:	ldr	x9, [x20, #24]
  402f70:	add	x9, x9, #0x1
  402f74:	str	x9, [x20, #24]
  402f78:	mov	x9, x24
  402f7c:	str	xzr, [x22]
  402f80:	b	402f24 <__fxstatat@plt+0x1a54>
  402f84:	ldr	x21, [x23]
  402f88:	str	xzr, [x23, #8]
  402f8c:	ldr	x8, [x20, #48]
  402f90:	mov	x0, x21
  402f94:	blr	x8
  402f98:	ldr	x8, [x20, #16]
  402f9c:	cmp	x0, x8
  402fa0:	b.cs	40300c <__fxstatat@plt+0x1b3c>  // b.hs, b.nlast
  402fa4:	ldr	x25, [x20]
  402fa8:	mov	x22, x0
  402fac:	add	x8, x25, x0, lsl #4
  402fb0:	ldr	x9, [x8]
  402fb4:	cbz	x9, 402ed8 <__fxstatat@plt+0x1a08>
  402fb8:	ldr	x0, [x24]
  402fbc:	cbz	x0, 402fcc <__fxstatat@plt+0x1afc>
  402fc0:	ldr	x8, [x0, #8]
  402fc4:	str	x8, [x24]
  402fc8:	b	402fd8 <__fxstatat@plt+0x1b08>
  402fcc:	mov	w0, #0x10                  	// #16
  402fd0:	bl	4012c0 <malloc@plt>
  402fd4:	cbz	x0, 402ff4 <__fxstatat@plt+0x1b24>
  402fd8:	str	x21, [x0]
  402fdc:	add	x8, x25, x22, lsl #4
  402fe0:	ldr	x9, [x8, #8]
  402fe4:	str	x9, [x0, #8]
  402fe8:	str	x0, [x8, #8]
  402fec:	b	402ee8 <__fxstatat@plt+0x1a18>
  402ff0:	mov	w0, #0x1                   	// #1
  402ff4:	ldp	x20, x19, [sp, #64]
  402ff8:	ldp	x22, x21, [sp, #48]
  402ffc:	ldp	x24, x23, [sp, #32]
  403000:	ldr	x25, [sp, #16]
  403004:	ldp	x29, x30, [sp], #80
  403008:	ret
  40300c:	bl	401370 <abort@plt>
  403010:	stp	x29, x30, [sp, #-80]!
  403014:	str	x25, [sp, #16]
  403018:	stp	x24, x23, [sp, #32]
  40301c:	stp	x22, x21, [sp, #48]
  403020:	stp	x20, x19, [sp, #64]
  403024:	mov	x29, sp
  403028:	cbz	x1, 4032f4 <__fxstatat@plt+0x1e24>
  40302c:	mov	x20, x1
  403030:	ldr	x8, [x0, #48]
  403034:	ldr	x1, [x0, #16]
  403038:	mov	x19, x0
  40303c:	mov	x0, x20
  403040:	mov	x21, x2
  403044:	blr	x8
  403048:	ldr	x8, [x19, #16]
  40304c:	cmp	x0, x8
  403050:	b.cs	4032f4 <__fxstatat@plt+0x1e24>  // b.hs, b.nlast
  403054:	ldr	x25, [x19]
  403058:	mov	x22, x0
  40305c:	add	x23, x25, x0, lsl #4
  403060:	ldr	x1, [x23]
  403064:	cbz	x1, 40308c <__fxstatat@plt+0x1bbc>
  403068:	cmp	x1, x20
  40306c:	b.eq	403200 <__fxstatat@plt+0x1d30>  // b.none
  403070:	ldr	x8, [x19, #56]
  403074:	mov	x0, x20
  403078:	blr	x8
  40307c:	mov	x24, x23
  403080:	tbz	w0, #0, 403214 <__fxstatat@plt+0x1d44>
  403084:	ldr	x8, [x24]
  403088:	cbnz	x8, 403204 <__fxstatat@plt+0x1d34>
  40308c:	ldr	x8, [x19, #40]
  403090:	ldp	x10, x9, [x19, #16]
  403094:	ldr	s1, [x8, #8]
  403098:	ucvtf	s0, x10
  40309c:	ucvtf	s2, x9
  4030a0:	fmul	s3, s1, s0
  4030a4:	fcmp	s3, s2
  4030a8:	b.pl	4031e4 <__fxstatat@plt+0x1d14>  // b.nfrst
  4030ac:	adrp	x9, 406000 <__fxstatat@plt+0x4b30>
  4030b0:	add	x9, x9, #0xd3c
  4030b4:	cmp	x8, x9
  4030b8:	b.eq	403148 <__fxstatat@plt+0x1c78>  // b.none
  4030bc:	mov	w10, #0xcccd                	// #52429
  4030c0:	movk	w10, #0x3dcc, lsl #16
  4030c4:	fmov	s3, w10
  4030c8:	fcmp	s1, s3
  4030cc:	b.le	403138 <__fxstatat@plt+0x1c68>
  4030d0:	mov	w10, #0x6666                	// #26214
  4030d4:	movk	w10, #0x3f66, lsl #16
  4030d8:	fmov	s3, w10
  4030dc:	fcmp	s1, s3
  4030e0:	b.pl	403138 <__fxstatat@plt+0x1c68>  // b.nfrst
  4030e4:	ldr	s3, [x8, #12]
  4030e8:	mov	w10, #0xcccd                	// #52429
  4030ec:	movk	w10, #0x3f8c, lsl #16
  4030f0:	fmov	s4, w10
  4030f4:	fcmp	s3, s4
  4030f8:	b.le	403138 <__fxstatat@plt+0x1c68>
  4030fc:	ldr	s3, [x8]
  403100:	fcmp	s3, #0.0
  403104:	b.lt	403138 <__fxstatat@plt+0x1c68>  // b.tstop
  403108:	mov	w10, #0xcccd                	// #52429
  40310c:	movk	w10, #0x3dcc, lsl #16
  403110:	fmov	s4, w10
  403114:	fadd	s3, s3, s4
  403118:	fcmp	s3, s1
  40311c:	b.pl	403138 <__fxstatat@plt+0x1c68>  // b.nfrst
  403120:	ldr	s4, [x8, #4]
  403124:	fmov	s5, #1.000000000000000000e+00
  403128:	fcmp	s4, s5
  40312c:	b.hi	403138 <__fxstatat@plt+0x1c68>  // b.pmore
  403130:	fcmp	s3, s4
  403134:	b.mi	40314c <__fxstatat@plt+0x1c7c>  // b.first
  403138:	mov	w8, #0xcccd                	// #52429
  40313c:	movk	w8, #0x3f4c, lsl #16
  403140:	fmov	s1, w8
  403144:	str	x9, [x19, #40]
  403148:	mov	x8, x9
  40314c:	fmul	s3, s1, s0
  403150:	fcmp	s3, s2
  403154:	b.pl	4031e4 <__fxstatat@plt+0x1d14>  // b.nfrst
  403158:	ldr	s2, [x8, #12]
  40315c:	ldrb	w8, [x8, #16]
  403160:	fmul	s0, s2, s0
  403164:	cmp	w8, #0x0
  403168:	fmul	s1, s1, s0
  40316c:	mov	w8, #0x5f800000            	// #1602224128
  403170:	fcsel	s0, s1, s0, eq  // eq = none
  403174:	fmov	s1, w8
  403178:	fcmp	s0, s1
  40317c:	b.ge	403290 <__fxstatat@plt+0x1dc0>  // b.tcont
  403180:	fcvtzu	x1, s0
  403184:	mov	x0, x19
  403188:	bl	402bdc <__fxstatat@plt+0x170c>
  40318c:	tbz	w0, #0, 403290 <__fxstatat@plt+0x1dc0>
  403190:	ldr	x8, [x19, #48]
  403194:	ldr	x1, [x19, #16]
  403198:	mov	x0, x20
  40319c:	blr	x8
  4031a0:	ldr	x8, [x19, #16]
  4031a4:	cmp	x0, x8
  4031a8:	b.cs	4032f4 <__fxstatat@plt+0x1e24>  // b.hs, b.nlast
  4031ac:	ldr	x22, [x19]
  4031b0:	mov	x21, x0
  4031b4:	add	x23, x22, x0, lsl #4
  4031b8:	ldr	x1, [x23]
  4031bc:	cbz	x1, 4031e4 <__fxstatat@plt+0x1d14>
  4031c0:	cmp	x1, x20
  4031c4:	mov	x8, x20
  4031c8:	b.eq	4031e0 <__fxstatat@plt+0x1d10>  // b.none
  4031cc:	ldr	x8, [x19, #56]
  4031d0:	mov	x0, x20
  4031d4:	blr	x8
  4031d8:	tbz	w0, #0, 4032b8 <__fxstatat@plt+0x1de8>
  4031dc:	ldr	x8, [x23]
  4031e0:	cbnz	x8, 4032f4 <__fxstatat@plt+0x1e24>
  4031e4:	ldr	x8, [x23]
  4031e8:	cbz	x8, 403244 <__fxstatat@plt+0x1d74>
  4031ec:	ldr	x0, [x19, #72]
  4031f0:	cbz	x0, 403260 <__fxstatat@plt+0x1d90>
  4031f4:	ldr	x8, [x0, #8]
  4031f8:	str	x8, [x19, #72]
  4031fc:	b	40326c <__fxstatat@plt+0x1d9c>
  403200:	mov	x8, x20
  403204:	mov	w0, wzr
  403208:	cbz	x21, 403294 <__fxstatat@plt+0x1dc4>
  40320c:	str	x8, [x21]
  403210:	b	403294 <__fxstatat@plt+0x1dc4>
  403214:	add	x24, x25, x22, lsl #4
  403218:	ldr	x8, [x24, #8]!
  40321c:	cbz	x8, 40308c <__fxstatat@plt+0x1bbc>
  403220:	ldr	x1, [x8]
  403224:	cmp	x1, x20
  403228:	b.eq	4032ac <__fxstatat@plt+0x1ddc>  // b.none
  40322c:	ldr	x8, [x19, #56]
  403230:	mov	x0, x20
  403234:	blr	x8
  403238:	ldr	x24, [x24]
  40323c:	tbz	w0, #0, 403218 <__fxstatat@plt+0x1d48>
  403240:	b	403084 <__fxstatat@plt+0x1bb4>
  403244:	str	x20, [x23]
  403248:	ldur	q0, [x19, #24]
  40324c:	mov	w0, #0x1                   	// #1
  403250:	dup	v1.2d, x0
  403254:	add	v0.2d, v0.2d, v1.2d
  403258:	stur	q0, [x19, #24]
  40325c:	b	403294 <__fxstatat@plt+0x1dc4>
  403260:	mov	w0, #0x10                  	// #16
  403264:	bl	4012c0 <malloc@plt>
  403268:	cbz	x0, 403290 <__fxstatat@plt+0x1dc0>
  40326c:	str	x20, [x0]
  403270:	ldr	x8, [x23, #8]
  403274:	str	x8, [x0, #8]
  403278:	str	x0, [x23, #8]
  40327c:	ldr	x8, [x19, #32]
  403280:	mov	w0, #0x1                   	// #1
  403284:	add	x8, x8, #0x1
  403288:	str	x8, [x19, #32]
  40328c:	b	403294 <__fxstatat@plt+0x1dc4>
  403290:	mov	w0, #0xffffffff            	// #-1
  403294:	ldp	x20, x19, [sp, #64]
  403298:	ldp	x22, x21, [sp, #48]
  40329c:	ldp	x24, x23, [sp, #32]
  4032a0:	ldr	x25, [sp, #16]
  4032a4:	ldp	x29, x30, [sp], #80
  4032a8:	ret
  4032ac:	mov	x8, x20
  4032b0:	cbnz	x8, 403204 <__fxstatat@plt+0x1d34>
  4032b4:	b	40308c <__fxstatat@plt+0x1bbc>
  4032b8:	add	x21, x22, x21, lsl #4
  4032bc:	ldr	x8, [x21, #8]!
  4032c0:	cbz	x8, 4031e4 <__fxstatat@plt+0x1d14>
  4032c4:	ldr	x1, [x8]
  4032c8:	cmp	x1, x20
  4032cc:	b.eq	4032ec <__fxstatat@plt+0x1e1c>  // b.none
  4032d0:	ldr	x8, [x19, #56]
  4032d4:	mov	x0, x20
  4032d8:	blr	x8
  4032dc:	ldr	x21, [x21]
  4032e0:	tbz	w0, #0, 4032bc <__fxstatat@plt+0x1dec>
  4032e4:	ldr	x8, [x21]
  4032e8:	b	4031e0 <__fxstatat@plt+0x1d10>
  4032ec:	mov	x8, x20
  4032f0:	b	4031e0 <__fxstatat@plt+0x1d10>
  4032f4:	bl	401370 <abort@plt>
  4032f8:	stp	x29, x30, [sp, #-32]!
  4032fc:	mov	x29, sp
  403300:	add	x2, x29, #0x18
  403304:	str	x19, [sp, #16]
  403308:	mov	x19, x1
  40330c:	bl	403010 <__fxstatat@plt+0x1b40>
  403310:	ldr	x8, [x29, #24]
  403314:	cmp	w0, #0x0
  403318:	csel	x8, x8, x19, eq  // eq = none
  40331c:	ldr	x19, [sp, #16]
  403320:	cmn	w0, #0x1
  403324:	csel	x0, xzr, x8, eq  // eq = none
  403328:	ldp	x29, x30, [sp], #32
  40332c:	ret
  403330:	stp	x29, x30, [sp, #-64]!
  403334:	stp	x22, x21, [sp, #32]
  403338:	stp	x20, x19, [sp, #48]
  40333c:	ldr	x8, [x0, #16]
  403340:	ldr	x9, [x0, #48]
  403344:	mov	x20, x0
  403348:	mov	x19, x1
  40334c:	mov	x0, x1
  403350:	mov	x1, x8
  403354:	str	x23, [sp, #16]
  403358:	mov	x29, sp
  40335c:	blr	x9
  403360:	ldr	x8, [x20, #16]
  403364:	cmp	x0, x8
  403368:	b.cs	403564 <__fxstatat@plt+0x2094>  // b.hs, b.nlast
  40336c:	ldr	x23, [x20]
  403370:	mov	x21, x0
  403374:	add	x22, x23, x0, lsl #4
  403378:	ldr	x1, [x22]
  40337c:	cbz	x1, 4033ec <__fxstatat@plt+0x1f1c>
  403380:	cmp	x1, x19
  403384:	b.eq	40339c <__fxstatat@plt+0x1ecc>  // b.none
  403388:	ldr	x8, [x20, #56]
  40338c:	mov	x0, x19
  403390:	blr	x8
  403394:	tbz	w0, #0, 4033b4 <__fxstatat@plt+0x1ee4>
  403398:	ldr	x19, [x22]
  40339c:	add	x8, x23, x21, lsl #4
  4033a0:	ldr	x8, [x8, #8]
  4033a4:	cbz	x8, 4033f4 <__fxstatat@plt+0x1f24>
  4033a8:	ldr	q0, [x8]
  4033ac:	str	q0, [x22]
  4033b0:	b	403414 <__fxstatat@plt+0x1f44>
  4033b4:	add	x21, x23, x21, lsl #4
  4033b8:	ldr	x9, [x21, #8]!
  4033bc:	cbz	x9, 4033ec <__fxstatat@plt+0x1f1c>
  4033c0:	ldr	x1, [x9]
  4033c4:	cmp	x1, x19
  4033c8:	b.eq	403400 <__fxstatat@plt+0x1f30>  // b.none
  4033cc:	ldr	x8, [x20, #56]
  4033d0:	mov	x0, x19
  4033d4:	blr	x8
  4033d8:	ldr	x8, [x21]
  4033dc:	tbnz	w0, #0, 403408 <__fxstatat@plt+0x1f38>
  4033e0:	ldr	x9, [x8, #8]!
  4033e4:	mov	x21, x8
  4033e8:	cbnz	x9, 4033c0 <__fxstatat@plt+0x1ef0>
  4033ec:	mov	x19, xzr
  4033f0:	b	40354c <__fxstatat@plt+0x207c>
  4033f4:	str	xzr, [x22]
  4033f8:	cbnz	x19, 403428 <__fxstatat@plt+0x1f58>
  4033fc:	b	40354c <__fxstatat@plt+0x207c>
  403400:	mov	x8, x9
  403404:	b	40340c <__fxstatat@plt+0x1f3c>
  403408:	ldr	x19, [x8]
  40340c:	ldr	x9, [x8, #8]
  403410:	str	x9, [x21]
  403414:	str	xzr, [x8]
  403418:	ldr	x9, [x20, #72]
  40341c:	str	x9, [x8, #8]
  403420:	str	x8, [x20, #72]
  403424:	cbz	x19, 40354c <__fxstatat@plt+0x207c>
  403428:	ldr	x8, [x20, #32]
  40342c:	sub	x8, x8, #0x1
  403430:	str	x8, [x20, #32]
  403434:	ldr	x8, [x22]
  403438:	cbnz	x8, 40354c <__fxstatat@plt+0x207c>
  40343c:	ldp	x10, x9, [x20, #16]
  403440:	ldr	x8, [x20, #40]
  403444:	sub	x9, x9, #0x1
  403448:	str	x9, [x20, #24]
  40344c:	ldr	s2, [x8]
  403450:	ucvtf	s0, x10
  403454:	ucvtf	s1, x9
  403458:	fmul	s3, s2, s0
  40345c:	fcmp	s3, s1
  403460:	b.le	40354c <__fxstatat@plt+0x207c>
  403464:	adrp	x9, 406000 <__fxstatat@plt+0x4b30>
  403468:	add	x9, x9, #0xd3c
  40346c:	cmp	x8, x9
  403470:	b.eq	4034f8 <__fxstatat@plt+0x2028>  // b.none
  403474:	ldr	s3, [x8, #8]
  403478:	mov	w10, #0xcccd                	// #52429
  40347c:	movk	w10, #0x3dcc, lsl #16
  403480:	fmov	s4, w10
  403484:	fcmp	s3, s4
  403488:	b.le	4034f0 <__fxstatat@plt+0x2020>
  40348c:	mov	w10, #0x6666                	// #26214
  403490:	movk	w10, #0x3f66, lsl #16
  403494:	fmov	s4, w10
  403498:	fcmp	s3, s4
  40349c:	b.pl	4034f0 <__fxstatat@plt+0x2020>  // b.nfrst
  4034a0:	fcmp	s2, #0.0
  4034a4:	b.lt	4034f0 <__fxstatat@plt+0x2020>  // b.tstop
  4034a8:	ldr	s4, [x8, #12]
  4034ac:	mov	w10, #0xcccd                	// #52429
  4034b0:	movk	w10, #0x3f8c, lsl #16
  4034b4:	fmov	s5, w10
  4034b8:	fcmp	s4, s5
  4034bc:	b.le	4034f0 <__fxstatat@plt+0x2020>
  4034c0:	mov	w10, #0xcccd                	// #52429
  4034c4:	movk	w10, #0x3dcc, lsl #16
  4034c8:	fmov	s4, w10
  4034cc:	fadd	s4, s2, s4
  4034d0:	fcmp	s4, s3
  4034d4:	b.pl	4034f0 <__fxstatat@plt+0x2020>  // b.nfrst
  4034d8:	ldr	s3, [x8, #4]
  4034dc:	fmov	s5, #1.000000000000000000e+00
  4034e0:	fcmp	s3, s5
  4034e4:	b.hi	4034f0 <__fxstatat@plt+0x2020>  // b.pmore
  4034e8:	fcmp	s4, s3
  4034ec:	b.mi	4034fc <__fxstatat@plt+0x202c>  // b.first
  4034f0:	fmov	s2, wzr
  4034f4:	str	x9, [x20, #40]
  4034f8:	mov	x8, x9
  4034fc:	fmul	s2, s2, s0
  403500:	fcmp	s2, s1
  403504:	b.le	40354c <__fxstatat@plt+0x207c>
  403508:	ldr	s1, [x8, #4]
  40350c:	ldrb	w9, [x8, #16]
  403510:	fmul	s0, s1, s0
  403514:	cbnz	w9, 403520 <__fxstatat@plt+0x2050>
  403518:	ldr	s1, [x8, #8]
  40351c:	fmul	s0, s0, s1
  403520:	fcvtzu	x1, s0
  403524:	mov	x0, x20
  403528:	bl	402bdc <__fxstatat@plt+0x170c>
  40352c:	tbnz	w0, #0, 40354c <__fxstatat@plt+0x207c>
  403530:	ldr	x0, [x20, #72]
  403534:	cbz	x0, 403548 <__fxstatat@plt+0x2078>
  403538:	ldr	x21, [x0, #8]
  40353c:	bl	401400 <free@plt>
  403540:	mov	x0, x21
  403544:	cbnz	x21, 403538 <__fxstatat@plt+0x2068>
  403548:	str	xzr, [x20, #72]
  40354c:	mov	x0, x19
  403550:	ldp	x20, x19, [sp, #48]
  403554:	ldp	x22, x21, [sp, #32]
  403558:	ldr	x23, [sp, #16]
  40355c:	ldp	x29, x30, [sp], #64
  403560:	ret
  403564:	bl	401370 <abort@plt>
  403568:	stp	x29, x30, [sp, #-32]!
  40356c:	stp	x20, x19, [sp, #16]
  403570:	mov	x19, x0
  403574:	ldr	x0, [x0]
  403578:	mov	x29, sp
  40357c:	mov	x20, x1
  403580:	bl	40615c <__fxstatat@plt+0x4c8c>
  403584:	ldr	x8, [x19, #8]
  403588:	eor	x8, x8, x0
  40358c:	udiv	x9, x8, x20
  403590:	msub	x0, x9, x20, x8
  403594:	ldp	x20, x19, [sp, #16]
  403598:	ldp	x29, x30, [sp], #32
  40359c:	ret
  4035a0:	ldr	x8, [x0, #8]
  4035a4:	udiv	x9, x8, x1
  4035a8:	msub	x0, x9, x1, x8
  4035ac:	ret
  4035b0:	ldr	x8, [x0, #8]
  4035b4:	ldr	x9, [x1, #8]
  4035b8:	cmp	x8, x9
  4035bc:	b.ne	4035dc <__fxstatat@plt+0x210c>  // b.any
  4035c0:	ldr	x8, [x0, #16]
  4035c4:	ldr	x9, [x1, #16]
  4035c8:	cmp	x8, x9
  4035cc:	b.ne	4035dc <__fxstatat@plt+0x210c>  // b.any
  4035d0:	ldr	x0, [x0]
  4035d4:	ldr	x1, [x1]
  4035d8:	b	4051a4 <__fxstatat@plt+0x3cd4>
  4035dc:	mov	w0, wzr
  4035e0:	ret
  4035e4:	stp	x29, x30, [sp, #-16]!
  4035e8:	ldr	x8, [x0, #8]
  4035ec:	ldr	x9, [x1, #8]
  4035f0:	mov	x29, sp
  4035f4:	cmp	x8, x9
  4035f8:	b.ne	403628 <__fxstatat@plt+0x2158>  // b.any
  4035fc:	ldr	x8, [x0, #16]
  403600:	ldr	x9, [x1, #16]
  403604:	cmp	x8, x9
  403608:	b.ne	403628 <__fxstatat@plt+0x2158>  // b.any
  40360c:	ldr	x0, [x0]
  403610:	ldr	x1, [x1]
  403614:	bl	4013d0 <strcmp@plt>
  403618:	cmp	w0, #0x0
  40361c:	cset	w0, eq  // eq = none
  403620:	ldp	x29, x30, [sp], #16
  403624:	ret
  403628:	mov	w0, wzr
  40362c:	ldp	x29, x30, [sp], #16
  403630:	ret
  403634:	stp	x29, x30, [sp, #-32]!
  403638:	str	x19, [sp, #16]
  40363c:	mov	x19, x0
  403640:	ldr	x0, [x0]
  403644:	mov	x29, sp
  403648:	bl	401400 <free@plt>
  40364c:	mov	x0, x19
  403650:	ldr	x19, [sp, #16]
  403654:	ldp	x29, x30, [sp], #32
  403658:	b	401400 <free@plt>
  40365c:	stp	x29, x30, [sp, #-32]!
  403660:	stp	x20, x19, [sp, #16]
  403664:	mov	x29, sp
  403668:	cbz	x0, 4036e8 <__fxstatat@plt+0x2218>
  40366c:	mov	w1, #0x2f                  	// #47
  403670:	mov	x19, x0
  403674:	bl	401350 <strrchr@plt>
  403678:	cmp	x0, #0x0
  40367c:	csinc	x20, x19, x0, eq  // eq = none
  403680:	sub	x8, x20, x19
  403684:	cmp	x8, #0x7
  403688:	b.lt	4036cc <__fxstatat@plt+0x21fc>  // b.tstop
  40368c:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  403690:	sub	x0, x20, #0x7
  403694:	add	x1, x1, #0xd88
  403698:	mov	w2, #0x7                   	// #7
  40369c:	bl	4012d0 <strncmp@plt>
  4036a0:	cbnz	w0, 4036cc <__fxstatat@plt+0x21fc>
  4036a4:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4036a8:	add	x1, x1, #0xd90
  4036ac:	mov	w2, #0x3                   	// #3
  4036b0:	mov	x0, x20
  4036b4:	bl	4012d0 <strncmp@plt>
  4036b8:	mov	x19, x20
  4036bc:	cbnz	w0, 4036cc <__fxstatat@plt+0x21fc>
  4036c0:	add	x19, x20, #0x3
  4036c4:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  4036c8:	str	x19, [x8, #544]
  4036cc:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  4036d0:	adrp	x9, 418000 <__fxstatat@plt+0x16b30>
  4036d4:	str	x19, [x8, #576]
  4036d8:	str	x19, [x9, #512]
  4036dc:	ldp	x20, x19, [sp, #16]
  4036e0:	ldp	x29, x30, [sp], #32
  4036e4:	ret
  4036e8:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  4036ec:	ldr	x3, [x8, #520]
  4036f0:	adrp	x0, 406000 <__fxstatat@plt+0x4b30>
  4036f4:	add	x0, x0, #0xd50
  4036f8:	mov	w1, #0x37                  	// #55
  4036fc:	mov	w2, #0x1                   	// #1
  403700:	bl	401430 <fwrite@plt>
  403704:	bl	401370 <abort@plt>
  403708:	stp	x29, x30, [sp, #-48]!
  40370c:	str	x21, [sp, #16]
  403710:	stp	x20, x19, [sp, #32]
  403714:	mov	x29, sp
  403718:	mov	x19, x0
  40371c:	bl	4014a0 <__errno_location@plt>
  403720:	ldr	w21, [x0]
  403724:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  403728:	add	x8, x8, #0x248
  40372c:	cmp	x19, #0x0
  403730:	mov	x20, x0
  403734:	csel	x0, x8, x19, eq  // eq = none
  403738:	mov	w1, #0x38                  	// #56
  40373c:	bl	405cdc <__fxstatat@plt+0x480c>
  403740:	str	w21, [x20]
  403744:	ldp	x20, x19, [sp, #32]
  403748:	ldr	x21, [sp, #16]
  40374c:	ldp	x29, x30, [sp], #48
  403750:	ret
  403754:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  403758:	add	x8, x8, #0x248
  40375c:	cmp	x0, #0x0
  403760:	csel	x8, x8, x0, eq  // eq = none
  403764:	ldr	w0, [x8]
  403768:	ret
  40376c:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  403770:	add	x8, x8, #0x248
  403774:	cmp	x0, #0x0
  403778:	csel	x8, x8, x0, eq  // eq = none
  40377c:	str	w1, [x8]
  403780:	ret
  403784:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  403788:	add	x8, x8, #0x248
  40378c:	cmp	x0, #0x0
  403790:	ubfx	w9, w1, #5, #3
  403794:	csel	x8, x8, x0, eq  // eq = none
  403798:	add	x8, x8, w9, uxtw #2
  40379c:	ldr	w9, [x8, #8]
  4037a0:	lsr	w10, w9, w1
  4037a4:	and	w0, w10, #0x1
  4037a8:	and	w10, w2, #0x1
  4037ac:	eor	w10, w0, w10
  4037b0:	lsl	w10, w10, w1
  4037b4:	eor	w9, w10, w9
  4037b8:	str	w9, [x8, #8]
  4037bc:	ret
  4037c0:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  4037c4:	add	x8, x8, #0x248
  4037c8:	cmp	x0, #0x0
  4037cc:	csel	x8, x8, x0, eq  // eq = none
  4037d0:	ldr	w0, [x8, #4]
  4037d4:	str	w1, [x8, #4]
  4037d8:	ret
  4037dc:	stp	x29, x30, [sp, #-16]!
  4037e0:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  4037e4:	add	x8, x8, #0x248
  4037e8:	cmp	x0, #0x0
  4037ec:	csel	x8, x8, x0, eq  // eq = none
  4037f0:	mov	w9, #0xa                   	// #10
  4037f4:	mov	x29, sp
  4037f8:	str	w9, [x8]
  4037fc:	cbz	x1, 403810 <__fxstatat@plt+0x2340>
  403800:	cbz	x2, 403810 <__fxstatat@plt+0x2340>
  403804:	stp	x1, x2, [x8, #40]
  403808:	ldp	x29, x30, [sp], #16
  40380c:	ret
  403810:	bl	401370 <abort@plt>
  403814:	sub	sp, sp, #0x60
  403818:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  40381c:	add	x8, x8, #0x248
  403820:	cmp	x4, #0x0
  403824:	stp	x29, x30, [sp, #16]
  403828:	str	x25, [sp, #32]
  40382c:	stp	x24, x23, [sp, #48]
  403830:	stp	x22, x21, [sp, #64]
  403834:	stp	x20, x19, [sp, #80]
  403838:	add	x29, sp, #0x10
  40383c:	mov	x19, x3
  403840:	mov	x20, x2
  403844:	mov	x21, x1
  403848:	mov	x22, x0
  40384c:	csel	x24, x8, x4, eq  // eq = none
  403850:	bl	4014a0 <__errno_location@plt>
  403854:	ldp	w4, w5, [x24]
  403858:	ldp	x7, x8, [x24, #40]
  40385c:	ldr	w25, [x0]
  403860:	mov	x23, x0
  403864:	add	x6, x24, #0x8
  403868:	mov	x0, x22
  40386c:	mov	x1, x21
  403870:	mov	x2, x20
  403874:	mov	x3, x19
  403878:	str	x8, [sp]
  40387c:	bl	4038a0 <__fxstatat@plt+0x23d0>
  403880:	str	w25, [x23]
  403884:	ldp	x20, x19, [sp, #80]
  403888:	ldp	x22, x21, [sp, #64]
  40388c:	ldp	x24, x23, [sp, #48]
  403890:	ldr	x25, [sp, #32]
  403894:	ldp	x29, x30, [sp, #16]
  403898:	add	sp, sp, #0x60
  40389c:	ret
  4038a0:	sub	sp, sp, #0x120
  4038a4:	stp	x29, x30, [sp, #192]
  4038a8:	add	x29, sp, #0xc0
  4038ac:	ldr	x8, [x29, #96]
  4038b0:	stp	x28, x27, [sp, #208]
  4038b4:	stp	x26, x25, [sp, #224]
  4038b8:	stp	x24, x23, [sp, #240]
  4038bc:	stp	x22, x21, [sp, #256]
  4038c0:	stp	x20, x19, [sp, #272]
  4038c4:	str	x7, [sp, #96]
  4038c8:	stur	x6, [x29, #-40]
  4038cc:	mov	w20, w5
  4038d0:	mov	w24, w4
  4038d4:	mov	x22, x3
  4038d8:	mov	x19, x2
  4038dc:	mov	x23, x1
  4038e0:	stur	x8, [x29, #-88]
  4038e4:	mov	x28, x0
  4038e8:	bl	401410 <__ctype_get_mb_cur_max@plt>
  4038ec:	mov	w8, wzr
  4038f0:	mov	w15, wzr
  4038f4:	stp	wzr, w20, [sp, #84]
  4038f8:	ubfx	w21, w20, #1, #1
  4038fc:	mov	w20, w24
  403900:	add	x9, x19, #0x1
  403904:	mov	w14, #0x1                   	// #1
  403908:	str	x0, [sp, #32]
  40390c:	str	xzr, [sp, #72]
  403910:	stur	xzr, [x29, #-64]
  403914:	stur	xzr, [x29, #-32]
  403918:	stur	x9, [x29, #-80]
  40391c:	cmp	w20, #0xa
  403920:	b.hi	40484c <__fxstatat@plt+0x337c>  // b.pmore
  403924:	adrp	x12, 406000 <__fxstatat@plt+0x4b30>
  403928:	mov	w9, w20
  40392c:	add	x12, x12, #0xd98
  403930:	adr	x10, 403954 <__fxstatat@plt+0x2484>
  403934:	ldrb	w11, [x12, x9]
  403938:	add	x10, x10, x11, lsl #2
  40393c:	mov	x24, x23
  403940:	mov	x27, xzr
  403944:	mov	w17, wzr
  403948:	mov	w16, #0x1                   	// #1
  40394c:	mov	x23, x22
  403950:	br	x10
  403954:	adrp	x25, 406000 <__fxstatat@plt+0x4b30>
  403958:	add	x25, x25, #0xef8
  40395c:	mov	w2, #0x5                   	// #5
  403960:	mov	x0, xzr
  403964:	mov	x1, x25
  403968:	mov	w27, w15
  40396c:	mov	w26, w14
  403970:	mov	w22, w20
  403974:	bl	401460 <dcgettext@plt>
  403978:	mov	x20, x0
  40397c:	cmp	x0, x25
  403980:	b.ne	403b50 <__fxstatat@plt+0x2680>  // b.any
  403984:	bl	406198 <__fxstatat@plt+0x4cc8>
  403988:	ldrb	w8, [x0]
  40398c:	and	w8, w8, #0xffffffdf
  403990:	cmp	w8, #0x47
  403994:	b.eq	403ae0 <__fxstatat@plt+0x2610>  // b.none
  403998:	cmp	w8, #0x55
  40399c:	mov	w9, w22
  4039a0:	b.ne	403b38 <__fxstatat@plt+0x2668>  // b.any
  4039a4:	ldrb	w8, [x0, #1]
  4039a8:	and	w8, w8, #0xffffffdf
  4039ac:	cmp	w8, #0x54
  4039b0:	b.ne	403b38 <__fxstatat@plt+0x2668>  // b.any
  4039b4:	ldrb	w8, [x0, #2]
  4039b8:	and	w8, w8, #0xffffffdf
  4039bc:	cmp	w8, #0x46
  4039c0:	b.ne	403b38 <__fxstatat@plt+0x2668>  // b.any
  4039c4:	ldrb	w8, [x0, #3]
  4039c8:	cmp	w8, #0x2d
  4039cc:	b.ne	403b38 <__fxstatat@plt+0x2668>  // b.any
  4039d0:	ldrb	w8, [x0, #4]
  4039d4:	cmp	w8, #0x38
  4039d8:	b.ne	403b38 <__fxstatat@plt+0x2668>  // b.any
  4039dc:	ldrb	w8, [x0, #5]
  4039e0:	cbnz	w8, 403b38 <__fxstatat@plt+0x2668>
  4039e4:	adrp	x20, 406000 <__fxstatat@plt+0x4b30>
  4039e8:	add	x20, x20, #0xefc
  4039ec:	b	403b50 <__fxstatat@plt+0x2680>
  4039f0:	mov	w8, #0x1                   	// #1
  4039f4:	b	403a74 <__fxstatat@plt+0x25a4>
  4039f8:	tbnz	w21, #0, 403a74 <__fxstatat@plt+0x25a4>
  4039fc:	mov	w16, w8
  403a00:	mov	w17, wzr
  403a04:	cbz	x24, 403a10 <__fxstatat@plt+0x2540>
  403a08:	mov	w8, #0x27                  	// #39
  403a0c:	strb	w8, [x28]
  403a10:	adrp	x8, 406000 <__fxstatat@plt+0x4b30>
  403a14:	add	x8, x8, #0xefa
  403a18:	stur	x8, [x29, #-64]
  403a1c:	mov	w8, #0x1                   	// #1
  403a20:	mov	w20, #0x2                   	// #2
  403a24:	mov	w27, #0x1                   	// #1
  403a28:	stur	x8, [x29, #-32]
  403a2c:	b	403ce0 <__fxstatat@plt+0x2810>
  403a30:	tbz	w21, #0, 403a9c <__fxstatat@plt+0x25cc>
  403a34:	mov	w8, #0x1                   	// #1
  403a38:	stur	x8, [x29, #-32]
  403a3c:	adrp	x8, 406000 <__fxstatat@plt+0x4b30>
  403a40:	add	x8, x8, #0xef6
  403a44:	mov	x27, xzr
  403a48:	mov	w20, #0x5                   	// #5
  403a4c:	stur	x8, [x29, #-64]
  403a50:	mov	w16, #0x1                   	// #1
  403a54:	mov	w17, #0x1                   	// #1
  403a58:	b	403ce0 <__fxstatat@plt+0x2810>
  403a5c:	mov	w20, wzr
  403a60:	mov	x27, xzr
  403a64:	mov	w17, wzr
  403a68:	mov	w16, w8
  403a6c:	b	403ce0 <__fxstatat@plt+0x2810>
  403a70:	tbz	w21, #0, 403ad0 <__fxstatat@plt+0x2600>
  403a74:	mov	w9, #0x1                   	// #1
  403a78:	stur	x9, [x29, #-32]
  403a7c:	adrp	x9, 406000 <__fxstatat@plt+0x4b30>
  403a80:	add	x9, x9, #0xefa
  403a84:	mov	x27, xzr
  403a88:	mov	w20, #0x2                   	// #2
  403a8c:	stur	x9, [x29, #-64]
  403a90:	mov	w16, w8
  403a94:	mov	w17, #0x1                   	// #1
  403a98:	b	403ce0 <__fxstatat@plt+0x2810>
  403a9c:	mov	w17, wzr
  403aa0:	cbz	x24, 403aac <__fxstatat@plt+0x25dc>
  403aa4:	mov	w8, #0x22                  	// #34
  403aa8:	strb	w8, [x28]
  403aac:	adrp	x8, 406000 <__fxstatat@plt+0x4b30>
  403ab0:	add	x8, x8, #0xef6
  403ab4:	stur	x8, [x29, #-64]
  403ab8:	mov	w8, #0x1                   	// #1
  403abc:	mov	w27, #0x1                   	// #1
  403ac0:	mov	w20, #0x5                   	// #5
  403ac4:	stur	x8, [x29, #-32]
  403ac8:	mov	w16, #0x1                   	// #1
  403acc:	b	403ce0 <__fxstatat@plt+0x2810>
  403ad0:	mov	w16, #0x1                   	// #1
  403ad4:	mov	w17, wzr
  403ad8:	cbnz	x24, 403a08 <__fxstatat@plt+0x2538>
  403adc:	b	403a10 <__fxstatat@plt+0x2540>
  403ae0:	ldrb	w8, [x0, #1]
  403ae4:	mov	w9, w22
  403ae8:	and	w8, w8, #0xffffffdf
  403aec:	cmp	w8, #0x42
  403af0:	b.ne	403b38 <__fxstatat@plt+0x2668>  // b.any
  403af4:	ldrb	w8, [x0, #2]
  403af8:	cmp	w8, #0x31
  403afc:	b.ne	403b38 <__fxstatat@plt+0x2668>  // b.any
  403b00:	ldrb	w8, [x0, #3]
  403b04:	cmp	w8, #0x38
  403b08:	b.ne	403b38 <__fxstatat@plt+0x2668>  // b.any
  403b0c:	ldrb	w8, [x0, #4]
  403b10:	cmp	w8, #0x30
  403b14:	b.ne	403b38 <__fxstatat@plt+0x2668>  // b.any
  403b18:	ldrb	w8, [x0, #5]
  403b1c:	cmp	w8, #0x33
  403b20:	b.ne	403b38 <__fxstatat@plt+0x2668>  // b.any
  403b24:	ldrb	w8, [x0, #6]
  403b28:	cmp	w8, #0x30
  403b2c:	b.ne	403b38 <__fxstatat@plt+0x2668>  // b.any
  403b30:	ldrb	w8, [x0, #7]
  403b34:	cbz	w8, 404718 <__fxstatat@plt+0x3248>
  403b38:	cmp	w9, #0x9
  403b3c:	adrp	x8, 406000 <__fxstatat@plt+0x4b30>
  403b40:	adrp	x9, 406000 <__fxstatat@plt+0x4b30>
  403b44:	add	x8, x8, #0xefa
  403b48:	add	x9, x9, #0xef6
  403b4c:	csel	x20, x9, x8, eq  // eq = none
  403b50:	adrp	x25, 406000 <__fxstatat@plt+0x4b30>
  403b54:	add	x25, x25, #0xefa
  403b58:	mov	w2, #0x5                   	// #5
  403b5c:	mov	x0, xzr
  403b60:	mov	x1, x25
  403b64:	bl	401460 <dcgettext@plt>
  403b68:	cmp	x0, x25
  403b6c:	stur	x0, [x29, #-88]
  403b70:	str	x20, [sp, #96]
  403b74:	b.eq	403b80 <__fxstatat@plt+0x26b0>  // b.none
  403b78:	mov	w20, w22
  403b7c:	b	403c64 <__fxstatat@plt+0x2794>
  403b80:	bl	406198 <__fxstatat@plt+0x4cc8>
  403b84:	ldrb	w8, [x0]
  403b88:	and	w8, w8, #0xffffffdf
  403b8c:	cmp	w8, #0x47
  403b90:	b.eq	403bf0 <__fxstatat@plt+0x2720>  // b.none
  403b94:	cmp	w8, #0x55
  403b98:	b.ne	403c44 <__fxstatat@plt+0x2774>  // b.any
  403b9c:	ldrb	w8, [x0, #1]
  403ba0:	and	w8, w8, #0xffffffdf
  403ba4:	cmp	w8, #0x54
  403ba8:	b.ne	403c44 <__fxstatat@plt+0x2774>  // b.any
  403bac:	ldrb	w8, [x0, #2]
  403bb0:	and	w8, w8, #0xffffffdf
  403bb4:	cmp	w8, #0x46
  403bb8:	b.ne	403c44 <__fxstatat@plt+0x2774>  // b.any
  403bbc:	ldrb	w8, [x0, #3]
  403bc0:	cmp	w8, #0x2d
  403bc4:	b.ne	403c44 <__fxstatat@plt+0x2774>  // b.any
  403bc8:	ldrb	w8, [x0, #4]
  403bcc:	cmp	w8, #0x38
  403bd0:	b.ne	403c44 <__fxstatat@plt+0x2774>  // b.any
  403bd4:	ldrb	w8, [x0, #5]
  403bd8:	cbnz	w8, 403c44 <__fxstatat@plt+0x2774>
  403bdc:	adrp	x8, 406000 <__fxstatat@plt+0x4b30>
  403be0:	add	x8, x8, #0xf00
  403be4:	stur	x8, [x29, #-88]
  403be8:	mov	w20, w22
  403bec:	b	403c64 <__fxstatat@plt+0x2794>
  403bf0:	ldrb	w8, [x0, #1]
  403bf4:	and	w8, w8, #0xffffffdf
  403bf8:	cmp	w8, #0x42
  403bfc:	b.ne	403c44 <__fxstatat@plt+0x2774>  // b.any
  403c00:	ldrb	w8, [x0, #2]
  403c04:	cmp	w8, #0x31
  403c08:	b.ne	403c44 <__fxstatat@plt+0x2774>  // b.any
  403c0c:	ldrb	w8, [x0, #3]
  403c10:	cmp	w8, #0x38
  403c14:	b.ne	403c44 <__fxstatat@plt+0x2774>  // b.any
  403c18:	ldrb	w8, [x0, #4]
  403c1c:	cmp	w8, #0x30
  403c20:	b.ne	403c44 <__fxstatat@plt+0x2774>  // b.any
  403c24:	ldrb	w8, [x0, #5]
  403c28:	cmp	w8, #0x33
  403c2c:	b.ne	403c44 <__fxstatat@plt+0x2774>  // b.any
  403c30:	ldrb	w8, [x0, #6]
  403c34:	cmp	w8, #0x30
  403c38:	b.ne	403c44 <__fxstatat@plt+0x2774>  // b.any
  403c3c:	ldrb	w8, [x0, #7]
  403c40:	cbz	w8, 404724 <__fxstatat@plt+0x3254>
  403c44:	adrp	x8, 406000 <__fxstatat@plt+0x4b30>
  403c48:	adrp	x9, 406000 <__fxstatat@plt+0x4b30>
  403c4c:	cmp	w22, #0x9
  403c50:	add	x8, x8, #0xefa
  403c54:	add	x9, x9, #0xef6
  403c58:	mov	w20, w22
  403c5c:	csel	x8, x9, x8, eq  // eq = none
  403c60:	stur	x8, [x29, #-88]
  403c64:	mov	w14, w26
  403c68:	mov	w15, w27
  403c6c:	tbnz	w21, #0, 403cb0 <__fxstatat@plt+0x27e0>
  403c70:	ldr	x8, [sp, #96]
  403c74:	ldrb	w9, [x8]
  403c78:	cbz	w9, 403cb0 <__fxstatat@plt+0x27e0>
  403c7c:	mov	w26, w15
  403c80:	mov	w22, w14
  403c84:	mov	x10, xzr
  403c88:	add	x8, x8, #0x1
  403c8c:	b	403ca0 <__fxstatat@plt+0x27d0>
  403c90:	ldrb	w9, [x8, x10]
  403c94:	add	x27, x10, #0x1
  403c98:	mov	x10, x27
  403c9c:	cbz	w9, 403cbc <__fxstatat@plt+0x27ec>
  403ca0:	cmp	x10, x24
  403ca4:	b.cs	403c90 <__fxstatat@plt+0x27c0>  // b.hs, b.nlast
  403ca8:	strb	w9, [x28, x10]
  403cac:	b	403c90 <__fxstatat@plt+0x27c0>
  403cb0:	mov	w26, w15
  403cb4:	mov	w22, w14
  403cb8:	mov	x27, xzr
  403cbc:	ldur	x25, [x29, #-88]
  403cc0:	mov	x0, x25
  403cc4:	bl	401220 <strlen@plt>
  403cc8:	stur	x0, [x29, #-32]
  403ccc:	mov	w16, #0x1                   	// #1
  403cd0:	stur	x25, [x29, #-64]
  403cd4:	mov	w17, w21
  403cd8:	mov	w14, w22
  403cdc:	mov	w15, w26
  403ce0:	ldp	x8, x9, [x29, #-40]
  403ce4:	eor	w18, w17, #0x1
  403ce8:	stur	w18, [x29, #-68]
  403cec:	mov	x22, xzr
  403cf0:	cmp	x8, #0x0
  403cf4:	cset	w8, eq  // eq = none
  403cf8:	cmp	x9, #0x0
  403cfc:	cset	w9, ne  // ne = any
  403d00:	cmp	w20, #0x2
  403d04:	cset	w10, ne  // ne = any
  403d08:	and	w13, w10, w16
  403d0c:	and	w12, w9, w17
  403d10:	orr	w10, w10, w18
  403d14:	and	w18, w9, w13
  403d18:	orr	w9, w13, w17
  403d1c:	eor	w9, w9, #0x1
  403d20:	cset	w11, eq  // eq = none
  403d24:	orr	w8, w8, w9
  403d28:	and	w12, w16, w12
  403d2c:	str	w10, [sp, #92]
  403d30:	and	w10, w11, w17
  403d34:	stur	w8, [x29, #-24]
  403d38:	eor	w8, w16, #0x1
  403d3c:	stp	w10, w12, [sp, #60]
  403d40:	stur	w16, [x29, #-72]
  403d44:	str	w8, [sp, #68]
  403d48:	stp	w17, w20, [x29, #-48]
  403d4c:	stur	w18, [x29, #-52]
  403d50:	cmn	x23, #0x1
  403d54:	b.eq	403d64 <__fxstatat@plt+0x2894>  // b.none
  403d58:	cmp	x22, x23
  403d5c:	b.ne	403d6c <__fxstatat@plt+0x289c>  // b.any
  403d60:	b	4046a8 <__fxstatat@plt+0x31d8>
  403d64:	ldrb	w8, [x19, x22]
  403d68:	cbz	w8, 4046b0 <__fxstatat@plt+0x31e0>
  403d6c:	cbz	w18, 403db4 <__fxstatat@plt+0x28e4>
  403d70:	ldur	x8, [x29, #-32]
  403d74:	cmp	x8, #0x2
  403d78:	add	x20, x22, x8
  403d7c:	b.cc	403da8 <__fxstatat@plt+0x28d8>  // b.lo, b.ul, b.last
  403d80:	cmn	x23, #0x1
  403d84:	b.ne	403da8 <__fxstatat@plt+0x28d8>  // b.any
  403d88:	mov	x0, x19
  403d8c:	mov	w21, w14
  403d90:	mov	w25, w15
  403d94:	bl	401220 <strlen@plt>
  403d98:	ldp	w18, w17, [x29, #-52]
  403d9c:	mov	x23, x0
  403da0:	mov	w15, w25
  403da4:	mov	w14, w21
  403da8:	cmp	x20, x23
  403dac:	b.ls	403dc8 <__fxstatat@plt+0x28f8>  // b.plast
  403db0:	ldur	w20, [x29, #-44]
  403db4:	mov	w25, wzr
  403db8:	ldrb	w21, [x19, x22]
  403dbc:	cmp	w21, #0x7e
  403dc0:	b.ls	403e14 <__fxstatat@plt+0x2944>  // b.plast
  403dc4:	b	404064 <__fxstatat@plt+0x2b94>
  403dc8:	ldur	x1, [x29, #-64]
  403dcc:	ldur	x2, [x29, #-32]
  403dd0:	add	x0, x19, x22
  403dd4:	mov	w26, w15
  403dd8:	mov	w21, w14
  403ddc:	bl	401330 <bcmp@plt>
  403de0:	ldur	w9, [x29, #-68]
  403de4:	ldur	w20, [x29, #-44]
  403de8:	cmp	w0, #0x0
  403dec:	cset	w8, ne  // ne = any
  403df0:	orr	w8, w8, w9
  403df4:	cset	w25, eq  // eq = none
  403df8:	tbz	w8, #0, 404770 <__fxstatat@plt+0x32a0>
  403dfc:	ldp	w18, w17, [x29, #-52]
  403e00:	mov	w14, w21
  403e04:	mov	w15, w26
  403e08:	ldrb	w21, [x19, x22]
  403e0c:	cmp	w21, #0x7e
  403e10:	b.hi	404064 <__fxstatat@plt+0x2b94>  // b.pmore
  403e14:	adrp	x13, 406000 <__fxstatat@plt+0x4b30>
  403e18:	add	x13, x13, #0xda3
  403e1c:	adr	x12, 403e40 <__fxstatat@plt+0x2970>
  403e20:	ldrb	w9, [x13, x21]
  403e24:	add	x12, x12, x9, lsl #2
  403e28:	mov	w10, wzr
  403e2c:	mov	w8, wzr
  403e30:	mov	w26, #0x1                   	// #1
  403e34:	mov	w11, #0x6e                  	// #110
  403e38:	mov	w9, #0x61                  	// #97
  403e3c:	br	x12
  403e40:	ldur	w9, [x29, #-24]
  403e44:	tbnz	w9, #0, 403e64 <__fxstatat@plt+0x2994>
  403e48:	ldur	x10, [x29, #-40]
  403e4c:	lsr	w9, w21, #5
  403e50:	ldr	w9, [x10, w9, uxtw #2]
  403e54:	lsr	w9, w9, w21
  403e58:	tbz	w9, #0, 403e64 <__fxstatat@plt+0x2994>
  403e5c:	mov	w9, w21
  403e60:	b	403e6c <__fxstatat@plt+0x299c>
  403e64:	mov	w9, w21
  403e68:	cbz	w25, 4040a4 <__fxstatat@plt+0x2bd4>
  403e6c:	tbnz	w17, #0, 404730 <__fxstatat@plt+0x3260>
  403e70:	cmp	w20, #0x2
  403e74:	cset	w8, ne  // ne = any
  403e78:	orr	w8, w8, w15
  403e7c:	tbnz	w8, #0, 403eb8 <__fxstatat@plt+0x29e8>
  403e80:	cmp	x27, x24
  403e84:	b.cs	403ef0 <__fxstatat@plt+0x2a20>  // b.hs, b.nlast
  403e88:	mov	w8, #0x27                  	// #39
  403e8c:	strb	w8, [x28, x27]
  403e90:	add	x8, x27, #0x1
  403e94:	cmp	x8, x24
  403e98:	b.cc	403efc <__fxstatat@plt+0x2a2c>  // b.lo, b.ul, b.last
  403e9c:	add	x8, x27, #0x2
  403ea0:	cmp	x8, x24
  403ea4:	b.cs	403eb0 <__fxstatat@plt+0x29e0>  // b.hs, b.nlast
  403ea8:	mov	w10, #0x27                  	// #39
  403eac:	strb	w10, [x28, x8]
  403eb0:	add	x27, x27, #0x3
  403eb4:	mov	w15, #0x1                   	// #1
  403eb8:	cmp	x27, x24
  403ebc:	b.cs	403ec8 <__fxstatat@plt+0x29f8>  // b.hs, b.nlast
  403ec0:	mov	w8, #0x5c                  	// #92
  403ec4:	strb	w8, [x28, x27]
  403ec8:	add	x27, x27, #0x1
  403ecc:	cmp	x27, x24
  403ed0:	b.cs	403ed8 <__fxstatat@plt+0x2a08>  // b.hs, b.nlast
  403ed4:	strb	w9, [x28, x27]
  403ed8:	add	x27, x27, #0x1
  403edc:	and	w14, w14, w26
  403ee0:	add	x22, x22, #0x1
  403ee4:	cmn	x23, #0x1
  403ee8:	b.ne	403d58 <__fxstatat@plt+0x2888>  // b.any
  403eec:	b	403d64 <__fxstatat@plt+0x2894>
  403ef0:	add	x8, x27, #0x1
  403ef4:	cmp	x8, x24
  403ef8:	b.cs	403e9c <__fxstatat@plt+0x29cc>  // b.hs, b.nlast
  403efc:	mov	w10, #0x24                  	// #36
  403f00:	strb	w10, [x28, x8]
  403f04:	add	x8, x27, #0x2
  403f08:	cmp	x8, x24
  403f0c:	b.cc	403ea8 <__fxstatat@plt+0x29d8>  // b.lo, b.ul, b.last
  403f10:	b	403eb0 <__fxstatat@plt+0x29e0>
  403f14:	cmp	x23, #0x1
  403f18:	b.eq	403f3c <__fxstatat@plt+0x2a6c>  // b.none
  403f1c:	cmn	x23, #0x1
  403f20:	b.ne	403f40 <__fxstatat@plt+0x2a70>  // b.any
  403f24:	ldrb	w8, [x19, #1]
  403f28:	cbz	w8, 403f3c <__fxstatat@plt+0x2a6c>
  403f2c:	mov	w8, wzr
  403f30:	mov	w26, wzr
  403f34:	mov	x23, #0xffffffffffffffff    	// #-1
  403f38:	b	403e40 <__fxstatat@plt+0x2970>
  403f3c:	cbz	x22, 403f4c <__fxstatat@plt+0x2a7c>
  403f40:	mov	w8, wzr
  403f44:	mov	w26, wzr
  403f48:	b	403e40 <__fxstatat@plt+0x2970>
  403f4c:	mov	w10, #0x1                   	// #1
  403f50:	cmp	w20, #0x2
  403f54:	b.ne	403f5c <__fxstatat@plt+0x2a8c>  // b.any
  403f58:	tbnz	w17, #0, 404730 <__fxstatat@plt+0x3260>
  403f5c:	mov	w8, wzr
  403f60:	mov	w26, w10
  403f64:	b	403e40 <__fxstatat@plt+0x2970>
  403f68:	cmp	w20, #0x2
  403f6c:	b.ne	40408c <__fxstatat@plt+0x2bbc>  // b.any
  403f70:	tbz	w17, #0, 404098 <__fxstatat@plt+0x2bc8>
  403f74:	b	404730 <__fxstatat@plt+0x3260>
  403f78:	mov	w9, #0x66                  	// #102
  403f7c:	b	4040e8 <__fxstatat@plt+0x2c18>
  403f80:	mov	w11, #0x74                  	// #116
  403f84:	b	403f94 <__fxstatat@plt+0x2ac4>
  403f88:	mov	w9, #0x62                  	// #98
  403f8c:	b	4040e8 <__fxstatat@plt+0x2c18>
  403f90:	mov	w11, #0x72                  	// #114
  403f94:	ldr	w8, [sp, #92]
  403f98:	mov	w9, w11
  403f9c:	tbnz	w8, #0, 4040e8 <__fxstatat@plt+0x2c18>
  403fa0:	b	404730 <__fxstatat@plt+0x3260>
  403fa4:	ldur	w8, [x29, #-72]
  403fa8:	tbz	w8, #0, 4040fc <__fxstatat@plt+0x2c2c>
  403fac:	cmp	w20, #0x2
  403fb0:	tbnz	w17, #0, 404840 <__fxstatat@plt+0x3370>
  403fb4:	cset	w8, ne  // ne = any
  403fb8:	orr	w8, w8, w15
  403fbc:	tbz	w8, #0, 4042d0 <__fxstatat@plt+0x2e00>
  403fc0:	mov	x8, x27
  403fc4:	cmp	x8, x24
  403fc8:	b.cc	404310 <__fxstatat@plt+0x2e40>  // b.lo, b.ul, b.last
  403fcc:	b	404318 <__fxstatat@plt+0x2e48>
  403fd0:	cmp	w20, #0x5
  403fd4:	b.eq	404230 <__fxstatat@plt+0x2d60>  // b.none
  403fd8:	cmp	w20, #0x2
  403fdc:	b.ne	4042c0 <__fxstatat@plt+0x2df0>  // b.any
  403fe0:	tbz	w17, #0, 4042c0 <__fxstatat@plt+0x2df0>
  403fe4:	b	404730 <__fxstatat@plt+0x3260>
  403fe8:	mov	w9, #0x76                  	// #118
  403fec:	b	4040e8 <__fxstatat@plt+0x2c18>
  403ff0:	cmp	w20, #0x2
  403ff4:	b.ne	40410c <__fxstatat@plt+0x2c3c>  // b.any
  403ff8:	tbnz	w17, #0, 404730 <__fxstatat@plt+0x3260>
  403ffc:	ldr	x10, [sp, #72]
  404000:	cmp	x24, #0x0
  404004:	cset	w8, eq  // eq = none
  404008:	cmp	x10, #0x0
  40400c:	cset	w9, ne  // ne = any
  404010:	orr	w8, w9, w8
  404014:	cmp	w8, #0x0
  404018:	csel	x10, x10, x24, ne  // ne = any
  40401c:	csel	x24, x24, xzr, ne  // ne = any
  404020:	cmp	x27, x24
  404024:	str	x10, [sp, #72]
  404028:	b.cs	40420c <__fxstatat@plt+0x2d3c>  // b.hs, b.nlast
  40402c:	mov	w8, #0x27                  	// #39
  404030:	strb	w8, [x28, x27]
  404034:	add	x8, x27, #0x1
  404038:	cmp	x8, x24
  40403c:	b.cc	404218 <__fxstatat@plt+0x2d48>  // b.lo, b.ul, b.last
  404040:	add	x8, x27, #0x2
  404044:	cmp	x8, x24
  404048:	b.cs	404054 <__fxstatat@plt+0x2b84>  // b.hs, b.nlast
  40404c:	mov	w9, #0x27                  	// #39
  404050:	strb	w9, [x28, x8]
  404054:	mov	w15, wzr
  404058:	mov	w8, wzr
  40405c:	add	x27, x27, #0x3
  404060:	b	404110 <__fxstatat@plt+0x2c40>
  404064:	ldr	x8, [sp, #32]
  404068:	stp	w15, w14, [sp, #24]
  40406c:	cmp	x8, #0x1
  404070:	b.ne	404124 <__fxstatat@plt+0x2c54>  // b.any
  404074:	bl	4013e0 <__ctype_b_loc@plt>
  404078:	ldr	x8, [x0]
  40407c:	mov	w20, #0x1                   	// #1
  404080:	ldrh	w8, [x8, x21, lsl #1]
  404084:	ubfx	w26, w8, #14, #1
  404088:	b	404480 <__fxstatat@plt+0x2fb0>
  40408c:	ldr	w8, [sp, #64]
  404090:	mov	w9, #0x5c                  	// #92
  404094:	tbz	w8, #0, 4040e8 <__fxstatat@plt+0x2c18>
  404098:	mov	w8, wzr
  40409c:	mov	w26, wzr
  4040a0:	mov	w21, #0x5c                  	// #92
  4040a4:	tbnz	w8, #0, 4040d8 <__fxstatat@plt+0x2c08>
  4040a8:	tbz	w15, #0, 4040d8 <__fxstatat@plt+0x2c08>
  4040ac:	cmp	x27, x24
  4040b0:	b.cs	4040bc <__fxstatat@plt+0x2bec>  // b.hs, b.nlast
  4040b4:	mov	w8, #0x27                  	// #39
  4040b8:	strb	w8, [x28, x27]
  4040bc:	add	x8, x27, #0x1
  4040c0:	cmp	x8, x24
  4040c4:	b.cs	4040d0 <__fxstatat@plt+0x2c00>  // b.hs, b.nlast
  4040c8:	mov	w9, #0x27                  	// #39
  4040cc:	strb	w9, [x28, x8]
  4040d0:	mov	w15, wzr
  4040d4:	add	x27, x27, #0x2
  4040d8:	mov	w9, w21
  4040dc:	cmp	x27, x24
  4040e0:	b.cc	403ed4 <__fxstatat@plt+0x2a04>  // b.lo, b.ul, b.last
  4040e4:	b	403ed8 <__fxstatat@plt+0x2a08>
  4040e8:	ldur	w10, [x29, #-72]
  4040ec:	mov	w8, wzr
  4040f0:	mov	w26, wzr
  4040f4:	tbz	w10, #0, 403e40 <__fxstatat@plt+0x2970>
  4040f8:	b	403e6c <__fxstatat@plt+0x299c>
  4040fc:	ldr	w8, [sp, #88]
  404100:	tbnz	w8, #0, 403ee0 <__fxstatat@plt+0x2a10>
  404104:	mov	w21, wzr
  404108:	b	403f40 <__fxstatat@plt+0x2a70>
  40410c:	mov	w8, wzr
  404110:	mov	w9, #0x1                   	// #1
  404114:	mov	w21, #0x27                  	// #39
  404118:	str	w9, [sp, #84]
  40411c:	mov	w26, #0x1                   	// #1
  404120:	b	403e40 <__fxstatat@plt+0x2970>
  404124:	cmn	x23, #0x1
  404128:	stur	xzr, [x29, #-16]
  40412c:	b.eq	4043a4 <__fxstatat@plt+0x2ed4>  // b.none
  404130:	ldr	w8, [sp, #60]
  404134:	stp	x23, x19, [sp, #40]
  404138:	tbz	w8, #0, 4043bc <__fxstatat@plt+0x2eec>
  40413c:	ldur	x8, [x29, #-80]
  404140:	mov	x20, xzr
  404144:	mov	w26, #0x1                   	// #1
  404148:	add	x8, x8, x22
  40414c:	str	x8, [sp, #16]
  404150:	b	40417c <__fxstatat@plt+0x2cac>
  404154:	ldur	w0, [x29, #-20]
  404158:	bl	401490 <iswprint@plt>
  40415c:	cmp	w0, #0x0
  404160:	cset	w8, ne  // ne = any
  404164:	sub	x0, x29, #0x10
  404168:	and	w26, w26, w8
  40416c:	add	x20, x23, x20
  404170:	bl	401380 <mbsinit@plt>
  404174:	ldr	x23, [sp, #40]
  404178:	cbnz	w0, 40447c <__fxstatat@plt+0x2fac>
  40417c:	ldr	x8, [sp, #48]
  404180:	mov	x19, x28
  404184:	add	x28, x20, x22
  404188:	sub	x2, x23, x28
  40418c:	add	x1, x8, x28
  404190:	sub	x0, x29, #0x14
  404194:	sub	x3, x29, #0x10
  404198:	bl	405e5c <__fxstatat@plt+0x498c>
  40419c:	cmn	x0, #0x2
  4041a0:	b.eq	40443c <__fxstatat@plt+0x2f6c>  // b.none
  4041a4:	mov	x23, x0
  4041a8:	cmn	x0, #0x1
  4041ac:	b.eq	40442c <__fxstatat@plt+0x2f5c>  // b.none
  4041b0:	mov	x28, x19
  4041b4:	cbz	x23, 404434 <__fxstatat@plt+0x2f64>
  4041b8:	ldr	x19, [sp, #48]
  4041bc:	cmp	x23, #0x2
  4041c0:	b.cc	404154 <__fxstatat@plt+0x2c84>  // b.lo, b.ul, b.last
  4041c4:	ldr	x9, [sp, #16]
  4041c8:	sub	x8, x23, #0x1
  4041cc:	add	x9, x9, x20
  4041d0:	b	4041e0 <__fxstatat@plt+0x2d10>
  4041d4:	subs	x8, x8, #0x1
  4041d8:	add	x9, x9, #0x1
  4041dc:	b.eq	404154 <__fxstatat@plt+0x2c84>  // b.none
  4041e0:	ldrb	w10, [x9]
  4041e4:	sub	w10, w10, #0x5b
  4041e8:	cmp	w10, #0x21
  4041ec:	b.hi	4041d4 <__fxstatat@plt+0x2d04>  // b.pmore
  4041f0:	mov	w11, #0x1                   	// #1
  4041f4:	lsl	x10, x11, x10
  4041f8:	mov	x11, #0x2b                  	// #43
  4041fc:	movk	x11, #0x2, lsl #32
  404200:	tst	x10, x11
  404204:	b.eq	4041d4 <__fxstatat@plt+0x2d04>  // b.none
  404208:	b	404758 <__fxstatat@plt+0x3288>
  40420c:	add	x8, x27, #0x1
  404210:	cmp	x8, x24
  404214:	b.cs	404040 <__fxstatat@plt+0x2b70>  // b.hs, b.nlast
  404218:	mov	w9, #0x5c                  	// #92
  40421c:	strb	w9, [x28, x8]
  404220:	add	x8, x27, #0x2
  404224:	cmp	x8, x24
  404228:	b.cc	40404c <__fxstatat@plt+0x2b7c>  // b.lo, b.ul, b.last
  40422c:	b	404054 <__fxstatat@plt+0x2b84>
  404230:	ldr	w8, [sp, #88]
  404234:	tbz	w8, #2, 4042c0 <__fxstatat@plt+0x2df0>
  404238:	add	x9, x22, #0x2
  40423c:	cmp	x9, x23
  404240:	b.cs	4042c0 <__fxstatat@plt+0x2df0>  // b.hs, b.nlast
  404244:	add	x8, x22, x19
  404248:	ldrb	w8, [x8, #1]
  40424c:	cmp	w8, #0x3f
  404250:	b.ne	4042c0 <__fxstatat@plt+0x2df0>  // b.any
  404254:	ldrb	w21, [x19, x9]
  404258:	mov	w8, wzr
  40425c:	cmp	w21, #0x3e
  404260:	b.hi	40469c <__fxstatat@plt+0x31cc>  // b.pmore
  404264:	mov	w10, #0x1                   	// #1
  404268:	mov	x11, #0xa38200000000        	// #179778741075968
  40426c:	lsl	x10, x10, x21
  404270:	movk	x11, #0x7000, lsl #48
  404274:	tst	x10, x11
  404278:	b.eq	40469c <__fxstatat@plt+0x31cc>  // b.none
  40427c:	tbnz	w17, #0, 404730 <__fxstatat@plt+0x3260>
  404280:	cmp	x27, x24
  404284:	b.cs	404654 <__fxstatat@plt+0x3184>  // b.hs, b.nlast
  404288:	mov	w8, #0x3f                  	// #63
  40428c:	strb	w8, [x28, x27]
  404290:	add	x8, x27, #0x1
  404294:	cmp	x8, x24
  404298:	b.cc	404660 <__fxstatat@plt+0x3190>  // b.lo, b.ul, b.last
  40429c:	add	x8, x27, #0x2
  4042a0:	cmp	x8, x24
  4042a4:	b.cs	404674 <__fxstatat@plt+0x31a4>  // b.hs, b.nlast
  4042a8:	mov	w10, #0x22                  	// #34
  4042ac:	strb	w10, [x28, x8]
  4042b0:	add	x8, x27, #0x3
  4042b4:	cmp	x8, x24
  4042b8:	b.cc	404680 <__fxstatat@plt+0x31b0>  // b.lo, b.ul, b.last
  4042bc:	b	404688 <__fxstatat@plt+0x31b8>
  4042c0:	mov	w8, wzr
  4042c4:	mov	w26, wzr
  4042c8:	mov	w21, #0x3f                  	// #63
  4042cc:	b	403e40 <__fxstatat@plt+0x2970>
  4042d0:	cmp	x27, x24
  4042d4:	b.cs	404380 <__fxstatat@plt+0x2eb0>  // b.hs, b.nlast
  4042d8:	mov	w8, #0x27                  	// #39
  4042dc:	strb	w8, [x28, x27]
  4042e0:	add	x8, x27, #0x1
  4042e4:	cmp	x8, x24
  4042e8:	b.cc	40438c <__fxstatat@plt+0x2ebc>  // b.lo, b.ul, b.last
  4042ec:	add	x8, x27, #0x2
  4042f0:	cmp	x8, x24
  4042f4:	b.cs	404300 <__fxstatat@plt+0x2e30>  // b.hs, b.nlast
  4042f8:	mov	w9, #0x27                  	// #39
  4042fc:	strb	w9, [x28, x8]
  404300:	add	x8, x27, #0x3
  404304:	mov	w15, #0x1                   	// #1
  404308:	cmp	x8, x24
  40430c:	b.cs	404318 <__fxstatat@plt+0x2e48>  // b.hs, b.nlast
  404310:	mov	w9, #0x5c                  	// #92
  404314:	strb	w9, [x28, x8]
  404318:	cmp	w20, #0x2
  40431c:	add	x27, x8, #0x1
  404320:	b.eq	404370 <__fxstatat@plt+0x2ea0>  // b.none
  404324:	add	x9, x22, #0x1
  404328:	cmp	x9, x23
  40432c:	b.cs	404370 <__fxstatat@plt+0x2ea0>  // b.hs, b.nlast
  404330:	ldrb	w9, [x19, x9]
  404334:	sub	w9, w9, #0x30
  404338:	cmp	w9, #0x9
  40433c:	b.hi	404370 <__fxstatat@plt+0x2ea0>  // b.pmore
  404340:	cmp	x27, x24
  404344:	b.cs	404350 <__fxstatat@plt+0x2e80>  // b.hs, b.nlast
  404348:	mov	w9, #0x30                  	// #48
  40434c:	strb	w9, [x28, x27]
  404350:	add	x9, x8, #0x2
  404354:	cmp	x9, x24
  404358:	b.cs	404364 <__fxstatat@plt+0x2e94>  // b.hs, b.nlast
  40435c:	mov	w10, #0x30                  	// #48
  404360:	strb	w10, [x28, x9]
  404364:	mov	w26, wzr
  404368:	add	x27, x8, #0x3
  40436c:	b	404374 <__fxstatat@plt+0x2ea4>
  404370:	mov	w26, wzr
  404374:	mov	w8, #0x1                   	// #1
  404378:	mov	w21, #0x30                  	// #48
  40437c:	b	403e40 <__fxstatat@plt+0x2970>
  404380:	add	x8, x27, #0x1
  404384:	cmp	x8, x24
  404388:	b.cs	4042ec <__fxstatat@plt+0x2e1c>  // b.hs, b.nlast
  40438c:	mov	w9, #0x24                  	// #36
  404390:	strb	w9, [x28, x8]
  404394:	add	x8, x27, #0x2
  404398:	cmp	x8, x24
  40439c:	b.cc	4042f8 <__fxstatat@plt+0x2e28>  // b.lo, b.ul, b.last
  4043a0:	b	404300 <__fxstatat@plt+0x2e30>
  4043a4:	mov	x0, x19
  4043a8:	bl	401220 <strlen@plt>
  4043ac:	mov	x23, x0
  4043b0:	ldr	w8, [sp, #60]
  4043b4:	stp	x23, x19, [sp, #40]
  4043b8:	tbnz	w8, #0, 40413c <__fxstatat@plt+0x2c6c>
  4043bc:	mov	x20, xzr
  4043c0:	mov	w26, #0x1                   	// #1
  4043c4:	ldr	x8, [sp, #48]
  4043c8:	mov	x19, x28
  4043cc:	add	x28, x20, x22
  4043d0:	sub	x2, x23, x28
  4043d4:	add	x1, x8, x28
  4043d8:	sub	x0, x29, #0x14
  4043dc:	sub	x3, x29, #0x10
  4043e0:	bl	405e5c <__fxstatat@plt+0x498c>
  4043e4:	cmn	x0, #0x2
  4043e8:	b.eq	40443c <__fxstatat@plt+0x2f6c>  // b.none
  4043ec:	mov	x23, x0
  4043f0:	cmn	x0, #0x1
  4043f4:	b.eq	40442c <__fxstatat@plt+0x2f5c>  // b.none
  4043f8:	mov	x28, x19
  4043fc:	cbz	x23, 404434 <__fxstatat@plt+0x2f64>
  404400:	ldur	w0, [x29, #-20]
  404404:	bl	401490 <iswprint@plt>
  404408:	cmp	w0, #0x0
  40440c:	cset	w8, ne  // ne = any
  404410:	sub	x0, x29, #0x10
  404414:	and	w26, w26, w8
  404418:	add	x20, x23, x20
  40441c:	bl	401380 <mbsinit@plt>
  404420:	ldr	x23, [sp, #40]
  404424:	cbz	w0, 4043c4 <__fxstatat@plt+0x2ef4>
  404428:	b	40447c <__fxstatat@plt+0x2fac>
  40442c:	mov	w26, wzr
  404430:	mov	x28, x19
  404434:	ldr	x23, [sp, #40]
  404438:	b	40447c <__fxstatat@plt+0x2fac>
  40443c:	ldr	x23, [sp, #40]
  404440:	cmp	x28, x23
  404444:	b.cs	404474 <__fxstatat@plt+0x2fa4>  // b.hs, b.nlast
  404448:	sub	x8, x23, x22
  40444c:	ldr	x9, [sp, #48]
  404450:	ldrb	w9, [x9, x28]
  404454:	cbz	w9, 404474 <__fxstatat@plt+0x2fa4>
  404458:	add	x20, x20, #0x1
  40445c:	add	x28, x20, x22
  404460:	cmp	x28, x23
  404464:	b.cc	40444c <__fxstatat@plt+0x2f7c>  // b.lo, b.ul, b.last
  404468:	mov	w26, wzr
  40446c:	mov	x20, x8
  404470:	b	404478 <__fxstatat@plt+0x2fa8>
  404474:	mov	w26, wzr
  404478:	mov	x28, x19
  40447c:	ldr	x19, [sp, #48]
  404480:	ldr	w8, [sp, #68]
  404484:	ldp	w15, w14, [sp, #24]
  404488:	ldp	w18, w17, [x29, #-52]
  40448c:	cmp	x20, #0x1
  404490:	orr	w8, w26, w8
  404494:	b.hi	4044a8 <__fxstatat@plt+0x2fd8>  // b.pmore
  404498:	tbz	w8, #0, 4044a8 <__fxstatat@plt+0x2fd8>
  40449c:	ldur	w20, [x29, #-44]
  4044a0:	mov	w8, wzr
  4044a4:	b	403e40 <__fxstatat@plt+0x2970>
  4044a8:	add	x9, x20, x22
  4044ac:	ldur	w20, [x29, #-44]
  4044b0:	mov	w10, wzr
  4044b4:	b	4044c8 <__fxstatat@plt+0x2ff8>
  4044b8:	ldur	x12, [x29, #-80]
  4044bc:	add	x27, x27, #0x1
  4044c0:	ldrb	w21, [x12, x22]
  4044c4:	mov	x22, x11
  4044c8:	tbz	w8, #0, 4044f8 <__fxstatat@plt+0x3028>
  4044cc:	tbz	w25, #0, 404564 <__fxstatat@plt+0x3094>
  4044d0:	cmp	x27, x24
  4044d4:	b.cs	4044e0 <__fxstatat@plt+0x3010>  // b.hs, b.nlast
  4044d8:	mov	w11, #0x5c                  	// #92
  4044dc:	strb	w11, [x28, x27]
  4044e0:	mov	w25, wzr
  4044e4:	add	x27, x27, #0x1
  4044e8:	add	x11, x22, #0x1
  4044ec:	cmp	x9, x11
  4044f0:	b.hi	404574 <__fxstatat@plt+0x30a4>  // b.pmore
  4044f4:	b	404648 <__fxstatat@plt+0x3178>
  4044f8:	tbnz	w17, #0, 404730 <__fxstatat@plt+0x3260>
  4044fc:	cmp	w20, #0x2
  404500:	cset	w10, ne  // ne = any
  404504:	orr	w10, w10, w15
  404508:	tbz	w10, #0, 4045bc <__fxstatat@plt+0x30ec>
  40450c:	cmp	x27, x24
  404510:	b.cs	4045fc <__fxstatat@plt+0x312c>  // b.hs, b.nlast
  404514:	mov	w10, #0x5c                  	// #92
  404518:	strb	w10, [x28, x27]
  40451c:	add	x10, x27, #0x1
  404520:	cmp	x10, x24
  404524:	b.cc	404608 <__fxstatat@plt+0x3138>  // b.lo, b.ul, b.last
  404528:	add	x10, x27, #0x2
  40452c:	cmp	x10, x24
  404530:	b.cs	404540 <__fxstatat@plt+0x3070>  // b.hs, b.nlast
  404534:	mov	w11, #0x30                  	// #48
  404538:	bfxil	w11, w21, #3, #3
  40453c:	strb	w11, [x28, x10]
  404540:	mov	w11, #0x30                  	// #48
  404544:	bfxil	w11, w21, #0, #3
  404548:	add	x27, x27, #0x3
  40454c:	mov	w10, #0x1                   	// #1
  404550:	mov	w21, w11
  404554:	add	x11, x22, #0x1
  404558:	cmp	x9, x11
  40455c:	b.hi	404574 <__fxstatat@plt+0x30a4>  // b.pmore
  404560:	b	404648 <__fxstatat@plt+0x3178>
  404564:	mov	w25, wzr
  404568:	add	x11, x22, #0x1
  40456c:	cmp	x9, x11
  404570:	b.ls	404648 <__fxstatat@plt+0x3178>  // b.plast
  404574:	and	w12, w10, #0x1
  404578:	orn	w12, w12, w15
  40457c:	tbnz	w12, #0, 4045ac <__fxstatat@plt+0x30dc>
  404580:	cmp	x27, x24
  404584:	b.cs	404590 <__fxstatat@plt+0x30c0>  // b.hs, b.nlast
  404588:	mov	w12, #0x27                  	// #39
  40458c:	strb	w12, [x28, x27]
  404590:	add	x12, x27, #0x1
  404594:	cmp	x12, x24
  404598:	b.cs	4045a4 <__fxstatat@plt+0x30d4>  // b.hs, b.nlast
  40459c:	mov	w13, #0x27                  	// #39
  4045a0:	strb	w13, [x28, x12]
  4045a4:	mov	w15, wzr
  4045a8:	add	x27, x27, #0x2
  4045ac:	cmp	x27, x24
  4045b0:	b.cs	4044b8 <__fxstatat@plt+0x2fe8>  // b.hs, b.nlast
  4045b4:	strb	w21, [x28, x27]
  4045b8:	b	4044b8 <__fxstatat@plt+0x2fe8>
  4045bc:	cmp	x27, x24
  4045c0:	b.cs	404624 <__fxstatat@plt+0x3154>  // b.hs, b.nlast
  4045c4:	mov	w10, #0x27                  	// #39
  4045c8:	strb	w10, [x28, x27]
  4045cc:	add	x10, x27, #0x1
  4045d0:	cmp	x10, x24
  4045d4:	b.cc	404630 <__fxstatat@plt+0x3160>  // b.lo, b.ul, b.last
  4045d8:	add	x10, x27, #0x2
  4045dc:	cmp	x10, x24
  4045e0:	b.cs	4045ec <__fxstatat@plt+0x311c>  // b.hs, b.nlast
  4045e4:	mov	w11, #0x27                  	// #39
  4045e8:	strb	w11, [x28, x10]
  4045ec:	add	x27, x27, #0x3
  4045f0:	mov	w15, #0x1                   	// #1
  4045f4:	cmp	x27, x24
  4045f8:	b.cc	404514 <__fxstatat@plt+0x3044>  // b.lo, b.ul, b.last
  4045fc:	add	x10, x27, #0x1
  404600:	cmp	x10, x24
  404604:	b.cs	404528 <__fxstatat@plt+0x3058>  // b.hs, b.nlast
  404608:	mov	w11, #0x30                  	// #48
  40460c:	bfxil	w11, w21, #6, #2
  404610:	strb	w11, [x28, x10]
  404614:	add	x10, x27, #0x2
  404618:	cmp	x10, x24
  40461c:	b.cc	404534 <__fxstatat@plt+0x3064>  // b.lo, b.ul, b.last
  404620:	b	404540 <__fxstatat@plt+0x3070>
  404624:	add	x10, x27, #0x1
  404628:	cmp	x10, x24
  40462c:	b.cs	4045d8 <__fxstatat@plt+0x3108>  // b.hs, b.nlast
  404630:	mov	w11, #0x24                  	// #36
  404634:	strb	w11, [x28, x10]
  404638:	add	x10, x27, #0x2
  40463c:	cmp	x10, x24
  404640:	b.cc	4045e4 <__fxstatat@plt+0x3114>  // b.lo, b.ul, b.last
  404644:	b	4045ec <__fxstatat@plt+0x311c>
  404648:	and	w8, w10, #0x1
  40464c:	tbz	w8, #0, 4040a8 <__fxstatat@plt+0x2bd8>
  404650:	b	4040d8 <__fxstatat@plt+0x2c08>
  404654:	add	x8, x27, #0x1
  404658:	cmp	x8, x24
  40465c:	b.cs	40429c <__fxstatat@plt+0x2dcc>  // b.hs, b.nlast
  404660:	mov	w10, #0x22                  	// #34
  404664:	strb	w10, [x28, x8]
  404668:	add	x8, x27, #0x2
  40466c:	cmp	x8, x24
  404670:	b.cc	4042a8 <__fxstatat@plt+0x2dd8>  // b.lo, b.ul, b.last
  404674:	add	x8, x27, #0x3
  404678:	cmp	x8, x24
  40467c:	b.cs	404688 <__fxstatat@plt+0x31b8>  // b.hs, b.nlast
  404680:	mov	w10, #0x3f                  	// #63
  404684:	strb	w10, [x28, x8]
  404688:	mov	w8, wzr
  40468c:	mov	w26, wzr
  404690:	add	x27, x27, #0x4
  404694:	mov	x22, x9
  404698:	b	403e40 <__fxstatat@plt+0x2970>
  40469c:	mov	w21, #0x3f                  	// #63
  4046a0:	mov	w26, w8
  4046a4:	b	403e40 <__fxstatat@plt+0x2970>
  4046a8:	mov	x23, x22
  4046ac:	b	4046b4 <__fxstatat@plt+0x31e4>
  4046b0:	mov	x23, #0xffffffffffffffff    	// #-1
  4046b4:	cmp	w20, #0x2
  4046b8:	cset	w8, eq  // eq = none
  4046bc:	cmp	x27, #0x0
  4046c0:	cset	w9, eq  // eq = none
  4046c4:	and	w8, w8, w9
  4046c8:	and	w8, w17, w8
  4046cc:	tbnz	w8, #0, 404730 <__fxstatat@plt+0x3260>
  4046d0:	cmp	w20, #0x2
  4046d4:	cset	w8, ne  // ne = any
  4046d8:	orr	w8, w17, w8
  4046dc:	tbnz	w8, #0, 4047f8 <__fxstatat@plt+0x3328>
  4046e0:	ldr	w8, [sp, #84]
  4046e4:	eor	w8, w8, #0x1
  4046e8:	tbnz	w8, #0, 4047f8 <__fxstatat@plt+0x3328>
  4046ec:	mov	x22, x23
  4046f0:	tbnz	w14, #0, 4047c8 <__fxstatat@plt+0x32f8>
  4046f4:	ldr	x23, [sp, #72]
  4046f8:	mov	w21, wzr
  4046fc:	cbz	x23, 4047f4 <__fxstatat@plt+0x3324>
  404700:	ldur	w8, [x29, #-72]
  404704:	mov	w20, #0x2                   	// #2
  404708:	mov	w14, w21
  40470c:	mov	w17, w21
  404710:	cbz	x24, 40391c <__fxstatat@plt+0x244c>
  404714:	b	4047f8 <__fxstatat@plt+0x3328>
  404718:	adrp	x20, 406000 <__fxstatat@plt+0x4b30>
  40471c:	add	x20, x20, #0xf04
  404720:	b	403b50 <__fxstatat@plt+0x2680>
  404724:	adrp	x8, 406000 <__fxstatat@plt+0x4b30>
  404728:	add	x8, x8, #0xf08
  40472c:	b	403be4 <__fxstatat@plt+0x2714>
  404730:	ldur	w8, [x29, #-72]
  404734:	ldr	x7, [sp, #96]
  404738:	mov	w9, #0x4                   	// #4
  40473c:	tst	w8, #0x1
  404740:	mov	w8, #0x2                   	// #2
  404744:	csel	w8, w9, w8, ne  // ne = any
  404748:	cmp	w20, #0x2
  40474c:	b.ne	404774 <__fxstatat@plt+0x32a4>  // b.any
  404750:	mov	w20, w8
  404754:	b	404774 <__fxstatat@plt+0x32a4>
  404758:	ldur	w8, [x29, #-72]
  40475c:	ldr	x23, [sp, #40]
  404760:	mov	w9, #0x4                   	// #4
  404764:	tst	w8, #0x1
  404768:	mov	w8, #0x2                   	// #2
  40476c:	csel	w20, w9, w8, ne  // ne = any
  404770:	ldr	x7, [sp, #96]
  404774:	ldr	w8, [sp, #88]
  404778:	mov	x0, x28
  40477c:	mov	x1, x24
  404780:	mov	x2, x19
  404784:	and	w5, w8, #0xfffffffd
  404788:	ldur	x8, [x29, #-88]
  40478c:	mov	x3, x23
  404790:	mov	w4, w20
  404794:	mov	x6, xzr
  404798:	str	x8, [sp]
  40479c:	bl	4038a0 <__fxstatat@plt+0x23d0>
  4047a0:	mov	x27, x0
  4047a4:	mov	x0, x27
  4047a8:	ldp	x20, x19, [sp, #272]
  4047ac:	ldp	x22, x21, [sp, #256]
  4047b0:	ldp	x24, x23, [sp, #240]
  4047b4:	ldp	x26, x25, [sp, #224]
  4047b8:	ldp	x28, x27, [sp, #208]
  4047bc:	ldp	x29, x30, [sp, #192]
  4047c0:	add	sp, sp, #0x120
  4047c4:	ret
  4047c8:	ldur	x8, [x29, #-88]
  4047cc:	ldr	x1, [sp, #72]
  4047d0:	ldr	w5, [sp, #88]
  4047d4:	ldur	x6, [x29, #-40]
  4047d8:	ldr	x7, [sp, #96]
  4047dc:	mov	w4, #0x5                   	// #5
  4047e0:	str	x8, [sp]
  4047e4:	mov	x0, x28
  4047e8:	mov	x2, x19
  4047ec:	mov	x3, x22
  4047f0:	b	40479c <__fxstatat@plt+0x32cc>
  4047f4:	mov	w17, w21
  4047f8:	ldur	x8, [x29, #-64]
  4047fc:	cbz	x8, 404830 <__fxstatat@plt+0x3360>
  404800:	tbnz	w17, #0, 404830 <__fxstatat@plt+0x3360>
  404804:	ldrb	w9, [x8]
  404808:	cbz	w9, 404830 <__fxstatat@plt+0x3360>
  40480c:	add	x8, x8, #0x1
  404810:	b	404820 <__fxstatat@plt+0x3350>
  404814:	ldrb	w9, [x8], #1
  404818:	add	x27, x27, #0x1
  40481c:	cbz	w9, 404830 <__fxstatat@plt+0x3360>
  404820:	cmp	x27, x24
  404824:	b.cs	404814 <__fxstatat@plt+0x3344>  // b.hs, b.nlast
  404828:	strb	w9, [x28, x27]
  40482c:	b	404814 <__fxstatat@plt+0x3344>
  404830:	cmp	x27, x24
  404834:	b.cs	4047a4 <__fxstatat@plt+0x32d4>  // b.hs, b.nlast
  404838:	strb	wzr, [x28, x27]
  40483c:	b	4047a4 <__fxstatat@plt+0x32d4>
  404840:	b.ne	404770 <__fxstatat@plt+0x32a0>  // b.any
  404844:	mov	w20, #0x4                   	// #4
  404848:	b	404770 <__fxstatat@plt+0x32a0>
  40484c:	bl	401370 <abort@plt>
  404850:	sub	sp, sp, #0x60
  404854:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  404858:	add	x8, x8, #0x248
  40485c:	cmp	x2, #0x0
  404860:	stp	x29, x30, [sp, #16]
  404864:	stp	x26, x25, [sp, #32]
  404868:	stp	x24, x23, [sp, #48]
  40486c:	stp	x22, x21, [sp, #64]
  404870:	stp	x20, x19, [sp, #80]
  404874:	add	x29, sp, #0x10
  404878:	mov	x19, x1
  40487c:	mov	x20, x0
  404880:	csel	x25, x8, x2, eq  // eq = none
  404884:	bl	4014a0 <__errno_location@plt>
  404888:	ldp	w4, w8, [x25]
  40488c:	ldp	x7, x9, [x25, #40]
  404890:	ldr	w26, [x0]
  404894:	add	x23, x25, #0x8
  404898:	orr	w22, w8, #0x1
  40489c:	mov	x21, x0
  4048a0:	mov	x0, xzr
  4048a4:	mov	x1, xzr
  4048a8:	mov	x2, x20
  4048ac:	mov	x3, x19
  4048b0:	mov	w5, w22
  4048b4:	mov	x6, x23
  4048b8:	str	x9, [sp]
  4048bc:	bl	4038a0 <__fxstatat@plt+0x23d0>
  4048c0:	add	x24, x0, #0x1
  4048c4:	mov	x0, x24
  4048c8:	bl	405a4c <__fxstatat@plt+0x457c>
  4048cc:	ldr	w4, [x25]
  4048d0:	ldp	x7, x8, [x25, #40]
  4048d4:	mov	x1, x24
  4048d8:	mov	x2, x20
  4048dc:	mov	x3, x19
  4048e0:	mov	w5, w22
  4048e4:	mov	x6, x23
  4048e8:	mov	x25, x0
  4048ec:	str	x8, [sp]
  4048f0:	bl	4038a0 <__fxstatat@plt+0x23d0>
  4048f4:	str	w26, [x21]
  4048f8:	mov	x0, x25
  4048fc:	ldp	x20, x19, [sp, #80]
  404900:	ldp	x22, x21, [sp, #64]
  404904:	ldp	x24, x23, [sp, #48]
  404908:	ldp	x26, x25, [sp, #32]
  40490c:	ldp	x29, x30, [sp, #16]
  404910:	add	sp, sp, #0x60
  404914:	ret
  404918:	sub	sp, sp, #0x70
  40491c:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  404920:	add	x8, x8, #0x248
  404924:	cmp	x3, #0x0
  404928:	stp	x29, x30, [sp, #16]
  40492c:	stp	x28, x27, [sp, #32]
  404930:	stp	x26, x25, [sp, #48]
  404934:	stp	x24, x23, [sp, #64]
  404938:	stp	x22, x21, [sp, #80]
  40493c:	stp	x20, x19, [sp, #96]
  404940:	add	x29, sp, #0x10
  404944:	mov	x19, x2
  404948:	mov	x22, x1
  40494c:	mov	x23, x0
  404950:	csel	x21, x8, x3, eq  // eq = none
  404954:	bl	4014a0 <__errno_location@plt>
  404958:	ldp	w4, w8, [x21]
  40495c:	cmp	x19, #0x0
  404960:	ldp	x7, x9, [x21, #40]
  404964:	ldr	w28, [x0]
  404968:	cset	w10, eq  // eq = none
  40496c:	orr	w25, w8, w10
  404970:	add	x26, x21, #0x8
  404974:	mov	x24, x0
  404978:	mov	x0, xzr
  40497c:	mov	x1, xzr
  404980:	mov	x2, x23
  404984:	mov	x3, x22
  404988:	mov	w5, w25
  40498c:	mov	x6, x26
  404990:	str	x9, [sp]
  404994:	bl	4038a0 <__fxstatat@plt+0x23d0>
  404998:	add	x27, x0, #0x1
  40499c:	mov	x20, x0
  4049a0:	mov	x0, x27
  4049a4:	bl	405a4c <__fxstatat@plt+0x457c>
  4049a8:	ldr	w4, [x21]
  4049ac:	ldp	x7, x8, [x21, #40]
  4049b0:	mov	x1, x27
  4049b4:	mov	x2, x23
  4049b8:	mov	x3, x22
  4049bc:	mov	w5, w25
  4049c0:	mov	x6, x26
  4049c4:	mov	x21, x0
  4049c8:	str	x8, [sp]
  4049cc:	bl	4038a0 <__fxstatat@plt+0x23d0>
  4049d0:	str	w28, [x24]
  4049d4:	cbz	x19, 4049dc <__fxstatat@plt+0x350c>
  4049d8:	str	x20, [x19]
  4049dc:	mov	x0, x21
  4049e0:	ldp	x20, x19, [sp, #96]
  4049e4:	ldp	x22, x21, [sp, #80]
  4049e8:	ldp	x24, x23, [sp, #64]
  4049ec:	ldp	x26, x25, [sp, #48]
  4049f0:	ldp	x28, x27, [sp, #32]
  4049f4:	ldp	x29, x30, [sp, #16]
  4049f8:	add	sp, sp, #0x70
  4049fc:	ret
  404a00:	stp	x29, x30, [sp, #-48]!
  404a04:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  404a08:	add	x8, x8, #0x1e0
  404a0c:	ldr	w9, [x8]
  404a10:	stp	x20, x19, [sp, #32]
  404a14:	ldr	x19, [x8, #8]
  404a18:	adrp	x20, 418000 <__fxstatat@plt+0x16b30>
  404a1c:	cmp	w9, #0x2
  404a20:	stp	x22, x21, [sp, #16]
  404a24:	mov	x29, sp
  404a28:	b.lt	404a4c <__fxstatat@plt+0x357c>  // b.tstop
  404a2c:	add	x21, x19, #0x18
  404a30:	mov	w22, #0x1                   	// #1
  404a34:	ldr	x0, [x21], #16
  404a38:	bl	401400 <free@plt>
  404a3c:	ldrsw	x8, [x20, #480]
  404a40:	add	x22, x22, #0x1
  404a44:	cmp	x22, x8
  404a48:	b.lt	404a34 <__fxstatat@plt+0x3564>  // b.tstop
  404a4c:	ldr	x0, [x19, #8]
  404a50:	adrp	x21, 418000 <__fxstatat@plt+0x16b30>
  404a54:	add	x21, x21, #0x280
  404a58:	adrp	x22, 418000 <__fxstatat@plt+0x16b30>
  404a5c:	cmp	x0, x21
  404a60:	add	x22, x22, #0x1f0
  404a64:	b.eq	404a74 <__fxstatat@plt+0x35a4>  // b.none
  404a68:	bl	401400 <free@plt>
  404a6c:	mov	w8, #0x100                 	// #256
  404a70:	stp	x8, x21, [x22]
  404a74:	cmp	x19, x22
  404a78:	b.eq	404a94 <__fxstatat@plt+0x35c4>  // b.none
  404a7c:	mov	x0, x19
  404a80:	bl	401400 <free@plt>
  404a84:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  404a88:	add	x8, x8, #0x1e8
  404a8c:	add	x9, x8, #0x8
  404a90:	str	x9, [x8]
  404a94:	mov	w8, #0x1                   	// #1
  404a98:	str	w8, [x20, #480]
  404a9c:	ldp	x20, x19, [sp, #32]
  404aa0:	ldp	x22, x21, [sp, #16]
  404aa4:	ldp	x29, x30, [sp], #48
  404aa8:	ret
  404aac:	adrp	x3, 418000 <__fxstatat@plt+0x16b30>
  404ab0:	add	x3, x3, #0x248
  404ab4:	mov	x2, #0xffffffffffffffff    	// #-1
  404ab8:	b	404abc <__fxstatat@plt+0x35ec>
  404abc:	sub	sp, sp, #0x80
  404ac0:	stp	x29, x30, [sp, #32]
  404ac4:	add	x29, sp, #0x20
  404ac8:	stp	x28, x27, [sp, #48]
  404acc:	stp	x26, x25, [sp, #64]
  404ad0:	stp	x24, x23, [sp, #80]
  404ad4:	stp	x22, x21, [sp, #96]
  404ad8:	stp	x20, x19, [sp, #112]
  404adc:	mov	x22, x3
  404ae0:	stur	x2, [x29, #-8]
  404ae4:	mov	x21, x1
  404ae8:	mov	w23, w0
  404aec:	bl	4014a0 <__errno_location@plt>
  404af0:	tbnz	w23, #31, 404c4c <__fxstatat@plt+0x377c>
  404af4:	adrp	x25, 418000 <__fxstatat@plt+0x16b30>
  404af8:	ldr	w8, [x25, #480]
  404afc:	adrp	x9, 418000 <__fxstatat@plt+0x16b30>
  404b00:	ldr	w20, [x0]
  404b04:	ldr	x27, [x9, #488]
  404b08:	mov	x19, x0
  404b0c:	cmp	w8, w23
  404b10:	b.gt	404b88 <__fxstatat@plt+0x36b8>
  404b14:	mov	w8, #0x7fffffff            	// #2147483647
  404b18:	cmp	w23, w8
  404b1c:	stur	w20, [x29, #-12]
  404b20:	b.eq	404c50 <__fxstatat@plt+0x3780>  // b.none
  404b24:	adrp	x28, 418000 <__fxstatat@plt+0x16b30>
  404b28:	add	x28, x28, #0x1e8
  404b2c:	add	x20, x28, #0x8
  404b30:	add	w26, w23, #0x1
  404b34:	cmp	x27, x20
  404b38:	csel	x0, xzr, x27, eq  // eq = none
  404b3c:	sbfiz	x1, x26, #4, #32
  404b40:	bl	405acc <__fxstatat@plt+0x45fc>
  404b44:	mov	x24, x0
  404b48:	cmp	x27, x20
  404b4c:	str	x0, [x28]
  404b50:	b.ne	404b64 <__fxstatat@plt+0x3694>  // b.any
  404b54:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  404b58:	add	x8, x8, #0x1f0
  404b5c:	ldr	q0, [x8]
  404b60:	str	q0, [x24]
  404b64:	ldrsw	x8, [x25, #480]
  404b68:	mov	w1, wzr
  404b6c:	add	x0, x24, x8, lsl #4
  404b70:	sub	w8, w26, w8
  404b74:	sbfiz	x2, x8, #4, #32
  404b78:	bl	401310 <memset@plt>
  404b7c:	ldur	w20, [x29, #-12]
  404b80:	mov	x27, x24
  404b84:	str	w26, [x25, #480]
  404b88:	add	x28, x27, w23, uxtw #4
  404b8c:	mov	x27, x28
  404b90:	ldr	x26, [x28]
  404b94:	ldr	x23, [x27, #8]!
  404b98:	ldp	w4, w8, [x22]
  404b9c:	ldp	x7, x9, [x22, #40]
  404ba0:	ldur	x3, [x29, #-8]
  404ba4:	add	x24, x22, #0x8
  404ba8:	orr	w25, w8, #0x1
  404bac:	mov	x0, x23
  404bb0:	mov	x1, x26
  404bb4:	mov	x2, x21
  404bb8:	mov	w5, w25
  404bbc:	mov	x6, x24
  404bc0:	str	x9, [sp]
  404bc4:	bl	4038a0 <__fxstatat@plt+0x23d0>
  404bc8:	cmp	x26, x0
  404bcc:	b.hi	404c24 <__fxstatat@plt+0x3754>  // b.pmore
  404bd0:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  404bd4:	add	x8, x8, #0x280
  404bd8:	add	x26, x0, #0x1
  404bdc:	cmp	x23, x8
  404be0:	str	x26, [x28]
  404be4:	b.eq	404bf0 <__fxstatat@plt+0x3720>  // b.none
  404be8:	mov	x0, x23
  404bec:	bl	401400 <free@plt>
  404bf0:	mov	x0, x26
  404bf4:	bl	405a4c <__fxstatat@plt+0x457c>
  404bf8:	str	x0, [x27]
  404bfc:	ldr	w4, [x22]
  404c00:	ldp	x7, x8, [x22, #40]
  404c04:	ldur	x3, [x29, #-8]
  404c08:	mov	x1, x26
  404c0c:	mov	x2, x21
  404c10:	mov	w5, w25
  404c14:	mov	x6, x24
  404c18:	mov	x23, x0
  404c1c:	str	x8, [sp]
  404c20:	bl	4038a0 <__fxstatat@plt+0x23d0>
  404c24:	str	w20, [x19]
  404c28:	mov	x0, x23
  404c2c:	ldp	x20, x19, [sp, #112]
  404c30:	ldp	x22, x21, [sp, #96]
  404c34:	ldp	x24, x23, [sp, #80]
  404c38:	ldp	x26, x25, [sp, #64]
  404c3c:	ldp	x28, x27, [sp, #48]
  404c40:	ldp	x29, x30, [sp, #32]
  404c44:	add	sp, sp, #0x80
  404c48:	ret
  404c4c:	bl	401370 <abort@plt>
  404c50:	bl	405d88 <__fxstatat@plt+0x48b8>
  404c54:	adrp	x3, 418000 <__fxstatat@plt+0x16b30>
  404c58:	add	x3, x3, #0x248
  404c5c:	b	404abc <__fxstatat@plt+0x35ec>
  404c60:	adrp	x3, 418000 <__fxstatat@plt+0x16b30>
  404c64:	add	x3, x3, #0x248
  404c68:	mov	x2, #0xffffffffffffffff    	// #-1
  404c6c:	mov	x1, x0
  404c70:	mov	w0, wzr
  404c74:	b	404abc <__fxstatat@plt+0x35ec>
  404c78:	adrp	x3, 418000 <__fxstatat@plt+0x16b30>
  404c7c:	mov	x2, x1
  404c80:	add	x3, x3, #0x248
  404c84:	mov	x1, x0
  404c88:	mov	w0, wzr
  404c8c:	b	404abc <__fxstatat@plt+0x35ec>
  404c90:	sub	sp, sp, #0x50
  404c94:	movi	v0.2d, #0x0
  404c98:	cmp	w1, #0xa
  404c9c:	stp	x29, x30, [sp, #64]
  404ca0:	add	x29, sp, #0x40
  404ca4:	str	xzr, [sp, #48]
  404ca8:	stp	q0, q0, [sp, #16]
  404cac:	str	q0, [sp]
  404cb0:	b.eq	404cd8 <__fxstatat@plt+0x3808>  // b.none
  404cb4:	mov	x8, x2
  404cb8:	str	w1, [sp]
  404cbc:	mov	x3, sp
  404cc0:	mov	x2, #0xffffffffffffffff    	// #-1
  404cc4:	mov	x1, x8
  404cc8:	bl	404abc <__fxstatat@plt+0x35ec>
  404ccc:	ldp	x29, x30, [sp, #64]
  404cd0:	add	sp, sp, #0x50
  404cd4:	ret
  404cd8:	bl	401370 <abort@plt>
  404cdc:	sub	sp, sp, #0x50
  404ce0:	movi	v0.2d, #0x0
  404ce4:	cmp	w1, #0xa
  404ce8:	stp	x29, x30, [sp, #64]
  404cec:	add	x29, sp, #0x40
  404cf0:	str	xzr, [sp, #48]
  404cf4:	stp	q0, q0, [sp, #16]
  404cf8:	str	q0, [sp]
  404cfc:	b.eq	404d24 <__fxstatat@plt+0x3854>  // b.none
  404d00:	mov	x8, x3
  404d04:	str	w1, [sp]
  404d08:	mov	x3, sp
  404d0c:	mov	x1, x2
  404d10:	mov	x2, x8
  404d14:	bl	404abc <__fxstatat@plt+0x35ec>
  404d18:	ldp	x29, x30, [sp, #64]
  404d1c:	add	sp, sp, #0x50
  404d20:	ret
  404d24:	bl	401370 <abort@plt>
  404d28:	sub	sp, sp, #0x50
  404d2c:	movi	v0.2d, #0x0
  404d30:	cmp	w0, #0xa
  404d34:	stp	x29, x30, [sp, #64]
  404d38:	add	x29, sp, #0x40
  404d3c:	str	xzr, [sp, #48]
  404d40:	stp	q0, q0, [sp, #16]
  404d44:	str	q0, [sp]
  404d48:	b.eq	404d6c <__fxstatat@plt+0x389c>  // b.none
  404d4c:	str	w0, [sp]
  404d50:	mov	x3, sp
  404d54:	mov	x2, #0xffffffffffffffff    	// #-1
  404d58:	mov	w0, wzr
  404d5c:	bl	404abc <__fxstatat@plt+0x35ec>
  404d60:	ldp	x29, x30, [sp, #64]
  404d64:	add	sp, sp, #0x50
  404d68:	ret
  404d6c:	bl	401370 <abort@plt>
  404d70:	sub	sp, sp, #0x50
  404d74:	movi	v0.2d, #0x0
  404d78:	cmp	w0, #0xa
  404d7c:	stp	x29, x30, [sp, #64]
  404d80:	add	x29, sp, #0x40
  404d84:	str	xzr, [sp, #48]
  404d88:	stp	q0, q0, [sp, #16]
  404d8c:	str	q0, [sp]
  404d90:	b.eq	404db0 <__fxstatat@plt+0x38e0>  // b.none
  404d94:	str	w0, [sp]
  404d98:	mov	x3, sp
  404d9c:	mov	w0, wzr
  404da0:	bl	404abc <__fxstatat@plt+0x35ec>
  404da4:	ldp	x29, x30, [sp, #64]
  404da8:	add	sp, sp, #0x50
  404dac:	ret
  404db0:	bl	401370 <abort@plt>
  404db4:	sub	sp, sp, #0x50
  404db8:	adrp	x9, 418000 <__fxstatat@plt+0x16b30>
  404dbc:	add	x9, x9, #0x248
  404dc0:	ldp	q0, q1, [x9]
  404dc4:	ubfx	w10, w2, #5, #3
  404dc8:	mov	x11, sp
  404dcc:	mov	x8, x1
  404dd0:	stp	q0, q1, [sp]
  404dd4:	ldr	q0, [x9, #32]
  404dd8:	ldr	x9, [x9, #48]
  404ddc:	mov	x1, x0
  404de0:	mov	x3, sp
  404de4:	str	q0, [sp, #32]
  404de8:	str	x9, [sp, #48]
  404dec:	add	x9, x11, w10, uxtw #2
  404df0:	ldr	w10, [x9, #8]
  404df4:	mov	w0, wzr
  404df8:	stp	x29, x30, [sp, #64]
  404dfc:	add	x29, sp, #0x40
  404e00:	lsr	w11, w10, w2
  404e04:	mvn	w11, w11
  404e08:	and	w11, w11, #0x1
  404e0c:	lsl	w11, w11, w2
  404e10:	eor	w10, w11, w10
  404e14:	mov	x2, x8
  404e18:	str	w10, [x9, #8]
  404e1c:	bl	404abc <__fxstatat@plt+0x35ec>
  404e20:	ldp	x29, x30, [sp, #64]
  404e24:	add	sp, sp, #0x50
  404e28:	ret
  404e2c:	sub	sp, sp, #0x50
  404e30:	adrp	x9, 418000 <__fxstatat@plt+0x16b30>
  404e34:	add	x9, x9, #0x248
  404e38:	ldp	q0, q1, [x9]
  404e3c:	ubfx	w10, w1, #5, #3
  404e40:	mov	x11, sp
  404e44:	mov	x8, x0
  404e48:	stp	q0, q1, [sp]
  404e4c:	ldr	q0, [x9, #32]
  404e50:	ldr	x9, [x9, #48]
  404e54:	mov	x3, sp
  404e58:	mov	x2, #0xffffffffffffffff    	// #-1
  404e5c:	str	q0, [sp, #32]
  404e60:	str	x9, [sp, #48]
  404e64:	add	x9, x11, w10, uxtw #2
  404e68:	ldr	w10, [x9, #8]
  404e6c:	mov	w0, wzr
  404e70:	stp	x29, x30, [sp, #64]
  404e74:	add	x29, sp, #0x40
  404e78:	lsr	w11, w10, w1
  404e7c:	mvn	w11, w11
  404e80:	and	w11, w11, #0x1
  404e84:	lsl	w11, w11, w1
  404e88:	eor	w10, w11, w10
  404e8c:	mov	x1, x8
  404e90:	str	w10, [x9, #8]
  404e94:	bl	404abc <__fxstatat@plt+0x35ec>
  404e98:	ldp	x29, x30, [sp, #64]
  404e9c:	add	sp, sp, #0x50
  404ea0:	ret
  404ea4:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  404ea8:	add	x8, x8, #0x248
  404eac:	ldp	q0, q1, [x8]
  404eb0:	ldr	q2, [x8, #32]
  404eb4:	ldr	x8, [x8, #48]
  404eb8:	mov	x1, x0
  404ebc:	stp	q0, q1, [sp, #-80]!
  404ec0:	ldr	w9, [sp, #12]
  404ec4:	str	x8, [sp, #48]
  404ec8:	mov	x3, sp
  404ecc:	mov	x2, #0xffffffffffffffff    	// #-1
  404ed0:	orr	w8, w9, #0x4000000
  404ed4:	mov	w0, wzr
  404ed8:	stp	x29, x30, [sp, #64]
  404edc:	add	x29, sp, #0x40
  404ee0:	str	q2, [sp, #32]
  404ee4:	str	w8, [sp, #12]
  404ee8:	bl	404abc <__fxstatat@plt+0x35ec>
  404eec:	ldp	x29, x30, [sp, #64]
  404ef0:	add	sp, sp, #0x50
  404ef4:	ret
  404ef8:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  404efc:	add	x8, x8, #0x248
  404f00:	ldp	q0, q1, [x8]
  404f04:	ldr	q2, [x8, #32]
  404f08:	ldr	x8, [x8, #48]
  404f0c:	mov	x2, x1
  404f10:	stp	q0, q1, [sp, #-80]!
  404f14:	ldr	w9, [sp, #12]
  404f18:	mov	x1, x0
  404f1c:	str	x8, [sp, #48]
  404f20:	mov	x3, sp
  404f24:	orr	w8, w9, #0x4000000
  404f28:	mov	w0, wzr
  404f2c:	stp	x29, x30, [sp, #64]
  404f30:	add	x29, sp, #0x40
  404f34:	str	q2, [sp, #32]
  404f38:	str	w8, [sp, #12]
  404f3c:	bl	404abc <__fxstatat@plt+0x35ec>
  404f40:	ldp	x29, x30, [sp, #64]
  404f44:	add	sp, sp, #0x50
  404f48:	ret
  404f4c:	sub	sp, sp, #0x80
  404f50:	movi	v0.2d, #0x0
  404f54:	cmp	w1, #0xa
  404f58:	stp	x29, x30, [sp, #112]
  404f5c:	add	x29, sp, #0x70
  404f60:	str	wzr, [sp, #48]
  404f64:	stp	q0, q0, [sp, #16]
  404f68:	str	q0, [sp]
  404f6c:	b.eq	404fbc <__fxstatat@plt+0x3aec>  // b.none
  404f70:	ldp	q0, q1, [sp]
  404f74:	ldr	w9, [sp, #48]
  404f78:	ldr	q2, [sp, #32]
  404f7c:	mov	x8, x2
  404f80:	stur	q0, [sp, #60]
  404f84:	ldr	w10, [sp, #68]
  404f88:	str	w1, [sp, #56]
  404f8c:	str	w9, [sp, #108]
  404f90:	add	x3, sp, #0x38
  404f94:	orr	w9, w10, #0x4000000
  404f98:	mov	x2, #0xffffffffffffffff    	// #-1
  404f9c:	mov	x1, x8
  404fa0:	stur	q1, [sp, #76]
  404fa4:	stur	q2, [sp, #92]
  404fa8:	str	w9, [sp, #68]
  404fac:	bl	404abc <__fxstatat@plt+0x35ec>
  404fb0:	ldp	x29, x30, [sp, #112]
  404fb4:	add	sp, sp, #0x80
  404fb8:	ret
  404fbc:	bl	401370 <abort@plt>
  404fc0:	sub	sp, sp, #0x50
  404fc4:	adrp	x9, 418000 <__fxstatat@plt+0x16b30>
  404fc8:	add	x9, x9, #0x248
  404fcc:	ldp	q0, q1, [x9]
  404fd0:	ldr	q2, [x9, #32]
  404fd4:	ldr	x9, [x9, #48]
  404fd8:	mov	w10, #0xa                   	// #10
  404fdc:	stp	x29, x30, [sp, #64]
  404fe0:	add	x29, sp, #0x40
  404fe4:	stp	q0, q1, [sp]
  404fe8:	str	q2, [sp, #32]
  404fec:	str	x9, [sp, #48]
  404ff0:	str	w10, [sp]
  404ff4:	cbz	x1, 405020 <__fxstatat@plt+0x3b50>
  404ff8:	cbz	x2, 405020 <__fxstatat@plt+0x3b50>
  404ffc:	mov	x8, x3
  405000:	stp	x1, x2, [sp, #40]
  405004:	mov	x3, sp
  405008:	mov	x2, #0xffffffffffffffff    	// #-1
  40500c:	mov	x1, x8
  405010:	bl	404abc <__fxstatat@plt+0x35ec>
  405014:	ldp	x29, x30, [sp, #64]
  405018:	add	sp, sp, #0x50
  40501c:	ret
  405020:	bl	401370 <abort@plt>
  405024:	sub	sp, sp, #0x50
  405028:	adrp	x9, 418000 <__fxstatat@plt+0x16b30>
  40502c:	add	x9, x9, #0x248
  405030:	ldp	q0, q1, [x9]
  405034:	ldr	x10, [x9, #48]
  405038:	stp	x29, x30, [sp, #64]
  40503c:	add	x29, sp, #0x40
  405040:	stp	q0, q1, [sp]
  405044:	ldr	q0, [x9, #32]
  405048:	mov	w9, #0xa                   	// #10
  40504c:	str	x10, [sp, #48]
  405050:	str	w9, [sp]
  405054:	str	q0, [sp, #32]
  405058:	cbz	x1, 405084 <__fxstatat@plt+0x3bb4>
  40505c:	cbz	x2, 405084 <__fxstatat@plt+0x3bb4>
  405060:	mov	x8, x3
  405064:	stp	x1, x2, [sp, #40]
  405068:	mov	x3, sp
  40506c:	mov	x1, x8
  405070:	mov	x2, x4
  405074:	bl	404abc <__fxstatat@plt+0x35ec>
  405078:	ldp	x29, x30, [sp, #64]
  40507c:	add	sp, sp, #0x50
  405080:	ret
  405084:	bl	401370 <abort@plt>
  405088:	sub	sp, sp, #0x50
  40508c:	adrp	x9, 418000 <__fxstatat@plt+0x16b30>
  405090:	add	x9, x9, #0x248
  405094:	ldp	q0, q1, [x9]
  405098:	ldr	q2, [x9, #32]
  40509c:	ldr	x9, [x9, #48]
  4050a0:	mov	w10, #0xa                   	// #10
  4050a4:	stp	x29, x30, [sp, #64]
  4050a8:	add	x29, sp, #0x40
  4050ac:	stp	q0, q1, [sp]
  4050b0:	str	q2, [sp, #32]
  4050b4:	str	x9, [sp, #48]
  4050b8:	str	w10, [sp]
  4050bc:	cbz	x0, 4050ec <__fxstatat@plt+0x3c1c>
  4050c0:	cbz	x1, 4050ec <__fxstatat@plt+0x3c1c>
  4050c4:	mov	x8, x2
  4050c8:	stp	x0, x1, [sp, #40]
  4050cc:	mov	x3, sp
  4050d0:	mov	x2, #0xffffffffffffffff    	// #-1
  4050d4:	mov	w0, wzr
  4050d8:	mov	x1, x8
  4050dc:	bl	404abc <__fxstatat@plt+0x35ec>
  4050e0:	ldp	x29, x30, [sp, #64]
  4050e4:	add	sp, sp, #0x50
  4050e8:	ret
  4050ec:	bl	401370 <abort@plt>
  4050f0:	sub	sp, sp, #0x50
  4050f4:	adrp	x9, 418000 <__fxstatat@plt+0x16b30>
  4050f8:	add	x9, x9, #0x248
  4050fc:	ldp	q0, q1, [x9]
  405100:	ldr	q2, [x9, #32]
  405104:	ldr	x9, [x9, #48]
  405108:	mov	w10, #0xa                   	// #10
  40510c:	stp	x29, x30, [sp, #64]
  405110:	add	x29, sp, #0x40
  405114:	stp	q0, q1, [sp]
  405118:	str	q2, [sp, #32]
  40511c:	str	x9, [sp, #48]
  405120:	str	w10, [sp]
  405124:	cbz	x0, 405154 <__fxstatat@plt+0x3c84>
  405128:	cbz	x1, 405154 <__fxstatat@plt+0x3c84>
  40512c:	mov	x8, x3
  405130:	stp	x0, x1, [sp, #40]
  405134:	mov	x3, sp
  405138:	mov	w0, wzr
  40513c:	mov	x1, x2
  405140:	mov	x2, x8
  405144:	bl	404abc <__fxstatat@plt+0x35ec>
  405148:	ldp	x29, x30, [sp, #64]
  40514c:	add	sp, sp, #0x50
  405150:	ret
  405154:	bl	401370 <abort@plt>
  405158:	adrp	x3, 418000 <__fxstatat@plt+0x16b30>
  40515c:	add	x3, x3, #0x1a8
  405160:	b	404abc <__fxstatat@plt+0x35ec>
  405164:	adrp	x3, 418000 <__fxstatat@plt+0x16b30>
  405168:	mov	x2, x1
  40516c:	add	x3, x3, #0x1a8
  405170:	mov	x1, x0
  405174:	mov	w0, wzr
  405178:	b	404abc <__fxstatat@plt+0x35ec>
  40517c:	adrp	x3, 418000 <__fxstatat@plt+0x16b30>
  405180:	add	x3, x3, #0x1a8
  405184:	mov	x2, #0xffffffffffffffff    	// #-1
  405188:	b	404abc <__fxstatat@plt+0x35ec>
  40518c:	adrp	x3, 418000 <__fxstatat@plt+0x16b30>
  405190:	add	x3, x3, #0x1a8
  405194:	mov	x2, #0xffffffffffffffff    	// #-1
  405198:	mov	x1, x0
  40519c:	mov	w0, wzr
  4051a0:	b	404abc <__fxstatat@plt+0x35ec>
  4051a4:	mov	x8, x0
  4051a8:	mov	w0, #0xffffff9c            	// #-100
  4051ac:	mov	w2, #0xffffff9c            	// #-100
  4051b0:	mov	x3, x1
  4051b4:	mov	x1, x8
  4051b8:	b	4051bc <__fxstatat@plt+0x3cec>
  4051bc:	sub	sp, sp, #0x150
  4051c0:	stp	x22, x21, [sp, #304]
  4051c4:	mov	w21, w0
  4051c8:	mov	x0, x1
  4051cc:	stp	x29, x30, [sp, #256]
  4051d0:	stp	x28, x25, [sp, #272]
  4051d4:	stp	x24, x23, [sp, #288]
  4051d8:	stp	x20, x19, [sp, #320]
  4051dc:	add	x29, sp, #0x100
  4051e0:	mov	x20, x3
  4051e4:	mov	w19, w2
  4051e8:	mov	x22, x1
  4051ec:	bl	406058 <__fxstatat@plt+0x4b88>
  4051f0:	mov	x23, x0
  4051f4:	mov	x0, x20
  4051f8:	bl	406058 <__fxstatat@plt+0x4b88>
  4051fc:	mov	x24, x0
  405200:	mov	x0, x23
  405204:	bl	4060b8 <__fxstatat@plt+0x4be8>
  405208:	mov	x25, x0
  40520c:	mov	x0, x24
  405210:	bl	4060b8 <__fxstatat@plt+0x4be8>
  405214:	cmp	x25, x0
  405218:	b.ne	405230 <__fxstatat@plt+0x3d60>  // b.any
  40521c:	mov	x0, x23
  405220:	mov	x1, x24
  405224:	mov	x2, x25
  405228:	bl	401330 <bcmp@plt>
  40522c:	cbz	w0, 405254 <__fxstatat@plt+0x3d84>
  405230:	mov	w19, wzr
  405234:	mov	w0, w19
  405238:	ldp	x20, x19, [sp, #320]
  40523c:	ldp	x22, x21, [sp, #304]
  405240:	ldp	x24, x23, [sp, #288]
  405244:	ldp	x28, x25, [sp, #272]
  405248:	ldp	x29, x30, [sp, #256]
  40524c:	add	sp, sp, #0x150
  405250:	ret
  405254:	mov	x0, x22
  405258:	bl	405f4c <__fxstatat@plt+0x4a7c>
  40525c:	mov	x22, x0
  405260:	add	x3, sp, #0x80
  405264:	mov	w4, #0x100                 	// #256
  405268:	mov	w0, wzr
  40526c:	mov	w1, w21
  405270:	mov	x2, x22
  405274:	bl	4014d0 <__fxstatat@plt>
  405278:	cbz	w0, 405298 <__fxstatat@plt+0x3dc8>
  40527c:	bl	4014a0 <__errno_location@plt>
  405280:	ldr	w1, [x0]
  405284:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  405288:	add	x2, x2, #0xccd
  40528c:	mov	w0, #0x1                   	// #1
  405290:	mov	x3, x22
  405294:	bl	401240 <error@plt>
  405298:	mov	x0, x22
  40529c:	bl	401400 <free@plt>
  4052a0:	mov	x0, x20
  4052a4:	bl	405f4c <__fxstatat@plt+0x4a7c>
  4052a8:	mov	x20, x0
  4052ac:	mov	x3, sp
  4052b0:	mov	w4, #0x100                 	// #256
  4052b4:	mov	w0, wzr
  4052b8:	mov	w1, w19
  4052bc:	mov	x2, x20
  4052c0:	bl	4014d0 <__fxstatat@plt>
  4052c4:	cbz	w0, 4052e4 <__fxstatat@plt+0x3e14>
  4052c8:	bl	4014a0 <__errno_location@plt>
  4052cc:	ldr	w1, [x0]
  4052d0:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  4052d4:	add	x2, x2, #0xccd
  4052d8:	mov	w0, #0x1                   	// #1
  4052dc:	mov	x3, x20
  4052e0:	bl	401240 <error@plt>
  4052e4:	ldp	x11, x8, [sp]
  4052e8:	ldp	x10, x9, [sp, #128]
  4052ec:	mov	x0, x20
  4052f0:	cmp	x9, x8
  4052f4:	cset	w8, eq  // eq = none
  4052f8:	cmp	x10, x11
  4052fc:	cset	w9, eq  // eq = none
  405300:	and	w19, w8, w9
  405304:	bl	401400 <free@plt>
  405308:	b	405234 <__fxstatat@plt+0x3d64>
  40530c:	sub	sp, sp, #0x50
  405310:	str	x21, [sp, #48]
  405314:	stp	x20, x19, [sp, #64]
  405318:	mov	x21, x5
  40531c:	mov	x20, x4
  405320:	mov	x5, x3
  405324:	mov	x4, x2
  405328:	mov	x19, x0
  40532c:	stp	x29, x30, [sp, #32]
  405330:	add	x29, sp, #0x20
  405334:	cbz	x1, 405354 <__fxstatat@plt+0x3e84>
  405338:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  40533c:	mov	x3, x1
  405340:	add	x2, x2, #0xf15
  405344:	mov	w1, #0x1                   	// #1
  405348:	mov	x0, x19
  40534c:	bl	4013c0 <__fprintf_chk@plt>
  405350:	b	405370 <__fxstatat@plt+0x3ea0>
  405354:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  405358:	add	x2, x2, #0xf21
  40535c:	mov	w1, #0x1                   	// #1
  405360:	mov	x0, x19
  405364:	mov	x3, x4
  405368:	mov	x4, x5
  40536c:	bl	4013c0 <__fprintf_chk@plt>
  405370:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  405374:	add	x1, x1, #0xf28
  405378:	mov	w2, #0x5                   	// #5
  40537c:	mov	x0, xzr
  405380:	bl	401460 <dcgettext@plt>
  405384:	adrp	x2, 407000 <__fxstatat@plt+0x5b30>
  405388:	mov	x3, x0
  40538c:	add	x2, x2, #0x1f3
  405390:	mov	w1, #0x1                   	// #1
  405394:	mov	w4, #0x7e3                 	// #2019
  405398:	mov	x0, x19
  40539c:	bl	4013c0 <__fprintf_chk@plt>
  4053a0:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4053a4:	add	x1, x1, #0xf2c
  4053a8:	mov	w2, #0x5                   	// #5
  4053ac:	mov	x0, xzr
  4053b0:	bl	401460 <dcgettext@plt>
  4053b4:	mov	x1, x19
  4053b8:	bl	401470 <fputs_unlocked@plt>
  4053bc:	cmp	x21, #0x9
  4053c0:	b.hi	405414 <__fxstatat@plt+0x3f44>  // b.pmore
  4053c4:	adrp	x8, 406000 <__fxstatat@plt+0x4b30>
  4053c8:	add	x8, x8, #0xf0b
  4053cc:	adr	x9, 4053dc <__fxstatat@plt+0x3f0c>
  4053d0:	ldrb	w10, [x8, x21]
  4053d4:	add	x9, x9, x10, lsl #2
  4053d8:	br	x9
  4053dc:	adrp	x1, 406000 <__fxstatat@plt+0x4b30>
  4053e0:	add	x1, x1, #0xff8
  4053e4:	mov	w2, #0x5                   	// #5
  4053e8:	mov	x0, xzr
  4053ec:	bl	401460 <dcgettext@plt>
  4053f0:	ldr	x3, [x20]
  4053f4:	mov	x2, x0
  4053f8:	mov	x0, x19
  4053fc:	ldp	x20, x19, [sp, #64]
  405400:	ldr	x21, [sp, #48]
  405404:	ldp	x29, x30, [sp, #32]
  405408:	mov	w1, #0x1                   	// #1
  40540c:	add	sp, sp, #0x50
  405410:	b	4013c0 <__fprintf_chk@plt>
  405414:	adrp	x1, 407000 <__fxstatat@plt+0x5b30>
  405418:	add	x1, x1, #0x137
  40541c:	b	405578 <__fxstatat@plt+0x40a8>
  405420:	adrp	x1, 407000 <__fxstatat@plt+0x5b30>
  405424:	add	x1, x1, #0x8
  405428:	mov	w2, #0x5                   	// #5
  40542c:	mov	x0, xzr
  405430:	bl	401460 <dcgettext@plt>
  405434:	ldp	x3, x4, [x20]
  405438:	mov	x2, x0
  40543c:	mov	x0, x19
  405440:	ldp	x20, x19, [sp, #64]
  405444:	ldr	x21, [sp, #48]
  405448:	ldp	x29, x30, [sp, #32]
  40544c:	mov	w1, #0x1                   	// #1
  405450:	add	sp, sp, #0x50
  405454:	b	4013c0 <__fprintf_chk@plt>
  405458:	adrp	x1, 407000 <__fxstatat@plt+0x5b30>
  40545c:	add	x1, x1, #0x1f
  405460:	mov	w2, #0x5                   	// #5
  405464:	mov	x0, xzr
  405468:	bl	401460 <dcgettext@plt>
  40546c:	ldp	x3, x4, [x20]
  405470:	ldr	x5, [x20, #16]
  405474:	mov	x2, x0
  405478:	mov	x0, x19
  40547c:	ldp	x20, x19, [sp, #64]
  405480:	ldr	x21, [sp, #48]
  405484:	ldp	x29, x30, [sp, #32]
  405488:	mov	w1, #0x1                   	// #1
  40548c:	add	sp, sp, #0x50
  405490:	b	4013c0 <__fprintf_chk@plt>
  405494:	adrp	x1, 407000 <__fxstatat@plt+0x5b30>
  405498:	add	x1, x1, #0x3b
  40549c:	mov	w2, #0x5                   	// #5
  4054a0:	mov	x0, xzr
  4054a4:	bl	401460 <dcgettext@plt>
  4054a8:	ldp	x3, x4, [x20]
  4054ac:	ldp	x5, x6, [x20, #16]
  4054b0:	mov	x2, x0
  4054b4:	mov	x0, x19
  4054b8:	ldp	x20, x19, [sp, #64]
  4054bc:	ldr	x21, [sp, #48]
  4054c0:	ldp	x29, x30, [sp, #32]
  4054c4:	mov	w1, #0x1                   	// #1
  4054c8:	add	sp, sp, #0x50
  4054cc:	b	4013c0 <__fprintf_chk@plt>
  4054d0:	adrp	x1, 407000 <__fxstatat@plt+0x5b30>
  4054d4:	add	x1, x1, #0x5b
  4054d8:	mov	w2, #0x5                   	// #5
  4054dc:	mov	x0, xzr
  4054e0:	bl	401460 <dcgettext@plt>
  4054e4:	ldp	x3, x4, [x20]
  4054e8:	ldp	x5, x6, [x20, #16]
  4054ec:	ldr	x7, [x20, #32]
  4054f0:	mov	x2, x0
  4054f4:	mov	x0, x19
  4054f8:	ldp	x20, x19, [sp, #64]
  4054fc:	ldr	x21, [sp, #48]
  405500:	ldp	x29, x30, [sp, #32]
  405504:	mov	w1, #0x1                   	// #1
  405508:	add	sp, sp, #0x50
  40550c:	b	4013c0 <__fprintf_chk@plt>
  405510:	adrp	x1, 407000 <__fxstatat@plt+0x5b30>
  405514:	add	x1, x1, #0x7f
  405518:	mov	w2, #0x5                   	// #5
  40551c:	mov	x0, xzr
  405520:	bl	401460 <dcgettext@plt>
  405524:	ldp	x3, x4, [x20]
  405528:	ldp	x5, x6, [x20, #16]
  40552c:	ldp	x7, x8, [x20, #32]
  405530:	mov	x2, x0
  405534:	b	405564 <__fxstatat@plt+0x4094>
  405538:	adrp	x1, 407000 <__fxstatat@plt+0x5b30>
  40553c:	add	x1, x1, #0xa7
  405540:	mov	w2, #0x5                   	// #5
  405544:	mov	x0, xzr
  405548:	bl	401460 <dcgettext@plt>
  40554c:	ldr	x9, [x20, #48]
  405550:	ldp	x3, x4, [x20]
  405554:	ldp	x5, x6, [x20, #16]
  405558:	ldp	x7, x8, [x20, #32]
  40555c:	mov	x2, x0
  405560:	str	x9, [sp, #8]
  405564:	mov	w1, #0x1                   	// #1
  405568:	str	x8, [sp]
  40556c:	b	4055dc <__fxstatat@plt+0x410c>
  405570:	adrp	x1, 407000 <__fxstatat@plt+0x5b30>
  405574:	add	x1, x1, #0x103
  405578:	mov	w2, #0x5                   	// #5
  40557c:	mov	x0, xzr
  405580:	bl	401460 <dcgettext@plt>
  405584:	ldp	x8, x9, [x20, #56]
  405588:	ldp	x3, x4, [x20]
  40558c:	ldp	x5, x6, [x20, #16]
  405590:	ldr	x7, [x20, #32]
  405594:	ldur	q0, [x20, #40]
  405598:	mov	x2, x0
  40559c:	str	x9, [sp, #24]
  4055a0:	b	4055d0 <__fxstatat@plt+0x4100>
  4055a4:	adrp	x1, 407000 <__fxstatat@plt+0x5b30>
  4055a8:	add	x1, x1, #0xd3
  4055ac:	mov	w2, #0x5                   	// #5
  4055b0:	mov	x0, xzr
  4055b4:	bl	401460 <dcgettext@plt>
  4055b8:	ldp	x3, x4, [x20]
  4055bc:	ldp	x5, x6, [x20, #16]
  4055c0:	ldr	x7, [x20, #32]
  4055c4:	ldur	q0, [x20, #40]
  4055c8:	ldr	x8, [x20, #56]
  4055cc:	mov	x2, x0
  4055d0:	str	x8, [sp, #16]
  4055d4:	mov	w1, #0x1                   	// #1
  4055d8:	str	q0, [sp]
  4055dc:	mov	x0, x19
  4055e0:	bl	4013c0 <__fprintf_chk@plt>
  4055e4:	ldp	x20, x19, [sp, #64]
  4055e8:	ldr	x21, [sp, #48]
  4055ec:	ldp	x29, x30, [sp, #32]
  4055f0:	add	sp, sp, #0x50
  4055f4:	ret
  4055f8:	mov	x8, xzr
  4055fc:	ldr	x9, [x4, x8, lsl #3]
  405600:	add	x8, x8, #0x1
  405604:	cbnz	x9, 4055fc <__fxstatat@plt+0x412c>
  405608:	sub	x5, x8, #0x1
  40560c:	b	40530c <__fxstatat@plt+0x3e3c>
  405610:	sub	sp, sp, #0x60
  405614:	stp	x29, x30, [sp, #80]
  405618:	ldr	w9, [x4, #24]
  40561c:	add	x29, sp, #0x50
  405620:	mov	w8, w9
  405624:	tbz	w9, #31, 405658 <__fxstatat@plt+0x4188>
  405628:	add	w8, w9, #0x8
  40562c:	cmn	w9, #0x8
  405630:	str	w8, [x4, #24]
  405634:	b.gt	405658 <__fxstatat@plt+0x4188>
  405638:	ldr	x10, [x4, #8]
  40563c:	sxtw	x9, w9
  405640:	add	x9, x10, x9
  405644:	ldr	x9, [x9]
  405648:	str	x9, [sp]
  40564c:	cbnz	x9, 405670 <__fxstatat@plt+0x41a0>
  405650:	mov	x5, xzr
  405654:	b	405910 <__fxstatat@plt+0x4440>
  405658:	ldr	x9, [x4]
  40565c:	add	x10, x9, #0x8
  405660:	str	x10, [x4]
  405664:	ldr	x9, [x9]
  405668:	str	x9, [sp]
  40566c:	cbz	x9, 405650 <__fxstatat@plt+0x4180>
  405670:	tbnz	w8, #31, 40567c <__fxstatat@plt+0x41ac>
  405674:	mov	w9, w8
  405678:	b	4056a8 <__fxstatat@plt+0x41d8>
  40567c:	add	w9, w8, #0x8
  405680:	cmn	w8, #0x8
  405684:	str	w9, [x4, #24]
  405688:	b.gt	4056a8 <__fxstatat@plt+0x41d8>
  40568c:	ldr	x10, [x4, #8]
  405690:	add	x8, x10, w8, sxtw
  405694:	ldr	x8, [x8]
  405698:	str	x8, [sp, #8]
  40569c:	cbnz	x8, 4056c0 <__fxstatat@plt+0x41f0>
  4056a0:	mov	w5, #0x1                   	// #1
  4056a4:	b	405910 <__fxstatat@plt+0x4440>
  4056a8:	ldr	x8, [x4]
  4056ac:	add	x10, x8, #0x8
  4056b0:	str	x10, [x4]
  4056b4:	ldr	x8, [x8]
  4056b8:	str	x8, [sp, #8]
  4056bc:	cbz	x8, 4056a0 <__fxstatat@plt+0x41d0>
  4056c0:	tbnz	w9, #31, 4056cc <__fxstatat@plt+0x41fc>
  4056c4:	mov	w8, w9
  4056c8:	b	4056f8 <__fxstatat@plt+0x4228>
  4056cc:	add	w8, w9, #0x8
  4056d0:	cmn	w9, #0x8
  4056d4:	str	w8, [x4, #24]
  4056d8:	b.gt	4056f8 <__fxstatat@plt+0x4228>
  4056dc:	ldr	x10, [x4, #8]
  4056e0:	add	x9, x10, w9, sxtw
  4056e4:	ldr	x9, [x9]
  4056e8:	str	x9, [sp, #16]
  4056ec:	cbnz	x9, 405710 <__fxstatat@plt+0x4240>
  4056f0:	mov	w5, #0x2                   	// #2
  4056f4:	b	405910 <__fxstatat@plt+0x4440>
  4056f8:	ldr	x9, [x4]
  4056fc:	add	x10, x9, #0x8
  405700:	str	x10, [x4]
  405704:	ldr	x9, [x9]
  405708:	str	x9, [sp, #16]
  40570c:	cbz	x9, 4056f0 <__fxstatat@plt+0x4220>
  405710:	tbnz	w8, #31, 40571c <__fxstatat@plt+0x424c>
  405714:	mov	w9, w8
  405718:	b	405748 <__fxstatat@plt+0x4278>
  40571c:	add	w9, w8, #0x8
  405720:	cmn	w8, #0x8
  405724:	str	w9, [x4, #24]
  405728:	b.gt	405748 <__fxstatat@plt+0x4278>
  40572c:	ldr	x10, [x4, #8]
  405730:	add	x8, x10, w8, sxtw
  405734:	ldr	x8, [x8]
  405738:	str	x8, [sp, #24]
  40573c:	cbnz	x8, 405760 <__fxstatat@plt+0x4290>
  405740:	mov	w5, #0x3                   	// #3
  405744:	b	405910 <__fxstatat@plt+0x4440>
  405748:	ldr	x8, [x4]
  40574c:	add	x10, x8, #0x8
  405750:	str	x10, [x4]
  405754:	ldr	x8, [x8]
  405758:	str	x8, [sp, #24]
  40575c:	cbz	x8, 405740 <__fxstatat@plt+0x4270>
  405760:	tbnz	w9, #31, 40576c <__fxstatat@plt+0x429c>
  405764:	mov	w8, w9
  405768:	b	405798 <__fxstatat@plt+0x42c8>
  40576c:	add	w8, w9, #0x8
  405770:	cmn	w9, #0x8
  405774:	str	w8, [x4, #24]
  405778:	b.gt	405798 <__fxstatat@plt+0x42c8>
  40577c:	ldr	x10, [x4, #8]
  405780:	add	x9, x10, w9, sxtw
  405784:	ldr	x9, [x9]
  405788:	str	x9, [sp, #32]
  40578c:	cbnz	x9, 4057b0 <__fxstatat@plt+0x42e0>
  405790:	mov	w5, #0x4                   	// #4
  405794:	b	405910 <__fxstatat@plt+0x4440>
  405798:	ldr	x9, [x4]
  40579c:	add	x10, x9, #0x8
  4057a0:	str	x10, [x4]
  4057a4:	ldr	x9, [x9]
  4057a8:	str	x9, [sp, #32]
  4057ac:	cbz	x9, 405790 <__fxstatat@plt+0x42c0>
  4057b0:	tbnz	w8, #31, 4057bc <__fxstatat@plt+0x42ec>
  4057b4:	mov	w9, w8
  4057b8:	b	4057d8 <__fxstatat@plt+0x4308>
  4057bc:	add	w9, w8, #0x8
  4057c0:	cmn	w8, #0x8
  4057c4:	str	w9, [x4, #24]
  4057c8:	b.gt	4057d8 <__fxstatat@plt+0x4308>
  4057cc:	ldr	x10, [x4, #8]
  4057d0:	add	x8, x10, w8, sxtw
  4057d4:	b	4057e4 <__fxstatat@plt+0x4314>
  4057d8:	ldr	x8, [x4]
  4057dc:	add	x10, x8, #0x8
  4057e0:	str	x10, [x4]
  4057e4:	ldr	x8, [x8]
  4057e8:	str	x8, [sp, #40]
  4057ec:	cbz	x8, 4057fc <__fxstatat@plt+0x432c>
  4057f0:	tbnz	w9, #31, 405804 <__fxstatat@plt+0x4334>
  4057f4:	mov	w8, w9
  4057f8:	b	405820 <__fxstatat@plt+0x4350>
  4057fc:	mov	w5, #0x5                   	// #5
  405800:	b	405910 <__fxstatat@plt+0x4440>
  405804:	add	w8, w9, #0x8
  405808:	cmn	w9, #0x8
  40580c:	str	w8, [x4, #24]
  405810:	b.gt	405820 <__fxstatat@plt+0x4350>
  405814:	ldr	x10, [x4, #8]
  405818:	add	x9, x10, w9, sxtw
  40581c:	b	40582c <__fxstatat@plt+0x435c>
  405820:	ldr	x9, [x4]
  405824:	add	x10, x9, #0x8
  405828:	str	x10, [x4]
  40582c:	ldr	x9, [x9]
  405830:	str	x9, [sp, #48]
  405834:	cbz	x9, 405844 <__fxstatat@plt+0x4374>
  405838:	tbnz	w8, #31, 40584c <__fxstatat@plt+0x437c>
  40583c:	mov	w9, w8
  405840:	b	405868 <__fxstatat@plt+0x4398>
  405844:	mov	w5, #0x6                   	// #6
  405848:	b	405910 <__fxstatat@plt+0x4440>
  40584c:	add	w9, w8, #0x8
  405850:	cmn	w8, #0x8
  405854:	str	w9, [x4, #24]
  405858:	b.gt	405868 <__fxstatat@plt+0x4398>
  40585c:	ldr	x10, [x4, #8]
  405860:	add	x8, x10, w8, sxtw
  405864:	b	405874 <__fxstatat@plt+0x43a4>
  405868:	ldr	x8, [x4]
  40586c:	add	x10, x8, #0x8
  405870:	str	x10, [x4]
  405874:	ldr	x8, [x8]
  405878:	str	x8, [sp, #56]
  40587c:	cbz	x8, 40588c <__fxstatat@plt+0x43bc>
  405880:	tbnz	w9, #31, 405894 <__fxstatat@plt+0x43c4>
  405884:	mov	w8, w9
  405888:	b	4058b0 <__fxstatat@plt+0x43e0>
  40588c:	mov	w5, #0x7                   	// #7
  405890:	b	405910 <__fxstatat@plt+0x4440>
  405894:	add	w8, w9, #0x8
  405898:	cmn	w9, #0x8
  40589c:	str	w8, [x4, #24]
  4058a0:	b.gt	4058b0 <__fxstatat@plt+0x43e0>
  4058a4:	ldr	x10, [x4, #8]
  4058a8:	add	x9, x10, w9, sxtw
  4058ac:	b	4058bc <__fxstatat@plt+0x43ec>
  4058b0:	ldr	x9, [x4]
  4058b4:	add	x10, x9, #0x8
  4058b8:	str	x10, [x4]
  4058bc:	ldr	x9, [x9]
  4058c0:	str	x9, [sp, #64]
  4058c4:	cbz	x9, 40590c <__fxstatat@plt+0x443c>
  4058c8:	tbz	w8, #31, 4058e8 <__fxstatat@plt+0x4418>
  4058cc:	add	w9, w8, #0x8
  4058d0:	cmn	w8, #0x8
  4058d4:	str	w9, [x4, #24]
  4058d8:	b.gt	4058e8 <__fxstatat@plt+0x4418>
  4058dc:	ldr	x9, [x4, #8]
  4058e0:	add	x8, x9, w8, sxtw
  4058e4:	b	4058f4 <__fxstatat@plt+0x4424>
  4058e8:	ldr	x8, [x4]
  4058ec:	add	x9, x8, #0x8
  4058f0:	str	x9, [x4]
  4058f4:	ldr	x8, [x8]
  4058f8:	str	x8, [sp, #72]
  4058fc:	cmp	x8, #0x0
  405900:	mov	w8, #0x9                   	// #9
  405904:	cinc	x5, x8, ne  // ne = any
  405908:	b	405910 <__fxstatat@plt+0x4440>
  40590c:	mov	w5, #0x8                   	// #8
  405910:	mov	x4, sp
  405914:	bl	40530c <__fxstatat@plt+0x3e3c>
  405918:	ldp	x29, x30, [sp, #80]
  40591c:	add	sp, sp, #0x60
  405920:	ret
  405924:	sub	sp, sp, #0xf0
  405928:	stp	x29, x30, [sp, #224]
  40592c:	add	x29, sp, #0xe0
  405930:	mov	x8, #0xffffffffffffffe0    	// #-32
  405934:	mov	x9, sp
  405938:	sub	x10, x29, #0x60
  40593c:	movk	x8, #0xff80, lsl #32
  405940:	add	x11, x29, #0x10
  405944:	add	x9, x9, #0x80
  405948:	add	x10, x10, #0x20
  40594c:	stp	x9, x8, [x29, #-16]
  405950:	stp	x11, x10, [x29, #-32]
  405954:	stp	x4, x5, [x29, #-96]
  405958:	stp	x6, x7, [x29, #-80]
  40595c:	stp	q0, q1, [sp]
  405960:	ldp	q0, q1, [x29, #-32]
  405964:	sub	x4, x29, #0x40
  405968:	stp	q2, q3, [sp, #32]
  40596c:	stp	q4, q5, [sp, #64]
  405970:	stp	q6, q7, [sp, #96]
  405974:	stp	q0, q1, [x29, #-64]
  405978:	bl	405610 <__fxstatat@plt+0x4140>
  40597c:	ldp	x29, x30, [sp, #224]
  405980:	add	sp, sp, #0xf0
  405984:	ret
  405988:	stp	x29, x30, [sp, #-16]!
  40598c:	adrp	x1, 407000 <__fxstatat@plt+0x5b30>
  405990:	add	x1, x1, #0x173
  405994:	mov	w2, #0x5                   	// #5
  405998:	mov	x0, xzr
  40599c:	mov	x29, sp
  4059a0:	bl	401460 <dcgettext@plt>
  4059a4:	adrp	x2, 407000 <__fxstatat@plt+0x5b30>
  4059a8:	mov	x1, x0
  4059ac:	add	x2, x2, #0x188
  4059b0:	mov	w0, #0x1                   	// #1
  4059b4:	bl	401300 <__printf_chk@plt>
  4059b8:	adrp	x1, 407000 <__fxstatat@plt+0x5b30>
  4059bc:	add	x1, x1, #0x19e
  4059c0:	mov	w2, #0x5                   	// #5
  4059c4:	mov	x0, xzr
  4059c8:	bl	401460 <dcgettext@plt>
  4059cc:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  4059d0:	adrp	x3, 406000 <__fxstatat@plt+0x4b30>
  4059d4:	mov	x1, x0
  4059d8:	add	x2, x2, #0xabb
  4059dc:	add	x3, x3, #0xb8d
  4059e0:	mov	w0, #0x1                   	// #1
  4059e4:	bl	401300 <__printf_chk@plt>
  4059e8:	adrp	x1, 407000 <__fxstatat@plt+0x5b30>
  4059ec:	add	x1, x1, #0x1b2
  4059f0:	mov	w2, #0x5                   	// #5
  4059f4:	mov	x0, xzr
  4059f8:	bl	401460 <dcgettext@plt>
  4059fc:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  405a00:	ldr	x1, [x8, #536]
  405a04:	ldp	x29, x30, [sp], #16
  405a08:	b	401470 <fputs_unlocked@plt>
  405a0c:	stp	x29, x30, [sp, #-32]!
  405a10:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405a14:	udiv	x8, x8, x1
  405a18:	cmp	x8, x0
  405a1c:	str	x19, [sp, #16]
  405a20:	mov	x29, sp
  405a24:	b.cc	405a48 <__fxstatat@plt+0x4578>  // b.lo, b.ul, b.last
  405a28:	mul	x19, x1, x0
  405a2c:	mov	x0, x19
  405a30:	bl	4012c0 <malloc@plt>
  405a34:	cbz	x19, 405a3c <__fxstatat@plt+0x456c>
  405a38:	cbz	x0, 405a48 <__fxstatat@plt+0x4578>
  405a3c:	ldr	x19, [sp, #16]
  405a40:	ldp	x29, x30, [sp], #32
  405a44:	ret
  405a48:	bl	405d88 <__fxstatat@plt+0x48b8>
  405a4c:	stp	x29, x30, [sp, #-32]!
  405a50:	str	x19, [sp, #16]
  405a54:	mov	x29, sp
  405a58:	mov	x19, x0
  405a5c:	bl	4012c0 <malloc@plt>
  405a60:	cbz	x19, 405a68 <__fxstatat@plt+0x4598>
  405a64:	cbz	x0, 405a74 <__fxstatat@plt+0x45a4>
  405a68:	ldr	x19, [sp, #16]
  405a6c:	ldp	x29, x30, [sp], #32
  405a70:	ret
  405a74:	bl	405d88 <__fxstatat@plt+0x48b8>
  405a78:	stp	x29, x30, [sp, #-32]!
  405a7c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405a80:	udiv	x8, x8, x2
  405a84:	cmp	x8, x1
  405a88:	str	x19, [sp, #16]
  405a8c:	mov	x29, sp
  405a90:	b.cc	405ac8 <__fxstatat@plt+0x45f8>  // b.lo, b.ul, b.last
  405a94:	mul	x19, x2, x1
  405a98:	cbz	x0, 405aac <__fxstatat@plt+0x45dc>
  405a9c:	cbnz	x19, 405aac <__fxstatat@plt+0x45dc>
  405aa0:	bl	401400 <free@plt>
  405aa4:	mov	x0, xzr
  405aa8:	b	405abc <__fxstatat@plt+0x45ec>
  405aac:	mov	x1, x19
  405ab0:	bl	401340 <realloc@plt>
  405ab4:	cbz	x19, 405abc <__fxstatat@plt+0x45ec>
  405ab8:	cbz	x0, 405ac8 <__fxstatat@plt+0x45f8>
  405abc:	ldr	x19, [sp, #16]
  405ac0:	ldp	x29, x30, [sp], #32
  405ac4:	ret
  405ac8:	bl	405d88 <__fxstatat@plt+0x48b8>
  405acc:	stp	x29, x30, [sp, #-32]!
  405ad0:	str	x19, [sp, #16]
  405ad4:	mov	x19, x1
  405ad8:	mov	x29, sp
  405adc:	cbz	x0, 405af0 <__fxstatat@plt+0x4620>
  405ae0:	cbnz	x19, 405af0 <__fxstatat@plt+0x4620>
  405ae4:	bl	401400 <free@plt>
  405ae8:	mov	x0, xzr
  405aec:	b	405b00 <__fxstatat@plt+0x4630>
  405af0:	mov	x1, x19
  405af4:	bl	401340 <realloc@plt>
  405af8:	cbz	x19, 405b00 <__fxstatat@plt+0x4630>
  405afc:	cbz	x0, 405b0c <__fxstatat@plt+0x463c>
  405b00:	ldr	x19, [sp, #16]
  405b04:	ldp	x29, x30, [sp], #32
  405b08:	ret
  405b0c:	bl	405d88 <__fxstatat@plt+0x48b8>
  405b10:	stp	x29, x30, [sp, #-32]!
  405b14:	ldr	x8, [x1]
  405b18:	str	x19, [sp, #16]
  405b1c:	mov	x29, sp
  405b20:	cbz	x0, 405b64 <__fxstatat@plt+0x4694>
  405b24:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  405b28:	movk	x9, #0x5554
  405b2c:	udiv	x9, x9, x2
  405b30:	cmp	x9, x8
  405b34:	b.ls	405ba0 <__fxstatat@plt+0x46d0>  // b.plast
  405b38:	add	x8, x8, x8, lsr #1
  405b3c:	add	x9, x8, #0x1
  405b40:	mul	x8, x9, x2
  405b44:	str	x9, [x1]
  405b48:	cbz	x8, 405ba4 <__fxstatat@plt+0x46d4>
  405b4c:	mov	x1, x8
  405b50:	bl	401340 <realloc@plt>
  405b54:	cbz	x0, 405ba0 <__fxstatat@plt+0x46d0>
  405b58:	ldr	x19, [sp, #16]
  405b5c:	ldp	x29, x30, [sp], #32
  405b60:	ret
  405b64:	cbnz	x8, 405b78 <__fxstatat@plt+0x46a8>
  405b68:	mov	w8, #0x80                  	// #128
  405b6c:	udiv	x8, x8, x2
  405b70:	cmp	x2, #0x80
  405b74:	cinc	x8, x8, hi  // hi = pmore
  405b78:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  405b7c:	udiv	x9, x9, x2
  405b80:	cmp	x9, x8
  405b84:	b.cc	405ba0 <__fxstatat@plt+0x46d0>  // b.lo, b.ul, b.last
  405b88:	mul	x19, x8, x2
  405b8c:	mov	x0, x19
  405b90:	str	x8, [x1]
  405b94:	bl	4012c0 <malloc@plt>
  405b98:	cbz	x19, 405b58 <__fxstatat@plt+0x4688>
  405b9c:	cbnz	x0, 405b58 <__fxstatat@plt+0x4688>
  405ba0:	bl	405d88 <__fxstatat@plt+0x48b8>
  405ba4:	bl	401400 <free@plt>
  405ba8:	mov	x0, xzr
  405bac:	ldr	x19, [sp, #16]
  405bb0:	ldp	x29, x30, [sp], #32
  405bb4:	ret
  405bb8:	stp	x29, x30, [sp, #-32]!
  405bbc:	str	x19, [sp, #16]
  405bc0:	mov	x29, sp
  405bc4:	mov	x19, x0
  405bc8:	bl	4012c0 <malloc@plt>
  405bcc:	cbz	x19, 405bd4 <__fxstatat@plt+0x4704>
  405bd0:	cbz	x0, 405be0 <__fxstatat@plt+0x4710>
  405bd4:	ldr	x19, [sp, #16]
  405bd8:	ldp	x29, x30, [sp], #32
  405bdc:	ret
  405be0:	bl	405d88 <__fxstatat@plt+0x48b8>
  405be4:	stp	x29, x30, [sp, #-16]!
  405be8:	ldr	x8, [x1]
  405bec:	mov	x29, sp
  405bf0:	cbz	x0, 405c24 <__fxstatat@plt+0x4754>
  405bf4:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  405bf8:	movk	x9, #0x5554
  405bfc:	cmp	x8, x9
  405c00:	b.cs	405c68 <__fxstatat@plt+0x4798>  // b.hs, b.nlast
  405c04:	add	x8, x8, x8, lsr #1
  405c08:	adds	x8, x8, #0x1
  405c0c:	str	x8, [x1]
  405c10:	b.eq	405c44 <__fxstatat@plt+0x4774>  // b.none
  405c14:	mov	x1, x8
  405c18:	bl	401340 <realloc@plt>
  405c1c:	cbnz	x0, 405c3c <__fxstatat@plt+0x476c>
  405c20:	b	405c68 <__fxstatat@plt+0x4798>
  405c24:	cbz	x8, 405c54 <__fxstatat@plt+0x4784>
  405c28:	tbnz	x8, #63, 405c68 <__fxstatat@plt+0x4798>
  405c2c:	mov	x0, x8
  405c30:	str	x8, [x1]
  405c34:	bl	4012c0 <malloc@plt>
  405c38:	cbz	x0, 405c68 <__fxstatat@plt+0x4798>
  405c3c:	ldp	x29, x30, [sp], #16
  405c40:	ret
  405c44:	bl	401400 <free@plt>
  405c48:	mov	x0, xzr
  405c4c:	ldp	x29, x30, [sp], #16
  405c50:	ret
  405c54:	mov	w8, #0x80                  	// #128
  405c58:	mov	x0, x8
  405c5c:	str	x8, [x1]
  405c60:	bl	4012c0 <malloc@plt>
  405c64:	cbnz	x0, 405c3c <__fxstatat@plt+0x476c>
  405c68:	bl	405d88 <__fxstatat@plt+0x48b8>
  405c6c:	stp	x29, x30, [sp, #-32]!
  405c70:	stp	x20, x19, [sp, #16]
  405c74:	mov	x29, sp
  405c78:	mov	x19, x0
  405c7c:	bl	4012c0 <malloc@plt>
  405c80:	mov	x20, x0
  405c84:	cbz	x19, 405c8c <__fxstatat@plt+0x47bc>
  405c88:	cbz	x20, 405cac <__fxstatat@plt+0x47dc>
  405c8c:	mov	x0, x20
  405c90:	mov	w1, wzr
  405c94:	mov	x2, x19
  405c98:	bl	401310 <memset@plt>
  405c9c:	mov	x0, x20
  405ca0:	ldp	x20, x19, [sp, #16]
  405ca4:	ldp	x29, x30, [sp], #32
  405ca8:	ret
  405cac:	bl	405d88 <__fxstatat@plt+0x48b8>
  405cb0:	stp	x29, x30, [sp, #-16]!
  405cb4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405cb8:	udiv	x8, x8, x1
  405cbc:	cmp	x8, x0
  405cc0:	mov	x29, sp
  405cc4:	b.cc	405cd8 <__fxstatat@plt+0x4808>  // b.lo, b.ul, b.last
  405cc8:	bl	405e10 <__fxstatat@plt+0x4940>
  405ccc:	cbz	x0, 405cd8 <__fxstatat@plt+0x4808>
  405cd0:	ldp	x29, x30, [sp], #16
  405cd4:	ret
  405cd8:	bl	405d88 <__fxstatat@plt+0x48b8>
  405cdc:	stp	x29, x30, [sp, #-48]!
  405ce0:	stp	x20, x19, [sp, #32]
  405ce4:	mov	x20, x0
  405ce8:	mov	x0, x1
  405cec:	str	x21, [sp, #16]
  405cf0:	mov	x29, sp
  405cf4:	mov	x19, x1
  405cf8:	bl	4012c0 <malloc@plt>
  405cfc:	mov	x21, x0
  405d00:	cbz	x19, 405d08 <__fxstatat@plt+0x4838>
  405d04:	cbz	x21, 405d2c <__fxstatat@plt+0x485c>
  405d08:	mov	x0, x21
  405d0c:	mov	x1, x20
  405d10:	mov	x2, x19
  405d14:	bl	4011e0 <memcpy@plt>
  405d18:	mov	x0, x21
  405d1c:	ldp	x20, x19, [sp, #32]
  405d20:	ldr	x21, [sp, #16]
  405d24:	ldp	x29, x30, [sp], #48
  405d28:	ret
  405d2c:	bl	405d88 <__fxstatat@plt+0x48b8>
  405d30:	stp	x29, x30, [sp, #-48]!
  405d34:	str	x21, [sp, #16]
  405d38:	stp	x20, x19, [sp, #32]
  405d3c:	mov	x29, sp
  405d40:	mov	x19, x0
  405d44:	bl	401220 <strlen@plt>
  405d48:	add	x20, x0, #0x1
  405d4c:	mov	x0, x20
  405d50:	bl	4012c0 <malloc@plt>
  405d54:	mov	x21, x0
  405d58:	cbz	x20, 405d60 <__fxstatat@plt+0x4890>
  405d5c:	cbz	x21, 405d84 <__fxstatat@plt+0x48b4>
  405d60:	mov	x0, x21
  405d64:	mov	x1, x19
  405d68:	mov	x2, x20
  405d6c:	bl	4011e0 <memcpy@plt>
  405d70:	mov	x0, x21
  405d74:	ldp	x20, x19, [sp, #32]
  405d78:	ldr	x21, [sp, #16]
  405d7c:	ldp	x29, x30, [sp], #48
  405d80:	ret
  405d84:	bl	405d88 <__fxstatat@plt+0x48b8>
  405d88:	stp	x29, x30, [sp, #-32]!
  405d8c:	str	x19, [sp, #16]
  405d90:	adrp	x8, 418000 <__fxstatat@plt+0x16b30>
  405d94:	ldr	w19, [x8, #416]
  405d98:	adrp	x1, 407000 <__fxstatat@plt+0x5b30>
  405d9c:	add	x1, x1, #0x222
  405da0:	mov	w2, #0x5                   	// #5
  405da4:	mov	x0, xzr
  405da8:	mov	x29, sp
  405dac:	bl	401460 <dcgettext@plt>
  405db0:	adrp	x2, 406000 <__fxstatat@plt+0x4b30>
  405db4:	mov	x3, x0
  405db8:	add	x2, x2, #0xccd
  405dbc:	mov	w0, w19
  405dc0:	mov	w1, wzr
  405dc4:	bl	401240 <error@plt>
  405dc8:	bl	401370 <abort@plt>
  405dcc:	stp	x29, x30, [sp, #-32]!
  405dd0:	mov	x0, xzr
  405dd4:	mov	x1, xzr
  405dd8:	str	x19, [sp, #16]
  405ddc:	mov	x29, sp
  405de0:	bl	401210 <getcwd@plt>
  405de4:	mov	x19, x0
  405de8:	cbnz	x0, 405dfc <__fxstatat@plt+0x492c>
  405dec:	bl	4014a0 <__errno_location@plt>
  405df0:	ldr	w8, [x0]
  405df4:	cmp	w8, #0xc
  405df8:	b.eq	405e0c <__fxstatat@plt+0x493c>  // b.none
  405dfc:	mov	x0, x19
  405e00:	ldr	x19, [sp, #16]
  405e04:	ldp	x29, x30, [sp], #32
  405e08:	ret
  405e0c:	bl	405d88 <__fxstatat@plt+0x48b8>
  405e10:	mov	x8, x1
  405e14:	mov	w1, #0x1                   	// #1
  405e18:	mov	w9, #0x1                   	// #1
  405e1c:	cbz	x0, 405e54 <__fxstatat@plt+0x4984>
  405e20:	cbz	x8, 405e54 <__fxstatat@plt+0x4984>
  405e24:	umulh	x10, x8, x0
  405e28:	mov	x1, x8
  405e2c:	mov	x9, x0
  405e30:	cbz	x10, 405e54 <__fxstatat@plt+0x4984>
  405e34:	stp	x29, x30, [sp, #-16]!
  405e38:	mov	x29, sp
  405e3c:	bl	4014a0 <__errno_location@plt>
  405e40:	mov	w8, #0xc                   	// #12
  405e44:	str	w8, [x0]
  405e48:	mov	x0, xzr
  405e4c:	ldp	x29, x30, [sp], #16
  405e50:	ret
  405e54:	mov	x0, x9
  405e58:	b	401320 <calloc@plt>
  405e5c:	sub	sp, sp, #0x40
  405e60:	stp	x29, x30, [sp, #16]
  405e64:	add	x29, sp, #0x10
  405e68:	cmp	x0, #0x0
  405e6c:	sub	x8, x29, #0x4
  405e70:	stp	x20, x19, [sp, #48]
  405e74:	csel	x20, x8, x0, eq  // eq = none
  405e78:	mov	x0, x20
  405e7c:	stp	x22, x21, [sp, #32]
  405e80:	mov	x22, x2
  405e84:	mov	x19, x1
  405e88:	bl	4011d0 <mbrtowc@plt>
  405e8c:	mov	x21, x0
  405e90:	cbz	x22, 405eb4 <__fxstatat@plt+0x49e4>
  405e94:	cmn	x21, #0x2
  405e98:	b.cc	405eb4 <__fxstatat@plt+0x49e4>  // b.lo, b.ul, b.last
  405e9c:	mov	w0, wzr
  405ea0:	bl	4060fc <__fxstatat@plt+0x4c2c>
  405ea4:	tbnz	w0, #0, 405eb4 <__fxstatat@plt+0x49e4>
  405ea8:	ldrb	w8, [x19]
  405eac:	mov	w21, #0x1                   	// #1
  405eb0:	str	w8, [x20]
  405eb4:	mov	x0, x21
  405eb8:	ldp	x20, x19, [sp, #48]
  405ebc:	ldp	x22, x21, [sp, #32]
  405ec0:	ldp	x29, x30, [sp, #16]
  405ec4:	add	sp, sp, #0x40
  405ec8:	ret
  405ecc:	stp	x29, x30, [sp, #-48]!
  405ed0:	str	x21, [sp, #16]
  405ed4:	stp	x20, x19, [sp, #32]
  405ed8:	mov	x29, sp
  405edc:	mov	x20, x0
  405ee0:	bl	401280 <__fpending@plt>
  405ee4:	ldr	w21, [x20]
  405ee8:	mov	x19, x0
  405eec:	mov	x0, x20
  405ef0:	bl	4061d4 <__fxstatat@plt+0x4d04>
  405ef4:	mov	w8, w0
  405ef8:	tbnz	w21, #5, 405f2c <__fxstatat@plt+0x4a5c>
  405efc:	cmp	w8, #0x0
  405f00:	csetm	w0, ne  // ne = any
  405f04:	cbnz	x19, 405f1c <__fxstatat@plt+0x4a4c>
  405f08:	cbz	w8, 405f1c <__fxstatat@plt+0x4a4c>
  405f0c:	bl	4014a0 <__errno_location@plt>
  405f10:	ldr	w8, [x0]
  405f14:	cmp	w8, #0x9
  405f18:	csetm	w0, ne  // ne = any
  405f1c:	ldp	x20, x19, [sp, #32]
  405f20:	ldr	x21, [sp, #16]
  405f24:	ldp	x29, x30, [sp], #48
  405f28:	ret
  405f2c:	cbnz	w8, 405f38 <__fxstatat@plt+0x4a68>
  405f30:	bl	4014a0 <__errno_location@plt>
  405f34:	str	wzr, [x0]
  405f38:	mov	w0, #0xffffffff            	// #-1
  405f3c:	ldp	x20, x19, [sp, #32]
  405f40:	ldr	x21, [sp, #16]
  405f44:	ldp	x29, x30, [sp], #48
  405f48:	ret
  405f4c:	stp	x29, x30, [sp, #-16]!
  405f50:	mov	x29, sp
  405f54:	bl	405fc0 <__fxstatat@plt+0x4af0>
  405f58:	cbz	x0, 405f64 <__fxstatat@plt+0x4a94>
  405f5c:	ldp	x29, x30, [sp], #16
  405f60:	ret
  405f64:	bl	405d88 <__fxstatat@plt+0x48b8>
  405f68:	stp	x29, x30, [sp, #-48]!
  405f6c:	str	x21, [sp, #16]
  405f70:	stp	x20, x19, [sp, #32]
  405f74:	mov	x20, x0
  405f78:	ldrb	w8, [x20], #-1
  405f7c:	mov	x29, sp
  405f80:	mov	x19, x0
  405f84:	cmp	w8, #0x2f
  405f88:	cset	w21, eq  // eq = none
  405f8c:	bl	406058 <__fxstatat@plt+0x4b88>
  405f90:	sub	x8, x0, x19
  405f94:	mov	x0, x8
  405f98:	cmp	x8, x21
  405f9c:	b.ls	405fb0 <__fxstatat@plt+0x4ae0>  // b.plast
  405fa0:	ldrb	w8, [x20, x0]
  405fa4:	cmp	w8, #0x2f
  405fa8:	sub	x8, x0, #0x1
  405fac:	b.eq	405f94 <__fxstatat@plt+0x4ac4>  // b.none
  405fb0:	ldp	x20, x19, [sp, #32]
  405fb4:	ldr	x21, [sp, #16]
  405fb8:	ldp	x29, x30, [sp], #48
  405fbc:	ret
  405fc0:	stp	x29, x30, [sp, #-48]!
  405fc4:	stp	x22, x21, [sp, #16]
  405fc8:	stp	x20, x19, [sp, #32]
  405fcc:	mov	x21, x0
  405fd0:	ldrb	w8, [x21], #-1
  405fd4:	mov	x29, sp
  405fd8:	mov	x19, x0
  405fdc:	cmp	w8, #0x2f
  405fe0:	cset	w22, eq  // eq = none
  405fe4:	bl	406058 <__fxstatat@plt+0x4b88>
  405fe8:	sub	x8, x0, x19
  405fec:	mov	x20, x8
  405ff0:	cmp	x8, x22
  405ff4:	b.ls	406008 <__fxstatat@plt+0x4b38>  // b.plast
  405ff8:	ldrb	w8, [x21, x20]
  405ffc:	cmp	w8, #0x2f
  406000:	sub	x8, x20, #0x1
  406004:	b.eq	405fec <__fxstatat@plt+0x4b1c>  // b.none
  406008:	cmp	x20, #0x0
  40600c:	cinc	x8, x20, eq  // eq = none
  406010:	add	x0, x8, #0x1
  406014:	bl	4012c0 <malloc@plt>
  406018:	mov	x21, x0
  40601c:	cbz	x0, 406044 <__fxstatat@plt+0x4b74>
  406020:	mov	x0, x21
  406024:	mov	x1, x19
  406028:	mov	x2, x20
  40602c:	bl	4011e0 <memcpy@plt>
  406030:	cbnz	x20, 406040 <__fxstatat@plt+0x4b70>
  406034:	mov	w8, #0x2e                  	// #46
  406038:	mov	w20, #0x1                   	// #1
  40603c:	strb	w8, [x21]
  406040:	strb	wzr, [x21, x20]
  406044:	mov	x0, x21
  406048:	ldp	x20, x19, [sp, #32]
  40604c:	ldp	x22, x21, [sp, #16]
  406050:	ldp	x29, x30, [sp], #48
  406054:	ret
  406058:	sub	x0, x0, #0x1
  40605c:	ldrb	w10, [x0, #1]!
  406060:	cmp	w10, #0x2f
  406064:	b.eq	40605c <__fxstatat@plt+0x4b8c>  // b.none
  406068:	mov	w8, wzr
  40606c:	mov	x9, x0
  406070:	and	w10, w10, #0xff
  406074:	cmp	w10, #0x2f
  406078:	b.ne	406090 <__fxstatat@plt+0x4bc0>  // b.any
  40607c:	ldrb	w10, [x9, #1]!
  406080:	mov	w8, #0x1                   	// #1
  406084:	and	w10, w10, #0xff
  406088:	cmp	w10, #0x2f
  40608c:	b.eq	40607c <__fxstatat@plt+0x4bac>  // b.none
  406090:	cbz	w10, 4060b4 <__fxstatat@plt+0x4be4>
  406094:	tst	w8, #0x1
  406098:	csel	x0, x9, x0, ne  // ne = any
  40609c:	ldrb	w10, [x9, #1]!
  4060a0:	mov	w8, wzr
  4060a4:	and	w10, w10, #0xff
  4060a8:	cmp	w10, #0x2f
  4060ac:	b.ne	406090 <__fxstatat@plt+0x4bc0>  // b.any
  4060b0:	b	40607c <__fxstatat@plt+0x4bac>
  4060b4:	ret
  4060b8:	stp	x29, x30, [sp, #-32]!
  4060bc:	str	x19, [sp, #16]
  4060c0:	mov	x29, sp
  4060c4:	mov	x19, x0
  4060c8:	bl	401220 <strlen@plt>
  4060cc:	mov	x8, x0
  4060d0:	sub	x9, x19, #0x1
  4060d4:	mov	x0, x8
  4060d8:	cmp	x8, #0x2
  4060dc:	b.cc	4060f0 <__fxstatat@plt+0x4c20>  // b.lo, b.ul, b.last
  4060e0:	ldrb	w8, [x9, x0]
  4060e4:	cmp	w8, #0x2f
  4060e8:	sub	x8, x0, #0x1
  4060ec:	b.eq	4060d4 <__fxstatat@plt+0x4c04>  // b.none
  4060f0:	ldr	x19, [sp, #16]
  4060f4:	ldp	x29, x30, [sp], #32
  4060f8:	ret
  4060fc:	stp	x29, x30, [sp, #-32]!
  406100:	mov	x1, xzr
  406104:	str	x19, [sp, #16]
  406108:	mov	x29, sp
  40610c:	bl	4014c0 <setlocale@plt>
  406110:	cbz	x0, 40613c <__fxstatat@plt+0x4c6c>
  406114:	adrp	x1, 407000 <__fxstatat@plt+0x5b30>
  406118:	add	x1, x1, #0x233
  40611c:	mov	x19, x0
  406120:	bl	4013d0 <strcmp@plt>
  406124:	cbz	w0, 40614c <__fxstatat@plt+0x4c7c>
  406128:	adrp	x1, 407000 <__fxstatat@plt+0x5b30>
  40612c:	add	x1, x1, #0x235
  406130:	mov	x0, x19
  406134:	bl	4013d0 <strcmp@plt>
  406138:	cbz	w0, 40614c <__fxstatat@plt+0x4c7c>
  40613c:	mov	w0, #0x1                   	// #1
  406140:	ldr	x19, [sp, #16]
  406144:	ldp	x29, x30, [sp], #32
  406148:	ret
  40614c:	mov	w0, wzr
  406150:	ldr	x19, [sp, #16]
  406154:	ldp	x29, x30, [sp], #32
  406158:	ret
  40615c:	ldrb	w9, [x0]
  406160:	cbz	w9, 406188 <__fxstatat@plt+0x4cb8>
  406164:	mov	x8, xzr
  406168:	add	x10, x0, #0x1
  40616c:	ror	x8, x8, #55
  406170:	add	x8, x8, w9, uxtb
  406174:	ldrb	w9, [x10], #1
  406178:	cbnz	w9, 40616c <__fxstatat@plt+0x4c9c>
  40617c:	udiv	x9, x8, x1
  406180:	msub	x0, x9, x1, x8
  406184:	ret
  406188:	mov	x8, xzr
  40618c:	udiv	x9, x8, x1
  406190:	msub	x0, x9, x1, x8
  406194:	ret
  406198:	stp	x29, x30, [sp, #-16]!
  40619c:	mov	w0, #0xe                   	// #14
  4061a0:	mov	x29, sp
  4061a4:	bl	4012b0 <nl_langinfo@plt>
  4061a8:	adrp	x8, 406000 <__fxstatat@plt+0x4b30>
  4061ac:	add	x8, x8, #0xff7
  4061b0:	cmp	x0, #0x0
  4061b4:	csel	x8, x8, x0, eq  // eq = none
  4061b8:	ldrb	w9, [x8]
  4061bc:	adrp	x10, 407000 <__fxstatat@plt+0x5b30>
  4061c0:	add	x10, x10, #0x23b
  4061c4:	cmp	w9, #0x0
  4061c8:	csel	x0, x10, x8, eq  // eq = none
  4061cc:	ldp	x29, x30, [sp], #16
  4061d0:	ret
  4061d4:	stp	x29, x30, [sp, #-48]!
  4061d8:	str	x21, [sp, #16]
  4061dc:	stp	x20, x19, [sp, #32]
  4061e0:	mov	x29, sp
  4061e4:	mov	x19, x0
  4061e8:	bl	401290 <fileno@plt>
  4061ec:	tbnz	w0, #31, 406254 <__fxstatat@plt+0x4d84>
  4061f0:	mov	x0, x19
  4061f4:	bl	401480 <__freading@plt>
  4061f8:	cbz	w0, 406218 <__fxstatat@plt+0x4d48>
  4061fc:	mov	x0, x19
  406200:	bl	401290 <fileno@plt>
  406204:	mov	w2, #0x1                   	// #1
  406208:	mov	x1, xzr
  40620c:	bl	401270 <lseek@plt>
  406210:	cmn	x0, #0x1
  406214:	b.eq	406254 <__fxstatat@plt+0x4d84>  // b.none
  406218:	mov	x0, x19
  40621c:	bl	406268 <__fxstatat@plt+0x4d98>
  406220:	cbz	w0, 406254 <__fxstatat@plt+0x4d84>
  406224:	bl	4014a0 <__errno_location@plt>
  406228:	ldr	w21, [x0]
  40622c:	mov	x20, x0
  406230:	mov	x0, x19
  406234:	bl	4012a0 <fclose@plt>
  406238:	cbz	w21, 406244 <__fxstatat@plt+0x4d74>
  40623c:	mov	w0, #0xffffffff            	// #-1
  406240:	str	w21, [x20]
  406244:	ldp	x20, x19, [sp, #32]
  406248:	ldr	x21, [sp, #16]
  40624c:	ldp	x29, x30, [sp], #48
  406250:	ret
  406254:	mov	x0, x19
  406258:	ldp	x20, x19, [sp, #32]
  40625c:	ldr	x21, [sp, #16]
  406260:	ldp	x29, x30, [sp], #48
  406264:	b	4012a0 <fclose@plt>
  406268:	stp	x29, x30, [sp, #-32]!
  40626c:	str	x19, [sp, #16]
  406270:	mov	x19, x0
  406274:	mov	x29, sp
  406278:	cbz	x0, 4062a0 <__fxstatat@plt+0x4dd0>
  40627c:	mov	x0, x19
  406280:	bl	401480 <__freading@plt>
  406284:	cbz	w0, 4062a0 <__fxstatat@plt+0x4dd0>
  406288:	ldrb	w8, [x19, #1]
  40628c:	tbz	w8, #0, 4062a0 <__fxstatat@plt+0x4dd0>
  406290:	mov	w2, #0x1                   	// #1
  406294:	mov	x0, x19
  406298:	mov	x1, xzr
  40629c:	bl	4062b0 <__fxstatat@plt+0x4de0>
  4062a0:	mov	x0, x19
  4062a4:	ldr	x19, [sp, #16]
  4062a8:	ldp	x29, x30, [sp], #32
  4062ac:	b	401440 <fflush@plt>
  4062b0:	stp	x29, x30, [sp, #-48]!
  4062b4:	str	x21, [sp, #16]
  4062b8:	stp	x20, x19, [sp, #32]
  4062bc:	ldp	x9, x8, [x0, #8]
  4062c0:	mov	w20, w2
  4062c4:	mov	x19, x0
  4062c8:	mov	x21, x1
  4062cc:	cmp	x8, x9
  4062d0:	mov	x29, sp
  4062d4:	b.ne	4062ec <__fxstatat@plt+0x4e1c>  // b.any
  4062d8:	ldp	x9, x8, [x19, #32]
  4062dc:	cmp	x8, x9
  4062e0:	b.ne	4062ec <__fxstatat@plt+0x4e1c>  // b.any
  4062e4:	ldr	x8, [x19, #72]
  4062e8:	cbz	x8, 406308 <__fxstatat@plt+0x4e38>
  4062ec:	mov	x0, x19
  4062f0:	mov	x1, x21
  4062f4:	mov	w2, w20
  4062f8:	ldp	x20, x19, [sp, #32]
  4062fc:	ldr	x21, [sp, #16]
  406300:	ldp	x29, x30, [sp], #48
  406304:	b	4013f0 <fseeko@plt>
  406308:	mov	x0, x19
  40630c:	bl	401290 <fileno@plt>
  406310:	mov	x1, x21
  406314:	mov	w2, w20
  406318:	bl	401270 <lseek@plt>
  40631c:	cmn	x0, #0x1
  406320:	b.eq	40633c <__fxstatat@plt+0x4e6c>  // b.none
  406324:	ldr	w9, [x19]
  406328:	mov	x8, x0
  40632c:	mov	w0, wzr
  406330:	str	x8, [x19, #144]
  406334:	and	w9, w9, #0xffffffef
  406338:	str	w9, [x19]
  40633c:	ldp	x20, x19, [sp, #32]
  406340:	ldr	x21, [sp, #16]
  406344:	ldp	x29, x30, [sp], #48
  406348:	ret
  40634c:	nop
  406350:	stp	x29, x30, [sp, #-64]!
  406354:	mov	x29, sp
  406358:	stp	x19, x20, [sp, #16]
  40635c:	adrp	x20, 417000 <__fxstatat@plt+0x15b30>
  406360:	add	x20, x20, #0xdf0
  406364:	stp	x21, x22, [sp, #32]
  406368:	adrp	x21, 417000 <__fxstatat@plt+0x15b30>
  40636c:	add	x21, x21, #0xde8
  406370:	sub	x20, x20, x21
  406374:	mov	w22, w0
  406378:	stp	x23, x24, [sp, #48]
  40637c:	mov	x23, x1
  406380:	mov	x24, x2
  406384:	bl	401190 <mbrtowc@plt-0x40>
  406388:	cmp	xzr, x20, asr #3
  40638c:	b.eq	4063b8 <__fxstatat@plt+0x4ee8>  // b.none
  406390:	asr	x20, x20, #3
  406394:	mov	x19, #0x0                   	// #0
  406398:	ldr	x3, [x21, x19, lsl #3]
  40639c:	mov	x2, x24
  4063a0:	add	x19, x19, #0x1
  4063a4:	mov	x1, x23
  4063a8:	mov	w0, w22
  4063ac:	blr	x3
  4063b0:	cmp	x20, x19
  4063b4:	b.ne	406398 <__fxstatat@plt+0x4ec8>  // b.any
  4063b8:	ldp	x19, x20, [sp, #16]
  4063bc:	ldp	x21, x22, [sp, #32]
  4063c0:	ldp	x23, x24, [sp, #48]
  4063c4:	ldp	x29, x30, [sp], #64
  4063c8:	ret
  4063cc:	nop
  4063d0:	ret
  4063d4:	nop
  4063d8:	adrp	x2, 418000 <__fxstatat@plt+0x16b30>
  4063dc:	mov	x1, #0x0                   	// #0
  4063e0:	ldr	x2, [x2, #400]
  4063e4:	b	401260 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004063e8 <.fini>:
  4063e8:	stp	x29, x30, [sp, #-16]!
  4063ec:	mov	x29, sp
  4063f0:	ldp	x29, x30, [sp], #16
  4063f4:	ret
