

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 15:47:10 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.083 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.80>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_V_read = call i112 @_ssdm_op_Read.ap_vld.i112P(i112* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 5 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln1117 = trunc i112 %x_V_read to i7" [firmware/myproject.cpp:50]   --->   Operation 6 'trunc' 'trunc_ln1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_1 = call i7 @_ssdm_op_PartSelect.i7.i112.i32.i32(i112 %x_V_read, i32 105, i32 111)" [firmware/myproject.cpp:50]   --->   Operation 7 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln1117_1 = sext i7 %tmp_1 to i15" [firmware/myproject.cpp:50]   --->   Operation 8 'sext' 'sext_ln1117_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_PartSelect.i7.i112.i32.i32(i112 %x_V_read, i32 14, i32 20)" [firmware/myproject.cpp:50]   --->   Operation 9 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%r_V = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %trunc_ln1117, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 10 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i8 %r_V to i15" [firmware/myproject.cpp:50]   --->   Operation 11 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.55ns)   --->   "%r_V_55 = mul i15 %sext_ln1117_1, %sext_ln1116" [firmware/myproject.cpp:50]   --->   Operation 12 'mul' 'r_V_55' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%rhs_V = call i20 @_ssdm_op_BitConcatenate.i20.i15.i5(i15 %r_V_55, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 13 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i7 %trunc_ln1117 to i14" [firmware/myproject.cpp:50]   --->   Operation 14 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i7 %tmp_2 to i14" [firmware/myproject.cpp:50]   --->   Operation 15 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.27ns)   --->   "%r_V_56 = mul i14 %sext_ln1116_1, %sext_ln1118_4" [firmware/myproject.cpp:50]   --->   Operation 16 'mul' 'r_V_56' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %r_V_56, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 17 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i19 %rhs_V_1 to i20" [firmware/myproject.cpp:50]   --->   Operation 18 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.80ns)   --->   "%ret_V = sub i20 %sext_ln728_2, %rhs_V" [firmware/myproject.cpp:50]   --->   Operation 19 'sub' 'ret_V' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Val2_18 = call i7 @_ssdm_op_PartSelect.i7.i112.i32.i32(i112 %x_V_read, i32 98, i32 104)" [firmware/myproject.cpp:50]   --->   Operation 20 'partselect' 'p_Val2_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i7 %p_Val2_18 to i14" [firmware/myproject.cpp:51]   --->   Operation 21 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_4 = call i7 @_ssdm_op_PartSelect.i7.i112.i32.i32(i112 %x_V_read, i32 28, i32 34)" [firmware/myproject.cpp:51]   --->   Operation 22 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_5 = call i7 @_ssdm_op_PartSelect.i7.i112.i32.i32(i112 %x_V_read, i32 21, i32 27)" [firmware/myproject.cpp:52]   --->   Operation 23 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.27ns)   --->   "%mul_ln1118 = mul i14 %sext_ln1118_16, %sext_ln1116_1" [firmware/myproject.cpp:53]   --->   Operation 24 'mul' 'mul_ln1118' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.27ns)   --->   "%r_V_44 = mul i14 %sext_ln1118_16, %sext_ln1118_16" [firmware/myproject.cpp:53]   --->   Operation 25 'mul' 'r_V_44' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1118_38 = sext i14 %r_V_44 to i20" [firmware/myproject.cpp:53]   --->   Operation 26 'sext' 'sext_ln1118_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1118_39 = sext i7 %tmp_2 to i20" [firmware/myproject.cpp:53]   --->   Operation 27 'sext' 'sext_ln1118_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_2 = mul i20 %sext_ln1118_39, %sext_ln1118_38" [firmware/myproject.cpp:53]   --->   Operation 28 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 4.08>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i7 %tmp_1 to i17" [firmware/myproject.cpp:51]   --->   Operation 29 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i7 %tmp_1 to i14" [firmware/myproject.cpp:50]   --->   Operation 30 'sext' 'sext_ln1117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i7 %tmp_2 to i22" [firmware/myproject.cpp:50]   --->   Operation 31 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i7 %tmp_2 to i15" [firmware/myproject.cpp:50]   --->   Operation 32 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i7 %p_Val2_18 to i11" [firmware/myproject.cpp:50]   --->   Operation 33 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i7 %p_Val2_18 to i10" [firmware/myproject.cpp:50]   --->   Operation 34 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%r_V_20 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %p_Val2_18, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 35 'bitconcatenate' 'r_V_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i9 %r_V_20 to i10" [firmware/myproject.cpp:50]   --->   Operation 36 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.71ns)   --->   "%r_V_57 = sub i10 %sext_ln1118_8, %sext_ln1118_6" [firmware/myproject.cpp:50]   --->   Operation 37 'sub' 'r_V_57' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i20 %ret_V to i21" [firmware/myproject.cpp:50]   --->   Operation 38 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %r_V_57, i10 0)" [firmware/myproject.cpp:50]   --->   Operation 39 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i20 %rhs_V_2 to i21" [firmware/myproject.cpp:50]   --->   Operation 40 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.80ns)   --->   "%ret_V_1 = add i21 %sext_ln703, %sext_ln728_3" [firmware/myproject.cpp:50]   --->   Operation 41 'add' 'ret_V_1' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%r_V_4 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_1, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 42 'bitconcatenate' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i8 %r_V_4 to i15" [firmware/myproject.cpp:50]   --->   Operation 43 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.55ns)   --->   "%r_V_58 = mul i15 %sext_ln1117_1, %sext_ln1116_2" [firmware/myproject.cpp:50]   --->   Operation 44 'mul' 'r_V_58' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i15 %r_V_58 to i22" [firmware/myproject.cpp:50]   --->   Operation 45 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.49ns) (grouped into DSP with root node ret_V_2)   --->   "%r_V_59 = mul i22 %sext_ln1118_1, %sext_ln1116_3" [firmware/myproject.cpp:50]   --->   Operation 46 'mul' 'r_V_59' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i21 %ret_V_1 to i22" [firmware/myproject.cpp:50]   --->   Operation 47 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_2 = add i22 %r_V_59, %sext_ln703_1" [firmware/myproject.cpp:50]   --->   Operation 48 'add' 'ret_V_2' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (1.27ns)   --->   "%r_V_10 = mul i14 %sext_ln1117, %sext_ln1118_4" [firmware/myproject.cpp:50]   --->   Operation 49 'mul' 'r_V_10' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i7 %p_Val2_18 to i17" [firmware/myproject.cpp:51]   --->   Operation 50 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i7 %p_Val2_18 to i15" [firmware/myproject.cpp:51]   --->   Operation 51 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i7 %p_Val2_18 to i16" [firmware/myproject.cpp:51]   --->   Operation 52 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln728_6 = sext i7 %tmp_1 to i21" [firmware/myproject.cpp:51]   --->   Operation 53 'sext' 'sext_ln728_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i9 %r_V_20 to i16" [firmware/myproject.cpp:51]   --->   Operation 54 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.46ns)   --->   "%r_V_22 = mul i16 %sext_ln1118_19, %sext_ln1116_5" [firmware/myproject.cpp:51]   --->   Operation 55 'mul' 'r_V_22' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln728_7 = sext i16 %r_V_22 to i21" [firmware/myproject.cpp:51]   --->   Operation 56 'sext' 'sext_ln728_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_1 = mul i21 %sext_ln728_6, %sext_ln728_7" [firmware/myproject.cpp:51]   --->   Operation 57 'mul' 'mul_ln728_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%r_V_26 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %p_Val2_18, i1 false)" [firmware/myproject.cpp:51]   --->   Operation 58 'bitconcatenate' 'r_V_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i8 %r_V_26 to i11" [firmware/myproject.cpp:51]   --->   Operation 59 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i8 %r_V_26 to i15" [firmware/myproject.cpp:51]   --->   Operation 60 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.55ns)   --->   "%r_V_29 = mul i15 %sext_ln1118_18, %sext_ln1116_6" [firmware/myproject.cpp:51]   --->   Operation 61 'mul' 'r_V_29' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i15 %r_V_29 to i20" [firmware/myproject.cpp:51]   --->   Operation 62 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i7 %tmp_4 to i20" [firmware/myproject.cpp:51]   --->   Operation 63 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_2 = mul i20 %sext_ln1118_23, %sext_ln1118_22" [firmware/myproject.cpp:51]   --->   Operation 64 'mul' 'mul_ln728_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (0.71ns)   --->   "%r_V_63 = add i10 %sext_ln1118_6, %sext_ln1118_8" [firmware/myproject.cpp:51]   --->   Operation 65 'add' 'r_V_63' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i10 %r_V_63 to i16" [firmware/myproject.cpp:51]   --->   Operation 66 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.70ns)   --->   "%mul_ln728_3 = mul i16 %sext_ln1118_19, %sext_ln1118_24" [firmware/myproject.cpp:51]   --->   Operation 67 'mul' 'mul_ln728_3' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.27ns)   --->   "%r_V_64 = mul i14 %sext_ln1117, %sext_ln1118_16" [firmware/myproject.cpp:51]   --->   Operation 68 'mul' 'r_V_64' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i14 %r_V_64 to i19" [firmware/myproject.cpp:51]   --->   Operation 69 'sext' 'sext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i7 %tmp_1 to i19" [firmware/myproject.cpp:51]   --->   Operation 70 'sext' 'sext_ln1118_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_4 = mul i19 %sext_ln1118_26, %sext_ln1118_25" [firmware/myproject.cpp:51]   --->   Operation 71 'mul' 'mul_ln728_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i7 %tmp_4 to i19" [firmware/myproject.cpp:51]   --->   Operation 72 'sext' 'sext_ln1118_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_5 = mul i19 %sext_ln1118_27, %sext_ln1118_25" [firmware/myproject.cpp:51]   --->   Operation 73 'mul' 'mul_ln728_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%r_V_45 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %p_Val2_18, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 74 'bitconcatenate' 'r_V_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i10 %r_V_45 to i11" [firmware/myproject.cpp:51]   --->   Operation 75 'sext' 'sext_ln1118_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into DSP with root node mul_ln728_6)   --->   "%r_V_32 = add i11 %sext_ln1118_5, %sext_ln1118_28" [firmware/myproject.cpp:51]   --->   Operation 76 'add' 'r_V_32' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into DSP with root node mul_ln728_6)   --->   "%sext_ln728_10 = sext i11 %r_V_32 to i17" [firmware/myproject.cpp:51]   --->   Operation 77 'sext' 'sext_ln728_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_6 = mul i17 %sext_ln728, %sext_ln728_10" [firmware/myproject.cpp:51]   --->   Operation 78 'mul' 'mul_ln728_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into DSP with root node mul_ln728_7)   --->   "%r_V_33 = sub i11 %sext_ln1118_28, %sext_ln1118_20" [firmware/myproject.cpp:51]   --->   Operation 79 'sub' 'r_V_33' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into DSP with root node mul_ln728_7)   --->   "%sext_ln728_11 = sext i11 %r_V_33 to i17" [firmware/myproject.cpp:51]   --->   Operation 80 'sext' 'sext_ln728_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln728_13 = sext i7 %tmp_4 to i17" [firmware/myproject.cpp:51]   --->   Operation 81 'sext' 'sext_ln728_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_7 = mul i17 %sext_ln728_13, %sext_ln728_11" [firmware/myproject.cpp:51]   --->   Operation 82 'mul' 'mul_ln728_7' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1118_31 = sext i7 %tmp_5 to i14" [firmware/myproject.cpp:52]   --->   Operation 83 'sext' 'sext_ln1118_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i7 %tmp_5 to i15" [firmware/myproject.cpp:52]   --->   Operation 84 'sext' 'sext_ln1118_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.55ns)   --->   "%r_V_38 = mul i15 %sext_ln1118_32, %sext_ln1116_6" [firmware/myproject.cpp:52]   --->   Operation 85 'mul' 'r_V_38' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i14 %mul_ln1118 to i20" [firmware/myproject.cpp:53]   --->   Operation 86 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i7 %p_Val2_18 to i20" [firmware/myproject.cpp:53]   --->   Operation 87 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.49ns) (grouped into DSP with root node ret_V_9)   --->   "%mul_ln1192_1 = mul i20 %sext_ln1192_10, %sext_ln1192_9" [firmware/myproject.cpp:53]   --->   Operation 88 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 89 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_9 = sub i20 %mul_ln1192_2, %mul_ln1192_1" [firmware/myproject.cpp:53]   --->   Operation 89 'sub' 'ret_V_9' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i10 %r_V_45 to i17" [firmware/myproject.cpp:53]   --->   Operation 90 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.70ns)   --->   "%r_V_68 = mul i17 %sext_ln1118_17, %sext_ln1116_8" [firmware/myproject.cpp:53]   --->   Operation 91 'mul' 'r_V_68' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i20 %ret_V_9 to i22" [firmware/myproject.cpp:53]   --->   Operation 92 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%rhs_V_21 = call i22 @_ssdm_op_BitConcatenate.i22.i17.i5(i17 %r_V_68, i5 0)" [firmware/myproject.cpp:53]   --->   Operation 93 'bitconcatenate' 'rhs_V_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_10 = sub i22 %sext_ln703_3, %rhs_V_21" [firmware/myproject.cpp:53]   --->   Operation 94 'sub' 'ret_V_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%rhs_V_22 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %r_V_64, i5 0)" [firmware/myproject.cpp:53]   --->   Operation 95 'bitconcatenate' 'rhs_V_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln728_16 = sext i19 %rhs_V_22 to i22" [firmware/myproject.cpp:53]   --->   Operation 96 'sext' 'sext_ln728_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%ret_V_11 = add i22 %ret_V_10, %sext_ln728_16" [firmware/myproject.cpp:53]   --->   Operation 97 'add' 'ret_V_11' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 98 [1/1] (1.55ns)   --->   "%r_V_69 = mul i15 %sext_ln1118_2, %sext_ln1116_6" [firmware/myproject.cpp:53]   --->   Operation 98 'mul' 'r_V_69' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%rhs_V_23 = call i20 @_ssdm_op_BitConcatenate.i20.i15.i5(i15 %r_V_69, i5 0)" [firmware/myproject.cpp:53]   --->   Operation 99 'bitconcatenate' 'rhs_V_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln728_17 = sext i20 %rhs_V_23 to i22" [firmware/myproject.cpp:53]   --->   Operation 100 'sext' 'sext_ln728_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_12 = sub i22 %ret_V_11, %sext_ln728_17" [firmware/myproject.cpp:53]   --->   Operation 101 'sub' 'ret_V_12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 102 [1/1] (1.27ns)   --->   "%r_V_70 = mul i14 %sext_ln1118_16, %sext_ln1118_31" [firmware/myproject.cpp:53]   --->   Operation 102 'mul' 'r_V_70' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%rhs_V_24 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %r_V_70, i5 0)" [firmware/myproject.cpp:53]   --->   Operation 103 'bitconcatenate' 'rhs_V_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln728_18 = sext i19 %rhs_V_24 to i22" [firmware/myproject.cpp:53]   --->   Operation 104 'sext' 'sext_ln728_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%ret_V_13 = add i22 %ret_V_12, %sext_ln728_18" [firmware/myproject.cpp:53]   --->   Operation 105 'add' 'ret_V_13' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_15 = sub i19 0, %rhs_V_22" [firmware/myproject.cpp:54]   --->   Operation 106 'sub' 'ret_V_15' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 107 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%ret_V_16 = sub i19 %ret_V_15, %rhs_V_24" [firmware/myproject.cpp:54]   --->   Operation 107 'sub' 'ret_V_16' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 108 [1/1] (0.72ns)   --->   "%r_V_73 = sub i11 %sext_ln1118_28, %sext_ln1118_5" [firmware/myproject.cpp:54]   --->   Operation 108 'sub' 'r_V_73' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i19 %ret_V_16 to i21" [firmware/myproject.cpp:54]   --->   Operation 109 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%rhs_V_30 = call i21 @_ssdm_op_BitConcatenate.i21.i11.i10(i11 %r_V_73, i10 0)" [firmware/myproject.cpp:54]   --->   Operation 110 'bitconcatenate' 'rhs_V_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.81ns)   --->   "%ret_V_17 = add i21 %sext_ln703_4, %rhs_V_30" [firmware/myproject.cpp:54]   --->   Operation 111 'add' 'ret_V_17' <Predicate = true> <Delay = 0.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (1.27ns)   --->   "%r_V_51 = mul i14 %sext_ln1117, %sext_ln1118_31" [firmware/myproject.cpp:54]   --->   Operation 112 'mul' 'r_V_51' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1118_41 = sext i14 %r_V_51 to i19" [firmware/myproject.cpp:54]   --->   Operation 113 'sext' 'sext_ln1118_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1118_42 = sext i7 %tmp_5 to i19" [firmware/myproject.cpp:54]   --->   Operation 114 'sext' 'sext_ln1118_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_12 = mul i19 %sext_ln1118_42, %sext_ln1118_41" [firmware/myproject.cpp:54]   --->   Operation 115 'mul' 'mul_ln728_12' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 116 [1/1] (1.27ns)   --->   "%r_V_53 = mul i14 %sext_ln1118_31, %sext_ln1118_31" [firmware/myproject.cpp:54]   --->   Operation 116 'mul' 'r_V_53' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1118_43 = sext i14 %r_V_53 to i19" [firmware/myproject.cpp:54]   --->   Operation 117 'sext' 'sext_ln1118_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_13 = mul i19 %sext_ln1118_42, %sext_ln1118_43" [firmware/myproject.cpp:54]   --->   Operation 118 'mul' 'mul_ln728_13' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 3.80>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i7 %tmp_2 to i21" [firmware/myproject.cpp:50]   --->   Operation 119 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i7 %tmp_2 to i17" [firmware/myproject.cpp:50]   --->   Operation 120 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i9 %r_V_20 to i12" [firmware/myproject.cpp:50]   --->   Operation 121 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i7 %tmp_1 to i11" [firmware/myproject.cpp:50]   --->   Operation 122 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i7 %tmp_1 to i10" [firmware/myproject.cpp:50]   --->   Operation 123 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i8 %r_V_4 to i11" [firmware/myproject.cpp:50]   --->   Operation 124 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i20 @_ssdm_op_BitConcatenate.i20.i15.i5(i15 %r_V_58, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 125 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i20 %rhs_V_3 to i22" [firmware/myproject.cpp:50]   --->   Operation 126 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.82ns)   --->   "%ret_V_3 = add i22 %ret_V_2, %sext_ln728_4" [firmware/myproject.cpp:50]   --->   Operation 127 'add' 'ret_V_3' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i14 %r_V_10 to i21" [firmware/myproject.cpp:50]   --->   Operation 128 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.49ns) (grouped into DSP with root node ret_V_4)   --->   "%r_V_60 = mul i21 %sext_ln1118, %sext_ln1118_10" [firmware/myproject.cpp:50]   --->   Operation 129 'mul' 'r_V_60' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 130 [1/1] (0.00ns) (grouped into DSP with root node ret_V_4)   --->   "%sext_ln703_2 = sext i21 %r_V_60 to i22" [firmware/myproject.cpp:50]   --->   Operation 130 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_4 = sub i22 %ret_V_3, %sext_ln703_2" [firmware/myproject.cpp:50]   --->   Operation 131 'sub' 'ret_V_4' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%r_V_71 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_1, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 132 'bitconcatenate' 'r_V_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i10 %r_V_71 to i11" [firmware/myproject.cpp:50]   --->   Operation 133 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into DSP with root node mul_ln728)   --->   "%r_V_12 = add i11 %sext_ln1118_11, %sext_ln1118_9" [firmware/myproject.cpp:50]   --->   Operation 134 'add' 'r_V_12' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 135 [1/1] (0.00ns) (grouped into DSP with root node mul_ln728)   --->   "%sext_ln728_5 = sext i11 %r_V_12 to i17" [firmware/myproject.cpp:50]   --->   Operation 135 'sext' 'sext_ln728_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i17 %sext_ln728_1, %sext_ln728_5" [firmware/myproject.cpp:50]   --->   Operation 136 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%rhs_V_4 = call i22 @_ssdm_op_BitConcatenate.i22.i17.i5(i17 %mul_ln728, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 137 'bitconcatenate' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.82ns)   --->   "%sub_ln1192 = sub i22 %ret_V_4, %rhs_V_4" [firmware/myproject.cpp:50]   --->   Operation 138 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i7 %tmp_2 to i10" [firmware/myproject.cpp:50]   --->   Operation 139 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%r_V_2 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_2, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 140 'bitconcatenate' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i9 %r_V_2 to i10" [firmware/myproject.cpp:50]   --->   Operation 141 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%rhs_V_8 = call i26 @_ssdm_op_BitConcatenate.i26.i21.i5(i21 %mul_ln728_1, i5 0)" [firmware/myproject.cpp:51]   --->   Operation 142 'bitconcatenate' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln728_8 = sext i26 %rhs_V_8 to i27" [firmware/myproject.cpp:51]   --->   Operation 143 'sext' 'sext_ln728_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i7 %tmp_4 to i22" [firmware/myproject.cpp:51]   --->   Operation 144 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%rhs_V_9 = call i25 @_ssdm_op_BitConcatenate.i25.i20.i5(i20 %mul_ln728_2, i5 0)" [firmware/myproject.cpp:51]   --->   Operation 145 'bitconcatenate' 'rhs_V_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln728_9 = sext i25 %rhs_V_9 to i27" [firmware/myproject.cpp:51]   --->   Operation 146 'sext' 'sext_ln728_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_6 = sub i27 %sext_ln728_9, %sext_ln728_8" [firmware/myproject.cpp:51]   --->   Operation 147 'sub' 'ret_V_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%rhs_V_10 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %mul_ln728_3, i10 0)" [firmware/myproject.cpp:51]   --->   Operation 148 'bitconcatenate' 'rhs_V_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i26 %rhs_V_10 to i27" [firmware/myproject.cpp:51]   --->   Operation 149 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln1192_3 = add i27 %ret_V_6, %sext_ln1192_2" [firmware/myproject.cpp:51]   --->   Operation 150 'add' 'add_ln1192_3' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%rhs_V_11 = call i24 @_ssdm_op_BitConcatenate.i24.i19.i5(i19 %mul_ln728_4, i5 0)" [firmware/myproject.cpp:51]   --->   Operation 151 'bitconcatenate' 'rhs_V_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i24 %rhs_V_11 to i27" [firmware/myproject.cpp:51]   --->   Operation 152 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_3 = sub i27 %add_ln1192_3, %sext_ln1192_3" [firmware/myproject.cpp:51]   --->   Operation 153 'sub' 'sub_ln1192_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%rhs_V_12 = call i24 @_ssdm_op_BitConcatenate.i24.i19.i5(i19 %mul_ln728_5, i5 0)" [firmware/myproject.cpp:51]   --->   Operation 154 'bitconcatenate' 'rhs_V_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i24 %rhs_V_12 to i27" [firmware/myproject.cpp:51]   --->   Operation 155 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln1192_4 = add i27 %sub_ln1192_3, %sext_ln1192_4" [firmware/myproject.cpp:51]   --->   Operation 156 'add' 'add_ln1192_4' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%rhs_V_13 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %mul_ln728_6, i10 0)" [firmware/myproject.cpp:51]   --->   Operation 157 'bitconcatenate' 'rhs_V_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_5 = add i27 %add_ln1192_4, %rhs_V_13" [firmware/myproject.cpp:51]   --->   Operation 158 'add' 'add_ln1192_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln728_12 = sext i7 %tmp_4 to i16" [firmware/myproject.cpp:53]   --->   Operation 159 'sext' 'sext_ln728_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i7 %tmp_4 to i14" [firmware/myproject.cpp:51]   --->   Operation 160 'sext' 'sext_ln1118_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%rhs_V_14 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %mul_ln728_7, i10 0)" [firmware/myproject.cpp:51]   --->   Operation 161 'bitconcatenate' 'rhs_V_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%sub_ln1192_4 = sub i27 %add_ln1192_5, %rhs_V_14" [firmware/myproject.cpp:51]   --->   Operation 162 'sub' 'sub_ln1192_4' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %p_Val2_18, i4 0)" [firmware/myproject.cpp:51]   --->   Operation 163 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i11 %shl_ln1118_6 to i12" [firmware/myproject.cpp:51]   --->   Operation 164 'sext' 'sext_ln1118_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.73ns)   --->   "%r_V_65 = sub i12 %sext_ln1118_30, %sext_ln1118_7" [firmware/myproject.cpp:51]   --->   Operation 165 'sub' 'r_V_65' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%rhs_V_15 = call i27 @_ssdm_op_BitConcatenate.i27.i12.i15(i12 %r_V_65, i15 0)" [firmware/myproject.cpp:51]   --->   Operation 166 'bitconcatenate' 'rhs_V_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_5 = sub i27 %sub_ln1192_4, %rhs_V_15" [firmware/myproject.cpp:51]   --->   Operation 167 'sub' 'sub_ln1192_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 168 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_7 = add i27 -27262976, %sub_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 168 'add' 'ret_V_7' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i7 @_ssdm_op_PartSelect.i7.i27.i32.i32(i27 %ret_V_7, i32 20, i32 26)" [firmware/myproject.cpp:51]   --->   Operation 169 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln728_14 = sext i7 %tmp_5 to i17" [firmware/myproject.cpp:54]   --->   Operation 170 'sext' 'sext_ln728_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i15 %r_V_38 to i22" [firmware/myproject.cpp:52]   --->   Operation 171 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.49ns) (grouped into DSP with root node sub_ln1192_6)   --->   "%r_V_66 = mul i22 %sext_ln1118_21, %sext_ln1116_7" [firmware/myproject.cpp:52]   --->   Operation 172 'mul' 'r_V_66' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%rhs_V_16 = call i22 @_ssdm_op_BitConcatenate.i22.i7.i15(i7 %p_Val2_18, i15 0)" [firmware/myproject.cpp:52]   --->   Operation 173 'bitconcatenate' 'rhs_V_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln1192_6 = sub i22 %r_V_66, %rhs_V_16" [firmware/myproject.cpp:52]   --->   Operation 174 'sub' 'sub_ln1192_6' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_1, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 175 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1118_33 = sext i9 %shl_ln1118_7 to i10" [firmware/myproject.cpp:52]   --->   Operation 176 'sext' 'sext_ln1118_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns) (grouped into DSP with root node mul_ln728_8)   --->   "%r_V_40 = sub i10 %sext_ln1118_33, %sext_ln700_1" [firmware/myproject.cpp:52]   --->   Operation 177 'sub' 'r_V_40' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 178 [1/1] (0.00ns) (grouped into DSP with root node mul_ln728_8)   --->   "%sext_ln1118_34 = sext i10 %r_V_40 to i16" [firmware/myproject.cpp:52]   --->   Operation 178 'sext' 'sext_ln1118_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln1118_35 = sext i7 %tmp_5 to i16" [firmware/myproject.cpp:52]   --->   Operation 179 'sext' 'sext_ln1118_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_8 = mul i16 %sext_ln1118_35, %sext_ln1118_34" [firmware/myproject.cpp:52]   --->   Operation 180 'mul' 'mul_ln728_8' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%rhs_V_17 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %mul_ln728_8, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 181 'bitconcatenate' 'rhs_V_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i21 %rhs_V_17 to i22" [firmware/myproject.cpp:52]   --->   Operation 182 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_7 = sub i22 %sub_ln1192_6, %sext_ln1192_5" [firmware/myproject.cpp:52]   --->   Operation 183 'sub' 'sub_ln1192_7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 184 [1/1] (0.00ns) (grouped into DSP with root node mul_ln728_9)   --->   "%r_V_41 = sub i10 %sext_ln1118_14, %sext_ln1118_13" [firmware/myproject.cpp:52]   --->   Operation 184 'sub' 'r_V_41' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 185 [1/1] (0.00ns) (grouped into DSP with root node mul_ln728_9)   --->   "%sext_ln1118_36 = sext i10 %r_V_41 to i16" [firmware/myproject.cpp:52]   --->   Operation 185 'sext' 'sext_ln1118_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_9 = mul i16 %sext_ln1118_35, %sext_ln1118_36" [firmware/myproject.cpp:52]   --->   Operation 186 'mul' 'mul_ln728_9' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%rhs_V_18 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %mul_ln728_9, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 187 'bitconcatenate' 'rhs_V_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i21 %rhs_V_18 to i22" [firmware/myproject.cpp:52]   --->   Operation 188 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln1192_7 = add i22 %sub_ln1192_7, %sext_ln1192_6" [firmware/myproject.cpp:52]   --->   Operation 189 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i7 %tmp_5 to i12" [firmware/myproject.cpp:52]   --->   Operation 190 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln1118_37 = sext i7 %tmp_5 to i11" [firmware/myproject.cpp:52]   --->   Operation 191 'sext' 'sext_ln1118_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (1.27ns)   --->   "%r_V_42 = mul i12 11, %sext_ln1192_7" [firmware/myproject.cpp:52]   --->   Operation 192 'mul' 'r_V_42' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln728_15 = sext i12 %r_V_42 to i17" [firmware/myproject.cpp:52]   --->   Operation 193 'sext' 'sext_ln728_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_10 = mul i17 %sext_ln728_14, %sext_ln728_15" [firmware/myproject.cpp:52]   --->   Operation 194 'mul' 'mul_ln728_10' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 195 [1/1] (1.27ns)   --->   "%r_V_67 = mul i14 %sext_ln1118_31, %sext_ln1118_29" [firmware/myproject.cpp:52]   --->   Operation 195 'mul' 'r_V_67' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln728_19 = sext i10 %r_V_57 to i16" [firmware/myproject.cpp:53]   --->   Operation 196 'sext' 'sext_ln728_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (1.70ns)   --->   "%mul_ln728_11 = mul i16 %sext_ln728_12, %sext_ln728_19" [firmware/myproject.cpp:53]   --->   Operation 197 'mul' 'mul_ln728_11' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%rhs_V_25 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %mul_ln728_11, i5 0)" [firmware/myproject.cpp:53]   --->   Operation 198 'bitconcatenate' 'rhs_V_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i21 %rhs_V_25 to i22" [firmware/myproject.cpp:53]   --->   Operation 199 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_12 = add i22 %ret_V_13, %sext_ln1192_11" [firmware/myproject.cpp:53]   --->   Operation 200 'add' 'add_ln1192_12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%rhs_V_26 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %r_V_63, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 201 'bitconcatenate' 'rhs_V_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i20 %rhs_V_26 to i22" [firmware/myproject.cpp:53]   --->   Operation 202 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln1192_13 = add i22 %add_ln1192_12, %sext_ln1192_12" [firmware/myproject.cpp:53]   --->   Operation 203 'add' 'add_ln1192_13' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%rhs_V_27 = call i20 @_ssdm_op_BitConcatenate.i20.i7.i13(i7 %tmp_1, i13 0)" [firmware/myproject.cpp:53]   --->   Operation 204 'bitconcatenate' 'rhs_V_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i20 %rhs_V_27 to i22" [firmware/myproject.cpp:53]   --->   Operation 205 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_11 = sub i22 %add_ln1192_13, %sext_ln1192_13" [firmware/myproject.cpp:53]   --->   Operation 206 'sub' 'sub_ln1192_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%r_V_72 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_5, i3 0)" [firmware/myproject.cpp:53]   --->   Operation 207 'bitconcatenate' 'r_V_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln1118_40 = sext i10 %r_V_72 to i11" [firmware/myproject.cpp:53]   --->   Operation 208 'sext' 'sext_ln1118_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%rhs_V_28 = call i20 @_ssdm_op_BitConcatenate.i20.i7.i13(i7 %tmp_5, i13 0)" [firmware/myproject.cpp:53]   --->   Operation 209 'bitconcatenate' 'rhs_V_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i20 %rhs_V_28 to i22" [firmware/myproject.cpp:53]   --->   Operation 210 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln1192_12 = sub i22 %sub_ln1192_11, %sext_ln1192_14" [firmware/myproject.cpp:53]   --->   Operation 211 'sub' 'sub_ln1192_12' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%rhs_V_29 = call i17 @_ssdm_op_BitConcatenate.i17.i7.i10(i7 %tmp_4, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 212 'bitconcatenate' 'rhs_V_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i17 %rhs_V_29 to i22" [firmware/myproject.cpp:53]   --->   Operation 213 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_13 = sub i22 %sub_ln1192_12, %sext_ln1192_15" [firmware/myproject.cpp:53]   --->   Operation 214 'sub' 'sub_ln1192_13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 215 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%ret_V_14 = add i22 -491520, %sub_ln1192_13" [firmware/myproject.cpp:53]   --->   Operation 215 'add' 'ret_V_14' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i7 @_ssdm_op_PartSelect.i7.i22.i32.i32(i22 %ret_V_14, i32 15, i32 21)" [firmware/myproject.cpp:53]   --->   Operation 216 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%lhs_V = call i26 @_ssdm_op_BitConcatenate.i26.i21.i5(i21 %ret_V_17, i5 0)" [firmware/myproject.cpp:54]   --->   Operation 217 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i26 %lhs_V to i27" [firmware/myproject.cpp:54]   --->   Operation 218 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%rhs_V_31 = call i24 @_ssdm_op_BitConcatenate.i24.i19.i5(i19 %mul_ln728_12, i5 0)" [firmware/myproject.cpp:54]   --->   Operation 219 'bitconcatenate' 'rhs_V_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln728_20 = sext i24 %rhs_V_31 to i27" [firmware/myproject.cpp:54]   --->   Operation 220 'sext' 'sext_ln728_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.84ns)   --->   "%ret_V_18 = add i27 %sext_ln703_5, %sext_ln728_20" [firmware/myproject.cpp:54]   --->   Operation 221 'add' 'ret_V_18' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (0.72ns)   --->   "%r_V_74 = sub i11 %sext_ln1118_11, %sext_ln700" [firmware/myproject.cpp:54]   --->   Operation 222 'sub' 'r_V_74' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%rhs_V_32 = call i26 @_ssdm_op_BitConcatenate.i26.i11.i15(i11 %r_V_74, i15 0)" [firmware/myproject.cpp:54]   --->   Operation 223 'bitconcatenate' 'rhs_V_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln728_21 = sext i26 %rhs_V_32 to i27" [firmware/myproject.cpp:54]   --->   Operation 224 'sext' 'sext_ln728_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_19 = sub i27 %ret_V_18, %sext_ln728_21" [firmware/myproject.cpp:54]   --->   Operation 225 'sub' 'ret_V_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%rhs_V_33 = call i24 @_ssdm_op_BitConcatenate.i24.i19.i5(i19 %mul_ln728_13, i5 0)" [firmware/myproject.cpp:54]   --->   Operation 226 'bitconcatenate' 'rhs_V_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln728_22 = sext i24 %rhs_V_33 to i27" [firmware/myproject.cpp:54]   --->   Operation 227 'sext' 'sext_ln728_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_20 = add i27 %ret_V_19, %sext_ln728_22" [firmware/myproject.cpp:54]   --->   Operation 228 'add' 'ret_V_20' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 229 [1/1] (0.00ns) (grouped into DSP with root node mul_ln728_14)   --->   "%r_V_54 = sub i11 %sext_ln1118_40, %sext_ln1118_37" [firmware/myproject.cpp:54]   --->   Operation 229 'sub' 'r_V_54' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 230 [1/1] (0.00ns) (grouped into DSP with root node mul_ln728_14)   --->   "%sext_ln728_23 = sext i11 %r_V_54 to i17" [firmware/myproject.cpp:54]   --->   Operation 230 'sext' 'sext_ln728_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_14 = mul i17 %sext_ln728_14, %sext_ln728_23" [firmware/myproject.cpp:54]   --->   Operation 231 'mul' 'mul_ln728_14' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%rhs_V_34 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %mul_ln728_14, i10 0)" [firmware/myproject.cpp:54]   --->   Operation 232 'bitconcatenate' 'rhs_V_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_14 = sub i27 %ret_V_20, %rhs_V_34" [firmware/myproject.cpp:54]   --->   Operation 233 'sub' 'sub_ln1192_14' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 234 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_21 = add i27 -13631488, %sub_ln1192_14" [firmware/myproject.cpp:54]   --->   Operation 234 'add' 'ret_V_21' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i7 @_ssdm_op_PartSelect.i7.i27.i32.i32(i27 %ret_V_21, i32 20, i32 26)" [firmware/myproject.cpp:54]   --->   Operation 235 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.85>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i7* %y_4_V), !map !133"   --->   Operation 236 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i7* %y_3_V), !map !139"   --->   Operation 237 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i7* %y_2_V), !map !145"   --->   Operation 238 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i7* %y_1_V), !map !151"   --->   Operation 239 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i7* %y_0_V), !map !157"   --->   Operation 240 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i112* %x_V), !map !163"   --->   Operation 241 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 242 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i112* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 243 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i7* %y_0_V, i7* %y_1_V, i7* %y_2_V, i7* %y_3_V, i7* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 244 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 245 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i7 %tmp_2 to i16" [firmware/myproject.cpp:50]   --->   Operation 246 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i21 @_ssdm_op_BitConcatenate.i21.i7.i14(i7 %tmp_1, i14 0)" [firmware/myproject.cpp:50]   --->   Operation 247 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i21 %rhs_V_5 to i22" [firmware/myproject.cpp:50]   --->   Operation 248 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192 = add i22 %sub_ln1192, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 249 'add' 'add_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i7 %tmp_2 to i12" [firmware/myproject.cpp:50]   --->   Operation 250 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i9 %r_V_2 to i16" [firmware/myproject.cpp:50]   --->   Operation 251 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (1.46ns)   --->   "%r_V_61 = mul i16 %sext_ln1118_3, %sext_ln1116_4" [firmware/myproject.cpp:50]   --->   Operation 252 'mul' 'r_V_61' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %r_V_61, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 253 'bitconcatenate' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i21 %rhs_V_6 to i22" [firmware/myproject.cpp:50]   --->   Operation 254 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln1192_1 = add i22 %add_ln1192, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 255 'add' 'add_ln1192_1' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_2, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 256 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i11 %shl_ln1118_5 to i12" [firmware/myproject.cpp:50]   --->   Operation 257 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.73ns)   --->   "%r_V_62 = add i12 %sext_ln1118_12, %sext_ln1118_15" [firmware/myproject.cpp:50]   --->   Operation 258 'add' 'r_V_62' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%rhs_V_7 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %r_V_62, i10 0)" [firmware/myproject.cpp:50]   --->   Operation 259 'bitconcatenate' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_1 = sub i22 %add_ln1192_1, %rhs_V_7" [firmware/myproject.cpp:50]   --->   Operation 260 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 261 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%ret_V_5 = add i22 -720896, %sub_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 261 'add' 'ret_V_5' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln = call i7 @_ssdm_op_PartSelect.i7.i22.i32.i32(i22 %ret_V_5, i32 15, i32 21)" [firmware/myproject.cpp:50]   --->   Operation 262 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i7P(i7* %y_0_V, i7 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 263 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i7P(i7* %y_1_V, i7 %trunc_ln708_1)" [firmware/myproject.cpp:51]   --->   Operation 264 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%rhs_V_19 = call i22 @_ssdm_op_BitConcatenate.i22.i17.i5(i17 %mul_ln728_10, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 265 'bitconcatenate' 'rhs_V_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_8 = sub i22 %add_ln1192_7, %rhs_V_19" [firmware/myproject.cpp:52]   --->   Operation 266 'sub' 'sub_ln1192_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%rhs_V_20 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %r_V_67, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 267 'bitconcatenate' 'rhs_V_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i19 %rhs_V_20 to i22" [firmware/myproject.cpp:52]   --->   Operation 268 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln1192_9 = sub i22 %sub_ln1192_8, %sext_ln1192_8" [firmware/myproject.cpp:52]   --->   Operation 269 'sub' 'sub_ln1192_9' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 270 [1/1] (1.27ns)   --->   "%mul_ln1192 = mul i12 58, %sext_ln1192_7" [firmware/myproject.cpp:52]   --->   Operation 270 'mul' 'mul_ln1192' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %mul_ln1192, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 271 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_8 = add i22 %sub_ln1192_9, %shl_ln" [firmware/myproject.cpp:52]   --->   Operation 272 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 273 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%ret_V_8 = add i22 -327680, %add_ln1192_8" [firmware/myproject.cpp:52]   --->   Operation 273 'add' 'ret_V_8' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i7 @_ssdm_op_PartSelect.i7.i22.i32.i32(i22 %ret_V_8, i32 15, i32 21)" [firmware/myproject.cpp:52]   --->   Operation 274 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i7P(i7* %y_2_V, i7 %trunc_ln708_2)" [firmware/myproject.cpp:52]   --->   Operation 275 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i7P(i7* %y_3_V, i7 %trunc_ln708_3)" [firmware/myproject.cpp:53]   --->   Operation 276 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i7P(i7* %y_4_V, i7 %trunc_ln708_4)" [firmware/myproject.cpp:54]   --->   Operation 277 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 278 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.8ns
The critical path consists of the following:
	wire read on port 'x_V' (firmware/myproject.cpp:50) [17]  (0 ns)
	'mul' operation ('r.V', firmware/myproject.cpp:53) [204]  (1.27 ns)
	'mul' operation of DSP[207] ('mul_ln1192_2', firmware/myproject.cpp:53) [207]  (2.53 ns)

 <State 2>: 4.08ns
The critical path consists of the following:
	'mul' operation ('r.V', firmware/myproject.cpp:50) [55]  (1.55 ns)
	'mul' operation of DSP[59] ('r.V', firmware/myproject.cpp:50) [57]  (0.494 ns)
	'add' operation of DSP[59] ('ret.V', firmware/myproject.cpp:50) [59]  (2.04 ns)

 <State 3>: 3.8ns
The critical path consists of the following:
	'mul' operation ('r.V', firmware/myproject.cpp:52) [185]  (1.27 ns)
	'mul' operation of DSP[187] ('mul_ln728_10', firmware/myproject.cpp:52) [187]  (2.53 ns)

 <State 4>: 2.85ns
The critical path consists of the following:
	'mul' operation ('r.V', firmware/myproject.cpp:50) [83]  (1.46 ns)
	'add' operation ('add_ln1192_1', firmware/myproject.cpp:50) [86]  (0.696 ns)
	'sub' operation ('sub_ln1192_1', firmware/myproject.cpp:50) [91]  (0 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:50) [92]  (0.696 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
