Release 13.3 Map O.76xd (lin64)
Xilinx Map Application Log File for Design 'fftw_09_2_18_18_cw'

Design Information
------------------
Command Line   : map -o fftw_09_2_18_18_cw_map.ncd -intstyle xflow -detail -ol
high fftw_09_2_18_18_cw.ngd fftw_09_2_18_18_cw.pcf 
Target Device  : xc5vsx95t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Mon Jan 14 13:48:21 2013

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 36 secs 
Total CPU  time at the beginning of Placer: 36 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:c56ba4f) REAL time: 39 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:c56ba4f) REAL time: 40 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c56ba4f) REAL time: 40 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:c56ba4f) REAL time: 40 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:c56ba4f) REAL time: 56 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:c56ba4f) REAL time: 57 secs 

Phase 7.2  Initial Clock and IO Placement
....
Phase 7.2  Initial Clock and IO Placement (Checksum:6347caba) REAL time: 59 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:6347caba) REAL time: 59 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:6347caba) REAL time: 59 secs 

Phase 10.3  Local Placement Optimization
.....
Phase 10.3  Local Placement Optimization (Checksum:ef0fe036) REAL time: 1 mins 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:ef0fe036) REAL time: 1 mins 

Phase 12.8  Global Placement
....................................................................................................................................................................................................
......
.....................................................................................................................................................................................................................
.....................................
.....................................
.....................................
Phase 12.8  Global Placement (Checksum:2ce53909) REAL time: 1 mins 35 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:2ce53909) REAL time: 1 mins 35 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:2ce53909) REAL time: 1 mins 36 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:83f9a7c) REAL time: 1 mins 56 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:83f9a7c) REAL time: 1 mins 57 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:83f9a7c) REAL time: 1 mins 57 secs 

Total REAL time to Placer completion: 1 mins 58 secs 
Total CPU  time to Placer completion: 1 mins 57 secs 
Running post-placement packing...
Writing output files...

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                 6,968 out of  58,880   11%
    Number used as Flip Flops:               6,968
  Number of Slice LUTs:                      7,026 out of  58,880   11%
    Number used as logic:                    6,011 out of  58,880   10%
      Number using O6 output only:           4,216
      Number using O5 output only:           1,552
      Number using O5 and O6:                  243
    Number used as Memory:                     918 out of  24,320    3%
      Number used as Shift Register:           918
        Number using O6 output only:           918
    Number used as exclusive route-thru:        97
  Number of route-thrus:                     1,647
    Number using O6 output only:             1,646
    Number using O5 output only:                 1

Slice Logic Distribution:
  Number of occupied Slices:                 2,457 out of  14,720   16%
  Number of LUT Flip Flop pairs used:        8,399
    Number with an unused Flip Flop:         1,431 out of   8,399   17%
    Number with an unused LUT:               1,373 out of   8,399   16%
    Number of fully used LUT-FF pairs:       5,595 out of   8,399   66%
    Number of unique control sets:              44
    Number of slice register sites lost
      to control set restrictions:              70 out of  58,880    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       157 out of     640   24%

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      27 out of     244   11%
    Number using BlockRAM only:                 27
    Total primitives used:
      Number of 18k BlockRAM used:              34
    Total Memory used (KB):                    612 out of   8,784    6%
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3%
    Number used as BUFGs:                        1
  Number of DSP48Es:                            36 out of     640    5%

Average Fanout of Non-Clock Nets:                2.07

Peak Memory Usage:  1223 MB
Total REAL time to MAP completion:  2 mins 4 secs 
Total CPU time to MAP completion:   2 mins 4 secs 

Mapping completed.
See MAP report file "fftw_09_2_18_18_cw_map.mrp" for details.
