Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb 20 16:16:33 2020
| Host         : AK113-06 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab3_top_control_sets_placed.rpt
| Design       : lab3_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    71 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           11 |
| No           | No                    | Yes                    |              11 |            4 |
| No           | Yes                   | No                     |              28 |           10 |
| Yes          | No                    | No                     |               3 |            1 |
| Yes          | No                    | Yes                    |               9 |            4 |
| Yes          | Yes                   | No                     |              28 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+----------------------------+----------------------------+------------------+----------------+
|       Clock Signal       |        Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+--------------------------+----------------------------+----------------------------+------------------+----------------+
|  mmcm_inst/inst/clk_out1 |                            | u1/u2/HS0                  |                1 |              1 |
|  mmcm_inst/inst/clk_out1 |                            | u1/u2/VS0                  |                1 |              1 |
|  mmcm_inst/inst/clk_out2 |                            | reset_IBUF                 |                1 |              2 |
|  mmcm_inst/inst/clk_out2 | d1/state[1]                |                            |                1 |              3 |
|  mmcm_inst/inst/clk_out1 | u1/vertPos[3]_i_1_n_0      | reset_IBUF                 |                2 |              4 |
|  mmcm_inst/inst/clk_out2 | d1/state[1]                | d1/p_1_in[7]               |                1 |              4 |
|  mmcm_inst/inst/clk_out1 | u1/horPos                  | reset_IBUF                 |                2 |              5 |
|  mmcm_inst/inst/clk_out2 | d1/count_16[4]_i_1_n_0     | d1/p_1_in[15]              |                1 |              5 |
|  mmcm_inst/inst/clk_out2 | d1/state[1]                | d1/p_1_in[15]              |                1 |              8 |
|  u3/clk_en_reg_n_0       |                            |                            |                2 |              8 |
|  mmcm_inst/inst/clk_out1 |                            |                            |                5 |              9 |
|  mmcm_inst/inst/clk_out1 |                            | reset_IBUF                 |                3 |              9 |
|  mmcm_inst/inst/clk_out2 |                            |                            |                4 |              9 |
|  mmcm_inst/inst/clk_out1 |                            | u1/u2/hcounter[10]_i_1_n_0 |                4 |             11 |
|  mmcm_inst/inst/clk_out1 | u1/u2/vcounter[10]_i_2_n_0 | u1/u2/vcounter[10]_i_1_n_0 |                3 |             11 |
|  mmcm_inst/inst/clk_out1 |                            | u3/counter[15]_i_1_n_0     |                4 |             15 |
+--------------------------+----------------------------+----------------------------+------------------+----------------+


