
FEB CAN Bus Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003758  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08003928  08003928  00013928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003998  08003998  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  08003998  08003998  00013998  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080039a0  080039a0  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080039a0  080039a0  000139a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080039a4  080039a4  000139a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  080039a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f8  2000006c  08003a14  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000264  08003a14  00020264  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008ffb  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000195a  00000000  00000000  000290da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000938  00000000  00000000  0002aa38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000705  00000000  00000000  0002b370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000222b7  00000000  00000000  0002ba75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000bae5  00000000  00000000  0004dd2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cc66f  00000000  00000000  00059811  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002d2c  00000000  00000000  00125e80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  00128bac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003910 	.word	0x08003910

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	08003910 	.word	0x08003910

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002c4:	f000 b970 	b.w	80005a8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	460d      	mov	r5, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	460f      	mov	r7, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4694      	mov	ip, r2
 80002f4:	d965      	bls.n	80003c2 <__udivmoddi4+0xe2>
 80002f6:	fab2 f382 	clz	r3, r2
 80002fa:	b143      	cbz	r3, 800030e <__udivmoddi4+0x2e>
 80002fc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000300:	f1c3 0220 	rsb	r2, r3, #32
 8000304:	409f      	lsls	r7, r3
 8000306:	fa20 f202 	lsr.w	r2, r0, r2
 800030a:	4317      	orrs	r7, r2
 800030c:	409c      	lsls	r4, r3
 800030e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000312:	fa1f f58c 	uxth.w	r5, ip
 8000316:	fbb7 f1fe 	udiv	r1, r7, lr
 800031a:	0c22      	lsrs	r2, r4, #16
 800031c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000320:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000324:	fb01 f005 	mul.w	r0, r1, r5
 8000328:	4290      	cmp	r0, r2
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x62>
 800032c:	eb1c 0202 	adds.w	r2, ip, r2
 8000330:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000334:	f080 811c 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000338:	4290      	cmp	r0, r2
 800033a:	f240 8119 	bls.w	8000570 <__udivmoddi4+0x290>
 800033e:	3902      	subs	r1, #2
 8000340:	4462      	add	r2, ip
 8000342:	1a12      	subs	r2, r2, r0
 8000344:	b2a4      	uxth	r4, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000352:	fb00 f505 	mul.w	r5, r0, r5
 8000356:	42a5      	cmp	r5, r4
 8000358:	d90a      	bls.n	8000370 <__udivmoddi4+0x90>
 800035a:	eb1c 0404 	adds.w	r4, ip, r4
 800035e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000362:	f080 8107 	bcs.w	8000574 <__udivmoddi4+0x294>
 8000366:	42a5      	cmp	r5, r4
 8000368:	f240 8104 	bls.w	8000574 <__udivmoddi4+0x294>
 800036c:	4464      	add	r4, ip
 800036e:	3802      	subs	r0, #2
 8000370:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000374:	1b64      	subs	r4, r4, r5
 8000376:	2100      	movs	r1, #0
 8000378:	b11e      	cbz	r6, 8000382 <__udivmoddi4+0xa2>
 800037a:	40dc      	lsrs	r4, r3
 800037c:	2300      	movs	r3, #0
 800037e:	e9c6 4300 	strd	r4, r3, [r6]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d908      	bls.n	800039c <__udivmoddi4+0xbc>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80ed 	beq.w	800056a <__udivmoddi4+0x28a>
 8000390:	2100      	movs	r1, #0
 8000392:	e9c6 0500 	strd	r0, r5, [r6]
 8000396:	4608      	mov	r0, r1
 8000398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039c:	fab3 f183 	clz	r1, r3
 80003a0:	2900      	cmp	r1, #0
 80003a2:	d149      	bne.n	8000438 <__udivmoddi4+0x158>
 80003a4:	42ab      	cmp	r3, r5
 80003a6:	d302      	bcc.n	80003ae <__udivmoddi4+0xce>
 80003a8:	4282      	cmp	r2, r0
 80003aa:	f200 80f8 	bhi.w	800059e <__udivmoddi4+0x2be>
 80003ae:	1a84      	subs	r4, r0, r2
 80003b0:	eb65 0203 	sbc.w	r2, r5, r3
 80003b4:	2001      	movs	r0, #1
 80003b6:	4617      	mov	r7, r2
 80003b8:	2e00      	cmp	r6, #0
 80003ba:	d0e2      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	e9c6 4700 	strd	r4, r7, [r6]
 80003c0:	e7df      	b.n	8000382 <__udivmoddi4+0xa2>
 80003c2:	b902      	cbnz	r2, 80003c6 <__udivmoddi4+0xe6>
 80003c4:	deff      	udf	#255	; 0xff
 80003c6:	fab2 f382 	clz	r3, r2
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8090 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d0:	1a8a      	subs	r2, r1, r2
 80003d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d6:	fa1f fe8c 	uxth.w	lr, ip
 80003da:	2101      	movs	r1, #1
 80003dc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003e0:	fb07 2015 	mls	r0, r7, r5, r2
 80003e4:	0c22      	lsrs	r2, r4, #16
 80003e6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ea:	fb0e f005 	mul.w	r0, lr, r5
 80003ee:	4290      	cmp	r0, r2
 80003f0:	d908      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f2:	eb1c 0202 	adds.w	r2, ip, r2
 80003f6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4290      	cmp	r0, r2
 80003fe:	f200 80cb 	bhi.w	8000598 <__udivmoddi4+0x2b8>
 8000402:	4645      	mov	r5, r8
 8000404:	1a12      	subs	r2, r2, r0
 8000406:	b2a4      	uxth	r4, r4
 8000408:	fbb2 f0f7 	udiv	r0, r2, r7
 800040c:	fb07 2210 	mls	r2, r7, r0, r2
 8000410:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000414:	fb0e fe00 	mul.w	lr, lr, r0
 8000418:	45a6      	cmp	lr, r4
 800041a:	d908      	bls.n	800042e <__udivmoddi4+0x14e>
 800041c:	eb1c 0404 	adds.w	r4, ip, r4
 8000420:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x14c>
 8000426:	45a6      	cmp	lr, r4
 8000428:	f200 80bb 	bhi.w	80005a2 <__udivmoddi4+0x2c2>
 800042c:	4610      	mov	r0, r2
 800042e:	eba4 040e 	sub.w	r4, r4, lr
 8000432:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000436:	e79f      	b.n	8000378 <__udivmoddi4+0x98>
 8000438:	f1c1 0720 	rsb	r7, r1, #32
 800043c:	408b      	lsls	r3, r1
 800043e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000442:	ea4c 0c03 	orr.w	ip, ip, r3
 8000446:	fa05 f401 	lsl.w	r4, r5, r1
 800044a:	fa20 f307 	lsr.w	r3, r0, r7
 800044e:	40fd      	lsrs	r5, r7
 8000450:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000454:	4323      	orrs	r3, r4
 8000456:	fbb5 f8f9 	udiv	r8, r5, r9
 800045a:	fa1f fe8c 	uxth.w	lr, ip
 800045e:	fb09 5518 	mls	r5, r9, r8, r5
 8000462:	0c1c      	lsrs	r4, r3, #16
 8000464:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000468:	fb08 f50e 	mul.w	r5, r8, lr
 800046c:	42a5      	cmp	r5, r4
 800046e:	fa02 f201 	lsl.w	r2, r2, r1
 8000472:	fa00 f001 	lsl.w	r0, r0, r1
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000480:	f080 8088 	bcs.w	8000594 <__udivmoddi4+0x2b4>
 8000484:	42a5      	cmp	r5, r4
 8000486:	f240 8085 	bls.w	8000594 <__udivmoddi4+0x2b4>
 800048a:	f1a8 0802 	sub.w	r8, r8, #2
 800048e:	4464      	add	r4, ip
 8000490:	1b64      	subs	r4, r4, r5
 8000492:	b29d      	uxth	r5, r3
 8000494:	fbb4 f3f9 	udiv	r3, r4, r9
 8000498:	fb09 4413 	mls	r4, r9, r3, r4
 800049c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004a0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ac:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80004b0:	d26c      	bcs.n	800058c <__udivmoddi4+0x2ac>
 80004b2:	45a6      	cmp	lr, r4
 80004b4:	d96a      	bls.n	800058c <__udivmoddi4+0x2ac>
 80004b6:	3b02      	subs	r3, #2
 80004b8:	4464      	add	r4, ip
 80004ba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004be:	fba3 9502 	umull	r9, r5, r3, r2
 80004c2:	eba4 040e 	sub.w	r4, r4, lr
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	46c8      	mov	r8, r9
 80004ca:	46ae      	mov	lr, r5
 80004cc:	d356      	bcc.n	800057c <__udivmoddi4+0x29c>
 80004ce:	d053      	beq.n	8000578 <__udivmoddi4+0x298>
 80004d0:	b156      	cbz	r6, 80004e8 <__udivmoddi4+0x208>
 80004d2:	ebb0 0208 	subs.w	r2, r0, r8
 80004d6:	eb64 040e 	sbc.w	r4, r4, lr
 80004da:	fa04 f707 	lsl.w	r7, r4, r7
 80004de:	40ca      	lsrs	r2, r1
 80004e0:	40cc      	lsrs	r4, r1
 80004e2:	4317      	orrs	r7, r2
 80004e4:	e9c6 7400 	strd	r7, r4, [r6]
 80004e8:	4618      	mov	r0, r3
 80004ea:	2100      	movs	r1, #0
 80004ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004f0:	f1c3 0120 	rsb	r1, r3, #32
 80004f4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004f8:	fa20 f201 	lsr.w	r2, r0, r1
 80004fc:	fa25 f101 	lsr.w	r1, r5, r1
 8000500:	409d      	lsls	r5, r3
 8000502:	432a      	orrs	r2, r5
 8000504:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000508:	fa1f fe8c 	uxth.w	lr, ip
 800050c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000510:	fb07 1510 	mls	r5, r7, r0, r1
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800051a:	fb00 f50e 	mul.w	r5, r0, lr
 800051e:	428d      	cmp	r5, r1
 8000520:	fa04 f403 	lsl.w	r4, r4, r3
 8000524:	d908      	bls.n	8000538 <__udivmoddi4+0x258>
 8000526:	eb1c 0101 	adds.w	r1, ip, r1
 800052a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800052e:	d22f      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000530:	428d      	cmp	r5, r1
 8000532:	d92d      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000534:	3802      	subs	r0, #2
 8000536:	4461      	add	r1, ip
 8000538:	1b49      	subs	r1, r1, r5
 800053a:	b292      	uxth	r2, r2
 800053c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000540:	fb07 1115 	mls	r1, r7, r5, r1
 8000544:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000548:	fb05 f10e 	mul.w	r1, r5, lr
 800054c:	4291      	cmp	r1, r2
 800054e:	d908      	bls.n	8000562 <__udivmoddi4+0x282>
 8000550:	eb1c 0202 	adds.w	r2, ip, r2
 8000554:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000558:	d216      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 800055a:	4291      	cmp	r1, r2
 800055c:	d914      	bls.n	8000588 <__udivmoddi4+0x2a8>
 800055e:	3d02      	subs	r5, #2
 8000560:	4462      	add	r2, ip
 8000562:	1a52      	subs	r2, r2, r1
 8000564:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000568:	e738      	b.n	80003dc <__udivmoddi4+0xfc>
 800056a:	4631      	mov	r1, r6
 800056c:	4630      	mov	r0, r6
 800056e:	e708      	b.n	8000382 <__udivmoddi4+0xa2>
 8000570:	4639      	mov	r1, r7
 8000572:	e6e6      	b.n	8000342 <__udivmoddi4+0x62>
 8000574:	4610      	mov	r0, r2
 8000576:	e6fb      	b.n	8000370 <__udivmoddi4+0x90>
 8000578:	4548      	cmp	r0, r9
 800057a:	d2a9      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 800057c:	ebb9 0802 	subs.w	r8, r9, r2
 8000580:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000584:	3b01      	subs	r3, #1
 8000586:	e7a3      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000588:	4645      	mov	r5, r8
 800058a:	e7ea      	b.n	8000562 <__udivmoddi4+0x282>
 800058c:	462b      	mov	r3, r5
 800058e:	e794      	b.n	80004ba <__udivmoddi4+0x1da>
 8000590:	4640      	mov	r0, r8
 8000592:	e7d1      	b.n	8000538 <__udivmoddi4+0x258>
 8000594:	46d0      	mov	r8, sl
 8000596:	e77b      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000598:	3d02      	subs	r5, #2
 800059a:	4462      	add	r2, ip
 800059c:	e732      	b.n	8000404 <__udivmoddi4+0x124>
 800059e:	4608      	mov	r0, r1
 80005a0:	e70a      	b.n	80003b8 <__udivmoddi4+0xd8>
 80005a2:	4464      	add	r4, ip
 80005a4:	3802      	subs	r0, #2
 80005a6:	e742      	b.n	800042e <__udivmoddi4+0x14e>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b088      	sub	sp, #32
 80005b0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b2:	f000 faf3 	bl	8000b9c <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b6:	f000 f83f 	bl	8000638 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ba:	f000 f8ff 	bl	80007bc <MX_GPIO_Init>
  MX_CAN1_Init();
 80005be:	f000 f89b 	bl	80006f8 <MX_CAN1_Init>
  MX_I2C1_Init();
 80005c2:	f000 f8cd 	bl	8000760 <MX_I2C1_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	// -- reset data buffer
	memset(dataBuffer, 0x00, dlc);
 80005c6:	2308      	movs	r3, #8
 80005c8:	461a      	mov	r2, r3
 80005ca:	2100      	movs	r1, #0
 80005cc:	4814      	ldr	r0, [pc, #80]	; (8000620 <main+0x74>)
 80005ce:	f002 fb3f 	bl	8002c50 <memset>

	// -- receive i2c data from MS4525DO

	// receive with 8 bytes, 1000 ms timeout with MS4525DO address at 0x40 [replace with actual address]
	HAL_I2C_Master_Receive(&hi2c1, slaveAddr, (uint8_t*)dataBuffer, 8, 1000);
 80005d2:	4b14      	ldr	r3, [pc, #80]	; (8000624 <main+0x78>)
 80005d4:	781b      	ldrb	r3, [r3, #0]
 80005d6:	b299      	uxth	r1, r3
 80005d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005dc:	9300      	str	r3, [sp, #0]
 80005de:	2308      	movs	r3, #8
 80005e0:	4a0f      	ldr	r2, [pc, #60]	; (8000620 <main+0x74>)
 80005e2:	4811      	ldr	r0, [pc, #68]	; (8000628 <main+0x7c>)
 80005e4:	f001 f904 	bl	80017f0 <HAL_I2C_Master_Receive>
	HAL_Delay(100);
 80005e8:	2064      	movs	r0, #100	; 0x64
 80005ea:	f000 fb49 	bl	8000c80 <HAL_Delay>

	// --- send data over CAN

	CAN_TxHeaderTypeDef header;

	header.IDE = CAN_ID_STD; // standard CAN message size (11 bits)
 80005ee:	2300      	movs	r3, #0
 80005f0:	60bb      	str	r3, [r7, #8]
	header.StdId = 0x14; // CAN ID = 20
 80005f2:	2314      	movs	r3, #20
 80005f4:	603b      	str	r3, [r7, #0]
	header.RTR = CAN_RTR_DATA; // RTR bit to send a frame
 80005f6:	2300      	movs	r3, #0
 80005f8:	60fb      	str	r3, [r7, #12]
	header.DLC = dlc; // data length code
 80005fa:	2308      	movs	r3, #8
 80005fc:	613b      	str	r3, [r7, #16]

	if (HAL_CAN_AddTxMessage(&hcan1, &header, dataBuffer, &canTxMailbox) != HAL_OK){
 80005fe:	4639      	mov	r1, r7
 8000600:	4b0a      	ldr	r3, [pc, #40]	; (800062c <main+0x80>)
 8000602:	4a07      	ldr	r2, [pc, #28]	; (8000620 <main+0x74>)
 8000604:	480a      	ldr	r0, [pc, #40]	; (8000630 <main+0x84>)
 8000606:	f000 fc5a 	bl	8000ebe <HAL_CAN_AddTxMessage>
 800060a:	4603      	mov	r3, r0
 800060c:	2b00      	cmp	r3, #0
 800060e:	d002      	beq.n	8000616 <main+0x6a>
		printf("ERROR: unable to send CAN message");
 8000610:	4808      	ldr	r0, [pc, #32]	; (8000634 <main+0x88>)
 8000612:	f002 fb0b 	bl	8002c2c <iprintf>
	}

	HAL_Delay(100);
 8000616:	2064      	movs	r0, #100	; 0x64
 8000618:	f000 fb32 	bl	8000c80 <HAL_Delay>
  {
 800061c:	e7d3      	b.n	80005c6 <main+0x1a>
 800061e:	bf00      	nop
 8000620:	20000108 	.word	0x20000108
 8000624:	20000000 	.word	0x20000000
 8000628:	200000b0 	.word	0x200000b0
 800062c:	20000104 	.word	0x20000104
 8000630:	20000088 	.word	0x20000088
 8000634:	08003928 	.word	0x08003928

08000638 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b094      	sub	sp, #80	; 0x50
 800063c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800063e:	f107 031c 	add.w	r3, r7, #28
 8000642:	2234      	movs	r2, #52	; 0x34
 8000644:	2100      	movs	r1, #0
 8000646:	4618      	mov	r0, r3
 8000648:	f002 fb02 	bl	8002c50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800064c:	f107 0308 	add.w	r3, r7, #8
 8000650:	2200      	movs	r2, #0
 8000652:	601a      	str	r2, [r3, #0]
 8000654:	605a      	str	r2, [r3, #4]
 8000656:	609a      	str	r2, [r3, #8]
 8000658:	60da      	str	r2, [r3, #12]
 800065a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800065c:	2300      	movs	r3, #0
 800065e:	607b      	str	r3, [r7, #4]
 8000660:	4b23      	ldr	r3, [pc, #140]	; (80006f0 <SystemClock_Config+0xb8>)
 8000662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000664:	4a22      	ldr	r2, [pc, #136]	; (80006f0 <SystemClock_Config+0xb8>)
 8000666:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800066a:	6413      	str	r3, [r2, #64]	; 0x40
 800066c:	4b20      	ldr	r3, [pc, #128]	; (80006f0 <SystemClock_Config+0xb8>)
 800066e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000670:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000674:	607b      	str	r3, [r7, #4]
 8000676:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000678:	2300      	movs	r3, #0
 800067a:	603b      	str	r3, [r7, #0]
 800067c:	4b1d      	ldr	r3, [pc, #116]	; (80006f4 <SystemClock_Config+0xbc>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000684:	4a1b      	ldr	r2, [pc, #108]	; (80006f4 <SystemClock_Config+0xbc>)
 8000686:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800068a:	6013      	str	r3, [r2, #0]
 800068c:	4b19      	ldr	r3, [pc, #100]	; (80006f4 <SystemClock_Config+0xbc>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000694:	603b      	str	r3, [r7, #0]
 8000696:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000698:	2302      	movs	r3, #2
 800069a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800069c:	2301      	movs	r3, #1
 800069e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006a0:	2310      	movs	r3, #16
 80006a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006a4:	2300      	movs	r3, #0
 80006a6:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006a8:	f107 031c 	add.w	r3, r7, #28
 80006ac:	4618      	mov	r0, r3
 80006ae:	f001 ff6f 	bl	8002590 <HAL_RCC_OscConfig>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d001      	beq.n	80006bc <SystemClock_Config+0x84>
  {
    Error_Handler();
 80006b8:	f000 f8a8 	bl	800080c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006bc:	230f      	movs	r3, #15
 80006be:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006c0:	2300      	movs	r3, #0
 80006c2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c4:	2300      	movs	r3, #0
 80006c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006c8:	2300      	movs	r3, #0
 80006ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006cc:	2300      	movs	r3, #0
 80006ce:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006d0:	f107 0308 	add.w	r3, r7, #8
 80006d4:	2100      	movs	r1, #0
 80006d6:	4618      	mov	r0, r3
 80006d8:	f001 fcaa 	bl	8002030 <HAL_RCC_ClockConfig>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80006e2:	f000 f893 	bl	800080c <Error_Handler>
  }
}
 80006e6:	bf00      	nop
 80006e8:	3750      	adds	r7, #80	; 0x50
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	40023800 	.word	0x40023800
 80006f4:	40007000 	.word	0x40007000

080006f8 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80006fc:	4b16      	ldr	r3, [pc, #88]	; (8000758 <MX_CAN1_Init+0x60>)
 80006fe:	4a17      	ldr	r2, [pc, #92]	; (800075c <MX_CAN1_Init+0x64>)
 8000700:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8000702:	4b15      	ldr	r3, [pc, #84]	; (8000758 <MX_CAN1_Init+0x60>)
 8000704:	2210      	movs	r2, #16
 8000706:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000708:	4b13      	ldr	r3, [pc, #76]	; (8000758 <MX_CAN1_Init+0x60>)
 800070a:	2200      	movs	r2, #0
 800070c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800070e:	4b12      	ldr	r3, [pc, #72]	; (8000758 <MX_CAN1_Init+0x60>)
 8000710:	2200      	movs	r2, #0
 8000712:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000714:	4b10      	ldr	r3, [pc, #64]	; (8000758 <MX_CAN1_Init+0x60>)
 8000716:	2200      	movs	r2, #0
 8000718:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 800071a:	4b0f      	ldr	r3, [pc, #60]	; (8000758 <MX_CAN1_Init+0x60>)
 800071c:	2200      	movs	r2, #0
 800071e:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000720:	4b0d      	ldr	r3, [pc, #52]	; (8000758 <MX_CAN1_Init+0x60>)
 8000722:	2200      	movs	r2, #0
 8000724:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000726:	4b0c      	ldr	r3, [pc, #48]	; (8000758 <MX_CAN1_Init+0x60>)
 8000728:	2200      	movs	r2, #0
 800072a:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800072c:	4b0a      	ldr	r3, [pc, #40]	; (8000758 <MX_CAN1_Init+0x60>)
 800072e:	2200      	movs	r2, #0
 8000730:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000732:	4b09      	ldr	r3, [pc, #36]	; (8000758 <MX_CAN1_Init+0x60>)
 8000734:	2200      	movs	r2, #0
 8000736:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000738:	4b07      	ldr	r3, [pc, #28]	; (8000758 <MX_CAN1_Init+0x60>)
 800073a:	2200      	movs	r2, #0
 800073c:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800073e:	4b06      	ldr	r3, [pc, #24]	; (8000758 <MX_CAN1_Init+0x60>)
 8000740:	2200      	movs	r2, #0
 8000742:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000744:	4804      	ldr	r0, [pc, #16]	; (8000758 <MX_CAN1_Init+0x60>)
 8000746:	f000 fabf 	bl	8000cc8 <HAL_CAN_Init>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d001      	beq.n	8000754 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8000750:	f000 f85c 	bl	800080c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000754:	bf00      	nop
 8000756:	bd80      	pop	{r7, pc}
 8000758:	20000088 	.word	0x20000088
 800075c:	40006400 	.word	0x40006400

08000760 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000764:	4b12      	ldr	r3, [pc, #72]	; (80007b0 <MX_I2C1_Init+0x50>)
 8000766:	4a13      	ldr	r2, [pc, #76]	; (80007b4 <MX_I2C1_Init+0x54>)
 8000768:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800076a:	4b11      	ldr	r3, [pc, #68]	; (80007b0 <MX_I2C1_Init+0x50>)
 800076c:	4a12      	ldr	r2, [pc, #72]	; (80007b8 <MX_I2C1_Init+0x58>)
 800076e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000770:	4b0f      	ldr	r3, [pc, #60]	; (80007b0 <MX_I2C1_Init+0x50>)
 8000772:	2200      	movs	r2, #0
 8000774:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000776:	4b0e      	ldr	r3, [pc, #56]	; (80007b0 <MX_I2C1_Init+0x50>)
 8000778:	2200      	movs	r2, #0
 800077a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800077c:	4b0c      	ldr	r3, [pc, #48]	; (80007b0 <MX_I2C1_Init+0x50>)
 800077e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000782:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000784:	4b0a      	ldr	r3, [pc, #40]	; (80007b0 <MX_I2C1_Init+0x50>)
 8000786:	2200      	movs	r2, #0
 8000788:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800078a:	4b09      	ldr	r3, [pc, #36]	; (80007b0 <MX_I2C1_Init+0x50>)
 800078c:	2200      	movs	r2, #0
 800078e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000790:	4b07      	ldr	r3, [pc, #28]	; (80007b0 <MX_I2C1_Init+0x50>)
 8000792:	2200      	movs	r2, #0
 8000794:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000796:	4b06      	ldr	r3, [pc, #24]	; (80007b0 <MX_I2C1_Init+0x50>)
 8000798:	2200      	movs	r2, #0
 800079a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800079c:	4804      	ldr	r0, [pc, #16]	; (80007b0 <MX_I2C1_Init+0x50>)
 800079e:	f000 fee3 	bl	8001568 <HAL_I2C_Init>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d001      	beq.n	80007ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007a8:	f000 f830 	bl	800080c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007ac:	bf00      	nop
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	200000b0 	.word	0x200000b0
 80007b4:	40005400 	.word	0x40005400
 80007b8:	000186a0 	.word	0x000186a0

080007bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	b083      	sub	sp, #12
 80007c0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007c2:	2300      	movs	r3, #0
 80007c4:	607b      	str	r3, [r7, #4]
 80007c6:	4b10      	ldr	r3, [pc, #64]	; (8000808 <MX_GPIO_Init+0x4c>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ca:	4a0f      	ldr	r2, [pc, #60]	; (8000808 <MX_GPIO_Init+0x4c>)
 80007cc:	f043 0301 	orr.w	r3, r3, #1
 80007d0:	6313      	str	r3, [r2, #48]	; 0x30
 80007d2:	4b0d      	ldr	r3, [pc, #52]	; (8000808 <MX_GPIO_Init+0x4c>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d6:	f003 0301 	and.w	r3, r3, #1
 80007da:	607b      	str	r3, [r7, #4]
 80007dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007de:	2300      	movs	r3, #0
 80007e0:	603b      	str	r3, [r7, #0]
 80007e2:	4b09      	ldr	r3, [pc, #36]	; (8000808 <MX_GPIO_Init+0x4c>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e6:	4a08      	ldr	r2, [pc, #32]	; (8000808 <MX_GPIO_Init+0x4c>)
 80007e8:	f043 0302 	orr.w	r3, r3, #2
 80007ec:	6313      	str	r3, [r2, #48]	; 0x30
 80007ee:	4b06      	ldr	r3, [pc, #24]	; (8000808 <MX_GPIO_Init+0x4c>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f2:	f003 0302 	and.w	r3, r3, #2
 80007f6:	603b      	str	r3, [r7, #0]
 80007f8:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007fa:	bf00      	nop
 80007fc:	370c      	adds	r7, #12
 80007fe:	46bd      	mov	sp, r7
 8000800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000804:	4770      	bx	lr
 8000806:	bf00      	nop
 8000808:	40023800 	.word	0x40023800

0800080c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000810:	b672      	cpsid	i
}
 8000812:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000814:	e7fe      	b.n	8000814 <Error_Handler+0x8>
	...

08000818 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000818:	b480      	push	{r7}
 800081a:	b083      	sub	sp, #12
 800081c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800081e:	2300      	movs	r3, #0
 8000820:	607b      	str	r3, [r7, #4]
 8000822:	4b10      	ldr	r3, [pc, #64]	; (8000864 <HAL_MspInit+0x4c>)
 8000824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000826:	4a0f      	ldr	r2, [pc, #60]	; (8000864 <HAL_MspInit+0x4c>)
 8000828:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800082c:	6453      	str	r3, [r2, #68]	; 0x44
 800082e:	4b0d      	ldr	r3, [pc, #52]	; (8000864 <HAL_MspInit+0x4c>)
 8000830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000832:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000836:	607b      	str	r3, [r7, #4]
 8000838:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800083a:	2300      	movs	r3, #0
 800083c:	603b      	str	r3, [r7, #0]
 800083e:	4b09      	ldr	r3, [pc, #36]	; (8000864 <HAL_MspInit+0x4c>)
 8000840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000842:	4a08      	ldr	r2, [pc, #32]	; (8000864 <HAL_MspInit+0x4c>)
 8000844:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000848:	6413      	str	r3, [r2, #64]	; 0x40
 800084a:	4b06      	ldr	r3, [pc, #24]	; (8000864 <HAL_MspInit+0x4c>)
 800084c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800084e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000852:	603b      	str	r3, [r7, #0]
 8000854:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000856:	bf00      	nop
 8000858:	370c      	adds	r7, #12
 800085a:	46bd      	mov	sp, r7
 800085c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000860:	4770      	bx	lr
 8000862:	bf00      	nop
 8000864:	40023800 	.word	0x40023800

08000868 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b08a      	sub	sp, #40	; 0x28
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000870:	f107 0314 	add.w	r3, r7, #20
 8000874:	2200      	movs	r2, #0
 8000876:	601a      	str	r2, [r3, #0]
 8000878:	605a      	str	r2, [r3, #4]
 800087a:	609a      	str	r2, [r3, #8]
 800087c:	60da      	str	r2, [r3, #12]
 800087e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	4a19      	ldr	r2, [pc, #100]	; (80008ec <HAL_CAN_MspInit+0x84>)
 8000886:	4293      	cmp	r3, r2
 8000888:	d12c      	bne.n	80008e4 <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800088a:	2300      	movs	r3, #0
 800088c:	613b      	str	r3, [r7, #16]
 800088e:	4b18      	ldr	r3, [pc, #96]	; (80008f0 <HAL_CAN_MspInit+0x88>)
 8000890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000892:	4a17      	ldr	r2, [pc, #92]	; (80008f0 <HAL_CAN_MspInit+0x88>)
 8000894:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000898:	6413      	str	r3, [r2, #64]	; 0x40
 800089a:	4b15      	ldr	r3, [pc, #84]	; (80008f0 <HAL_CAN_MspInit+0x88>)
 800089c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800089e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80008a2:	613b      	str	r3, [r7, #16]
 80008a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008a6:	2300      	movs	r3, #0
 80008a8:	60fb      	str	r3, [r7, #12]
 80008aa:	4b11      	ldr	r3, [pc, #68]	; (80008f0 <HAL_CAN_MspInit+0x88>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ae:	4a10      	ldr	r2, [pc, #64]	; (80008f0 <HAL_CAN_MspInit+0x88>)
 80008b0:	f043 0301 	orr.w	r3, r3, #1
 80008b4:	6313      	str	r3, [r2, #48]	; 0x30
 80008b6:	4b0e      	ldr	r3, [pc, #56]	; (80008f0 <HAL_CAN_MspInit+0x88>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ba:	f003 0301 	and.w	r3, r3, #1
 80008be:	60fb      	str	r3, [r7, #12]
 80008c0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80008c2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80008c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c8:	2302      	movs	r3, #2
 80008ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008cc:	2300      	movs	r3, #0
 80008ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008d0:	2303      	movs	r3, #3
 80008d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80008d4:	2309      	movs	r3, #9
 80008d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d8:	f107 0314 	add.w	r3, r7, #20
 80008dc:	4619      	mov	r1, r3
 80008de:	4805      	ldr	r0, [pc, #20]	; (80008f4 <HAL_CAN_MspInit+0x8c>)
 80008e0:	f000 fcae 	bl	8001240 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80008e4:	bf00      	nop
 80008e6:	3728      	adds	r7, #40	; 0x28
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	40006400 	.word	0x40006400
 80008f0:	40023800 	.word	0x40023800
 80008f4:	40020000 	.word	0x40020000

080008f8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b08a      	sub	sp, #40	; 0x28
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000900:	f107 0314 	add.w	r3, r7, #20
 8000904:	2200      	movs	r2, #0
 8000906:	601a      	str	r2, [r3, #0]
 8000908:	605a      	str	r2, [r3, #4]
 800090a:	609a      	str	r2, [r3, #8]
 800090c:	60da      	str	r2, [r3, #12]
 800090e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4a19      	ldr	r2, [pc, #100]	; (800097c <HAL_I2C_MspInit+0x84>)
 8000916:	4293      	cmp	r3, r2
 8000918:	d12b      	bne.n	8000972 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800091a:	2300      	movs	r3, #0
 800091c:	613b      	str	r3, [r7, #16]
 800091e:	4b18      	ldr	r3, [pc, #96]	; (8000980 <HAL_I2C_MspInit+0x88>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000922:	4a17      	ldr	r2, [pc, #92]	; (8000980 <HAL_I2C_MspInit+0x88>)
 8000924:	f043 0302 	orr.w	r3, r3, #2
 8000928:	6313      	str	r3, [r2, #48]	; 0x30
 800092a:	4b15      	ldr	r3, [pc, #84]	; (8000980 <HAL_I2C_MspInit+0x88>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092e:	f003 0302 	and.w	r3, r3, #2
 8000932:	613b      	str	r3, [r7, #16]
 8000934:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000936:	23c0      	movs	r3, #192	; 0xc0
 8000938:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800093a:	2312      	movs	r3, #18
 800093c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093e:	2300      	movs	r3, #0
 8000940:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000942:	2303      	movs	r3, #3
 8000944:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000946:	2304      	movs	r3, #4
 8000948:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800094a:	f107 0314 	add.w	r3, r7, #20
 800094e:	4619      	mov	r1, r3
 8000950:	480c      	ldr	r0, [pc, #48]	; (8000984 <HAL_I2C_MspInit+0x8c>)
 8000952:	f000 fc75 	bl	8001240 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000956:	2300      	movs	r3, #0
 8000958:	60fb      	str	r3, [r7, #12]
 800095a:	4b09      	ldr	r3, [pc, #36]	; (8000980 <HAL_I2C_MspInit+0x88>)
 800095c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800095e:	4a08      	ldr	r2, [pc, #32]	; (8000980 <HAL_I2C_MspInit+0x88>)
 8000960:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000964:	6413      	str	r3, [r2, #64]	; 0x40
 8000966:	4b06      	ldr	r3, [pc, #24]	; (8000980 <HAL_I2C_MspInit+0x88>)
 8000968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800096a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800096e:	60fb      	str	r3, [r7, #12]
 8000970:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000972:	bf00      	nop
 8000974:	3728      	adds	r7, #40	; 0x28
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	40005400 	.word	0x40005400
 8000980:	40023800 	.word	0x40023800
 8000984:	40020400 	.word	0x40020400

08000988 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800098c:	e7fe      	b.n	800098c <NMI_Handler+0x4>

0800098e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800098e:	b480      	push	{r7}
 8000990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000992:	e7fe      	b.n	8000992 <HardFault_Handler+0x4>

08000994 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000998:	e7fe      	b.n	8000998 <MemManage_Handler+0x4>

0800099a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800099a:	b480      	push	{r7}
 800099c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800099e:	e7fe      	b.n	800099e <BusFault_Handler+0x4>

080009a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009a4:	e7fe      	b.n	80009a4 <UsageFault_Handler+0x4>

080009a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009a6:	b480      	push	{r7}
 80009a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009aa:	bf00      	nop
 80009ac:	46bd      	mov	sp, r7
 80009ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b2:	4770      	bx	lr

080009b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009b8:	bf00      	nop
 80009ba:	46bd      	mov	sp, r7
 80009bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c0:	4770      	bx	lr

080009c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009c2:	b480      	push	{r7}
 80009c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009c6:	bf00      	nop
 80009c8:	46bd      	mov	sp, r7
 80009ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ce:	4770      	bx	lr

080009d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009d4:	f000 f934 	bl	8000c40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009d8:	bf00      	nop
 80009da:	bd80      	pop	{r7, pc}

080009dc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b086      	sub	sp, #24
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	60f8      	str	r0, [r7, #12]
 80009e4:	60b9      	str	r1, [r7, #8]
 80009e6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009e8:	2300      	movs	r3, #0
 80009ea:	617b      	str	r3, [r7, #20]
 80009ec:	e00a      	b.n	8000a04 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80009ee:	f3af 8000 	nop.w
 80009f2:	4601      	mov	r1, r0
 80009f4:	68bb      	ldr	r3, [r7, #8]
 80009f6:	1c5a      	adds	r2, r3, #1
 80009f8:	60ba      	str	r2, [r7, #8]
 80009fa:	b2ca      	uxtb	r2, r1
 80009fc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	3301      	adds	r3, #1
 8000a02:	617b      	str	r3, [r7, #20]
 8000a04:	697a      	ldr	r2, [r7, #20]
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	429a      	cmp	r2, r3
 8000a0a:	dbf0      	blt.n	80009ee <_read+0x12>
  }

  return len;
 8000a0c:	687b      	ldr	r3, [r7, #4]
}
 8000a0e:	4618      	mov	r0, r3
 8000a10:	3718      	adds	r7, #24
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}

08000a16 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a16:	b580      	push	{r7, lr}
 8000a18:	b086      	sub	sp, #24
 8000a1a:	af00      	add	r7, sp, #0
 8000a1c:	60f8      	str	r0, [r7, #12]
 8000a1e:	60b9      	str	r1, [r7, #8]
 8000a20:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a22:	2300      	movs	r3, #0
 8000a24:	617b      	str	r3, [r7, #20]
 8000a26:	e009      	b.n	8000a3c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000a28:	68bb      	ldr	r3, [r7, #8]
 8000a2a:	1c5a      	adds	r2, r3, #1
 8000a2c:	60ba      	str	r2, [r7, #8]
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	4618      	mov	r0, r3
 8000a32:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a36:	697b      	ldr	r3, [r7, #20]
 8000a38:	3301      	adds	r3, #1
 8000a3a:	617b      	str	r3, [r7, #20]
 8000a3c:	697a      	ldr	r2, [r7, #20]
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	429a      	cmp	r2, r3
 8000a42:	dbf1      	blt.n	8000a28 <_write+0x12>
  }
  return len;
 8000a44:	687b      	ldr	r3, [r7, #4]
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	3718      	adds	r7, #24
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}

08000a4e <_close>:

int _close(int file)
{
 8000a4e:	b480      	push	{r7}
 8000a50:	b083      	sub	sp, #12
 8000a52:	af00      	add	r7, sp, #0
 8000a54:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a56:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	370c      	adds	r7, #12
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a64:	4770      	bx	lr

08000a66 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a66:	b480      	push	{r7}
 8000a68:	b083      	sub	sp, #12
 8000a6a:	af00      	add	r7, sp, #0
 8000a6c:	6078      	str	r0, [r7, #4]
 8000a6e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a70:	683b      	ldr	r3, [r7, #0]
 8000a72:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a76:	605a      	str	r2, [r3, #4]
  return 0;
 8000a78:	2300      	movs	r3, #0
}
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	370c      	adds	r7, #12
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a84:	4770      	bx	lr

08000a86 <_isatty>:

int _isatty(int file)
{
 8000a86:	b480      	push	{r7}
 8000a88:	b083      	sub	sp, #12
 8000a8a:	af00      	add	r7, sp, #0
 8000a8c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a8e:	2301      	movs	r3, #1
}
 8000a90:	4618      	mov	r0, r3
 8000a92:	370c      	adds	r7, #12
 8000a94:	46bd      	mov	sp, r7
 8000a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9a:	4770      	bx	lr

08000a9c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	b085      	sub	sp, #20
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	60f8      	str	r0, [r7, #12]
 8000aa4:	60b9      	str	r1, [r7, #8]
 8000aa6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000aa8:	2300      	movs	r3, #0
}
 8000aaa:	4618      	mov	r0, r3
 8000aac:	3714      	adds	r7, #20
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab4:	4770      	bx	lr
	...

08000ab8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b086      	sub	sp, #24
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ac0:	4a14      	ldr	r2, [pc, #80]	; (8000b14 <_sbrk+0x5c>)
 8000ac2:	4b15      	ldr	r3, [pc, #84]	; (8000b18 <_sbrk+0x60>)
 8000ac4:	1ad3      	subs	r3, r2, r3
 8000ac6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ac8:	697b      	ldr	r3, [r7, #20]
 8000aca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000acc:	4b13      	ldr	r3, [pc, #76]	; (8000b1c <_sbrk+0x64>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d102      	bne.n	8000ada <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ad4:	4b11      	ldr	r3, [pc, #68]	; (8000b1c <_sbrk+0x64>)
 8000ad6:	4a12      	ldr	r2, [pc, #72]	; (8000b20 <_sbrk+0x68>)
 8000ad8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ada:	4b10      	ldr	r3, [pc, #64]	; (8000b1c <_sbrk+0x64>)
 8000adc:	681a      	ldr	r2, [r3, #0]
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	4413      	add	r3, r2
 8000ae2:	693a      	ldr	r2, [r7, #16]
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	d207      	bcs.n	8000af8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ae8:	f002 f8ba 	bl	8002c60 <__errno>
 8000aec:	4603      	mov	r3, r0
 8000aee:	220c      	movs	r2, #12
 8000af0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000af2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000af6:	e009      	b.n	8000b0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000af8:	4b08      	ldr	r3, [pc, #32]	; (8000b1c <_sbrk+0x64>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000afe:	4b07      	ldr	r3, [pc, #28]	; (8000b1c <_sbrk+0x64>)
 8000b00:	681a      	ldr	r2, [r3, #0]
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	4413      	add	r3, r2
 8000b06:	4a05      	ldr	r2, [pc, #20]	; (8000b1c <_sbrk+0x64>)
 8000b08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b0a:	68fb      	ldr	r3, [r7, #12]
}
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	3718      	adds	r7, #24
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	20020000 	.word	0x20020000
 8000b18:	00000400 	.word	0x00000400
 8000b1c:	20000110 	.word	0x20000110
 8000b20:	20000268 	.word	0x20000268

08000b24 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b28:	4b06      	ldr	r3, [pc, #24]	; (8000b44 <SystemInit+0x20>)
 8000b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b2e:	4a05      	ldr	r2, [pc, #20]	; (8000b44 <SystemInit+0x20>)
 8000b30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b38:	bf00      	nop
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop
 8000b44:	e000ed00 	.word	0xe000ed00

08000b48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000b48:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b80 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b4c:	480d      	ldr	r0, [pc, #52]	; (8000b84 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000b4e:	490e      	ldr	r1, [pc, #56]	; (8000b88 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000b50:	4a0e      	ldr	r2, [pc, #56]	; (8000b8c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b54:	e002      	b.n	8000b5c <LoopCopyDataInit>

08000b56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b5a:	3304      	adds	r3, #4

08000b5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b60:	d3f9      	bcc.n	8000b56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b62:	4a0b      	ldr	r2, [pc, #44]	; (8000b90 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000b64:	4c0b      	ldr	r4, [pc, #44]	; (8000b94 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000b66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b68:	e001      	b.n	8000b6e <LoopFillZerobss>

08000b6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b6c:	3204      	adds	r2, #4

08000b6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b70:	d3fb      	bcc.n	8000b6a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000b72:	f7ff ffd7 	bl	8000b24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b76:	f002 f879 	bl	8002c6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b7a:	f7ff fd17 	bl	80005ac <main>
  bx  lr    
 8000b7e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b80:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b88:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000b8c:	080039a8 	.word	0x080039a8
  ldr r2, =_sbss
 8000b90:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000b94:	20000264 	.word	0x20000264

08000b98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b98:	e7fe      	b.n	8000b98 <ADC_IRQHandler>
	...

08000b9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ba0:	4b0e      	ldr	r3, [pc, #56]	; (8000bdc <HAL_Init+0x40>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a0d      	ldr	r2, [pc, #52]	; (8000bdc <HAL_Init+0x40>)
 8000ba6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000baa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000bac:	4b0b      	ldr	r3, [pc, #44]	; (8000bdc <HAL_Init+0x40>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a0a      	ldr	r2, [pc, #40]	; (8000bdc <HAL_Init+0x40>)
 8000bb2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000bb6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bb8:	4b08      	ldr	r3, [pc, #32]	; (8000bdc <HAL_Init+0x40>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a07      	ldr	r2, [pc, #28]	; (8000bdc <HAL_Init+0x40>)
 8000bbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bc2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bc4:	2003      	movs	r0, #3
 8000bc6:	f000 fb07 	bl	80011d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bca:	200f      	movs	r0, #15
 8000bcc:	f000 f808 	bl	8000be0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bd0:	f7ff fe22 	bl	8000818 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bd4:	2300      	movs	r3, #0
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	40023c00 	.word	0x40023c00

08000be0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000be8:	4b12      	ldr	r3, [pc, #72]	; (8000c34 <HAL_InitTick+0x54>)
 8000bea:	681a      	ldr	r2, [r3, #0]
 8000bec:	4b12      	ldr	r3, [pc, #72]	; (8000c38 <HAL_InitTick+0x58>)
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bf6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f000 fb11 	bl	8001226 <HAL_SYSTICK_Config>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d001      	beq.n	8000c0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	e00e      	b.n	8000c2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	2b0f      	cmp	r3, #15
 8000c12:	d80a      	bhi.n	8000c2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c14:	2200      	movs	r2, #0
 8000c16:	6879      	ldr	r1, [r7, #4]
 8000c18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c1c:	f000 fae7 	bl	80011ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c20:	4a06      	ldr	r2, [pc, #24]	; (8000c3c <HAL_InitTick+0x5c>)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c26:	2300      	movs	r3, #0
 8000c28:	e000      	b.n	8000c2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c2a:	2301      	movs	r3, #1
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	3708      	adds	r7, #8
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	20000004 	.word	0x20000004
 8000c38:	2000000c 	.word	0x2000000c
 8000c3c:	20000008 	.word	0x20000008

08000c40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c44:	4b06      	ldr	r3, [pc, #24]	; (8000c60 <HAL_IncTick+0x20>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	461a      	mov	r2, r3
 8000c4a:	4b06      	ldr	r3, [pc, #24]	; (8000c64 <HAL_IncTick+0x24>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	4413      	add	r3, r2
 8000c50:	4a04      	ldr	r2, [pc, #16]	; (8000c64 <HAL_IncTick+0x24>)
 8000c52:	6013      	str	r3, [r2, #0]
}
 8000c54:	bf00      	nop
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop
 8000c60:	2000000c 	.word	0x2000000c
 8000c64:	20000114 	.word	0x20000114

08000c68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c6c:	4b03      	ldr	r3, [pc, #12]	; (8000c7c <HAL_GetTick+0x14>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	20000114 	.word	0x20000114

08000c80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c88:	f7ff ffee 	bl	8000c68 <HAL_GetTick>
 8000c8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000c98:	d005      	beq.n	8000ca6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c9a:	4b0a      	ldr	r3, [pc, #40]	; (8000cc4 <HAL_Delay+0x44>)
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	461a      	mov	r2, r3
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	4413      	add	r3, r2
 8000ca4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ca6:	bf00      	nop
 8000ca8:	f7ff ffde 	bl	8000c68 <HAL_GetTick>
 8000cac:	4602      	mov	r2, r0
 8000cae:	68bb      	ldr	r3, [r7, #8]
 8000cb0:	1ad3      	subs	r3, r2, r3
 8000cb2:	68fa      	ldr	r2, [r7, #12]
 8000cb4:	429a      	cmp	r2, r3
 8000cb6:	d8f7      	bhi.n	8000ca8 <HAL_Delay+0x28>
  {
  }
}
 8000cb8:	bf00      	nop
 8000cba:	bf00      	nop
 8000cbc:	3710      	adds	r7, #16
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	2000000c 	.word	0x2000000c

08000cc8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b084      	sub	sp, #16
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d101      	bne.n	8000cda <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	e0ed      	b.n	8000eb6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d102      	bne.n	8000cec <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000ce6:	6878      	ldr	r0, [r7, #4]
 8000ce8:	f7ff fdbe 	bl	8000868 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	681a      	ldr	r2, [r3, #0]
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f042 0201 	orr.w	r2, r2, #1
 8000cfa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000cfc:	f7ff ffb4 	bl	8000c68 <HAL_GetTick>
 8000d00:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000d02:	e012      	b.n	8000d2a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000d04:	f7ff ffb0 	bl	8000c68 <HAL_GetTick>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	1ad3      	subs	r3, r2, r3
 8000d0e:	2b0a      	cmp	r3, #10
 8000d10:	d90b      	bls.n	8000d2a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d16:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	2205      	movs	r2, #5
 8000d22:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000d26:	2301      	movs	r3, #1
 8000d28:	e0c5      	b.n	8000eb6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	f003 0301 	and.w	r3, r3, #1
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d0e5      	beq.n	8000d04 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	681a      	ldr	r2, [r3, #0]
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f022 0202 	bic.w	r2, r2, #2
 8000d46:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000d48:	f7ff ff8e 	bl	8000c68 <HAL_GetTick>
 8000d4c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000d4e:	e012      	b.n	8000d76 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000d50:	f7ff ff8a 	bl	8000c68 <HAL_GetTick>
 8000d54:	4602      	mov	r2, r0
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	1ad3      	subs	r3, r2, r3
 8000d5a:	2b0a      	cmp	r3, #10
 8000d5c:	d90b      	bls.n	8000d76 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d62:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	2205      	movs	r2, #5
 8000d6e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000d72:	2301      	movs	r3, #1
 8000d74:	e09f      	b.n	8000eb6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	f003 0302 	and.w	r3, r3, #2
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d1e5      	bne.n	8000d50 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	7e1b      	ldrb	r3, [r3, #24]
 8000d88:	2b01      	cmp	r3, #1
 8000d8a:	d108      	bne.n	8000d9e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	681a      	ldr	r2, [r3, #0]
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000d9a:	601a      	str	r2, [r3, #0]
 8000d9c:	e007      	b.n	8000dae <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	681a      	ldr	r2, [r3, #0]
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000dac:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	7e5b      	ldrb	r3, [r3, #25]
 8000db2:	2b01      	cmp	r3, #1
 8000db4:	d108      	bne.n	8000dc8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	681a      	ldr	r2, [r3, #0]
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000dc4:	601a      	str	r2, [r3, #0]
 8000dc6:	e007      	b.n	8000dd8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	681a      	ldr	r2, [r3, #0]
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000dd6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	7e9b      	ldrb	r3, [r3, #26]
 8000ddc:	2b01      	cmp	r3, #1
 8000dde:	d108      	bne.n	8000df2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	681a      	ldr	r2, [r3, #0]
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f042 0220 	orr.w	r2, r2, #32
 8000dee:	601a      	str	r2, [r3, #0]
 8000df0:	e007      	b.n	8000e02 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	681a      	ldr	r2, [r3, #0]
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	f022 0220 	bic.w	r2, r2, #32
 8000e00:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	7edb      	ldrb	r3, [r3, #27]
 8000e06:	2b01      	cmp	r3, #1
 8000e08:	d108      	bne.n	8000e1c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	681a      	ldr	r2, [r3, #0]
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	f022 0210 	bic.w	r2, r2, #16
 8000e18:	601a      	str	r2, [r3, #0]
 8000e1a:	e007      	b.n	8000e2c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f042 0210 	orr.w	r2, r2, #16
 8000e2a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	7f1b      	ldrb	r3, [r3, #28]
 8000e30:	2b01      	cmp	r3, #1
 8000e32:	d108      	bne.n	8000e46 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	681a      	ldr	r2, [r3, #0]
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	f042 0208 	orr.w	r2, r2, #8
 8000e42:	601a      	str	r2, [r3, #0]
 8000e44:	e007      	b.n	8000e56 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	681a      	ldr	r2, [r3, #0]
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	f022 0208 	bic.w	r2, r2, #8
 8000e54:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	7f5b      	ldrb	r3, [r3, #29]
 8000e5a:	2b01      	cmp	r3, #1
 8000e5c:	d108      	bne.n	8000e70 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	681a      	ldr	r2, [r3, #0]
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	f042 0204 	orr.w	r2, r2, #4
 8000e6c:	601a      	str	r2, [r3, #0]
 8000e6e:	e007      	b.n	8000e80 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	681a      	ldr	r2, [r3, #0]
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f022 0204 	bic.w	r2, r2, #4
 8000e7e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	689a      	ldr	r2, [r3, #8]
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	68db      	ldr	r3, [r3, #12]
 8000e88:	431a      	orrs	r2, r3
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	691b      	ldr	r3, [r3, #16]
 8000e8e:	431a      	orrs	r2, r3
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	695b      	ldr	r3, [r3, #20]
 8000e94:	ea42 0103 	orr.w	r1, r2, r3
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	1e5a      	subs	r2, r3, #1
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	430a      	orrs	r2, r1
 8000ea4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	2201      	movs	r2, #1
 8000eb0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000eb4:	2300      	movs	r3, #0
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3710      	adds	r7, #16
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}

08000ebe <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8000ebe:	b480      	push	{r7}
 8000ec0:	b089      	sub	sp, #36	; 0x24
 8000ec2:	af00      	add	r7, sp, #0
 8000ec4:	60f8      	str	r0, [r7, #12]
 8000ec6:	60b9      	str	r1, [r7, #8]
 8000ec8:	607a      	str	r2, [r7, #4]
 8000eca:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ed2:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	689b      	ldr	r3, [r3, #8]
 8000eda:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000edc:	7ffb      	ldrb	r3, [r7, #31]
 8000ede:	2b01      	cmp	r3, #1
 8000ee0:	d003      	beq.n	8000eea <HAL_CAN_AddTxMessage+0x2c>
 8000ee2:	7ffb      	ldrb	r3, [r7, #31]
 8000ee4:	2b02      	cmp	r3, #2
 8000ee6:	f040 80b8 	bne.w	800105a <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000eea:	69bb      	ldr	r3, [r7, #24]
 8000eec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d10a      	bne.n	8000f0a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000ef4:	69bb      	ldr	r3, [r7, #24]
 8000ef6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d105      	bne.n	8000f0a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8000efe:	69bb      	ldr	r3, [r7, #24]
 8000f00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	f000 80a0 	beq.w	800104a <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000f0a:	69bb      	ldr	r3, [r7, #24]
 8000f0c:	0e1b      	lsrs	r3, r3, #24
 8000f0e:	f003 0303 	and.w	r3, r3, #3
 8000f12:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	2b02      	cmp	r3, #2
 8000f18:	d907      	bls.n	8000f2a <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f1e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8000f26:	2301      	movs	r3, #1
 8000f28:	e09e      	b.n	8001068 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	409a      	lsls	r2, r3
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000f34:	68bb      	ldr	r3, [r7, #8]
 8000f36:	689b      	ldr	r3, [r3, #8]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d10d      	bne.n	8000f58 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8000f42:	68bb      	ldr	r3, [r7, #8]
 8000f44:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000f46:	68f9      	ldr	r1, [r7, #12]
 8000f48:	6809      	ldr	r1, [r1, #0]
 8000f4a:	431a      	orrs	r2, r3
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	3318      	adds	r3, #24
 8000f50:	011b      	lsls	r3, r3, #4
 8000f52:	440b      	add	r3, r1
 8000f54:	601a      	str	r2, [r3, #0]
 8000f56:	e00f      	b.n	8000f78 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000f58:	68bb      	ldr	r3, [r7, #8]
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8000f5e:	68bb      	ldr	r3, [r7, #8]
 8000f60:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000f62:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000f68:	68f9      	ldr	r1, [r7, #12]
 8000f6a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8000f6c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	3318      	adds	r3, #24
 8000f72:	011b      	lsls	r3, r3, #4
 8000f74:	440b      	add	r3, r1
 8000f76:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	6819      	ldr	r1, [r3, #0]
 8000f7c:	68bb      	ldr	r3, [r7, #8]
 8000f7e:	691a      	ldr	r2, [r3, #16]
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	3318      	adds	r3, #24
 8000f84:	011b      	lsls	r3, r3, #4
 8000f86:	440b      	add	r3, r1
 8000f88:	3304      	adds	r3, #4
 8000f8a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	7d1b      	ldrb	r3, [r3, #20]
 8000f90:	2b01      	cmp	r3, #1
 8000f92:	d111      	bne.n	8000fb8 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	681a      	ldr	r2, [r3, #0]
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	3318      	adds	r3, #24
 8000f9c:	011b      	lsls	r3, r3, #4
 8000f9e:	4413      	add	r3, r2
 8000fa0:	3304      	adds	r3, #4
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	68fa      	ldr	r2, [r7, #12]
 8000fa6:	6811      	ldr	r1, [r2, #0]
 8000fa8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	3318      	adds	r3, #24
 8000fb0:	011b      	lsls	r3, r3, #4
 8000fb2:	440b      	add	r3, r1
 8000fb4:	3304      	adds	r3, #4
 8000fb6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	3307      	adds	r3, #7
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	061a      	lsls	r2, r3, #24
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	3306      	adds	r3, #6
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	041b      	lsls	r3, r3, #16
 8000fc8:	431a      	orrs	r2, r3
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	3305      	adds	r3, #5
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	021b      	lsls	r3, r3, #8
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	687a      	ldr	r2, [r7, #4]
 8000fd6:	3204      	adds	r2, #4
 8000fd8:	7812      	ldrb	r2, [r2, #0]
 8000fda:	4610      	mov	r0, r2
 8000fdc:	68fa      	ldr	r2, [r7, #12]
 8000fde:	6811      	ldr	r1, [r2, #0]
 8000fe0:	ea43 0200 	orr.w	r2, r3, r0
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	011b      	lsls	r3, r3, #4
 8000fe8:	440b      	add	r3, r1
 8000fea:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8000fee:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	3303      	adds	r3, #3
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	061a      	lsls	r2, r3, #24
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	3302      	adds	r3, #2
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	041b      	lsls	r3, r3, #16
 8001000:	431a      	orrs	r2, r3
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	3301      	adds	r3, #1
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	021b      	lsls	r3, r3, #8
 800100a:	4313      	orrs	r3, r2
 800100c:	687a      	ldr	r2, [r7, #4]
 800100e:	7812      	ldrb	r2, [r2, #0]
 8001010:	4610      	mov	r0, r2
 8001012:	68fa      	ldr	r2, [r7, #12]
 8001014:	6811      	ldr	r1, [r2, #0]
 8001016:	ea43 0200 	orr.w	r2, r3, r0
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	011b      	lsls	r3, r3, #4
 800101e:	440b      	add	r3, r1
 8001020:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001024:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	681a      	ldr	r2, [r3, #0]
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	3318      	adds	r3, #24
 800102e:	011b      	lsls	r3, r3, #4
 8001030:	4413      	add	r3, r2
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	68fa      	ldr	r2, [r7, #12]
 8001036:	6811      	ldr	r1, [r2, #0]
 8001038:	f043 0201 	orr.w	r2, r3, #1
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	3318      	adds	r3, #24
 8001040:	011b      	lsls	r3, r3, #4
 8001042:	440b      	add	r3, r1
 8001044:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001046:	2300      	movs	r3, #0
 8001048:	e00e      	b.n	8001068 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800104e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001056:	2301      	movs	r3, #1
 8001058:	e006      	b.n	8001068 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800105e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001066:	2301      	movs	r3, #1
  }
}
 8001068:	4618      	mov	r0, r3
 800106a:	3724      	adds	r7, #36	; 0x24
 800106c:	46bd      	mov	sp, r7
 800106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001072:	4770      	bx	lr

08001074 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001074:	b480      	push	{r7}
 8001076:	b085      	sub	sp, #20
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	f003 0307 	and.w	r3, r3, #7
 8001082:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001084:	4b0c      	ldr	r3, [pc, #48]	; (80010b8 <__NVIC_SetPriorityGrouping+0x44>)
 8001086:	68db      	ldr	r3, [r3, #12]
 8001088:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800108a:	68ba      	ldr	r2, [r7, #8]
 800108c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001090:	4013      	ands	r3, r2
 8001092:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800109c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010a6:	4a04      	ldr	r2, [pc, #16]	; (80010b8 <__NVIC_SetPriorityGrouping+0x44>)
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	60d3      	str	r3, [r2, #12]
}
 80010ac:	bf00      	nop
 80010ae:	3714      	adds	r7, #20
 80010b0:	46bd      	mov	sp, r7
 80010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b6:	4770      	bx	lr
 80010b8:	e000ed00 	.word	0xe000ed00

080010bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010c0:	4b04      	ldr	r3, [pc, #16]	; (80010d4 <__NVIC_GetPriorityGrouping+0x18>)
 80010c2:	68db      	ldr	r3, [r3, #12]
 80010c4:	0a1b      	lsrs	r3, r3, #8
 80010c6:	f003 0307 	and.w	r3, r3, #7
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr
 80010d4:	e000ed00 	.word	0xe000ed00

080010d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	6039      	str	r1, [r7, #0]
 80010e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	db0a      	blt.n	8001102 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	b2da      	uxtb	r2, r3
 80010f0:	490c      	ldr	r1, [pc, #48]	; (8001124 <__NVIC_SetPriority+0x4c>)
 80010f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010f6:	0112      	lsls	r2, r2, #4
 80010f8:	b2d2      	uxtb	r2, r2
 80010fa:	440b      	add	r3, r1
 80010fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001100:	e00a      	b.n	8001118 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	b2da      	uxtb	r2, r3
 8001106:	4908      	ldr	r1, [pc, #32]	; (8001128 <__NVIC_SetPriority+0x50>)
 8001108:	79fb      	ldrb	r3, [r7, #7]
 800110a:	f003 030f 	and.w	r3, r3, #15
 800110e:	3b04      	subs	r3, #4
 8001110:	0112      	lsls	r2, r2, #4
 8001112:	b2d2      	uxtb	r2, r2
 8001114:	440b      	add	r3, r1
 8001116:	761a      	strb	r2, [r3, #24]
}
 8001118:	bf00      	nop
 800111a:	370c      	adds	r7, #12
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr
 8001124:	e000e100 	.word	0xe000e100
 8001128:	e000ed00 	.word	0xe000ed00

0800112c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800112c:	b480      	push	{r7}
 800112e:	b089      	sub	sp, #36	; 0x24
 8001130:	af00      	add	r7, sp, #0
 8001132:	60f8      	str	r0, [r7, #12]
 8001134:	60b9      	str	r1, [r7, #8]
 8001136:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	f003 0307 	and.w	r3, r3, #7
 800113e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001140:	69fb      	ldr	r3, [r7, #28]
 8001142:	f1c3 0307 	rsb	r3, r3, #7
 8001146:	2b04      	cmp	r3, #4
 8001148:	bf28      	it	cs
 800114a:	2304      	movcs	r3, #4
 800114c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800114e:	69fb      	ldr	r3, [r7, #28]
 8001150:	3304      	adds	r3, #4
 8001152:	2b06      	cmp	r3, #6
 8001154:	d902      	bls.n	800115c <NVIC_EncodePriority+0x30>
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	3b03      	subs	r3, #3
 800115a:	e000      	b.n	800115e <NVIC_EncodePriority+0x32>
 800115c:	2300      	movs	r3, #0
 800115e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001160:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001164:	69bb      	ldr	r3, [r7, #24]
 8001166:	fa02 f303 	lsl.w	r3, r2, r3
 800116a:	43da      	mvns	r2, r3
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	401a      	ands	r2, r3
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001174:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	fa01 f303 	lsl.w	r3, r1, r3
 800117e:	43d9      	mvns	r1, r3
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001184:	4313      	orrs	r3, r2
         );
}
 8001186:	4618      	mov	r0, r3
 8001188:	3724      	adds	r7, #36	; 0x24
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr
	...

08001194 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	3b01      	subs	r3, #1
 80011a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011a4:	d301      	bcc.n	80011aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011a6:	2301      	movs	r3, #1
 80011a8:	e00f      	b.n	80011ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011aa:	4a0a      	ldr	r2, [pc, #40]	; (80011d4 <SysTick_Config+0x40>)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	3b01      	subs	r3, #1
 80011b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011b2:	210f      	movs	r1, #15
 80011b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80011b8:	f7ff ff8e 	bl	80010d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011bc:	4b05      	ldr	r3, [pc, #20]	; (80011d4 <SysTick_Config+0x40>)
 80011be:	2200      	movs	r2, #0
 80011c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011c2:	4b04      	ldr	r3, [pc, #16]	; (80011d4 <SysTick_Config+0x40>)
 80011c4:	2207      	movs	r2, #7
 80011c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011c8:	2300      	movs	r3, #0
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3708      	adds	r7, #8
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	e000e010 	.word	0xe000e010

080011d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011e0:	6878      	ldr	r0, [r7, #4]
 80011e2:	f7ff ff47 	bl	8001074 <__NVIC_SetPriorityGrouping>
}
 80011e6:	bf00      	nop
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}

080011ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011ee:	b580      	push	{r7, lr}
 80011f0:	b086      	sub	sp, #24
 80011f2:	af00      	add	r7, sp, #0
 80011f4:	4603      	mov	r3, r0
 80011f6:	60b9      	str	r1, [r7, #8]
 80011f8:	607a      	str	r2, [r7, #4]
 80011fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011fc:	2300      	movs	r3, #0
 80011fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001200:	f7ff ff5c 	bl	80010bc <__NVIC_GetPriorityGrouping>
 8001204:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001206:	687a      	ldr	r2, [r7, #4]
 8001208:	68b9      	ldr	r1, [r7, #8]
 800120a:	6978      	ldr	r0, [r7, #20]
 800120c:	f7ff ff8e 	bl	800112c <NVIC_EncodePriority>
 8001210:	4602      	mov	r2, r0
 8001212:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001216:	4611      	mov	r1, r2
 8001218:	4618      	mov	r0, r3
 800121a:	f7ff ff5d 	bl	80010d8 <__NVIC_SetPriority>
}
 800121e:	bf00      	nop
 8001220:	3718      	adds	r7, #24
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}

08001226 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001226:	b580      	push	{r7, lr}
 8001228:	b082      	sub	sp, #8
 800122a:	af00      	add	r7, sp, #0
 800122c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800122e:	6878      	ldr	r0, [r7, #4]
 8001230:	f7ff ffb0 	bl	8001194 <SysTick_Config>
 8001234:	4603      	mov	r3, r0
}
 8001236:	4618      	mov	r0, r3
 8001238:	3708      	adds	r7, #8
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
	...

08001240 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001240:	b480      	push	{r7}
 8001242:	b089      	sub	sp, #36	; 0x24
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800124a:	2300      	movs	r3, #0
 800124c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800124e:	2300      	movs	r3, #0
 8001250:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001252:	2300      	movs	r3, #0
 8001254:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001256:	2300      	movs	r3, #0
 8001258:	61fb      	str	r3, [r7, #28]
 800125a:	e165      	b.n	8001528 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800125c:	2201      	movs	r2, #1
 800125e:	69fb      	ldr	r3, [r7, #28]
 8001260:	fa02 f303 	lsl.w	r3, r2, r3
 8001264:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	697a      	ldr	r2, [r7, #20]
 800126c:	4013      	ands	r3, r2
 800126e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001270:	693a      	ldr	r2, [r7, #16]
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	429a      	cmp	r2, r3
 8001276:	f040 8154 	bne.w	8001522 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f003 0303 	and.w	r3, r3, #3
 8001282:	2b01      	cmp	r3, #1
 8001284:	d005      	beq.n	8001292 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800128e:	2b02      	cmp	r3, #2
 8001290:	d130      	bne.n	80012f4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001298:	69fb      	ldr	r3, [r7, #28]
 800129a:	005b      	lsls	r3, r3, #1
 800129c:	2203      	movs	r2, #3
 800129e:	fa02 f303 	lsl.w	r3, r2, r3
 80012a2:	43db      	mvns	r3, r3
 80012a4:	69ba      	ldr	r2, [r7, #24]
 80012a6:	4013      	ands	r3, r2
 80012a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	68da      	ldr	r2, [r3, #12]
 80012ae:	69fb      	ldr	r3, [r7, #28]
 80012b0:	005b      	lsls	r3, r3, #1
 80012b2:	fa02 f303 	lsl.w	r3, r2, r3
 80012b6:	69ba      	ldr	r2, [r7, #24]
 80012b8:	4313      	orrs	r3, r2
 80012ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	69ba      	ldr	r2, [r7, #24]
 80012c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80012c8:	2201      	movs	r2, #1
 80012ca:	69fb      	ldr	r3, [r7, #28]
 80012cc:	fa02 f303 	lsl.w	r3, r2, r3
 80012d0:	43db      	mvns	r3, r3
 80012d2:	69ba      	ldr	r2, [r7, #24]
 80012d4:	4013      	ands	r3, r2
 80012d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	091b      	lsrs	r3, r3, #4
 80012de:	f003 0201 	and.w	r2, r3, #1
 80012e2:	69fb      	ldr	r3, [r7, #28]
 80012e4:	fa02 f303 	lsl.w	r3, r2, r3
 80012e8:	69ba      	ldr	r2, [r7, #24]
 80012ea:	4313      	orrs	r3, r2
 80012ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	69ba      	ldr	r2, [r7, #24]
 80012f2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	f003 0303 	and.w	r3, r3, #3
 80012fc:	2b03      	cmp	r3, #3
 80012fe:	d017      	beq.n	8001330 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	005b      	lsls	r3, r3, #1
 800130a:	2203      	movs	r2, #3
 800130c:	fa02 f303 	lsl.w	r3, r2, r3
 8001310:	43db      	mvns	r3, r3
 8001312:	69ba      	ldr	r2, [r7, #24]
 8001314:	4013      	ands	r3, r2
 8001316:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	689a      	ldr	r2, [r3, #8]
 800131c:	69fb      	ldr	r3, [r7, #28]
 800131e:	005b      	lsls	r3, r3, #1
 8001320:	fa02 f303 	lsl.w	r3, r2, r3
 8001324:	69ba      	ldr	r2, [r7, #24]
 8001326:	4313      	orrs	r3, r2
 8001328:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	69ba      	ldr	r2, [r7, #24]
 800132e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	f003 0303 	and.w	r3, r3, #3
 8001338:	2b02      	cmp	r3, #2
 800133a:	d123      	bne.n	8001384 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800133c:	69fb      	ldr	r3, [r7, #28]
 800133e:	08da      	lsrs	r2, r3, #3
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	3208      	adds	r2, #8
 8001344:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001348:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800134a:	69fb      	ldr	r3, [r7, #28]
 800134c:	f003 0307 	and.w	r3, r3, #7
 8001350:	009b      	lsls	r3, r3, #2
 8001352:	220f      	movs	r2, #15
 8001354:	fa02 f303 	lsl.w	r3, r2, r3
 8001358:	43db      	mvns	r3, r3
 800135a:	69ba      	ldr	r2, [r7, #24]
 800135c:	4013      	ands	r3, r2
 800135e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	691a      	ldr	r2, [r3, #16]
 8001364:	69fb      	ldr	r3, [r7, #28]
 8001366:	f003 0307 	and.w	r3, r3, #7
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	fa02 f303 	lsl.w	r3, r2, r3
 8001370:	69ba      	ldr	r2, [r7, #24]
 8001372:	4313      	orrs	r3, r2
 8001374:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001376:	69fb      	ldr	r3, [r7, #28]
 8001378:	08da      	lsrs	r2, r3, #3
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	3208      	adds	r2, #8
 800137e:	69b9      	ldr	r1, [r7, #24]
 8001380:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800138a:	69fb      	ldr	r3, [r7, #28]
 800138c:	005b      	lsls	r3, r3, #1
 800138e:	2203      	movs	r2, #3
 8001390:	fa02 f303 	lsl.w	r3, r2, r3
 8001394:	43db      	mvns	r3, r3
 8001396:	69ba      	ldr	r2, [r7, #24]
 8001398:	4013      	ands	r3, r2
 800139a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	f003 0203 	and.w	r2, r3, #3
 80013a4:	69fb      	ldr	r3, [r7, #28]
 80013a6:	005b      	lsls	r3, r3, #1
 80013a8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ac:	69ba      	ldr	r2, [r7, #24]
 80013ae:	4313      	orrs	r3, r2
 80013b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	69ba      	ldr	r2, [r7, #24]
 80013b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	f000 80ae 	beq.w	8001522 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013c6:	2300      	movs	r3, #0
 80013c8:	60fb      	str	r3, [r7, #12]
 80013ca:	4b5d      	ldr	r3, [pc, #372]	; (8001540 <HAL_GPIO_Init+0x300>)
 80013cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ce:	4a5c      	ldr	r2, [pc, #368]	; (8001540 <HAL_GPIO_Init+0x300>)
 80013d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013d4:	6453      	str	r3, [r2, #68]	; 0x44
 80013d6:	4b5a      	ldr	r3, [pc, #360]	; (8001540 <HAL_GPIO_Init+0x300>)
 80013d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013de:	60fb      	str	r3, [r7, #12]
 80013e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80013e2:	4a58      	ldr	r2, [pc, #352]	; (8001544 <HAL_GPIO_Init+0x304>)
 80013e4:	69fb      	ldr	r3, [r7, #28]
 80013e6:	089b      	lsrs	r3, r3, #2
 80013e8:	3302      	adds	r3, #2
 80013ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80013f0:	69fb      	ldr	r3, [r7, #28]
 80013f2:	f003 0303 	and.w	r3, r3, #3
 80013f6:	009b      	lsls	r3, r3, #2
 80013f8:	220f      	movs	r2, #15
 80013fa:	fa02 f303 	lsl.w	r3, r2, r3
 80013fe:	43db      	mvns	r3, r3
 8001400:	69ba      	ldr	r2, [r7, #24]
 8001402:	4013      	ands	r3, r2
 8001404:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	4a4f      	ldr	r2, [pc, #316]	; (8001548 <HAL_GPIO_Init+0x308>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d025      	beq.n	800145a <HAL_GPIO_Init+0x21a>
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	4a4e      	ldr	r2, [pc, #312]	; (800154c <HAL_GPIO_Init+0x30c>)
 8001412:	4293      	cmp	r3, r2
 8001414:	d01f      	beq.n	8001456 <HAL_GPIO_Init+0x216>
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4a4d      	ldr	r2, [pc, #308]	; (8001550 <HAL_GPIO_Init+0x310>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d019      	beq.n	8001452 <HAL_GPIO_Init+0x212>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	4a4c      	ldr	r2, [pc, #304]	; (8001554 <HAL_GPIO_Init+0x314>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d013      	beq.n	800144e <HAL_GPIO_Init+0x20e>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	4a4b      	ldr	r2, [pc, #300]	; (8001558 <HAL_GPIO_Init+0x318>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d00d      	beq.n	800144a <HAL_GPIO_Init+0x20a>
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	4a4a      	ldr	r2, [pc, #296]	; (800155c <HAL_GPIO_Init+0x31c>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d007      	beq.n	8001446 <HAL_GPIO_Init+0x206>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	4a49      	ldr	r2, [pc, #292]	; (8001560 <HAL_GPIO_Init+0x320>)
 800143a:	4293      	cmp	r3, r2
 800143c:	d101      	bne.n	8001442 <HAL_GPIO_Init+0x202>
 800143e:	2306      	movs	r3, #6
 8001440:	e00c      	b.n	800145c <HAL_GPIO_Init+0x21c>
 8001442:	2307      	movs	r3, #7
 8001444:	e00a      	b.n	800145c <HAL_GPIO_Init+0x21c>
 8001446:	2305      	movs	r3, #5
 8001448:	e008      	b.n	800145c <HAL_GPIO_Init+0x21c>
 800144a:	2304      	movs	r3, #4
 800144c:	e006      	b.n	800145c <HAL_GPIO_Init+0x21c>
 800144e:	2303      	movs	r3, #3
 8001450:	e004      	b.n	800145c <HAL_GPIO_Init+0x21c>
 8001452:	2302      	movs	r3, #2
 8001454:	e002      	b.n	800145c <HAL_GPIO_Init+0x21c>
 8001456:	2301      	movs	r3, #1
 8001458:	e000      	b.n	800145c <HAL_GPIO_Init+0x21c>
 800145a:	2300      	movs	r3, #0
 800145c:	69fa      	ldr	r2, [r7, #28]
 800145e:	f002 0203 	and.w	r2, r2, #3
 8001462:	0092      	lsls	r2, r2, #2
 8001464:	4093      	lsls	r3, r2
 8001466:	69ba      	ldr	r2, [r7, #24]
 8001468:	4313      	orrs	r3, r2
 800146a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800146c:	4935      	ldr	r1, [pc, #212]	; (8001544 <HAL_GPIO_Init+0x304>)
 800146e:	69fb      	ldr	r3, [r7, #28]
 8001470:	089b      	lsrs	r3, r3, #2
 8001472:	3302      	adds	r3, #2
 8001474:	69ba      	ldr	r2, [r7, #24]
 8001476:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800147a:	4b3a      	ldr	r3, [pc, #232]	; (8001564 <HAL_GPIO_Init+0x324>)
 800147c:	689b      	ldr	r3, [r3, #8]
 800147e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001480:	693b      	ldr	r3, [r7, #16]
 8001482:	43db      	mvns	r3, r3
 8001484:	69ba      	ldr	r2, [r7, #24]
 8001486:	4013      	ands	r3, r2
 8001488:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001492:	2b00      	cmp	r3, #0
 8001494:	d003      	beq.n	800149e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001496:	69ba      	ldr	r2, [r7, #24]
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	4313      	orrs	r3, r2
 800149c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800149e:	4a31      	ldr	r2, [pc, #196]	; (8001564 <HAL_GPIO_Init+0x324>)
 80014a0:	69bb      	ldr	r3, [r7, #24]
 80014a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80014a4:	4b2f      	ldr	r3, [pc, #188]	; (8001564 <HAL_GPIO_Init+0x324>)
 80014a6:	68db      	ldr	r3, [r3, #12]
 80014a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014aa:	693b      	ldr	r3, [r7, #16]
 80014ac:	43db      	mvns	r3, r3
 80014ae:	69ba      	ldr	r2, [r7, #24]
 80014b0:	4013      	ands	r3, r2
 80014b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d003      	beq.n	80014c8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80014c0:	69ba      	ldr	r2, [r7, #24]
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	4313      	orrs	r3, r2
 80014c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80014c8:	4a26      	ldr	r2, [pc, #152]	; (8001564 <HAL_GPIO_Init+0x324>)
 80014ca:	69bb      	ldr	r3, [r7, #24]
 80014cc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80014ce:	4b25      	ldr	r3, [pc, #148]	; (8001564 <HAL_GPIO_Init+0x324>)
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014d4:	693b      	ldr	r3, [r7, #16]
 80014d6:	43db      	mvns	r3, r3
 80014d8:	69ba      	ldr	r2, [r7, #24]
 80014da:	4013      	ands	r3, r2
 80014dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d003      	beq.n	80014f2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80014ea:	69ba      	ldr	r2, [r7, #24]
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	4313      	orrs	r3, r2
 80014f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80014f2:	4a1c      	ldr	r2, [pc, #112]	; (8001564 <HAL_GPIO_Init+0x324>)
 80014f4:	69bb      	ldr	r3, [r7, #24]
 80014f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014f8:	4b1a      	ldr	r3, [pc, #104]	; (8001564 <HAL_GPIO_Init+0x324>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	43db      	mvns	r3, r3
 8001502:	69ba      	ldr	r2, [r7, #24]
 8001504:	4013      	ands	r3, r2
 8001506:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001510:	2b00      	cmp	r3, #0
 8001512:	d003      	beq.n	800151c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001514:	69ba      	ldr	r2, [r7, #24]
 8001516:	693b      	ldr	r3, [r7, #16]
 8001518:	4313      	orrs	r3, r2
 800151a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800151c:	4a11      	ldr	r2, [pc, #68]	; (8001564 <HAL_GPIO_Init+0x324>)
 800151e:	69bb      	ldr	r3, [r7, #24]
 8001520:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001522:	69fb      	ldr	r3, [r7, #28]
 8001524:	3301      	adds	r3, #1
 8001526:	61fb      	str	r3, [r7, #28]
 8001528:	69fb      	ldr	r3, [r7, #28]
 800152a:	2b0f      	cmp	r3, #15
 800152c:	f67f ae96 	bls.w	800125c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001530:	bf00      	nop
 8001532:	bf00      	nop
 8001534:	3724      	adds	r7, #36	; 0x24
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	40023800 	.word	0x40023800
 8001544:	40013800 	.word	0x40013800
 8001548:	40020000 	.word	0x40020000
 800154c:	40020400 	.word	0x40020400
 8001550:	40020800 	.word	0x40020800
 8001554:	40020c00 	.word	0x40020c00
 8001558:	40021000 	.word	0x40021000
 800155c:	40021400 	.word	0x40021400
 8001560:	40021800 	.word	0x40021800
 8001564:	40013c00 	.word	0x40013c00

08001568 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b084      	sub	sp, #16
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d101      	bne.n	800157a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001576:	2301      	movs	r3, #1
 8001578:	e12b      	b.n	80017d2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001580:	b2db      	uxtb	r3, r3
 8001582:	2b00      	cmp	r3, #0
 8001584:	d106      	bne.n	8001594 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2200      	movs	r2, #0
 800158a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	f7ff f9b2 	bl	80008f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2224      	movs	r2, #36	; 0x24
 8001598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f022 0201 	bic.w	r2, r2, #1
 80015aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	681a      	ldr	r2, [r3, #0]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80015ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80015ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80015cc:	f000 fe22 	bl	8002214 <HAL_RCC_GetPCLK1Freq>
 80015d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	4a81      	ldr	r2, [pc, #516]	; (80017dc <HAL_I2C_Init+0x274>)
 80015d8:	4293      	cmp	r3, r2
 80015da:	d807      	bhi.n	80015ec <HAL_I2C_Init+0x84>
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	4a80      	ldr	r2, [pc, #512]	; (80017e0 <HAL_I2C_Init+0x278>)
 80015e0:	4293      	cmp	r3, r2
 80015e2:	bf94      	ite	ls
 80015e4:	2301      	movls	r3, #1
 80015e6:	2300      	movhi	r3, #0
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	e006      	b.n	80015fa <HAL_I2C_Init+0x92>
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	4a7d      	ldr	r2, [pc, #500]	; (80017e4 <HAL_I2C_Init+0x27c>)
 80015f0:	4293      	cmp	r3, r2
 80015f2:	bf94      	ite	ls
 80015f4:	2301      	movls	r3, #1
 80015f6:	2300      	movhi	r3, #0
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
 8001600:	e0e7      	b.n	80017d2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	4a78      	ldr	r2, [pc, #480]	; (80017e8 <HAL_I2C_Init+0x280>)
 8001606:	fba2 2303 	umull	r2, r3, r2, r3
 800160a:	0c9b      	lsrs	r3, r3, #18
 800160c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	68ba      	ldr	r2, [r7, #8]
 800161e:	430a      	orrs	r2, r1
 8001620:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	6a1b      	ldr	r3, [r3, #32]
 8001628:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	4a6a      	ldr	r2, [pc, #424]	; (80017dc <HAL_I2C_Init+0x274>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d802      	bhi.n	800163c <HAL_I2C_Init+0xd4>
 8001636:	68bb      	ldr	r3, [r7, #8]
 8001638:	3301      	adds	r3, #1
 800163a:	e009      	b.n	8001650 <HAL_I2C_Init+0xe8>
 800163c:	68bb      	ldr	r3, [r7, #8]
 800163e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001642:	fb02 f303 	mul.w	r3, r2, r3
 8001646:	4a69      	ldr	r2, [pc, #420]	; (80017ec <HAL_I2C_Init+0x284>)
 8001648:	fba2 2303 	umull	r2, r3, r2, r3
 800164c:	099b      	lsrs	r3, r3, #6
 800164e:	3301      	adds	r3, #1
 8001650:	687a      	ldr	r2, [r7, #4]
 8001652:	6812      	ldr	r2, [r2, #0]
 8001654:	430b      	orrs	r3, r1
 8001656:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	69db      	ldr	r3, [r3, #28]
 800165e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001662:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	495c      	ldr	r1, [pc, #368]	; (80017dc <HAL_I2C_Init+0x274>)
 800166c:	428b      	cmp	r3, r1
 800166e:	d819      	bhi.n	80016a4 <HAL_I2C_Init+0x13c>
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	1e59      	subs	r1, r3, #1
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	005b      	lsls	r3, r3, #1
 800167a:	fbb1 f3f3 	udiv	r3, r1, r3
 800167e:	1c59      	adds	r1, r3, #1
 8001680:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001684:	400b      	ands	r3, r1
 8001686:	2b00      	cmp	r3, #0
 8001688:	d00a      	beq.n	80016a0 <HAL_I2C_Init+0x138>
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	1e59      	subs	r1, r3, #1
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	005b      	lsls	r3, r3, #1
 8001694:	fbb1 f3f3 	udiv	r3, r1, r3
 8001698:	3301      	adds	r3, #1
 800169a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800169e:	e051      	b.n	8001744 <HAL_I2C_Init+0x1dc>
 80016a0:	2304      	movs	r3, #4
 80016a2:	e04f      	b.n	8001744 <HAL_I2C_Init+0x1dc>
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d111      	bne.n	80016d0 <HAL_I2C_Init+0x168>
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	1e58      	subs	r0, r3, #1
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6859      	ldr	r1, [r3, #4]
 80016b4:	460b      	mov	r3, r1
 80016b6:	005b      	lsls	r3, r3, #1
 80016b8:	440b      	add	r3, r1
 80016ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80016be:	3301      	adds	r3, #1
 80016c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	bf0c      	ite	eq
 80016c8:	2301      	moveq	r3, #1
 80016ca:	2300      	movne	r3, #0
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	e012      	b.n	80016f6 <HAL_I2C_Init+0x18e>
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	1e58      	subs	r0, r3, #1
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6859      	ldr	r1, [r3, #4]
 80016d8:	460b      	mov	r3, r1
 80016da:	009b      	lsls	r3, r3, #2
 80016dc:	440b      	add	r3, r1
 80016de:	0099      	lsls	r1, r3, #2
 80016e0:	440b      	add	r3, r1
 80016e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80016e6:	3301      	adds	r3, #1
 80016e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	bf0c      	ite	eq
 80016f0:	2301      	moveq	r3, #1
 80016f2:	2300      	movne	r3, #0
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <HAL_I2C_Init+0x196>
 80016fa:	2301      	movs	r3, #1
 80016fc:	e022      	b.n	8001744 <HAL_I2C_Init+0x1dc>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	689b      	ldr	r3, [r3, #8]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d10e      	bne.n	8001724 <HAL_I2C_Init+0x1bc>
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	1e58      	subs	r0, r3, #1
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6859      	ldr	r1, [r3, #4]
 800170e:	460b      	mov	r3, r1
 8001710:	005b      	lsls	r3, r3, #1
 8001712:	440b      	add	r3, r1
 8001714:	fbb0 f3f3 	udiv	r3, r0, r3
 8001718:	3301      	adds	r3, #1
 800171a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800171e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001722:	e00f      	b.n	8001744 <HAL_I2C_Init+0x1dc>
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	1e58      	subs	r0, r3, #1
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6859      	ldr	r1, [r3, #4]
 800172c:	460b      	mov	r3, r1
 800172e:	009b      	lsls	r3, r3, #2
 8001730:	440b      	add	r3, r1
 8001732:	0099      	lsls	r1, r3, #2
 8001734:	440b      	add	r3, r1
 8001736:	fbb0 f3f3 	udiv	r3, r0, r3
 800173a:	3301      	adds	r3, #1
 800173c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001740:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001744:	6879      	ldr	r1, [r7, #4]
 8001746:	6809      	ldr	r1, [r1, #0]
 8001748:	4313      	orrs	r3, r2
 800174a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	69da      	ldr	r2, [r3, #28]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6a1b      	ldr	r3, [r3, #32]
 800175e:	431a      	orrs	r2, r3
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	430a      	orrs	r2, r1
 8001766:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	689b      	ldr	r3, [r3, #8]
 800176e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001772:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001776:	687a      	ldr	r2, [r7, #4]
 8001778:	6911      	ldr	r1, [r2, #16]
 800177a:	687a      	ldr	r2, [r7, #4]
 800177c:	68d2      	ldr	r2, [r2, #12]
 800177e:	4311      	orrs	r1, r2
 8001780:	687a      	ldr	r2, [r7, #4]
 8001782:	6812      	ldr	r2, [r2, #0]
 8001784:	430b      	orrs	r3, r1
 8001786:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	68db      	ldr	r3, [r3, #12]
 800178e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	695a      	ldr	r2, [r3, #20]
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	699b      	ldr	r3, [r3, #24]
 800179a:	431a      	orrs	r2, r3
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	430a      	orrs	r2, r1
 80017a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f042 0201 	orr.w	r2, r2, #1
 80017b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2200      	movs	r2, #0
 80017b8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	2220      	movs	r2, #32
 80017be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2200      	movs	r2, #0
 80017c6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2200      	movs	r2, #0
 80017cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80017d0:	2300      	movs	r3, #0
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3710      	adds	r7, #16
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	000186a0 	.word	0x000186a0
 80017e0:	001e847f 	.word	0x001e847f
 80017e4:	003d08ff 	.word	0x003d08ff
 80017e8:	431bde83 	.word	0x431bde83
 80017ec:	10624dd3 	.word	0x10624dd3

080017f0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b08c      	sub	sp, #48	; 0x30
 80017f4:	af02      	add	r7, sp, #8
 80017f6:	60f8      	str	r0, [r7, #12]
 80017f8:	607a      	str	r2, [r7, #4]
 80017fa:	461a      	mov	r2, r3
 80017fc:	460b      	mov	r3, r1
 80017fe:	817b      	strh	r3, [r7, #10]
 8001800:	4613      	mov	r3, r2
 8001802:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001804:	f7ff fa30 	bl	8000c68 <HAL_GetTick>
 8001808:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001810:	b2db      	uxtb	r3, r3
 8001812:	2b20      	cmp	r3, #32
 8001814:	f040 820b 	bne.w	8001c2e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800181a:	9300      	str	r3, [sp, #0]
 800181c:	2319      	movs	r3, #25
 800181e:	2201      	movs	r2, #1
 8001820:	497c      	ldr	r1, [pc, #496]	; (8001a14 <HAL_I2C_Master_Receive+0x224>)
 8001822:	68f8      	ldr	r0, [r7, #12]
 8001824:	f000 fad8 	bl	8001dd8 <I2C_WaitOnFlagUntilTimeout>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d001      	beq.n	8001832 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800182e:	2302      	movs	r3, #2
 8001830:	e1fe      	b.n	8001c30 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001838:	2b01      	cmp	r3, #1
 800183a:	d101      	bne.n	8001840 <HAL_I2C_Master_Receive+0x50>
 800183c:	2302      	movs	r3, #2
 800183e:	e1f7      	b.n	8001c30 <HAL_I2C_Master_Receive+0x440>
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	2201      	movs	r2, #1
 8001844:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f003 0301 	and.w	r3, r3, #1
 8001852:	2b01      	cmp	r3, #1
 8001854:	d007      	beq.n	8001866 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f042 0201 	orr.w	r2, r2, #1
 8001864:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001874:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	2222      	movs	r2, #34	; 0x22
 800187a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	2210      	movs	r2, #16
 8001882:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	2200      	movs	r2, #0
 800188a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	687a      	ldr	r2, [r7, #4]
 8001890:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	893a      	ldrh	r2, [r7, #8]
 8001896:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800189c:	b29a      	uxth	r2, r3
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	4a5c      	ldr	r2, [pc, #368]	; (8001a18 <HAL_I2C_Master_Receive+0x228>)
 80018a6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80018a8:	8979      	ldrh	r1, [r7, #10]
 80018aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80018ae:	68f8      	ldr	r0, [r7, #12]
 80018b0:	f000 f9c4 	bl	8001c3c <I2C_MasterRequestRead>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d001      	beq.n	80018be <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80018ba:	2301      	movs	r3, #1
 80018bc:	e1b8      	b.n	8001c30 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d113      	bne.n	80018ee <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80018c6:	2300      	movs	r3, #0
 80018c8:	623b      	str	r3, [r7, #32]
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	695b      	ldr	r3, [r3, #20]
 80018d0:	623b      	str	r3, [r7, #32]
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	699b      	ldr	r3, [r3, #24]
 80018d8:	623b      	str	r3, [r7, #32]
 80018da:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	681a      	ldr	r2, [r3, #0]
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80018ea:	601a      	str	r2, [r3, #0]
 80018ec:	e18c      	b.n	8001c08 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018f2:	2b01      	cmp	r3, #1
 80018f4:	d11b      	bne.n	800192e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001904:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001906:	2300      	movs	r3, #0
 8001908:	61fb      	str	r3, [r7, #28]
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	695b      	ldr	r3, [r3, #20]
 8001910:	61fb      	str	r3, [r7, #28]
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	699b      	ldr	r3, [r3, #24]
 8001918:	61fb      	str	r3, [r7, #28]
 800191a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	681a      	ldr	r2, [r3, #0]
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800192a:	601a      	str	r2, [r3, #0]
 800192c:	e16c      	b.n	8001c08 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001932:	2b02      	cmp	r3, #2
 8001934:	d11b      	bne.n	800196e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	681a      	ldr	r2, [r3, #0]
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001944:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001954:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001956:	2300      	movs	r3, #0
 8001958:	61bb      	str	r3, [r7, #24]
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	695b      	ldr	r3, [r3, #20]
 8001960:	61bb      	str	r3, [r7, #24]
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	699b      	ldr	r3, [r3, #24]
 8001968:	61bb      	str	r3, [r7, #24]
 800196a:	69bb      	ldr	r3, [r7, #24]
 800196c:	e14c      	b.n	8001c08 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800197c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800197e:	2300      	movs	r3, #0
 8001980:	617b      	str	r3, [r7, #20]
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	695b      	ldr	r3, [r3, #20]
 8001988:	617b      	str	r3, [r7, #20]
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	699b      	ldr	r3, [r3, #24]
 8001990:	617b      	str	r3, [r7, #20]
 8001992:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001994:	e138      	b.n	8001c08 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800199a:	2b03      	cmp	r3, #3
 800199c:	f200 80f1 	bhi.w	8001b82 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	d123      	bne.n	80019f0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019aa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80019ac:	68f8      	ldr	r0, [r7, #12]
 80019ae:	f000 fae9 	bl	8001f84 <I2C_WaitOnRXNEFlagUntilTimeout>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80019b8:	2301      	movs	r3, #1
 80019ba:	e139      	b.n	8001c30 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	691a      	ldr	r2, [r3, #16]
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c6:	b2d2      	uxtb	r2, r2
 80019c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ce:	1c5a      	adds	r2, r3, #1
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019d8:	3b01      	subs	r3, #1
 80019da:	b29a      	uxth	r2, r3
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019e4:	b29b      	uxth	r3, r3
 80019e6:	3b01      	subs	r3, #1
 80019e8:	b29a      	uxth	r2, r3
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	855a      	strh	r2, [r3, #42]	; 0x2a
 80019ee:	e10b      	b.n	8001c08 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019f4:	2b02      	cmp	r3, #2
 80019f6:	d14e      	bne.n	8001a96 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80019f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019fa:	9300      	str	r3, [sp, #0]
 80019fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019fe:	2200      	movs	r2, #0
 8001a00:	4906      	ldr	r1, [pc, #24]	; (8001a1c <HAL_I2C_Master_Receive+0x22c>)
 8001a02:	68f8      	ldr	r0, [r7, #12]
 8001a04:	f000 f9e8 	bl	8001dd8 <I2C_WaitOnFlagUntilTimeout>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d008      	beq.n	8001a20 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e10e      	b.n	8001c30 <HAL_I2C_Master_Receive+0x440>
 8001a12:	bf00      	nop
 8001a14:	00100002 	.word	0x00100002
 8001a18:	ffff0000 	.word	0xffff0000
 8001a1c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001a2e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	691a      	ldr	r2, [r3, #16]
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a3a:	b2d2      	uxtb	r2, r2
 8001a3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a42:	1c5a      	adds	r2, r3, #1
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a4c:	3b01      	subs	r3, #1
 8001a4e:	b29a      	uxth	r2, r3
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a58:	b29b      	uxth	r3, r3
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	b29a      	uxth	r2, r3
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	691a      	ldr	r2, [r3, #16]
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a6c:	b2d2      	uxtb	r2, r2
 8001a6e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a74:	1c5a      	adds	r2, r3, #1
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a7e:	3b01      	subs	r3, #1
 8001a80:	b29a      	uxth	r2, r3
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	3b01      	subs	r3, #1
 8001a8e:	b29a      	uxth	r2, r3
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001a94:	e0b8      	b.n	8001c08 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a98:	9300      	str	r3, [sp, #0]
 8001a9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	4966      	ldr	r1, [pc, #408]	; (8001c38 <HAL_I2C_Master_Receive+0x448>)
 8001aa0:	68f8      	ldr	r0, [r7, #12]
 8001aa2:	f000 f999 	bl	8001dd8 <I2C_WaitOnFlagUntilTimeout>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8001aac:	2301      	movs	r3, #1
 8001aae:	e0bf      	b.n	8001c30 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	681a      	ldr	r2, [r3, #0]
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001abe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	691a      	ldr	r2, [r3, #16]
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aca:	b2d2      	uxtb	r2, r2
 8001acc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ad2:	1c5a      	adds	r2, r3, #1
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001adc:	3b01      	subs	r3, #1
 8001ade:	b29a      	uxth	r2, r3
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ae8:	b29b      	uxth	r3, r3
 8001aea:	3b01      	subs	r3, #1
 8001aec:	b29a      	uxth	r2, r3
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af4:	9300      	str	r3, [sp, #0]
 8001af6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001af8:	2200      	movs	r2, #0
 8001afa:	494f      	ldr	r1, [pc, #316]	; (8001c38 <HAL_I2C_Master_Receive+0x448>)
 8001afc:	68f8      	ldr	r0, [r7, #12]
 8001afe:	f000 f96b 	bl	8001dd8 <I2C_WaitOnFlagUntilTimeout>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d001      	beq.n	8001b0c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	e091      	b.n	8001c30 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b1a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	691a      	ldr	r2, [r3, #16]
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b26:	b2d2      	uxtb	r2, r2
 8001b28:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b2e:	1c5a      	adds	r2, r3, #1
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b38:	3b01      	subs	r3, #1
 8001b3a:	b29a      	uxth	r2, r3
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b44:	b29b      	uxth	r3, r3
 8001b46:	3b01      	subs	r3, #1
 8001b48:	b29a      	uxth	r2, r3
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	691a      	ldr	r2, [r3, #16]
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b58:	b2d2      	uxtb	r2, r2
 8001b5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b60:	1c5a      	adds	r2, r3, #1
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b6a:	3b01      	subs	r3, #1
 8001b6c:	b29a      	uxth	r2, r3
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b76:	b29b      	uxth	r3, r3
 8001b78:	3b01      	subs	r3, #1
 8001b7a:	b29a      	uxth	r2, r3
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001b80:	e042      	b.n	8001c08 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b84:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001b86:	68f8      	ldr	r0, [r7, #12]
 8001b88:	f000 f9fc 	bl	8001f84 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
 8001b94:	e04c      	b.n	8001c30 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	691a      	ldr	r2, [r3, #16]
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba0:	b2d2      	uxtb	r2, r2
 8001ba2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba8:	1c5a      	adds	r2, r3, #1
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bb2:	3b01      	subs	r3, #1
 8001bb4:	b29a      	uxth	r2, r3
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001bbe:	b29b      	uxth	r3, r3
 8001bc0:	3b01      	subs	r3, #1
 8001bc2:	b29a      	uxth	r2, r3
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	695b      	ldr	r3, [r3, #20]
 8001bce:	f003 0304 	and.w	r3, r3, #4
 8001bd2:	2b04      	cmp	r3, #4
 8001bd4:	d118      	bne.n	8001c08 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	691a      	ldr	r2, [r3, #16]
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001be0:	b2d2      	uxtb	r2, r2
 8001be2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001be8:	1c5a      	adds	r2, r3, #1
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bf2:	3b01      	subs	r3, #1
 8001bf4:	b29a      	uxth	r2, r3
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001bfe:	b29b      	uxth	r3, r3
 8001c00:	3b01      	subs	r3, #1
 8001c02:	b29a      	uxth	r2, r3
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	f47f aec2 	bne.w	8001996 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	2220      	movs	r2, #32
 8001c16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	2200      	movs	r2, #0
 8001c26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	e000      	b.n	8001c30 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8001c2e:	2302      	movs	r3, #2
  }
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3728      	adds	r7, #40	; 0x28
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	00010004 	.word	0x00010004

08001c3c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b088      	sub	sp, #32
 8001c40:	af02      	add	r7, sp, #8
 8001c42:	60f8      	str	r0, [r7, #12]
 8001c44:	607a      	str	r2, [r7, #4]
 8001c46:	603b      	str	r3, [r7, #0]
 8001c48:	460b      	mov	r3, r1
 8001c4a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c50:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001c60:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	2b08      	cmp	r3, #8
 8001c66:	d006      	beq.n	8001c76 <I2C_MasterRequestRead+0x3a>
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	2b01      	cmp	r3, #1
 8001c6c:	d003      	beq.n	8001c76 <I2C_MasterRequestRead+0x3a>
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001c74:	d108      	bne.n	8001c88 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c84:	601a      	str	r2, [r3, #0]
 8001c86:	e00b      	b.n	8001ca0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8c:	2b11      	cmp	r3, #17
 8001c8e:	d107      	bne.n	8001ca0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c9e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	9300      	str	r3, [sp, #0]
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001cac:	68f8      	ldr	r0, [r7, #12]
 8001cae:	f000 f893 	bl	8001dd8 <I2C_WaitOnFlagUntilTimeout>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d00d      	beq.n	8001cd4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cc2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001cc6:	d103      	bne.n	8001cd0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001cce:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001cd0:	2303      	movs	r3, #3
 8001cd2:	e079      	b.n	8001dc8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	691b      	ldr	r3, [r3, #16]
 8001cd8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001cdc:	d108      	bne.n	8001cf0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001cde:	897b      	ldrh	r3, [r7, #10]
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	f043 0301 	orr.w	r3, r3, #1
 8001ce6:	b2da      	uxtb	r2, r3
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	611a      	str	r2, [r3, #16]
 8001cee:	e05f      	b.n	8001db0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001cf0:	897b      	ldrh	r3, [r7, #10]
 8001cf2:	11db      	asrs	r3, r3, #7
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	f003 0306 	and.w	r3, r3, #6
 8001cfa:	b2db      	uxtb	r3, r3
 8001cfc:	f063 030f 	orn	r3, r3, #15
 8001d00:	b2da      	uxtb	r2, r3
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	687a      	ldr	r2, [r7, #4]
 8001d0c:	4930      	ldr	r1, [pc, #192]	; (8001dd0 <I2C_MasterRequestRead+0x194>)
 8001d0e:	68f8      	ldr	r0, [r7, #12]
 8001d10:	f000 f8b9 	bl	8001e86 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d001      	beq.n	8001d1e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e054      	b.n	8001dc8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001d1e:	897b      	ldrh	r3, [r7, #10]
 8001d20:	b2da      	uxtb	r2, r3
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	687a      	ldr	r2, [r7, #4]
 8001d2c:	4929      	ldr	r1, [pc, #164]	; (8001dd4 <I2C_MasterRequestRead+0x198>)
 8001d2e:	68f8      	ldr	r0, [r7, #12]
 8001d30:	f000 f8a9 	bl	8001e86 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d001      	beq.n	8001d3e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	e044      	b.n	8001dc8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d3e:	2300      	movs	r3, #0
 8001d40:	613b      	str	r3, [r7, #16]
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	695b      	ldr	r3, [r3, #20]
 8001d48:	613b      	str	r3, [r7, #16]
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	699b      	ldr	r3, [r3, #24]
 8001d50:	613b      	str	r3, [r7, #16]
 8001d52:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	681a      	ldr	r2, [r3, #0]
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d62:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	9300      	str	r3, [sp, #0]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001d70:	68f8      	ldr	r0, [r7, #12]
 8001d72:	f000 f831 	bl	8001dd8 <I2C_WaitOnFlagUntilTimeout>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d00d      	beq.n	8001d98 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d8a:	d103      	bne.n	8001d94 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d92:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8001d94:	2303      	movs	r3, #3
 8001d96:	e017      	b.n	8001dc8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8001d98:	897b      	ldrh	r3, [r7, #10]
 8001d9a:	11db      	asrs	r3, r3, #7
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	f003 0306 	and.w	r3, r3, #6
 8001da2:	b2db      	uxtb	r3, r3
 8001da4:	f063 030e 	orn	r3, r3, #14
 8001da8:	b2da      	uxtb	r2, r3
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	4907      	ldr	r1, [pc, #28]	; (8001dd4 <I2C_MasterRequestRead+0x198>)
 8001db6:	68f8      	ldr	r0, [r7, #12]
 8001db8:	f000 f865 	bl	8001e86 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e000      	b.n	8001dc8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8001dc6:	2300      	movs	r3, #0
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	3718      	adds	r7, #24
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	00010008 	.word	0x00010008
 8001dd4:	00010002 	.word	0x00010002

08001dd8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	60f8      	str	r0, [r7, #12]
 8001de0:	60b9      	str	r1, [r7, #8]
 8001de2:	603b      	str	r3, [r7, #0]
 8001de4:	4613      	mov	r3, r2
 8001de6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001de8:	e025      	b.n	8001e36 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001df0:	d021      	beq.n	8001e36 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001df2:	f7fe ff39 	bl	8000c68 <HAL_GetTick>
 8001df6:	4602      	mov	r2, r0
 8001df8:	69bb      	ldr	r3, [r7, #24]
 8001dfa:	1ad3      	subs	r3, r2, r3
 8001dfc:	683a      	ldr	r2, [r7, #0]
 8001dfe:	429a      	cmp	r2, r3
 8001e00:	d302      	bcc.n	8001e08 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d116      	bne.n	8001e36 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	2220      	movs	r2, #32
 8001e12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e22:	f043 0220 	orr.w	r2, r3, #32
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
 8001e34:	e023      	b.n	8001e7e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e36:	68bb      	ldr	r3, [r7, #8]
 8001e38:	0c1b      	lsrs	r3, r3, #16
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d10d      	bne.n	8001e5c <I2C_WaitOnFlagUntilTimeout+0x84>
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	695b      	ldr	r3, [r3, #20]
 8001e46:	43da      	mvns	r2, r3
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	b29b      	uxth	r3, r3
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	bf0c      	ite	eq
 8001e52:	2301      	moveq	r3, #1
 8001e54:	2300      	movne	r3, #0
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	461a      	mov	r2, r3
 8001e5a:	e00c      	b.n	8001e76 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	699b      	ldr	r3, [r3, #24]
 8001e62:	43da      	mvns	r2, r3
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	4013      	ands	r3, r2
 8001e68:	b29b      	uxth	r3, r3
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	bf0c      	ite	eq
 8001e6e:	2301      	moveq	r3, #1
 8001e70:	2300      	movne	r3, #0
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	461a      	mov	r2, r3
 8001e76:	79fb      	ldrb	r3, [r7, #7]
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d0b6      	beq.n	8001dea <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001e7c:	2300      	movs	r3, #0
}
 8001e7e:	4618      	mov	r0, r3
 8001e80:	3710      	adds	r7, #16
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}

08001e86 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001e86:	b580      	push	{r7, lr}
 8001e88:	b084      	sub	sp, #16
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	60f8      	str	r0, [r7, #12]
 8001e8e:	60b9      	str	r1, [r7, #8]
 8001e90:	607a      	str	r2, [r7, #4]
 8001e92:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001e94:	e051      	b.n	8001f3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	695b      	ldr	r3, [r3, #20]
 8001e9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ea0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ea4:	d123      	bne.n	8001eee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001eb4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001ebe:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	2220      	movs	r2, #32
 8001eca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eda:	f043 0204 	orr.w	r2, r3, #4
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	e046      	b.n	8001f7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001ef4:	d021      	beq.n	8001f3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ef6:	f7fe feb7 	bl	8000c68 <HAL_GetTick>
 8001efa:	4602      	mov	r2, r0
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	1ad3      	subs	r3, r2, r3
 8001f00:	687a      	ldr	r2, [r7, #4]
 8001f02:	429a      	cmp	r2, r3
 8001f04:	d302      	bcc.n	8001f0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d116      	bne.n	8001f3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	2220      	movs	r2, #32
 8001f16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f26:	f043 0220 	orr.w	r2, r3, #32
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	2200      	movs	r2, #0
 8001f32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
 8001f38:	e020      	b.n	8001f7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	0c1b      	lsrs	r3, r3, #16
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d10c      	bne.n	8001f5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	695b      	ldr	r3, [r3, #20]
 8001f4a:	43da      	mvns	r2, r3
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	4013      	ands	r3, r2
 8001f50:	b29b      	uxth	r3, r3
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	bf14      	ite	ne
 8001f56:	2301      	movne	r3, #1
 8001f58:	2300      	moveq	r3, #0
 8001f5a:	b2db      	uxtb	r3, r3
 8001f5c:	e00b      	b.n	8001f76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	699b      	ldr	r3, [r3, #24]
 8001f64:	43da      	mvns	r2, r3
 8001f66:	68bb      	ldr	r3, [r7, #8]
 8001f68:	4013      	ands	r3, r2
 8001f6a:	b29b      	uxth	r3, r3
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	bf14      	ite	ne
 8001f70:	2301      	movne	r3, #1
 8001f72:	2300      	moveq	r3, #0
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d18d      	bne.n	8001e96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8001f7a:	2300      	movs	r3, #0
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	3710      	adds	r7, #16
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}

08001f84 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b084      	sub	sp, #16
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	60f8      	str	r0, [r7, #12]
 8001f8c:	60b9      	str	r1, [r7, #8]
 8001f8e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001f90:	e042      	b.n	8002018 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	695b      	ldr	r3, [r3, #20]
 8001f98:	f003 0310 	and.w	r3, r3, #16
 8001f9c:	2b10      	cmp	r3, #16
 8001f9e:	d119      	bne.n	8001fd4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f06f 0210 	mvn.w	r2, #16
 8001fa8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	2200      	movs	r2, #0
 8001fae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	2220      	movs	r2, #32
 8001fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	2200      	movs	r2, #0
 8001fbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	e029      	b.n	8002028 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001fd4:	f7fe fe48 	bl	8000c68 <HAL_GetTick>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	68ba      	ldr	r2, [r7, #8]
 8001fe0:	429a      	cmp	r2, r3
 8001fe2:	d302      	bcc.n	8001fea <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8001fe4:	68bb      	ldr	r3, [r7, #8]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d116      	bne.n	8002018 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	2200      	movs	r2, #0
 8001fee:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	2220      	movs	r2, #32
 8001ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002004:	f043 0220 	orr.w	r2, r3, #32
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	2200      	movs	r2, #0
 8002010:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002014:	2301      	movs	r3, #1
 8002016:	e007      	b.n	8002028 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	695b      	ldr	r3, [r3, #20]
 800201e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002022:	2b40      	cmp	r3, #64	; 0x40
 8002024:	d1b5      	bne.n	8001f92 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002026:	2300      	movs	r3, #0
}
 8002028:	4618      	mov	r0, r3
 800202a:	3710      	adds	r7, #16
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}

08002030 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b084      	sub	sp, #16
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d101      	bne.n	8002044 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	e0cc      	b.n	80021de <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002044:	4b68      	ldr	r3, [pc, #416]	; (80021e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f003 030f 	and.w	r3, r3, #15
 800204c:	683a      	ldr	r2, [r7, #0]
 800204e:	429a      	cmp	r2, r3
 8002050:	d90c      	bls.n	800206c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002052:	4b65      	ldr	r3, [pc, #404]	; (80021e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002054:	683a      	ldr	r2, [r7, #0]
 8002056:	b2d2      	uxtb	r2, r2
 8002058:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800205a:	4b63      	ldr	r3, [pc, #396]	; (80021e8 <HAL_RCC_ClockConfig+0x1b8>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 030f 	and.w	r3, r3, #15
 8002062:	683a      	ldr	r2, [r7, #0]
 8002064:	429a      	cmp	r2, r3
 8002066:	d001      	beq.n	800206c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002068:	2301      	movs	r3, #1
 800206a:	e0b8      	b.n	80021de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f003 0302 	and.w	r3, r3, #2
 8002074:	2b00      	cmp	r3, #0
 8002076:	d020      	beq.n	80020ba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f003 0304 	and.w	r3, r3, #4
 8002080:	2b00      	cmp	r3, #0
 8002082:	d005      	beq.n	8002090 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002084:	4b59      	ldr	r3, [pc, #356]	; (80021ec <HAL_RCC_ClockConfig+0x1bc>)
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	4a58      	ldr	r2, [pc, #352]	; (80021ec <HAL_RCC_ClockConfig+0x1bc>)
 800208a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800208e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f003 0308 	and.w	r3, r3, #8
 8002098:	2b00      	cmp	r3, #0
 800209a:	d005      	beq.n	80020a8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800209c:	4b53      	ldr	r3, [pc, #332]	; (80021ec <HAL_RCC_ClockConfig+0x1bc>)
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	4a52      	ldr	r2, [pc, #328]	; (80021ec <HAL_RCC_ClockConfig+0x1bc>)
 80020a2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80020a6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020a8:	4b50      	ldr	r3, [pc, #320]	; (80021ec <HAL_RCC_ClockConfig+0x1bc>)
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	494d      	ldr	r1, [pc, #308]	; (80021ec <HAL_RCC_ClockConfig+0x1bc>)
 80020b6:	4313      	orrs	r3, r2
 80020b8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 0301 	and.w	r3, r3, #1
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d044      	beq.n	8002150 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d107      	bne.n	80020de <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020ce:	4b47      	ldr	r3, [pc, #284]	; (80021ec <HAL_RCC_ClockConfig+0x1bc>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d119      	bne.n	800210e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	e07f      	b.n	80021de <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	2b02      	cmp	r3, #2
 80020e4:	d003      	beq.n	80020ee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020ea:	2b03      	cmp	r3, #3
 80020ec:	d107      	bne.n	80020fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020ee:	4b3f      	ldr	r3, [pc, #252]	; (80021ec <HAL_RCC_ClockConfig+0x1bc>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d109      	bne.n	800210e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020fa:	2301      	movs	r3, #1
 80020fc:	e06f      	b.n	80021de <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020fe:	4b3b      	ldr	r3, [pc, #236]	; (80021ec <HAL_RCC_ClockConfig+0x1bc>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 0302 	and.w	r3, r3, #2
 8002106:	2b00      	cmp	r3, #0
 8002108:	d101      	bne.n	800210e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e067      	b.n	80021de <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800210e:	4b37      	ldr	r3, [pc, #220]	; (80021ec <HAL_RCC_ClockConfig+0x1bc>)
 8002110:	689b      	ldr	r3, [r3, #8]
 8002112:	f023 0203 	bic.w	r2, r3, #3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	4934      	ldr	r1, [pc, #208]	; (80021ec <HAL_RCC_ClockConfig+0x1bc>)
 800211c:	4313      	orrs	r3, r2
 800211e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002120:	f7fe fda2 	bl	8000c68 <HAL_GetTick>
 8002124:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002126:	e00a      	b.n	800213e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002128:	f7fe fd9e 	bl	8000c68 <HAL_GetTick>
 800212c:	4602      	mov	r2, r0
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	1ad3      	subs	r3, r2, r3
 8002132:	f241 3288 	movw	r2, #5000	; 0x1388
 8002136:	4293      	cmp	r3, r2
 8002138:	d901      	bls.n	800213e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800213a:	2303      	movs	r3, #3
 800213c:	e04f      	b.n	80021de <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800213e:	4b2b      	ldr	r3, [pc, #172]	; (80021ec <HAL_RCC_ClockConfig+0x1bc>)
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	f003 020c 	and.w	r2, r3, #12
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	009b      	lsls	r3, r3, #2
 800214c:	429a      	cmp	r2, r3
 800214e:	d1eb      	bne.n	8002128 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002150:	4b25      	ldr	r3, [pc, #148]	; (80021e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f003 030f 	and.w	r3, r3, #15
 8002158:	683a      	ldr	r2, [r7, #0]
 800215a:	429a      	cmp	r2, r3
 800215c:	d20c      	bcs.n	8002178 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800215e:	4b22      	ldr	r3, [pc, #136]	; (80021e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002160:	683a      	ldr	r2, [r7, #0]
 8002162:	b2d2      	uxtb	r2, r2
 8002164:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002166:	4b20      	ldr	r3, [pc, #128]	; (80021e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 030f 	and.w	r3, r3, #15
 800216e:	683a      	ldr	r2, [r7, #0]
 8002170:	429a      	cmp	r2, r3
 8002172:	d001      	beq.n	8002178 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002174:	2301      	movs	r3, #1
 8002176:	e032      	b.n	80021de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f003 0304 	and.w	r3, r3, #4
 8002180:	2b00      	cmp	r3, #0
 8002182:	d008      	beq.n	8002196 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002184:	4b19      	ldr	r3, [pc, #100]	; (80021ec <HAL_RCC_ClockConfig+0x1bc>)
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	4916      	ldr	r1, [pc, #88]	; (80021ec <HAL_RCC_ClockConfig+0x1bc>)
 8002192:	4313      	orrs	r3, r2
 8002194:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f003 0308 	and.w	r3, r3, #8
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d009      	beq.n	80021b6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021a2:	4b12      	ldr	r3, [pc, #72]	; (80021ec <HAL_RCC_ClockConfig+0x1bc>)
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	691b      	ldr	r3, [r3, #16]
 80021ae:	00db      	lsls	r3, r3, #3
 80021b0:	490e      	ldr	r1, [pc, #56]	; (80021ec <HAL_RCC_ClockConfig+0x1bc>)
 80021b2:	4313      	orrs	r3, r2
 80021b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80021b6:	f000 f841 	bl	800223c <HAL_RCC_GetSysClockFreq>
 80021ba:	4602      	mov	r2, r0
 80021bc:	4b0b      	ldr	r3, [pc, #44]	; (80021ec <HAL_RCC_ClockConfig+0x1bc>)
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	091b      	lsrs	r3, r3, #4
 80021c2:	f003 030f 	and.w	r3, r3, #15
 80021c6:	490a      	ldr	r1, [pc, #40]	; (80021f0 <HAL_RCC_ClockConfig+0x1c0>)
 80021c8:	5ccb      	ldrb	r3, [r1, r3]
 80021ca:	fa22 f303 	lsr.w	r3, r2, r3
 80021ce:	4a09      	ldr	r2, [pc, #36]	; (80021f4 <HAL_RCC_ClockConfig+0x1c4>)
 80021d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80021d2:	4b09      	ldr	r3, [pc, #36]	; (80021f8 <HAL_RCC_ClockConfig+0x1c8>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4618      	mov	r0, r3
 80021d8:	f7fe fd02 	bl	8000be0 <HAL_InitTick>

  return HAL_OK;
 80021dc:	2300      	movs	r3, #0
}
 80021de:	4618      	mov	r0, r3
 80021e0:	3710      	adds	r7, #16
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	40023c00 	.word	0x40023c00
 80021ec:	40023800 	.word	0x40023800
 80021f0:	0800394c 	.word	0x0800394c
 80021f4:	20000004 	.word	0x20000004
 80021f8:	20000008 	.word	0x20000008

080021fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002200:	4b03      	ldr	r3, [pc, #12]	; (8002210 <HAL_RCC_GetHCLKFreq+0x14>)
 8002202:	681b      	ldr	r3, [r3, #0]
}
 8002204:	4618      	mov	r0, r3
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr
 800220e:	bf00      	nop
 8002210:	20000004 	.word	0x20000004

08002214 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002218:	f7ff fff0 	bl	80021fc <HAL_RCC_GetHCLKFreq>
 800221c:	4602      	mov	r2, r0
 800221e:	4b05      	ldr	r3, [pc, #20]	; (8002234 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	0a9b      	lsrs	r3, r3, #10
 8002224:	f003 0307 	and.w	r3, r3, #7
 8002228:	4903      	ldr	r1, [pc, #12]	; (8002238 <HAL_RCC_GetPCLK1Freq+0x24>)
 800222a:	5ccb      	ldrb	r3, [r1, r3]
 800222c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002230:	4618      	mov	r0, r3
 8002232:	bd80      	pop	{r7, pc}
 8002234:	40023800 	.word	0x40023800
 8002238:	0800395c 	.word	0x0800395c

0800223c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800223c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002240:	b0a6      	sub	sp, #152	; 0x98
 8002242:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002244:	2300      	movs	r3, #0
 8002246:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 800224a:	2300      	movs	r3, #0
 800224c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 8002250:	2300      	movs	r3, #0
 8002252:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 8002256:	2300      	movs	r3, #0
 8002258:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 800225c:	2300      	movs	r3, #0
 800225e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002262:	4bc8      	ldr	r3, [pc, #800]	; (8002584 <HAL_RCC_GetSysClockFreq+0x348>)
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	f003 030c 	and.w	r3, r3, #12
 800226a:	2b0c      	cmp	r3, #12
 800226c:	f200 817e 	bhi.w	800256c <HAL_RCC_GetSysClockFreq+0x330>
 8002270:	a201      	add	r2, pc, #4	; (adr r2, 8002278 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002276:	bf00      	nop
 8002278:	080022ad 	.word	0x080022ad
 800227c:	0800256d 	.word	0x0800256d
 8002280:	0800256d 	.word	0x0800256d
 8002284:	0800256d 	.word	0x0800256d
 8002288:	080022b5 	.word	0x080022b5
 800228c:	0800256d 	.word	0x0800256d
 8002290:	0800256d 	.word	0x0800256d
 8002294:	0800256d 	.word	0x0800256d
 8002298:	080022bd 	.word	0x080022bd
 800229c:	0800256d 	.word	0x0800256d
 80022a0:	0800256d 	.word	0x0800256d
 80022a4:	0800256d 	.word	0x0800256d
 80022a8:	08002427 	.word	0x08002427
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80022ac:	4bb6      	ldr	r3, [pc, #728]	; (8002588 <HAL_RCC_GetSysClockFreq+0x34c>)
 80022ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 80022b2:	e15f      	b.n	8002574 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80022b4:	4bb5      	ldr	r3, [pc, #724]	; (800258c <HAL_RCC_GetSysClockFreq+0x350>)
 80022b6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80022ba:	e15b      	b.n	8002574 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80022bc:	4bb1      	ldr	r3, [pc, #708]	; (8002584 <HAL_RCC_GetSysClockFreq+0x348>)
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80022c4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80022c8:	4bae      	ldr	r3, [pc, #696]	; (8002584 <HAL_RCC_GetSysClockFreq+0x348>)
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d031      	beq.n	8002338 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022d4:	4bab      	ldr	r3, [pc, #684]	; (8002584 <HAL_RCC_GetSysClockFreq+0x348>)
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	099b      	lsrs	r3, r3, #6
 80022da:	2200      	movs	r2, #0
 80022dc:	66bb      	str	r3, [r7, #104]	; 0x68
 80022de:	66fa      	str	r2, [r7, #108]	; 0x6c
 80022e0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80022e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022e6:	663b      	str	r3, [r7, #96]	; 0x60
 80022e8:	2300      	movs	r3, #0
 80022ea:	667b      	str	r3, [r7, #100]	; 0x64
 80022ec:	4ba7      	ldr	r3, [pc, #668]	; (800258c <HAL_RCC_GetSysClockFreq+0x350>)
 80022ee:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80022f2:	462a      	mov	r2, r5
 80022f4:	fb03 f202 	mul.w	r2, r3, r2
 80022f8:	2300      	movs	r3, #0
 80022fa:	4621      	mov	r1, r4
 80022fc:	fb01 f303 	mul.w	r3, r1, r3
 8002300:	4413      	add	r3, r2
 8002302:	4aa2      	ldr	r2, [pc, #648]	; (800258c <HAL_RCC_GetSysClockFreq+0x350>)
 8002304:	4621      	mov	r1, r4
 8002306:	fba1 1202 	umull	r1, r2, r1, r2
 800230a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800230c:	460a      	mov	r2, r1
 800230e:	67ba      	str	r2, [r7, #120]	; 0x78
 8002310:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8002312:	4413      	add	r3, r2
 8002314:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002316:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800231a:	2200      	movs	r2, #0
 800231c:	65bb      	str	r3, [r7, #88]	; 0x58
 800231e:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002320:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002324:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8002328:	f7fd ffc2 	bl	80002b0 <__aeabi_uldivmod>
 800232c:	4602      	mov	r2, r0
 800232e:	460b      	mov	r3, r1
 8002330:	4613      	mov	r3, r2
 8002332:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002336:	e064      	b.n	8002402 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002338:	4b92      	ldr	r3, [pc, #584]	; (8002584 <HAL_RCC_GetSysClockFreq+0x348>)
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	099b      	lsrs	r3, r3, #6
 800233e:	2200      	movs	r2, #0
 8002340:	653b      	str	r3, [r7, #80]	; 0x50
 8002342:	657a      	str	r2, [r7, #84]	; 0x54
 8002344:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002346:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800234a:	64bb      	str	r3, [r7, #72]	; 0x48
 800234c:	2300      	movs	r3, #0
 800234e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002350:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8002354:	4622      	mov	r2, r4
 8002356:	462b      	mov	r3, r5
 8002358:	f04f 0000 	mov.w	r0, #0
 800235c:	f04f 0100 	mov.w	r1, #0
 8002360:	0159      	lsls	r1, r3, #5
 8002362:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002366:	0150      	lsls	r0, r2, #5
 8002368:	4602      	mov	r2, r0
 800236a:	460b      	mov	r3, r1
 800236c:	4621      	mov	r1, r4
 800236e:	1a51      	subs	r1, r2, r1
 8002370:	6139      	str	r1, [r7, #16]
 8002372:	4629      	mov	r1, r5
 8002374:	eb63 0301 	sbc.w	r3, r3, r1
 8002378:	617b      	str	r3, [r7, #20]
 800237a:	f04f 0200 	mov.w	r2, #0
 800237e:	f04f 0300 	mov.w	r3, #0
 8002382:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002386:	4659      	mov	r1, fp
 8002388:	018b      	lsls	r3, r1, #6
 800238a:	4651      	mov	r1, sl
 800238c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002390:	4651      	mov	r1, sl
 8002392:	018a      	lsls	r2, r1, #6
 8002394:	4651      	mov	r1, sl
 8002396:	ebb2 0801 	subs.w	r8, r2, r1
 800239a:	4659      	mov	r1, fp
 800239c:	eb63 0901 	sbc.w	r9, r3, r1
 80023a0:	f04f 0200 	mov.w	r2, #0
 80023a4:	f04f 0300 	mov.w	r3, #0
 80023a8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80023ac:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80023b0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80023b4:	4690      	mov	r8, r2
 80023b6:	4699      	mov	r9, r3
 80023b8:	4623      	mov	r3, r4
 80023ba:	eb18 0303 	adds.w	r3, r8, r3
 80023be:	60bb      	str	r3, [r7, #8]
 80023c0:	462b      	mov	r3, r5
 80023c2:	eb49 0303 	adc.w	r3, r9, r3
 80023c6:	60fb      	str	r3, [r7, #12]
 80023c8:	f04f 0200 	mov.w	r2, #0
 80023cc:	f04f 0300 	mov.w	r3, #0
 80023d0:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80023d4:	4629      	mov	r1, r5
 80023d6:	028b      	lsls	r3, r1, #10
 80023d8:	4621      	mov	r1, r4
 80023da:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80023de:	4621      	mov	r1, r4
 80023e0:	028a      	lsls	r2, r1, #10
 80023e2:	4610      	mov	r0, r2
 80023e4:	4619      	mov	r1, r3
 80023e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80023ea:	2200      	movs	r2, #0
 80023ec:	643b      	str	r3, [r7, #64]	; 0x40
 80023ee:	647a      	str	r2, [r7, #68]	; 0x44
 80023f0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80023f4:	f7fd ff5c 	bl	80002b0 <__aeabi_uldivmod>
 80023f8:	4602      	mov	r2, r0
 80023fa:	460b      	mov	r3, r1
 80023fc:	4613      	mov	r3, r2
 80023fe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002402:	4b60      	ldr	r3, [pc, #384]	; (8002584 <HAL_RCC_GetSysClockFreq+0x348>)
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	0c1b      	lsrs	r3, r3, #16
 8002408:	f003 0303 	and.w	r3, r3, #3
 800240c:	3301      	adds	r3, #1
 800240e:	005b      	lsls	r3, r3, #1
 8002410:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 8002414:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002418:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800241c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002420:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8002424:	e0a6      	b.n	8002574 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002426:	4b57      	ldr	r3, [pc, #348]	; (8002584 <HAL_RCC_GetSysClockFreq+0x348>)
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800242e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002432:	4b54      	ldr	r3, [pc, #336]	; (8002584 <HAL_RCC_GetSysClockFreq+0x348>)
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800243a:	2b00      	cmp	r3, #0
 800243c:	d02a      	beq.n	8002494 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800243e:	4b51      	ldr	r3, [pc, #324]	; (8002584 <HAL_RCC_GetSysClockFreq+0x348>)
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	099b      	lsrs	r3, r3, #6
 8002444:	2200      	movs	r2, #0
 8002446:	63bb      	str	r3, [r7, #56]	; 0x38
 8002448:	63fa      	str	r2, [r7, #60]	; 0x3c
 800244a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800244c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002450:	2100      	movs	r1, #0
 8002452:	4b4e      	ldr	r3, [pc, #312]	; (800258c <HAL_RCC_GetSysClockFreq+0x350>)
 8002454:	fb03 f201 	mul.w	r2, r3, r1
 8002458:	2300      	movs	r3, #0
 800245a:	fb00 f303 	mul.w	r3, r0, r3
 800245e:	4413      	add	r3, r2
 8002460:	4a4a      	ldr	r2, [pc, #296]	; (800258c <HAL_RCC_GetSysClockFreq+0x350>)
 8002462:	fba0 1202 	umull	r1, r2, r0, r2
 8002466:	677a      	str	r2, [r7, #116]	; 0x74
 8002468:	460a      	mov	r2, r1
 800246a:	673a      	str	r2, [r7, #112]	; 0x70
 800246c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800246e:	4413      	add	r3, r2
 8002470:	677b      	str	r3, [r7, #116]	; 0x74
 8002472:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002476:	2200      	movs	r2, #0
 8002478:	633b      	str	r3, [r7, #48]	; 0x30
 800247a:	637a      	str	r2, [r7, #52]	; 0x34
 800247c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002480:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8002484:	f7fd ff14 	bl	80002b0 <__aeabi_uldivmod>
 8002488:	4602      	mov	r2, r0
 800248a:	460b      	mov	r3, r1
 800248c:	4613      	mov	r3, r2
 800248e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002492:	e05b      	b.n	800254c <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002494:	4b3b      	ldr	r3, [pc, #236]	; (8002584 <HAL_RCC_GetSysClockFreq+0x348>)
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	099b      	lsrs	r3, r3, #6
 800249a:	2200      	movs	r2, #0
 800249c:	62bb      	str	r3, [r7, #40]	; 0x28
 800249e:	62fa      	str	r2, [r7, #44]	; 0x2c
 80024a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024a6:	623b      	str	r3, [r7, #32]
 80024a8:	2300      	movs	r3, #0
 80024aa:	627b      	str	r3, [r7, #36]	; 0x24
 80024ac:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80024b0:	4642      	mov	r2, r8
 80024b2:	464b      	mov	r3, r9
 80024b4:	f04f 0000 	mov.w	r0, #0
 80024b8:	f04f 0100 	mov.w	r1, #0
 80024bc:	0159      	lsls	r1, r3, #5
 80024be:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80024c2:	0150      	lsls	r0, r2, #5
 80024c4:	4602      	mov	r2, r0
 80024c6:	460b      	mov	r3, r1
 80024c8:	4641      	mov	r1, r8
 80024ca:	ebb2 0a01 	subs.w	sl, r2, r1
 80024ce:	4649      	mov	r1, r9
 80024d0:	eb63 0b01 	sbc.w	fp, r3, r1
 80024d4:	f04f 0200 	mov.w	r2, #0
 80024d8:	f04f 0300 	mov.w	r3, #0
 80024dc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80024e0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80024e4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80024e8:	ebb2 040a 	subs.w	r4, r2, sl
 80024ec:	eb63 050b 	sbc.w	r5, r3, fp
 80024f0:	f04f 0200 	mov.w	r2, #0
 80024f4:	f04f 0300 	mov.w	r3, #0
 80024f8:	00eb      	lsls	r3, r5, #3
 80024fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80024fe:	00e2      	lsls	r2, r4, #3
 8002500:	4614      	mov	r4, r2
 8002502:	461d      	mov	r5, r3
 8002504:	4643      	mov	r3, r8
 8002506:	18e3      	adds	r3, r4, r3
 8002508:	603b      	str	r3, [r7, #0]
 800250a:	464b      	mov	r3, r9
 800250c:	eb45 0303 	adc.w	r3, r5, r3
 8002510:	607b      	str	r3, [r7, #4]
 8002512:	f04f 0200 	mov.w	r2, #0
 8002516:	f04f 0300 	mov.w	r3, #0
 800251a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800251e:	4629      	mov	r1, r5
 8002520:	028b      	lsls	r3, r1, #10
 8002522:	4621      	mov	r1, r4
 8002524:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002528:	4621      	mov	r1, r4
 800252a:	028a      	lsls	r2, r1, #10
 800252c:	4610      	mov	r0, r2
 800252e:	4619      	mov	r1, r3
 8002530:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002534:	2200      	movs	r2, #0
 8002536:	61bb      	str	r3, [r7, #24]
 8002538:	61fa      	str	r2, [r7, #28]
 800253a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800253e:	f7fd feb7 	bl	80002b0 <__aeabi_uldivmod>
 8002542:	4602      	mov	r2, r0
 8002544:	460b      	mov	r3, r1
 8002546:	4613      	mov	r3, r2
 8002548:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800254c:	4b0d      	ldr	r3, [pc, #52]	; (8002584 <HAL_RCC_GetSysClockFreq+0x348>)
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	0f1b      	lsrs	r3, r3, #28
 8002552:	f003 0307 	and.w	r3, r3, #7
 8002556:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 800255a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800255e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002562:	fbb2 f3f3 	udiv	r3, r2, r3
 8002566:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 800256a:	e003      	b.n	8002574 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800256c:	4b06      	ldr	r3, [pc, #24]	; (8002588 <HAL_RCC_GetSysClockFreq+0x34c>)
 800256e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8002572:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002574:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 8002578:	4618      	mov	r0, r3
 800257a:	3798      	adds	r7, #152	; 0x98
 800257c:	46bd      	mov	sp, r7
 800257e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002582:	bf00      	nop
 8002584:	40023800 	.word	0x40023800
 8002588:	00f42400 	.word	0x00f42400
 800258c:	017d7840 	.word	0x017d7840

08002590 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b086      	sub	sp, #24
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d101      	bne.n	80025a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e28d      	b.n	8002abe <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f003 0301 	and.w	r3, r3, #1
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	f000 8083 	beq.w	80026b6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80025b0:	4b94      	ldr	r3, [pc, #592]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	f003 030c 	and.w	r3, r3, #12
 80025b8:	2b04      	cmp	r3, #4
 80025ba:	d019      	beq.n	80025f0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80025bc:	4b91      	ldr	r3, [pc, #580]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 80025be:	689b      	ldr	r3, [r3, #8]
 80025c0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80025c4:	2b08      	cmp	r3, #8
 80025c6:	d106      	bne.n	80025d6 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80025c8:	4b8e      	ldr	r3, [pc, #568]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025d0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80025d4:	d00c      	beq.n	80025f0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025d6:	4b8b      	ldr	r3, [pc, #556]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80025de:	2b0c      	cmp	r3, #12
 80025e0:	d112      	bne.n	8002608 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025e2:	4b88      	ldr	r3, [pc, #544]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80025ee:	d10b      	bne.n	8002608 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025f0:	4b84      	ldr	r3, [pc, #528]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d05b      	beq.n	80026b4 <HAL_RCC_OscConfig+0x124>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d157      	bne.n	80026b4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	e25a      	b.n	8002abe <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002610:	d106      	bne.n	8002620 <HAL_RCC_OscConfig+0x90>
 8002612:	4b7c      	ldr	r3, [pc, #496]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a7b      	ldr	r2, [pc, #492]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 8002618:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800261c:	6013      	str	r3, [r2, #0]
 800261e:	e01d      	b.n	800265c <HAL_RCC_OscConfig+0xcc>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002628:	d10c      	bne.n	8002644 <HAL_RCC_OscConfig+0xb4>
 800262a:	4b76      	ldr	r3, [pc, #472]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a75      	ldr	r2, [pc, #468]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 8002630:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002634:	6013      	str	r3, [r2, #0]
 8002636:	4b73      	ldr	r3, [pc, #460]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a72      	ldr	r2, [pc, #456]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 800263c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002640:	6013      	str	r3, [r2, #0]
 8002642:	e00b      	b.n	800265c <HAL_RCC_OscConfig+0xcc>
 8002644:	4b6f      	ldr	r3, [pc, #444]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a6e      	ldr	r2, [pc, #440]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 800264a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800264e:	6013      	str	r3, [r2, #0]
 8002650:	4b6c      	ldr	r3, [pc, #432]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a6b      	ldr	r2, [pc, #428]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 8002656:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800265a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d013      	beq.n	800268c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002664:	f7fe fb00 	bl	8000c68 <HAL_GetTick>
 8002668:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800266a:	e008      	b.n	800267e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800266c:	f7fe fafc 	bl	8000c68 <HAL_GetTick>
 8002670:	4602      	mov	r2, r0
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	1ad3      	subs	r3, r2, r3
 8002676:	2b64      	cmp	r3, #100	; 0x64
 8002678:	d901      	bls.n	800267e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800267a:	2303      	movs	r3, #3
 800267c:	e21f      	b.n	8002abe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800267e:	4b61      	ldr	r3, [pc, #388]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002686:	2b00      	cmp	r3, #0
 8002688:	d0f0      	beq.n	800266c <HAL_RCC_OscConfig+0xdc>
 800268a:	e014      	b.n	80026b6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800268c:	f7fe faec 	bl	8000c68 <HAL_GetTick>
 8002690:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002692:	e008      	b.n	80026a6 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002694:	f7fe fae8 	bl	8000c68 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	2b64      	cmp	r3, #100	; 0x64
 80026a0:	d901      	bls.n	80026a6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e20b      	b.n	8002abe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026a6:	4b57      	ldr	r3, [pc, #348]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d1f0      	bne.n	8002694 <HAL_RCC_OscConfig+0x104>
 80026b2:	e000      	b.n	80026b6 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 0302 	and.w	r3, r3, #2
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d06f      	beq.n	80027a2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80026c2:	4b50      	ldr	r3, [pc, #320]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	f003 030c 	and.w	r3, r3, #12
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d017      	beq.n	80026fe <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80026ce:	4b4d      	ldr	r3, [pc, #308]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80026d6:	2b08      	cmp	r3, #8
 80026d8:	d105      	bne.n	80026e6 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80026da:	4b4a      	ldr	r3, [pc, #296]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d00b      	beq.n	80026fe <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80026e6:	4b47      	ldr	r3, [pc, #284]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 80026e8:	689b      	ldr	r3, [r3, #8]
 80026ea:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80026ee:	2b0c      	cmp	r3, #12
 80026f0:	d11c      	bne.n	800272c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80026f2:	4b44      	ldr	r3, [pc, #272]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d116      	bne.n	800272c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026fe:	4b41      	ldr	r3, [pc, #260]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 0302 	and.w	r3, r3, #2
 8002706:	2b00      	cmp	r3, #0
 8002708:	d005      	beq.n	8002716 <HAL_RCC_OscConfig+0x186>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	2b01      	cmp	r3, #1
 8002710:	d001      	beq.n	8002716 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	e1d3      	b.n	8002abe <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002716:	4b3b      	ldr	r3, [pc, #236]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	691b      	ldr	r3, [r3, #16]
 8002722:	00db      	lsls	r3, r3, #3
 8002724:	4937      	ldr	r1, [pc, #220]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 8002726:	4313      	orrs	r3, r2
 8002728:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800272a:	e03a      	b.n	80027a2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d020      	beq.n	8002776 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002734:	4b34      	ldr	r3, [pc, #208]	; (8002808 <HAL_RCC_OscConfig+0x278>)
 8002736:	2201      	movs	r2, #1
 8002738:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800273a:	f7fe fa95 	bl	8000c68 <HAL_GetTick>
 800273e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002740:	e008      	b.n	8002754 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002742:	f7fe fa91 	bl	8000c68 <HAL_GetTick>
 8002746:	4602      	mov	r2, r0
 8002748:	693b      	ldr	r3, [r7, #16]
 800274a:	1ad3      	subs	r3, r2, r3
 800274c:	2b02      	cmp	r3, #2
 800274e:	d901      	bls.n	8002754 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002750:	2303      	movs	r3, #3
 8002752:	e1b4      	b.n	8002abe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002754:	4b2b      	ldr	r3, [pc, #172]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0302 	and.w	r3, r3, #2
 800275c:	2b00      	cmp	r3, #0
 800275e:	d0f0      	beq.n	8002742 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002760:	4b28      	ldr	r3, [pc, #160]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	691b      	ldr	r3, [r3, #16]
 800276c:	00db      	lsls	r3, r3, #3
 800276e:	4925      	ldr	r1, [pc, #148]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 8002770:	4313      	orrs	r3, r2
 8002772:	600b      	str	r3, [r1, #0]
 8002774:	e015      	b.n	80027a2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002776:	4b24      	ldr	r3, [pc, #144]	; (8002808 <HAL_RCC_OscConfig+0x278>)
 8002778:	2200      	movs	r2, #0
 800277a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800277c:	f7fe fa74 	bl	8000c68 <HAL_GetTick>
 8002780:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002782:	e008      	b.n	8002796 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002784:	f7fe fa70 	bl	8000c68 <HAL_GetTick>
 8002788:	4602      	mov	r2, r0
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	2b02      	cmp	r3, #2
 8002790:	d901      	bls.n	8002796 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e193      	b.n	8002abe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002796:	4b1b      	ldr	r3, [pc, #108]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f003 0302 	and.w	r3, r3, #2
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d1f0      	bne.n	8002784 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f003 0308 	and.w	r3, r3, #8
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d036      	beq.n	800281c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	695b      	ldr	r3, [r3, #20]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d016      	beq.n	80027e4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027b6:	4b15      	ldr	r3, [pc, #84]	; (800280c <HAL_RCC_OscConfig+0x27c>)
 80027b8:	2201      	movs	r2, #1
 80027ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027bc:	f7fe fa54 	bl	8000c68 <HAL_GetTick>
 80027c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027c2:	e008      	b.n	80027d6 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027c4:	f7fe fa50 	bl	8000c68 <HAL_GetTick>
 80027c8:	4602      	mov	r2, r0
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	2b02      	cmp	r3, #2
 80027d0:	d901      	bls.n	80027d6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	e173      	b.n	8002abe <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027d6:	4b0b      	ldr	r3, [pc, #44]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 80027d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027da:	f003 0302 	and.w	r3, r3, #2
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d0f0      	beq.n	80027c4 <HAL_RCC_OscConfig+0x234>
 80027e2:	e01b      	b.n	800281c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027e4:	4b09      	ldr	r3, [pc, #36]	; (800280c <HAL_RCC_OscConfig+0x27c>)
 80027e6:	2200      	movs	r2, #0
 80027e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027ea:	f7fe fa3d 	bl	8000c68 <HAL_GetTick>
 80027ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027f0:	e00e      	b.n	8002810 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027f2:	f7fe fa39 	bl	8000c68 <HAL_GetTick>
 80027f6:	4602      	mov	r2, r0
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	2b02      	cmp	r3, #2
 80027fe:	d907      	bls.n	8002810 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002800:	2303      	movs	r3, #3
 8002802:	e15c      	b.n	8002abe <HAL_RCC_OscConfig+0x52e>
 8002804:	40023800 	.word	0x40023800
 8002808:	42470000 	.word	0x42470000
 800280c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002810:	4b8a      	ldr	r3, [pc, #552]	; (8002a3c <HAL_RCC_OscConfig+0x4ac>)
 8002812:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002814:	f003 0302 	and.w	r3, r3, #2
 8002818:	2b00      	cmp	r3, #0
 800281a:	d1ea      	bne.n	80027f2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f003 0304 	and.w	r3, r3, #4
 8002824:	2b00      	cmp	r3, #0
 8002826:	f000 8097 	beq.w	8002958 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800282a:	2300      	movs	r3, #0
 800282c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800282e:	4b83      	ldr	r3, [pc, #524]	; (8002a3c <HAL_RCC_OscConfig+0x4ac>)
 8002830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002832:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d10f      	bne.n	800285a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800283a:	2300      	movs	r3, #0
 800283c:	60bb      	str	r3, [r7, #8]
 800283e:	4b7f      	ldr	r3, [pc, #508]	; (8002a3c <HAL_RCC_OscConfig+0x4ac>)
 8002840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002842:	4a7e      	ldr	r2, [pc, #504]	; (8002a3c <HAL_RCC_OscConfig+0x4ac>)
 8002844:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002848:	6413      	str	r3, [r2, #64]	; 0x40
 800284a:	4b7c      	ldr	r3, [pc, #496]	; (8002a3c <HAL_RCC_OscConfig+0x4ac>)
 800284c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800284e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002852:	60bb      	str	r3, [r7, #8]
 8002854:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002856:	2301      	movs	r3, #1
 8002858:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800285a:	4b79      	ldr	r3, [pc, #484]	; (8002a40 <HAL_RCC_OscConfig+0x4b0>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002862:	2b00      	cmp	r3, #0
 8002864:	d118      	bne.n	8002898 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002866:	4b76      	ldr	r3, [pc, #472]	; (8002a40 <HAL_RCC_OscConfig+0x4b0>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a75      	ldr	r2, [pc, #468]	; (8002a40 <HAL_RCC_OscConfig+0x4b0>)
 800286c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002870:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002872:	f7fe f9f9 	bl	8000c68 <HAL_GetTick>
 8002876:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002878:	e008      	b.n	800288c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800287a:	f7fe f9f5 	bl	8000c68 <HAL_GetTick>
 800287e:	4602      	mov	r2, r0
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	1ad3      	subs	r3, r2, r3
 8002884:	2b02      	cmp	r3, #2
 8002886:	d901      	bls.n	800288c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002888:	2303      	movs	r3, #3
 800288a:	e118      	b.n	8002abe <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800288c:	4b6c      	ldr	r3, [pc, #432]	; (8002a40 <HAL_RCC_OscConfig+0x4b0>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002894:	2b00      	cmp	r3, #0
 8002896:	d0f0      	beq.n	800287a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	2b01      	cmp	r3, #1
 800289e:	d106      	bne.n	80028ae <HAL_RCC_OscConfig+0x31e>
 80028a0:	4b66      	ldr	r3, [pc, #408]	; (8002a3c <HAL_RCC_OscConfig+0x4ac>)
 80028a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028a4:	4a65      	ldr	r2, [pc, #404]	; (8002a3c <HAL_RCC_OscConfig+0x4ac>)
 80028a6:	f043 0301 	orr.w	r3, r3, #1
 80028aa:	6713      	str	r3, [r2, #112]	; 0x70
 80028ac:	e01c      	b.n	80028e8 <HAL_RCC_OscConfig+0x358>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	2b05      	cmp	r3, #5
 80028b4:	d10c      	bne.n	80028d0 <HAL_RCC_OscConfig+0x340>
 80028b6:	4b61      	ldr	r3, [pc, #388]	; (8002a3c <HAL_RCC_OscConfig+0x4ac>)
 80028b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028ba:	4a60      	ldr	r2, [pc, #384]	; (8002a3c <HAL_RCC_OscConfig+0x4ac>)
 80028bc:	f043 0304 	orr.w	r3, r3, #4
 80028c0:	6713      	str	r3, [r2, #112]	; 0x70
 80028c2:	4b5e      	ldr	r3, [pc, #376]	; (8002a3c <HAL_RCC_OscConfig+0x4ac>)
 80028c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028c6:	4a5d      	ldr	r2, [pc, #372]	; (8002a3c <HAL_RCC_OscConfig+0x4ac>)
 80028c8:	f043 0301 	orr.w	r3, r3, #1
 80028cc:	6713      	str	r3, [r2, #112]	; 0x70
 80028ce:	e00b      	b.n	80028e8 <HAL_RCC_OscConfig+0x358>
 80028d0:	4b5a      	ldr	r3, [pc, #360]	; (8002a3c <HAL_RCC_OscConfig+0x4ac>)
 80028d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028d4:	4a59      	ldr	r2, [pc, #356]	; (8002a3c <HAL_RCC_OscConfig+0x4ac>)
 80028d6:	f023 0301 	bic.w	r3, r3, #1
 80028da:	6713      	str	r3, [r2, #112]	; 0x70
 80028dc:	4b57      	ldr	r3, [pc, #348]	; (8002a3c <HAL_RCC_OscConfig+0x4ac>)
 80028de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028e0:	4a56      	ldr	r2, [pc, #344]	; (8002a3c <HAL_RCC_OscConfig+0x4ac>)
 80028e2:	f023 0304 	bic.w	r3, r3, #4
 80028e6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d015      	beq.n	800291c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028f0:	f7fe f9ba 	bl	8000c68 <HAL_GetTick>
 80028f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028f6:	e00a      	b.n	800290e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028f8:	f7fe f9b6 	bl	8000c68 <HAL_GetTick>
 80028fc:	4602      	mov	r2, r0
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	f241 3288 	movw	r2, #5000	; 0x1388
 8002906:	4293      	cmp	r3, r2
 8002908:	d901      	bls.n	800290e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800290a:	2303      	movs	r3, #3
 800290c:	e0d7      	b.n	8002abe <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800290e:	4b4b      	ldr	r3, [pc, #300]	; (8002a3c <HAL_RCC_OscConfig+0x4ac>)
 8002910:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002912:	f003 0302 	and.w	r3, r3, #2
 8002916:	2b00      	cmp	r3, #0
 8002918:	d0ee      	beq.n	80028f8 <HAL_RCC_OscConfig+0x368>
 800291a:	e014      	b.n	8002946 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800291c:	f7fe f9a4 	bl	8000c68 <HAL_GetTick>
 8002920:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002922:	e00a      	b.n	800293a <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002924:	f7fe f9a0 	bl	8000c68 <HAL_GetTick>
 8002928:	4602      	mov	r2, r0
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002932:	4293      	cmp	r3, r2
 8002934:	d901      	bls.n	800293a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002936:	2303      	movs	r3, #3
 8002938:	e0c1      	b.n	8002abe <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800293a:	4b40      	ldr	r3, [pc, #256]	; (8002a3c <HAL_RCC_OscConfig+0x4ac>)
 800293c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800293e:	f003 0302 	and.w	r3, r3, #2
 8002942:	2b00      	cmp	r3, #0
 8002944:	d1ee      	bne.n	8002924 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002946:	7dfb      	ldrb	r3, [r7, #23]
 8002948:	2b01      	cmp	r3, #1
 800294a:	d105      	bne.n	8002958 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800294c:	4b3b      	ldr	r3, [pc, #236]	; (8002a3c <HAL_RCC_OscConfig+0x4ac>)
 800294e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002950:	4a3a      	ldr	r2, [pc, #232]	; (8002a3c <HAL_RCC_OscConfig+0x4ac>)
 8002952:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002956:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	699b      	ldr	r3, [r3, #24]
 800295c:	2b00      	cmp	r3, #0
 800295e:	f000 80ad 	beq.w	8002abc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002962:	4b36      	ldr	r3, [pc, #216]	; (8002a3c <HAL_RCC_OscConfig+0x4ac>)
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	f003 030c 	and.w	r3, r3, #12
 800296a:	2b08      	cmp	r3, #8
 800296c:	d060      	beq.n	8002a30 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	699b      	ldr	r3, [r3, #24]
 8002972:	2b02      	cmp	r3, #2
 8002974:	d145      	bne.n	8002a02 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002976:	4b33      	ldr	r3, [pc, #204]	; (8002a44 <HAL_RCC_OscConfig+0x4b4>)
 8002978:	2200      	movs	r2, #0
 800297a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800297c:	f7fe f974 	bl	8000c68 <HAL_GetTick>
 8002980:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002982:	e008      	b.n	8002996 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002984:	f7fe f970 	bl	8000c68 <HAL_GetTick>
 8002988:	4602      	mov	r2, r0
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	2b02      	cmp	r3, #2
 8002990:	d901      	bls.n	8002996 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002992:	2303      	movs	r3, #3
 8002994:	e093      	b.n	8002abe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002996:	4b29      	ldr	r3, [pc, #164]	; (8002a3c <HAL_RCC_OscConfig+0x4ac>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d1f0      	bne.n	8002984 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	69da      	ldr	r2, [r3, #28]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6a1b      	ldr	r3, [r3, #32]
 80029aa:	431a      	orrs	r2, r3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b0:	019b      	lsls	r3, r3, #6
 80029b2:	431a      	orrs	r2, r3
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029b8:	085b      	lsrs	r3, r3, #1
 80029ba:	3b01      	subs	r3, #1
 80029bc:	041b      	lsls	r3, r3, #16
 80029be:	431a      	orrs	r2, r3
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029c4:	061b      	lsls	r3, r3, #24
 80029c6:	431a      	orrs	r2, r3
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029cc:	071b      	lsls	r3, r3, #28
 80029ce:	491b      	ldr	r1, [pc, #108]	; (8002a3c <HAL_RCC_OscConfig+0x4ac>)
 80029d0:	4313      	orrs	r3, r2
 80029d2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029d4:	4b1b      	ldr	r3, [pc, #108]	; (8002a44 <HAL_RCC_OscConfig+0x4b4>)
 80029d6:	2201      	movs	r2, #1
 80029d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029da:	f7fe f945 	bl	8000c68 <HAL_GetTick>
 80029de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029e0:	e008      	b.n	80029f4 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029e2:	f7fe f941 	bl	8000c68 <HAL_GetTick>
 80029e6:	4602      	mov	r2, r0
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	1ad3      	subs	r3, r2, r3
 80029ec:	2b02      	cmp	r3, #2
 80029ee:	d901      	bls.n	80029f4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80029f0:	2303      	movs	r3, #3
 80029f2:	e064      	b.n	8002abe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029f4:	4b11      	ldr	r3, [pc, #68]	; (8002a3c <HAL_RCC_OscConfig+0x4ac>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d0f0      	beq.n	80029e2 <HAL_RCC_OscConfig+0x452>
 8002a00:	e05c      	b.n	8002abc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a02:	4b10      	ldr	r3, [pc, #64]	; (8002a44 <HAL_RCC_OscConfig+0x4b4>)
 8002a04:	2200      	movs	r2, #0
 8002a06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a08:	f7fe f92e 	bl	8000c68 <HAL_GetTick>
 8002a0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a0e:	e008      	b.n	8002a22 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a10:	f7fe f92a 	bl	8000c68 <HAL_GetTick>
 8002a14:	4602      	mov	r2, r0
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	1ad3      	subs	r3, r2, r3
 8002a1a:	2b02      	cmp	r3, #2
 8002a1c:	d901      	bls.n	8002a22 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	e04d      	b.n	8002abe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a22:	4b06      	ldr	r3, [pc, #24]	; (8002a3c <HAL_RCC_OscConfig+0x4ac>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d1f0      	bne.n	8002a10 <HAL_RCC_OscConfig+0x480>
 8002a2e:	e045      	b.n	8002abc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	699b      	ldr	r3, [r3, #24]
 8002a34:	2b01      	cmp	r3, #1
 8002a36:	d107      	bne.n	8002a48 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e040      	b.n	8002abe <HAL_RCC_OscConfig+0x52e>
 8002a3c:	40023800 	.word	0x40023800
 8002a40:	40007000 	.word	0x40007000
 8002a44:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002a48:	4b1f      	ldr	r3, [pc, #124]	; (8002ac8 <HAL_RCC_OscConfig+0x538>)
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	699b      	ldr	r3, [r3, #24]
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d030      	beq.n	8002ab8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d129      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	d122      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a72:	68fa      	ldr	r2, [r7, #12]
 8002a74:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002a78:	4013      	ands	r3, r2
 8002a7a:	687a      	ldr	r2, [r7, #4]
 8002a7c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002a7e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d119      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a8e:	085b      	lsrs	r3, r3, #1
 8002a90:	3b01      	subs	r3, #1
 8002a92:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a94:	429a      	cmp	r2, r3
 8002a96:	d10f      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aa2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d107      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ab4:	429a      	cmp	r2, r3
 8002ab6:	d001      	beq.n	8002abc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	e000      	b.n	8002abe <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3718      	adds	r7, #24
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	40023800 	.word	0x40023800

08002acc <std>:
 8002acc:	2300      	movs	r3, #0
 8002ace:	b510      	push	{r4, lr}
 8002ad0:	4604      	mov	r4, r0
 8002ad2:	e9c0 3300 	strd	r3, r3, [r0]
 8002ad6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002ada:	6083      	str	r3, [r0, #8]
 8002adc:	8181      	strh	r1, [r0, #12]
 8002ade:	6643      	str	r3, [r0, #100]	; 0x64
 8002ae0:	81c2      	strh	r2, [r0, #14]
 8002ae2:	6183      	str	r3, [r0, #24]
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	2208      	movs	r2, #8
 8002ae8:	305c      	adds	r0, #92	; 0x5c
 8002aea:	f000 f8b1 	bl	8002c50 <memset>
 8002aee:	4b05      	ldr	r3, [pc, #20]	; (8002b04 <std+0x38>)
 8002af0:	6263      	str	r3, [r4, #36]	; 0x24
 8002af2:	4b05      	ldr	r3, [pc, #20]	; (8002b08 <std+0x3c>)
 8002af4:	62a3      	str	r3, [r4, #40]	; 0x28
 8002af6:	4b05      	ldr	r3, [pc, #20]	; (8002b0c <std+0x40>)
 8002af8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002afa:	4b05      	ldr	r3, [pc, #20]	; (8002b10 <std+0x44>)
 8002afc:	6224      	str	r4, [r4, #32]
 8002afe:	6323      	str	r3, [r4, #48]	; 0x30
 8002b00:	bd10      	pop	{r4, pc}
 8002b02:	bf00      	nop
 8002b04:	08003515 	.word	0x08003515
 8002b08:	08003537 	.word	0x08003537
 8002b0c:	0800356f 	.word	0x0800356f
 8002b10:	08003593 	.word	0x08003593

08002b14 <stdio_exit_handler>:
 8002b14:	4a02      	ldr	r2, [pc, #8]	; (8002b20 <stdio_exit_handler+0xc>)
 8002b16:	4903      	ldr	r1, [pc, #12]	; (8002b24 <stdio_exit_handler+0x10>)
 8002b18:	4803      	ldr	r0, [pc, #12]	; (8002b28 <stdio_exit_handler+0x14>)
 8002b1a:	f000 b869 	b.w	8002bf0 <_fwalk_sglue>
 8002b1e:	bf00      	nop
 8002b20:	20000010 	.word	0x20000010
 8002b24:	080034ad 	.word	0x080034ad
 8002b28:	2000001c 	.word	0x2000001c

08002b2c <cleanup_stdio>:
 8002b2c:	6841      	ldr	r1, [r0, #4]
 8002b2e:	4b0c      	ldr	r3, [pc, #48]	; (8002b60 <cleanup_stdio+0x34>)
 8002b30:	4299      	cmp	r1, r3
 8002b32:	b510      	push	{r4, lr}
 8002b34:	4604      	mov	r4, r0
 8002b36:	d001      	beq.n	8002b3c <cleanup_stdio+0x10>
 8002b38:	f000 fcb8 	bl	80034ac <_fflush_r>
 8002b3c:	68a1      	ldr	r1, [r4, #8]
 8002b3e:	4b09      	ldr	r3, [pc, #36]	; (8002b64 <cleanup_stdio+0x38>)
 8002b40:	4299      	cmp	r1, r3
 8002b42:	d002      	beq.n	8002b4a <cleanup_stdio+0x1e>
 8002b44:	4620      	mov	r0, r4
 8002b46:	f000 fcb1 	bl	80034ac <_fflush_r>
 8002b4a:	68e1      	ldr	r1, [r4, #12]
 8002b4c:	4b06      	ldr	r3, [pc, #24]	; (8002b68 <cleanup_stdio+0x3c>)
 8002b4e:	4299      	cmp	r1, r3
 8002b50:	d004      	beq.n	8002b5c <cleanup_stdio+0x30>
 8002b52:	4620      	mov	r0, r4
 8002b54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b58:	f000 bca8 	b.w	80034ac <_fflush_r>
 8002b5c:	bd10      	pop	{r4, pc}
 8002b5e:	bf00      	nop
 8002b60:	20000118 	.word	0x20000118
 8002b64:	20000180 	.word	0x20000180
 8002b68:	200001e8 	.word	0x200001e8

08002b6c <global_stdio_init.part.0>:
 8002b6c:	b510      	push	{r4, lr}
 8002b6e:	4b0b      	ldr	r3, [pc, #44]	; (8002b9c <global_stdio_init.part.0+0x30>)
 8002b70:	4c0b      	ldr	r4, [pc, #44]	; (8002ba0 <global_stdio_init.part.0+0x34>)
 8002b72:	4a0c      	ldr	r2, [pc, #48]	; (8002ba4 <global_stdio_init.part.0+0x38>)
 8002b74:	601a      	str	r2, [r3, #0]
 8002b76:	4620      	mov	r0, r4
 8002b78:	2200      	movs	r2, #0
 8002b7a:	2104      	movs	r1, #4
 8002b7c:	f7ff ffa6 	bl	8002acc <std>
 8002b80:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8002b84:	2201      	movs	r2, #1
 8002b86:	2109      	movs	r1, #9
 8002b88:	f7ff ffa0 	bl	8002acc <std>
 8002b8c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8002b90:	2202      	movs	r2, #2
 8002b92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b96:	2112      	movs	r1, #18
 8002b98:	f7ff bf98 	b.w	8002acc <std>
 8002b9c:	20000250 	.word	0x20000250
 8002ba0:	20000118 	.word	0x20000118
 8002ba4:	08002b15 	.word	0x08002b15

08002ba8 <__sfp_lock_acquire>:
 8002ba8:	4801      	ldr	r0, [pc, #4]	; (8002bb0 <__sfp_lock_acquire+0x8>)
 8002baa:	f000 b883 	b.w	8002cb4 <__retarget_lock_acquire_recursive>
 8002bae:	bf00      	nop
 8002bb0:	20000255 	.word	0x20000255

08002bb4 <__sfp_lock_release>:
 8002bb4:	4801      	ldr	r0, [pc, #4]	; (8002bbc <__sfp_lock_release+0x8>)
 8002bb6:	f000 b87e 	b.w	8002cb6 <__retarget_lock_release_recursive>
 8002bba:	bf00      	nop
 8002bbc:	20000255 	.word	0x20000255

08002bc0 <__sinit>:
 8002bc0:	b510      	push	{r4, lr}
 8002bc2:	4604      	mov	r4, r0
 8002bc4:	f7ff fff0 	bl	8002ba8 <__sfp_lock_acquire>
 8002bc8:	6a23      	ldr	r3, [r4, #32]
 8002bca:	b11b      	cbz	r3, 8002bd4 <__sinit+0x14>
 8002bcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002bd0:	f7ff bff0 	b.w	8002bb4 <__sfp_lock_release>
 8002bd4:	4b04      	ldr	r3, [pc, #16]	; (8002be8 <__sinit+0x28>)
 8002bd6:	6223      	str	r3, [r4, #32]
 8002bd8:	4b04      	ldr	r3, [pc, #16]	; (8002bec <__sinit+0x2c>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d1f5      	bne.n	8002bcc <__sinit+0xc>
 8002be0:	f7ff ffc4 	bl	8002b6c <global_stdio_init.part.0>
 8002be4:	e7f2      	b.n	8002bcc <__sinit+0xc>
 8002be6:	bf00      	nop
 8002be8:	08002b2d 	.word	0x08002b2d
 8002bec:	20000250 	.word	0x20000250

08002bf0 <_fwalk_sglue>:
 8002bf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002bf4:	4607      	mov	r7, r0
 8002bf6:	4688      	mov	r8, r1
 8002bf8:	4614      	mov	r4, r2
 8002bfa:	2600      	movs	r6, #0
 8002bfc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002c00:	f1b9 0901 	subs.w	r9, r9, #1
 8002c04:	d505      	bpl.n	8002c12 <_fwalk_sglue+0x22>
 8002c06:	6824      	ldr	r4, [r4, #0]
 8002c08:	2c00      	cmp	r4, #0
 8002c0a:	d1f7      	bne.n	8002bfc <_fwalk_sglue+0xc>
 8002c0c:	4630      	mov	r0, r6
 8002c0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002c12:	89ab      	ldrh	r3, [r5, #12]
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d907      	bls.n	8002c28 <_fwalk_sglue+0x38>
 8002c18:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	d003      	beq.n	8002c28 <_fwalk_sglue+0x38>
 8002c20:	4629      	mov	r1, r5
 8002c22:	4638      	mov	r0, r7
 8002c24:	47c0      	blx	r8
 8002c26:	4306      	orrs	r6, r0
 8002c28:	3568      	adds	r5, #104	; 0x68
 8002c2a:	e7e9      	b.n	8002c00 <_fwalk_sglue+0x10>

08002c2c <iprintf>:
 8002c2c:	b40f      	push	{r0, r1, r2, r3}
 8002c2e:	b507      	push	{r0, r1, r2, lr}
 8002c30:	4906      	ldr	r1, [pc, #24]	; (8002c4c <iprintf+0x20>)
 8002c32:	ab04      	add	r3, sp, #16
 8002c34:	6808      	ldr	r0, [r1, #0]
 8002c36:	f853 2b04 	ldr.w	r2, [r3], #4
 8002c3a:	6881      	ldr	r1, [r0, #8]
 8002c3c:	9301      	str	r3, [sp, #4]
 8002c3e:	f000 f865 	bl	8002d0c <_vfiprintf_r>
 8002c42:	b003      	add	sp, #12
 8002c44:	f85d eb04 	ldr.w	lr, [sp], #4
 8002c48:	b004      	add	sp, #16
 8002c4a:	4770      	bx	lr
 8002c4c:	20000068 	.word	0x20000068

08002c50 <memset>:
 8002c50:	4402      	add	r2, r0
 8002c52:	4603      	mov	r3, r0
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d100      	bne.n	8002c5a <memset+0xa>
 8002c58:	4770      	bx	lr
 8002c5a:	f803 1b01 	strb.w	r1, [r3], #1
 8002c5e:	e7f9      	b.n	8002c54 <memset+0x4>

08002c60 <__errno>:
 8002c60:	4b01      	ldr	r3, [pc, #4]	; (8002c68 <__errno+0x8>)
 8002c62:	6818      	ldr	r0, [r3, #0]
 8002c64:	4770      	bx	lr
 8002c66:	bf00      	nop
 8002c68:	20000068 	.word	0x20000068

08002c6c <__libc_init_array>:
 8002c6c:	b570      	push	{r4, r5, r6, lr}
 8002c6e:	4d0d      	ldr	r5, [pc, #52]	; (8002ca4 <__libc_init_array+0x38>)
 8002c70:	4c0d      	ldr	r4, [pc, #52]	; (8002ca8 <__libc_init_array+0x3c>)
 8002c72:	1b64      	subs	r4, r4, r5
 8002c74:	10a4      	asrs	r4, r4, #2
 8002c76:	2600      	movs	r6, #0
 8002c78:	42a6      	cmp	r6, r4
 8002c7a:	d109      	bne.n	8002c90 <__libc_init_array+0x24>
 8002c7c:	4d0b      	ldr	r5, [pc, #44]	; (8002cac <__libc_init_array+0x40>)
 8002c7e:	4c0c      	ldr	r4, [pc, #48]	; (8002cb0 <__libc_init_array+0x44>)
 8002c80:	f000 fe46 	bl	8003910 <_init>
 8002c84:	1b64      	subs	r4, r4, r5
 8002c86:	10a4      	asrs	r4, r4, #2
 8002c88:	2600      	movs	r6, #0
 8002c8a:	42a6      	cmp	r6, r4
 8002c8c:	d105      	bne.n	8002c9a <__libc_init_array+0x2e>
 8002c8e:	bd70      	pop	{r4, r5, r6, pc}
 8002c90:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c94:	4798      	blx	r3
 8002c96:	3601      	adds	r6, #1
 8002c98:	e7ee      	b.n	8002c78 <__libc_init_array+0xc>
 8002c9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c9e:	4798      	blx	r3
 8002ca0:	3601      	adds	r6, #1
 8002ca2:	e7f2      	b.n	8002c8a <__libc_init_array+0x1e>
 8002ca4:	080039a0 	.word	0x080039a0
 8002ca8:	080039a0 	.word	0x080039a0
 8002cac:	080039a0 	.word	0x080039a0
 8002cb0:	080039a4 	.word	0x080039a4

08002cb4 <__retarget_lock_acquire_recursive>:
 8002cb4:	4770      	bx	lr

08002cb6 <__retarget_lock_release_recursive>:
 8002cb6:	4770      	bx	lr

08002cb8 <__sfputc_r>:
 8002cb8:	6893      	ldr	r3, [r2, #8]
 8002cba:	3b01      	subs	r3, #1
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	b410      	push	{r4}
 8002cc0:	6093      	str	r3, [r2, #8]
 8002cc2:	da08      	bge.n	8002cd6 <__sfputc_r+0x1e>
 8002cc4:	6994      	ldr	r4, [r2, #24]
 8002cc6:	42a3      	cmp	r3, r4
 8002cc8:	db01      	blt.n	8002cce <__sfputc_r+0x16>
 8002cca:	290a      	cmp	r1, #10
 8002ccc:	d103      	bne.n	8002cd6 <__sfputc_r+0x1e>
 8002cce:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002cd2:	f000 bc62 	b.w	800359a <__swbuf_r>
 8002cd6:	6813      	ldr	r3, [r2, #0]
 8002cd8:	1c58      	adds	r0, r3, #1
 8002cda:	6010      	str	r0, [r2, #0]
 8002cdc:	7019      	strb	r1, [r3, #0]
 8002cde:	4608      	mov	r0, r1
 8002ce0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002ce4:	4770      	bx	lr

08002ce6 <__sfputs_r>:
 8002ce6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ce8:	4606      	mov	r6, r0
 8002cea:	460f      	mov	r7, r1
 8002cec:	4614      	mov	r4, r2
 8002cee:	18d5      	adds	r5, r2, r3
 8002cf0:	42ac      	cmp	r4, r5
 8002cf2:	d101      	bne.n	8002cf8 <__sfputs_r+0x12>
 8002cf4:	2000      	movs	r0, #0
 8002cf6:	e007      	b.n	8002d08 <__sfputs_r+0x22>
 8002cf8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002cfc:	463a      	mov	r2, r7
 8002cfe:	4630      	mov	r0, r6
 8002d00:	f7ff ffda 	bl	8002cb8 <__sfputc_r>
 8002d04:	1c43      	adds	r3, r0, #1
 8002d06:	d1f3      	bne.n	8002cf0 <__sfputs_r+0xa>
 8002d08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002d0c <_vfiprintf_r>:
 8002d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d10:	460d      	mov	r5, r1
 8002d12:	b09d      	sub	sp, #116	; 0x74
 8002d14:	4614      	mov	r4, r2
 8002d16:	4698      	mov	r8, r3
 8002d18:	4606      	mov	r6, r0
 8002d1a:	b118      	cbz	r0, 8002d24 <_vfiprintf_r+0x18>
 8002d1c:	6a03      	ldr	r3, [r0, #32]
 8002d1e:	b90b      	cbnz	r3, 8002d24 <_vfiprintf_r+0x18>
 8002d20:	f7ff ff4e 	bl	8002bc0 <__sinit>
 8002d24:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002d26:	07d9      	lsls	r1, r3, #31
 8002d28:	d405      	bmi.n	8002d36 <_vfiprintf_r+0x2a>
 8002d2a:	89ab      	ldrh	r3, [r5, #12]
 8002d2c:	059a      	lsls	r2, r3, #22
 8002d2e:	d402      	bmi.n	8002d36 <_vfiprintf_r+0x2a>
 8002d30:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002d32:	f7ff ffbf 	bl	8002cb4 <__retarget_lock_acquire_recursive>
 8002d36:	89ab      	ldrh	r3, [r5, #12]
 8002d38:	071b      	lsls	r3, r3, #28
 8002d3a:	d501      	bpl.n	8002d40 <_vfiprintf_r+0x34>
 8002d3c:	692b      	ldr	r3, [r5, #16]
 8002d3e:	b99b      	cbnz	r3, 8002d68 <_vfiprintf_r+0x5c>
 8002d40:	4629      	mov	r1, r5
 8002d42:	4630      	mov	r0, r6
 8002d44:	f000 fc66 	bl	8003614 <__swsetup_r>
 8002d48:	b170      	cbz	r0, 8002d68 <_vfiprintf_r+0x5c>
 8002d4a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002d4c:	07dc      	lsls	r4, r3, #31
 8002d4e:	d504      	bpl.n	8002d5a <_vfiprintf_r+0x4e>
 8002d50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002d54:	b01d      	add	sp, #116	; 0x74
 8002d56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d5a:	89ab      	ldrh	r3, [r5, #12]
 8002d5c:	0598      	lsls	r0, r3, #22
 8002d5e:	d4f7      	bmi.n	8002d50 <_vfiprintf_r+0x44>
 8002d60:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002d62:	f7ff ffa8 	bl	8002cb6 <__retarget_lock_release_recursive>
 8002d66:	e7f3      	b.n	8002d50 <_vfiprintf_r+0x44>
 8002d68:	2300      	movs	r3, #0
 8002d6a:	9309      	str	r3, [sp, #36]	; 0x24
 8002d6c:	2320      	movs	r3, #32
 8002d6e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002d72:	f8cd 800c 	str.w	r8, [sp, #12]
 8002d76:	2330      	movs	r3, #48	; 0x30
 8002d78:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8002f2c <_vfiprintf_r+0x220>
 8002d7c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002d80:	f04f 0901 	mov.w	r9, #1
 8002d84:	4623      	mov	r3, r4
 8002d86:	469a      	mov	sl, r3
 8002d88:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002d8c:	b10a      	cbz	r2, 8002d92 <_vfiprintf_r+0x86>
 8002d8e:	2a25      	cmp	r2, #37	; 0x25
 8002d90:	d1f9      	bne.n	8002d86 <_vfiprintf_r+0x7a>
 8002d92:	ebba 0b04 	subs.w	fp, sl, r4
 8002d96:	d00b      	beq.n	8002db0 <_vfiprintf_r+0xa4>
 8002d98:	465b      	mov	r3, fp
 8002d9a:	4622      	mov	r2, r4
 8002d9c:	4629      	mov	r1, r5
 8002d9e:	4630      	mov	r0, r6
 8002da0:	f7ff ffa1 	bl	8002ce6 <__sfputs_r>
 8002da4:	3001      	adds	r0, #1
 8002da6:	f000 80a9 	beq.w	8002efc <_vfiprintf_r+0x1f0>
 8002daa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002dac:	445a      	add	r2, fp
 8002dae:	9209      	str	r2, [sp, #36]	; 0x24
 8002db0:	f89a 3000 	ldrb.w	r3, [sl]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	f000 80a1 	beq.w	8002efc <_vfiprintf_r+0x1f0>
 8002dba:	2300      	movs	r3, #0
 8002dbc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002dc0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002dc4:	f10a 0a01 	add.w	sl, sl, #1
 8002dc8:	9304      	str	r3, [sp, #16]
 8002dca:	9307      	str	r3, [sp, #28]
 8002dcc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002dd0:	931a      	str	r3, [sp, #104]	; 0x68
 8002dd2:	4654      	mov	r4, sl
 8002dd4:	2205      	movs	r2, #5
 8002dd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002dda:	4854      	ldr	r0, [pc, #336]	; (8002f2c <_vfiprintf_r+0x220>)
 8002ddc:	f7fd fa18 	bl	8000210 <memchr>
 8002de0:	9a04      	ldr	r2, [sp, #16]
 8002de2:	b9d8      	cbnz	r0, 8002e1c <_vfiprintf_r+0x110>
 8002de4:	06d1      	lsls	r1, r2, #27
 8002de6:	bf44      	itt	mi
 8002de8:	2320      	movmi	r3, #32
 8002dea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002dee:	0713      	lsls	r3, r2, #28
 8002df0:	bf44      	itt	mi
 8002df2:	232b      	movmi	r3, #43	; 0x2b
 8002df4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002df8:	f89a 3000 	ldrb.w	r3, [sl]
 8002dfc:	2b2a      	cmp	r3, #42	; 0x2a
 8002dfe:	d015      	beq.n	8002e2c <_vfiprintf_r+0x120>
 8002e00:	9a07      	ldr	r2, [sp, #28]
 8002e02:	4654      	mov	r4, sl
 8002e04:	2000      	movs	r0, #0
 8002e06:	f04f 0c0a 	mov.w	ip, #10
 8002e0a:	4621      	mov	r1, r4
 8002e0c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002e10:	3b30      	subs	r3, #48	; 0x30
 8002e12:	2b09      	cmp	r3, #9
 8002e14:	d94d      	bls.n	8002eb2 <_vfiprintf_r+0x1a6>
 8002e16:	b1b0      	cbz	r0, 8002e46 <_vfiprintf_r+0x13a>
 8002e18:	9207      	str	r2, [sp, #28]
 8002e1a:	e014      	b.n	8002e46 <_vfiprintf_r+0x13a>
 8002e1c:	eba0 0308 	sub.w	r3, r0, r8
 8002e20:	fa09 f303 	lsl.w	r3, r9, r3
 8002e24:	4313      	orrs	r3, r2
 8002e26:	9304      	str	r3, [sp, #16]
 8002e28:	46a2      	mov	sl, r4
 8002e2a:	e7d2      	b.n	8002dd2 <_vfiprintf_r+0xc6>
 8002e2c:	9b03      	ldr	r3, [sp, #12]
 8002e2e:	1d19      	adds	r1, r3, #4
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	9103      	str	r1, [sp, #12]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	bfbb      	ittet	lt
 8002e38:	425b      	neglt	r3, r3
 8002e3a:	f042 0202 	orrlt.w	r2, r2, #2
 8002e3e:	9307      	strge	r3, [sp, #28]
 8002e40:	9307      	strlt	r3, [sp, #28]
 8002e42:	bfb8      	it	lt
 8002e44:	9204      	strlt	r2, [sp, #16]
 8002e46:	7823      	ldrb	r3, [r4, #0]
 8002e48:	2b2e      	cmp	r3, #46	; 0x2e
 8002e4a:	d10c      	bne.n	8002e66 <_vfiprintf_r+0x15a>
 8002e4c:	7863      	ldrb	r3, [r4, #1]
 8002e4e:	2b2a      	cmp	r3, #42	; 0x2a
 8002e50:	d134      	bne.n	8002ebc <_vfiprintf_r+0x1b0>
 8002e52:	9b03      	ldr	r3, [sp, #12]
 8002e54:	1d1a      	adds	r2, r3, #4
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	9203      	str	r2, [sp, #12]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	bfb8      	it	lt
 8002e5e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8002e62:	3402      	adds	r4, #2
 8002e64:	9305      	str	r3, [sp, #20]
 8002e66:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8002f3c <_vfiprintf_r+0x230>
 8002e6a:	7821      	ldrb	r1, [r4, #0]
 8002e6c:	2203      	movs	r2, #3
 8002e6e:	4650      	mov	r0, sl
 8002e70:	f7fd f9ce 	bl	8000210 <memchr>
 8002e74:	b138      	cbz	r0, 8002e86 <_vfiprintf_r+0x17a>
 8002e76:	9b04      	ldr	r3, [sp, #16]
 8002e78:	eba0 000a 	sub.w	r0, r0, sl
 8002e7c:	2240      	movs	r2, #64	; 0x40
 8002e7e:	4082      	lsls	r2, r0
 8002e80:	4313      	orrs	r3, r2
 8002e82:	3401      	adds	r4, #1
 8002e84:	9304      	str	r3, [sp, #16]
 8002e86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e8a:	4829      	ldr	r0, [pc, #164]	; (8002f30 <_vfiprintf_r+0x224>)
 8002e8c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002e90:	2206      	movs	r2, #6
 8002e92:	f7fd f9bd 	bl	8000210 <memchr>
 8002e96:	2800      	cmp	r0, #0
 8002e98:	d03f      	beq.n	8002f1a <_vfiprintf_r+0x20e>
 8002e9a:	4b26      	ldr	r3, [pc, #152]	; (8002f34 <_vfiprintf_r+0x228>)
 8002e9c:	bb1b      	cbnz	r3, 8002ee6 <_vfiprintf_r+0x1da>
 8002e9e:	9b03      	ldr	r3, [sp, #12]
 8002ea0:	3307      	adds	r3, #7
 8002ea2:	f023 0307 	bic.w	r3, r3, #7
 8002ea6:	3308      	adds	r3, #8
 8002ea8:	9303      	str	r3, [sp, #12]
 8002eaa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002eac:	443b      	add	r3, r7
 8002eae:	9309      	str	r3, [sp, #36]	; 0x24
 8002eb0:	e768      	b.n	8002d84 <_vfiprintf_r+0x78>
 8002eb2:	fb0c 3202 	mla	r2, ip, r2, r3
 8002eb6:	460c      	mov	r4, r1
 8002eb8:	2001      	movs	r0, #1
 8002eba:	e7a6      	b.n	8002e0a <_vfiprintf_r+0xfe>
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	3401      	adds	r4, #1
 8002ec0:	9305      	str	r3, [sp, #20]
 8002ec2:	4619      	mov	r1, r3
 8002ec4:	f04f 0c0a 	mov.w	ip, #10
 8002ec8:	4620      	mov	r0, r4
 8002eca:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002ece:	3a30      	subs	r2, #48	; 0x30
 8002ed0:	2a09      	cmp	r2, #9
 8002ed2:	d903      	bls.n	8002edc <_vfiprintf_r+0x1d0>
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d0c6      	beq.n	8002e66 <_vfiprintf_r+0x15a>
 8002ed8:	9105      	str	r1, [sp, #20]
 8002eda:	e7c4      	b.n	8002e66 <_vfiprintf_r+0x15a>
 8002edc:	fb0c 2101 	mla	r1, ip, r1, r2
 8002ee0:	4604      	mov	r4, r0
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e7f0      	b.n	8002ec8 <_vfiprintf_r+0x1bc>
 8002ee6:	ab03      	add	r3, sp, #12
 8002ee8:	9300      	str	r3, [sp, #0]
 8002eea:	462a      	mov	r2, r5
 8002eec:	4b12      	ldr	r3, [pc, #72]	; (8002f38 <_vfiprintf_r+0x22c>)
 8002eee:	a904      	add	r1, sp, #16
 8002ef0:	4630      	mov	r0, r6
 8002ef2:	f3af 8000 	nop.w
 8002ef6:	4607      	mov	r7, r0
 8002ef8:	1c78      	adds	r0, r7, #1
 8002efa:	d1d6      	bne.n	8002eaa <_vfiprintf_r+0x19e>
 8002efc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002efe:	07d9      	lsls	r1, r3, #31
 8002f00:	d405      	bmi.n	8002f0e <_vfiprintf_r+0x202>
 8002f02:	89ab      	ldrh	r3, [r5, #12]
 8002f04:	059a      	lsls	r2, r3, #22
 8002f06:	d402      	bmi.n	8002f0e <_vfiprintf_r+0x202>
 8002f08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002f0a:	f7ff fed4 	bl	8002cb6 <__retarget_lock_release_recursive>
 8002f0e:	89ab      	ldrh	r3, [r5, #12]
 8002f10:	065b      	lsls	r3, r3, #25
 8002f12:	f53f af1d 	bmi.w	8002d50 <_vfiprintf_r+0x44>
 8002f16:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002f18:	e71c      	b.n	8002d54 <_vfiprintf_r+0x48>
 8002f1a:	ab03      	add	r3, sp, #12
 8002f1c:	9300      	str	r3, [sp, #0]
 8002f1e:	462a      	mov	r2, r5
 8002f20:	4b05      	ldr	r3, [pc, #20]	; (8002f38 <_vfiprintf_r+0x22c>)
 8002f22:	a904      	add	r1, sp, #16
 8002f24:	4630      	mov	r0, r6
 8002f26:	f000 f919 	bl	800315c <_printf_i>
 8002f2a:	e7e4      	b.n	8002ef6 <_vfiprintf_r+0x1ea>
 8002f2c:	08003964 	.word	0x08003964
 8002f30:	0800396e 	.word	0x0800396e
 8002f34:	00000000 	.word	0x00000000
 8002f38:	08002ce7 	.word	0x08002ce7
 8002f3c:	0800396a 	.word	0x0800396a

08002f40 <sbrk_aligned>:
 8002f40:	b570      	push	{r4, r5, r6, lr}
 8002f42:	4e0e      	ldr	r6, [pc, #56]	; (8002f7c <sbrk_aligned+0x3c>)
 8002f44:	460c      	mov	r4, r1
 8002f46:	6831      	ldr	r1, [r6, #0]
 8002f48:	4605      	mov	r5, r0
 8002f4a:	b911      	cbnz	r1, 8002f52 <sbrk_aligned+0x12>
 8002f4c:	f000 fc72 	bl	8003834 <_sbrk_r>
 8002f50:	6030      	str	r0, [r6, #0]
 8002f52:	4621      	mov	r1, r4
 8002f54:	4628      	mov	r0, r5
 8002f56:	f000 fc6d 	bl	8003834 <_sbrk_r>
 8002f5a:	1c43      	adds	r3, r0, #1
 8002f5c:	d00a      	beq.n	8002f74 <sbrk_aligned+0x34>
 8002f5e:	1cc4      	adds	r4, r0, #3
 8002f60:	f024 0403 	bic.w	r4, r4, #3
 8002f64:	42a0      	cmp	r0, r4
 8002f66:	d007      	beq.n	8002f78 <sbrk_aligned+0x38>
 8002f68:	1a21      	subs	r1, r4, r0
 8002f6a:	4628      	mov	r0, r5
 8002f6c:	f000 fc62 	bl	8003834 <_sbrk_r>
 8002f70:	3001      	adds	r0, #1
 8002f72:	d101      	bne.n	8002f78 <sbrk_aligned+0x38>
 8002f74:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8002f78:	4620      	mov	r0, r4
 8002f7a:	bd70      	pop	{r4, r5, r6, pc}
 8002f7c:	2000025c 	.word	0x2000025c

08002f80 <_malloc_r>:
 8002f80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002f84:	1ccd      	adds	r5, r1, #3
 8002f86:	f025 0503 	bic.w	r5, r5, #3
 8002f8a:	3508      	adds	r5, #8
 8002f8c:	2d0c      	cmp	r5, #12
 8002f8e:	bf38      	it	cc
 8002f90:	250c      	movcc	r5, #12
 8002f92:	2d00      	cmp	r5, #0
 8002f94:	4607      	mov	r7, r0
 8002f96:	db01      	blt.n	8002f9c <_malloc_r+0x1c>
 8002f98:	42a9      	cmp	r1, r5
 8002f9a:	d905      	bls.n	8002fa8 <_malloc_r+0x28>
 8002f9c:	230c      	movs	r3, #12
 8002f9e:	603b      	str	r3, [r7, #0]
 8002fa0:	2600      	movs	r6, #0
 8002fa2:	4630      	mov	r0, r6
 8002fa4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002fa8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800307c <_malloc_r+0xfc>
 8002fac:	f000 faa6 	bl	80034fc <__malloc_lock>
 8002fb0:	f8d8 3000 	ldr.w	r3, [r8]
 8002fb4:	461c      	mov	r4, r3
 8002fb6:	bb5c      	cbnz	r4, 8003010 <_malloc_r+0x90>
 8002fb8:	4629      	mov	r1, r5
 8002fba:	4638      	mov	r0, r7
 8002fbc:	f7ff ffc0 	bl	8002f40 <sbrk_aligned>
 8002fc0:	1c43      	adds	r3, r0, #1
 8002fc2:	4604      	mov	r4, r0
 8002fc4:	d155      	bne.n	8003072 <_malloc_r+0xf2>
 8002fc6:	f8d8 4000 	ldr.w	r4, [r8]
 8002fca:	4626      	mov	r6, r4
 8002fcc:	2e00      	cmp	r6, #0
 8002fce:	d145      	bne.n	800305c <_malloc_r+0xdc>
 8002fd0:	2c00      	cmp	r4, #0
 8002fd2:	d048      	beq.n	8003066 <_malloc_r+0xe6>
 8002fd4:	6823      	ldr	r3, [r4, #0]
 8002fd6:	4631      	mov	r1, r6
 8002fd8:	4638      	mov	r0, r7
 8002fda:	eb04 0903 	add.w	r9, r4, r3
 8002fde:	f000 fc29 	bl	8003834 <_sbrk_r>
 8002fe2:	4581      	cmp	r9, r0
 8002fe4:	d13f      	bne.n	8003066 <_malloc_r+0xe6>
 8002fe6:	6821      	ldr	r1, [r4, #0]
 8002fe8:	1a6d      	subs	r5, r5, r1
 8002fea:	4629      	mov	r1, r5
 8002fec:	4638      	mov	r0, r7
 8002fee:	f7ff ffa7 	bl	8002f40 <sbrk_aligned>
 8002ff2:	3001      	adds	r0, #1
 8002ff4:	d037      	beq.n	8003066 <_malloc_r+0xe6>
 8002ff6:	6823      	ldr	r3, [r4, #0]
 8002ff8:	442b      	add	r3, r5
 8002ffa:	6023      	str	r3, [r4, #0]
 8002ffc:	f8d8 3000 	ldr.w	r3, [r8]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d038      	beq.n	8003076 <_malloc_r+0xf6>
 8003004:	685a      	ldr	r2, [r3, #4]
 8003006:	42a2      	cmp	r2, r4
 8003008:	d12b      	bne.n	8003062 <_malloc_r+0xe2>
 800300a:	2200      	movs	r2, #0
 800300c:	605a      	str	r2, [r3, #4]
 800300e:	e00f      	b.n	8003030 <_malloc_r+0xb0>
 8003010:	6822      	ldr	r2, [r4, #0]
 8003012:	1b52      	subs	r2, r2, r5
 8003014:	d41f      	bmi.n	8003056 <_malloc_r+0xd6>
 8003016:	2a0b      	cmp	r2, #11
 8003018:	d917      	bls.n	800304a <_malloc_r+0xca>
 800301a:	1961      	adds	r1, r4, r5
 800301c:	42a3      	cmp	r3, r4
 800301e:	6025      	str	r5, [r4, #0]
 8003020:	bf18      	it	ne
 8003022:	6059      	strne	r1, [r3, #4]
 8003024:	6863      	ldr	r3, [r4, #4]
 8003026:	bf08      	it	eq
 8003028:	f8c8 1000 	streq.w	r1, [r8]
 800302c:	5162      	str	r2, [r4, r5]
 800302e:	604b      	str	r3, [r1, #4]
 8003030:	4638      	mov	r0, r7
 8003032:	f104 060b 	add.w	r6, r4, #11
 8003036:	f000 fa67 	bl	8003508 <__malloc_unlock>
 800303a:	f026 0607 	bic.w	r6, r6, #7
 800303e:	1d23      	adds	r3, r4, #4
 8003040:	1af2      	subs	r2, r6, r3
 8003042:	d0ae      	beq.n	8002fa2 <_malloc_r+0x22>
 8003044:	1b9b      	subs	r3, r3, r6
 8003046:	50a3      	str	r3, [r4, r2]
 8003048:	e7ab      	b.n	8002fa2 <_malloc_r+0x22>
 800304a:	42a3      	cmp	r3, r4
 800304c:	6862      	ldr	r2, [r4, #4]
 800304e:	d1dd      	bne.n	800300c <_malloc_r+0x8c>
 8003050:	f8c8 2000 	str.w	r2, [r8]
 8003054:	e7ec      	b.n	8003030 <_malloc_r+0xb0>
 8003056:	4623      	mov	r3, r4
 8003058:	6864      	ldr	r4, [r4, #4]
 800305a:	e7ac      	b.n	8002fb6 <_malloc_r+0x36>
 800305c:	4634      	mov	r4, r6
 800305e:	6876      	ldr	r6, [r6, #4]
 8003060:	e7b4      	b.n	8002fcc <_malloc_r+0x4c>
 8003062:	4613      	mov	r3, r2
 8003064:	e7cc      	b.n	8003000 <_malloc_r+0x80>
 8003066:	230c      	movs	r3, #12
 8003068:	603b      	str	r3, [r7, #0]
 800306a:	4638      	mov	r0, r7
 800306c:	f000 fa4c 	bl	8003508 <__malloc_unlock>
 8003070:	e797      	b.n	8002fa2 <_malloc_r+0x22>
 8003072:	6025      	str	r5, [r4, #0]
 8003074:	e7dc      	b.n	8003030 <_malloc_r+0xb0>
 8003076:	605b      	str	r3, [r3, #4]
 8003078:	deff      	udf	#255	; 0xff
 800307a:	bf00      	nop
 800307c:	20000258 	.word	0x20000258

08003080 <_printf_common>:
 8003080:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003084:	4616      	mov	r6, r2
 8003086:	4699      	mov	r9, r3
 8003088:	688a      	ldr	r2, [r1, #8]
 800308a:	690b      	ldr	r3, [r1, #16]
 800308c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003090:	4293      	cmp	r3, r2
 8003092:	bfb8      	it	lt
 8003094:	4613      	movlt	r3, r2
 8003096:	6033      	str	r3, [r6, #0]
 8003098:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800309c:	4607      	mov	r7, r0
 800309e:	460c      	mov	r4, r1
 80030a0:	b10a      	cbz	r2, 80030a6 <_printf_common+0x26>
 80030a2:	3301      	adds	r3, #1
 80030a4:	6033      	str	r3, [r6, #0]
 80030a6:	6823      	ldr	r3, [r4, #0]
 80030a8:	0699      	lsls	r1, r3, #26
 80030aa:	bf42      	ittt	mi
 80030ac:	6833      	ldrmi	r3, [r6, #0]
 80030ae:	3302      	addmi	r3, #2
 80030b0:	6033      	strmi	r3, [r6, #0]
 80030b2:	6825      	ldr	r5, [r4, #0]
 80030b4:	f015 0506 	ands.w	r5, r5, #6
 80030b8:	d106      	bne.n	80030c8 <_printf_common+0x48>
 80030ba:	f104 0a19 	add.w	sl, r4, #25
 80030be:	68e3      	ldr	r3, [r4, #12]
 80030c0:	6832      	ldr	r2, [r6, #0]
 80030c2:	1a9b      	subs	r3, r3, r2
 80030c4:	42ab      	cmp	r3, r5
 80030c6:	dc26      	bgt.n	8003116 <_printf_common+0x96>
 80030c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80030cc:	1e13      	subs	r3, r2, #0
 80030ce:	6822      	ldr	r2, [r4, #0]
 80030d0:	bf18      	it	ne
 80030d2:	2301      	movne	r3, #1
 80030d4:	0692      	lsls	r2, r2, #26
 80030d6:	d42b      	bmi.n	8003130 <_printf_common+0xb0>
 80030d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80030dc:	4649      	mov	r1, r9
 80030de:	4638      	mov	r0, r7
 80030e0:	47c0      	blx	r8
 80030e2:	3001      	adds	r0, #1
 80030e4:	d01e      	beq.n	8003124 <_printf_common+0xa4>
 80030e6:	6823      	ldr	r3, [r4, #0]
 80030e8:	6922      	ldr	r2, [r4, #16]
 80030ea:	f003 0306 	and.w	r3, r3, #6
 80030ee:	2b04      	cmp	r3, #4
 80030f0:	bf02      	ittt	eq
 80030f2:	68e5      	ldreq	r5, [r4, #12]
 80030f4:	6833      	ldreq	r3, [r6, #0]
 80030f6:	1aed      	subeq	r5, r5, r3
 80030f8:	68a3      	ldr	r3, [r4, #8]
 80030fa:	bf0c      	ite	eq
 80030fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003100:	2500      	movne	r5, #0
 8003102:	4293      	cmp	r3, r2
 8003104:	bfc4      	itt	gt
 8003106:	1a9b      	subgt	r3, r3, r2
 8003108:	18ed      	addgt	r5, r5, r3
 800310a:	2600      	movs	r6, #0
 800310c:	341a      	adds	r4, #26
 800310e:	42b5      	cmp	r5, r6
 8003110:	d11a      	bne.n	8003148 <_printf_common+0xc8>
 8003112:	2000      	movs	r0, #0
 8003114:	e008      	b.n	8003128 <_printf_common+0xa8>
 8003116:	2301      	movs	r3, #1
 8003118:	4652      	mov	r2, sl
 800311a:	4649      	mov	r1, r9
 800311c:	4638      	mov	r0, r7
 800311e:	47c0      	blx	r8
 8003120:	3001      	adds	r0, #1
 8003122:	d103      	bne.n	800312c <_printf_common+0xac>
 8003124:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003128:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800312c:	3501      	adds	r5, #1
 800312e:	e7c6      	b.n	80030be <_printf_common+0x3e>
 8003130:	18e1      	adds	r1, r4, r3
 8003132:	1c5a      	adds	r2, r3, #1
 8003134:	2030      	movs	r0, #48	; 0x30
 8003136:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800313a:	4422      	add	r2, r4
 800313c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003140:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003144:	3302      	adds	r3, #2
 8003146:	e7c7      	b.n	80030d8 <_printf_common+0x58>
 8003148:	2301      	movs	r3, #1
 800314a:	4622      	mov	r2, r4
 800314c:	4649      	mov	r1, r9
 800314e:	4638      	mov	r0, r7
 8003150:	47c0      	blx	r8
 8003152:	3001      	adds	r0, #1
 8003154:	d0e6      	beq.n	8003124 <_printf_common+0xa4>
 8003156:	3601      	adds	r6, #1
 8003158:	e7d9      	b.n	800310e <_printf_common+0x8e>
	...

0800315c <_printf_i>:
 800315c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003160:	7e0f      	ldrb	r7, [r1, #24]
 8003162:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003164:	2f78      	cmp	r7, #120	; 0x78
 8003166:	4691      	mov	r9, r2
 8003168:	4680      	mov	r8, r0
 800316a:	460c      	mov	r4, r1
 800316c:	469a      	mov	sl, r3
 800316e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003172:	d807      	bhi.n	8003184 <_printf_i+0x28>
 8003174:	2f62      	cmp	r7, #98	; 0x62
 8003176:	d80a      	bhi.n	800318e <_printf_i+0x32>
 8003178:	2f00      	cmp	r7, #0
 800317a:	f000 80d4 	beq.w	8003326 <_printf_i+0x1ca>
 800317e:	2f58      	cmp	r7, #88	; 0x58
 8003180:	f000 80c0 	beq.w	8003304 <_printf_i+0x1a8>
 8003184:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003188:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800318c:	e03a      	b.n	8003204 <_printf_i+0xa8>
 800318e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003192:	2b15      	cmp	r3, #21
 8003194:	d8f6      	bhi.n	8003184 <_printf_i+0x28>
 8003196:	a101      	add	r1, pc, #4	; (adr r1, 800319c <_printf_i+0x40>)
 8003198:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800319c:	080031f5 	.word	0x080031f5
 80031a0:	08003209 	.word	0x08003209
 80031a4:	08003185 	.word	0x08003185
 80031a8:	08003185 	.word	0x08003185
 80031ac:	08003185 	.word	0x08003185
 80031b0:	08003185 	.word	0x08003185
 80031b4:	08003209 	.word	0x08003209
 80031b8:	08003185 	.word	0x08003185
 80031bc:	08003185 	.word	0x08003185
 80031c0:	08003185 	.word	0x08003185
 80031c4:	08003185 	.word	0x08003185
 80031c8:	0800330d 	.word	0x0800330d
 80031cc:	08003235 	.word	0x08003235
 80031d0:	080032c7 	.word	0x080032c7
 80031d4:	08003185 	.word	0x08003185
 80031d8:	08003185 	.word	0x08003185
 80031dc:	0800332f 	.word	0x0800332f
 80031e0:	08003185 	.word	0x08003185
 80031e4:	08003235 	.word	0x08003235
 80031e8:	08003185 	.word	0x08003185
 80031ec:	08003185 	.word	0x08003185
 80031f0:	080032cf 	.word	0x080032cf
 80031f4:	682b      	ldr	r3, [r5, #0]
 80031f6:	1d1a      	adds	r2, r3, #4
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	602a      	str	r2, [r5, #0]
 80031fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003200:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003204:	2301      	movs	r3, #1
 8003206:	e09f      	b.n	8003348 <_printf_i+0x1ec>
 8003208:	6820      	ldr	r0, [r4, #0]
 800320a:	682b      	ldr	r3, [r5, #0]
 800320c:	0607      	lsls	r7, r0, #24
 800320e:	f103 0104 	add.w	r1, r3, #4
 8003212:	6029      	str	r1, [r5, #0]
 8003214:	d501      	bpl.n	800321a <_printf_i+0xbe>
 8003216:	681e      	ldr	r6, [r3, #0]
 8003218:	e003      	b.n	8003222 <_printf_i+0xc6>
 800321a:	0646      	lsls	r6, r0, #25
 800321c:	d5fb      	bpl.n	8003216 <_printf_i+0xba>
 800321e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003222:	2e00      	cmp	r6, #0
 8003224:	da03      	bge.n	800322e <_printf_i+0xd2>
 8003226:	232d      	movs	r3, #45	; 0x2d
 8003228:	4276      	negs	r6, r6
 800322a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800322e:	485a      	ldr	r0, [pc, #360]	; (8003398 <_printf_i+0x23c>)
 8003230:	230a      	movs	r3, #10
 8003232:	e012      	b.n	800325a <_printf_i+0xfe>
 8003234:	682b      	ldr	r3, [r5, #0]
 8003236:	6820      	ldr	r0, [r4, #0]
 8003238:	1d19      	adds	r1, r3, #4
 800323a:	6029      	str	r1, [r5, #0]
 800323c:	0605      	lsls	r5, r0, #24
 800323e:	d501      	bpl.n	8003244 <_printf_i+0xe8>
 8003240:	681e      	ldr	r6, [r3, #0]
 8003242:	e002      	b.n	800324a <_printf_i+0xee>
 8003244:	0641      	lsls	r1, r0, #25
 8003246:	d5fb      	bpl.n	8003240 <_printf_i+0xe4>
 8003248:	881e      	ldrh	r6, [r3, #0]
 800324a:	4853      	ldr	r0, [pc, #332]	; (8003398 <_printf_i+0x23c>)
 800324c:	2f6f      	cmp	r7, #111	; 0x6f
 800324e:	bf0c      	ite	eq
 8003250:	2308      	moveq	r3, #8
 8003252:	230a      	movne	r3, #10
 8003254:	2100      	movs	r1, #0
 8003256:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800325a:	6865      	ldr	r5, [r4, #4]
 800325c:	60a5      	str	r5, [r4, #8]
 800325e:	2d00      	cmp	r5, #0
 8003260:	bfa2      	ittt	ge
 8003262:	6821      	ldrge	r1, [r4, #0]
 8003264:	f021 0104 	bicge.w	r1, r1, #4
 8003268:	6021      	strge	r1, [r4, #0]
 800326a:	b90e      	cbnz	r6, 8003270 <_printf_i+0x114>
 800326c:	2d00      	cmp	r5, #0
 800326e:	d04b      	beq.n	8003308 <_printf_i+0x1ac>
 8003270:	4615      	mov	r5, r2
 8003272:	fbb6 f1f3 	udiv	r1, r6, r3
 8003276:	fb03 6711 	mls	r7, r3, r1, r6
 800327a:	5dc7      	ldrb	r7, [r0, r7]
 800327c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003280:	4637      	mov	r7, r6
 8003282:	42bb      	cmp	r3, r7
 8003284:	460e      	mov	r6, r1
 8003286:	d9f4      	bls.n	8003272 <_printf_i+0x116>
 8003288:	2b08      	cmp	r3, #8
 800328a:	d10b      	bne.n	80032a4 <_printf_i+0x148>
 800328c:	6823      	ldr	r3, [r4, #0]
 800328e:	07de      	lsls	r6, r3, #31
 8003290:	d508      	bpl.n	80032a4 <_printf_i+0x148>
 8003292:	6923      	ldr	r3, [r4, #16]
 8003294:	6861      	ldr	r1, [r4, #4]
 8003296:	4299      	cmp	r1, r3
 8003298:	bfde      	ittt	le
 800329a:	2330      	movle	r3, #48	; 0x30
 800329c:	f805 3c01 	strble.w	r3, [r5, #-1]
 80032a0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80032a4:	1b52      	subs	r2, r2, r5
 80032a6:	6122      	str	r2, [r4, #16]
 80032a8:	f8cd a000 	str.w	sl, [sp]
 80032ac:	464b      	mov	r3, r9
 80032ae:	aa03      	add	r2, sp, #12
 80032b0:	4621      	mov	r1, r4
 80032b2:	4640      	mov	r0, r8
 80032b4:	f7ff fee4 	bl	8003080 <_printf_common>
 80032b8:	3001      	adds	r0, #1
 80032ba:	d14a      	bne.n	8003352 <_printf_i+0x1f6>
 80032bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80032c0:	b004      	add	sp, #16
 80032c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032c6:	6823      	ldr	r3, [r4, #0]
 80032c8:	f043 0320 	orr.w	r3, r3, #32
 80032cc:	6023      	str	r3, [r4, #0]
 80032ce:	4833      	ldr	r0, [pc, #204]	; (800339c <_printf_i+0x240>)
 80032d0:	2778      	movs	r7, #120	; 0x78
 80032d2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80032d6:	6823      	ldr	r3, [r4, #0]
 80032d8:	6829      	ldr	r1, [r5, #0]
 80032da:	061f      	lsls	r7, r3, #24
 80032dc:	f851 6b04 	ldr.w	r6, [r1], #4
 80032e0:	d402      	bmi.n	80032e8 <_printf_i+0x18c>
 80032e2:	065f      	lsls	r7, r3, #25
 80032e4:	bf48      	it	mi
 80032e6:	b2b6      	uxthmi	r6, r6
 80032e8:	07df      	lsls	r7, r3, #31
 80032ea:	bf48      	it	mi
 80032ec:	f043 0320 	orrmi.w	r3, r3, #32
 80032f0:	6029      	str	r1, [r5, #0]
 80032f2:	bf48      	it	mi
 80032f4:	6023      	strmi	r3, [r4, #0]
 80032f6:	b91e      	cbnz	r6, 8003300 <_printf_i+0x1a4>
 80032f8:	6823      	ldr	r3, [r4, #0]
 80032fa:	f023 0320 	bic.w	r3, r3, #32
 80032fe:	6023      	str	r3, [r4, #0]
 8003300:	2310      	movs	r3, #16
 8003302:	e7a7      	b.n	8003254 <_printf_i+0xf8>
 8003304:	4824      	ldr	r0, [pc, #144]	; (8003398 <_printf_i+0x23c>)
 8003306:	e7e4      	b.n	80032d2 <_printf_i+0x176>
 8003308:	4615      	mov	r5, r2
 800330a:	e7bd      	b.n	8003288 <_printf_i+0x12c>
 800330c:	682b      	ldr	r3, [r5, #0]
 800330e:	6826      	ldr	r6, [r4, #0]
 8003310:	6961      	ldr	r1, [r4, #20]
 8003312:	1d18      	adds	r0, r3, #4
 8003314:	6028      	str	r0, [r5, #0]
 8003316:	0635      	lsls	r5, r6, #24
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	d501      	bpl.n	8003320 <_printf_i+0x1c4>
 800331c:	6019      	str	r1, [r3, #0]
 800331e:	e002      	b.n	8003326 <_printf_i+0x1ca>
 8003320:	0670      	lsls	r0, r6, #25
 8003322:	d5fb      	bpl.n	800331c <_printf_i+0x1c0>
 8003324:	8019      	strh	r1, [r3, #0]
 8003326:	2300      	movs	r3, #0
 8003328:	6123      	str	r3, [r4, #16]
 800332a:	4615      	mov	r5, r2
 800332c:	e7bc      	b.n	80032a8 <_printf_i+0x14c>
 800332e:	682b      	ldr	r3, [r5, #0]
 8003330:	1d1a      	adds	r2, r3, #4
 8003332:	602a      	str	r2, [r5, #0]
 8003334:	681d      	ldr	r5, [r3, #0]
 8003336:	6862      	ldr	r2, [r4, #4]
 8003338:	2100      	movs	r1, #0
 800333a:	4628      	mov	r0, r5
 800333c:	f7fc ff68 	bl	8000210 <memchr>
 8003340:	b108      	cbz	r0, 8003346 <_printf_i+0x1ea>
 8003342:	1b40      	subs	r0, r0, r5
 8003344:	6060      	str	r0, [r4, #4]
 8003346:	6863      	ldr	r3, [r4, #4]
 8003348:	6123      	str	r3, [r4, #16]
 800334a:	2300      	movs	r3, #0
 800334c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003350:	e7aa      	b.n	80032a8 <_printf_i+0x14c>
 8003352:	6923      	ldr	r3, [r4, #16]
 8003354:	462a      	mov	r2, r5
 8003356:	4649      	mov	r1, r9
 8003358:	4640      	mov	r0, r8
 800335a:	47d0      	blx	sl
 800335c:	3001      	adds	r0, #1
 800335e:	d0ad      	beq.n	80032bc <_printf_i+0x160>
 8003360:	6823      	ldr	r3, [r4, #0]
 8003362:	079b      	lsls	r3, r3, #30
 8003364:	d413      	bmi.n	800338e <_printf_i+0x232>
 8003366:	68e0      	ldr	r0, [r4, #12]
 8003368:	9b03      	ldr	r3, [sp, #12]
 800336a:	4298      	cmp	r0, r3
 800336c:	bfb8      	it	lt
 800336e:	4618      	movlt	r0, r3
 8003370:	e7a6      	b.n	80032c0 <_printf_i+0x164>
 8003372:	2301      	movs	r3, #1
 8003374:	4632      	mov	r2, r6
 8003376:	4649      	mov	r1, r9
 8003378:	4640      	mov	r0, r8
 800337a:	47d0      	blx	sl
 800337c:	3001      	adds	r0, #1
 800337e:	d09d      	beq.n	80032bc <_printf_i+0x160>
 8003380:	3501      	adds	r5, #1
 8003382:	68e3      	ldr	r3, [r4, #12]
 8003384:	9903      	ldr	r1, [sp, #12]
 8003386:	1a5b      	subs	r3, r3, r1
 8003388:	42ab      	cmp	r3, r5
 800338a:	dcf2      	bgt.n	8003372 <_printf_i+0x216>
 800338c:	e7eb      	b.n	8003366 <_printf_i+0x20a>
 800338e:	2500      	movs	r5, #0
 8003390:	f104 0619 	add.w	r6, r4, #25
 8003394:	e7f5      	b.n	8003382 <_printf_i+0x226>
 8003396:	bf00      	nop
 8003398:	08003975 	.word	0x08003975
 800339c:	08003986 	.word	0x08003986

080033a0 <__sflush_r>:
 80033a0:	898a      	ldrh	r2, [r1, #12]
 80033a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033a6:	4605      	mov	r5, r0
 80033a8:	0710      	lsls	r0, r2, #28
 80033aa:	460c      	mov	r4, r1
 80033ac:	d458      	bmi.n	8003460 <__sflush_r+0xc0>
 80033ae:	684b      	ldr	r3, [r1, #4]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	dc05      	bgt.n	80033c0 <__sflush_r+0x20>
 80033b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	dc02      	bgt.n	80033c0 <__sflush_r+0x20>
 80033ba:	2000      	movs	r0, #0
 80033bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80033c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80033c2:	2e00      	cmp	r6, #0
 80033c4:	d0f9      	beq.n	80033ba <__sflush_r+0x1a>
 80033c6:	2300      	movs	r3, #0
 80033c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80033cc:	682f      	ldr	r7, [r5, #0]
 80033ce:	6a21      	ldr	r1, [r4, #32]
 80033d0:	602b      	str	r3, [r5, #0]
 80033d2:	d032      	beq.n	800343a <__sflush_r+0x9a>
 80033d4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80033d6:	89a3      	ldrh	r3, [r4, #12]
 80033d8:	075a      	lsls	r2, r3, #29
 80033da:	d505      	bpl.n	80033e8 <__sflush_r+0x48>
 80033dc:	6863      	ldr	r3, [r4, #4]
 80033de:	1ac0      	subs	r0, r0, r3
 80033e0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80033e2:	b10b      	cbz	r3, 80033e8 <__sflush_r+0x48>
 80033e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80033e6:	1ac0      	subs	r0, r0, r3
 80033e8:	2300      	movs	r3, #0
 80033ea:	4602      	mov	r2, r0
 80033ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80033ee:	6a21      	ldr	r1, [r4, #32]
 80033f0:	4628      	mov	r0, r5
 80033f2:	47b0      	blx	r6
 80033f4:	1c43      	adds	r3, r0, #1
 80033f6:	89a3      	ldrh	r3, [r4, #12]
 80033f8:	d106      	bne.n	8003408 <__sflush_r+0x68>
 80033fa:	6829      	ldr	r1, [r5, #0]
 80033fc:	291d      	cmp	r1, #29
 80033fe:	d82b      	bhi.n	8003458 <__sflush_r+0xb8>
 8003400:	4a29      	ldr	r2, [pc, #164]	; (80034a8 <__sflush_r+0x108>)
 8003402:	410a      	asrs	r2, r1
 8003404:	07d6      	lsls	r6, r2, #31
 8003406:	d427      	bmi.n	8003458 <__sflush_r+0xb8>
 8003408:	2200      	movs	r2, #0
 800340a:	6062      	str	r2, [r4, #4]
 800340c:	04d9      	lsls	r1, r3, #19
 800340e:	6922      	ldr	r2, [r4, #16]
 8003410:	6022      	str	r2, [r4, #0]
 8003412:	d504      	bpl.n	800341e <__sflush_r+0x7e>
 8003414:	1c42      	adds	r2, r0, #1
 8003416:	d101      	bne.n	800341c <__sflush_r+0x7c>
 8003418:	682b      	ldr	r3, [r5, #0]
 800341a:	b903      	cbnz	r3, 800341e <__sflush_r+0x7e>
 800341c:	6560      	str	r0, [r4, #84]	; 0x54
 800341e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003420:	602f      	str	r7, [r5, #0]
 8003422:	2900      	cmp	r1, #0
 8003424:	d0c9      	beq.n	80033ba <__sflush_r+0x1a>
 8003426:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800342a:	4299      	cmp	r1, r3
 800342c:	d002      	beq.n	8003434 <__sflush_r+0x94>
 800342e:	4628      	mov	r0, r5
 8003430:	f000 fa22 	bl	8003878 <_free_r>
 8003434:	2000      	movs	r0, #0
 8003436:	6360      	str	r0, [r4, #52]	; 0x34
 8003438:	e7c0      	b.n	80033bc <__sflush_r+0x1c>
 800343a:	2301      	movs	r3, #1
 800343c:	4628      	mov	r0, r5
 800343e:	47b0      	blx	r6
 8003440:	1c41      	adds	r1, r0, #1
 8003442:	d1c8      	bne.n	80033d6 <__sflush_r+0x36>
 8003444:	682b      	ldr	r3, [r5, #0]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d0c5      	beq.n	80033d6 <__sflush_r+0x36>
 800344a:	2b1d      	cmp	r3, #29
 800344c:	d001      	beq.n	8003452 <__sflush_r+0xb2>
 800344e:	2b16      	cmp	r3, #22
 8003450:	d101      	bne.n	8003456 <__sflush_r+0xb6>
 8003452:	602f      	str	r7, [r5, #0]
 8003454:	e7b1      	b.n	80033ba <__sflush_r+0x1a>
 8003456:	89a3      	ldrh	r3, [r4, #12]
 8003458:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800345c:	81a3      	strh	r3, [r4, #12]
 800345e:	e7ad      	b.n	80033bc <__sflush_r+0x1c>
 8003460:	690f      	ldr	r7, [r1, #16]
 8003462:	2f00      	cmp	r7, #0
 8003464:	d0a9      	beq.n	80033ba <__sflush_r+0x1a>
 8003466:	0793      	lsls	r3, r2, #30
 8003468:	680e      	ldr	r6, [r1, #0]
 800346a:	bf08      	it	eq
 800346c:	694b      	ldreq	r3, [r1, #20]
 800346e:	600f      	str	r7, [r1, #0]
 8003470:	bf18      	it	ne
 8003472:	2300      	movne	r3, #0
 8003474:	eba6 0807 	sub.w	r8, r6, r7
 8003478:	608b      	str	r3, [r1, #8]
 800347a:	f1b8 0f00 	cmp.w	r8, #0
 800347e:	dd9c      	ble.n	80033ba <__sflush_r+0x1a>
 8003480:	6a21      	ldr	r1, [r4, #32]
 8003482:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003484:	4643      	mov	r3, r8
 8003486:	463a      	mov	r2, r7
 8003488:	4628      	mov	r0, r5
 800348a:	47b0      	blx	r6
 800348c:	2800      	cmp	r0, #0
 800348e:	dc06      	bgt.n	800349e <__sflush_r+0xfe>
 8003490:	89a3      	ldrh	r3, [r4, #12]
 8003492:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003496:	81a3      	strh	r3, [r4, #12]
 8003498:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800349c:	e78e      	b.n	80033bc <__sflush_r+0x1c>
 800349e:	4407      	add	r7, r0
 80034a0:	eba8 0800 	sub.w	r8, r8, r0
 80034a4:	e7e9      	b.n	800347a <__sflush_r+0xda>
 80034a6:	bf00      	nop
 80034a8:	dfbffffe 	.word	0xdfbffffe

080034ac <_fflush_r>:
 80034ac:	b538      	push	{r3, r4, r5, lr}
 80034ae:	690b      	ldr	r3, [r1, #16]
 80034b0:	4605      	mov	r5, r0
 80034b2:	460c      	mov	r4, r1
 80034b4:	b913      	cbnz	r3, 80034bc <_fflush_r+0x10>
 80034b6:	2500      	movs	r5, #0
 80034b8:	4628      	mov	r0, r5
 80034ba:	bd38      	pop	{r3, r4, r5, pc}
 80034bc:	b118      	cbz	r0, 80034c6 <_fflush_r+0x1a>
 80034be:	6a03      	ldr	r3, [r0, #32]
 80034c0:	b90b      	cbnz	r3, 80034c6 <_fflush_r+0x1a>
 80034c2:	f7ff fb7d 	bl	8002bc0 <__sinit>
 80034c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d0f3      	beq.n	80034b6 <_fflush_r+0xa>
 80034ce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80034d0:	07d0      	lsls	r0, r2, #31
 80034d2:	d404      	bmi.n	80034de <_fflush_r+0x32>
 80034d4:	0599      	lsls	r1, r3, #22
 80034d6:	d402      	bmi.n	80034de <_fflush_r+0x32>
 80034d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80034da:	f7ff fbeb 	bl	8002cb4 <__retarget_lock_acquire_recursive>
 80034de:	4628      	mov	r0, r5
 80034e0:	4621      	mov	r1, r4
 80034e2:	f7ff ff5d 	bl	80033a0 <__sflush_r>
 80034e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80034e8:	07da      	lsls	r2, r3, #31
 80034ea:	4605      	mov	r5, r0
 80034ec:	d4e4      	bmi.n	80034b8 <_fflush_r+0xc>
 80034ee:	89a3      	ldrh	r3, [r4, #12]
 80034f0:	059b      	lsls	r3, r3, #22
 80034f2:	d4e1      	bmi.n	80034b8 <_fflush_r+0xc>
 80034f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80034f6:	f7ff fbde 	bl	8002cb6 <__retarget_lock_release_recursive>
 80034fa:	e7dd      	b.n	80034b8 <_fflush_r+0xc>

080034fc <__malloc_lock>:
 80034fc:	4801      	ldr	r0, [pc, #4]	; (8003504 <__malloc_lock+0x8>)
 80034fe:	f7ff bbd9 	b.w	8002cb4 <__retarget_lock_acquire_recursive>
 8003502:	bf00      	nop
 8003504:	20000254 	.word	0x20000254

08003508 <__malloc_unlock>:
 8003508:	4801      	ldr	r0, [pc, #4]	; (8003510 <__malloc_unlock+0x8>)
 800350a:	f7ff bbd4 	b.w	8002cb6 <__retarget_lock_release_recursive>
 800350e:	bf00      	nop
 8003510:	20000254 	.word	0x20000254

08003514 <__sread>:
 8003514:	b510      	push	{r4, lr}
 8003516:	460c      	mov	r4, r1
 8003518:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800351c:	f000 f978 	bl	8003810 <_read_r>
 8003520:	2800      	cmp	r0, #0
 8003522:	bfab      	itete	ge
 8003524:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003526:	89a3      	ldrhlt	r3, [r4, #12]
 8003528:	181b      	addge	r3, r3, r0
 800352a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800352e:	bfac      	ite	ge
 8003530:	6563      	strge	r3, [r4, #84]	; 0x54
 8003532:	81a3      	strhlt	r3, [r4, #12]
 8003534:	bd10      	pop	{r4, pc}

08003536 <__swrite>:
 8003536:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800353a:	461f      	mov	r7, r3
 800353c:	898b      	ldrh	r3, [r1, #12]
 800353e:	05db      	lsls	r3, r3, #23
 8003540:	4605      	mov	r5, r0
 8003542:	460c      	mov	r4, r1
 8003544:	4616      	mov	r6, r2
 8003546:	d505      	bpl.n	8003554 <__swrite+0x1e>
 8003548:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800354c:	2302      	movs	r3, #2
 800354e:	2200      	movs	r2, #0
 8003550:	f000 f94c 	bl	80037ec <_lseek_r>
 8003554:	89a3      	ldrh	r3, [r4, #12]
 8003556:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800355a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800355e:	81a3      	strh	r3, [r4, #12]
 8003560:	4632      	mov	r2, r6
 8003562:	463b      	mov	r3, r7
 8003564:	4628      	mov	r0, r5
 8003566:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800356a:	f000 b973 	b.w	8003854 <_write_r>

0800356e <__sseek>:
 800356e:	b510      	push	{r4, lr}
 8003570:	460c      	mov	r4, r1
 8003572:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003576:	f000 f939 	bl	80037ec <_lseek_r>
 800357a:	1c43      	adds	r3, r0, #1
 800357c:	89a3      	ldrh	r3, [r4, #12]
 800357e:	bf15      	itete	ne
 8003580:	6560      	strne	r0, [r4, #84]	; 0x54
 8003582:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003586:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800358a:	81a3      	strheq	r3, [r4, #12]
 800358c:	bf18      	it	ne
 800358e:	81a3      	strhne	r3, [r4, #12]
 8003590:	bd10      	pop	{r4, pc}

08003592 <__sclose>:
 8003592:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003596:	f000 b8f7 	b.w	8003788 <_close_r>

0800359a <__swbuf_r>:
 800359a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800359c:	460e      	mov	r6, r1
 800359e:	4614      	mov	r4, r2
 80035a0:	4605      	mov	r5, r0
 80035a2:	b118      	cbz	r0, 80035ac <__swbuf_r+0x12>
 80035a4:	6a03      	ldr	r3, [r0, #32]
 80035a6:	b90b      	cbnz	r3, 80035ac <__swbuf_r+0x12>
 80035a8:	f7ff fb0a 	bl	8002bc0 <__sinit>
 80035ac:	69a3      	ldr	r3, [r4, #24]
 80035ae:	60a3      	str	r3, [r4, #8]
 80035b0:	89a3      	ldrh	r3, [r4, #12]
 80035b2:	071a      	lsls	r2, r3, #28
 80035b4:	d525      	bpl.n	8003602 <__swbuf_r+0x68>
 80035b6:	6923      	ldr	r3, [r4, #16]
 80035b8:	b31b      	cbz	r3, 8003602 <__swbuf_r+0x68>
 80035ba:	6823      	ldr	r3, [r4, #0]
 80035bc:	6922      	ldr	r2, [r4, #16]
 80035be:	1a98      	subs	r0, r3, r2
 80035c0:	6963      	ldr	r3, [r4, #20]
 80035c2:	b2f6      	uxtb	r6, r6
 80035c4:	4283      	cmp	r3, r0
 80035c6:	4637      	mov	r7, r6
 80035c8:	dc04      	bgt.n	80035d4 <__swbuf_r+0x3a>
 80035ca:	4621      	mov	r1, r4
 80035cc:	4628      	mov	r0, r5
 80035ce:	f7ff ff6d 	bl	80034ac <_fflush_r>
 80035d2:	b9e0      	cbnz	r0, 800360e <__swbuf_r+0x74>
 80035d4:	68a3      	ldr	r3, [r4, #8]
 80035d6:	3b01      	subs	r3, #1
 80035d8:	60a3      	str	r3, [r4, #8]
 80035da:	6823      	ldr	r3, [r4, #0]
 80035dc:	1c5a      	adds	r2, r3, #1
 80035de:	6022      	str	r2, [r4, #0]
 80035e0:	701e      	strb	r6, [r3, #0]
 80035e2:	6962      	ldr	r2, [r4, #20]
 80035e4:	1c43      	adds	r3, r0, #1
 80035e6:	429a      	cmp	r2, r3
 80035e8:	d004      	beq.n	80035f4 <__swbuf_r+0x5a>
 80035ea:	89a3      	ldrh	r3, [r4, #12]
 80035ec:	07db      	lsls	r3, r3, #31
 80035ee:	d506      	bpl.n	80035fe <__swbuf_r+0x64>
 80035f0:	2e0a      	cmp	r6, #10
 80035f2:	d104      	bne.n	80035fe <__swbuf_r+0x64>
 80035f4:	4621      	mov	r1, r4
 80035f6:	4628      	mov	r0, r5
 80035f8:	f7ff ff58 	bl	80034ac <_fflush_r>
 80035fc:	b938      	cbnz	r0, 800360e <__swbuf_r+0x74>
 80035fe:	4638      	mov	r0, r7
 8003600:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003602:	4621      	mov	r1, r4
 8003604:	4628      	mov	r0, r5
 8003606:	f000 f805 	bl	8003614 <__swsetup_r>
 800360a:	2800      	cmp	r0, #0
 800360c:	d0d5      	beq.n	80035ba <__swbuf_r+0x20>
 800360e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8003612:	e7f4      	b.n	80035fe <__swbuf_r+0x64>

08003614 <__swsetup_r>:
 8003614:	b538      	push	{r3, r4, r5, lr}
 8003616:	4b2a      	ldr	r3, [pc, #168]	; (80036c0 <__swsetup_r+0xac>)
 8003618:	4605      	mov	r5, r0
 800361a:	6818      	ldr	r0, [r3, #0]
 800361c:	460c      	mov	r4, r1
 800361e:	b118      	cbz	r0, 8003628 <__swsetup_r+0x14>
 8003620:	6a03      	ldr	r3, [r0, #32]
 8003622:	b90b      	cbnz	r3, 8003628 <__swsetup_r+0x14>
 8003624:	f7ff facc 	bl	8002bc0 <__sinit>
 8003628:	89a3      	ldrh	r3, [r4, #12]
 800362a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800362e:	0718      	lsls	r0, r3, #28
 8003630:	d422      	bmi.n	8003678 <__swsetup_r+0x64>
 8003632:	06d9      	lsls	r1, r3, #27
 8003634:	d407      	bmi.n	8003646 <__swsetup_r+0x32>
 8003636:	2309      	movs	r3, #9
 8003638:	602b      	str	r3, [r5, #0]
 800363a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800363e:	81a3      	strh	r3, [r4, #12]
 8003640:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003644:	e034      	b.n	80036b0 <__swsetup_r+0x9c>
 8003646:	0758      	lsls	r0, r3, #29
 8003648:	d512      	bpl.n	8003670 <__swsetup_r+0x5c>
 800364a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800364c:	b141      	cbz	r1, 8003660 <__swsetup_r+0x4c>
 800364e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003652:	4299      	cmp	r1, r3
 8003654:	d002      	beq.n	800365c <__swsetup_r+0x48>
 8003656:	4628      	mov	r0, r5
 8003658:	f000 f90e 	bl	8003878 <_free_r>
 800365c:	2300      	movs	r3, #0
 800365e:	6363      	str	r3, [r4, #52]	; 0x34
 8003660:	89a3      	ldrh	r3, [r4, #12]
 8003662:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003666:	81a3      	strh	r3, [r4, #12]
 8003668:	2300      	movs	r3, #0
 800366a:	6063      	str	r3, [r4, #4]
 800366c:	6923      	ldr	r3, [r4, #16]
 800366e:	6023      	str	r3, [r4, #0]
 8003670:	89a3      	ldrh	r3, [r4, #12]
 8003672:	f043 0308 	orr.w	r3, r3, #8
 8003676:	81a3      	strh	r3, [r4, #12]
 8003678:	6923      	ldr	r3, [r4, #16]
 800367a:	b94b      	cbnz	r3, 8003690 <__swsetup_r+0x7c>
 800367c:	89a3      	ldrh	r3, [r4, #12]
 800367e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003682:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003686:	d003      	beq.n	8003690 <__swsetup_r+0x7c>
 8003688:	4621      	mov	r1, r4
 800368a:	4628      	mov	r0, r5
 800368c:	f000 f840 	bl	8003710 <__smakebuf_r>
 8003690:	89a0      	ldrh	r0, [r4, #12]
 8003692:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003696:	f010 0301 	ands.w	r3, r0, #1
 800369a:	d00a      	beq.n	80036b2 <__swsetup_r+0x9e>
 800369c:	2300      	movs	r3, #0
 800369e:	60a3      	str	r3, [r4, #8]
 80036a0:	6963      	ldr	r3, [r4, #20]
 80036a2:	425b      	negs	r3, r3
 80036a4:	61a3      	str	r3, [r4, #24]
 80036a6:	6923      	ldr	r3, [r4, #16]
 80036a8:	b943      	cbnz	r3, 80036bc <__swsetup_r+0xa8>
 80036aa:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80036ae:	d1c4      	bne.n	800363a <__swsetup_r+0x26>
 80036b0:	bd38      	pop	{r3, r4, r5, pc}
 80036b2:	0781      	lsls	r1, r0, #30
 80036b4:	bf58      	it	pl
 80036b6:	6963      	ldrpl	r3, [r4, #20]
 80036b8:	60a3      	str	r3, [r4, #8]
 80036ba:	e7f4      	b.n	80036a6 <__swsetup_r+0x92>
 80036bc:	2000      	movs	r0, #0
 80036be:	e7f7      	b.n	80036b0 <__swsetup_r+0x9c>
 80036c0:	20000068 	.word	0x20000068

080036c4 <__swhatbuf_r>:
 80036c4:	b570      	push	{r4, r5, r6, lr}
 80036c6:	460c      	mov	r4, r1
 80036c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036cc:	2900      	cmp	r1, #0
 80036ce:	b096      	sub	sp, #88	; 0x58
 80036d0:	4615      	mov	r5, r2
 80036d2:	461e      	mov	r6, r3
 80036d4:	da0d      	bge.n	80036f2 <__swhatbuf_r+0x2e>
 80036d6:	89a3      	ldrh	r3, [r4, #12]
 80036d8:	f013 0f80 	tst.w	r3, #128	; 0x80
 80036dc:	f04f 0100 	mov.w	r1, #0
 80036e0:	bf0c      	ite	eq
 80036e2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80036e6:	2340      	movne	r3, #64	; 0x40
 80036e8:	2000      	movs	r0, #0
 80036ea:	6031      	str	r1, [r6, #0]
 80036ec:	602b      	str	r3, [r5, #0]
 80036ee:	b016      	add	sp, #88	; 0x58
 80036f0:	bd70      	pop	{r4, r5, r6, pc}
 80036f2:	466a      	mov	r2, sp
 80036f4:	f000 f858 	bl	80037a8 <_fstat_r>
 80036f8:	2800      	cmp	r0, #0
 80036fa:	dbec      	blt.n	80036d6 <__swhatbuf_r+0x12>
 80036fc:	9901      	ldr	r1, [sp, #4]
 80036fe:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8003702:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8003706:	4259      	negs	r1, r3
 8003708:	4159      	adcs	r1, r3
 800370a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800370e:	e7eb      	b.n	80036e8 <__swhatbuf_r+0x24>

08003710 <__smakebuf_r>:
 8003710:	898b      	ldrh	r3, [r1, #12]
 8003712:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003714:	079d      	lsls	r5, r3, #30
 8003716:	4606      	mov	r6, r0
 8003718:	460c      	mov	r4, r1
 800371a:	d507      	bpl.n	800372c <__smakebuf_r+0x1c>
 800371c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003720:	6023      	str	r3, [r4, #0]
 8003722:	6123      	str	r3, [r4, #16]
 8003724:	2301      	movs	r3, #1
 8003726:	6163      	str	r3, [r4, #20]
 8003728:	b002      	add	sp, #8
 800372a:	bd70      	pop	{r4, r5, r6, pc}
 800372c:	ab01      	add	r3, sp, #4
 800372e:	466a      	mov	r2, sp
 8003730:	f7ff ffc8 	bl	80036c4 <__swhatbuf_r>
 8003734:	9900      	ldr	r1, [sp, #0]
 8003736:	4605      	mov	r5, r0
 8003738:	4630      	mov	r0, r6
 800373a:	f7ff fc21 	bl	8002f80 <_malloc_r>
 800373e:	b948      	cbnz	r0, 8003754 <__smakebuf_r+0x44>
 8003740:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003744:	059a      	lsls	r2, r3, #22
 8003746:	d4ef      	bmi.n	8003728 <__smakebuf_r+0x18>
 8003748:	f023 0303 	bic.w	r3, r3, #3
 800374c:	f043 0302 	orr.w	r3, r3, #2
 8003750:	81a3      	strh	r3, [r4, #12]
 8003752:	e7e3      	b.n	800371c <__smakebuf_r+0xc>
 8003754:	89a3      	ldrh	r3, [r4, #12]
 8003756:	6020      	str	r0, [r4, #0]
 8003758:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800375c:	81a3      	strh	r3, [r4, #12]
 800375e:	9b00      	ldr	r3, [sp, #0]
 8003760:	6163      	str	r3, [r4, #20]
 8003762:	9b01      	ldr	r3, [sp, #4]
 8003764:	6120      	str	r0, [r4, #16]
 8003766:	b15b      	cbz	r3, 8003780 <__smakebuf_r+0x70>
 8003768:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800376c:	4630      	mov	r0, r6
 800376e:	f000 f82d 	bl	80037cc <_isatty_r>
 8003772:	b128      	cbz	r0, 8003780 <__smakebuf_r+0x70>
 8003774:	89a3      	ldrh	r3, [r4, #12]
 8003776:	f023 0303 	bic.w	r3, r3, #3
 800377a:	f043 0301 	orr.w	r3, r3, #1
 800377e:	81a3      	strh	r3, [r4, #12]
 8003780:	89a3      	ldrh	r3, [r4, #12]
 8003782:	431d      	orrs	r5, r3
 8003784:	81a5      	strh	r5, [r4, #12]
 8003786:	e7cf      	b.n	8003728 <__smakebuf_r+0x18>

08003788 <_close_r>:
 8003788:	b538      	push	{r3, r4, r5, lr}
 800378a:	4d06      	ldr	r5, [pc, #24]	; (80037a4 <_close_r+0x1c>)
 800378c:	2300      	movs	r3, #0
 800378e:	4604      	mov	r4, r0
 8003790:	4608      	mov	r0, r1
 8003792:	602b      	str	r3, [r5, #0]
 8003794:	f7fd f95b 	bl	8000a4e <_close>
 8003798:	1c43      	adds	r3, r0, #1
 800379a:	d102      	bne.n	80037a2 <_close_r+0x1a>
 800379c:	682b      	ldr	r3, [r5, #0]
 800379e:	b103      	cbz	r3, 80037a2 <_close_r+0x1a>
 80037a0:	6023      	str	r3, [r4, #0]
 80037a2:	bd38      	pop	{r3, r4, r5, pc}
 80037a4:	20000260 	.word	0x20000260

080037a8 <_fstat_r>:
 80037a8:	b538      	push	{r3, r4, r5, lr}
 80037aa:	4d07      	ldr	r5, [pc, #28]	; (80037c8 <_fstat_r+0x20>)
 80037ac:	2300      	movs	r3, #0
 80037ae:	4604      	mov	r4, r0
 80037b0:	4608      	mov	r0, r1
 80037b2:	4611      	mov	r1, r2
 80037b4:	602b      	str	r3, [r5, #0]
 80037b6:	f7fd f956 	bl	8000a66 <_fstat>
 80037ba:	1c43      	adds	r3, r0, #1
 80037bc:	d102      	bne.n	80037c4 <_fstat_r+0x1c>
 80037be:	682b      	ldr	r3, [r5, #0]
 80037c0:	b103      	cbz	r3, 80037c4 <_fstat_r+0x1c>
 80037c2:	6023      	str	r3, [r4, #0]
 80037c4:	bd38      	pop	{r3, r4, r5, pc}
 80037c6:	bf00      	nop
 80037c8:	20000260 	.word	0x20000260

080037cc <_isatty_r>:
 80037cc:	b538      	push	{r3, r4, r5, lr}
 80037ce:	4d06      	ldr	r5, [pc, #24]	; (80037e8 <_isatty_r+0x1c>)
 80037d0:	2300      	movs	r3, #0
 80037d2:	4604      	mov	r4, r0
 80037d4:	4608      	mov	r0, r1
 80037d6:	602b      	str	r3, [r5, #0]
 80037d8:	f7fd f955 	bl	8000a86 <_isatty>
 80037dc:	1c43      	adds	r3, r0, #1
 80037de:	d102      	bne.n	80037e6 <_isatty_r+0x1a>
 80037e0:	682b      	ldr	r3, [r5, #0]
 80037e2:	b103      	cbz	r3, 80037e6 <_isatty_r+0x1a>
 80037e4:	6023      	str	r3, [r4, #0]
 80037e6:	bd38      	pop	{r3, r4, r5, pc}
 80037e8:	20000260 	.word	0x20000260

080037ec <_lseek_r>:
 80037ec:	b538      	push	{r3, r4, r5, lr}
 80037ee:	4d07      	ldr	r5, [pc, #28]	; (800380c <_lseek_r+0x20>)
 80037f0:	4604      	mov	r4, r0
 80037f2:	4608      	mov	r0, r1
 80037f4:	4611      	mov	r1, r2
 80037f6:	2200      	movs	r2, #0
 80037f8:	602a      	str	r2, [r5, #0]
 80037fa:	461a      	mov	r2, r3
 80037fc:	f7fd f94e 	bl	8000a9c <_lseek>
 8003800:	1c43      	adds	r3, r0, #1
 8003802:	d102      	bne.n	800380a <_lseek_r+0x1e>
 8003804:	682b      	ldr	r3, [r5, #0]
 8003806:	b103      	cbz	r3, 800380a <_lseek_r+0x1e>
 8003808:	6023      	str	r3, [r4, #0]
 800380a:	bd38      	pop	{r3, r4, r5, pc}
 800380c:	20000260 	.word	0x20000260

08003810 <_read_r>:
 8003810:	b538      	push	{r3, r4, r5, lr}
 8003812:	4d07      	ldr	r5, [pc, #28]	; (8003830 <_read_r+0x20>)
 8003814:	4604      	mov	r4, r0
 8003816:	4608      	mov	r0, r1
 8003818:	4611      	mov	r1, r2
 800381a:	2200      	movs	r2, #0
 800381c:	602a      	str	r2, [r5, #0]
 800381e:	461a      	mov	r2, r3
 8003820:	f7fd f8dc 	bl	80009dc <_read>
 8003824:	1c43      	adds	r3, r0, #1
 8003826:	d102      	bne.n	800382e <_read_r+0x1e>
 8003828:	682b      	ldr	r3, [r5, #0]
 800382a:	b103      	cbz	r3, 800382e <_read_r+0x1e>
 800382c:	6023      	str	r3, [r4, #0]
 800382e:	bd38      	pop	{r3, r4, r5, pc}
 8003830:	20000260 	.word	0x20000260

08003834 <_sbrk_r>:
 8003834:	b538      	push	{r3, r4, r5, lr}
 8003836:	4d06      	ldr	r5, [pc, #24]	; (8003850 <_sbrk_r+0x1c>)
 8003838:	2300      	movs	r3, #0
 800383a:	4604      	mov	r4, r0
 800383c:	4608      	mov	r0, r1
 800383e:	602b      	str	r3, [r5, #0]
 8003840:	f7fd f93a 	bl	8000ab8 <_sbrk>
 8003844:	1c43      	adds	r3, r0, #1
 8003846:	d102      	bne.n	800384e <_sbrk_r+0x1a>
 8003848:	682b      	ldr	r3, [r5, #0]
 800384a:	b103      	cbz	r3, 800384e <_sbrk_r+0x1a>
 800384c:	6023      	str	r3, [r4, #0]
 800384e:	bd38      	pop	{r3, r4, r5, pc}
 8003850:	20000260 	.word	0x20000260

08003854 <_write_r>:
 8003854:	b538      	push	{r3, r4, r5, lr}
 8003856:	4d07      	ldr	r5, [pc, #28]	; (8003874 <_write_r+0x20>)
 8003858:	4604      	mov	r4, r0
 800385a:	4608      	mov	r0, r1
 800385c:	4611      	mov	r1, r2
 800385e:	2200      	movs	r2, #0
 8003860:	602a      	str	r2, [r5, #0]
 8003862:	461a      	mov	r2, r3
 8003864:	f7fd f8d7 	bl	8000a16 <_write>
 8003868:	1c43      	adds	r3, r0, #1
 800386a:	d102      	bne.n	8003872 <_write_r+0x1e>
 800386c:	682b      	ldr	r3, [r5, #0]
 800386e:	b103      	cbz	r3, 8003872 <_write_r+0x1e>
 8003870:	6023      	str	r3, [r4, #0]
 8003872:	bd38      	pop	{r3, r4, r5, pc}
 8003874:	20000260 	.word	0x20000260

08003878 <_free_r>:
 8003878:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800387a:	2900      	cmp	r1, #0
 800387c:	d044      	beq.n	8003908 <_free_r+0x90>
 800387e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003882:	9001      	str	r0, [sp, #4]
 8003884:	2b00      	cmp	r3, #0
 8003886:	f1a1 0404 	sub.w	r4, r1, #4
 800388a:	bfb8      	it	lt
 800388c:	18e4      	addlt	r4, r4, r3
 800388e:	f7ff fe35 	bl	80034fc <__malloc_lock>
 8003892:	4a1e      	ldr	r2, [pc, #120]	; (800390c <_free_r+0x94>)
 8003894:	9801      	ldr	r0, [sp, #4]
 8003896:	6813      	ldr	r3, [r2, #0]
 8003898:	b933      	cbnz	r3, 80038a8 <_free_r+0x30>
 800389a:	6063      	str	r3, [r4, #4]
 800389c:	6014      	str	r4, [r2, #0]
 800389e:	b003      	add	sp, #12
 80038a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80038a4:	f7ff be30 	b.w	8003508 <__malloc_unlock>
 80038a8:	42a3      	cmp	r3, r4
 80038aa:	d908      	bls.n	80038be <_free_r+0x46>
 80038ac:	6825      	ldr	r5, [r4, #0]
 80038ae:	1961      	adds	r1, r4, r5
 80038b0:	428b      	cmp	r3, r1
 80038b2:	bf01      	itttt	eq
 80038b4:	6819      	ldreq	r1, [r3, #0]
 80038b6:	685b      	ldreq	r3, [r3, #4]
 80038b8:	1949      	addeq	r1, r1, r5
 80038ba:	6021      	streq	r1, [r4, #0]
 80038bc:	e7ed      	b.n	800389a <_free_r+0x22>
 80038be:	461a      	mov	r2, r3
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	b10b      	cbz	r3, 80038c8 <_free_r+0x50>
 80038c4:	42a3      	cmp	r3, r4
 80038c6:	d9fa      	bls.n	80038be <_free_r+0x46>
 80038c8:	6811      	ldr	r1, [r2, #0]
 80038ca:	1855      	adds	r5, r2, r1
 80038cc:	42a5      	cmp	r5, r4
 80038ce:	d10b      	bne.n	80038e8 <_free_r+0x70>
 80038d0:	6824      	ldr	r4, [r4, #0]
 80038d2:	4421      	add	r1, r4
 80038d4:	1854      	adds	r4, r2, r1
 80038d6:	42a3      	cmp	r3, r4
 80038d8:	6011      	str	r1, [r2, #0]
 80038da:	d1e0      	bne.n	800389e <_free_r+0x26>
 80038dc:	681c      	ldr	r4, [r3, #0]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	6053      	str	r3, [r2, #4]
 80038e2:	440c      	add	r4, r1
 80038e4:	6014      	str	r4, [r2, #0]
 80038e6:	e7da      	b.n	800389e <_free_r+0x26>
 80038e8:	d902      	bls.n	80038f0 <_free_r+0x78>
 80038ea:	230c      	movs	r3, #12
 80038ec:	6003      	str	r3, [r0, #0]
 80038ee:	e7d6      	b.n	800389e <_free_r+0x26>
 80038f0:	6825      	ldr	r5, [r4, #0]
 80038f2:	1961      	adds	r1, r4, r5
 80038f4:	428b      	cmp	r3, r1
 80038f6:	bf04      	itt	eq
 80038f8:	6819      	ldreq	r1, [r3, #0]
 80038fa:	685b      	ldreq	r3, [r3, #4]
 80038fc:	6063      	str	r3, [r4, #4]
 80038fe:	bf04      	itt	eq
 8003900:	1949      	addeq	r1, r1, r5
 8003902:	6021      	streq	r1, [r4, #0]
 8003904:	6054      	str	r4, [r2, #4]
 8003906:	e7ca      	b.n	800389e <_free_r+0x26>
 8003908:	b003      	add	sp, #12
 800390a:	bd30      	pop	{r4, r5, pc}
 800390c:	20000258 	.word	0x20000258

08003910 <_init>:
 8003910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003912:	bf00      	nop
 8003914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003916:	bc08      	pop	{r3}
 8003918:	469e      	mov	lr, r3
 800391a:	4770      	bx	lr

0800391c <_fini>:
 800391c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800391e:	bf00      	nop
 8003920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003922:	bc08      	pop	{r3}
 8003924:	469e      	mov	lr, r3
 8003926:	4770      	bx	lr
