-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity yuv_filter_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem_0_WREADY : IN STD_LOGIC;
    m_axi_gmem_0_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    m_axi_gmem_0_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_RVALID : IN STD_LOGIC;
    m_axi_gmem_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem_0_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    m_axi_gmem_0_RLAST : IN STD_LOGIC;
    m_axi_gmem_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
    m_axi_gmem_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_BVALID : IN STD_LOGIC;
    m_axi_gmem_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    p_scale_channels_ch1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_scale_channels_ch1_empty_n : IN STD_LOGIC;
    p_scale_channels_ch1_read : OUT STD_LOGIC;
    p_scale_channels_ch1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    p_scale_channels_ch1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    p_scale_channels_ch2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_scale_channels_ch2_empty_n : IN STD_LOGIC;
    p_scale_channels_ch2_read : OUT STD_LOGIC;
    p_scale_channels_ch2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    p_scale_channels_ch2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    p_scale_channels_ch3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_scale_channels_ch3_empty_n : IN STD_LOGIC;
    p_scale_channels_ch3_read : OUT STD_LOGIC;
    p_scale_channels_ch3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    p_scale_channels_ch3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    bound : IN STD_LOGIC_VECTOR (31 downto 0);
    height : IN STD_LOGIC_VECTOR (15 downto 0);
    out_channels_ch1 : IN STD_LOGIC_VECTOR (63 downto 0);
    out_channels_ch2 : IN STD_LOGIC_VECTOR (63 downto 0);
    out_channels_ch3 : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of yuv_filter_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv9_1F0 : STD_LOGIC_VECTOR (8 downto 0) := "111110000";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv17_1FF30 : STD_LOGIC_VECTOR (16 downto 0) := "11111111100110000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv18_12A : STD_LOGIC_VECTOR (17 downto 0) := "000000000100101010";
    constant ap_const_lv18_80 : STD_LOGIC_VECTOR (17 downto 0) := "000000000010000000";
    constant ap_const_lv16_FF9C : STD_LOGIC_VECTOR (15 downto 0) := "1111111110011100";
    constant ap_const_lv18_199 : STD_LOGIC_VECTOR (17 downto 0) := "000000000110011001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state9_io_grp7 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal icmp_ln116_reg_911 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage2 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal p_scale_channels_ch1_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_grp1 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp1_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp1 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal p_scale_channels_ch2_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage1_grp2 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp2_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp2 : BOOLEAN;
    signal p_scale_channels_ch3_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage1_grp3 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp3_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp3 : BOOLEAN;
    signal gmem_blk_n_AW : STD_LOGIC;
    signal ap_block_pp0_stage0_grp4 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp4_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp4 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal gmem_blk_n_W : STD_LOGIC;
    signal ap_block_pp0_stage1_grp5 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp5_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp5 : BOOLEAN;
    signal gmem_blk_n_B : STD_LOGIC;
    signal ap_block_pp0_stage1_grp6 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp6_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp6 : BOOLEAN;
    signal ap_block_pp0_stage2_grp7 : BOOLEAN;
    signal ap_block_pp0_stage0_grp9 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp9_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp9 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal icmp_ln116_fu_269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal bit_sel2_reg_915 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage1_iter0_grp2 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp2 : BOOLEAN;
    signal trunc_ln125_fu_304_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln125_reg_920 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln125_reg_920_pp0_iter1_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal bit_sel_reg_927 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage1_iter0_grp3 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp3 : BOOLEAN;
    signal trunc_ln126_fu_316_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln126_reg_932 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_state2_pp0_stage1_iter0_grp1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp1 : BOOLEAN;
    signal xor_ln125_fu_324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln125_reg_942 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage2_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp0 : BOOLEAN;
    signal xor_ln125_reg_942_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal E_fu_345_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal E_reg_953 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_844_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln127_reg_963 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln128_fu_426_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage1_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp0 : BOOLEAN;
    signal add_ln130_1_fu_432_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln130_1_reg_975 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_852_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln128_reg_980 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln130_fu_462_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln130_reg_985 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage2_11001_grp7 : BOOLEAN;
    signal shl_ln130_fu_470_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln130_reg_990 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_reg_995 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln131_fu_501_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln131_reg_1001 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln131_fu_509_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln131_reg_1006 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_1_reg_1011 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln132_fu_540_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln132_reg_1017 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_2_reg_1023 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln129_fu_714_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln129_reg_1029 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln129_fu_730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln129_reg_1035 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln130_2_fu_751_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln130_2_reg_1041 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln131_2_fu_772_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln131_2_reg_1046 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln132_fu_821_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln132_reg_1051 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln132_2_fu_838_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln132_2_reg_1056 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln130_fu_486_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln131_fu_525_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln132_fu_554_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_11001_grp4 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp5 : BOOLEAN;
    signal ap_block_pp0_stage1_01001_grp5 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp6 : BOOLEAN;
    signal ap_block_pp0_stage2_01001_grp7 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp9 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp9 : BOOLEAN;
    signal y_fu_146 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln119_fu_438_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage1_grp0 : BOOLEAN;
    signal x_fu_150 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal select_ln116_fu_381_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal indvar_flatten_fu_154 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal add_ln116_fu_275_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln124_fu_286_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal C_fu_290_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp0_stage2_grp0 : BOOLEAN;
    signal D_fu_329_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal xor_ln126_fu_340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_fu_362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln116_1_fu_375_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_389_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_1_fu_401_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln119_1_fu_397_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln119_2_fu_409_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln99_fu_367_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln128_fu_426_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln119_1_fu_413_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln119_fu_419_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln130_2_fu_454_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln130_fu_457_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln130_1_fu_466_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln130_1_fu_476_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln131_fu_496_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln131_1_fu_505_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln131_1_fu_515_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln132_fu_535_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln132_1_fu_544_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal grp_fu_860_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_2_fu_567_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln127_fu_576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_582_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln127_fu_606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln127_fu_598_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln127_1_fu_589_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln128_2_fu_620_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln128_1_fu_623_p2 : STD_LOGIC_VECTOR (17 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln128_1_fu_623_p2 : signal is "no";
    signal tmp_4_fu_628_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln128_fu_638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_644_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln128_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln128_fu_662_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln128_1_fu_652_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_684_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_7_fu_696_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln129_1_fu_692_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln129_2_fu_704_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln129_1_fu_708_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln127_3_fu_564_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_8_fu_720_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal R_fu_612_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln130_1_fu_740_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln130_fu_736_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln130_3_fu_747_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal G_fu_676_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln131_1_fu_761_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln131_fu_757_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln131_2_fu_768_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_fu_778_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln129_fu_801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln129_fu_794_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln129_1_fu_785_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_fu_806_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln132_1_fu_818_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln132_1_fu_827_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln132_fu_814_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln132_2_fu_834_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_844_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_844_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_852_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_860_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_844_ce : STD_LOGIC;
    signal grp_fu_852_ce : STD_LOGIC;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal grp_fu_860_ce : STD_LOGIC;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter23_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter24_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0_1to25 : STD_LOGIC;
    signal ap_done_pending_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_1268 : BOOLEAN;
    signal ap_condition_1272 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component yuv_filter_mul_8s_9s_17_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component yuv_filter_mac_muladd_9s_9ns_8ns_18_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component yuv_filter_mac_muladd_8s_8s_17s_17_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component yuv_filter_mac_muladd_9ns_8s_18s_18_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component yuv_filter_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_8s_9s_17_1_1_U76 : component yuv_filter_mul_8s_9s_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 9,
        dout_WIDTH => 17)
    port map (
        din0 => E_reg_953,
        din1 => mul_ln128_fu_426_p1,
        dout => mul_ln128_fu_426_p2);

    mac_muladd_9s_9ns_8ns_18_4_1_U77 : component yuv_filter_mac_muladd_9s_9ns_8ns_18_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        din2_WIDTH => 8,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => C_fu_290_p2,
        din1 => grp_fu_844_p1,
        din2 => grp_fu_844_p2,
        ce => grp_fu_844_ce,
        dout => grp_fu_844_p3);

    mac_muladd_8s_8s_17s_17_4_1_U78 : component yuv_filter_mac_muladd_8s_8s_17s_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => D_fu_329_p3,
        din1 => grp_fu_852_p1,
        din2 => mul_ln128_fu_426_p2,
        ce => grp_fu_852_ce,
        dout => grp_fu_852_p3);

    mac_muladd_9ns_8s_18s_18_4_1_U79 : component yuv_filter_mac_muladd_9ns_8s_18s_18_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 9,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_860_p0,
        din1 => E_fu_345_p3,
        din2 => add_ln127_reg_963,
        ce => grp_fu_860_ce,
        dout => grp_fu_860_p3);

    flow_control_loop_pipe_sequential_init_U : component yuv_filter_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage2,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp4_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp4_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp4_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp4)) then 
                        ap_block_pp0_stage0_subdone_grp4_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp9_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp9_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp9_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9)) then 
                        ap_block_pp0_stage0_subdone_grp9_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp1_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp1_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp1_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1)) then 
                        ap_block_pp0_stage1_subdone_grp1_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp2_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp2_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp2_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2)) then 
                        ap_block_pp0_stage1_subdone_grp2_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp3_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp3_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp3_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp3)) then 
                        ap_block_pp0_stage1_subdone_grp3_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp5_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp5_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp5_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp5)) then 
                        ap_block_pp0_stage1_subdone_grp5_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp6_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp6_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp6_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp6)) then 
                        ap_block_pp0_stage1_subdone_grp6_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_loop_exit_ready_pp0_iter24_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten_fu_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln116_fu_269_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_fu_154 <= add_ln116_fu_275_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_154 <= ap_const_lv32_0;
                end if;
            end if; 
        end if;
    end process;

    x_fu_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
                x_fu_150 <= ap_const_lv16_0;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then 
                x_fu_150 <= select_ln116_fu_381_p3;
            end if; 
        end if;
    end process;

    y_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
                y_fu_146 <= ap_const_lv16_0;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then 
                y_fu_146 <= add_ln119_fu_438_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                E_reg_953 <= E_fu_345_p3;
                add_ln129_reg_1029 <= add_ln129_fu_714_p2;
                icmp_ln129_reg_1035 <= icmp_ln129_fu_730_p2;
                shl_ln130_2_reg_1041 <= shl_ln130_2_fu_751_p2;
                shl_ln131_2_reg_1046 <= shl_ln131_2_fu_772_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg))) then
                add_ln127_reg_963 <= grp_fu_844_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0))) then
                add_ln128_reg_980 <= grp_fu_852_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then
                add_ln130_1_reg_975 <= add_ln130_1_fu_432_p2;
                shl_ln132_2_reg_1056 <= shl_ln132_2_fu_838_p2;
                shl_ln132_reg_1051 <= shl_ln132_fu_821_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
                ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2_done_reg))) then
                bit_sel2_reg_915 <= p_scale_channels_ch2_dout(7 downto 7);
                trunc_ln125_reg_920 <= trunc_ln125_fu_304_p1;
                trunc_ln125_reg_920_pp0_iter1_reg <= trunc_ln125_reg_920;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp3) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp3_done_reg))) then
                bit_sel_reg_927 <= p_scale_channels_ch3_dout(7 downto 7);
                trunc_ln126_reg_932 <= trunc_ln126_fu_316_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp7))) then
                gmem_addr_1_reg_1011 <= sext_ln131_fu_525_p1;
                gmem_addr_2_reg_1023 <= sext_ln132_fu_554_p1;
                gmem_addr_reg_995 <= sext_ln130_fu_486_p1;
                shl_ln130_reg_990 <= shl_ln130_fu_470_p2;
                shl_ln131_reg_1006 <= shl_ln131_fu_509_p2;
                trunc_ln130_reg_985 <= trunc_ln130_fu_462_p1;
                trunc_ln131_reg_1001 <= trunc_ln131_fu_501_p1;
                trunc_ln132_reg_1017 <= trunc_ln132_fu_540_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln116_reg_911 <= icmp_ln116_fu_269_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0))) then
                xor_ln125_reg_942 <= xor_ln125_fu_324_p2;
                xor_ln125_reg_942_pp0_iter1_reg <= xor_ln125_reg_942;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage2_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to25, ap_done_pending_pp0, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_done_pending_pp0 = ap_const_logic_0) and (ap_idle_pp0_1to25 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    B_fu_806_p3 <= 
        select_ln129_fu_794_p3 when (or_ln129_fu_801_p2(0) = '1') else 
        trunc_ln129_1_fu_785_p4;
    C_fu_290_p2 <= std_logic_vector(unsigned(zext_ln124_fu_286_p1) + unsigned(ap_const_lv9_1F0));
    D_fu_329_p3 <= (xor_ln125_fu_324_p2 & trunc_ln125_reg_920);
    E_fu_345_p3 <= (xor_ln126_fu_340_p2 & trunc_ln126_reg_932);
    G_fu_676_p3 <= 
        select_ln128_fu_662_p3 when (or_ln128_fu_670_p2(0) = '1') else 
        trunc_ln128_1_fu_652_p4;
    R_fu_612_p3 <= 
        select_ln127_fu_598_p3 when (or_ln127_fu_606_p2(0) = '1') else 
        trunc_ln127_1_fu_589_p4;
    add_ln116_1_fu_375_p2 <= std_logic_vector(unsigned(x_fu_150) + unsigned(ap_const_lv16_1));
    add_ln116_fu_275_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv32_1));
    add_ln119_1_fu_413_p2 <= std_logic_vector(unsigned(zext_ln119_1_fu_397_p1) + unsigned(zext_ln119_2_fu_409_p1));
    add_ln119_fu_438_p2 <= std_logic_vector(unsigned(select_ln99_fu_367_p3) + unsigned(ap_const_lv16_1));
    add_ln128_1_fu_623_p2 <= std_logic_vector(signed(sext_ln128_2_fu_620_p1) + signed(add_ln127_reg_963));
    add_ln129_1_fu_708_p2 <= std_logic_vector(signed(sext_ln129_1_fu_692_p1) + signed(sext_ln129_2_fu_704_p1));
    add_ln129_fu_714_p2 <= std_logic_vector(unsigned(add_ln129_1_fu_708_p2) + unsigned(sext_ln127_3_fu_564_p1));
    add_ln130_1_fu_432_p2 <= std_logic_vector(unsigned(add_ln119_1_fu_413_p2) + unsigned(zext_ln119_fu_419_p1));
    add_ln130_fu_457_p2 <= std_logic_vector(unsigned(zext_ln130_2_fu_454_p1) + unsigned(out_channels_ch1));
    add_ln131_fu_496_p2 <= std_logic_vector(unsigned(zext_ln130_2_fu_454_p1) + unsigned(out_channels_ch2));
    add_ln132_fu_535_p2 <= std_logic_vector(unsigned(zext_ln130_2_fu_454_p1) + unsigned(out_channels_ch3));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001_grp9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter25, m_axi_gmem_0_AWREADY, m_axi_gmem_0_WREADY, m_axi_gmem_0_BVALID, ap_block_pp0_stage0_subdone_grp4_done_reg, ap_block_pp0_stage0_subdone_grp9_done_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg) and (m_axi_gmem_0_WREADY = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp4_done_reg) and (m_axi_gmem_0_BVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp4_done_reg) and (m_axi_gmem_0_AWREADY = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp4_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter25, m_axi_gmem_0_AWREADY, m_axi_gmem_0_BVALID, ap_block_pp0_stage0_subdone_grp4_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp4 <= (((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp4_done_reg) and (m_axi_gmem_0_BVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp4_done_reg) and (m_axi_gmem_0_AWREADY = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_grp9_assign_proc : process(ap_enable_reg_pp0_iter3, m_axi_gmem_0_WREADY, ap_block_pp0_stage0_subdone_grp9_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp9 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg) and (m_axi_gmem_0_WREADY = ap_const_logic_0));
    end process;

        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter25, m_axi_gmem_0_AWREADY, m_axi_gmem_0_WREADY, m_axi_gmem_0_BVALID, ap_block_pp0_stage0_subdone_grp4_done_reg, ap_block_pp0_stage0_subdone_grp9_done_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg) and (m_axi_gmem_0_WREADY = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp4_done_reg) and (m_axi_gmem_0_BVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp4_done_reg) and (m_axi_gmem_0_AWREADY = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_grp4_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter25, m_axi_gmem_0_AWREADY, m_axi_gmem_0_BVALID, ap_block_pp0_stage0_subdone_grp4_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp4 <= (((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp4_done_reg) and (m_axi_gmem_0_BVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp4_done_reg) and (m_axi_gmem_0_AWREADY = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_grp9_assign_proc : process(ap_enable_reg_pp0_iter3, m_axi_gmem_0_WREADY, ap_block_pp0_stage0_subdone_grp9_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp9 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg) and (m_axi_gmem_0_WREADY = ap_const_logic_0));
    end process;

        ap_block_pp0_stage1_01001_grp5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter25, m_axi_gmem_0_AWREADY, m_axi_gmem_0_WREADY, m_axi_gmem_0_BVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_block_pp0_stage1_subdone_grp2_done_reg, ap_block_pp0_stage1_subdone_grp3_done_reg, ap_block_pp0_stage1_subdone_grp5_done_reg, ap_block_pp0_stage1_subdone_grp6_done_reg, ap_block_state2_pp0_stage1_iter0_grp2, ap_block_state2_pp0_stage1_iter0_grp3, ap_block_state2_pp0_stage1_iter0_grp1)
    begin
                ap_block_pp0_stage1_11001 <= (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp3_done_reg) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0_grp3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2_done_reg) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0_grp2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0_grp1)))) or ((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp6_done_reg) and (m_axi_gmem_0_BVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp6_done_reg) and (m_axi_gmem_0_AWREADY = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp5_done_reg) and (m_axi_gmem_0_WREADY = ap_const_logic_0)))));
    end process;

        ap_block_pp0_stage1_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_block_state2_pp0_stage1_iter0_grp1)
    begin
                ap_block_pp0_stage1_11001_grp1 <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0_grp1));
    end process;


    ap_block_pp0_stage1_11001_grp2_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_subdone_grp2_done_reg, ap_block_state2_pp0_stage1_iter0_grp2)
    begin
                ap_block_pp0_stage1_11001_grp2 <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2_done_reg) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0_grp2));
    end process;


    ap_block_pp0_stage1_11001_grp3_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_subdone_grp3_done_reg, ap_block_state2_pp0_stage1_iter0_grp3)
    begin
                ap_block_pp0_stage1_11001_grp3 <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp3_done_reg) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0_grp3));
    end process;


    ap_block_pp0_stage1_11001_grp5_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_gmem_0_WREADY, ap_block_pp0_stage1_subdone_grp5_done_reg)
    begin
                ap_block_pp0_stage1_11001_grp5 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp5_done_reg) and (m_axi_gmem_0_WREADY = ap_const_logic_0));
    end process;


    ap_block_pp0_stage1_11001_grp6_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter25, m_axi_gmem_0_AWREADY, m_axi_gmem_0_BVALID, ap_block_pp0_stage1_subdone_grp6_done_reg)
    begin
                ap_block_pp0_stage1_11001_grp6 <= (((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp6_done_reg) and (m_axi_gmem_0_BVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp6_done_reg) and (m_axi_gmem_0_AWREADY = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage1_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter25, m_axi_gmem_0_AWREADY, m_axi_gmem_0_WREADY, m_axi_gmem_0_BVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_block_pp0_stage1_subdone_grp2_done_reg, ap_block_pp0_stage1_subdone_grp3_done_reg, ap_block_pp0_stage1_subdone_grp5_done_reg, ap_block_pp0_stage1_subdone_grp6_done_reg, ap_block_state2_pp0_stage1_iter0_grp2, ap_block_state2_pp0_stage1_iter0_grp3, ap_block_state2_pp0_stage1_iter0_grp1)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp3_done_reg) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0_grp3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2_done_reg) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0_grp2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0_grp1)))) or ((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp6_done_reg) and (m_axi_gmem_0_BVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp6_done_reg) and (m_axi_gmem_0_AWREADY = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp5_done_reg) and (m_axi_gmem_0_WREADY = ap_const_logic_0)))));
    end process;

        ap_block_pp0_stage1_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_grp1_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_block_state2_pp0_stage1_iter0_grp1)
    begin
                ap_block_pp0_stage1_subdone_grp1 <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0_grp1));
    end process;


    ap_block_pp0_stage1_subdone_grp2_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_subdone_grp2_done_reg, ap_block_state2_pp0_stage1_iter0_grp2)
    begin
                ap_block_pp0_stage1_subdone_grp2 <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2_done_reg) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0_grp2));
    end process;


    ap_block_pp0_stage1_subdone_grp3_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_subdone_grp3_done_reg, ap_block_state2_pp0_stage1_iter0_grp3)
    begin
                ap_block_pp0_stage1_subdone_grp3 <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp3_done_reg) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0_grp3));
    end process;


    ap_block_pp0_stage1_subdone_grp5_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_gmem_0_WREADY, ap_block_pp0_stage1_subdone_grp5_done_reg)
    begin
                ap_block_pp0_stage1_subdone_grp5 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp5_done_reg) and (m_axi_gmem_0_WREADY = ap_const_logic_0));
    end process;


    ap_block_pp0_stage1_subdone_grp6_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter25, m_axi_gmem_0_AWREADY, m_axi_gmem_0_BVALID, ap_block_pp0_stage1_subdone_grp6_done_reg)
    begin
                ap_block_pp0_stage1_subdone_grp6 <= (((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp6_done_reg) and (m_axi_gmem_0_BVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp6_done_reg) and (m_axi_gmem_0_AWREADY = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage2_01001_grp7_assign_proc : process(ap_enable_reg_pp0_iter25, m_axi_gmem_0_BVALID)
    begin
                ap_block_pp0_stage2_01001_grp7 <= ((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (m_axi_gmem_0_BVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter25, m_axi_gmem_0_BVALID, ap_block_state9_io_grp7)
    begin
                ap_block_pp0_stage2_11001 <= (((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (m_axi_gmem_0_BVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state9_io_grp7)));
    end process;

        ap_block_pp0_stage2_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_grp7_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter25, m_axi_gmem_0_BVALID, ap_block_state9_io_grp7)
    begin
                ap_block_pp0_stage2_11001_grp7 <= (((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (m_axi_gmem_0_BVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state9_io_grp7)));
    end process;

        ap_block_pp0_stage2_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_grp7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter25, m_axi_gmem_0_BVALID, ap_block_state9_io_grp7)
    begin
                ap_block_pp0_stage2_subdone <= (((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (m_axi_gmem_0_BVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state9_io_grp7)));
    end process;

        ap_block_pp0_stage2_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage1_iter0_grp1_assign_proc : process(p_scale_channels_ch1_empty_n, icmp_ln116_reg_911)
    begin
                ap_block_state2_pp0_stage1_iter0_grp1 <= ((icmp_ln116_reg_911 = ap_const_lv1_0) and (p_scale_channels_ch1_empty_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage1_iter0_grp2_assign_proc : process(p_scale_channels_ch2_empty_n, icmp_ln116_reg_911)
    begin
                ap_block_state2_pp0_stage1_iter0_grp2 <= ((icmp_ln116_reg_911 = ap_const_lv1_0) and (p_scale_channels_ch2_empty_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage1_iter0_grp3_assign_proc : process(p_scale_channels_ch3_empty_n, icmp_ln116_reg_911)
    begin
                ap_block_state2_pp0_stage1_iter0_grp3 <= ((icmp_ln116_reg_911 = ap_const_lv1_0) and (p_scale_channels_ch3_empty_n = ap_const_logic_0));
    end process;


    ap_block_state9_io_grp7_assign_proc : process(m_axi_gmem_0_AWREADY, m_axi_gmem_0_WREADY)
    begin
                ap_block_state9_io_grp7 <= ((m_axi_gmem_0_WREADY = ap_const_logic_0) or (m_axi_gmem_0_AWREADY = ap_const_logic_0));
    end process;


    ap_condition_1268_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp4_done_reg, ap_block_pp0_stage0_11001_grp4)
    begin
                ap_condition_1268 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp4) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp4_done_reg));
    end process;


    ap_condition_1272_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone_grp6_done_reg, ap_block_pp0_stage1_11001_grp6)
    begin
                ap_condition_1272 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp6) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp6_done_reg));
    end process;


    ap_condition_exit_pp0_iter0_stage2_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_enable_reg_pp0_iter0_reg, icmp_ln116_reg_911)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln116_reg_911 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter24_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_loop_exit_ready_pp0_iter24_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_done_pending_pp0_assign_proc : process(ap_loop_exit_ready, ap_loop_exit_ready_pp0_iter1_reg, ap_loop_exit_ready_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg, ap_loop_exit_ready_pp0_iter4_reg, ap_loop_exit_ready_pp0_iter5_reg, ap_loop_exit_ready_pp0_iter6_reg, ap_loop_exit_ready_pp0_iter7_reg, ap_loop_exit_ready_pp0_iter8_reg, ap_loop_exit_ready_pp0_iter9_reg, ap_loop_exit_ready_pp0_iter10_reg, ap_loop_exit_ready_pp0_iter11_reg, ap_loop_exit_ready_pp0_iter12_reg, ap_loop_exit_ready_pp0_iter13_reg, ap_loop_exit_ready_pp0_iter14_reg, ap_loop_exit_ready_pp0_iter15_reg, ap_loop_exit_ready_pp0_iter16_reg, ap_loop_exit_ready_pp0_iter17_reg, ap_loop_exit_ready_pp0_iter18_reg, ap_loop_exit_ready_pp0_iter19_reg, ap_loop_exit_ready_pp0_iter20_reg, ap_loop_exit_ready_pp0_iter21_reg, ap_loop_exit_ready_pp0_iter22_reg, ap_loop_exit_ready_pp0_iter23_reg, ap_loop_exit_ready_pp0_iter24_reg)
    begin
        if (not(((ap_loop_exit_ready = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter24_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter23_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter22_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter21_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter20_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter19_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter17_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter16_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter14_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter13_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter12_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter11_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter10_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter8_reg 
    = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_0)))) then 
            ap_done_pending_pp0 <= ap_const_logic_1;
        else 
            ap_done_pending_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25)
    begin
        if (((ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) 
    and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to25_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25)
    begin
        if (((ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) 
    and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to25 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to25 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage2;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, indvar_flatten_fu_154, ap_block_pp0_stage0)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv32_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_154;
        end if; 
    end process;


    gmem_blk_n_AW_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, m_axi_gmem_0_AWREADY, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_grp4, ap_block_pp0_stage0_subdone_grp4_done_reg, ap_block_pp0_stage1_grp6, ap_block_pp0_stage1_subdone_grp6_done_reg, ap_block_pp0_stage2_grp7)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp6_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp6)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp4_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp4)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp7)))) then 
            gmem_blk_n_AW <= m_axi_gmem_0_AWREADY;
        else 
            gmem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_B_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter25, ap_CS_fsm_pp0_stage2, m_axi_gmem_0_BVALID, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_grp4, ap_block_pp0_stage0_subdone_grp4_done_reg, ap_block_pp0_stage1_grp6, ap_block_pp0_stage1_subdone_grp6_done_reg, ap_block_pp0_stage2_grp7)
    begin
        if ((((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp6_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp6)) or ((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp4_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp4)) or ((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp7)))) then 
            gmem_blk_n_B <= m_axi_gmem_0_BVALID;
        else 
            gmem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_W_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage2, m_axi_gmem_0_WREADY, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp5, ap_block_pp0_stage1_subdone_grp5_done_reg, ap_block_pp0_stage2_grp7, ap_block_pp0_stage0_grp9, ap_block_pp0_stage0_subdone_grp9_done_reg)
    begin
        if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp9)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp5_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp5)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp7)))) then 
            gmem_blk_n_W <= m_axi_gmem_0_WREADY;
        else 
            gmem_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_844_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp1, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)))) then 
            grp_fu_844_ce <= ap_const_logic_1;
        else 
            grp_fu_844_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_844_p1 <= ap_const_lv18_12A(9 - 1 downto 0);
    grp_fu_844_p2 <= ap_const_lv18_80(8 - 1 downto 0);

    grp_fu_852_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)))) then 
            grp_fu_852_ce <= ap_const_logic_1;
        else 
            grp_fu_852_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_852_p1 <= ap_const_lv16_FF9C(8 - 1 downto 0);

    grp_fu_860_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)))) then 
            grp_fu_860_ce <= ap_const_logic_1;
        else 
            grp_fu_860_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_860_p0 <= ap_const_lv18_199(9 - 1 downto 0);
    icmp_ln116_fu_269_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = bound) else "0";
    icmp_ln119_fu_362_p2 <= "1" when (y_fu_146 = height) else "0";
    icmp_ln127_fu_576_p2 <= "1" when (tmp_2_fu_567_p4 = ap_const_lv2_1) else "0";
    icmp_ln128_fu_638_p2 <= "1" when (tmp_4_fu_628_p4 = ap_const_lv2_1) else "0";
    icmp_ln129_fu_730_p2 <= "1" when (signed(tmp_8_fu_720_p4) > signed(ap_const_lv3_0)) else "0";
    m_axi_gmem_0_ARADDR <= ap_const_lv64_0;
    m_axi_gmem_0_ARBURST <= ap_const_lv2_0;
    m_axi_gmem_0_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem_0_ARID <= ap_const_lv1_0;
    m_axi_gmem_0_ARLEN <= ap_const_lv32_0;
    m_axi_gmem_0_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem_0_ARPROT <= ap_const_lv3_0;
    m_axi_gmem_0_ARQOS <= ap_const_lv4_0;
    m_axi_gmem_0_ARREGION <= ap_const_lv4_0;
    m_axi_gmem_0_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem_0_ARUSER <= ap_const_lv1_0;
    m_axi_gmem_0_ARVALID <= ap_const_logic_0;

    m_axi_gmem_0_AWADDR_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001_grp7, gmem_addr_reg_995, gmem_addr_1_reg_1011, gmem_addr_2_reg_1023, ap_condition_1268, ap_condition_1272)
    begin
        if ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp7))) then 
                m_axi_gmem_0_AWADDR <= gmem_addr_2_reg_1023;
            elsif ((ap_const_boolean_1 = ap_condition_1272)) then 
                m_axi_gmem_0_AWADDR <= gmem_addr_1_reg_1011;
            elsif ((ap_const_boolean_1 = ap_condition_1268)) then 
                m_axi_gmem_0_AWADDR <= gmem_addr_reg_995;
            else 
                m_axi_gmem_0_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            m_axi_gmem_0_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_gmem_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_0_AWID <= ap_const_lv1_0;
    m_axi_gmem_0_AWLEN <= ap_const_lv64_1(32 - 1 downto 0);
    m_axi_gmem_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_0_AWUSER <= ap_const_lv1_0;

    m_axi_gmem_0_AWVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_subdone_grp4_done_reg, ap_block_pp0_stage1_subdone_grp6_done_reg, ap_block_pp0_stage2_11001_grp7, ap_block_pp0_stage0_11001_grp4, ap_block_pp0_stage1_11001_grp6)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp6) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp6_done_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp4) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp4_done_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp7)))) then 
            m_axi_gmem_0_AWVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem_0_BREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter25, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_subdone_grp4_done_reg, ap_block_pp0_stage1_subdone_grp6_done_reg, ap_block_pp0_stage2_11001_grp7, ap_block_pp0_stage0_11001_grp4, ap_block_pp0_stage1_11001_grp6)
    begin
        if ((((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp6) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp6_done_reg)) or ((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp4) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp4_done_reg)) or ((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp7)))) then 
            m_axi_gmem_0_BREADY <= ap_const_logic_1;
        else 
            m_axi_gmem_0_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_0_RREADY <= ap_const_logic_0;

    m_axi_gmem_0_WDATA_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone_grp5_done_reg, ap_block_pp0_stage0_subdone_grp9_done_reg, shl_ln130_2_reg_1041, shl_ln131_2_reg_1046, shl_ln132_2_reg_1056, ap_block_pp0_stage1_01001_grp5, ap_block_pp0_stage2_01001_grp7, ap_block_pp0_stage0_01001_grp9)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001_grp9) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg))) then 
            m_axi_gmem_0_WDATA <= shl_ln132_2_reg_1056;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001_grp7))) then 
            m_axi_gmem_0_WDATA <= shl_ln131_2_reg_1046;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001_grp5) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp5_done_reg))) then 
            m_axi_gmem_0_WDATA <= shl_ln130_2_reg_1041;
        else 
            m_axi_gmem_0_WDATA <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_gmem_0_WID <= ap_const_lv1_0;
    m_axi_gmem_0_WLAST <= ap_const_logic_0;

    m_axi_gmem_0_WSTRB_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone_grp5_done_reg, ap_block_pp0_stage0_subdone_grp9_done_reg, shl_ln130_reg_990, shl_ln131_reg_1006, shl_ln132_reg_1051, ap_block_pp0_stage1_01001_grp5, ap_block_pp0_stage2_01001_grp7, ap_block_pp0_stage0_01001_grp9)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001_grp9) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg))) then 
            m_axi_gmem_0_WSTRB <= shl_ln132_reg_1051;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001_grp7))) then 
            m_axi_gmem_0_WSTRB <= shl_ln131_reg_1006;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001_grp5) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp5_done_reg))) then 
            m_axi_gmem_0_WSTRB <= shl_ln130_reg_990;
        else 
            m_axi_gmem_0_WSTRB <= "XX";
        end if; 
    end process;

    m_axi_gmem_0_WUSER <= ap_const_lv1_0;

    m_axi_gmem_0_WVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone_grp5_done_reg, ap_block_pp0_stage0_subdone_grp9_done_reg, ap_block_pp0_stage2_11001_grp7, ap_block_pp0_stage1_11001_grp5, ap_block_pp0_stage0_11001_grp9)
    begin
        if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp9) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp5) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp5_done_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp7)))) then 
            m_axi_gmem_0_WVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln128_fu_426_p1 <= ap_const_lv17_1FF30(9 - 1 downto 0);
    or_ln127_fu_606_p2 <= (tmp_3_fu_582_p3 or icmp_ln127_fu_576_p2);
    or_ln128_fu_670_p2 <= (tmp_5_fu_644_p3 or icmp_ln128_fu_638_p2);
    or_ln129_fu_801_p2 <= (tmp_9_fu_778_p3 or icmp_ln129_reg_1035);

    p_scale_channels_ch1_blk_n_assign_proc : process(p_scale_channels_ch1_empty_n, ap_enable_reg_pp0_iter0_reg, icmp_ln116_reg_911, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp1, ap_block_pp0_stage1_subdone_grp1_done_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln116_reg_911 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp1))) then 
            p_scale_channels_ch1_blk_n <= p_scale_channels_ch1_empty_n;
        else 
            p_scale_channels_ch1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_scale_channels_ch1_read_assign_proc : process(ap_enable_reg_pp0_iter0_reg, icmp_ln116_reg_911, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_block_pp0_stage1_11001_grp1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln116_reg_911 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg))) then 
            p_scale_channels_ch1_read <= ap_const_logic_1;
        else 
            p_scale_channels_ch1_read <= ap_const_logic_0;
        end if; 
    end process;


    p_scale_channels_ch2_blk_n_assign_proc : process(p_scale_channels_ch2_empty_n, ap_enable_reg_pp0_iter0_reg, icmp_ln116_reg_911, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp2, ap_block_pp0_stage1_subdone_grp2_done_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln116_reg_911 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp2))) then 
            p_scale_channels_ch2_blk_n <= p_scale_channels_ch2_empty_n;
        else 
            p_scale_channels_ch2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_scale_channels_ch2_read_assign_proc : process(ap_enable_reg_pp0_iter0_reg, icmp_ln116_reg_911, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone_grp2_done_reg, ap_block_pp0_stage1_11001_grp2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln116_reg_911 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2_done_reg))) then 
            p_scale_channels_ch2_read <= ap_const_logic_1;
        else 
            p_scale_channels_ch2_read <= ap_const_logic_0;
        end if; 
    end process;


    p_scale_channels_ch3_blk_n_assign_proc : process(p_scale_channels_ch3_empty_n, ap_enable_reg_pp0_iter0_reg, icmp_ln116_reg_911, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp3, ap_block_pp0_stage1_subdone_grp3_done_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln116_reg_911 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp3_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp3))) then 
            p_scale_channels_ch3_blk_n <= p_scale_channels_ch3_empty_n;
        else 
            p_scale_channels_ch3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_scale_channels_ch3_read_assign_proc : process(ap_enable_reg_pp0_iter0_reg, icmp_ln116_reg_911, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone_grp3_done_reg, ap_block_pp0_stage1_11001_grp3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln116_reg_911 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp3) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp3_done_reg))) then 
            p_scale_channels_ch3_read <= ap_const_logic_1;
        else 
            p_scale_channels_ch3_read <= ap_const_logic_0;
        end if; 
    end process;

    select_ln116_fu_381_p3 <= 
        add_ln116_1_fu_375_p2 when (icmp_ln119_fu_362_p2(0) = '1') else 
        x_fu_150;
    select_ln127_fu_598_p3 <= 
        ap_const_lv8_FF when (icmp_ln127_fu_576_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln128_fu_662_p3 <= 
        ap_const_lv8_FF when (icmp_ln128_fu_638_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln129_fu_794_p3 <= 
        ap_const_lv8_FF when (icmp_ln129_reg_1035(0) = '1') else 
        ap_const_lv8_0;
    select_ln99_fu_367_p3 <= 
        ap_const_lv16_0 when (icmp_ln119_fu_362_p2(0) = '1') else 
        y_fu_146;
        sext_ln127_3_fu_564_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln127_reg_963),19));

        sext_ln128_2_fu_620_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln128_reg_980),18));

        sext_ln129_1_fu_692_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_6_fu_684_p4),19));

        sext_ln129_2_fu_704_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_7_fu_696_p4),19));

        sext_ln130_fu_486_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln130_1_fu_476_p4),64));

        sext_ln131_fu_525_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln131_1_fu_515_p4),64));

        sext_ln132_fu_554_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln132_1_fu_544_p4),64));

    shl_ln130_1_fu_740_p3 <= (trunc_ln130_reg_985 & ap_const_lv3_0);
    shl_ln130_2_fu_751_p2 <= std_logic_vector(shift_left(unsigned(zext_ln130_fu_736_p1),to_integer(unsigned('0' & zext_ln130_3_fu_747_p1(16-1 downto 0)))));
    shl_ln130_fu_470_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv2_1),to_integer(unsigned('0' & zext_ln130_1_fu_466_p1(2-1 downto 0)))));
    shl_ln131_1_fu_761_p3 <= (trunc_ln131_reg_1001 & ap_const_lv3_0);
    shl_ln131_2_fu_772_p2 <= std_logic_vector(shift_left(unsigned(zext_ln131_fu_757_p1),to_integer(unsigned('0' & zext_ln131_2_fu_768_p1(16-1 downto 0)))));
    shl_ln131_fu_509_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv2_1),to_integer(unsigned('0' & zext_ln131_1_fu_505_p1(2-1 downto 0)))));
    shl_ln132_1_fu_827_p3 <= (trunc_ln132_reg_1017 & ap_const_lv3_0);
    shl_ln132_2_fu_838_p2 <= std_logic_vector(shift_left(unsigned(zext_ln132_fu_814_p1),to_integer(unsigned('0' & zext_ln132_2_fu_834_p1(16-1 downto 0)))));
    shl_ln132_fu_821_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv2_1),to_integer(unsigned('0' & zext_ln132_1_fu_818_p1(2-1 downto 0)))));
    tmp_1_fu_401_p3 <= (select_ln116_fu_381_p3 & ap_const_lv8_0);
    tmp_2_fu_567_p4 <= grp_fu_860_p3(17 downto 16);
    tmp_3_fu_582_p3 <= grp_fu_860_p3(17 downto 17);
    tmp_4_fu_628_p4 <= add_ln128_1_fu_623_p2(17 downto 16);
    tmp_5_fu_644_p3 <= add_ln128_1_fu_623_p2(17 downto 17);
    tmp_6_fu_684_p4 <= ((xor_ln125_reg_942_pp0_iter1_reg & trunc_ln125_reg_920_pp0_iter1_reg) & ap_const_lv9_0);
    tmp_7_fu_696_p4 <= ((xor_ln125_reg_942_pp0_iter1_reg & trunc_ln125_reg_920_pp0_iter1_reg) & ap_const_lv2_0);
    tmp_8_fu_720_p4 <= add_ln129_fu_714_p2(18 downto 16);
    tmp_9_fu_778_p3 <= add_ln129_reg_1029(18 downto 18);
    tmp_fu_389_p3 <= (select_ln116_fu_381_p3 & ap_const_lv10_0);
    trunc_ln125_fu_304_p1 <= p_scale_channels_ch2_dout(7 - 1 downto 0);
    trunc_ln126_fu_316_p1 <= p_scale_channels_ch3_dout(7 - 1 downto 0);
    trunc_ln127_1_fu_589_p4 <= grp_fu_860_p3(15 downto 8);
    trunc_ln128_1_fu_652_p4 <= add_ln128_1_fu_623_p2(15 downto 8);
    trunc_ln129_1_fu_785_p4 <= add_ln129_reg_1029(15 downto 8);
    trunc_ln130_1_fu_476_p4 <= add_ln130_fu_457_p2(63 downto 1);
    trunc_ln130_fu_462_p1 <= add_ln130_fu_457_p2(1 - 1 downto 0);
    trunc_ln131_1_fu_515_p4 <= add_ln131_fu_496_p2(63 downto 1);
    trunc_ln131_fu_501_p1 <= add_ln131_fu_496_p2(1 - 1 downto 0);
    trunc_ln132_1_fu_544_p4 <= add_ln132_fu_535_p2(63 downto 1);
    trunc_ln132_fu_540_p1 <= add_ln132_fu_535_p2(1 - 1 downto 0);
    xor_ln125_fu_324_p2 <= (bit_sel2_reg_915 xor ap_const_lv1_1);
    xor_ln126_fu_340_p2 <= (bit_sel_reg_927 xor ap_const_lv1_1);
    zext_ln119_1_fu_397_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_389_p3),27));
    zext_ln119_2_fu_409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_401_p3),27));
    zext_ln119_fu_419_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln99_fu_367_p3),27));
    zext_ln124_fu_286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_scale_channels_ch1_dout),9));
    zext_ln130_1_fu_466_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln130_fu_462_p1),2));
    zext_ln130_2_fu_454_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln130_1_reg_975),64));
    zext_ln130_3_fu_747_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln130_1_fu_740_p3),16));
    zext_ln130_fu_736_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(R_fu_612_p3),16));
    zext_ln131_1_fu_505_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln131_fu_501_p1),2));
    zext_ln131_2_fu_768_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln131_1_fu_761_p3),16));
    zext_ln131_fu_757_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(G_fu_676_p3),16));
    zext_ln132_1_fu_818_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln132_reg_1017),2));
    zext_ln132_2_fu_834_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln132_1_fu_827_p3),16));
    zext_ln132_fu_814_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(B_fu_806_p3),16));
end behav;
