Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Tara/Documents/GitHub/14th-Comp-Org/Lab3/ise/register_file_isim_beh.exe -prj C:/Users/Tara/Documents/GitHub/14th-Comp-Org/Lab3/ise/register_file_beh.prj work.register_file 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Tara/Documents/GitHub/14th-Comp-Org/Lab3/ise/register_file.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity register_file
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 VHDL Units
Built simulation executable C:/Users/Tara/Documents/GitHub/14th-Comp-Org/Lab3/ise/register_file_isim_beh.exe
Fuse Memory Usage: 34356 KB
Fuse CPU Usage: 982 ms
