Info: Starting: Create testbench Platform Designer system
Info: C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/testbench/reloj.ipx
Info: qsys-generate C:\Users\irodr\OneDrive\Documents\GitHub2\Tarea-1---Reloj-Despertador-\CPU3\reloj.qsys --testbench=STANDARD --output-directory=C:\Users\irodr\OneDrive\Documents\GitHub2\Tarea-1---Reloj-Despertador-\CPU3 --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading CPU3/reloj.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: reloj.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: reloj.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Warning: reloj.pio_0: pio_0.external_connection must be exported, or connected to a matching conduit.
Warning: reloj.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Warning: reloj.timer_0: Interrupt sender timer_0.irq is not connected to an interrupt receiver
Warning: reloj.pio_0: pio_0.s1 must be connected to an Avalon-MM master
Warning: reloj.timer_0: timer_0.s1 must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0.00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.00 seconds
Info: C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\Users\irodr\OneDrive\Documents\GitHub2\Tarea-1---Reloj-Despertador-\CPU3\reloj\testbench\reloj.ipx
Progress: Loading CPU3/reloj.qsys
Info: C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/* matched 12 files in 0.00 seconds
Info: C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/ip/**/* matched 0 files in 0.00 seconds
Info: C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/*/* matched 318 files in 0.03 seconds
Info: C:\Users\irodr\OneDrive\Documents\GitHub2\Tarea-1---Reloj-Despertador-\CPU3\reloj\testbench\reloj.ipx described 0 plugins, 3 paths, in 0.04 seconds
Info: C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/testbench/* matched 4 files in 0.04 seconds
Info: C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/testbench/*/* matched 0 files in 0.00 seconds
Info: C:/Users/irodr/.altera.quartus/ip/18.1/**/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index C:\intelfpga_lite\18.1\ip\altera\altera_components.ipx
Info: C:\intelfpga_lite\18.1\ip\altera\altera_components.ipx described 2035 plugins, 0 paths, in 0.09 seconds
Info: C:/intelfpga_lite/18.1/ip/**/* matched 139 files in 0.10 seconds
Info: C:/intelfpga_lite/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\builtin.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\builtin.ipx described 83 plugins, 0 paths, in 0.01 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/**/* matched 8 files in 0.01 seconds
Info: Reading index C:\intelfpga_lite\18.1\quartus\common\librarian\factories\index.ipx
Info: C:\intelfpga_lite\18.1\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0.01 seconds
Info: C:/intelfpga_lite/18.1/quartus/common/librarian/factories/**/* matched 4 files in 0.01 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 13 paths, in 0.17 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.17 seconds
Progress: 
Progress: 
Progress: 
Info: Running script C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: reloj
Info: TB_Gen: System design is: reloj
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: send_message Info TB_Gen: Creating testbench system : reloj_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : reloj_tb with all standard BFMs
Info: create_system reloj_tb
Info: add_instance reloj_inst reloj 
Info: set_use_testbench_naming_pattern true reloj
Info: get_instance_interfaces reloj_inst
Info: get_instance_interface_property reloj_inst clk CLASS_NAME
Info: get_instance_interface_property reloj_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property reloj_inst clk CLASS_NAME
Info: add_instance reloj_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property reloj_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value reloj_inst clk clockRate
Info: set_instance_parameter_value reloj_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value reloj_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property reloj_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property reloj_inst clk CLASS_NAME
Info: get_instance_interfaces reloj_inst_clk_bfm
Info: get_instance_interface_property reloj_inst_clk_bfm clk CLASS_NAME
Info: add_connection reloj_inst_clk_bfm.clk reloj_inst.clk
Info: send_message Info TB_Gen: Saving testbench system: reloj_tb.qsys
Info: TB_Gen: Saving testbench system: reloj_tb.qsys
Info: save_system reloj_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/testbench/reloj_tb.qsys
Info: Done
Info: qsys-generate C:\Users\irodr\OneDrive\Documents\GitHub2\Tarea-1---Reloj-Despertador-\CPU3\reloj.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=C:\Users\irodr\OneDrive\Documents\GitHub2\Tarea-1---Reloj-Despertador-\CPU3\reloj\testbench\reloj_tb\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading testbench/reloj_tb.qsys
Progress: Reading input file
Progress: Adding reloj_inst [reloj 1.0]
Progress: Parameterizing module reloj_inst
Progress: Adding reloj_inst_clk_bfm [altera_avalon_clock_source 18.1]
Progress: Parameterizing module reloj_inst_clk_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: reloj_tb.reloj_inst.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: reloj_tb.reloj_inst.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Warning: reloj_tb.reloj_inst.pio_0: pio_0.external_connection must be exported, or connected to a matching conduit.
Warning: reloj_tb.reloj_inst.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Warning: reloj_tb.reloj_inst.timer_0: Interrupt sender timer_0.irq is not connected to an interrupt receiver
Warning: reloj_tb.reloj_inst.pio_0: pio_0.s1 must be connected to an Avalon-MM master
Warning: reloj_tb.reloj_inst.timer_0: timer_0.s1 must be connected to an Avalon-MM master
Info: reloj_tb.reloj_inst_clk_bfm: Elaborate: altera_clock_source
Info: reloj_tb.reloj_inst_clk_bfm:            $Revision: #1 $
Info: reloj_tb.reloj_inst_clk_bfm:            $Date: 2018/07/18 $
Info: reloj_tb: Generating reloj_tb "reloj_tb" for SIM_VERILOG
Info: reloj_inst: "reloj_tb" instantiated reloj "reloj_inst"
Info: reloj_inst_clk_bfm: "reloj_tb" instantiated altera_avalon_clock_source "reloj_inst_clk_bfm"
Info: jtag_uart_0: Starting RTL generation for module 'reloj_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=reloj_jtag_uart_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_371318079158157886.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_371318079158157886.dir/0003_jtag_uart_0_gen//reloj_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/irodr/AppData/Local/Temp/alt9955_371318079158157886.dir/0003_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'reloj_jtag_uart_0'
Info: jtag_uart_0: "reloj_inst" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0: Starting RTL generation for module 'reloj_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=reloj_nios2_qsys_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_371318079158157886.dir/0004_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/18.1/quartus/bin64 --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_371318079158157886.dir/0004_nios2_qsys_0_gen//reloj_nios2_qsys_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/irodr/AppData/Local/Temp/alt9955_371318079158157886.dir/0004_nios2_qsys_0_gen/  ]
Info: nios2_qsys_0: # 2024.08.19 19:26:56 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2024.08.19 19:26:56 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2024.08.19 19:26:57 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64
Info: nios2_qsys_0: # 2024.08.19 19:26:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2024.08.19 19:26:57 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2024.08.19 19:26:57 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2024.08.19 19:26:57 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2024.08.19 19:26:58 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64
Info: nios2_qsys_0: # 2024.08.19 19:26:58 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2024.08.19 19:26:58 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2024.08.19 19:26:58 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2_qsys_0: # 2024.08.19 19:26:58 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2024.08.19 19:26:58 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2024.08.19 19:26:58 (*)     Testbench
Info: nios2_qsys_0: # 2024.08.19 19:26:58 (*)     Instruction decoding
Info: nios2_qsys_0: # 2024.08.19 19:26:58 (*)       Instruction fields
Info: nios2_qsys_0: # 2024.08.19 19:26:58 (*)       Instruction decodes
Info: nios2_qsys_0: # 2024.08.19 19:26:58 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2024.08.19 19:26:58 (*)       Instruction controls
Info: nios2_qsys_0: # 2024.08.19 19:26:58 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2024.08.19 19:26:59 (*)     Pipeline backend
Info: nios2_qsys_0: # 2024.08.19 19:27:00 (*)   Creating 'C:/Users/irodr/AppData/Local/Temp/alt9955_371318079158157886.dir/0004_nios2_qsys_0_gen//reloj_nios2_qsys_0_nios2_waves.do'
Info: nios2_qsys_0: # 2024.08.19 19:27:00 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2024.08.19 19:27:02 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2024.08.19 19:27:02 (*)   Creating IP functional simulation model
Info: nios2_qsys_0: # 2024.08.19 19:27:19 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'reloj_nios2_qsys_0'
Info: nios2_qsys_0: "reloj_inst" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'reloj_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=reloj_onchip_memory2_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_371318079158157886.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_371318079158157886.dir/0005_onchip_memory2_0_gen//reloj_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/irodr/AppData/Local/Temp/alt9955_371318079158157886.dir/0005_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'reloj_onchip_memory2_0'
Info: onchip_memory2_0: "reloj_inst" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'reloj_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=reloj_pio_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_371318079158157886.dir/0006_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_371318079158157886.dir/0006_pio_0_gen//reloj_pio_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/irodr/AppData/Local/Temp/alt9955_371318079158157886.dir/0006_pio_0_gen/  ]
Info: pio_0: Done RTL generation for module 'reloj_pio_0'
Info: pio_0: "reloj_inst" instantiated altera_avalon_pio "pio_0"
Info: timer_0: Starting RTL generation for module 'reloj_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=reloj_timer_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_371318079158157886.dir/0007_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_371318079158157886.dir/0007_timer_0_gen//reloj_timer_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/irodr/AppData/Local/Temp/alt9955_371318079158157886.dir/0007_timer_0_gen/  ]
Info: timer_0: Done RTL generation for module 'reloj_timer_0'
Info: timer_0: "reloj_inst" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "reloj_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "reloj_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "reloj_inst" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: nios2_qsys_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_qsys_0_data_master_limiter"
Info: Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/testbench/reloj_tb/simulation/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/testbench/reloj_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/testbench/reloj_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/testbench/reloj_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: reloj_tb: Done "reloj_tb" with 31 modules, 65 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=C:\Users\irodr\OneDrive\Documents\GitHub2\Tarea-1---Reloj-Despertador-\CPU3\reloj_tb.spd --output-directory=C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\irodr\OneDrive\Documents\GitHub2\Tarea-1---Reloj-Despertador-\CPU3\reloj_tb.spd --output-directory=C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	31 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
