{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 02 23:39:04 2019 " "Info: Processing started: Tue Jul 02 23:39:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd-driver -c lcd-driver " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lcd-driver -c lcd-driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd_driver.v(343) " "Warning (10268): Verilog HDL information at lcd_driver.v(343): always construct contains both blocking and non-blocking assignments" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_driver.v 5 5 " "Info: Found 5 design units, including 5 entities, in source file lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Info: Found entity 1: lcd_driver" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 LCD_Display " "Info: Found entity 2: LCD_Display" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 LCD_display_string " "Info: Found entity 3: LCD_display_string" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 314 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 Typing " "Info: Found entity 4: Typing" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 397 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 Reset_Delay " "Info: Found entity 5: Reset_Delay" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 411 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcd_driver " "Info: Elaborating entity \"lcd_driver\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "lcd_driver.v" "r0" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD_Display:u1 " "Info: Elaborating entity \"LCD_Display\" for hierarchy \"LCD_Display:u1\"" {  } { { "lcd_driver.v" "u1" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_display_string LCD_Display:u1\|LCD_display_string:u1 " "Info: Elaborating entity \"LCD_display_string\" for hierarchy \"LCD_Display:u1\|LCD_display_string:u1\"" {  } { { "lcd_driver.v" "u1" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 108 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_driver.v(359) " "Warning (10230): Verilog HDL assignment warning at lcd_driver.v(359): truncated value with size 32 to match size of target (4)" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_driver.v(365) " "Warning (10230): Verilog HDL assignment warning at lcd_driver.v(365): truncated value with size 32 to match size of target (4)" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_driver.v(371) " "Warning (10230): Verilog HDL assignment warning at lcd_driver.v(371): truncated value with size 32 to match size of target (4)" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dec lcd_driver.v(343) " "Warning (10240): Verilog HDL Always Construct warning at lcd_driver.v(343): inferring latch(es) for variable \"dec\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b lcd_driver.v(343) " "Warning (10240): Verilog HDL Always Construct warning at lcd_driver.v(343): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[0\] lcd_driver.v(343) " "Info (10041): Inferred latch for \"dec\[0\]\" at lcd_driver.v(343)" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[1\] lcd_driver.v(343) " "Info (10041): Inferred latch for \"dec\[1\]\" at lcd_driver.v(343)" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[2\] lcd_driver.v(343) " "Info (10041): Inferred latch for \"dec\[2\]\" at lcd_driver.v(343)" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[3\] lcd_driver.v(343) " "Info (10041): Inferred latch for \"dec\[3\]\" at lcd_driver.v(343)" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[4\] lcd_driver.v(343) " "Info (10041): Inferred latch for \"dec\[4\]\" at lcd_driver.v(343)" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[5\] lcd_driver.v(343) " "Info (10041): Inferred latch for \"dec\[5\]\" at lcd_driver.v(343)" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[6\] lcd_driver.v(343) " "Info (10041): Inferred latch for \"dec\[6\]\" at lcd_driver.v(343)" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[7\] lcd_driver.v(343) " "Info (10041): Inferred latch for \"dec\[7\]\" at lcd_driver.v(343)" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Warning" "WOPT_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "LCD_Display:u1\|LCD_display_string:u1\|regs~0 " "Warning: Inferred dual-clock RAM node \"LCD_Display:u1\|LCD_display_string:u1\|regs~0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } { { "lcd_driver.v" "regs~0" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 324 -1 0 } }  } 0 0 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "LCD_Display:u1\|LCD_display_string:u1\|regs~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"LCD_Display:u1\|LCD_display_string:u1\|regs~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Info: Parameter WIDTH_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Info: Parameter WIDTHAD_A set to 4" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Info: Parameter NUMWORDS_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Info: Parameter WIDTH_B set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Info: Parameter WIDTHAD_B set to 4" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Info: Parameter NUMWORDS_B set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Info: Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0}  } { { "lcd_driver.v" "regs~0" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 324 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Info: Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_Display:u1\|LCD_display_string:u1\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_Display:u1\|LCD_display_string:u1\|Div1\"" {  } { { "lcd_driver.v" "Div1" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 365 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_Display:u1\|LCD_display_string:u1\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_Display:u1\|LCD_display_string:u1\|Mod1\"" {  } { { "lcd_driver.v" "Mod1" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 365 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_Display:u1\|LCD_display_string:u1\|Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_Display:u1\|LCD_display_string:u1\|Mod2\"" {  } { { "lcd_driver.v" "Mod2" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 371 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_Display:u1\|LCD_display_string:u1\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_Display:u1\|LCD_display_string:u1\|Div0\"" {  } { { "lcd_driver.v" "Div0" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 359 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_Display:u1\|LCD_display_string:u1\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_Display:u1\|LCD_display_string:u1\|Mod0\"" {  } { { "lcd_driver.v" "Mod0" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 359 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0 " "Info: Elaborated megafunction instantiation \"LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0 " "Info: Instantiated megafunction \"LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Info: Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Info: Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Info: Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Info: Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Info: Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m8g1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_m8g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m8g1 " "Info: Found entity 1: altsyncram_m8g1" {  } { { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Div1\"" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 365 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Div1 " "Info: Instantiated megafunction \"LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 365 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1dm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1dm " "Info: Found entity 1: lpm_divide_1dm" {  } { { "db/lpm_divide_1dm.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/lpm_divide_1dm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Info: Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Info: Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod1\"" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 365 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod1 " "Info: Instantiated megafunction \"LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 365 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Info: Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/lpm_divide_45m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Div0\"" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 359 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Div0 " "Info: Instantiated megafunction \"LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 359 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4dm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4dm " "Info: Found entity 1: lpm_divide_4dm" {  } { { "db/lpm_divide_4dm.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/lpm_divide_4dm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Info: Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Info: Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_uve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[0\] " "Warning: Node \"LCD_Display:u1\|DATA_BUS\[0\]\"" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 70 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[1\] " "Warning: Node \"LCD_Display:u1\|DATA_BUS\[1\]\"" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 70 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[2\] " "Warning: Node \"LCD_Display:u1\|DATA_BUS\[2\]\"" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 70 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[3\] " "Warning: Node \"LCD_Display:u1\|DATA_BUS\[3\]\"" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 70 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[4\] " "Warning: Node \"LCD_Display:u1\|DATA_BUS\[4\]\"" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 70 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[5\] " "Warning: Node \"LCD_Display:u1\|DATA_BUS\[5\]\"" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 70 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[6\] " "Warning: Node \"LCD_Display:u1\|DATA_BUS\[6\]\"" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 70 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[7\] " "Warning: Node \"LCD_Display:u1\|DATA_BUS\[7\]\"" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 70 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BLON VCC " "Warning (13410): Pin \"LCD_BLON\" is stuck at VCC" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_Display:u1\|next_command~9 " "Info: Register \"LCD_Display:u1\|next_command~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_Display:u1\|next_command~10 " "Info: Register \"LCD_Display:u1\|next_command~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_Display:u1\|next_command~11 " "Info: Register \"LCD_Display:u1\|next_command~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_Display:u1\|next_command~12 " "Info: Register \"LCD_Display:u1\|next_command~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_Display:u1\|state~44 " "Info: Register \"LCD_Display:u1\|state~44\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_Display:u1\|state~45 " "Info: Register \"LCD_Display:u1\|state~45\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_Display:u1\|state~46 " "Info: Register \"LCD_Display:u1\|state~46\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_Display:u1\|state~47 " "Info: Register \"LCD_Display:u1\|state~47\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/黎/Desktop/康老师/src/lcd-driver.map.smsg " "Info: Generated suppressed messages file C:/Users/黎/Desktop/康老师/src/lcd-driver.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "392 " "Info: Implemented 392 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "351 " "Info: Implemented 351 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "259 " "Info: Peak virtual memory: 259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 02 23:39:10 2019 " "Info: Processing ended: Tue Jul 02 23:39:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 02 23:39:16 2019 " "Info: Processing started: Tue Jul 02 23:39:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lcd-driver -c lcd-driver " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lcd-driver -c lcd-driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "lcd-driver EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"lcd-driver\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 33 " "Warning: No exact pin location assignment(s) for 11 pins of 33 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[8\] " "Info: Pin SW\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SW[8] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[9\] " "Info: Pin SW\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SW[9] } } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY0 " "Info: Pin KEY0 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { KEY0 } } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 6 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[12\] " "Info: Pin SW\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SW[12] } } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[14\] " "Info: Pin SW\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SW[14] } } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[15\] " "Info: Pin SW\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SW[15] } } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[16\] " "Info: Pin SW\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SW[16] } } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[17\] " "Info: Pin SW\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SW[17] } } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[13\] " "Info: Pin SW\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SW[13] } } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[11\] " "Info: Pin SW\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SW[11] } } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[10\] " "Info: Pin SW\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { SW[10] } } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Info: Automatically promoted node CLOCK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:u1\|CLK_400HZ " "Info: Destination node LCD_Display:u1\|CLK_400HZ" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 93 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|CLK_400HZ } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 4 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY0 (placed in PIN R2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node KEY0 (placed in PIN R2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { KEY0 } } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 6 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_Display:u1\|CLK_400HZ  " "Info: Automatically promoted node LCD_Display:u1\|CLK_400HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:u1\|CLK_400HZ~93 " "Info: Destination node LCD_Display:u1\|CLK_400HZ~93" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 93 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|CLK_400HZ~93 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:u1\|CHAR_COUNT\[3\] " "Info: Destination node LCD_Display:u1\|CHAR_COUNT\[3\]" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|CHAR_COUNT[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:u1\|CHAR_COUNT\[1\] " "Info: Destination node LCD_Display:u1\|CHAR_COUNT\[1\]" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|CHAR_COUNT[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:u1\|CHAR_COUNT\[2\] " "Info: Destination node LCD_Display:u1\|CHAR_COUNT\[2\]" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|CHAR_COUNT[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:u1\|CHAR_COUNT\[0\] " "Info: Destination node LCD_Display:u1\|CHAR_COUNT\[0\]" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|CHAR_COUNT[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:u1\|CHAR_COUNT\[4\] " "Info: Destination node LCD_Display:u1\|CHAR_COUNT\[4\]" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|CHAR_COUNT[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 93 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|CLK_400HZ } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_Display:u1\|LCD_display_string:u1\|WideOr0~26  " "Info: Automatically promoted node LCD_Display:u1\|LCD_display_string:u1\|WideOr0~26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|LCD_display_string:u1|WideOr0~26 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:r0\|oRESET  " "Info: Automatically promoted node Reset_Delay:r0\|oRESET " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:u1\|LCD_RS " "Info: Destination node LCD_Display:u1\|LCD_RS" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 69 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|LCD_RS } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0 " "Info: Destination node LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 39 2 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|q_b[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a1 " "Info: Destination node LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 68 2 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|q_b[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a2 " "Info: Destination node LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 97 2 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|q_b[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a3 " "Info: Destination node LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 126 2 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|q_b[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a4 " "Info: Destination node LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 155 2 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|q_b[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a5 " "Info: Destination node LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 184 2 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|q_b[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a6 " "Info: Destination node LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 213 2 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|q_b[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a7 " "Info: Destination node LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 242 2 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|q_b[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:u1\|LCD_E~71 " "Info: Destination node LCD_Display:u1\|LCD_E~71" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 69 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|LCD_E~71 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 413 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:r0|oRESET } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 3.3V 10 0 0 " "Info: Number of I/O pins in group: 10 (unused VREF, 3.3V VCCIO, 10 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 85 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 16 63 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 9 72 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 1 73 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  73 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Warning: Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "17.877 ns register register " "Info: Estimated most critical path is register to register delay of 17.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Display:u1\|LCD_display_string:u1\|dec\[5\] 1 REG LAB_X52_Y23 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X52_Y23; Fanout = 11; REG Node = 'LCD_Display:u1\|LCD_display_string:u1\|dec\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|LCD_display_string:u1|dec[5] } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 0.811 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[1\]~11 2 COMB LAB_X52_Y23 2 " "Info: 2: + IC(0.397 ns) + CELL(0.414 ns) = 0.811 ns; Loc. = LAB_X52_Y23; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[1\]~11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { LCD_Display:u1|LCD_display_string:u1|dec[5] LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.882 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[2\]~13 3 COMB LAB_X52_Y23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.882 ns; Loc. = LAB_X52_Y23; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[2\]~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~11 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.953 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[3\]~15 4 COMB LAB_X52_Y23 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.953 ns; Loc. = LAB_X52_Y23; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.363 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[4\]~16 5 COMB LAB_X52_Y23 10 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.363 ns; Loc. = LAB_X52_Y23; Fanout = 10; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.437 ns) 2.118 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[16\]~43 6 COMB LAB_X51_Y23 2 " "Info: 6: + IC(0.318 ns) + CELL(0.437 ns) = 2.118 ns; Loc. = LAB_X51_Y23; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[16\]~43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~16 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~43 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 3.120 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[2\]~15 7 COMB LAB_X52_Y23 2 " "Info: 7: + IC(0.588 ns) + CELL(0.414 ns) = 3.120 ns; Loc. = LAB_X52_Y23; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[2\]~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~43 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.191 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[3\]~17 8 COMB LAB_X52_Y23 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.191 ns; Loc. = LAB_X52_Y23; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[3\]~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.262 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[4\]~19 9 COMB LAB_X52_Y23 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.262 ns; Loc. = LAB_X52_Y23; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[4\]~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~19 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.672 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[5\]~20 10 COMB LAB_X52_Y23 10 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 3.672 ns; Loc. = LAB_X52_Y23; Fanout = 10; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[5\]~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~20 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.437 ns) 4.695 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[20\]~34 11 COMB LAB_X50_Y23 2 " "Info: 11: + IC(0.586 ns) + CELL(0.437 ns) = 4.695 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[20\]~34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~34 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 5.506 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[1\]~13 12 COMB LAB_X50_Y23 2 " "Info: 12: + IC(0.397 ns) + CELL(0.414 ns) = 5.506 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[1\]~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~34 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~13 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.577 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[2\]~15 13 COMB LAB_X50_Y23 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.577 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[2\]~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.648 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[3\]~17 14 COMB LAB_X50_Y23 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.648 ns; Loc. = LAB_X50_Y23; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[3\]~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.719 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[4\]~19 15 COMB LAB_X50_Y23 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.719 ns; Loc. = LAB_X50_Y23; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[4\]~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~19 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.129 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[5\]~20 16 COMB LAB_X50_Y23 10 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 6.129 ns; Loc. = LAB_X50_Y23; Fanout = 10; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[5\]~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~20 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.437 ns) 7.180 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[25\]~24 17 COMB LAB_X51_Y21 2 " "Info: 17: + IC(0.614 ns) + CELL(0.437 ns) = 7.180 ns; Loc. = LAB_X51_Y21; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[25\]~24'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.414 ns) 8.478 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[1\]~13 18 COMB LAB_X50_Y23 2 " "Info: 18: + IC(0.884 ns) + CELL(0.414 ns) = 8.478 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[1\]~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~13 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.549 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[2\]~15 19 COMB LAB_X50_Y23 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 8.549 ns; Loc. = LAB_X50_Y23; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[2\]~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.620 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[3\]~17 20 COMB LAB_X50_Y23 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 8.620 ns; Loc. = LAB_X50_Y23; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[3\]~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.691 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[4\]~19 21 COMB LAB_X50_Y23 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 8.691 ns; Loc. = LAB_X50_Y23; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[4\]~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~19 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.101 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[5\]~20 22 COMB LAB_X50_Y23 8 " "Info: 22: + IC(0.000 ns) + CELL(0.410 ns) = 9.101 ns; Loc. = LAB_X50_Y23; Fanout = 8; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[5\]~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~20 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.437 ns) 10.410 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[31\]~13 23 COMB LAB_X53_Y22 3 " "Info: 23: + IC(0.872 ns) + CELL(0.437 ns) = 10.410 ns; Loc. = LAB_X53_Y22; Fanout = 3; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[31\]~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]~13 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.414 ns) 11.680 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[2\]~15 24 COMB LAB_X51_Y22 2 " "Info: 24: + IC(0.856 ns) + CELL(0.414 ns) = 11.680 ns; Loc. = LAB_X51_Y22; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[2\]~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.751 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[3\]~17 25 COMB LAB_X51_Y22 1 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 11.751 ns; Loc. = LAB_X51_Y22; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[3\]~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.822 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[4\]~19 26 COMB LAB_X51_Y22 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 11.822 ns; Loc. = LAB_X51_Y22; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[4\]~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~19 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.232 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[5\]~20 27 COMB LAB_X51_Y22 4 " "Info: 27: + IC(0.000 ns) + CELL(0.410 ns) = 12.232 ns; Loc. = LAB_X51_Y22; Fanout = 4; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[5\]~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~20 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.150 ns) 13.273 ns LCD_Display:u1\|LCD_display_string:u1\|Mux7~854 28 COMB LAB_X52_Y21 1 " "Info: 28: + IC(0.891 ns) + CELL(0.150 ns) = 13.273 ns; Loc. = LAB_X52_Y21; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|Mux7~854'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|Mux7~854 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 13.838 ns LCD_Display:u1\|LCD_display_string:u1\|Mux7~855 29 COMB LAB_X52_Y21 1 " "Info: 29: + IC(0.127 ns) + CELL(0.438 ns) = 13.838 ns; Loc. = LAB_X52_Y21; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|Mux7~855'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:u1|LCD_display_string:u1|Mux7~854 LCD_Display:u1|LCD_display_string:u1|Mux7~855 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 14.403 ns LCD_Display:u1\|LCD_display_string:u1\|Mux7~863 30 COMB LAB_X52_Y21 1 " "Info: 30: + IC(0.290 ns) + CELL(0.275 ns) = 14.403 ns; Loc. = LAB_X52_Y21; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|Mux7~863'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:u1|LCD_display_string:u1|Mux7~855 LCD_Display:u1|LCD_display_string:u1|Mux7~863 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 14.968 ns LCD_Display:u1\|LCD_display_string:u1\|Mux6~129 31 COMB LAB_X52_Y21 1 " "Info: 31: + IC(0.415 ns) + CELL(0.150 ns) = 14.968 ns; Loc. = LAB_X52_Y21; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|Mux6~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:u1|LCD_display_string:u1|Mux7~863 LCD_Display:u1|LCD_display_string:u1|Mux6~129 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 15.533 ns LCD_Display:u1\|LCD_display_string:u1\|Mux6~130 32 COMB LAB_X52_Y21 6 " "Info: 32: + IC(0.145 ns) + CELL(0.420 ns) = 15.533 ns; Loc. = LAB_X52_Y21; Fanout = 6; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|Mux6~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:u1|LCD_display_string:u1|Mux6~129 LCD_Display:u1|LCD_display_string:u1|Mux6~130 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 16.098 ns LCD_Display:u1\|Equal1~69 33 COMB LAB_X52_Y21 1 " "Info: 33: + IC(0.290 ns) + CELL(0.275 ns) = 16.098 ns; Loc. = LAB_X52_Y21; Fanout = 1; COMB Node = 'LCD_Display:u1\|Equal1~69'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:u1|LCD_display_string:u1|Mux6~130 LCD_Display:u1|Equal1~69 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 16.663 ns LCD_Display:u1\|Equal1~70 34 COMB LAB_X52_Y21 2 " "Info: 34: + IC(0.415 ns) + CELL(0.150 ns) = 16.663 ns; Loc. = LAB_X52_Y21; Fanout = 2; COMB Node = 'LCD_Display:u1\|Equal1~70'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:u1|Equal1~69 LCD_Display:u1|Equal1~70 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 17.228 ns LCD_Display:u1\|Add2~127 35 COMB LAB_X52_Y21 6 " "Info: 35: + IC(0.290 ns) + CELL(0.275 ns) = 17.228 ns; Loc. = LAB_X52_Y21; Fanout = 6; COMB Node = 'LCD_Display:u1\|Add2~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:u1|Equal1~70 LCD_Display:u1|Add2~127 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 257 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 17.793 ns LCD_Display:u1\|Selector24~10 36 COMB LAB_X52_Y21 9 " "Info: 36: + IC(0.127 ns) + CELL(0.438 ns) = 17.793 ns; Loc. = LAB_X52_Y21; Fanout = 9; COMB Node = 'LCD_Display:u1\|Selector24~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:u1|Add2~127 LCD_Display:u1|Selector24~10 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 17.877 ns LCD_Display:u1\|CHAR_COUNT\[0\] 37 REG LAB_X52_Y21 22 " "Info: 37: + IC(0.000 ns) + CELL(0.084 ns) = 17.877 ns; Loc. = LAB_X52_Y21; Fanout = 22; REG Node = 'LCD_Display:u1\|CHAR_COUNT\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_Display:u1|Selector24~10 LCD_Display:u1|CHAR_COUNT[0] } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.375 ns ( 52.44 % ) " "Info: Total cell delay = 9.375 ns ( 52.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.502 ns ( 47.56 % ) " "Info: Total interconnect delay = 8.502 ns ( 47.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.877 ns" { LCD_Display:u1|LCD_display_string:u1|dec[5] LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~11 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~16 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~43 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~34 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|Mux7~854 LCD_Display:u1|LCD_display_string:u1|Mux7~855 LCD_Display:u1|LCD_display_string:u1|Mux7~863 LCD_Display:u1|LCD_display_string:u1|Mux6~129 LCD_Display:u1|LCD_display_string:u1|Mux6~130 LCD_Display:u1|Equal1~69 LCD_Display:u1|Equal1~70 LCD_Display:u1|Add2~127 LCD_Display:u1|Selector24~10 LCD_Display:u1|CHAR_COUNT[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X48_Y13 X59_Y25 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X48_Y13 to location X59_Y25" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "13 " "Warning: Found 13 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Info: Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Info: Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Info: Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Info: Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Info: Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Info: Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Info: Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Info: Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Info: Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Info: Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Warning: Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Info: Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Info: Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Info: Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Info: Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Info: Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Info: Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Info: Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Info: Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 13 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_ON VCC " "Info: Pin LCD_ON has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_ON } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 7 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_ON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_BLON VCC " "Info: Pin LCD_BLON has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_BLON } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_BLON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_RW GND " "Info: Pin LCD_RW has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LCD_RW } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 9 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_RW } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/黎/Desktop/康老师/src/lcd-driver.fit.smsg " "Info: Generated suppressed messages file C:/Users/黎/Desktop/康老师/src/lcd-driver.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "1.0 2 2 " "Info: Parallel compilation was enabled and used an average of 1.0 processors and a maximum of 2 processors out of 2 processors allowed" { { "Info" "IQCU_PARALLEL_INSIGNIFICANT_TIME" "" "Info: Less than 1% of process time was spent using more than one processor" {  } {  } 0 0 "Less than 1%% of process time was spent using more than one processor" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "421 " "Info: Peak virtual memory: 421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 02 23:39:29 2019 " "Info: Processing ended: Tue Jul 02 23:39:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 02 23:39:34 2019 " "Info: Processing started: Tue Jul 02 23:39:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lcd-driver -c lcd-driver " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lcd-driver -c lcd-driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "373 " "Info: Peak virtual memory: 373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 02 23:39:39 2019 " "Info: Processing ended: Tue Jul 02 23:39:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 02 23:39:42 2019 " "Info: Processing started: Tue Jul 02 23:39:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lcd-driver -c lcd-driver --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lcd-driver -c lcd-driver --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_Display:u1\|LCD_display_string:u1\|dec\[5\] " "Warning: Node \"LCD_Display:u1\|LCD_display_string:u1\|dec\[5\]\" is a latch" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_Display:u1\|LCD_display_string:u1\|dec\[2\] " "Warning: Node \"LCD_Display:u1\|LCD_display_string:u1\|dec\[2\]\" is a latch" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_Display:u1\|LCD_display_string:u1\|dec\[0\] " "Warning: Node \"LCD_Display:u1\|LCD_display_string:u1\|dec\[0\]\" is a latch" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_Display:u1\|LCD_display_string:u1\|dec\[3\] " "Warning: Node \"LCD_Display:u1\|LCD_display_string:u1\|dec\[3\]\" is a latch" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_Display:u1\|LCD_display_string:u1\|dec\[7\] " "Warning: Node \"LCD_Display:u1\|LCD_display_string:u1\|dec\[7\]\" is a latch" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_Display:u1\|LCD_display_string:u1\|dec\[1\] " "Warning: Node \"LCD_Display:u1\|LCD_display_string:u1\|dec\[1\]\" is a latch" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_Display:u1\|LCD_display_string:u1\|dec\[6\] " "Warning: Node \"LCD_Display:u1\|LCD_display_string:u1\|dec\[6\]\" is a latch" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_Display:u1\|LCD_display_string:u1\|dec\[4\] " "Warning: Node \"LCD_Display:u1\|LCD_display_string:u1\|dec\[4\]\" is a latch" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 4 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY0 " "Info: Assuming node \"KEY0\" is an undefined clock" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 6 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "LCD_Display:u1\|CHAR_COUNT\[3\] " "Info: Detected ripple clock \"LCD_Display:u1\|CHAR_COUNT\[3\]\" as buffer" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Display:u1\|CHAR_COUNT\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Display:u1\|CHAR_COUNT\[2\] " "Info: Detected ripple clock \"LCD_Display:u1\|CHAR_COUNT\[2\]\" as buffer" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Display:u1\|CHAR_COUNT\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Display:u1\|CHAR_COUNT\[1\] " "Info: Detected ripple clock \"LCD_Display:u1\|CHAR_COUNT\[1\]\" as buffer" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Display:u1\|CHAR_COUNT\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Display:u1\|CHAR_COUNT\[0\] " "Info: Detected ripple clock \"LCD_Display:u1\|CHAR_COUNT\[0\]\" as buffer" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Display:u1\|CHAR_COUNT\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Display:u1\|CLK_400HZ " "Info: Detected ripple clock \"LCD_Display:u1\|CLK_400HZ\" as buffer" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 93 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Display:u1\|CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "LCD_Display:u1\|LCD_display_string:u1\|WideOr0~25 " "Info: Detected gated clock \"LCD_Display:u1\|LCD_display_string:u1\|WideOr0~25\" as buffer" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Display:u1\|LCD_display_string:u1\|WideOr0~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Display:u1\|CHAR_COUNT\[4\] " "Info: Detected ripple clock \"LCD_Display:u1\|CHAR_COUNT\[4\]\" as buffer" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Display:u1\|CHAR_COUNT\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "LCD_Display:u1\|LCD_display_string:u1\|WideOr0~26 " "Info: Detected gated clock \"LCD_Display:u1\|LCD_display_string:u1\|WideOr0~26\" as buffer" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Display:u1\|LCD_display_string:u1\|WideOr0~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register LCD_Display:u1\|LCD_display_string:u1\|dec\[5\] memory LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~portb_address_reg0 24.06 MHz 41.568 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 24.06 MHz between source register \"LCD_Display:u1\|LCD_display_string:u1\|dec\[5\]\" and destination memory \"LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~portb_address_reg0\" (period= 41.568 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.437 ns + Longest register memory " "Info: + Longest register to memory delay is 16.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Display:u1\|LCD_display_string:u1\|dec\[5\] 1 REG LCCOMB_X52_Y23_N22 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X52_Y23_N22; Fanout = 11; REG Node = 'LCD_Display:u1\|LCD_display_string:u1\|dec\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|LCD_display_string:u1|dec[5] } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.393 ns) 0.663 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[1\]~11 2 COMB LCCOMB_X52_Y23_N24 2 " "Info: 2: + IC(0.270 ns) + CELL(0.393 ns) = 0.663 ns; Loc. = LCCOMB_X52_Y23_N24; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[1\]~11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { LCD_Display:u1|LCD_display_string:u1|dec[5] LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.734 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[2\]~13 3 COMB LCCOMB_X52_Y23_N26 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.734 ns; Loc. = LCCOMB_X52_Y23_N26; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[2\]~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~11 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.805 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[3\]~15 4 COMB LCCOMB_X52_Y23_N28 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.805 ns; Loc. = LCCOMB_X52_Y23_N28; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.215 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[4\]~16 5 COMB LCCOMB_X52_Y23_N30 10 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.215 ns; Loc. = LCCOMB_X52_Y23_N30; Fanout = 10; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.150 ns) 1.817 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[16\]~48 6 COMB LCCOMB_X51_Y23_N20 2 " "Info: 6: + IC(0.452 ns) + CELL(0.150 ns) = 1.817 ns; Loc. = LCCOMB_X51_Y23_N20; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[16\]~48'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~16 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~48 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.414 ns) 2.675 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[2\]~15 7 COMB LCCOMB_X52_Y23_N12 2 " "Info: 7: + IC(0.444 ns) + CELL(0.414 ns) = 2.675 ns; Loc. = LCCOMB_X52_Y23_N12; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[2\]~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~48 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.834 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[3\]~17 8 COMB LCCOMB_X52_Y23_N14 1 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 2.834 ns; Loc. = LCCOMB_X52_Y23_N14; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[3\]~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.905 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[4\]~19 9 COMB LCCOMB_X52_Y23_N16 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.905 ns; Loc. = LCCOMB_X52_Y23_N16; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[4\]~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~19 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.315 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[5\]~20 10 COMB LCCOMB_X52_Y23_N18 10 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 3.315 ns; Loc. = LCCOMB_X52_Y23_N18; Fanout = 10; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[5\]~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~20 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.150 ns) 4.177 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[20\]~39 11 COMB LCCOMB_X50_Y23_N4 2 " "Info: 11: + IC(0.712 ns) + CELL(0.150 ns) = 4.177 ns; Loc. = LCCOMB_X50_Y23_N4; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[20\]~39'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~39 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.414 ns) 5.054 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[1\]~13 12 COMB LCCOMB_X50_Y23_N18 2 " "Info: 12: + IC(0.463 ns) + CELL(0.414 ns) = 5.054 ns; Loc. = LCCOMB_X50_Y23_N18; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[1\]~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~39 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~13 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.125 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[2\]~15 13 COMB LCCOMB_X50_Y23_N20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.125 ns; Loc. = LCCOMB_X50_Y23_N20; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[2\]~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.196 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[3\]~17 14 COMB LCCOMB_X50_Y23_N22 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.196 ns; Loc. = LCCOMB_X50_Y23_N22; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[3\]~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.267 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[4\]~19 15 COMB LCCOMB_X50_Y23_N24 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.267 ns; Loc. = LCCOMB_X50_Y23_N24; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[4\]~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~19 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.677 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[5\]~20 16 COMB LCCOMB_X50_Y23_N26 10 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 5.677 ns; Loc. = LCCOMB_X50_Y23_N26; Fanout = 10; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[5\]~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~20 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.271 ns) 6.694 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[25\]~24 17 COMB LCCOMB_X51_Y21_N10 2 " "Info: 17: + IC(0.746 ns) + CELL(0.271 ns) = 6.694 ns; Loc. = LCCOMB_X51_Y21_N10; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[25\]~24'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.017 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.393 ns) 7.817 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[1\]~13 18 COMB LCCOMB_X50_Y23_N6 2 " "Info: 18: + IC(0.730 ns) + CELL(0.393 ns) = 7.817 ns; Loc. = LCCOMB_X50_Y23_N6; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[1\]~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~13 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.888 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[2\]~15 19 COMB LCCOMB_X50_Y23_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 7.888 ns; Loc. = LCCOMB_X50_Y23_N8; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[2\]~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.959 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[3\]~17 20 COMB LCCOMB_X50_Y23_N10 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 7.959 ns; Loc. = LCCOMB_X50_Y23_N10; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[3\]~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.030 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[4\]~19 21 COMB LCCOMB_X50_Y23_N12 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 8.030 ns; Loc. = LCCOMB_X50_Y23_N12; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[4\]~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~19 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.440 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[5\]~20 22 COMB LCCOMB_X50_Y23_N14 8 " "Info: 22: + IC(0.000 ns) + CELL(0.410 ns) = 8.440 ns; Loc. = LCCOMB_X50_Y23_N14; Fanout = 8; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[5\]~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~20 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.150 ns) 9.567 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[31\]~13 23 COMB LCCOMB_X53_Y22_N10 3 " "Info: 23: + IC(0.977 ns) + CELL(0.150 ns) = 9.567 ns; Loc. = LCCOMB_X53_Y22_N10; Fanout = 3; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[31\]~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]~13 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.393 ns) 10.620 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[2\]~15 24 COMB LCCOMB_X51_Y22_N10 2 " "Info: 24: + IC(0.660 ns) + CELL(0.393 ns) = 10.620 ns; Loc. = LCCOMB_X51_Y22_N10; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[2\]~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.691 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[3\]~17 25 COMB LCCOMB_X51_Y22_N12 1 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 10.691 ns; Loc. = LCCOMB_X51_Y22_N12; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[3\]~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 10.850 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[4\]~19 26 COMB LCCOMB_X51_Y22_N14 1 " "Info: 26: + IC(0.000 ns) + CELL(0.159 ns) = 10.850 ns; Loc. = LCCOMB_X51_Y22_N14; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[4\]~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~19 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.260 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[5\]~20 27 COMB LCCOMB_X51_Y22_N16 4 " "Info: 27: + IC(0.000 ns) + CELL(0.410 ns) = 11.260 ns; Loc. = LCCOMB_X51_Y22_N16; Fanout = 4; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[5\]~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~20 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.275 ns) 11.815 ns LCD_Display:u1\|LCD_display_string:u1\|Mux4~185 28 COMB LCCOMB_X51_Y22_N22 1 " "Info: 28: + IC(0.280 ns) + CELL(0.275 ns) = 11.815 ns; Loc. = LCCOMB_X51_Y22_N22; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|Mux4~185'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.555 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|Mux4~185 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.271 ns) 12.804 ns LCD_Display:u1\|LCD_display_string:u1\|Mux4~186 29 COMB LCCOMB_X52_Y21_N26 1 " "Info: 29: + IC(0.718 ns) + CELL(0.271 ns) = 12.804 ns; Loc. = LCCOMB_X52_Y21_N26; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|Mux4~186'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { LCD_Display:u1|LCD_display_string:u1|Mux4~185 LCD_Display:u1|LCD_display_string:u1|Mux4~186 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 13.201 ns LCD_Display:u1\|LCD_display_string:u1\|Mux4~187 30 COMB LCCOMB_X52_Y21_N20 1 " "Info: 30: + IC(0.247 ns) + CELL(0.150 ns) = 13.201 ns; Loc. = LCCOMB_X52_Y21_N20; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|Mux4~187'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { LCD_Display:u1|LCD_display_string:u1|Mux4~186 LCD_Display:u1|LCD_display_string:u1|Mux4~187 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 13.733 ns LCD_Display:u1\|LCD_display_string:u1\|Mux4~188 31 COMB LCCOMB_X52_Y21_N14 4 " "Info: 31: + IC(0.257 ns) + CELL(0.275 ns) = 13.733 ns; Loc. = LCCOMB_X52_Y21_N14; Fanout = 4; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|Mux4~188'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { LCD_Display:u1|LCD_display_string:u1|Mux4~187 LCD_Display:u1|LCD_display_string:u1|Mux4~188 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 14.270 ns LCD_Display:u1\|Equal1~69 32 COMB LCCOMB_X52_Y21_N0 1 " "Info: 32: + IC(0.262 ns) + CELL(0.275 ns) = 14.270 ns; Loc. = LCCOMB_X52_Y21_N0; Fanout = 1; COMB Node = 'LCD_Display:u1\|Equal1~69'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { LCD_Display:u1|LCD_display_string:u1|Mux4~188 LCD_Display:u1|Equal1~69 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 14.667 ns LCD_Display:u1\|Equal1~70 33 COMB LCCOMB_X52_Y21_N10 2 " "Info: 33: + IC(0.247 ns) + CELL(0.150 ns) = 14.667 ns; Loc. = LCCOMB_X52_Y21_N10; Fanout = 2; COMB Node = 'LCD_Display:u1\|Equal1~70'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { LCD_Display:u1|Equal1~69 LCD_Display:u1|Equal1~70 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 15.082 ns LCD_Display:u1\|Add2~127 34 COMB LCCOMB_X52_Y21_N12 6 " "Info: 34: + IC(0.265 ns) + CELL(0.150 ns) = 15.082 ns; Loc. = LCCOMB_X52_Y21_N12; Fanout = 6; COMB Node = 'LCD_Display:u1\|Add2~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { LCD_Display:u1|Equal1~70 LCD_Display:u1|Add2~127 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 257 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.150 ns) 15.510 ns LCD_Display:u1\|Selector24~10 35 COMB LCCOMB_X52_Y21_N6 2 " "Info: 35: + IC(0.278 ns) + CELL(0.150 ns) = 15.510 ns; Loc. = LCCOMB_X52_Y21_N6; Fanout = 2; COMB Node = 'LCD_Display:u1\|Selector24~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.428 ns" { LCD_Display:u1|Add2~127 LCD_Display:u1|Selector24~10 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.142 ns) 16.437 ns LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~portb_address_reg0 36 MEM M4K_X55_Y21 8 " "Info: 36: + IC(0.785 ns) + CELL(0.142 ns) = 16.437 ns; Loc. = M4K_X55_Y21; Fanout = 8; MEM Node = 'LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { LCD_Display:u1|Selector24~10 LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.644 ns ( 46.50 % ) " "Info: Total cell delay = 7.644 ns ( 46.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.793 ns ( 53.50 % ) " "Info: Total interconnect delay = 8.793 ns ( 53.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.437 ns" { LCD_Display:u1|LCD_display_string:u1|dec[5] LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~11 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~16 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~48 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~39 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|Mux4~185 LCD_Display:u1|LCD_display_string:u1|Mux4~186 LCD_Display:u1|LCD_display_string:u1|Mux4~187 LCD_Display:u1|LCD_display_string:u1|Mux4~188 LCD_Display:u1|Equal1~69 LCD_Display:u1|Equal1~70 LCD_Display:u1|Add2~127 LCD_Display:u1|Selector24~10 LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.437 ns" { LCD_Display:u1|LCD_display_string:u1|dec[5] {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~11 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~13 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~15 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~16 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~48 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~15 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~17 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~19 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~20 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~39 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~13 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~15 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~17 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~19 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~20 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~13 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~15 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~17 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~19 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~20 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]~13 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~15 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~17 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~19 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~20 {} LCD_Display:u1|LCD_display_string:u1|Mux4~185 {} LCD_Display:u1|LCD_display_string:u1|Mux4~186 {} LCD_Display:u1|LCD_display_string:u1|Mux4~187 {} LCD_Display:u1|LCD_display_string:u1|Mux4~188 {} LCD_Display:u1|Equal1~69 {} LCD_Display:u1|Equal1~70 {} LCD_Display:u1|Add2~127 {} LCD_Display:u1|Selector24~10 {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.270ns 0.000ns 0.000ns 0.000ns 0.452ns 0.444ns 0.000ns 0.000ns 0.000ns 0.712ns 0.463ns 0.000ns 0.000ns 0.000ns 0.000ns 0.746ns 0.730ns 0.000ns 0.000ns 0.000ns 0.000ns 0.977ns 0.660ns 0.000ns 0.000ns 0.000ns 0.280ns 0.718ns 0.247ns 0.257ns 0.262ns 0.247ns 0.265ns 0.278ns 0.785ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.159ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.159ns 0.410ns 0.275ns 0.271ns 0.150ns 0.275ns 0.275ns 0.150ns 0.150ns 0.150ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.312 ns - Smallest " "Info: - Smallest clock skew is -4.312 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 5.568 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination memory is 5.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLOCK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.787 ns) 2.593 ns LCD_Display:u1\|CLK_400HZ 2 REG LCFF_X52_Y3_N29 7 " "Info: 2: + IC(0.847 ns) + CELL(0.787 ns) = 2.593 ns; Loc. = LCFF_X52_Y3_N29; Fanout = 7; REG Node = 'LCD_Display:u1\|CLK_400HZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.000 ns) 3.746 ns LCD_Display:u1\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G13 37 " "Info: 3: + IC(1.153 ns) + CELL(0.000 ns) = 3.746 ns; Loc. = CLKCTRL_G13; Fanout = 37; COMB Node = 'LCD_Display:u1\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { LCD_Display:u1|CLK_400HZ LCD_Display:u1|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.689 ns) 5.568 ns LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~portb_address_reg0 4 MEM M4K_X55_Y21 8 " "Info: 4: + IC(1.133 ns) + CELL(0.689 ns) = 5.568 ns; Loc. = M4K_X55_Y21; Fanout = 8; MEM Node = 'LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { LCD_Display:u1|CLK_400HZ~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.435 ns ( 43.73 % ) " "Info: Total cell delay = 2.435 ns ( 43.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.133 ns ( 56.27 % ) " "Info: Total interconnect delay = 3.133 ns ( 56.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.568 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CLK_400HZ~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.568 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CLK_400HZ~clkctrl {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.847ns 1.153ns 1.133ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 9.880 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 9.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLOCK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.787 ns) 2.593 ns LCD_Display:u1\|CLK_400HZ 2 REG LCFF_X52_Y3_N29 7 " "Info: 2: + IC(0.847 ns) + CELL(0.787 ns) = 2.593 ns; Loc. = LCFF_X52_Y3_N29; Fanout = 7; REG Node = 'LCD_Display:u1\|CLK_400HZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.787 ns) 4.920 ns LCD_Display:u1\|CHAR_COUNT\[2\] 3 REG LCFF_X52_Y21_N5 21 " "Info: 3: + IC(1.540 ns) + CELL(0.787 ns) = 4.920 ns; Loc. = LCFF_X52_Y21_N5; Fanout = 21; REG Node = 'LCD_Display:u1\|CHAR_COUNT\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { LCD_Display:u1|CLK_400HZ LCD_Display:u1|CHAR_COUNT[2] } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.275 ns) 5.972 ns LCD_Display:u1\|LCD_display_string:u1\|WideOr0~25 4 COMB LCCOMB_X51_Y21_N26 1 " "Info: 4: + IC(0.777 ns) + CELL(0.275 ns) = 5.972 ns; Loc. = LCCOMB_X51_Y21_N26; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|WideOr0~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { LCD_Display:u1|CHAR_COUNT[2] LCD_Display:u1|LCD_display_string:u1|WideOr0~25 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 6.366 ns LCD_Display:u1\|LCD_display_string:u1\|WideOr0~26 5 COMB LCCOMB_X51_Y21_N12 1 " "Info: 5: + IC(0.244 ns) + CELL(0.150 ns) = 6.366 ns; Loc. = LCCOMB_X51_Y21_N12; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|WideOr0~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { LCD_Display:u1|LCD_display_string:u1|WideOr0~25 LCD_Display:u1|LCD_display_string:u1|WideOr0~26 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.817 ns) + CELL(0.000 ns) 8.183 ns LCD_Display:u1\|LCD_display_string:u1\|WideOr0~26clkctrl 6 COMB CLKCTRL_G15 8 " "Info: 6: + IC(1.817 ns) + CELL(0.000 ns) = 8.183 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|WideOr0~26clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.817 ns" { LCD_Display:u1|LCD_display_string:u1|WideOr0~26 LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.547 ns) + CELL(0.150 ns) 9.880 ns LCD_Display:u1\|LCD_display_string:u1\|dec\[5\] 7 REG LCCOMB_X52_Y23_N22 11 " "Info: 7: + IC(1.547 ns) + CELL(0.150 ns) = 9.880 ns; Loc. = LCCOMB_X52_Y23_N22; Fanout = 11; REG Node = 'LCD_Display:u1\|LCD_display_string:u1\|dec\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.697 ns" { LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl LCD_Display:u1|LCD_display_string:u1|dec[5] } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.108 ns ( 31.46 % ) " "Info: Total cell delay = 3.108 ns ( 31.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.772 ns ( 68.54 % ) " "Info: Total interconnect delay = 6.772 ns ( 68.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.880 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CHAR_COUNT[2] LCD_Display:u1|LCD_display_string:u1|WideOr0~25 LCD_Display:u1|LCD_display_string:u1|WideOr0~26 LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl LCD_Display:u1|LCD_display_string:u1|dec[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.880 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CHAR_COUNT[2] {} LCD_Display:u1|LCD_display_string:u1|WideOr0~25 {} LCD_Display:u1|LCD_display_string:u1|WideOr0~26 {} LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl {} LCD_Display:u1|LCD_display_string:u1|dec[5] {} } { 0.000ns 0.000ns 0.847ns 1.540ns 0.777ns 0.244ns 1.817ns 1.547ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.568 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CLK_400HZ~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.568 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CLK_400HZ~clkctrl {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.847ns 1.153ns 1.133ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.689ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.880 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CHAR_COUNT[2] LCD_Display:u1|LCD_display_string:u1|WideOr0~25 LCD_Display:u1|LCD_display_string:u1|WideOr0~26 LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl LCD_Display:u1|LCD_display_string:u1|dec[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.880 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CHAR_COUNT[2] {} LCD_Display:u1|LCD_display_string:u1|WideOr0~25 {} LCD_Display:u1|LCD_display_string:u1|WideOr0~26 {} LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl {} LCD_Display:u1|LCD_display_string:u1|dec[5] {} } { 0.000ns 0.000ns 0.847ns 1.540ns 0.777ns 0.244ns 1.817ns 1.547ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } } { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 39 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.437 ns" { LCD_Display:u1|LCD_display_string:u1|dec[5] LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~11 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~16 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~48 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~39 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|Mux4~185 LCD_Display:u1|LCD_display_string:u1|Mux4~186 LCD_Display:u1|LCD_display_string:u1|Mux4~187 LCD_Display:u1|LCD_display_string:u1|Mux4~188 LCD_Display:u1|Equal1~69 LCD_Display:u1|Equal1~70 LCD_Display:u1|Add2~127 LCD_Display:u1|Selector24~10 LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.437 ns" { LCD_Display:u1|LCD_display_string:u1|dec[5] {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~11 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~13 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~15 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~16 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~48 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~15 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~17 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~19 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~20 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~39 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~13 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~15 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~17 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~19 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~20 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~13 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~15 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~17 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~19 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~20 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]~13 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~15 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~17 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~19 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~20 {} LCD_Display:u1|LCD_display_string:u1|Mux4~185 {} LCD_Display:u1|LCD_display_string:u1|Mux4~186 {} LCD_Display:u1|LCD_display_string:u1|Mux4~187 {} LCD_Display:u1|LCD_display_string:u1|Mux4~188 {} LCD_Display:u1|Equal1~69 {} LCD_Display:u1|Equal1~70 {} LCD_Display:u1|Add2~127 {} LCD_Display:u1|Selector24~10 {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.270ns 0.000ns 0.000ns 0.000ns 0.452ns 0.444ns 0.000ns 0.000ns 0.000ns 0.712ns 0.463ns 0.000ns 0.000ns 0.000ns 0.000ns 0.746ns 0.730ns 0.000ns 0.000ns 0.000ns 0.000ns 0.977ns 0.660ns 0.000ns 0.000ns 0.000ns 0.280ns 0.718ns 0.247ns 0.257ns 0.262ns 0.247ns 0.265ns 0.278ns 0.785ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.159ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.159ns 0.410ns 0.275ns 0.271ns 0.150ns 0.275ns 0.275ns 0.150ns 0.150ns 0.150ns 0.142ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.568 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CLK_400HZ~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.568 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CLK_400HZ~clkctrl {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.847ns 1.153ns 1.133ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.689ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.880 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CHAR_COUNT[2] LCD_Display:u1|LCD_display_string:u1|WideOr0~25 LCD_Display:u1|LCD_display_string:u1|WideOr0~26 LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl LCD_Display:u1|LCD_display_string:u1|dec[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.880 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CHAR_COUNT[2] {} LCD_Display:u1|LCD_display_string:u1|WideOr0~25 {} LCD_Display:u1|LCD_display_string:u1|WideOr0~26 {} LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl {} LCD_Display:u1|LCD_display_string:u1|dec[5] {} } { 0.000ns 0.000ns 0.847ns 1.540ns 0.777ns 0.244ns 1.817ns 1.547ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "KEY0 memory memory LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~porta_datain_reg0 LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~porta_memory_reg0 210.08 MHz Internal " "Info: Clock \"KEY0\" Internal fmax is restricted to 210.08 MHz between source memory \"LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.38 ns 2.38 ns 4.76 ns " "Info: fmax restricted to Clock High delay (2.38 ns) plus Clock Low delay (2.38 ns) : restricted to 4.76 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.645 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X55_Y21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X55_Y21; Fanout = 1; MEM Node = 'LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.645 ns) 2.645 ns LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X55_Y21 0 " "Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X55_Y21; Fanout = 0; MEM Node = 'LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0 LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.645 ns ( 100.00 % ) " "Info: Total cell delay = 2.645 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0 LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0 {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns - Smallest " "Info: - Smallest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY0 destination 2.901 ns + Shortest memory " "Info: + Shortest clock path from clock \"KEY0\" to destination memory is 2.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns KEY0 1 CLK PIN_R2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_R2; Fanout = 1; CLK Node = 'KEY0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY0 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns KEY0~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'KEY0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { KEY0 KEY0~clkctrl } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.635 ns) 2.901 ns LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M4K_X55_Y21 0 " "Info: 3: + IC(1.163 ns) + CELL(0.635 ns) = 2.901 ns; Loc. = M4K_X55_Y21; Fanout = 0; MEM Node = 'LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { KEY0~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.624 ns ( 55.98 % ) " "Info: Total cell delay = 1.624 ns ( 55.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.277 ns ( 44.02 % ) " "Info: Total interconnect delay = 1.277 ns ( 44.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.901 ns" { KEY0 KEY0~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.901 ns" { KEY0 {} KEY0~combout {} KEY0~clkctrl {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.163ns } { 0.000ns 0.989ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY0 source 2.926 ns - Longest memory " "Info: - Longest clock path from clock \"KEY0\" to source memory is 2.926 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns KEY0 1 CLK PIN_R2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_R2; Fanout = 1; CLK Node = 'KEY0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY0 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns KEY0~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'KEY0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { KEY0 KEY0~clkctrl } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.660 ns) 2.926 ns LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X55_Y21 1 " "Info: 3: + IC(1.163 ns) + CELL(0.660 ns) = 2.926 ns; Loc. = M4K_X55_Y21; Fanout = 1; MEM Node = 'LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { KEY0~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.649 ns ( 56.36 % ) " "Info: Total cell delay = 1.649 ns ( 56.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.277 ns ( 43.64 % ) " "Info: Total interconnect delay = 1.277 ns ( 43.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.926 ns" { KEY0 KEY0~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.926 ns" { KEY0 {} KEY0~combout {} KEY0~clkctrl {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.163ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.901 ns" { KEY0 KEY0~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.901 ns" { KEY0 {} KEY0~combout {} KEY0~clkctrl {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.163ns } { 0.000ns 0.989ns 0.000ns 0.635ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.926 ns" { KEY0 KEY0~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.926 ns" { KEY0 {} KEY0~combout {} KEY0~clkctrl {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.163ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0 LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0 {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.901 ns" { KEY0 KEY0~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.901 ns" { KEY0 {} KEY0~combout {} KEY0~clkctrl {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.163ns } { 0.000ns 0.989ns 0.000ns 0.635ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.926 ns" { KEY0 KEY0~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.926 ns" { KEY0 {} KEY0~combout {} KEY0~clkctrl {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.163ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 39 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 22 " "Warning: Circuit may not operate. Detected 22 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Reset_Delay:r0\|oRESET LCD_Display:u1\|LCD_E CLOCK_50 704 ps " "Info: Found hold time violation between source  pin or register \"Reset_Delay:r0\|oRESET\" and destination pin or register \"LCD_Display:u1\|LCD_E\" for clock \"CLOCK_50\" (Hold time is 704 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.667 ns + Largest " "Info: + Largest clock skew is 2.667 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 5.470 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 5.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLOCK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.787 ns) 2.593 ns LCD_Display:u1\|CLK_400HZ 2 REG LCFF_X52_Y3_N29 7 " "Info: 2: + IC(0.847 ns) + CELL(0.787 ns) = 2.593 ns; Loc. = LCFF_X52_Y3_N29; Fanout = 7; REG Node = 'LCD_Display:u1\|CLK_400HZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.000 ns) 3.746 ns LCD_Display:u1\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G13 37 " "Info: 3: + IC(1.153 ns) + CELL(0.000 ns) = 3.746 ns; Loc. = CLKCTRL_G13; Fanout = 37; COMB Node = 'LCD_Display:u1\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { LCD_Display:u1|CLK_400HZ LCD_Display:u1|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.537 ns) 5.470 ns LCD_Display:u1\|LCD_E 4 REG LCFF_X50_Y20_N17 2 " "Info: 4: + IC(1.187 ns) + CELL(0.537 ns) = 5.470 ns; Loc. = LCFF_X50_Y20_N17; Fanout = 2; REG Node = 'LCD_Display:u1\|LCD_E'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { LCD_Display:u1|CLK_400HZ~clkctrl LCD_Display:u1|LCD_E } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 41.74 % ) " "Info: Total cell delay = 2.283 ns ( 41.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.187 ns ( 58.26 % ) " "Info: Total interconnect delay = 3.187 ns ( 58.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.470 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CLK_400HZ~clkctrl LCD_Display:u1|LCD_E } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.470 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CLK_400HZ~clkctrl {} LCD_Display:u1|LCD_E {} } { 0.000ns 0.000ns 0.847ns 1.153ns 1.187ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.803 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLOCK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G14 41 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 41; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.537 ns) 2.803 ns Reset_Delay:r0\|oRESET 3 REG LCFF_X49_Y9_N29 29 " "Info: 3: + IC(1.195 ns) + CELL(0.537 ns) = 2.803 ns; Loc. = LCFF_X49_Y9_N29; Fanout = 29; REG Node = 'Reset_Delay:r0\|oRESET'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.732 ns" { CLOCK_50~clkctrl Reset_Delay:r0|oRESET } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 413 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.37 % ) " "Info: Total cell delay = 1.496 ns ( 53.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.307 ns ( 46.63 % ) " "Info: Total interconnect delay = 1.307 ns ( 46.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:r0|oRESET } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:r0|oRESET {} } { 0.000ns 0.000ns 0.112ns 1.195ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.470 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CLK_400HZ~clkctrl LCD_Display:u1|LCD_E } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.470 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CLK_400HZ~clkctrl {} LCD_Display:u1|LCD_E {} } { 0.000ns 0.000ns 0.847ns 1.153ns 1.187ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:r0|oRESET } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:r0|oRESET {} } { 0.000ns 0.000ns 0.112ns 1.195ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 413 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.979 ns - Shortest register register " "Info: - Shortest register to register delay is 1.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reset_Delay:r0\|oRESET 1 REG LCFF_X49_Y9_N29 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y9_N29; Fanout = 29; REG Node = 'Reset_Delay:r0\|oRESET'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:r0|oRESET } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 413 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.416 ns) 1.895 ns LCD_Display:u1\|LCD_E~71 2 COMB LCCOMB_X50_Y20_N16 1 " "Info: 2: + IC(1.479 ns) + CELL(0.416 ns) = 1.895 ns; Loc. = LCCOMB_X50_Y20_N16; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_E~71'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { Reset_Delay:r0|oRESET LCD_Display:u1|LCD_E~71 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.979 ns LCD_Display:u1\|LCD_E 3 REG LCFF_X50_Y20_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.979 ns; Loc. = LCFF_X50_Y20_N17; Fanout = 2; REG Node = 'LCD_Display:u1\|LCD_E'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_Display:u1|LCD_E~71 LCD_Display:u1|LCD_E } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 25.27 % ) " "Info: Total cell delay = 0.500 ns ( 25.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.479 ns ( 74.73 % ) " "Info: Total interconnect delay = 1.479 ns ( 74.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.979 ns" { Reset_Delay:r0|oRESET LCD_Display:u1|LCD_E~71 LCD_Display:u1|LCD_E } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.979 ns" { Reset_Delay:r0|oRESET {} LCD_Display:u1|LCD_E~71 {} LCD_Display:u1|LCD_E {} } { 0.000ns 1.479ns 0.000ns } { 0.000ns 0.416ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 69 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.470 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CLK_400HZ~clkctrl LCD_Display:u1|LCD_E } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.470 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CLK_400HZ~clkctrl {} LCD_Display:u1|LCD_E {} } { 0.000ns 0.000ns 0.847ns 1.153ns 1.187ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:r0|oRESET } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:r0|oRESET {} } { 0.000ns 0.000ns 0.112ns 1.195ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.979 ns" { Reset_Delay:r0|oRESET LCD_Display:u1|LCD_E~71 LCD_Display:u1|LCD_E } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.979 ns" { Reset_Delay:r0|oRESET {} LCD_Display:u1|LCD_E~71 {} LCD_Display:u1|LCD_E {} } { 0.000ns 1.479ns 0.000ns } { 0.000ns 0.416ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~portb_address_reg0 SW\[4\] CLOCK_50 7.692 ns memory " "Info: tsu for memory \"LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~portb_address_reg0\" (data pin = \"SW\[4\]\", clock pin = \"CLOCK_50\") is 7.692 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.225 ns + Longest pin memory " "Info: + Longest pin to memory delay is 13.225 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[4\] 1 PIN PIN_AC26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AC26; Fanout = 3; PIN Node = 'SW\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.178 ns) + CELL(0.438 ns) 7.448 ns LCD_Display:u1\|LCD_display_string:u1\|Mux7~857 2 COMB LCCOMB_X52_Y20_N26 1 " "Info: 2: + IC(6.178 ns) + CELL(0.438 ns) = 7.448 ns; Loc. = LCCOMB_X52_Y20_N26; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|Mux7~857'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.616 ns" { SW[4] LCD_Display:u1|LCD_display_string:u1|Mux7~857 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 7.840 ns LCD_Display:u1\|LCD_display_string:u1\|Mux7~858 3 COMB LCCOMB_X52_Y20_N28 2 " "Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 7.840 ns; Loc. = LCCOMB_X52_Y20_N28; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|Mux7~858'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { LCD_Display:u1|LCD_display_string:u1|Mux7~857 LCD_Display:u1|LCD_display_string:u1|Mux7~858 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.436 ns) 9.020 ns LCD_Display:u1\|LCD_display_string:u1\|Mux7~859 4 COMB LCCOMB_X53_Y21_N22 1 " "Info: 4: + IC(0.744 ns) + CELL(0.436 ns) = 9.020 ns; Loc. = LCCOMB_X53_Y21_N22; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|Mux7~859'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { LCD_Display:u1|LCD_display_string:u1|Mux7~858 LCD_Display:u1|LCD_display_string:u1|Mux7~859 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 9.420 ns LCD_Display:u1\|LCD_display_string:u1\|Mux7~860 5 COMB LCCOMB_X53_Y21_N0 1 " "Info: 5: + IC(0.250 ns) + CELL(0.150 ns) = 9.420 ns; Loc. = LCCOMB_X53_Y21_N0; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|Mux7~860'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { LCD_Display:u1|LCD_display_string:u1|Mux7~859 LCD_Display:u1|LCD_display_string:u1|Mux7~860 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 9.820 ns LCD_Display:u1\|LCD_display_string:u1\|Mux7~861 6 COMB LCCOMB_X53_Y21_N26 1 " "Info: 6: + IC(0.250 ns) + CELL(0.150 ns) = 9.820 ns; Loc. = LCCOMB_X53_Y21_N26; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|Mux7~861'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { LCD_Display:u1|LCD_display_string:u1|Mux7~860 LCD_Display:u1|LCD_display_string:u1|Mux7~861 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 10.212 ns LCD_Display:u1\|LCD_display_string:u1\|Mux7~862 7 COMB LCCOMB_X53_Y21_N28 6 " "Info: 7: + IC(0.242 ns) + CELL(0.150 ns) = 10.212 ns; Loc. = LCCOMB_X53_Y21_N28; Fanout = 6; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|Mux7~862'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { LCD_Display:u1|LCD_display_string:u1|Mux7~861 LCD_Display:u1|LCD_display_string:u1|Mux7~862 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.371 ns) 11.058 ns LCD_Display:u1\|Equal1~69 8 COMB LCCOMB_X52_Y21_N0 1 " "Info: 8: + IC(0.475 ns) + CELL(0.371 ns) = 11.058 ns; Loc. = LCCOMB_X52_Y21_N0; Fanout = 1; COMB Node = 'LCD_Display:u1\|Equal1~69'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.846 ns" { LCD_Display:u1|LCD_display_string:u1|Mux7~862 LCD_Display:u1|Equal1~69 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 11.455 ns LCD_Display:u1\|Equal1~70 9 COMB LCCOMB_X52_Y21_N10 2 " "Info: 9: + IC(0.247 ns) + CELL(0.150 ns) = 11.455 ns; Loc. = LCCOMB_X52_Y21_N10; Fanout = 2; COMB Node = 'LCD_Display:u1\|Equal1~70'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { LCD_Display:u1|Equal1~69 LCD_Display:u1|Equal1~70 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 11.870 ns LCD_Display:u1\|Add2~127 10 COMB LCCOMB_X52_Y21_N12 6 " "Info: 10: + IC(0.265 ns) + CELL(0.150 ns) = 11.870 ns; Loc. = LCCOMB_X52_Y21_N12; Fanout = 6; COMB Node = 'LCD_Display:u1\|Add2~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { LCD_Display:u1|Equal1~70 LCD_Display:u1|Add2~127 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 257 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.150 ns) 12.298 ns LCD_Display:u1\|Selector24~10 11 COMB LCCOMB_X52_Y21_N6 2 " "Info: 11: + IC(0.278 ns) + CELL(0.150 ns) = 12.298 ns; Loc. = LCCOMB_X52_Y21_N6; Fanout = 2; COMB Node = 'LCD_Display:u1\|Selector24~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.428 ns" { LCD_Display:u1|Add2~127 LCD_Display:u1|Selector24~10 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.142 ns) 13.225 ns LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~portb_address_reg0 12 MEM M4K_X55_Y21 8 " "Info: 12: + IC(0.785 ns) + CELL(0.142 ns) = 13.225 ns; Loc. = M4K_X55_Y21; Fanout = 8; MEM Node = 'LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { LCD_Display:u1|Selector24~10 LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.269 ns ( 24.72 % ) " "Info: Total cell delay = 3.269 ns ( 24.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.956 ns ( 75.28 % ) " "Info: Total interconnect delay = 9.956 ns ( 75.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.225 ns" { SW[4] LCD_Display:u1|LCD_display_string:u1|Mux7~857 LCD_Display:u1|LCD_display_string:u1|Mux7~858 LCD_Display:u1|LCD_display_string:u1|Mux7~859 LCD_Display:u1|LCD_display_string:u1|Mux7~860 LCD_Display:u1|LCD_display_string:u1|Mux7~861 LCD_Display:u1|LCD_display_string:u1|Mux7~862 LCD_Display:u1|Equal1~69 LCD_Display:u1|Equal1~70 LCD_Display:u1|Add2~127 LCD_Display:u1|Selector24~10 LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.225 ns" { SW[4] {} SW[4]~combout {} LCD_Display:u1|LCD_display_string:u1|Mux7~857 {} LCD_Display:u1|LCD_display_string:u1|Mux7~858 {} LCD_Display:u1|LCD_display_string:u1|Mux7~859 {} LCD_Display:u1|LCD_display_string:u1|Mux7~860 {} LCD_Display:u1|LCD_display_string:u1|Mux7~861 {} LCD_Display:u1|LCD_display_string:u1|Mux7~862 {} LCD_Display:u1|Equal1~69 {} LCD_Display:u1|Equal1~70 {} LCD_Display:u1|Add2~127 {} LCD_Display:u1|Selector24~10 {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 6.178ns 0.242ns 0.744ns 0.250ns 0.250ns 0.242ns 0.475ns 0.247ns 0.265ns 0.278ns 0.785ns } { 0.000ns 0.832ns 0.438ns 0.150ns 0.436ns 0.150ns 0.150ns 0.150ns 0.371ns 0.150ns 0.150ns 0.150ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 5.568 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination memory is 5.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLOCK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.787 ns) 2.593 ns LCD_Display:u1\|CLK_400HZ 2 REG LCFF_X52_Y3_N29 7 " "Info: 2: + IC(0.847 ns) + CELL(0.787 ns) = 2.593 ns; Loc. = LCFF_X52_Y3_N29; Fanout = 7; REG Node = 'LCD_Display:u1\|CLK_400HZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.000 ns) 3.746 ns LCD_Display:u1\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G13 37 " "Info: 3: + IC(1.153 ns) + CELL(0.000 ns) = 3.746 ns; Loc. = CLKCTRL_G13; Fanout = 37; COMB Node = 'LCD_Display:u1\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { LCD_Display:u1|CLK_400HZ LCD_Display:u1|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.689 ns) 5.568 ns LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~portb_address_reg0 4 MEM M4K_X55_Y21 8 " "Info: 4: + IC(1.133 ns) + CELL(0.689 ns) = 5.568 ns; Loc. = M4K_X55_Y21; Fanout = 8; MEM Node = 'LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { LCD_Display:u1|CLK_400HZ~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.435 ns ( 43.73 % ) " "Info: Total cell delay = 2.435 ns ( 43.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.133 ns ( 56.27 % ) " "Info: Total interconnect delay = 3.133 ns ( 56.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.568 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CLK_400HZ~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.568 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CLK_400HZ~clkctrl {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.847ns 1.153ns 1.133ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.225 ns" { SW[4] LCD_Display:u1|LCD_display_string:u1|Mux7~857 LCD_Display:u1|LCD_display_string:u1|Mux7~858 LCD_Display:u1|LCD_display_string:u1|Mux7~859 LCD_Display:u1|LCD_display_string:u1|Mux7~860 LCD_Display:u1|LCD_display_string:u1|Mux7~861 LCD_Display:u1|LCD_display_string:u1|Mux7~862 LCD_Display:u1|Equal1~69 LCD_Display:u1|Equal1~70 LCD_Display:u1|Add2~127 LCD_Display:u1|Selector24~10 LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.225 ns" { SW[4] {} SW[4]~combout {} LCD_Display:u1|LCD_display_string:u1|Mux7~857 {} LCD_Display:u1|LCD_display_string:u1|Mux7~858 {} LCD_Display:u1|LCD_display_string:u1|Mux7~859 {} LCD_Display:u1|LCD_display_string:u1|Mux7~860 {} LCD_Display:u1|LCD_display_string:u1|Mux7~861 {} LCD_Display:u1|LCD_display_string:u1|Mux7~862 {} LCD_Display:u1|Equal1~69 {} LCD_Display:u1|Equal1~70 {} LCD_Display:u1|Add2~127 {} LCD_Display:u1|Selector24~10 {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 6.178ns 0.242ns 0.744ns 0.250ns 0.250ns 0.242ns 0.475ns 0.247ns 0.265ns 0.278ns 0.785ns } { 0.000ns 0.832ns 0.438ns 0.150ns 0.436ns 0.150ns 0.150ns 0.150ns 0.371ns 0.150ns 0.150ns 0.150ns 0.142ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.568 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CLK_400HZ~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.568 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CLK_400HZ~clkctrl {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.847ns 1.153ns 1.133ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.689ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LCD_DATA\[2\] LCD_Display:u1\|DATA_BUS_VALUE\[2\] 13.953 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LCD_DATA\[2\]\" through register \"LCD_Display:u1\|DATA_BUS_VALUE\[2\]\" is 13.953 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 5.475 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 5.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLOCK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.787 ns) 2.593 ns LCD_Display:u1\|CLK_400HZ 2 REG LCFF_X52_Y3_N29 7 " "Info: 2: + IC(0.847 ns) + CELL(0.787 ns) = 2.593 ns; Loc. = LCFF_X52_Y3_N29; Fanout = 7; REG Node = 'LCD_Display:u1\|CLK_400HZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.000 ns) 3.746 ns LCD_Display:u1\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G13 37 " "Info: 3: + IC(1.153 ns) + CELL(0.000 ns) = 3.746 ns; Loc. = CLKCTRL_G13; Fanout = 37; COMB Node = 'LCD_Display:u1\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { LCD_Display:u1|CLK_400HZ LCD_Display:u1|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.537 ns) 5.475 ns LCD_Display:u1\|DATA_BUS_VALUE\[2\] 4 REG LCFF_X50_Y21_N15 2 " "Info: 4: + IC(1.192 ns) + CELL(0.537 ns) = 5.475 ns; Loc. = LCFF_X50_Y21_N15; Fanout = 2; REG Node = 'LCD_Display:u1\|DATA_BUS_VALUE\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { LCD_Display:u1|CLK_400HZ~clkctrl LCD_Display:u1|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 41.70 % ) " "Info: Total cell delay = 2.283 ns ( 41.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.192 ns ( 58.30 % ) " "Info: Total interconnect delay = 3.192 ns ( 58.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.475 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CLK_400HZ~clkctrl LCD_Display:u1|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.475 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CLK_400HZ~clkctrl {} LCD_Display:u1|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 0.847ns 1.153ns 1.192ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.228 ns + Longest register pin " "Info: + Longest register to pin delay is 8.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Display:u1\|DATA_BUS_VALUE\[2\] 1 REG LCFF_X50_Y21_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y21_N15; Fanout = 2; REG Node = 'LCD_Display:u1\|DATA_BUS_VALUE\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.566 ns) + CELL(2.662 ns) 8.228 ns LCD_DATA\[2\] 2 PIN PIN_D2 0 " "Info: 2: + IC(5.566 ns) + CELL(2.662 ns) = 8.228 ns; Loc. = PIN_D2; Fanout = 0; PIN Node = 'LCD_DATA\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.228 ns" { LCD_Display:u1|DATA_BUS_VALUE[2] LCD_DATA[2] } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.662 ns ( 32.35 % ) " "Info: Total cell delay = 2.662 ns ( 32.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.566 ns ( 67.65 % ) " "Info: Total interconnect delay = 5.566 ns ( 67.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.228 ns" { LCD_Display:u1|DATA_BUS_VALUE[2] LCD_DATA[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.228 ns" { LCD_Display:u1|DATA_BUS_VALUE[2] {} LCD_DATA[2] {} } { 0.000ns 5.566ns } { 0.000ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.475 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CLK_400HZ~clkctrl LCD_Display:u1|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.475 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CLK_400HZ~clkctrl {} LCD_Display:u1|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 0.847ns 1.153ns 1.192ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.228 ns" { LCD_Display:u1|DATA_BUS_VALUE[2] LCD_DATA[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.228 ns" { LCD_Display:u1|DATA_BUS_VALUE[2] {} LCD_DATA[2] {} } { 0.000ns 5.566ns } { 0.000ns 2.662ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "LCD_Display:u1\|LCD_display_string:u1\|dec\[0\] SW\[0\] CLOCK_50 2.679 ns register " "Info: th for register \"LCD_Display:u1\|LCD_display_string:u1\|dec\[0\]\" (data pin = \"SW\[0\]\", clock pin = \"CLOCK_50\") is 2.679 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 9.994 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 9.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLOCK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.787 ns) 2.593 ns LCD_Display:u1\|CLK_400HZ 2 REG LCFF_X52_Y3_N29 7 " "Info: 2: + IC(0.847 ns) + CELL(0.787 ns) = 2.593 ns; Loc. = LCFF_X52_Y3_N29; Fanout = 7; REG Node = 'LCD_Display:u1\|CLK_400HZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.787 ns) 4.920 ns LCD_Display:u1\|CHAR_COUNT\[2\] 3 REG LCFF_X52_Y21_N5 21 " "Info: 3: + IC(1.540 ns) + CELL(0.787 ns) = 4.920 ns; Loc. = LCFF_X52_Y21_N5; Fanout = 21; REG Node = 'LCD_Display:u1\|CHAR_COUNT\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { LCD_Display:u1|CLK_400HZ LCD_Display:u1|CHAR_COUNT[2] } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.275 ns) 5.972 ns LCD_Display:u1\|LCD_display_string:u1\|WideOr0~25 4 COMB LCCOMB_X51_Y21_N26 1 " "Info: 4: + IC(0.777 ns) + CELL(0.275 ns) = 5.972 ns; Loc. = LCCOMB_X51_Y21_N26; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|WideOr0~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { LCD_Display:u1|CHAR_COUNT[2] LCD_Display:u1|LCD_display_string:u1|WideOr0~25 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 6.366 ns LCD_Display:u1\|LCD_display_string:u1\|WideOr0~26 5 COMB LCCOMB_X51_Y21_N12 1 " "Info: 5: + IC(0.244 ns) + CELL(0.150 ns) = 6.366 ns; Loc. = LCCOMB_X51_Y21_N12; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|WideOr0~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { LCD_Display:u1|LCD_display_string:u1|WideOr0~25 LCD_Display:u1|LCD_display_string:u1|WideOr0~26 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.817 ns) + CELL(0.000 ns) 8.183 ns LCD_Display:u1\|LCD_display_string:u1\|WideOr0~26clkctrl 6 COMB CLKCTRL_G15 8 " "Info: 6: + IC(1.817 ns) + CELL(0.000 ns) = 8.183 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|WideOr0~26clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.817 ns" { LCD_Display:u1|LCD_display_string:u1|WideOr0~26 LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.536 ns) + CELL(0.275 ns) 9.994 ns LCD_Display:u1\|LCD_display_string:u1\|dec\[0\] 7 REG LCCOMB_X57_Y21_N24 1 " "Info: 7: + IC(1.536 ns) + CELL(0.275 ns) = 9.994 ns; Loc. = LCCOMB_X57_Y21_N24; Fanout = 1; REG Node = 'LCD_Display:u1\|LCD_display_string:u1\|dec\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl LCD_Display:u1|LCD_display_string:u1|dec[0] } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.233 ns ( 32.35 % ) " "Info: Total cell delay = 3.233 ns ( 32.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.761 ns ( 67.65 % ) " "Info: Total interconnect delay = 6.761 ns ( 67.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.994 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CHAR_COUNT[2] LCD_Display:u1|LCD_display_string:u1|WideOr0~25 LCD_Display:u1|LCD_display_string:u1|WideOr0~26 LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl LCD_Display:u1|LCD_display_string:u1|dec[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.994 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CHAR_COUNT[2] {} LCD_Display:u1|LCD_display_string:u1|WideOr0~25 {} LCD_Display:u1|LCD_display_string:u1|WideOr0~26 {} LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl {} LCD_Display:u1|LCD_display_string:u1|dec[0] {} } { 0.000ns 0.000ns 0.847ns 1.540ns 0.777ns 0.244ns 1.817ns 1.536ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.275ns 0.150ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.315 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SW\[0\] 1 PIN PIN_AA23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 2; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.074 ns) + CELL(0.419 ns) 7.315 ns LCD_Display:u1\|LCD_display_string:u1\|dec\[0\] 2 REG LCCOMB_X57_Y21_N24 1 " "Info: 2: + IC(6.074 ns) + CELL(0.419 ns) = 7.315 ns; Loc. = LCCOMB_X57_Y21_N24; Fanout = 1; REG Node = 'LCD_Display:u1\|LCD_display_string:u1\|dec\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.493 ns" { SW[0] LCD_Display:u1|LCD_display_string:u1|dec[0] } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.241 ns ( 16.97 % ) " "Info: Total cell delay = 1.241 ns ( 16.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.074 ns ( 83.03 % ) " "Info: Total interconnect delay = 6.074 ns ( 83.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.315 ns" { SW[0] LCD_Display:u1|LCD_display_string:u1|dec[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.315 ns" { SW[0] {} SW[0]~combout {} LCD_Display:u1|LCD_display_string:u1|dec[0] {} } { 0.000ns 0.000ns 6.074ns } { 0.000ns 0.822ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.994 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CHAR_COUNT[2] LCD_Display:u1|LCD_display_string:u1|WideOr0~25 LCD_Display:u1|LCD_display_string:u1|WideOr0~26 LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl LCD_Display:u1|LCD_display_string:u1|dec[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.994 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CHAR_COUNT[2] {} LCD_Display:u1|LCD_display_string:u1|WideOr0~25 {} LCD_Display:u1|LCD_display_string:u1|WideOr0~26 {} LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl {} LCD_Display:u1|LCD_display_string:u1|dec[0] {} } { 0.000ns 0.000ns 0.847ns 1.540ns 0.777ns 0.244ns 1.817ns 1.536ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.275ns 0.150ns 0.000ns 0.275ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.315 ns" { SW[0] LCD_Display:u1|LCD_display_string:u1|dec[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.315 ns" { SW[0] {} SW[0]~combout {} LCD_Display:u1|LCD_display_string:u1|dec[0] {} } { 0.000ns 0.000ns 6.074ns } { 0.000ns 0.822ns 0.419ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 02 23:39:46 2019 " "Info: Processing ended: Tue Jul 02 23:39:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 41 s " "Info: Quartus II Full Compilation was successful. 0 errors, 41 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
