diff -ruN a/arch/mips/ath79/dev-eth.c b/arch/mips/ath79/dev-eth.c
--- a/arch/mips/ath79/dev-eth.c	2017-10-02 23:40:24.000000000 +0200
+++ b/arch/mips/ath79/dev-eth.c	2017-09-25 14:19:26.000000000 +0200
@@ -259,7 +259,6 @@
 		break;
 
 	case ATH79_SOC_QCA9533:
-	case ATH79_SOC_QCA9561:
 	case ATH79_SOC_TP9343:
 		mdio_data->builtin_switch = 1;
 		break;
@@ -595,7 +594,6 @@
 	case ATH79_SOC_QCA9533:
 	case ATH79_SOC_QCA9556:
 	case ATH79_SOC_QCA9558:
-	case ATH79_SOC_QCA9561:
 	case ATH79_SOC_TP9343:
 		pll_10 = AR934X_PLL_VAL_10;
 		pll_100 = AR934X_PLL_VAL_100;
diff -ruN a/arch/mips/ath79/dev-wmac.c b/arch/mips/ath79/dev-wmac.c
--- a/arch/mips/ath79/dev-wmac.c	2017-10-03 00:03:04.000000000 +0200
+++ b/arch/mips/ath79/dev-wmac.c	2017-09-25 17:57:30.000000000 +0200
@@ -398,6 +398,11 @@
 		ar934x_set_ext_lna_gpio(chain, gpio);
 }
 
+void __init ath79_wmac_set_led_pin(int gpio)
+{
+       ath79_wmac_data.led_pin = gpio;
+}
+
 void __init ath79_register_wmac(u8 *cal_data, u8 *mac_addr)
 {
 	if (soc_is_ar913x())
diff -ruN a/arch/mips/ath79/dev-wmac.h b/arch/mips/ath79/dev-wmac.h
--- a/arch/mips/ath79/dev-wmac.h	2017-10-03 00:03:04.000000000 +0200
+++ b/arch/mips/ath79/dev-wmac.h	2017-09-25 17:57:38.000000000 +0200
@@ -18,6 +18,7 @@
 void ath79_wmac_disable_5ghz(void);
 void ath79_wmac_set_tx_gain_buffalo(void);
 void ath79_wmac_set_ext_lna_gpio(unsigned chain, int gpio);
+void ath79_wmac_set_led_pin(int gpio);
 
 bool ar93xx_wmac_read_mac_address(u8 *dest);
 
diff -ruN a/arch/mips/ath79/early_printk.c b/arch/mips/ath79/early_printk.c
--- a/arch/mips/ath79/early_printk.c	2017-10-03 00:03:04.000000000 +0200
+++ b/arch/mips/ath79/early_printk.c	2017-09-25 14:00:18.000000000 +0200
@@ -121,7 +121,7 @@
 	case REV_ID_MAJOR_QCA9556:
 	case REV_ID_MAJOR_QCA9558:
 	case REV_ID_MAJOR_TP9343:
-	case REV_ID_MAJOR_QCA9561:
+	case REV_ID_MAJOR_QCA956X:
 		_prom_putchar = prom_putchar_ar71xx;
 		break;
 
diff -ruN a/arch/mips/ath79/pci.c b/arch/mips/ath79/pci.c
--- a/arch/mips/ath79/pci.c	2017-10-03 00:03:04.000000000 +0200
+++ b/arch/mips/ath79/pci.c	2017-10-03 01:23:59.610830031 +0200
@@ -101,7 +101,7 @@
 		} else if (soc_is_qca955x()) {
 			ath79_pci_irq_map = qca955x_pci_irq_map;
 			ath79_pci_nr_irqs = ARRAY_SIZE(qca955x_pci_irq_map);
-		} else if (soc_is_qca9561()) {
+		} else if (soc_is_qca956x()) {
 			ath79_pci_irq_map = qca956x_pci_irq_map;
 			ath79_pci_nr_irqs = ARRAY_SIZE(qca956x_pci_irq_map);
 		} else {
@@ -321,7 +321,7 @@
 						 QCA955X_PCI_MEM_SIZE,
 						 1,
 						 ATH79_IP3_IRQ(2));
-	} else if (soc_is_qca9561()) {
+	} else if (soc_is_qca956x()) {
 		pdev = ath79_register_pci_ar724x(0,
 						 QCA956X_PCI_CFG_BASE1,
 						 QCA956X_PCI_CTRL_BASE1,
Binary files a/arch/mips/ath79/pci.o and b/arch/mips/ath79/pci.o differ
Binary files a/arch/mips/ath79/prom.o and b/arch/mips/ath79/prom.o differ
diff -ruN a/arch/mips/ath79/setup.c b/arch/mips/ath79/setup.c
--- a/arch/mips/ath79/setup.c	2017-10-03 00:03:04.000000000 +0200
+++ b/arch/mips/ath79/setup.c	2017-09-25 13:56:18.000000000 +0200
@@ -182,12 +182,13 @@
 		rev = id & QCA956X_REV_ID_REVISION_MASK;
 		break;
 
-	case REV_ID_MAJOR_QCA9561:
-		ath79_soc = ATH79_SOC_QCA9561;
-		chip = "9561";
+	case REV_ID_MAJOR_QCA956X:
+		ath79_soc = ATH79_SOC_QCA956X;
+		chip = "956X";
 		rev = id & QCA956X_REV_ID_REVISION_MASK;
 		break;
 
+
 	default:
 		panic("ath79: unknown SoC, id:0x%08x", id);
 	}
Binary files a/arch/mips/ath79/setup.o and b/arch/mips/ath79/setup.o differ
diff -ruN a/arch/mips/include/asm/mach-ath79/ar71xx_regs.h b/arch/mips/include/asm/mach-ath79/ar71xx_regs.h
--- a/arch/mips/include/asm/mach-ath79/ar71xx_regs.h	2017-10-03 00:03:04.000000000 +0200
+++ b/arch/mips/include/asm/mach-ath79/ar71xx_regs.h	2017-09-25 14:02:47.000000000 +0200
@@ -168,6 +168,13 @@
 #define AR9300_OTP_STATUS_SM_BUSY	0x1
 #define AR9300_OTP_READ_DATA	0x15f1c
 
+ /*
+ * Hidden Registers
+ */
+#define QCA956X_DAM_RESET_OFFSET	0xb90001bc
+#define QCA956X_DAM_RESET_SIZE		0x4
+#define QCA956X_INLINE_CHKSUM_ENG	BIT(27)
+
 /*
  * DDR_CTRL block
  */
@@ -777,7 +784,7 @@
 #define REV_ID_MAJOR_QCA9556		0x0130
 #define REV_ID_MAJOR_QCA9558		0x1130
 #define REV_ID_MAJOR_TP9343		0x0150
-#define REV_ID_MAJOR_QCA9561		0x1150
+#define REV_ID_MAJOR_QCA956X		0x1150
 
 #define AR71XX_REV_ID_MINOR_MASK	0x3
 #define AR71XX_REV_ID_MINOR_AR7130	0x0
diff -ruN a/arch/mips/include/asm/mach-ath79/ath79.h b/arch/mips/include/asm/mach-ath79/ath79.h
--- a/arch/mips/include/asm/mach-ath79/ath79.h	2017-10-03 00:03:04.000000000 +0200
+++ b/arch/mips/include/asm/mach-ath79/ath79.h	2017-09-25 13:53:49.000000000 +0200
@@ -36,7 +36,7 @@
 	ATH79_SOC_QCA9556,
 	ATH79_SOC_QCA9558,
 	ATH79_SOC_TP9343,
-	ATH79_SOC_QCA9561,
+	ATH79_SOC_QCA956X,
 };
 
 extern enum ath79_soc_type ath79_soc;
@@ -135,12 +135,17 @@
  
 static inline int soc_is_qca9561(void)
 {
-	return ath79_soc == ATH79_SOC_QCA9561;
+	return ath79_soc == ATH79_SOC_QCA956X;
+}
+
+static inline int soc_is_qca9563(void)
+{
+	return ath79_soc == ATH79_SOC_QCA956X;
 }
 
 static inline int soc_is_qca956x(void)
 {
-	return soc_is_tp9343() || soc_is_qca9561();
+	return soc_is_qca9561() || soc_is_qca9563();
 }
 
 extern void __iomem *ath79_ddr_base;
