documentation:
  author: Karina Aguilar
  bidirectional:
  - spike bit 1
  - spike bit 2
  - spike bit 3
  - spike bit 4
  - spike bit 5
  - unspecified
  - unspecified
  - unspecified
  clock_hz: 10000000
  description: ' Utilize leaky-integrate-and-fire neurons to make multiple neurons'
  discord: ''
  doc_link: ''
  external_hw: ''
  how_it_works: "Apply an input current to the LIF neurons through the switches.\n\
    \nThis will add to the membrane potential that decays over time. \nIf the membrane\
    \ potential exceeds the threshold, then a spike is triggered. \n"
  how_to_test: "After reset, the membrane potential will be set to 0. \n\nThen change\
    \ the inputs to change the current. A higher current should trigger a higher firing\
    \ rate. \n"
  inputs:
  - current bit 11
  - current bit 12
  - current bit 13
  - current bit 14
  - current bit 15
  - current bit 16
  - current bit 17
  - current bit 18
  language: Verilog
  outputs:
  - membrane potential bit a
  - membrane potential bit b
  - membrane potential bit c
  - membrane potential bit d
  - membrane potential bit e
  - membrane potential bit f
  - membrane potential bit g
  - membrane potential bit h
  picture: ''
  tag: neuron, test
  title: Time Multiplexed Neuron Ckt
project:
  source_files:
  - tt_um_topModuleKA.v
  - lif.v
  - LSFR.v
  - fdre.v
  - fdre_reset1.v
  - mux_8to1_8bit.v
  tiles: 1x1
  top_module: tt_um_topModuleKA_dup
  wokwi_id: 0
yaml_version: 4
