<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln69_fu_162_p2" SOURCE="dummy_cyt_rdma_stack.cpp:69" VARIABLE="icmp_ln69" MODULE="cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2" LOOP="VITIS_LOOP_65_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="tmp_last_V_1_fu_168_p2" SOURCE="/opt/software/FPGA/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:858" VARIABLE="tmp_last_V_1" MODULE="cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2" LOOP="VITIS_LOOP_65_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_3_fu_175_p2" SOURCE="dummy_cyt_rdma_stack.cpp:65" VARIABLE="i_3" MODULE="cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2" LOOP="VITIS_LOOP_65_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln65_fu_192_p2" SOURCE="dummy_cyt_rdma_stack.cpp:65" VARIABLE="icmp_ln65" MODULE="cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2" LOOP="VITIS_LOOP_65_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln65_fu_198_p2" SOURCE="dummy_cyt_rdma_stack.cpp:65" VARIABLE="or_ln65" MODULE="cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2" LOOP="VITIS_LOOP_65_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_fu_373_p2" SOURCE="/opt/software/FPGA/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="icmp_ln1027" MODULE="cyt_rdma_tx" LOOP="VITIS_LOOP_56_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln73_fu_378_p2" SOURCE="dummy_cyt_rdma_stack.cpp:73" VARIABLE="sub_ln73" MODULE="cyt_rdma_tx" LOOP="VITIS_LOOP_56_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_fu_383_p3" SOURCE="dummy_cyt_rdma_stack.cpp:73" VARIABLE="select_ln73" MODULE="cyt_rdma_tx" LOOP="VITIS_LOOP_56_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_395_p2" SOURCE="/opt/software/FPGA/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840" MODULE="cyt_rdma_tx" LOOP="VITIS_LOOP_56_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1035_fu_400_p2" SOURCE="/opt/software/FPGA/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1035" VARIABLE="icmp_ln1035" MODULE="cyt_rdma_tx" LOOP="VITIS_LOOP_56_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln200_fu_278_p2" SOURCE="/opt/software/FPGA/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:200" VARIABLE="icmp_ln200" MODULE="cyt_rdma_rx" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="current_notif_length_V_fu_294_p3" SOURCE="/opt/software/FPGA/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:215" VARIABLE="current_notif_length_V" MODULE="cyt_rdma_rx" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1019_fu_302_p2" SOURCE="/opt/software/FPGA/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="icmp_ln1019" MODULE="cyt_rdma_rx" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
