
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104758                       # Number of seconds simulated
sim_ticks                                104757713346                       # Number of ticks simulated
final_tick                               634395430656                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 142942                       # Simulator instruction rate (inst/s)
host_op_rate                                   187755                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7118364                       # Simulator tick rate (ticks/s)
host_mem_usage                               16904896                       # Number of bytes of host memory used
host_seconds                                 14716.54                       # Real time elapsed on the host
sim_insts                                  2103614245                       # Number of instructions simulated
sim_ops                                    2763099004                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3117312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1872256                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4992640                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       887168                       # Number of bytes written to this memory
system.physmem.bytes_written::total            887168                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24354                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14627                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39005                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6931                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6931                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12219                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     29757351                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17106                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17872250                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                47658925                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12219                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17106                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29325                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8468761                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8468761                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8468761                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12219                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     29757351                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17106                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17872250                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               56127686                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               251217539                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21412080                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17434640                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1917755                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8809232                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8135445                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2235620                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87017                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193697754                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120512732                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21412080                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10371065                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25471395                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5739020                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9009410                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11850186                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1916816                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231968524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.628197                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.996231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206497129     89.02%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2726639      1.18%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2139675      0.92%     91.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2310106      1.00%     92.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1952215      0.84%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1106453      0.48%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          758022      0.33%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1929964      0.83%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12548321      5.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231968524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.085233                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.479715                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191357438                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     11388595                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25330463                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108602                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3783422                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3651299                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6543                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145443936                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51800                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3783422                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191613500                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        7594905                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2641710                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25184163                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1150812                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145227227                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1426                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        421981                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       568032                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        38524                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203216884                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676827573                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676827573                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34766178                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33976                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17896                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3599403                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13980705                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7851255                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       295697                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1697896                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144714882                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33974                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137407161                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        83546                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20217016                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41334428                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1814                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231968524                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.592353                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.297398                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    173933382     74.98%     74.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24496006     10.56%     85.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12383107      5.34%     90.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7982480      3.44%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6571706      2.83%     97.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2584176      1.11%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3186235      1.37%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       779069      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52363      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231968524                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962196     75.37%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145322     11.38%     86.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169083     13.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113919487     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015475      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13651035      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7805084      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137407161                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.546965                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1276601                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009291                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508142993                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164966572                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133593686                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138683762                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       153553                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1829105                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          702                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       141689                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          555                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3783422                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        6837996                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       284357                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144748856                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          378                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13980705                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7851255                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17894                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        220223                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12566                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          702                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1147553                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066736                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2214289                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134821397                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13518731                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2585764                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21323144                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19243882                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7804413                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.536672                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133595655                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133593686                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79380587                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213662439                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.531785                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371523                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22292551                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1941949                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228185102                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.536697                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.389526                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178391773     78.18%     78.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23333803     10.23%     88.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10836492      4.75%     93.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4820209      2.11%     95.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3656483      1.60%     96.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1545346      0.68%     97.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1532727      0.67%     98.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096227      0.48%     98.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2972042      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228185102                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2972042                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           369971974                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293301308                       # The number of ROB writes
system.switch_cpus0.timesIdled                2866819                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19249015                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.512175                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.512175                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.398061                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.398061                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609588335                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184079237                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138154352                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               251217539                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18807870                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16695938                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1619912                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9846080                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9612120                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1197873                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        46908                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    202513601                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             106460754                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18807870                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10809993                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21534872                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4958380                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2173681                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12384967                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1614495                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    229552131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.522802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.773275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       208017259     90.62%     90.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          978922      0.43%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1819829      0.79%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1578337      0.69%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3184717      1.39%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3838171      1.67%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          923060      0.40%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          506121      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8705715      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    229552131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074867                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.423779                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       200940944                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3761480                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21501563                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22517                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3325626                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1846967                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4351                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     119942627                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3325626                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       201187793                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1863381                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1138658                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21268781                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       767884                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     119834507                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77592                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       484634                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    158300191                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    541941166                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    541941166                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    130899791                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27400375                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16548                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8282                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2352371                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     20796730                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3706404                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        65177                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       831211                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         119384755                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16548                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        113390138                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        71489                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18011605                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37762768                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    229552131                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.493962                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.177052                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    181016949     78.86%     78.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20365004      8.87%     87.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10430766      4.54%     92.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5998156      2.61%     94.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6683436      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3343083      1.46%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1342990      0.59%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       311941      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        59806      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    229552131                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         209768     47.95%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        160490     36.69%     84.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        67205     15.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     89063609     78.55%     78.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       901348      0.79%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8266      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19729756     17.40%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3687159      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     113390138                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.451362                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             437463                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003858                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    456841356                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    137413175                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    110777300                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     113827601                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       200127                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3454320                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          188                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          267                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        99133                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3325626                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1294148                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        60050                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    119401303                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5195                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     20796730                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3706404                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8282                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33148                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          506                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          267                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       730244                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       975881                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1706125                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    112387860                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19484385                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1002275                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23171509                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17360040                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3687124                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.447373                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             110806582                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            110777300                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         63366922                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        146487941                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.440962                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432574                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     89103224                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    100444670                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18959317                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16532                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1623847                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    226226505                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.444000                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.293992                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    188566612     83.35%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14292658      6.32%     89.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11135952      4.92%     94.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2205505      0.97%     95.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2788871      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       945261      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4030101      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       891162      0.39%     99.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1370383      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    226226505                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     89103224                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     100444670                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20949675                       # Number of memory references committed
system.switch_cpus1.commit.loads             17342404                       # Number of loads committed
system.switch_cpus1.commit.membars               8266                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15837890                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         87390617                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1273262                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1370383                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           344260109                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          242133685                       # The number of ROB writes
system.switch_cpus1.timesIdled                5343081                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               21665408                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           89103224                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            100444670                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     89103224                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.819399                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.819399                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.354686                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.354686                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       520343122                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      144574524                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      126761031                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16532                       # number of misc regfile writes
system.l20.replacements                         24364                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          553123                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28460                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.435102                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            0.821965                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.276556                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3122.314778                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           971.586701                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000201                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000312                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.762284                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.237204                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        72748                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  72748                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           15527                       # number of Writeback hits
system.l20.Writeback_hits::total                15527                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        72748                       # number of demand (read+write) hits
system.l20.demand_hits::total                   72748                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        72748                       # number of overall hits
system.l20.overall_hits::total                  72748                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        24354                       # number of ReadReq misses
system.l20.ReadReq_misses::total                24364                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        24354                       # number of demand (read+write) misses
system.l20.demand_misses::total                 24364                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        24354                       # number of overall misses
system.l20.overall_misses::total                24364                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1872266                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5035288725                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5037160991                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1872266                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5035288725                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5037160991                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1872266                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5035288725                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5037160991                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97102                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97112                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        15527                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            15527                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97102                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97112                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97102                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97112                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.250808                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.250886                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.250808                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.250886                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.250808                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.250886                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 187226.600000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 206754.074279                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 206746.059391                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 187226.600000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 206754.074279                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 206746.059391                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 187226.600000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 206754.074279                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 206746.059391                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4729                       # number of writebacks
system.l20.writebacks::total                     4729                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        24354                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           24364                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        24354                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            24364                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        24354                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           24364                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1273872                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3575218392                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3576492264                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1273872                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3575218392                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3576492264                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1273872                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3575218392                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3576492264                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.250808                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.250886                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.250808                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.250886                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.250808                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.250886                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 127387.200000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146802.101996                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146794.133311                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 127387.200000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146802.101996                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146794.133311                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 127387.200000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146802.101996                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146794.133311                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         14641                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          143288                       # Total number of references to valid blocks.
system.l21.sampled_refs                         18737                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.647329                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           58.269248                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     3.306088                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3056.204924                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           978.219740                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.014226                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000807                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.746144                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.238823                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        30672                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  30672                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            6714                       # number of Writeback hits
system.l21.Writeback_hits::total                 6714                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        30672                       # number of demand (read+write) hits
system.l21.demand_hits::total                   30672                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        30672                       # number of overall hits
system.l21.overall_hits::total                  30672                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        14627                       # number of ReadReq misses
system.l21.ReadReq_misses::total                14641                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        14627                       # number of demand (read+write) misses
system.l21.demand_misses::total                 14641                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        14627                       # number of overall misses
system.l21.overall_misses::total                14641                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2671039                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2975811623                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2978482662                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2671039                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2975811623                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2978482662                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2671039                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2975811623                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2978482662                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        45299                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              45313                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         6714                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             6714                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        45299                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               45313                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        45299                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              45313                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.322899                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.323108                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.322899                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.323108                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.322899                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.323108                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 190788.500000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203446.477268                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203434.373472                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 190788.500000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203446.477268                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203434.373472                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 190788.500000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203446.477268                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203434.373472                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2202                       # number of writebacks
system.l21.writebacks::total                     2202                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        14627                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           14641                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        14627                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            14641                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        14627                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           14641                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1827089                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2095344243                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2097171332                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1827089                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2095344243                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2097171332                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1827089                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2095344243                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2097171332                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.322899                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.323108                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.322899                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.323108                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.322899                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.323108                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 130506.357143                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143251.811239                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143239.623796                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 130506.357143                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143251.811239                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143239.623796                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 130506.357143                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143251.811239                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143239.623796                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.829976                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011857825                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849831.489945                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.829976                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015753                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876330                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11850175                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11850175                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11850175                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11850175                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11850175                       # number of overall hits
system.cpu0.icache.overall_hits::total       11850175                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2148595                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2148595                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2148595                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2148595                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2148595                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2148595                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11850186                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11850186                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11850186                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11850186                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11850186                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11850186                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 195326.818182                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 195326.818182                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 195326.818182                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 195326.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 195326.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 195326.818182                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1955266                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1955266                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1955266                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1955266                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1955266                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1955266                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 195526.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 195526.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 195526.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 195526.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 195526.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 195526.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97102                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190995913                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97358                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1961.789612                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.590444                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.409556                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916369                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083631                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10410742                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10410742                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677232                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677232                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17366                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17366                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18087974                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18087974                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18087974                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18087974                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       401919                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       401919                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           80                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       401999                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        401999                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       401999                       # number of overall misses
system.cpu0.dcache.overall_misses::total       401999                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  43421670486                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  43421670486                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8060856                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8060856                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  43429731342                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  43429731342                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  43429731342                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  43429731342                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10812661                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10812661                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17366                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17366                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18489973                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18489973                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18489973                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18489973                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037171                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037171                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021741                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021741                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021741                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021741                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 108035.874109                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108035.874109                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 100760.700000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 100760.700000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108034.426310                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108034.426310                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108034.426310                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108034.426310                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15527                       # number of writebacks
system.cpu0.dcache.writebacks::total            15527                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       304817                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       304817                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304897                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304897                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304897                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304897                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97102                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97102                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97102                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97102                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97102                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97102                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10047266066                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10047266066                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10047266066                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10047266066                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10047266066                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10047266066                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008980                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008980                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005252                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005252                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005252                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005252                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 103471.257708                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 103471.257708                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 103471.257708                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 103471.257708                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 103471.257708                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 103471.257708                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.848843                       # Cycle average of tags in use
system.cpu1.icache.total_refs               926928084                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1713360.598891                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.848843                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022194                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866745                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12384950                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12384950                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12384950                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12384950                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12384950                       # number of overall hits
system.cpu1.icache.overall_hits::total       12384950                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3335232                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3335232                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3335232                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3335232                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3335232                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3335232                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12384967                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12384967                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12384967                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12384967                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12384967                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12384967                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 196190.117647                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 196190.117647                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 196190.117647                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 196190.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 196190.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 196190.117647                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2787239                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2787239                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2787239                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2787239                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2787239                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2787239                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 199088.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 199088.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 199088.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 199088.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 199088.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 199088.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45299                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227709680                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 45555                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4998.566129                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   209.211938                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    46.788062                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.817234                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.182766                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17773672                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17773672                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3590690                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3590690                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8284                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8284                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8266                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8266                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21364362                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21364362                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21364362                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21364362                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       171047                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       171047                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       171047                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        171047                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       171047                       # number of overall misses
system.cpu1.dcache.overall_misses::total       171047                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  21898051985                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  21898051985                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  21898051985                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21898051985                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  21898051985                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21898051985                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17944719                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17944719                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3590690                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3590690                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8284                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8284                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8266                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8266                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21535409                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21535409                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21535409                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21535409                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009532                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009532                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007943                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007943                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007943                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007943                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 128023.595766                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 128023.595766                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 128023.595766                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 128023.595766                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 128023.595766                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 128023.595766                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6714                       # number of writebacks
system.cpu1.dcache.writebacks::total             6714                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       125748                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       125748                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       125748                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       125748                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       125748                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       125748                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45299                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45299                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45299                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45299                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45299                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45299                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5095599465                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5095599465                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5095599465                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5095599465                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5095599465                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5095599465                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002524                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002524                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002103                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002103                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002103                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002103                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 112488.122585                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 112488.122585                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 112488.122585                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 112488.122585                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 112488.122585                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 112488.122585                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
