#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002547980 .scope module, "MipsProcessor" "MipsProcessor" 2 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut"
    .port_info 1 /INPUT 32 "instruction"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "clock"
L_00000000024fb2f0 .functor BUFZ 32, v000000000257c020_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000257c480_0 .net "ALUsrc", 0 0, L_00000000025a7640;  1 drivers
v000000000257d100_0 .net "AluOp0", 0 0, L_00000000025a67e0;  1 drivers
v000000000257c3e0_0 .net "AluOp1", 0 0, L_00000000025a7820;  1 drivers
v000000000257d380_0 .net "AluOp2", 0 0, L_00000000025a6560;  1 drivers
v000000000257d4c0_0 .net "AluOut", 31 0, v000000000257d240_0;  1 drivers
v000000000257d560_0 .net "Branch", 0 0, L_00000000025ac120;  1 drivers
v000000000257c520_0 .net "C", 0 0, v000000000257dd80_0;  1 drivers
v00000000025a6920_0 .net "CUInput", 0 0, L_00000000025acda0;  1 drivers
v00000000025a7be0_0 .net "CUOut", 13 0, v00000000025301b0_0;  1 drivers
v00000000025a7dc0_0 .var "CuInput", 5 0;
v00000000025a6ce0_0 .net "DataOut", 31 0, L_00000000024fb2f0;  1 drivers
v00000000025a78c0_0 .net "IR15_11", 4 0, L_00000000025ad700;  1 drivers
v00000000025a6100_0 .net "IR20_16", 4 0, L_00000000025adb60;  1 drivers
v00000000025a6e20_0 .net "Jump", 0 0, L_00000000025ace40;  1 drivers
v00000000025a7d20_0 .net "MARLd", 0 0, L_00000000025a64c0;  1 drivers
v00000000025a70a0_0 .net "MAROutput", 8 0, v000000000257de20_0;  1 drivers
v00000000025a6600_0 .net "MDRLd", 0 0, L_00000000025a7500;  1 drivers
v00000000025a6ec0_0 .net "MDROuput", 31 0, v000000000257dec0_0;  1 drivers
v00000000025a6240_0 .net "MOC", 0 0, v000000000257c0c0_0;  1 drivers
v00000000025a6c40_0 .net "MOV", 0 0, L_00000000025a6420;  1 drivers
v00000000025a6380_0 .net "MemRead", 0 0, L_00000000025add40;  1 drivers
v00000000025a6b00_0 .net "MemToReg", 0 0, L_00000000025a7aa0;  1 drivers
v00000000025a6060_0 .net "MemWrite", 0 0, L_00000000025a7780;  1 drivers
v00000000025a69c0_0 .net "MemtoRegMuxOut", 31 0, v000000000252fcb0_0;  1 drivers
v00000000025a7000_0 .net "OutRF_InAluA", 31 0, v000000000257c7a0_0;  1 drivers
v00000000025a6d80_0 .net "OutRF_InAluSrcB", 31 0, v000000000257d6a0_0;  1 drivers
v00000000025a7b40_0 .net "RAMDataOut", 31 0, v000000000257c020_0;  1 drivers
v00000000025a76e0_0 .net "RegDst", 0 0, L_00000000025adac0;  1 drivers
v00000000025a6f60_0 .net "V", 0 0, v000000000257da60_0;  1 drivers
v00000000025a62e0_0 .net *"_s31", 5 0, L_00000000025ad7a0;  1 drivers
o0000000002548578 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025a7280_0 .net "clock", 0 0, o0000000002548578;  0 drivers
v00000000025a66a0_0 .var/i "code", 31 0;
v00000000025a6740_0 .var "data", 31 0;
v00000000025a6ba0_0 .net "dataIn", 15 0, L_00000000025ac6c0;  1 drivers
v00000000025a7140_0 .net "destination", 4 0, v000000000257dce0_0;  1 drivers
v00000000025a7e60_0 .var/i "fileIn", 31 0;
o0000000002548068 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v00000000025a7960_0 .net "funct", 5 0, o0000000002548068;  0 drivers
o0000000002549568 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000025a61a0_0 .net "instruction", 31 0, o0000000002549568;  0 drivers
v00000000025a6880_0 .var "loadPC", 8 0;
v00000000025a6a60_0 .net "operation", 5 0, v000000000252f7b0_0;  1 drivers
v00000000025a7a00_0 .net "outAluSrc_InAlu", 31 0, v000000000252ea90_0;  1 drivers
v00000000025a71e0_0 .net "outputSelectorA", 4 0, L_00000000025ac080;  1 drivers
v00000000025a7f00_0 .net "outputSelectorB", 4 0, L_00000000025ac940;  1 drivers
v00000000025a7c80_0 .net "regWrite", 0 0, L_00000000025a75a0;  1 drivers
o0000000002548548 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025a7320_0 .net "reset", 0 0, o0000000002548548;  0 drivers
v00000000025a73c0_0 .net "singExtended", 31 0, L_00000000025ac760;  1 drivers
v00000000025a7460_0 .var "test_ram_out", 7 0;
L_00000000025a7500 .part v00000000025301b0_0, 0, 1;
L_00000000025a64c0 .part v00000000025301b0_0, 1, 1;
L_00000000025a6420 .part v00000000025301b0_0, 2, 1;
L_00000000025a75a0 .part v00000000025301b0_0, 3, 1;
L_00000000025a7640 .part v00000000025301b0_0, 4, 1;
L_00000000025a7780 .part v00000000025301b0_0, 5, 1;
L_00000000025a6560 .part v00000000025301b0_0, 6, 1;
L_00000000025a7820 .part v00000000025301b0_0, 7, 1;
L_00000000025a67e0 .part v00000000025301b0_0, 8, 1;
L_00000000025a7aa0 .part v00000000025301b0_0, 9, 1;
L_00000000025add40 .part v00000000025301b0_0, 10, 1;
L_00000000025ac120 .part v00000000025301b0_0, 11, 1;
L_00000000025ace40 .part v00000000025301b0_0, 12, 1;
L_00000000025adac0 .part v00000000025301b0_0, 13, 1;
L_00000000025ad7a0 .part o0000000002549568, 26, 6;
L_00000000025acda0 .part L_00000000025ad7a0, 0, 1;
L_00000000025ac080 .part o0000000002549568, 21, 5;
L_00000000025ac940 .part o0000000002549568, 16, 5;
L_00000000025adb60 .part o0000000002549568, 16, 5;
L_00000000025ad700 .part o0000000002549568, 11, 5;
L_00000000025ac6c0 .part o0000000002549568, 0, 16;
S_0000000002547b00 .scope module, "ALUControl" "ALUControl" 2 98, 2 350 0, S_0000000002547980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "operation"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "ALUOP2"
    .port_info 3 /INPUT 1 "ALUOP1"
    .port_info 4 /INPUT 1 "ALUOP0"
v000000000252ebd0_0 .net "ALUOP0", 0 0, L_00000000025a67e0;  alias, 1 drivers
v000000000252eef0_0 .net "ALUOP1", 0 0, L_00000000025a7820;  alias, 1 drivers
v000000000252f710_0 .net "ALUOP2", 0 0, L_00000000025a6560;  alias, 1 drivers
v000000000252e590_0 .var "aluop", 2 0;
v000000000252f170_0 .net "funct", 5 0, o0000000002548068;  alias, 0 drivers
v000000000252f7b0_0 .var "operation", 5 0;
S_00000000024d6750 .scope module, "ALUsrcMux1" "ALUSrcMux" 2 90, 2 169 0, S_0000000002547980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "data"
    .port_info 1 /INPUT 32 "regData"
    .port_info 2 /INPUT 32 "extended"
    .port_info 3 /INPUT 1 "ALUSrc"
v000000000252f530_0 .net "ALUSrc", 0 0, L_00000000025a7640;  alias, 1 drivers
v000000000252ea90_0 .var "data", 31 0;
v000000000252ed10_0 .net "extended", 31 0, L_00000000025ac760;  alias, 1 drivers
v000000000252e810_0 .net "regData", 31 0, v000000000257d6a0_0;  alias, 1 drivers
E_0000000002539440 .event edge, v000000000252f530_0;
S_00000000024d68d0 .scope module, "CU" "ControlUnit" 2 99, 2 574 0, S_0000000002547980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 14 "signals"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "clock"
    .port_info 4 /INPUT 1 "MOC"
v000000000252f8f0_0 .net "MOC", 0 0, v000000000257c0c0_0;  alias, 1 drivers
v000000000252fa30_0 .net "clock", 0 0, o0000000002548578;  alias, 0 drivers
v0000000002530250_0 .net "next", 4 0, v000000000252ef90_0;  1 drivers
v000000000252f990_0 .net "opcode", 5 0, v00000000025a7dc0_0;  1 drivers
v000000000252fb70_0 .net "reset", 0 0, o0000000002548548;  alias, 0 drivers
v000000000252e4f0_0 .net "signals", 13 0, v00000000025301b0_0;  alias, 1 drivers
v000000000252fc10_0 .net "state", 4 0, v000000000252f670_0;  1 drivers
S_00000000024ddd10 .scope module, "CSE" "ControlSignalEncoder" 2 577, 2 394 0, S_00000000024d68d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 14 "signals"
    .port_info 1 /INPUT 5 "state"
v00000000025301b0_0 .var "signals", 13 0;
v000000000252fe90_0 .net "state", 4 0, v000000000252f670_0;  alias, 1 drivers
E_0000000002537d80 .event edge, v000000000252fe90_0;
S_00000000024dde90 .scope module, "NSD" "NextStateDecoder" 2 578, 2 463 0, S_00000000024d68d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "next"
    .port_info 1 /INPUT 5 "prev"
    .port_info 2 /INPUT 6 "opcode"
    .port_info 3 /INPUT 1 "MOC"
v000000000252f3f0_0 .net "MOC", 0 0, v000000000257c0c0_0;  alias, 1 drivers
v000000000252ef90_0 .var "next", 4 0;
v000000000252e9f0_0 .net "opcode", 5 0, v00000000025a7dc0_0;  alias, 1 drivers
v000000000252f5d0_0 .net "prev", 4 0, v000000000252f670_0;  alias, 1 drivers
S_0000000002505b20 .scope module, "SR" "StateRegister" 2 576, 2 376 0, S_00000000024d68d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "next"
    .port_info 1 /INPUT 5 "prev"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 1 "clear"
v000000000252ff30_0 .net "clear", 0 0, o0000000002548548;  alias, 0 drivers
v000000000252e8b0_0 .net "clock", 0 0, o0000000002548578;  alias, 0 drivers
v000000000252f670_0 .var "next", 4 0;
v000000000252f850_0 .net "prev", 4 0, v000000000252ef90_0;  alias, 1 drivers
v000000000252ffd0_0 .var "state", 4 0;
E_0000000002537d00 .event edge, v000000000252ff30_0, v000000000252e8b0_0;
S_0000000002505ca0 .scope module, "MemToRegMux1" "MemToRegMux" 2 96, 2 336 0, S_0000000002547980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "data"
    .port_info 1 /INPUT 32 "readData"
    .port_info 2 /INPUT 32 "aluResult"
    .port_info 3 /INPUT 1 "memToReg"
v000000000252e630_0 .net "aluResult", 31 0, v000000000257d240_0;  alias, 1 drivers
v000000000252fcb0_0 .var "data", 31 0;
v000000000252fd50_0 .net "memToReg", 0 0, L_00000000025a7aa0;  alias, 1 drivers
v000000000257c2a0_0 .net "readData", 31 0, v000000000257c020_0;  alias, 1 drivers
E_0000000002538380 .event edge, v000000000252fd50_0;
S_00000000024f85d0 .scope module, "RAM" "ram512x8" 2 95, 2 309 0, S_0000000002547980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut"
    .port_info 1 /OUTPUT 1 "MOC"
    .port_info 2 /INPUT 1 "MOV"
    .port_info 3 /INPUT 1 "MemRead"
    .port_info 4 /INPUT 1 "MemWrite"
    .port_info 5 /INPUT 9 "Address"
    .port_info 6 /INPUT 32 "DataIn"
v000000000257c840_0 .net "Address", 8 0, v000000000257de20_0;  alias, 1 drivers
v000000000257c340_0 .net "DataIn", 31 0, v000000000257dec0_0;  alias, 1 drivers
v000000000257c020_0 .var "DataOut", 31 0;
v000000000257c0c0_0 .var "MOC", 0 0;
v000000000257ca20_0 .net "MOV", 0 0, L_00000000025a6420;  alias, 1 drivers
v000000000257cb60 .array "Mem", 511 0, 7 0;
v000000000257d740_0 .net "MemRead", 0 0, L_00000000025add40;  alias, 1 drivers
v000000000257d600_0 .net "MemWrite", 0 0, L_00000000025a7780;  alias, 1 drivers
E_0000000002537b40 .event edge, v000000000257ca20_0;
S_00000000024f8750 .scope module, "RegDstMux1" "RegDstMux" 2 91, 2 178 0, S_0000000002547980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "destination"
    .port_info 1 /INPUT 5 "IR20_16"
    .port_info 2 /INPUT 5 "IR15_11"
    .port_info 3 /INPUT 1 "RegDst"
v000000000257d7e0_0 .net "IR15_11", 4 0, L_00000000025ad700;  alias, 1 drivers
v000000000257db00_0 .net "IR20_16", 4 0, L_00000000025adb60;  alias, 1 drivers
v000000000257ce80_0 .net "RegDst", 0 0, L_00000000025adac0;  alias, 1 drivers
v000000000257dce0_0 .var "destination", 4 0;
E_0000000002537bc0 .event edge, v000000000257ce80_0;
S_00000000024d4e90 .scope module, "RegF" "RegisterFile" 2 89, 2 137 0, S_0000000002547980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "OA"
    .port_info 1 /OUTPUT 32 "OB"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 5 "destination"
    .port_info 4 /INPUT 5 "regAddressA"
    .port_info 5 /INPUT 5 "regAddressB"
    .port_info 6 /INPUT 1 "write"
    .port_info 7 /INPUT 1 "clock"
v000000000257c7a0_0 .var "OA", 31 0;
v000000000257d6a0_0 .var "OB", 31 0;
v000000000257cac0_0 .net "clock", 0 0, o0000000002548578;  alias, 0 drivers
v000000000257d880_0 .net "dataIn", 31 0, v000000000252fcb0_0;  alias, 1 drivers
v000000000257cfc0_0 .net "destination", 4 0, v000000000257dce0_0;  alias, 1 drivers
v000000000257d1a0_0 .net "regAddressA", 4 0, L_00000000025ac080;  alias, 1 drivers
v000000000257d920_0 .net "regAddressB", 4 0, L_00000000025ac940;  alias, 1 drivers
v000000000257d060 .array "registerFile", 0 31, 31 0;
v000000000257c700_0 .net "write", 0 0, L_00000000025a75a0;  alias, 1 drivers
E_0000000002537a80 .event posedge, v000000000252e8b0_0;
S_00000000024d5010 .scope module, "alu1" "Alu_32bits" 2 92, 2 187 0, S_0000000002547980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Y"
    .port_info 1 /OUTPUT 1 "C"
    .port_info 2 /OUTPUT 1 "V"
    .port_info 3 /INPUT 6 "s"
    .port_info 4 /INPUT 32 "A"
    .port_info 5 /INPUT 32 "B"
v000000000257d9c0_0 .net "A", 31 0, v000000000257c7a0_0;  alias, 1 drivers
v000000000257dba0_0 .net "B", 31 0, v000000000252ea90_0;  alias, 1 drivers
v000000000257dd80_0 .var "C", 0 0;
v000000000257da60_0 .var "V", 0 0;
v000000000257d240_0 .var "Y", 31 0;
v000000000257d2e0_0 .var/i "c", 31 0;
v000000000257d420_0 .var/i "c2", 31 0;
v000000000257dc40_0 .var/i "flag", 31 0;
v000000000257c5c0_0 .var/i "i", 31 0;
v000000000257c660_0 .net "s", 5 0, v000000000252f7b0_0;  alias, 1 drivers
E_0000000002537d40 .event edge, v000000000252ea90_0, v000000000257c7a0_0, v000000000252f7b0_0;
S_00000000024d35d0 .scope module, "mar1" "MAR" 2 93, 2 103 0, S_0000000002547980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 9 "Qs"
    .port_info 1 /INPUT 32 "Ds"
    .port_info 2 /INPUT 1 "Ld"
    .port_info 3 /INPUT 1 "CLK"
v000000000257cd40_0 .net "CLK", 0 0, o0000000002548578;  alias, 0 drivers
v000000000257cc00_0 .net "Ds", 31 0, v000000000257d240_0;  alias, 1 drivers
v000000000257c8e0_0 .net "Ld", 0 0, L_00000000025a64c0;  alias, 1 drivers
v000000000257de20_0 .var "Qs", 8 0;
E_0000000002538540 .event edge, v000000000252e8b0_0, v000000000257c8e0_0, v000000000257c840_0;
S_00000000024d3750 .scope module, "mdr1" "MDR" 2 94, 2 120 0, S_0000000002547980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Qs"
    .port_info 1 /INPUT 32 "Ds"
    .port_info 2 /INPUT 1 "Ld"
    .port_info 3 /INPUT 1 "CLK"
v000000000257c160_0 .net "CLK", 0 0, o0000000002548578;  alias, 0 drivers
v000000000257c980_0 .net "Ds", 31 0, v000000000257d6a0_0;  alias, 1 drivers
v000000000257cca0_0 .net "Ld", 0 0, L_00000000025a7500;  alias, 1 drivers
v000000000257dec0_0 .var "Qs", 31 0;
E_0000000002538600 .event edge, v000000000252e8b0_0, v000000000257cca0_0, v000000000257c340_0;
S_00000000024fb9f0 .scope module, "singExtender" "Extender" 2 97, 2 345 0, S_0000000002547980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "dataOut"
    .port_info 1 /INPUT 16 "dataIn"
L_00000000025ae048 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000257c200_0 .net/2u *"_s0", 15 0, L_00000000025ae048;  1 drivers
v000000000257cf20_0 .net "dataIn", 15 0, L_00000000025ac6c0;  alias, 1 drivers
v000000000257cde0_0 .net "dataOut", 31 0, L_00000000025ac760;  alias, 1 drivers
L_00000000025ac760 .concat [ 16 16 0 0], L_00000000025ac6c0, L_00000000025ae048;
    .scope S_00000000024d4e90;
T_0 ;
    %pushi/vec4 604045356, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000257d060, 4, 0;
    %pushi/vec4 2418147328, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000257d060, 4, 0;
    %pushi/vec4 2418212866, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000257d060, 4, 0;
    %pushi/vec4 10273, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000257d060, 4, 0;
    %pushi/vec4 10627105, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000257d060, 4, 0;
    %pushi/vec4 610533375, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000257d060, 4, 0;
    %pushi/vec4 476119037, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000257d060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000257d060, 4, 0;
    %pushi/vec4 2686779393, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000257d060, 4, 0;
    %pushi/vec4 268435458, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000257d060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000257d060, 4, 0;
    %pushi/vec4 419759876, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000257d060, 4, 0;
    %pushi/vec4 268500991, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000257d060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000257d060, 4, 0;
    %end;
    .thread T_0;
    .scope S_00000000024d4e90;
T_1 ;
    %wait E_0000000002537a80;
    %load/vec4 v000000000257c700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000000000257d880_0;
    %load/vec4 v000000000257cfc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000257d060, 4, 0;
    %load/vec4 v000000000257cfc0_0;
    %inv;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000257cfc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000257d060, 4, 0;
T_1.2 ;
T_1.0 ;
    %load/vec4 v000000000257d1a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000257d060, 4;
    %store/vec4 v000000000257c7a0_0, 0, 32;
    %load/vec4 v000000000257d920_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000257d060, 4;
    %store/vec4 v000000000257d6a0_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000024d6750;
T_2 ;
    %wait E_0000000002539440;
    %load/vec4 v000000000252f530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000000000252ed10_0;
    %store/vec4 v000000000252ea90_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000000000252e810_0;
    %store/vec4 v000000000252ea90_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000024f8750;
T_3 ;
    %wait E_0000000002537bc0;
    %load/vec4 v000000000257ce80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000000000257d7e0_0;
    %store/vec4 v000000000257dce0_0, 0, 5;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000000000257db00_0;
    %store/vec4 v000000000257dce0_0, 0, 5;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000024d5010;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000257d2e0_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_00000000024d5010;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000257d420_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_00000000024d5010;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000257dc40_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_00000000024d5010;
T_7 ;
    %wait E_0000000002537d40;
    %load/vec4 v000000000257c660_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000257da60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000257dd80_0;
    %load/vec4 v000000000257d9c0_0;
    %load/vec4 v000000000257dba0_0;
    %and;
    %cassign/vec4 v000000000257d240_0;
    %jmp T_7.13;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000257da60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000257dd80_0, 0, 1;
    %load/vec4 v000000000257d9c0_0;
    %load/vec4 v000000000257dba0_0;
    %or;
    %cassign/vec4 v000000000257d240_0;
    %jmp T_7.13;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000257da60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000257dd80_0, 0, 1;
    %load/vec4 v000000000257d9c0_0;
    %load/vec4 v000000000257dba0_0;
    %or;
    %inv;
    %cassign/vec4 v000000000257d240_0;
    %jmp T_7.13;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000257da60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000257dd80_0, 0, 1;
    %load/vec4 v000000000257d9c0_0;
    %load/vec4 v000000000257dba0_0;
    %xor;
    %cassign/vec4 v000000000257d240_0;
    %jmp T_7.13;
T_7.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000257dc40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000257d2e0_0, 0, 32;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000257c5c0_0, 0, 32;
T_7.14 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000257c5c0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_7.15, 5;
    %load/vec4 v000000000257d9c0_0;
    %load/vec4 v000000000257c5c0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.16, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000257dc40_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000257c5c0_0, 0, 32;
T_7.16 ;
    %load/vec4 v000000000257dc40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.18, 4;
    %load/vec4 v000000000257d2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000257d2e0_0, 0, 32;
T_7.18 ;
    %load/vec4 v000000000257c5c0_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000257c5c0_0, 0, 32;
    %jmp T_7.14;
T_7.15 ;
    %load/vec4 v000000000257d2e0_0;
    %cassign/vec4 v000000000257d240_0;
    %cassign/link v000000000257d240_0, v000000000257d2e0_0;
    %jmp T_7.13;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000257da60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000257dd80_0, 0, 1;
    %load/vec4 v000000000257d9c0_0;
    %load/vec4 v000000000257dba0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cassign/vec4 v000000000257d240_0;
    %jmp T_7.13;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000257da60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000257dd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000257dd80_0;
    %load/vec4 v000000000257d9c0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000257dba0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000000000257d9c0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000257dba0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.20, 9;
    %load/vec4 v000000000257dba0_0;
    %load/vec4 v000000000257d9c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cassign/vec4 v000000000257d240_0;
    %jmp T_7.21;
T_7.20 ;
    %load/vec4 v000000000257d9c0_0;
    %load/vec4 v000000000257dba0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cassign/vec4 v000000000257d240_0;
T_7.21 ;
    %jmp T_7.13;
T_7.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000257da60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000257dd80_0, 0, 1;
    %load/vec4 v000000000257d9c0_0;
    %pad/u 33;
    %load/vec4 v000000000257dba0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %cassign/vec4 v000000000257d240_0;
    %cassign/vec4 v000000000257dd80_0;
    %load/vec4 v000000000257d9c0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000257dba0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000257d240_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.22, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000257da60_0, 0, 1;
    %jmp T_7.23;
T_7.22 ;
    %load/vec4 v000000000257d9c0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000257dba0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000257d240_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.24, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000257da60_0, 0, 1;
T_7.24 ;
T_7.23 ;
    %jmp T_7.13;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000257da60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000257dd80_0;
    %load/vec4 v000000000257dba0_0;
    %inv;
    %cassign/vec4 v000000000257d240_0;
    %load/vec4 v000000000257d9c0_0;
    %pad/u 33;
    %load/vec4 v000000000257d240_0;
    %pad/u 33;
    %add;
    %addi 1, 0, 33;
    %split/vec4 32;
    %cassign/vec4 v000000000257d240_0;
    %cassign/vec4 v000000000257dd80_0;
    %load/vec4 v000000000257d9c0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000257dba0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000257d240_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.26, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000257da60_0, 0, 1;
    %jmp T_7.27;
T_7.26 ;
    %load/vec4 v000000000257d9c0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000257dba0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000257d240_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.28, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000257da60_0, 0, 1;
T_7.28 ;
T_7.27 ;
    %jmp T_7.13;
T_7.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000257da60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000257dd80_0;
    %load/vec4 v000000000257d9c0_0;
    %pad/u 33;
    %ix/getv 4, v000000000257dba0_0;
    %shiftl 4;
    %split/vec4 32;
    %cassign/vec4 v000000000257d240_0;
    %cassign/vec4 v000000000257dd80_0;
    %jmp T_7.13;
T_7.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000257da60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000257dd80_0, 0, 1;
    %load/vec4 v000000000257d9c0_0;
    %pad/u 33;
    %ix/getv 4, v000000000257dba0_0;
    %shiftr 4;
    %split/vec4 32;
    %cassign/vec4 v000000000257d240_0;
    %cassign/vec4 v000000000257dd80_0;
    %jmp T_7.13;
T_7.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000257da60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000257dd80_0, 0, 1;
    %load/vec4 v000000000257d9c0_0;
    %ix/getv 4, v000000000257dba0_0;
    %shiftr 4;
    %cassign/vec4 v000000000257d240_0;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000257da60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000257dd80_0, 0, 1;
    %load/vec4 v000000000257dba0_0;
    %pad/u 33;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %split/vec4 32;
    %cassign/vec4 v000000000257d240_0;
    %cassign/vec4 v000000000257dd80_0;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000024d35d0;
T_8 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000000000257de20_0, 0, 9;
    %end;
    .thread T_8;
    .scope S_00000000024d35d0;
T_9 ;
    %wait E_0000000002538540;
    %load/vec4 v000000000257c8e0_0;
    %load/vec4 v000000000257cd40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000000000257cc00_0;
    %pad/u 9;
    %assign/vec4 v000000000257de20_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000000024d3750;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000257dec0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_00000000024d3750;
T_11 ;
    %wait E_0000000002538600;
    %load/vec4 v000000000257cca0_0;
    %load/vec4 v000000000257c160_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000000000257c980_0;
    %assign/vec4 v000000000257dec0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000024f85d0;
T_12 ;
    %wait E_0000000002537b40;
    %load/vec4 v000000000257ca20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000000000257d740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000000000257c840_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000000000257cb60, 4;
    %load/vec4 v000000000257c840_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000257cb60, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000257c840_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000257cb60, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000257c840_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000257cb60, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000257c020_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000257c0c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000257c0c0_0, 0, 1;
T_12.2 ;
    %load/vec4 v000000000257d600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v000000000257c340_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000000000257c840_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v000000000257cb60, 4, 0;
    %load/vec4 v000000000257c340_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000000000257c840_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000257cb60, 4, 0;
    %load/vec4 v000000000257c340_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000000000257c840_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000257cb60, 4, 0;
    %load/vec4 v000000000257c340_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000000000257c840_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000257cb60, 4, 0;
    %delay 1, 0;
    %load/vec4 v000000000257c840_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000000000257cb60, 4;
    %pad/u 32;
    %store/vec4 v000000000257c020_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000257c0c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000257c0c0_0, 0, 1;
T_12.4 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000002505ca0;
T_13 ;
    %wait E_0000000002538380;
    %load/vec4 v000000000252fd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000000000257c2a0_0;
    %store/vec4 v000000000252fcb0_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000000000252e630_0;
    %store/vec4 v000000000252fcb0_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000002547b00;
T_14 ;
    %load/vec4 v000000000252f710_0;
    %load/vec4 v000000000252eef0_0;
    %load/vec4 v000000000252ebd0_0;
    %concat/vec4; draw_concat_vec4
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000252e590_0, 0, 3;
    %load/vec4 v000000000252e590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %jmp T_14.8;
T_14.0 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000000000252f7b0_0, 0, 6;
    %jmp T_14.8;
T_14.1 ;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v000000000252f7b0_0, 0, 6;
    %jmp T_14.8;
T_14.2 ;
    %load/vec4 v000000000252f170_0;
    %store/vec4 v000000000252f7b0_0, 0, 6;
    %jmp T_14.8;
T_14.3 ;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v000000000252f7b0_0, 0, 6;
    %jmp T_14.8;
T_14.4 ;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v000000000252f7b0_0, 0, 6;
    %jmp T_14.8;
T_14.5 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v000000000252f7b0_0, 0, 6;
    %jmp T_14.8;
T_14.6 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v000000000252f7b0_0, 0, 6;
    %jmp T_14.8;
T_14.7 ;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v000000000252f7b0_0, 0, 6;
    %jmp T_14.8;
T_14.8 ;
    %pop/vec4 1;
    %end;
    .thread T_14;
    .scope S_0000000002505b20;
T_15 ;
    %wait E_0000000002537d00;
    %load/vec4 v000000000252ff30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000000000252e8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000252ffd0_0, 0, 5;
T_15.2 ;
    %load/vec4 v000000000252ffd0_0;
    %store/vec4 v000000000252f670_0, 0, 5;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000000000252e8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v000000000252f850_0;
    %store/vec4 v000000000252ffd0_0, 0, 5;
T_15.4 ;
    %load/vec4 v000000000252ffd0_0;
    %store/vec4 v000000000252f670_0, 0, 5;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000000024ddd10;
T_16 ;
    %wait E_0000000002537d80;
    %load/vec4 v000000000252fe90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_16.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_16.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_16.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_16.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_16.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_16.21, 6;
    %pushi/vec4 16383, 0, 14;
    %store/vec4 v00000000025301b0_0, 0, 14;
    %jmp T_16.23;
T_16.0 ;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v00000000025301b0_0, 0, 14;
    %jmp T_16.23;
T_16.1 ;
    %pushi/vec4 66, 0, 14;
    %store/vec4 v00000000025301b0_0, 0, 14;
    %jmp T_16.23;
T_16.2 ;
    %pushi/vec4 8812, 0, 14;
    %store/vec4 v00000000025301b0_0, 0, 14;
    %jmp T_16.23;
T_16.3 ;
    %pushi/vec4 108, 0, 14;
    %store/vec4 v00000000025301b0_0, 0, 14;
    %jmp T_16.23;
T_16.4 ;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v00000000025301b0_0, 0, 14;
    %jmp T_16.23;
T_16.5 ;
    %pushi/vec4 8456, 0, 14;
    %store/vec4 v00000000025301b0_0, 0, 14;
    %jmp T_16.23;
T_16.6 ;
    %pushi/vec4 344, 0, 14;
    %store/vec4 v00000000025301b0_0, 0, 14;
    %jmp T_16.23;
T_16.7 ;
    %pushi/vec4 408, 0, 14;
    %store/vec4 v00000000025301b0_0, 0, 14;
    %jmp T_16.23;
T_16.8 ;
    %pushi/vec4 8664, 0, 14;
    %store/vec4 v00000000025301b0_0, 0, 14;
    %jmp T_16.23;
T_16.9 ;
    %pushi/vec4 24, 0, 14;
    %store/vec4 v00000000025301b0_0, 0, 14;
    %jmp T_16.23;
T_16.10 ;
    %pushi/vec4 88, 0, 14;
    %store/vec4 v00000000025301b0_0, 0, 14;
    %jmp T_16.23;
T_16.11 ;
    %pushi/vec4 216, 0, 14;
    %store/vec4 v00000000025301b0_0, 0, 14;
    %jmp T_16.23;
T_16.12 ;
    %pushi/vec4 2176, 0, 14;
    %store/vec4 v00000000025301b0_0, 0, 14;
    %jmp T_16.23;
T_16.13 ;
    %pushi/vec4 4096, 0, 14;
    %store/vec4 v00000000025301b0_0, 0, 14;
    %jmp T_16.23;
T_16.14 ;
    %pushi/vec4 338, 0, 14;
    %store/vec4 v00000000025301b0_0, 0, 14;
    %jmp T_16.23;
T_16.15 ;
    %pushi/vec4 1348, 0, 14;
    %store/vec4 v00000000025301b0_0, 0, 14;
    %jmp T_16.23;
T_16.16 ;
    %pushi/vec4 1350, 0, 14;
    %store/vec4 v00000000025301b0_0, 0, 14;
    %jmp T_16.23;
T_16.17 ;
    %pushi/vec4 840, 0, 14;
    %store/vec4 v00000000025301b0_0, 0, 14;
    %jmp T_16.23;
T_16.18 ;
    %pushi/vec4 339, 0, 14;
    %store/vec4 v00000000025301b0_0, 0, 14;
    %jmp T_16.23;
T_16.19 ;
    %pushi/vec4 356, 0, 14;
    %store/vec4 v00000000025301b0_0, 0, 14;
    %jmp T_16.23;
T_16.20 ;
    %pushi/vec4 375, 0, 14;
    %store/vec4 v00000000025301b0_0, 0, 14;
    %jmp T_16.23;
T_16.21 ;
    %pushi/vec4 320, 0, 14;
    %store/vec4 v00000000025301b0_0, 0, 14;
    %jmp T_16.23;
T_16.23 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000000024dde90;
T_17 ;
    %wait E_0000000002537d80;
    %load/vec4 v000000000252f5d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_17.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_17.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_17.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_17.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_17.21, 6;
    %jmp T_17.22;
T_17.0 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.22;
T_17.1 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.22;
T_17.2 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.22;
T_17.3 ;
    %load/vec4 v000000000252f3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.23, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.24;
T_17.23 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
T_17.24 ;
    %jmp T_17.22;
T_17.4 ;
    %load/vec4 v000000000252e9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_17.25, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_17.26, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_17.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_17.28, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_17.29, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_17.30, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_17.31, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_17.32, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_17.33, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_17.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_17.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_17.36, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_17.37, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_17.38, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_17.39, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_17.40, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_17.41, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_17.42, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_17.43, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_17.44, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_17.45, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_17.46, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_17.47, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_17.48, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_17.49, 6;
    %jmp T_17.50;
T_17.25 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.50;
T_17.26 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.50;
T_17.27 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.50;
T_17.28 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.50;
T_17.29 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.50;
T_17.30 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.50;
T_17.31 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.50;
T_17.32 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.50;
T_17.33 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.50;
T_17.34 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.50;
T_17.35 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.50;
T_17.36 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.50;
T_17.37 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.50;
T_17.38 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.50;
T_17.39 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.50;
T_17.40 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.50;
T_17.41 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.50;
T_17.42 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.50;
T_17.43 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.50;
T_17.44 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.50;
T_17.45 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.50;
T_17.46 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.50;
T_17.47 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.50;
T_17.48 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.50;
T_17.49 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.50;
T_17.50 ;
    %pop/vec4 1;
    %jmp T_17.22;
T_17.5 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.22;
T_17.6 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.22;
T_17.7 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.22;
T_17.8 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.22;
T_17.9 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.22;
T_17.10 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.22;
T_17.11 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.22;
T_17.12 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.22;
T_17.13 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.22;
T_17.14 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.22;
T_17.15 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.22;
T_17.16 ;
    %load/vec4 v000000000252f3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.51, 8;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.52;
T_17.51 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
T_17.52 ;
    %jmp T_17.22;
T_17.17 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.22;
T_17.18 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.22;
T_17.19 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.22;
T_17.20 ;
    %load/vec4 v000000000252f3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.53, 8;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.54;
T_17.53 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
T_17.54 ;
    %jmp T_17.22;
T_17.21 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000000000252ef90_0, 0, 5;
    %jmp T_17.22;
T_17.22 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000000002547980;
T_18 ;
    %vpi_func 2 73 "$fopen" 32, "testcode.txt", "r" {0 0 0};
    %store/vec4 v00000000025a7e60_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000000025a6880_0, 0, 9;
T_18.0 ;
    %vpi_func 2 76 "$feof" 32, v00000000025a7e60_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_18.1, 8;
    %vpi_func 2 77 "$fscanf" 32, v00000000025a7e60_0, "%b", v00000000025a6740_0 {0 0 0};
    %store/vec4 v00000000025a66a0_0, 0, 32;
    %load/vec4 v00000000025a6740_0;
    %pad/u 8;
    %load/vec4 v00000000025a6880_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v000000000257cb60, 4, 0;
    %delay 5, 0;
    %load/vec4 v00000000025a6880_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000000000257cb60, 4;
    %store/vec4 v00000000025a7460_0, 0, 8;
    %vpi_call 2 81 "$display", "space=%d, memory_data=%b", v00000000025a6880_0, v00000000025a7460_0 {0 0 0};
    %load/vec4 v00000000025a6880_0;
    %addi 1, 0, 9;
    %store/vec4 v00000000025a6880_0, 0, 9;
    %jmp T_18.0;
T_18.1 ;
    %vpi_call 2 84 "$fclose", v00000000025a7e60_0 {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "mips.v";
