<dec f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCFixupKinds.h' l='41' type='134'/>
<use f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCAsmBackend.cpp' l='46' c='_ZL16adjustFixupValuejm'/>
<use f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCAsmBackend.cpp' l='62' c='_ZL20getFixupKindNumBytesj'/>
<doc f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCFixupKinds.h' l='39'>/// A 14-bit fixup corresponding to lo16(_foo) with implied 2 zero bits for
  /// instrs like &apos;std&apos;.</doc>
<use f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCELFObjectWriter.cpp' l='127' c='_ZNK12_GLOBAL__N_118PPCELFObjectWriter12getRelocTypeERN4llvm9MCContextERKNS1_7MCValueERKNS1_7MCFixupEb'/>
<use f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCELFObjectWriter.cpp' l='351' c='_ZNK12_GLOBAL__N_118PPCELFObjectWriter12getRelocTypeERN4llvm9MCContextERKNS1_7MCValueERKNS1_7MCFixupEb'/>
<use f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCCodeEmitter.cpp' l='181' u='r' c='_ZNK4llvm16PPCMCCodeEmitter17getMemRIXEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCCodeEmitter.cpp' l='202' u='r' c='_ZNK4llvm16PPCMCCodeEmitter19getMemRIX16EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE'/>
