/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/host_interface.v,157,518,61,293,0,0,0,137,6,0,0,1,3,0,0,0,6,4,0,0,0,22,1,1,0,0,1,0,0,0,0,0,0,19,4,0,0,0,0,1,0,0,0,0,0,0,0,20,3,0,0,33,3,0,0,0,0,0,0,0,0,0,2,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/data_swap.v,11,198,7,194,0,0,0,5,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/control_unit.v,122,250,34,60,0,0,0,113,0,0,0,0,12,0,0,0,1,4,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,1,0,0,0,0,0,0,0,5,8,0,0,49,8,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/key_expander.v,36,770,21,606,0,0,0,27,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,10,0,1,1,0,0,0,0,0,0,3,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath.v,1336,8221,748,5916,0,0,0,879,148,0,0,1,0,40,40,0,0,9,0,0,0,116,35,312,52,1,1,0,0,0,0,0,0,20,1,0,0,0,0,1,1,0,0,0,0,0,0,6,16,0,0,65,6,0,0,0,0,0,9,0,0,0,12,27,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core.v,1503,8681,826,6182,0,0,0,995,148,0,0,1,12,40,40,0,1,13,0,0,0,118,36,312,52,2,1,0,0,0,0,0,0,42,1,0,0,0,0,2,1,0,0,0,0,0,0,11,24,0,0,114,14,0,0,0,0,0,9,0,0,0,13,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes.v,1691,9402,918,6678,0,0,0,1132,154,0,0,2,15,40,40,0,7,17,0,0,0,140,37,313,52,2,2,0,0,0,0,0,0,61,5,0,0,0,0,3,1,0,0,0,0,0,0,31,27,0,0,147,17,0,0,0,0,0,9,0,0,0,15,35,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/mix_columns.v,45,432,25,272,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,27,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v,244,490,130,340,0,0,0,163,37,0,0,0,0,10,10,0,0,0,0,0,0,26,6,68,13,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox.v,981,2058,525,1458,0,0,0,652,148,0,0,0,0,40,40,0,0,0,0,0,0,104,24,272,52,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_len_gen.v,8,33,6,31,0,0,0,3,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ca_prng.v,270,439,13,182,0,0,0,293,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,224,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_fsm.v,66,260,14,41,0,0,0,55,0,0,0,3,0,0,0,0,3,2,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,9,7,0,0,0,2,0,4,0,0,0,0,0,0,2,1,0,0,15,3,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc.v,1473,6218,207,1260,0,0,0,1353,4,0,2,41,31,0,0,0,9,26,0,0,0,1,1,0,0,2,1,0,0,0,0,3,1,231,100,0,0,15,8,8,13,0,0,0,0,0,0,32,4,0,0,725,48,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_read_run_befores.v,286,1571,46,338,0,0,0,261,0,0,0,16,1,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,32,0,0,15,2,1,3,0,0,0,0,0,0,4,0,0,0,119,4,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_read_levels.v,280,1669,39,251,0,0,0,268,0,0,2,17,0,0,0,0,2,3,0,0,0,1,0,0,0,2,1,0,0,0,0,2,1,19,61,0,0,0,4,6,6,0,0,0,0,0,0,16,2,0,0,88,15,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_read_total_coeffs.v,557,1592,32,160,0,0,0,549,4,0,0,5,28,0,0,0,0,13,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,134,0,0,0,0,0,1,0,0,0,0,0,0,0,2,1,0,0,339,14,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cfg_crc.v,15,23,7,11,0,0,0,14,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_read_total_zeros.v,222,715,16,61,0,0,0,217,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,29,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,164,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cr_div_submodules/cr_div.v,65,1089,15,273,2,4096,0,61,1,0,0,3,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,6,3,0,0,0,0,0,3,2,0,0,0,0,0,0,0,0,0,27,3,0,0,0,0,0,0,3,0,0,0,0,0,0,0,1,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_comb.v,12,76,9,61,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,0,0,3,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_control_unit.v,108,155,23,35,0,0,0,102,0,0,0,3,0,0,0,0,4,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13,8,0,0,0,0,0,0,0,0,0,0,0,0,24,13,0,0,21,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb.v,612,11116,366,7098,0,0,0,426,9,0,0,4,100,0,0,0,6,16,0,0,0,124,4,16,0,0,0,0,0,0,0,0,0,27,8,0,0,0,0,0,0,0,0,0,0,0,0,40,15,0,0,29,10,0,0,0,0,0,0,4,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v,382,9955,239,6323,0,0,0,281,9,0,0,0,100,0,0,0,2,3,0,0,0,119,0,16,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_parallel.v,159,1112,112,808,0,0,0,94,8,0,0,0,23,0,0,0,0,0,0,0,0,47,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/host_interface.v,64,582,47,317,0,0,0,41,0,0,0,1,0,0,0,0,0,3,0,0,0,5,4,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,15,2,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_add.v,59,1330,34,819,0,0,0,51,0,0,0,0,2,0,0,0,0,5,0,0,0,2,1,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,3,3,2,0,0,0,0,0,0,1,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_div.v,239,3751,82,2168,0,0,0,219,2,0,0,0,7,0,0,0,1,7,0,0,0,3,1,1,0,5,1,0,0,0,0,0,0,103,1,0,0,0,4,3,8,0,0,0,0,0,0,0,0,0,0,23,2,0,0,0,0,0,0,0,0,0,0,0,0,0,11,36,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_exceptions.v,199,1349,75,850,0,0,0,186,0,0,0,0,6,0,0,0,0,19,0,0,0,53,31,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_mul.v,267,3587,58,1940,0,0,0,260,54,0,0,0,5,0,0,0,0,6,0,0,0,53,1,1,0,2,1,0,0,0,0,0,0,52,0,0,0,0,2,12,3,10,0,0,0,0,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,1,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu.v,1024,13444,375,7986,0,0,0,932,57,0,0,0,25,0,0,0,1,52,0,0,0,130,41,4,0,9,4,0,0,0,0,0,1,224,1,0,0,1,14,21,17,10,0,0,0,0,0,2,0,0,0,61,8,0,0,0,0,0,4,0,0,0,0,0,0,0,31,213,0,1,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_round.v,34,644,22,394,0,0,0,25,0,0,0,0,1,0,0,0,0,2,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dpll-isdn.v,88,426,35,66,0,0,0,67,2,0,0,1,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,11,3,0,0,2,2,5,3,0,0,0,0,0,0,3,4,0,0,11,1,0,0,0,0,0,7,2,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dpll-isdn_submodules/freqdivider.v,13,93,5,11,0,0,0,10,1,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,2,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_sub.v,135,1596,41,888,0,0,0,128,1,0,0,0,2,0,0,0,0,9,0,0,0,3,2,1,0,2,1,0,0,0,0,0,0,56,0,0,0,1,4,0,4,0,0,0,0,0,0,1,0,0,0,10,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dpll-isdn_submodules/phasecomparator.v,10,11,7,8,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dpll-isdn_submodules/randomwalkfilter.v,14,97,6,13,0,0,0,11,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,1,1,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dpll-isdn_submodules/variableresetrandomwalkfilter.v,58,315,16,40,0,0,0,50,0,0,0,1,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,10,2,0,0,1,2,3,3,0,0,0,0,0,0,1,4,0,0,9,1,0,0,0,0,0,4,1,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_cn.v,175,1166,100,629,0,0,0,139,7,0,0,0,0,0,0,0,1,1,0,0,0,7,6,4,0,2,0,0,0,0,1,2,1,3,3,0,0,0,0,3,2,0,0,0,0,0,0,4,1,0,0,35,0,0,0,0,0,0,0,0,0,0,55,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_edgetable.v,8684,8744,5,49,0,0,0,8680,0,0,0,0,701,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7976,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_muxreg.v,15,52,10,44,0,0,0,6,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol.v,318,2216,129,500,0,0,0,269,2,0,0,10,3,0,0,0,11,7,0,0,0,2,0,1,0,0,0,0,0,0,0,0,0,20,7,0,0,0,10,5,13,0,0,0,0,0,0,6,2,0,0,75,20,0,0,0,0,0,0,1,0,0,57,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_ram_behav.v,12,42,8,26,1,64,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3_add.v,29,32,9,12,0,0,0,22,4,0,0,0,0,0,0,0,0,0,0,0,0,14,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v,107,625,79,462,0,0,0,57,3,0,0,0,0,0,0,0,1,0,0,0,0,5,2,0,0,0,0,0,0,0,0,1,0,2,1,0,0,0,0,1,2,0,0,0,0,0,0,0,1,0,0,11,0,0,0,0,0,0,0,0,0,0,27,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster.v,385,2641,293,1983,2,13056,0,185,9,0,0,0,0,0,0,0,3,0,0,0,0,15,6,0,0,0,0,0,0,0,0,3,0,6,3,0,0,0,0,3,6,0,0,0,0,0,0,0,3,0,0,39,0,0,0,0,0,0,4,0,0,0,81,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v,5949,32861,3969,30071,0,0,0,2340,0,0,0,0,0,0,0,0,0,270,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1440,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,90,270,0,0,0,0,0,0,0,0,0,270,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3_mult.v,21,24,7,10,0,0,0,16,4,0,0,0,0,0,0,0,0,0,0,0,0,10,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3_sub.v,32,38,12,18,0,0,0,22,4,0,0,0,0,0,0,0,0,0,0,0,0,14,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_add.v,2816,3686,876,1746,0,0,0,2134,388,0,0,0,0,0,0,0,0,0,0,0,0,1358,388,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_cubic.v,2642,3380,882,1620,0,0,0,1936,352,0,0,0,0,0,0,0,0,0,0,0,0,1232,352,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv.v,12780,25220,4560,15245,0,0,0,9229,2001,0,0,1,0,0,0,0,0,1,0,0,0,5804,1402,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,2,0,0,0,0,0,0,3,4,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_mult.v,15240,21200,5224,10798,0,0,0,11199,2352,0,0,0,0,0,0,0,0,0,0,0,0,7068,1770,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,1,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/f3m_sub.v,3107,4268,1167,2328,0,0,0,2134,388,0,0,0,0,0,0,0,0,0,0,0,0,1358,388,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func1.v,5202,7256,1870,3924,0,0,0,3724,784,0,0,0,0,0,0,0,0,0,0,0,0,2352,588,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg.v,101230,168115,34874,95030,0,0,0,74261,14869,0,0,2,0,0,0,0,1,3,0,0,0,46926,12319,0,0,0,0,0,0,0,0,0,0,8,4,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,47,0,0,0,0,0,0,6,11,0,0,0,0,0,0,35,27,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func2.v,2,392,2,392,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func3.v,111,716,43,648,0,0,0,76,16,0,0,0,0,0,0,0,0,0,0,0,0,48,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func5.v,31,424,11,404,0,0,0,22,4,0,0,0,0,0,0,0,0,0,0,0,0,14,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func4.v,2061,2746,689,1374,0,0,0,1568,392,0,0,0,0,0,0,0,0,0,0,0,0,980,196,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func10.v,36325,59552,12443,33498,0,0,0,26644,5481,0,0,1,0,0,0,0,0,1,0,0,0,16822,4302,0,0,0,0,0,0,0,0,0,0,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,2,3,0,0,0,0,0,0,8,9,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func6.v,8,39,6,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func7.v,92,490,32,430,0,0,0,66,12,0,0,0,0,0,0,0,0,0,0,0,0,42,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func11.v,64009,98644,22347,54393,0,0,0,46385,9385,0,0,1,0,0,0,0,0,1,0,0,0,29323,7625,0,0,0,0,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,4,4,0,0,0,0,0,0,13,10,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func9.v,785,1943,9,1167,0,0,0,1165,0,0,0,0,0,0,0,0,0,0,0,0,0,777,388,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/func8.v,12315,14658,4301,6644,0,0,0,8990,1952,0,0,0,0,0,0,0,0,0,0,0,0,5668,1370,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/fast_antilog.v,71,188,6,101,0,0,0,69,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,63,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/fpga-median.v,551,3637,472,3421,0,0,0,218,1,0,0,1,3,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,52,0,2,1,0,0,0,0,6,3,0,0,0,0,0,0,0,0,0,0,56,76,0,0,0,0,0,0,0,0,0,14,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/fpga-median_submodules/state_machine.v,37,229,10,65,0,0,0,33,1,0,0,1,3,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,6,3,0,0,0,0,0,0,0,0,0,0,4,4,0,0,0,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/gng.v,421,2477,146,1906,0,0,0,464,62,0,0,1,0,0,0,0,0,1,0,0,0,1,56,5,0,0,0,0,0,0,0,0,0,262,0,0,0,0,0,4,0,2,0,0,0,0,0,0,0,0,0,31,2,0,0,0,0,0,24,0,0,0,0,0,0,0,10,3,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/gng_submodules/gng_coef.v,254,363,6,115,0,0,0,252,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,247,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/gng_submodules/gng_ctg.v,13,580,11,452,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,3,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/ecg_submodules/point_add.v,101166,163884,34829,91983,0,0,0,74221,14867,0,0,2,0,0,0,0,0,2,0,0,0,46923,12318,0,0,0,0,0,0,0,0,0,0,6,4,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,33,0,0,0,0,0,0,6,7,0,0,0,0,0,0,31,19,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/gng_submodules/gng_interp.v,401,1812,128,1369,0,0,0,454,62,0,0,1,0,0,0,0,0,1,0,0,0,1,56,0,0,0,0,0,0,0,0,0,0,262,0,0,0,0,0,4,0,2,0,0,0,0,0,0,0,0,0,31,2,0,0,0,0,0,24,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/gng_submodules/gng_smul_16_18.v,8,171,7,137,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/gng_submodules/gng_lzd.v,71,313,71,313,0,0,0,147,61,0,0,0,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/gng_submodules/gng_smul_16_18_sadd_37.v,12,325,11,291,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo.v,60,467,21,242,0,0,0,51,0,0,0,4,0,0,0,0,2,6,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,6,2,0,0,0,0,0,0,0,0,0,1,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos.v,302,3019,129,1623,0,0,0,230,26,0,0,8,6,0,0,0,8,8,0,0,0,61,16,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,9,4,0,0,0,0,0,0,0,0,0,0,36,8,0,0,0,0,0,0,0,0,0,6,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl.v,100,700,31,328,0,0,0,86,10,0,0,0,6,0,0,0,0,0,0,0,0,29,16,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mod3_calc.v,73,100,29,56,0,0,0,51,0,0,0,0,10,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mod3_calc_submodules/mod3_adder.v,11,14,3,6,0,0,0,9,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad_cntl.v,65,147,18,55,0,0,0,56,3,0,0,1,2,0,0,0,1,3,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,2,0,0,0,0,0,0,0,0,0,1,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mod3_calc_submodules/type_conv.v,8,9,3,4,0,0,0,6,0,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/nlprg.v,78,78,62,62,0,0,0,28,6,0,0,0,0,0,0,0,0,0,0,0,0,5,1,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add.v,5635,8536,1755,4656,0,0,0,4268,776,0,0,0,0,0,0,0,0,0,0,0,0,2716,776,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add3.v,11275,19012,3515,11252,0,0,0,8536,1552,0,0,0,0,0,0,0,0,0,0,0,0,5432,1552,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add4.v,16912,28324,5272,16684,0,0,0,12804,2328,0,0,0,0,0,0,0,0,0,0,0,0,8148,2328,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_cubic.v,5294,8895,1774,5375,0,0,0,3873,704,0,0,0,0,0,0,0,0,0,0,0,0,2464,704,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mux6.v,3919,9330,39,5450,0,0,0,4268,0,0,0,0,0,0,0,0,0,0,0,0,0,2328,1940,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult.v,31534,49828,10258,28104,0,0,0,23832,4293,0,0,1,0,0,0,0,0,0,0,0,0,15022,4487,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,5,5,0,0,0,0,0,0,8,4,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_sub.v,6217,9700,2337,5820,0,0,0,4268,776,0,0,0,0,0,0,0,0,0,0,0,0,2716,776,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_add.v,8460,14550,2640,8730,0,0,0,6402,1164,0,0,0,0,0,0,0,0,0,0,0,0,4074,1164,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mux2.v,1169,2912,5,1748,0,0,0,1746,0,0,0,0,0,0,0,0,0,0,0,0,0,1164,582,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo.v,220704,386850,69013,232688,0,0,0,167688,29521,0,0,3,0,0,0,0,1,0,0,0,0,105636,32429,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,19,18,0,0,0,0,0,0,24,12,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult.v,67109,103921,20227,56622,0,0,0,51765,8949,0,0,1,0,0,0,0,0,0,0,0,0,32482,10307,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,4,8,0,0,0,0,0,0,6,3,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2.v,69478,115038,20264,65376,0,0,0,55270,8949,0,0,1,0,0,0,0,0,0,0,0,0,34810,11472,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,6,10,0,0,0,0,0,0,9,5,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v,71814,120280,20272,68290,0,0,0,57599,8949,0,0,1,0,0,0,0,0,0,0,0,0,35974,12636,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,6,11,0,0,0,0,0,0,9,5,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mux3.v,2335,4659,7,2331,0,0,0,2910,0,0,0,0,0,0,0,0,0,0,0,0,0,1746,1164,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv.v,115202,190150,37398,108830,0,0,0,87474,16066,0,0,2,0,0,0,0,0,1,0,0,0,55032,16250,0,0,0,0,0,0,0,0,0,0,7,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,16,19,0,0,0,0,0,0,33,18,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3_add1.v,4,6,2,4,0,0,0,4,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic.v,33382,59666,11182,37466,0,0,0,24424,4440,0,0,0,0,0,0,0,0,0,0,0,0,15540,4440,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add3.v,5637,8342,1757,4462,0,0,0,4268,776,0,0,0,0,0,0,0,0,0,0,0,0,2716,776,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add4.v,8455,12416,2635,6596,0,0,0,6402,1164,0,0,0,0,0,0,0,0,0,0,0,0,4074,1164,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mux3.v,783,1555,7,779,0,0,0,970,0,0,0,0,0,0,0,0,0,0,0,0,0,582,388,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3.v,16841,26695,5269,14706,0,0,0,13153,2352,0,0,0,0,0,0,0,0,0,0,0,0,8232,2547,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,4,4,0,0,0,0,0,0,6,3,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mux6.v,1953,3304,13,1364,0,0,0,2134,0,0,0,0,0,0,0,0,0,0,0,0,0,1164,970,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_nine.v,5289,7537,1769,4017,0,0,0,3873,704,0,0,0,0,0,0,0,0,0,0,0,0,2464,704,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v,135272,243541,40270,148060,0,0,0,104946,17486,0,0,2,0,0,0,0,0,0,0,0,0,65850,21560,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,9,12,0,0,0,0,0,0,11,6,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/FSM.v,58,847,18,699,0,0,0,50,0,0,0,1,2,0,0,0,2,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,1,0,0,0,0,1,1,0,0,0,0,0,0,4,0,0,0,8,8,0,0,0,0,0,1,0,0,0,0,0,0,0,1,5,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/const_.v,12,2391,4,1196,0,0,0,10,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PPG.v,12456,16606,4154,8304,0,0,0,9488,2372,0,0,0,0,0,0,0,0,0,0,0,0,5930,1186,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/f3m_add.v,17200,22534,5340,10674,0,0,0,13046,2372,0,0,0,0,0,0,0,0,0,0,0,0,8302,2372,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/mod_p.v,111,3688,43,3620,0,0,0,76,16,0,0,0,0,0,0,0,0,0,0,0,0,48,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/muxer.v,4,3565,4,3565,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/rom.v,460,524,3,39,0,0,0,458,0,0,0,0,32,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,423,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/ram.v,20,14315,10,4799,1,76032,0,78,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,64,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/select.v,6,21,6,21,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing.v,90310,230192,28884,150817,1,76032,0,68690,14329,0,0,1,37,0,0,0,4,4,0,0,0,42985,10746,0,0,0,0,0,0,0,0,0,0,445,1,0,0,0,0,1,1,0,0,0,0,0,0,4,0,0,0,33,11,0,0,0,0,0,8,1,0,0,0,0,0,0,2,9,0,0,0,0,2,0,0,2,0,64,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/trigonometric_functions_in_double_fpu_submodules/cosecant_lut.v,105,325,6,101,0,0,0,101,0,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,92,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,4,1,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/trigonometric_functions_in_double_fpu.v,722,3207,63,1294,0,0,0,682,7,0,0,1,12,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,561,0,0,0,0,7,0,6,0,0,1,0,0,0,4,10,0,0,38,7,0,0,0,0,0,9,1,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/trigonometric_functions_in_double_fpu_submodules/dividor.v,6,130,5,98,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/second_part.v,273499,470397,83283,275707,0,0,0,213174,36297,0,0,5,0,0,0,0,0,1,0,0,0,133971,42689,0,0,0,0,0,0,0,0,0,0,13,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,28,41,0,0,0,0,0,0,55,30,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v,210,472,136,379,0,0,0,95,2,0,0,0,0,0,0,0,0,0,0,0,0,36,14,37,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly_noFF.v,205,453,131,360,0,0,0,93,2,0,0,0,0,0,0,0,0,0,0,0,0,36,14,37,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_1d_x8.v,2647,6385,1700,5014,0,0,0,1224,22,0,0,0,0,0,0,0,0,0,0,0,0,459,190,462,0,0,0,0,0,0,0,0,0,23,0,0,0,0,0,1,0,0,0,0,0,0,0,1,0,0,0,23,0,0,0,0,0,0,0,0,0,0,4,25,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8.v,2043,2682,2043,2682,0,0,0,608,0,0,0,0,0,0,0,0,0,0,0,0,0,288,96,224,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny.v,90294,224236,28871,147238,1,76032,0,68685,14329,0,0,1,37,0,0,0,3,4,0,0,0,42985,10746,0,0,0,0,0,0,0,0,0,0,445,1,0,0,0,0,1,1,0,0,0,0,0,0,4,0,0,0,31,11,0,0,0,0,0,8,0,0,0,0,0,0,0,2,8,0,0,0,0,2,0,0,2,0,64,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8_submodules/full_adder.v,16,16,16,16,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8_submodules/half_adder.v,4,4,4,4,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8_submodules/ripple_adder_12bit.v,218,281,218,281,0,0,0,60,0,0,0,0,0,0,0,0,0,0,0,0,0,24,12,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8_submodules/ripple_adder_4bit.v,72,81,72,81,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,8,4,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8_submodules/ripple_adder_6bit.v,106,121,106,121,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,12,6,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8_submodules/vedic2x2.v,16,21,16,21,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8_submodules/ripple_adder_8bit.v,150,189,150,189,0,0,0,40,0,0,0,0,0,0,0,0,0,0,0,0,0,16,8,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8_submodules/vedic4x4.v,361,458,361,458,0,0,0,112,0,0,0,0,0,0,0,0,0,0,0,0,0,56,16,40,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder_submodules/bmc000.v,7,10,7,10,0,0,0,6,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder_submodules/ACS.v,20,64,11,48,0,0,0,14,0,0,0,0,2,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,1,2,0,0,0,0,0,0,0,0,0,0,0,3,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder_submodules/encoder.v,30,56,9,15,0,0,0,25,0,0,0,0,2,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,2,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder_submodules/mem.v,9,62,5,28,1,8192,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder_submodules/mem_disp.v,9,27,5,14,1,1024,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder_submodules/tbu.v,85,155,13,31,0,0,0,79,17,0,0,0,2,0,0,0,0,1,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,12,18,0,0,0,0,0,3,0,0,0,1,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/DataTransferUnit.v,409,25522,158,17012,4,4492,0,335,19,0,0,19,3,0,0,0,12,18,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,34,8,0,0,1,0,17,7,0,0,0,0,0,0,25,2,0,0,86,1,0,0,0,0,0,1,39,0,0,0,0,0,0,5,20,0,0,0,0,8,0,0,8,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v,480,8077,214,5911,0,0,0,463,2,0,0,1,10,0,0,0,6,4,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,72,4,0,0,3,1,30,7,0,0,0,0,0,0,23,11,0,0,89,4,0,0,0,0,0,163,5,0,0,0,0,0,0,10,15,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/MarshallerController.v,232,1700,49,483,0,0,0,217,2,0,0,3,3,0,0,0,7,5,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,50,2,0,0,0,0,13,6,0,0,0,0,0,0,5,28,0,0,58,3,0,0,0,0,0,4,11,0,0,0,0,0,0,4,10,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo.v,45,206,22,92,1,28,0,33,0,0,0,0,0,0,0,0,2,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,3,1,0,0,0,0,0,0,4,0,0,0,8,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/assemble.v,16,257,12,163,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/div_24b.v,75,2076,28,1247,0,0,0,94,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,23,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/dual_port_ram.v,17,2603,9,1047,1,2560,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/exponent.v,10,130,5,32,0,0,0,6,0,0,0,0,1,0,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/flag.v,10,14,7,11,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v,126,1419,11,243,0,0,0,148,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,46,0,0,0,0,1,2,27,0,0,0,0,0,0,3,0,0,0,61,2,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpmul.v,344,4098,157,1978,0,0,0,239,7,0,1,3,10,0,0,0,0,6,0,0,0,26,24,4,0,0,0,0,0,0,0,0,0,77,0,0,0,1,1,4,3,1,0,0,0,0,0,0,0,0,0,67,3,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_div.v,137,3170,40,1442,0,0,0,176,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,24,0,0,0,0,1,0,1,49,0,0,0,0,0,0,0,0,0,0,94,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/memcmd_fifo.v,45,494,22,281,1,112,0,33,0,0,0,0,0,0,0,0,2,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,3,1,0,0,0,0,0,0,4,0,0,0,8,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/multiply_a.v,4,97,4,97,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/mult_add.v,480,5779,178,2483,0,0,0,389,9,0,1,3,10,0,0,0,0,6,0,0,0,26,24,4,0,0,0,0,0,0,0,2,0,123,0,0,0,1,2,6,30,1,0,0,0,0,0,3,0,0,0,128,5,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/normalize.v,7,148,4,98,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/prenorm.v,108,1792,14,210,0,0,0,98,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,48,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/preprocess.v,31,153,23,145,0,0,0,21,0,0,0,2,4,0,0,0,0,4,0,0,0,8,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/ram.v,28,16559,20,10401,1,7168,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/rfifo.v,90,2045,22,1568,1,256,0,93,15,0,0,15,0,0,0,0,2,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,4,1,0,0,0,0,0,0,3,0,0,0,8,0,0,0,0,0,0,0,21,0,0,0,0,0,0,1,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/round.v,45,327,22,211,0,0,0,34,4,0,0,1,4,0,0,0,0,1,0,0,0,10,9,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/shift.v,47,472,11,374,0,0,0,42,1,0,1,0,1,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,31,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/special.v,24,206,14,136,0,0,0,17,1,0,0,0,0,0,0,0,0,0,0,0,0,2,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/top_ram.v,26,557,18,341,1,384,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/wfifo.v,80,15526,23,8292,1,4096,0,67,0,0,0,0,0,0,0,0,3,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,1,0,0,0,0,4,1,0,0,0,0,0,0,4,0,0,0,24,0,0,0,0,0,0,0,6,0,0,0,0,0,0,1,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/DataTransferUnit.v,489,48287,158,32520,4,8592,0,431,35,0,0,35,3,0,0,0,12,18,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,66,8,0,0,1,0,17,7,0,0,0,0,0,0,25,2,0,0,102,1,0,0,0,0,0,1,55,0,0,0,0,0,0,5,20,0,0,0,0,8,0,0,8,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v,16429,303315,6309,164319,5,29056,0,13304,290,0,32,97,330,0,0,0,6,197,0,0,0,837,773,129,0,0,0,0,0,0,0,67,24,4039,4,0,0,36,65,223,1016,32,0,0,0,0,0,119,11,0,0,4365,166,0,0,0,0,0,384,16,0,0,0,0,0,0,10,16,0,0,0,0,10,0,0,10,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v,17120,336366,6565,187642,9,33548,0,13859,312,0,32,119,336,0,0,0,25,220,0,0,0,837,773,129,0,0,0,0,0,0,0,71,25,4123,14,0,0,37,65,253,1029,32,0,0,0,0,0,151,41,0,0,4509,170,0,0,0,0,0,389,66,0,0,0,0,0,0,19,46,0,0,0,0,18,0,0,18,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/MarshallerController.v,232,1720,49,496,0,0,0,217,2,0,0,3,3,0,0,0,7,5,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,50,2,0,0,0,0,13,6,0,0,0,0,0,0,5,28,0,0,58,3,0,0,0,0,0,4,11,0,0,0,0,0,0,4,10,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/addr_fifo.v,45,221,22,101,1,32,0,33,0,0,0,0,0,0,0,0,2,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,3,1,0,0,0,0,0,0,4,0,0,0,8,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/ram.v,28,33077,20,20773,1,16384,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/rfifo.v,138,3119,22,2593,1,256,0,157,31,0,0,31,0,0,0,0,2,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,31,0,0,0,0,0,4,1,0,0,0,0,0,0,3,0,0,0,8,0,0,0,0,0,0,0,37,0,0,0,0,0,0,1,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/top_ram.v,26,569,18,349,1,448,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/wfifo.v,112,30904,23,16485,1,8192,0,99,0,0,0,0,0,0,0,0,3,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,31,1,0,0,0,0,4,1,0,0,0,0,0,0,4,0,0,0,40,0,0,0,0,0,0,0,6,0,0,0,0,0,0,1,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v,349,8392,158,5356,4,1412,0,263,7,0,0,7,3,0,0,0,12,18,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,10,8,0,0,1,0,17,7,0,0,0,0,0,0,25,2,0,0,74,1,0,0,0,0,0,1,27,0,0,0,0,0,0,5,20,0,0,0,0,8,0,0,8,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v,450,3829,214,2097,0,0,0,433,2,0,0,1,4,0,0,0,6,4,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,48,4,0,0,3,1,30,7,0,0,0,0,0,0,23,11,0,0,89,4,0,0,0,0,0,163,5,0,0,0,0,0,0,10,15,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/MarshallerController.v,232,1660,49,457,0,0,0,217,2,0,0,3,3,0,0,0,7,5,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,50,2,0,0,0,0,13,6,0,0,0,0,0,0,5,28,0,0,58,3,0,0,0,0,0,4,11,0,0,0,0,0,0,4,10,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v,45,176,22,74,1,20,0,33,0,0,0,0,0,0,0,0,2,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,3,1,0,0,0,0,0,0,4,0,0,0,8,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/fpmul.v,343,4097,157,1978,0,0,0,237,7,0,1,3,10,0,0,0,0,6,0,0,0,25,23,4,0,0,0,0,0,0,0,0,0,77,0,0,0,1,1,4,3,1,0,0,0,0,0,0,0,0,0,67,3,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/mult_add.v,479,5778,178,2483,0,0,0,387,9,0,1,3,10,0,0,0,0,6,0,0,0,25,23,4,0,0,0,0,0,0,0,2,0,123,0,0,0,1,2,6,30,1,0,0,0,0,0,3,0,0,0,128,5,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/ram.v,28,4163,20,2617,1,1280,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v,5382,92774,2197,51032,9,6788,0,4357,84,0,8,35,90,0,0,0,25,76,0,0,0,205,189,33,0,0,0,0,0,0,0,23,25,1099,14,0,0,13,17,109,309,8,0,0,0,0,0,79,41,0,0,1401,50,0,0,0,0,0,269,54,0,0,0,0,0,0,19,46,0,0,0,0,18,0,0,18,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/rfifo.v,54,1237,22,798,1,256,0,45,3,0,0,3,0,0,0,0,2,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,4,1,0,0,0,0,0,0,3,0,0,0,8,0,0,0,0,0,0,0,9,0,0,0,0,0,0,1,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/top_ram.v,26,533,18,325,1,256,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v,4751,81041,1941,43539,5,5376,0,3874,74,0,8,25,84,0,0,0,6,53,0,0,0,205,189,33,0,0,0,0,0,0,0,19,24,1039,4,0,0,12,17,79,296,8,0,0,0,0,0,47,11,0,0,1269,46,0,0,0,0,0,264,16,0,0,0,0,0,0,10,16,0,0,0,0,10,0,0,10,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/wfifo.v,56,3990,23,2146,1,1024,0,43,0,0,0,0,0,0,0,0,3,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,1,0,0,0,0,4,1,0,0,0,0,0,0,4,0,0,0,12,0,0,0,0,0,0,0,6,0,0,0,0,0,0,1,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_alu.v,56,786,27,477,0,0,0,41,2,0,0,0,1,0,0,0,0,5,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,2,0,0,0,0,0,0,0,5,1,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_barrel_shift.v,262,5493,38,597,0,0,0,240,0,0,0,0,1,0,0,0,0,7,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,70,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,158,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_coprocessor.v,37,336,19,287,0,0,0,26,1,0,0,5,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,1,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_dcache.v,332,7138,116,3450,8,152576,0,295,1,0,0,6,3,0,0,0,5,9,0,0,0,0,1,1,0,0,0,0,0,0,0,1,0,27,8,0,0,0,0,2,0,0,0,0,0,0,0,58,32,0,0,98,3,0,0,0,0,0,1,18,0,0,0,0,0,0,0,5,0,0,0,0,8,0,0,8,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_multiply.v,46,665,21,425,0,0,0,37,2,0,0,3,0,0,0,0,1,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,5,1,0,0,0,0,4,0,0,0,0,0,0,0,3,1,0,0,8,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v,1092,5245,207,1104,0,0,0,1063,4,0,0,7,8,0,0,0,24,33,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,184,14,0,0,0,2,15,0,0,0,0,0,0,0,182,77,0,0,409,0,0,0,0,0,0,0,71,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v,498,8174,171,4252,8,152576,0,436,1,0,0,6,3,0,0,0,5,24,0,0,0,0,1,1,0,0,0,0,0,0,0,3,0,60,8,0,0,1,0,2,0,0,0,0,0,0,0,86,43,0,0,140,3,0,0,0,0,0,7,21,0,0,0,0,0,0,0,5,0,0,0,0,8,0,0,8,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v,994,14516,317,5031,0,0,0,844,8,0,0,4,3,0,0,0,31,42,0,0,0,14,1,1,0,0,0,0,0,0,0,0,1,202,3,0,0,0,0,10,1,0,0,0,0,0,0,81,25,0,0,357,3,0,0,0,0,0,5,47,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_shifter_full.v,210,4632,11,209,0,0,0,204,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,137,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v,314,5009,91,2012,0,0,0,280,2,0,0,0,0,0,0,0,27,8,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,65,1,0,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,106,3,0,0,0,0,0,0,27,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_shifter_quick.v,34,680,11,209,0,0,0,28,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/single_port_ram_128_8.v,9,658,5,266,1,32768,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/single_port_ram_21_8.v,9,123,5,52,1,5376,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_write_back.v,12,166,12,166,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/add_sub27.v,7,139,5,83,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter.v,150,296,3,102,0,0,0,148,49,0,0,0,0,0,0,0,0,1,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter_new.v,174,344,3,118,0,0,0,172,57,0,0,0,0,0,0,0,0,1,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/delay5.v,4,97,4,97,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/b_right_shifter_new.v,87,169,3,59,0,0,0,85,28,0,0,0,0,0,0,0,0,1,0,0,0,27,0,0,0,0,0,0,0,0,0,0,0,27,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/except.v,61,179,31,149,0,0,0,52,0,0,0,2,6,0,0,0,0,6,0,0,0,13,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v,53143,115194,6303,54923,0,0,0,50892,4341,0,0,160,776,0,0,0,11,1348,0,0,0,31988,2262,0,0,0,0,0,0,0,0,200,0,4831,80,0,0,0,178,213,371,11,0,0,0,0,0,0,0,0,0,2696,147,0,0,0,0,0,1181,0,0,0,0,0,0,0,9,0,0,89,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/mul_r2.v,6,193,5,145,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_add.v,2711,5795,314,2749,0,0,0,2599,233,0,0,8,52,0,0,0,0,63,0,0,0,1606,101,0,0,0,0,0,0,0,0,10,0,274,4,0,0,0,10,9,18,0,0,0,0,0,0,0,0,0,0,137,9,0,0,0,0,0,59,0,0,0,0,0,0,0,1,0,0,5,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm.v,237,749,55,541,0,0,0,219,29,0,0,0,32,0,0,0,0,9,0,0,0,40,6,0,0,0,0,0,0,0,0,1,0,65,0,0,0,0,3,0,2,0,0,0,0,0,0,0,0,0,0,15,4,0,0,0,0,0,11,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v,82,349,34,227,0,0,0,75,0,0,0,0,8,0,0,0,0,9,0,0,0,15,8,0,0,0,0,0,0,0,0,1,0,5,0,0,0,0,1,4,4,0,0,0,0,0,0,0,0,0,0,13,1,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/post_norm.v,2303,4074,145,1377,0,0,0,2268,204,0,0,5,12,0,0,0,0,41,0,0,0,1545,83,0,0,0,0,0,0,0,0,9,0,209,4,0,0,0,7,8,15,0,0,0,0,0,0,0,0,0,0,117,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pri_encoder.v,1371,1663,3,60,0,0,0,1369,49,0,0,0,0,0,0,0,0,1,0,0,0,1224,0,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/blob_merge_submodules/divider.v,39,422,39,422,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v,1797,9110,161,2085,0,0,0,1768,14,0,0,68,8,0,0,0,40,3,0,0,0,24,0,0,0,0,0,0,0,0,0,282,12,44,176,0,0,12,37,40,268,0,0,0,0,0,0,15,227,0,0,329,85,0,0,0,0,0,0,83,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v,2547,12628,715,7290,1,320,0,2137,194,0,0,10,165,0,0,0,18,23,0,0,0,837,51,0,0,0,0,0,0,0,0,9,0,130,8,0,0,0,0,24,10,0,0,0,0,0,0,0,11,0,0,327,27,0,0,0,0,0,0,18,0,0,0,0,0,0,111,32,0,130,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v,436,2161,119,1254,0,0,0,373,44,0,0,0,23,0,0,0,3,4,0,0,0,127,7,0,0,0,0,0,0,0,0,1,0,29,3,0,0,0,0,7,4,0,0,0,0,0,0,0,0,0,0,56,6,0,0,0,0,0,0,1,0,0,0,0,0,0,28,0,0,30,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/listhandler.v,443,939,44,277,0,0,0,423,28,0,0,0,48,0,0,0,0,4,0,0,0,257,7,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,31,3,0,0,0,0,0,0,3,0,0,0,0,0,0,8,0,0,13,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/onlyonecycle.v,24,61,8,10,0,0,0,21,3,0,0,0,0,0,0,0,0,1,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,3,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/rayinterface.v,33,153,18,128,0,0,0,24,1,0,0,1,1,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,4,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultcounter.v,15,52,9,15,0,0,0,10,0,0,0,0,0,0,0,0,2,1,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface.v,73,574,40,535,0,0,0,69,10,0,0,0,1,0,0,0,0,1,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,18,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/single_port_ram.v,9,1302,5,524,1,2560,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v,96,477,46,386,0,0,0,68,10,0,0,2,4,0,0,0,0,1,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,3,3,0,0,0,0,0,0,8,0,0,0,0,0,0,4,2,0,4,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/spram.v,7,67,7,67,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/spramblock.v,14,258,10,152,1,320,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/sortedstack.v,170,1964,32,493,0,0,0,163,7,0,0,7,0,0,0,0,6,1,0,0,0,0,8,0,0,0,0,0,0,0,0,7,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,98,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller.v,97,747,27,507,0,0,0,86,10,0,0,0,11,0,0,0,0,1,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,14,3,0,0,0,0,0,0,1,0,0,0,0,0,0,4,0,0,12,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/vblockramcontroller.v,90,570,31,346,1,320,0,72,9,0,0,0,6,0,0,0,1,1,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,15,1,0,0,0,0,0,0,1,0,0,0,0,0,0,4,0,0,7,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/ch_intrinsics.v,82,747,38,573,1,40,0,64,1,0,0,8,3,0,0,0,3,1,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,15,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,3,0,0,0,0,0,1,10,0,0,0,0,0,0,0,1,0,6,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/ch_intrinsics_submodules/memory_controller.v,22,176,16,145,1,40,0,14,0,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,4,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/diffeq2.v,17,451,8,194,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,2,2,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/diffeq1.v,36,842,15,387,0,0,0,29,2,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,2,2,5,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,3,0,0,0,0,0,0,1,3,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/ExpLUT.v,131,168,2,39,0,0,0,130,0,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,127,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FP8LUT2.v,258,280,2,24,0,0,0,257,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,255,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub.v,233,1761,150,1360,0,0,0,160,10,0,0,3,13,0,0,0,0,7,0,0,0,18,13,4,0,0,0,0,0,0,0,1,0,9,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,28,37,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,3,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignModule.v,8,71,8,71,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v,5822,231931,2730,65784,6,108544,0,4903,402,0,2,18,23,0,0,0,13,29,0,0,0,57,25,4,0,3,1,0,0,0,0,12,1,1424,10,0,0,1,9,486,5,104,0,0,0,0,0,62,3,0,0,999,47,0,0,0,0,0,675,48,0,0,0,0,0,0,223,109,1,15,0,0,12,0,0,80,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignShift1.v,11,114,9,112,0,0,0,11,1,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignShift2.v,11,63,5,57,0,0,0,17,0,0,0,0,2,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_ExceptionModule.v,23,61,13,51,0,0,0,15,2,0,0,1,2,0,0,0,0,1,0,0,0,4,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeModule.v,16,116,4,56,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_ExecutionModule.v,13,84,10,49,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v,26,175,7,140,0,0,0,41,3,0,0,0,4,0,0,0,0,2,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift2.v,14,62,13,61,0,0,0,6,0,0,0,0,2,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_PrealignModule.v,30,295,16,95,0,0,0,19,2,0,0,2,2,0,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_RoundModule.v,36,130,20,78,0,0,0,22,2,0,0,0,0,0,0,0,0,0,0,0,0,7,5,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPLUT1.v,34,53,2,21,0,0,0,33,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,31,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/align.v,4,49,3,33,0,0,0,2,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/align_t.v,6,87,5,55,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/am_shift.v,3,37,3,37,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/am_shift_t.v,8,87,4,56,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,1,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/comparator.v,63,247,14,74,0,0,0,55,9,0,0,0,0,0,0,0,0,0,0,0,0,9,2,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,2,2,0,0,0,0,0,0,0,4,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/dpram_small.v,17,199,9,85,1,8192,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/dpram.v,17,10263,9,4109,1,32768,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/dpram_t.v,17,5147,9,2063,1,32768,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/exception.v,15,124,8,51,0,0,0,10,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,2,0,0,0,0,0,0,0,1,2,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/expunit.v,152,533,19,323,0,0,0,144,2,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,3,0,1,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/final_out.v,7,58,5,49,0,0,0,5,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/final_out_t.v,10,111,4,78,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,0,0,2,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/fixed_point_addsub.v,17,206,9,89,0,0,0,10,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,2,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/float_to_int_fp16.v,39,531,26,375,0,0,0,16,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,1,1,0,0,0,1,1,0,2,0,0,0,0,0,0,3,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/lzc.v,9,57,6,54,0,0,0,10,2,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/int_to_float_fp16.v,53,473,39,340,0,0,0,29,2,0,1,0,0,0,0,0,1,5,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,1,2,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v,633,3271,235,2293,0,0,0,499,13,0,2,3,13,0,0,0,1,14,0,0,0,18,13,4,0,1,1,0,0,0,0,1,1,297,0,0,0,1,1,11,5,0,0,0,0,0,0,4,2,0,0,43,39,0,0,0,0,0,0,4,0,0,0,0,0,0,4,0,0,3,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub.v,83,990,51,522,0,0,0,40,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,8,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v,302,1203,100,505,0,0,0,233,38,0,0,1,0,0,0,0,0,0,0,0,0,36,8,0,0,0,0,0,0,0,0,8,0,0,4,0,0,0,8,8,0,0,0,0,0,0,0,19,0,0,0,87,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,12,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode3_exp.v,620,2264,88,1424,0,0,0,576,8,0,0,0,4,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,512,0,0,0,0,0,12,0,4,0,0,0,0,0,0,0,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode4_adder_tree.v,103,1130,59,575,0,0,0,56,9,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,11,0,0,0,17,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode5_ln.v,640,3308,242,2330,0,0,0,499,13,0,2,3,13,0,0,0,1,14,0,0,0,18,13,4,0,1,1,0,0,0,0,1,1,297,0,0,0,1,1,11,5,0,0,0,0,0,0,4,2,0,0,43,39,0,0,0,0,0,0,4,0,0,0,0,0,0,4,0,0,3,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/qadd2.v,3,48,3,48,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/signedmul.v,21,278,14,181,0,0,0,20,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,0,1,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,7,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/sub2.v,3,42,2,10,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v,2725,14938,831,9095,0,0,0,2217,108,0,2,11,21,0,0,0,10,22,0,0,0,57,21,4,0,1,1,0,0,0,0,12,1,1324,9,0,0,1,9,94,5,8,0,0,0,0,0,62,2,0,0,239,47,0,0,0,0,0,3,8,0,0,0,0,0,0,23,97,0,15,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/sub_t.v,3,44,2,12,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/two_comp_t.v,4,85,3,57,0,0,0,2,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_add.v,272,5330,272,5330,0,0,0,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,63,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_add_32.v,136,2642,136,2642,0,0,0,40,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,31,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul_32.v,677,10434,453,7330,0,0,0,640,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,96,0,32,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,224,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul.v,1349,20866,901,14658,0,0,0,1280,192,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,192,0,64,0,0,0,0,0,0,0,0,0,192,0,0,0,0,0,0,448,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v,62,2519,10,277,1,1024,0,62,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,8,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram_2.v,398,134347,10,2121,1,1024,0,454,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,384,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,64,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v,1046,16991,1046,16991,0,0,0,1029,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,251,348,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,65,301,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v,1374,21744,1374,21744,0,0,0,1327,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,339,459,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,33,464,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v,393,6078,393,6078,0,0,0,348,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,71,73,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,6,193,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_10ns_26_2_0.v,13,111,12,86,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v,3061,48616,3061,48616,0,0,0,2974,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,719,956,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,33,1234,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_10ns_26_2_0_MulnS_4.v,6,80,6,80,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v,11734,153967,11464,153697,0,0,0,7865,198,0,0,0,1,0,0,0,0,0,0,0,0,72,129,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,1519,1837,125,0,0,0,0,0,0,0,0,0,533,0,0,0,0,0,0,274,2980,0,0,0,0,0,0,0,69,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_11ns_26_2_0.v,13,112,12,87,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_11ns_26_2_0_MulnS_1.v,6,81,6,81,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_12ns_26_2_0.v,13,113,12,88,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_12ns_26_2_0_MulnS_0.v,6,82,6,82,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_13ns_26_2_0.v,13,114,12,89,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_13ns_26_2_0_MulnS_2.v,6,83,6,83,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_8ns_24_2_0.v,13,103,12,80,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_8ns_24_2_0_MulnS_5.v,6,74,6,74,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_9ns_25_2_0.v,13,107,12,83,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_9ns_25_2_0_MulnS_3.v,6,77,6,77,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v,1322,17287,1322,17287,0,0,0,450,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,67,0,61,0,0,0,0,0,0,0,0,0,65,0,0,0,0,0,0,65,192,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v,683,8646,683,8646,0,0,0,226,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,1,31,0,0,0,0,0,0,0,0,0,33,0,0,0,0,0,0,33,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v,681,8715,681,8715,0,0,0,226,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,35,0,29,0,0,0,0,0,0,0,0,0,33,0,0,0,0,0,0,33,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0.v,106,1247,106,1247,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,4,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,6,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/relu_max_ap_fixed_ap_fixed_1_relu1_config13_s.v,353,2593,321,2561,0,0,0,160,32,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/relu_max_ap_fixed_ap_fixed_1_relu1_config5_s.v,705,5185,641,5121,0,0,0,320,64,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/abs_unit_18.v,11,96,10,78,0,0,0,4,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/addfxp_18_1.v,6,91,5,73,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v,16148,267749,14900,236345,6,10692,0,5303,17,0,21,3,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,2,4,0,0,0,0,0,833,27,216,0,0,0,0,0,0,0,0,0,227,0,0,0,0,0,0,678,454,0,0,0,0,0,0,37,2740,0,0,0,0,6,0,0,6,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v,1145,18812,1033,16252,0,0,0,338,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,80,0,0,0,0,0,0,6,36,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v,587,9291,523,8139,0,0,0,163,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,32,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v,8105,135009,7623,121508,0,0,0,3235,5,0,21,0,0,0,0,0,0,0,0,0,0,27,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,283,27,144,0,0,0,0,0,0,0,0,0,108,0,0,0,0,0,0,168,112,0,0,0,0,0,0,9,2331,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/counter_20_1.v,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v,1899,30990,1723,27278,0,0,0,501,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,148,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,168,112,0,0,0,0,0,0,9,36,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mac_18_13_23_32.v,18,244,16,180,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_18_1.v,22,374,20,300,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_36_0.v,18,296,16,224,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dual_port_ram.v,17,2907,9,1167,1,1728,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v,72,1143,63,981,0,0,0,39,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,29,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v,345,6057,297,5193,0,0,0,195,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,146,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_1810_9_1.v,344,5938,325,5235,0,0,0,147,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,10,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,118,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_sub_core_18_18_9.v,72,1143,63,981,0,0,0,39,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,29,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v,1737,30633,1641,27081,0,0,0,746,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,48,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,601,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_32_11.v,15,232,14,200,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_37_10.v,15,267,14,230,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/multfix_alt_dsp_18.v,30,514,28,442,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v,15883,194059,10747,141355,0,0,0,8433,48,0,48,48,0,0,0,0,0,48,0,0,0,52,0,0,0,0,0,0,0,0,0,0,0,1488,0,0,0,48,0,240,48,96,0,0,0,0,0,0,0,0,0,3408,0,0,0,0,0,0,0,48,0,0,0,0,0,0,192,2621,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v,15745,256953,14534,228719,0,0,0,5194,17,0,21,3,0,0,0,0,0,0,0,0,0,31,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,826,27,216,0,0,0,0,0,0,0,0,0,207,0,0,0,0,0,0,672,448,0,0,0,0,0,0,36,2687,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v,239,4047,154,2602,0,0,0,170,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,85,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,85,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.v,15620,254822,14409,226588,0,0,0,5194,17,0,21,3,0,0,0,0,0,0,0,0,0,31,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,826,27,216,0,0,0,0,0,0,0,0,0,207,0,0,0,0,0,0,672,448,0,0,0,0,0,0,36,2687,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v,12354,133890,7362,85602,0,0,0,6628,48,0,48,48,0,0,0,0,0,48,0,0,0,50,0,0,0,0,0,0,0,0,0,0,0,1488,0,0,0,48,0,144,48,48,0,0,0,0,0,0,0,0,0,3360,0,0,0,0,0,0,0,48,0,0,0,0,0,0,192,1010,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/ram_288_0_42.v,25,4073,17,2333,1,1728,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shiftRegFIFO_2_1.v,6,6,6,6,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shiftRegFIFO_5_1.v,9,9,9,9,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_1.v,131,1491,131,1491,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_3.v,163,2067,163,2067,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_10.v,1203,19155,1203,19155,0,0,0,864,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,864,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_14.v,1011,15699,1011,15699,0,0,0,672,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,672,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_3.v,483,6195,483,6195,0,0,0,144,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,144,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_6.v,627,8787,627,8787,0,0,0,288,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,288,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_910.v,156,2298,156,2298,0,0,0,90,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,90,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_12.v,7,7,7,7,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_1.v,6,57,6,57,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_10.v,15,219,15,219,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_14.v,19,291,19,291,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_18.v,23,363,23,363,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_3.v,8,93,8,93,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_6.v,11,147,11,147,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_1_3.v,8,8,8,8,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/single_port_ram.v,9,1454,5,584,1,1728,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/sigmoid_core_18_18_10_32_1.v,243,2571,140,1583,0,0,0,134,1,0,1,1,0,0,0,0,0,1,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,31,0,0,0,1,0,2,1,1,0,0,0,0,0,0,0,0,0,70,0,0,0,0,0,0,0,1,0,0,0,0,0,0,4,18,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage1_parameter_buffer_18_3_16_42_2688.v,784,32847,664,20545,24,46656,0,196,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,19,0,1,0,0,0,0,0,0,0,0,0,74,0,0,0,0,0,0,24,24,0,0,0,0,0,0,0,2,0,0,0,0,24,0,0,24,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64.v,164,14691,132,9357,3,5184,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,6,0,0,0,0,0,0,3,1,0,0,0,0,6,0,0,6,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_mt_buffer_18_3_16_64_32.v,139,5520,100,3617,1,1728,0,58,2,0,0,0,0,0,0,0,2,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,3,0,0,0,0,0,3,0,0,0,0,0,0,0,9,0,0,0,15,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,11,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_parameter_buffer_18_3_16_64.v,1306,55199,1205,36798,21,36288,0,165,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,21,21,0,0,0,0,0,0,0,1,0,0,0,0,21,0,0,21,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage3_parameter_buffer_18_3_16_64_2048.v,213,8329,177,5176,6,10692,0,57,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,6,6,0,0,0,0,0,0,0,2,0,0,0,0,6,0,0,6,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage3_X_Y_buffer_18_16_3_10_32_64.v,151,6071,118,4174,1,1728,0,64,2,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,2,0,0,0,1,0,3,0,0,0,0,0,0,0,6,0,0,0,30,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,7,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/sum_complex_vector_unit_18_18_16_42.v,171,2948,104,1749,0,0,0,103,0,0,0,1,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,33,0,0,0,0,0,0,0,0,0,0,0,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_16_3_64_Wfc_0.v,89,6146,75,3524,3,5184,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,3,3,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,3,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_3_64_2048_Wym_imag_half_0.v,68,3575,54,2062,3,5346,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,3,3,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,3,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_42_3_2688Wcxr_imag_half_0.v,68,3590,54,2072,3,5832,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,3,3,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,3,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v,6068,100821,5687,90582,0,0,0,2337,5,0,14,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,238,18,104,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,168,112,0,0,0,0,0,0,9,1578,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_3_18_10_64_2048_2_16_1.v,11519,190413,10625,168194,4,7776,0,3737,13,0,14,2,0,0,0,0,0,0,0,0,0,23,0,0,0,0,0,0,0,0,0,0,2,3,0,0,0,0,0,605,18,152,0,0,0,0,0,0,0,0,0,152,0,0,0,0,0,0,508,340,0,0,0,0,0,0,28,1869,0,0,0,0,4,0,0,4,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v,233,4041,201,3465,0,0,0,131,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,98,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v,1161,20425,1097,18057,0,0,0,498,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,32,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,401,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v,10603,129387,7179,94251,0,0,0,5625,32,0,32,32,0,0,0,0,0,32,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,992,0,0,0,32,0,160,32,64,0,0,0,0,0,0,0,0,0,2272,0,0,0,0,0,0,0,32,0,0,0,0,0,0,128,1749,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/matrix_times_two_vectors_18_10_2_672_16_1.v,11178,182315,10311,162254,0,0,0,3644,13,0,14,2,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,600,18,152,0,0,0,0,0,0,0,0,0,138,0,0,0,0,0,0,504,336,0,0,0,0,0,0,27,1816,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1.v,8242,89266,4914,57074,0,0,0,4420,32,0,32,32,0,0,0,0,0,32,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,992,0,0,0,32,0,96,32,32,0,0,0,0,0,0,0,0,0,2240,0,0,0,0,0,0,0,32,0,0,0,0,0,0,128,674,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v,11087,180796,10220,160735,0,0,0,3644,13,0,14,2,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,600,18,152,0,0,0,0,0,0,0,0,0,138,0,0,0,0,0,0,504,336,0,0,0,0,0,0,27,1816,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v,155,2603,104,1736,0,0,0,102,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,51,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,51,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_10.v,803,12771,803,12771,0,0,0,576,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,576,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_3.v,323,4131,323,4131,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_14.v,675,10467,675,10467,0,0,0,448,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,448,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_6.v,419,5859,419,5859,0,0,0,192,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,192,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v,536,21983,456,13761,16,31104,0,132,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,11,0,1,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,16,16,0,0,0,0,0,0,0,2,0,0,0,0,16,0,0,16,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage2_Ct_buffer_18_2_16_64.v,119,10003,97,6442,2,3456,0,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,1,0,0,0,0,4,0,0,4,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage2_parameter_buffer_18_2_16_64.v,879,36831,813,24562,14,24192,0,109,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,43,0,0,0,0,0,0,14,14,0,0,0,0,0,0,0,1,0,0,0,0,14,0,0,14,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage3_parameter_buffer_18_2_16_64_2048.v,151,5631,125,3490,4,7776,0,41,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,4,4,0,0,0,0,0,0,0,2,0,0,0,0,4,0,0,4,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_16_2_64_Wfc_0.v,60,4098,51,2352,2,3456,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_2_64_2048_Wym_imag_half_0.v,46,2388,37,1381,2,3888,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_42_2_2688Wcxr_imag_half_0.v,46,2394,37,1386,2,3888,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v,27924,345668,19364,257220,0,0,0,14747,80,0,80,80,0,0,0,0,0,80,0,0,0,99,0,0,0,0,0,0,0,0,0,0,0,2480,0,0,0,80,0,384,80,176,0,0,0,0,0,0,0,0,0,5696,0,0,0,0,0,0,0,80,0,0,0,0,0,0,320,5032,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_1_18_10_160_512_1_16_1.v,26615,433463,24519,385907,0,0,0,8382,36,0,28,4,0,0,0,0,0,0,0,0,0,58,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,1496,36,352,0,0,0,0,0,0,0,0,0,276,0,0,0,0,0,0,1344,896,0,0,0,0,0,0,72,3780,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v,6890,113065,6350,100037,2,3888,0,2171,9,0,7,1,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,2,2,0,0,0,0,0,377,9,88,0,0,0,0,0,0,0,0,0,77,0,0,0,0,0,0,338,226,0,0,0,0,0,0,19,998,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v,121,2025,105,1737,0,0,0,67,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v,4031,66633,3751,59656,0,0,0,1439,5,0,7,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,193,9,64,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,168,112,0,0,0,0,0,0,9,825,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_18_10_16_1.v,585,10217,553,9033,0,0,0,250,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,16,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,201,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v,5323,64715,3611,47147,0,0,0,2817,16,0,16,16,0,0,0,0,0,16,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,496,0,0,0,16,0,80,16,32,0,0,0,0,0,0,0,0,0,1136,0,0,0,0,0,0,0,16,0,0,0,0,0,0,64,877,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/matrix_times_two_vectors_18_10_1_672_16_1.v,6611,107677,6088,95789,0,0,0,2094,9,0,7,1,0,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,374,9,88,0,0,0,0,0,0,0,0,0,69,0,0,0,0,0,0,336,224,0,0,0,0,0,0,18,945,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42.v,6554,106770,6031,94882,0,0,0,2094,9,0,7,1,0,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,374,9,88,0,0,0,0,0,0,0,0,0,69,0,0,0,0,0,0,336,224,0,0,0,0,0,0,18,945,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v,4130,44642,2466,28546,0,0,0,2212,16,0,16,16,0,0,0,0,0,16,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,496,0,0,0,16,0,48,16,16,0,0,0,0,0,0,0,0,0,1120,0,0,0,0,0,0,0,16,0,0,0,0,0,0,64,338,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/pipelined_input_18_1_16.v,71,1159,54,870,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_10.v,403,6387,403,6387,0,0,0,288,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,288,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_14.v,339,5235,339,5235,0,0,0,224,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,224,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_6.v,211,2931,211,2931,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage1_parameter_buffer_18_1_16_42_2688.v,288,11119,248,6977,8,15552,0,68,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,3,0,1,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,8,8,0,0,0,0,0,0,0,2,0,0,0,0,8,0,0,8,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_Ct_buffer_18_1_16_64.v,74,5315,62,3527,1,1728,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,1,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v,452,18463,421,12326,7,12096,0,53,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,7,7,0,0,0,0,0,0,0,1,0,0,0,0,7,0,0,7,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v,89,2921,73,1798,2,3888,0,25,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,2,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_1_64_2048_Wym_imag_half_0.v,24,1195,20,697,1,1944,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_16_1_64_Wfc_0.v,31,2050,27,1180,1,1728,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_42_1_2688Wcxr_imag_half_0.v,24,1198,20,700,1,1944,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_AlignShift1.v,12,74,6,68,0,0,0,18,0,0,0,0,2,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub.v,225,1688,145,1306,0,0,0,151,6,0,0,3,14,0,0,0,0,8,0,0,0,15,13,4,0,0,0,0,0,0,0,1,0,12,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,35,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_ExecutionModule.v,12,79,9,44,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_NormalizeShift1.v,19,152,7,140,0,0,0,20,0,0,0,0,4,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_RoundModule.v,35,124,19,72,0,0,0,22,2,0,0,0,0,0,0,0,0,0,0,0,0,7,5,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_16.v,85,741,71,660,0,0,0,32,0,0,0,2,4,0,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,2,1,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_NormalizeModule.v,8,114,6,50,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_ExecuteModule.v,15,103,12,95,0,0,0,7,0,0,0,0,1,0,0,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_PrepModule.v,23,86,14,77,0,0,0,15,0,0,0,2,3,0,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_RoundModule.v,12,90,12,90,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/dpram.v,17,363,9,151,1,32768,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_Block_entry_proc_proc505.v,16,61,14,59,0,0,0,9,1,0,0,0,1,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_ap_hadd_0_full_dsp_16.v,231,1739,151,1357,0,0,0,151,6,0,0,3,14,0,0,0,0,8,0,0,0,15,13,4,0,0,0,0,0,0,0,1,0,12,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,35,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_ap_hmul_0_max_dsp_16.v,91,792,77,711,0,0,0,32,0,0,0,2,4,0,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,2,1,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore.v,31,253,23,151,1,128,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.v,161,855,100,587,2,256,0,103,1,0,0,0,1,0,0,0,3,6,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,47,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,7,0,0,0,0,4,0,0,4,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.v,31,265,23,159,1,512,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v,161,895,101,635,2,1024,0,103,1,0,0,0,1,0,0,0,3,6,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,47,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,7,0,0,0,0,4,0,0,4,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore.v,30,264,22,158,1,512,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.v,161,909,95,613,2,1024,0,106,1,0,0,0,1,0,0,0,4,8,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,46,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,4,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore.v,31,271,23,163,1,1024,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.v,86,409,51,270,1,1024,0,49,0,0,0,0,1,0,0,0,2,4,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,7,1,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,5,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.v,248,1906,168,1524,0,0,0,156,6,0,0,3,14,0,0,0,0,8,0,0,0,15,13,4,0,0,0,0,0,0,0,1,0,12,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,36,30,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.v,108,959,94,878,0,0,0,37,0,0,0,2,4,0,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,2,1,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_2.v,289,2108,196,1707,0,0,0,184,8,0,0,3,15,0,0,0,0,8,0,0,0,18,14,4,0,0,0,0,0,0,0,1,0,17,0,0,0,0,0,9,2,0,0,0,0,0,0,0,0,0,0,44,31,0,0,0,0,0,2,3,0,0,0,0,0,0,3,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v,683,5309,446,4255,0,0,0,445,22,0,0,6,30,0,0,0,2,17,0,0,0,51,39,8,0,0,0,0,0,0,0,2,0,37,0,0,0,0,0,18,4,0,0,0,0,0,0,0,0,0,0,116,61,0,0,0,0,0,4,23,0,0,0,0,0,0,2,3,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v,184,1265,139,1147,0,0,0,89,8,0,0,2,6,0,0,0,0,2,0,0,0,17,6,1,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,3,2,1,0,0,0,0,0,0,0,0,0,22,1,0,0,0,0,0,2,6,0,0,0,0,0,0,4,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v,50,233,30,183,0,0,0,37,5,0,0,0,1,0,0,0,0,0,0,0,0,5,4,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v,66,307,42,269,0,0,0,45,4,0,0,0,2,0,0,0,1,0,0,0,0,8,1,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,14,1,0,0,0,0,0,0,4,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v,146,1047,97,944,0,0,0,90,8,0,0,0,2,0,0,0,2,0,0,0,0,13,12,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,2,2,1,0,0,0,0,0,0,0,0,0,0,30,1,0,0,0,0,0,0,6,0,0,0,0,0,0,2,2,2,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_writeOutputs_unaligned.v,189,15519,155,15484,0,0,0,125,5,0,0,0,1,0,0,0,0,1,0,0,0,25,14,12,0,8,4,0,0,0,0,0,0,7,0,0,0,0,4,3,1,0,0,0,0,0,0,0,0,0,0,28,1,0,0,0,0,0,0,6,0,0,0,0,0,0,2,1,2,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/output_logic.v,90,2337,40,925,0,0,0,59,1,0,0,2,0,0,0,0,3,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,2,2,0,0,1,0,4,3,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/qmult.v,3,64,3,64,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/qadd.v,3,96,3,96,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/systolic_data_setup.v,124,1052,52,688,0,0,0,106,11,0,0,0,2,0,0,0,2,1,0,0,0,16,0,0,0,0,0,0,0,0,0,2,0,8,0,0,0,6,0,6,2,0,0,0,0,0,0,10,10,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,14,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/accumulator_24_30_4.v,14,298,11,237,0,0,0,9,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_00.v,29,375,21,251,1,224,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,3,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/dot_product_16_8_30_4.v,67,1480,59,968,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/dsp_block_16_8_false.v,19,518,15,262,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/dual_port_ram.v,17,219,9,95,1,224,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_0.v,528,14152,335,8840,0,0,0,440,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,189,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_1.v,523,14031,330,8719,0,0,0,435,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,184,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_10.v,478,12942,285,7630,0,0,0,390,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,139,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_11.v,473,12821,280,7509,0,0,0,385,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,134,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_12.v,468,12700,275,7388,0,0,0,380,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,129,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_13.v,463,12579,270,7267,0,0,0,375,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,124,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_14.v,458,12458,265,7146,0,0,0,370,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,119,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_15.v,453,12337,260,7025,0,0,0,365,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,114,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_16.v,448,12216,255,6904,0,0,0,360,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,109,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_17.v,443,12095,250,6783,0,0,0,355,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,104,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_18.v,438,11974,245,6662,0,0,0,350,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,99,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_19.v,433,11853,240,6541,0,0,0,345,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,94,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_2.v,518,13910,325,8598,0,0,0,430,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,179,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_20.v,428,11732,235,6420,0,0,0,340,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,89,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_21.v,423,11611,230,6299,0,0,0,335,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,84,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_22.v,418,11490,225,6178,0,0,0,330,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,79,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_23.v,413,11369,220,6057,0,0,0,325,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,74,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_3.v,513,13789,320,8477,0,0,0,425,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,174,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_4.v,508,13668,315,8356,0,0,0,420,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,169,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_5.v,503,13547,310,8235,0,0,0,415,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,164,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_6.v,498,13426,305,8114,0,0,0,410,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,159,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_7.v,493,13305,300,7993,0,0,0,405,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,154,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_8.v,488,13184,295,7872,0,0,0,400,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,149,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_9.v,483,13063,290,7751,0,0,0,395,3,0,7,3,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,142,0,0,0,0,0,0,144,44,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_adder_30_3.v,19,574,14,409,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/pipelined_xor_tree_16.v,67,82,52,67,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/pooling.v,35,275,19,184,0,0,0,26,2,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,1,0,0,5,0,0,0,0,0,0,5,4,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v,1658,2378,1298,2018,0,0,0,864,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,360,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,504,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/store_output.v,161,1597,97,1254,0,0,0,103,0,0,0,6,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,4,0,0,0,0,6,0,0,0,0,0,0,0,6,1,0,0,31,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_0_0.v,120,1250,75,763,2,448,0,73,0,0,0,0,2,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,22,0,0,0,0,0,0,7,4,0,0,0,0,0,0,6,4,0,0,0,0,4,0,0,4,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_adder_16_20_4.v,49,878,34,578,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_dsp_16.v,51,475,15,169,0,0,0,44,0,0,0,0,2,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/accumulator_24_30_3.v,13,268,10,207,0,0,0,8,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_transform_0.v,3720,53438,2138,33464,0,0,0,2517,0,0,72,0,57,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,393,0,0,0,0,0,541,0,56,0,0,0,0,0,0,0,0,0,479,0,0,0,0,0,0,625,12,0,0,0,0,0,0,226,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_00.v,29,382,21,256,1,240,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,3,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/dot_product_16_8_30_2.v,33,729,29,473,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v,830,1190,650,1010,0,0,0,432,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,180,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,252,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/store_output.v,125,1034,61,682,0,0,0,91,0,0,0,6,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,4,0,0,0,0,6,0,0,0,0,0,0,0,6,1,0,0,31,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_0_0.v,120,1278,75,781,2,480,0,73,0,0,0,0,2,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,22,0,0,0,0,0,0,7,4,0,0,0,0,0,0,6,4,0,0,0,0,4,0,0,4,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v,3708,53246,2126,33272,0,0,0,2517,0,0,72,0,57,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,393,0,0,0,0,0,541,0,56,0,0,0,0,0,0,0,0,0,479,0,0,0,0,0,0,625,12,0,0,0,0,0,0,226,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPMult_16.v,86,741,72,660,0,0,0,33,0,0,0,2,4,0,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,3,1,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPMult_NormalizeModule.v,9,119,7,55,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/input_logic.v,82,733,27,367,0,0,0,71,10,0,0,0,1,0,0,0,1,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,1,8,0,0,0,2,0,5,0,0,0,0,0,0,0,8,7,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/output_logic.v,21,249,13,161,0,0,0,12,1,0,0,0,0,0,0,0,1,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,2,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/seq_add.v,242,1875,159,1474,0,0,0,163,10,0,0,3,13,0,0,0,0,7,0,0,0,18,13,4,0,0,0,0,0,0,0,1,0,9,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,28,37,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,3,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/seq_mul.v,95,855,81,774,0,0,0,36,0,0,0,2,4,0,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,3,1,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_a.v,56,658,30,446,0,0,0,81,2,0,0,2,6,0,0,0,0,4,0,0,0,4,3,0,0,0,0,0,0,0,0,1,0,6,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,5,44,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_c.v,32,350,19,337,0,0,0,81,0,0,0,0,6,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,1,63,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_d.v,53,245,28,181,0,0,0,36,4,0,0,1,2,0,0,0,0,1,0,0,0,11,9,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_single.v,211,2022,119,1541,0,0,0,234,6,0,0,3,14,0,0,0,0,8,0,0,0,15,12,4,0,0,0,0,0,0,0,1,0,12,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,39,107,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FpAddSub_b.v,40,349,12,157,0,0,0,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,29,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/fp16_to_fp32.v,73,343,5,88,0,0,0,70,12,0,0,0,2,0,0,0,0,2,0,0,0,33,0,0,0,1,0,0,0,0,0,0,0,1,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/fp32_to_fp16.v,14,136,3,64,0,0,0,14,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,1,0,0,0,0,0,1,1,0,0,0,1,0,2,1,0,0,0,0,0,0,1,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/output_logic.v,542,39024,434,13192,0,0,0,133,1,0,0,2,0,0,0,0,3,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,1,2,0,0,1,0,2,1,0,0,0,0,0,0,0,0,0,0,95,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v,417,3772,232,2883,0,0,0,357,18,0,0,5,20,0,0,0,0,13,0,0,0,53,16,5,0,1,1,0,0,0,0,1,1,14,0,0,0,1,0,14,8,1,0,0,0,0,0,1,0,0,0,62,107,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,1,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/qadd.v,217,2125,125,1644,0,0,0,234,6,0,0,3,14,0,0,0,0,8,0,0,0,15,12,4,0,0,0,0,0,0,0,1,0,12,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,39,107,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/qmult.v,166,1171,84,835,0,0,0,103,12,0,0,2,6,0,0,0,0,4,0,0,0,38,4,1,0,1,0,0,0,0,0,0,0,1,0,0,0,0,0,4,5,1,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,1,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/seq_mac.v,409,3674,224,2785,0,0,0,355,18,0,0,5,20,0,0,0,0,13,0,0,0,53,16,5,0,1,1,0,0,0,0,1,1,14,0,0,0,1,0,14,8,1,0,0,0,0,0,1,0,0,0,62,107,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,1,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/systolic_data_setup.v,676,8547,444,7535,0,0,0,660,43,0,0,0,2,0,0,0,2,1,0,0,0,80,0,0,0,0,0,0,0,0,0,2,0,40,0,0,0,6,0,6,2,0,0,0,0,0,0,42,42,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,382,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v,18643,408125,12261,303929,13,778240,0,15957,2090,0,0,131,75,0,0,0,2,13,0,0,0,638,0,0,0,0,0,0,0,0,0,22,12,1073,2,0,0,29,16,2645,0,659,0,0,0,0,0,34,1,0,0,2154,75,0,0,0,0,0,4646,154,0,0,0,0,0,0,1321,134,0,5,0,0,13,0,0,13,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/sigmoid.v,229,424,4,54,0,0,0,227,5,0,0,0,2,0,0,0,0,2,0,0,0,116,0,0,0,0,0,0,0,0,0,0,4,58,0,0,0,1,4,0,0,0,0,0,0,0,0,4,0,0,0,28,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/spram_b.v,9,96,5,41,1,1024,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/spram_u.v,9,5136,5,2057,1,65536,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/spram_v.v,9,8016,5,3209,1,102400,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/tanh.v,254,465,5,69,0,0,0,253,16,0,0,0,2,0,0,0,0,2,0,0,0,145,0,0,0,0,0,0,0,0,0,11,0,25,0,0,0,13,0,2,0,0,0,0,0,0,0,11,0,0,0,23,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_add_x.v,413,8162,413,8162,0,0,0,113,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,99,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_mul_h.v,1351,22914,903,16706,0,0,0,1282,192,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,192,0,64,0,0,0,0,0,0,0,0,0,192,0,0,0,0,0,0,448,2,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_mul_x.v,2107,35802,1407,26102,0,0,0,2002,300,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,300,0,100,0,0,0,0,0,0,0,0,0,300,0,0,0,0,0,0,700,2,0,0,0,0,0,0,200,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer.v,1988,39979,1311,30640,1,65536,0,1327,0,0,0,4,1,0,0,0,4,131,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,133,4,0,0,0,128,131,0,0,0,0,0,0,0,0,0,0,0,523,4,0,0,0,0,0,0,2,0,0,0,0,0,0,128,4,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/processing_element.v,15,106,7,50,0,0,0,9,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v,1923,25348,1283,22276,0,0,0,1280,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,128,0,0,0,0,128,128,0,0,0,0,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/rounding.v,4,81,3,80,0,0,0,2,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/spram.v,9,10252,5,4103,1,65536,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v,16892,126151,10628,95382,0,0,0,10901,560,0,0,206,701,0,0,0,10,601,0,0,0,980,733,228,0,32,16,0,0,0,0,68,0,1618,5,0,0,0,16,475,162,16,0,0,0,0,0,213,56,0,0,1800,1831,0,0,0,0,0,2,8,0,0,0,0,0,0,291,126,0,147,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPAddSub.v,240,1817,157,1416,0,0,0,160,10,0,0,3,13,0,0,0,0,7,0,0,0,18,13,4,0,0,0,0,0,0,0,1,0,9,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,28,37,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,3,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPMult.v,92,796,78,715,0,0,0,33,0,0,0,2,4,0,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,3,1,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/LUT.v,66,102,2,38,0,0,0,65,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,63,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/LUT2.v,66,86,2,22,0,0,0,65,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,63,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/comparator.v,181,1201,111,603,0,0,0,114,3,0,0,0,0,0,0,0,0,24,0,0,0,2,4,2,0,2,0,0,0,0,0,2,0,9,0,0,0,0,0,4,0,0,0,0,0,0,0,25,7,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/compareRecFN_Fp16.v,87,283,57,253,0,0,0,57,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,23,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/countLeadingZerosfp16.v,18,165,6,55,0,0,0,13,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/expunit.v,433,3175,261,2449,0,0,0,275,12,0,0,6,17,0,0,0,0,11,0,0,0,23,17,5,0,1,1,0,0,0,0,1,0,72,0,0,0,0,1,11,6,1,0,0,0,0,0,0,0,0,0,36,38,0,0,0,0,0,0,0,0,0,0,0,0,0,9,4,0,3,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/fNToRecFN.v,32,312,19,68,0,0,0,19,1,0,0,0,0,0,0,0,0,3,0,0,0,1,1,1,0,1,0,0,0,0,0,0,0,1,0,0,0,0,0,2,0,0,0,0,0,0,0,1,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/fptofixed_para.v,18,263,9,85,0,0,0,11,1,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/isSigNaNRecFN.v,4,10,3,9,0,0,0,3,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/logunit.v,347,2027,168,1530,0,0,0,258,10,0,0,3,13,0,0,0,0,9,0,0,0,18,13,4,0,0,0,0,0,0,0,1,0,103,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,28,39,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,3,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree.v,1545,10050,973,5254,0,0,0,939,29,0,0,3,0,0,0,0,0,192,0,0,0,16,32,16,0,16,0,0,0,0,0,16,0,72,0,0,0,0,0,32,0,0,0,0,0,0,0,204,56,0,0,247,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode2_sub.v,1947,14850,1283,11642,0,0,0,1280,80,0,0,24,104,0,0,0,0,56,0,0,0,144,104,32,0,0,0,0,0,0,0,8,0,72,0,0,0,0,0,64,16,0,0,0,0,0,0,0,0,0,0,224,296,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,24,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode3_exp.v,3484,25660,2108,19852,0,0,0,2200,96,0,0,48,136,0,0,0,0,88,0,0,0,184,136,40,0,8,8,0,0,0,0,8,0,576,0,0,0,0,8,88,48,8,0,0,0,0,0,0,0,0,0,288,304,0,0,0,0,0,0,0,0,0,0,0,0,0,72,32,0,24,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode5_ln.v,351,2061,172,1564,0,0,0,258,10,0,0,3,13,0,0,0,0,9,0,0,0,18,13,4,0,0,0,0,0,0,0,1,0,103,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,28,39,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,3,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/recFNToRawFN.v,11,28,10,27,0,0,0,6,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v,13935,65715,7908,40492,229,234240,0,9013,267,0,0,169,1,0,0,0,672,225,0,0,0,965,0,0,0,6,9,0,0,0,0,0,0,449,99,0,0,1,0,489,0,32,0,0,0,0,0,0,0,0,0,3190,0,0,0,0,0,0,64,652,0,0,1,816,0,0,0,0,0,0,0,0,453,0,0,453,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Accumulator.v,145,640,77,365,2,192,0,100,5,0,0,5,0,0,0,0,6,2,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,4,3,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,33,0,0,0,0,0,0,0,9,0,0,0,10,0,0,0,0,0,0,0,0,4,0,0,4,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Big_Channel.v,7730,36612,4594,23108,96,10240,0,4672,256,0,0,160,0,0,0,0,288,96,0,0,0,576,0,0,0,0,0,0,0,0,0,0,0,192,96,0,0,0,0,224,0,32,0,0,0,0,0,0,0,0,0,1504,0,0,0,0,0,0,64,384,0,0,0,416,0,0,0,0,0,0,0,0,192,0,0,192,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel.v,74,367,44,220,1,128,0,46,3,0,0,0,0,0,0,0,3,1,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,2,0,1,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,2,3,0,0,0,3,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v,241,1087,143,665,3,320,0,146,8,0,0,5,0,0,0,0,9,3,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,6,3,0,0,0,0,7,0,1,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,0,2,12,0,0,0,13,0,0,0,0,0,0,0,0,6,0,0,6,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/bvb.v,1543,6600,825,3747,33,3072,0,1079,3,0,0,1,0,0,0,0,96,32,0,0,0,98,0,0,0,2,3,0,0,0,0,0,0,64,0,0,0,0,0,65,0,0,0,0,0,0,0,0,0,0,0,419,0,0,0,0,0,0,0,68,0,0,0,98,0,0,0,0,0,0,0,0,65,0,0,65,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v,4596,18303,2446,10371,99,218880,0,3226,4,0,0,3,0,0,0,0,288,96,0,0,0,288,0,0,0,3,3,0,0,0,0,0,0,192,3,0,0,1,0,199,0,0,0,0,0,0,0,0,0,0,0,1263,0,0,0,0,0,0,0,195,0,0,0,298,0,0,0,0,0,0,0,0,195,0,0,195,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v,47,229,25,123,1,2048,0,33,0,0,0,0,0,0,0,0,3,1,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,0,2,0,0,0,3,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/spram.v,9,92,5,39,1,512,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/test.v,176,2502,154,1906,0,0,0,68,0,0,0,2,4,0,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,3,5,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,1,0,0,0,0,0,0,0,31,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_ap_hcmp_0_no_dsp_16.v,235,1772,155,1390,0,0,0,152,7,0,0,3,14,0,0,0,0,8,0,0,0,15,13,4,0,0,0,0,0,0,0,1,0,12,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,35,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0.v,155,823,89,531,2,448,0,102,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,46,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore.v,27,225,19,121,1,224,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore_ram.v,17,164,9,60,1,224,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0.v,155,803,89,515,2,224,0,102,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,46,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore.v,27,219,19,117,1,112,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram.v,17,160,9,58,1,112,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec.v,92,485,51,270,1,864,0,53,0,0,0,0,1,0,0,0,2,4,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,7,1,0,0,18,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,5,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore.v,37,347,23,163,1,864,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore_ram.v,25,265,11,81,1,864,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0.v,155,843,89,547,2,864,0,102,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,46,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore.v,27,231,19,125,1,432,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore_ram.v,17,168,9,62,1,432,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0.v,184,1105,104,667,2,512,0,122,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,64,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,4,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore.v,37,331,23,155,1,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore_ram.v,25,253,11,77,1,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0.v,92,461,51,254,1,256,0,53,0,0,0,0,1,0,0,0,2,4,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,7,1,0,0,18,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,5,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0.v,92,497,51,278,1,2048,0,53,0,0,0,0,1,0,0,0,2,4,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,7,1,0,0,18,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,5,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore.v,37,355,23,167,1,2048,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore_ram.v,25,271,11,83,1,2048,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0.v,155,863,89,563,2,2048,0,102,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,46,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore.v,27,237,19,129,1,1024,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore_ram.v,17,172,9,64,1,1024,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v,184,1129,104,683,2,1024,0,122,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,64,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,4,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore.v,37,339,23,159,1,512,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.v,25,259,11,79,1,512,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0.v,167,899,96,523,2,256,0,107,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,59,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,4,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore.v,34,275,21,119,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore_ram.v,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0.v,92,521,51,294,1,4608,0,53,0,0,0,0,1,0,0,0,2,4,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,7,1,0,0,18,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,5,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore.v,37,371,23,175,1,4608,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore_ram.v,25,283,11,87,1,4608,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0.v,155,903,89,595,2,4608,0,102,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,46,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore.v,27,249,19,137,1,2304,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore_ram.v,17,180,9,68,1,2304,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0.v,167,923,96,539,2,512,0,107,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,59,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,4,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore.v,34,283,21,123,1,256,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore_ram.v,23,221,10,61,1,256,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0.v,92,509,51,286,1,2304,0,53,0,0,0,0,1,0,0,0,2,4,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,7,1,0,0,18,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,5,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore.v,37,363,23,171,1,2304,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore_ram.v,25,277,11,85,1,2304,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0.v,155,843,89,547,2,1024,0,102,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,46,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore.v,27,231,19,125,1,512,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_ram.v,17,168,9,62,1,512,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0.v,155,883,89,579,2,2304,0,102,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,46,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore.v,27,243,19,133,1,1152,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore_ram.v,17,176,9,66,1,1152,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0.v,184,1081,104,651,2,256,0,122,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,64,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,4,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore.v,37,323,23,151,1,128,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore_ram.v,25,247,11,75,1,128,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0.v,92,497,51,278,1,1152,0,53,0,0,0,0,1,0,0,0,2,4,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,7,1,0,0,18,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,5,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore.v,37,355,23,167,1,1152,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore_ram.v,25,271,11,83,1,1152,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0.v,167,875,96,507,2,128,0,107,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,59,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,4,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore.v,34,267,21,115,1,64,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore_ram.v,23,209,10,57,1,64,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0.v,155,823,89,531,2,512,0,102,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,46,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore.v,27,225,19,121,1,256,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore_ram.v,17,164,9,60,1,256,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0.v,155,863,89,563,2,1152,0,102,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,46,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore.v,27,237,19,129,1,576,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore_ram.v,17,172,9,64,1,576,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore.v,34,315,21,139,1,4096,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.v,167,1019,96,603,2,8192,0,107,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,59,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,4,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.v,23,245,10,69,1,4096,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.v,155,903,89,595,2,8192,0,102,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,46,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore.v,27,249,19,137,1,4096,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.v,17,180,9,68,1,4096,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore.v,37,371,23,175,1,8192,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.v,92,521,51,294,1,8192,0,53,0,0,0,0,1,0,0,0,2,4,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,7,1,0,0,18,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,5,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.v,25,283,11,87,1,8192,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v,167,995,96,587,2,4096,0,107,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,59,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,4,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore.v,34,307,21,135,1,2048,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.v,23,239,10,67,1,2048,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.v,155,883,89,579,2,4096,0,102,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,46,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore.v,27,243,19,133,1,2048,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.v,17,176,9,66,1,2048,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.v,92,509,51,286,1,4096,0,53,0,0,0,0,1,0,0,0,2,4,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,7,1,0,0,18,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,5,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore.v,37,363,23,171,1,4096,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.v,25,277,11,85,1,4096,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore.v,34,291,21,127,1,512,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.v,167,947,96,555,2,1024,0,107,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,59,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,4,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.v,23,227,10,63,1,512,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.v,92,485,51,270,1,1024,0,53,0,0,0,0,1,0,0,0,2,4,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,7,1,0,0,18,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,5,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore.v,37,347,23,163,1,1024,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.v,25,265,11,81,1,1024,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.v,262,1911,176,1523,0,0,0,165,7,0,0,3,14,0,0,0,0,8,0,0,0,15,13,4,0,0,0,0,0,0,0,1,0,18,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,36,31,0,0,0,0,0,2,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1.v,24,392,23,377,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.v,16,370,16,370,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mul_10s_9ns_16_1_1.v,7,53,6,38,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0.v,3,35,3,35,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_416_16_1_1.v,24,384,24,384,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_416_32_1_1.v,24,736,24,736,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_416_64_1_1.v,24,1440,24,1440,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_42_16_1_1.v,10,132,10,132,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_42_1_1_1.v,10,12,10,12,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_464_16_1_1.v,72,1248,72,1248,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_816_16_1_1.v,31,496,31,496,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_regslice_both.v,59,249,24,211,0,0,0,46,6,0,0,0,1,0,0,0,0,0,0,0,0,16,5,0,0,0,0,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,5,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_in_p.v,45,327,35,195,4,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,4,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_in_p_ram.v,27,229,17,97,4,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,4,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_out.v,234,1328,138,1063,0,0,0,165,14,0,0,0,2,0,0,0,2,0,0,0,0,51,10,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,7,1,1,0,0,0,0,0,0,0,0,0,40,1,0,0,0,0,0,0,19,0,0,0,0,0,0,2,3,3,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_final_fmaps_memcore.v,24,681,17,329,1,3136000,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_final_fmaps_memcore_ram.v,15,516,8,164,1,3136000,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf10_fmaps.v,138,2193,81,1395,2,401408,0,87,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,41,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore.v,24,657,17,313,1,200704,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore_ram.v,15,500,8,156,1,200704,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore.v,24,681,17,329,1,3211264,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore_ram.v,15,516,8,164,1,3211264,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf3_fmaps.v,138,2253,81,1443,2,3211264,0,87,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,41,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore.v,24,675,17,325,1,1605632,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore_ram.v,15,512,8,162,1,1605632,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf4_fmaps.v,138,2233,81,1427,2,1605632,0,87,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,41,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore.v,24,669,17,321,1,802816,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore_ram.v,15,508,8,160,1,802816,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps.v,138,2213,81,1411,2,802816,0,87,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,41,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore.v,24,663,17,317,1,401408,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore_ram.v,15,504,8,158,1,401408,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_adjustments.v,24,495,17,237,1,24576,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_adjustments_ram.v,15,376,8,118,1,24576,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_0.v,24,675,17,325,1,1179648,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_0_ram.v,15,512,8,162,1,1179648,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1.v,10,227,9,163,1,1179648,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v,5,145,4,81,1,1179648,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_get_next_ijk.v,80,278,45,213,0,0,0,56,10,0,0,0,1,0,0,0,1,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_0.v,27,285,19,161,1,262144,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_0_ram.v,17,204,9,80,1,262144,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v,17,159,15,127,1,262144,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1_rom.v,9,95,7,63,1,262144,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3.v,24,189,17,97,1,1024,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3_ram.v,15,140,8,48,1,1024,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readFilters70.v,331,8093,283,8004,0,0,0,120,12,0,0,0,2,0,0,0,2,0,0,0,0,14,4,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,8,3,0,0,0,0,0,0,0,0,0,0,42,1,0,0,0,0,0,3,18,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v,276,1522,210,1412,0,0,0,190,16,0,0,0,2,0,0,0,2,0,0,0,0,19,13,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,5,21,2,0,0,0,0,0,0,0,0,0,0,50,1,0,0,0,0,0,7,35,0,0,0,0,0,0,6,1,4,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2.v,24,195,17,101,1,2048,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2_ram.v,15,144,8,50,1,2048,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_adjustments.v,24,501,17,241,1,48000,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_adjustments_ram.v,15,380,8,120,1,48000,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_0.v,24,387,17,197,1,1024000,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_0_ram.v,15,288,8,98,1,1024000,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_1.v,10,131,9,99,1,1024000,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_1_rom.v,5,81,4,49,1,1024000,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_get_next_ijk.v,74,278,42,216,0,0,0,52,9,0,0,0,1,0,0,0,1,0,0,0,0,8,6,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v,91,523,61,475,0,0,0,50,6,0,0,0,2,0,0,0,1,0,0,0,0,11,2,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,14,1,0,0,0,0,0,0,4,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v,176,1889,126,1816,0,0,0,115,14,0,0,0,2,0,0,0,1,0,0,0,0,15,10,2,0,0,4,0,0,0,0,0,0,5,0,0,0,0,4,2,7,0,0,0,0,0,0,0,0,0,0,29,1,0,0,0,0,0,0,14,0,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_writeOutputs_unaligned.v,117,796,75,699,0,0,0,77,6,0,0,0,2,0,0,0,2,1,0,0,0,11,3,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,5,1,1,0,0,0,0,0,0,0,0,0,17,1,0,0,0,0,0,0,13,0,0,0,0,0,0,2,0,1,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_adjustments.v,24,465,17,217,1,768,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_adjustments_ram.v,15,356,8,108,1,768,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_0.v,24,195,17,101,1,1728,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_0_ram.v,15,144,8,50,1,1728,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_1.v,10,67,9,51,1,1728,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_1_rom.v,5,41,4,25,1,1728,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v,111,379,72,340,0,0,0,82,14,0,0,0,3,0,0,0,1,1,0,0,0,14,9,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,7,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_poolOutputs.v,1202,8592,812,6981,0,0,0,739,40,0,0,16,57,0,0,0,1,32,0,0,0,71,63,16,0,0,0,0,0,0,0,4,0,78,0,0,0,0,0,34,9,0,0,0,0,0,0,0,0,0,0,159,126,0,0,0,0,0,8,21,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v,278,2572,226,2496,0,0,0,125,12,0,0,0,2,0,0,0,3,0,0,0,0,17,4,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,10,5,0,0,0,0,0,0,0,0,0,0,43,1,0,0,0,0,0,1,15,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readInputs19.v,269,2051,209,1967,0,0,0,202,13,0,0,0,2,0,0,0,3,0,0,0,0,20,10,1,0,0,2,0,0,0,0,0,0,6,0,0,0,0,6,24,8,0,0,0,0,0,0,0,0,0,0,52,1,0,0,0,0,0,15,32,0,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_writeOutputs_aligned.v,45,501,38,493,0,0,0,16,1,0,0,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,4,1,0,0,0,0,0,0,1,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_adjustments.v,24,471,17,221,1,1536,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_adjustments_ram.v,15,360,8,110,1,1536,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_0.v,24,357,17,177,1,18432,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_0_ram.v,15,268,8,88,1,18432,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_1.v,10,121,9,89,1,18432,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_1_rom.v,5,76,4,44,1,18432,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_get_next_ijk.v,111,378,72,339,0,0,0,82,14,0,0,0,3,0,0,0,1,1,0,0,0,14,9,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,7,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_poolOutputs.v,1199,8515,809,6904,0,0,0,739,40,0,0,16,57,0,0,0,1,32,0,0,0,71,63,16,0,0,0,0,0,0,0,4,0,78,0,0,0,0,0,34,9,0,0,0,0,0,0,0,0,0,0,159,126,0,0,0,0,0,8,21,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readFilters24.v,291,4471,243,4384,0,0,0,120,12,0,0,0,2,0,0,0,2,0,0,0,0,13,4,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,8,3,0,0,0,0,0,0,0,0,0,0,43,1,0,0,0,0,0,3,18,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v,300,2685,237,2583,0,0,0,222,15,0,0,0,2,0,0,0,3,0,0,0,0,20,12,2,0,0,4,0,0,0,0,0,0,5,0,0,0,0,7,21,8,0,0,0,0,0,0,0,0,0,0,60,1,0,0,0,0,0,13,41,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_writeOutputs_aligned.v,42,430,35,422,0,0,0,16,1,0,0,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,4,1,0,0,0,0,0,0,1,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_filters.v,24,207,17,109,1,8192,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_filters_ram.v,15,152,8,54,1,8192,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_get_next_ijk.v,74,263,42,201,0,0,0,52,9,0,0,0,1,0,0,0,1,0,0,0,0,8,6,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readFilters30.v,70,311,44,271,0,0,0,48,5,0,0,0,2,0,0,0,1,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,15,1,0,0,0,0,0,0,4,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v,150,1075,100,969,0,0,0,93,8,0,0,0,3,0,0,0,2,0,0,0,0,12,12,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,2,2,1,0,0,0,0,0,0,0,0,0,0,30,1,0,0,0,0,0,0,8,0,0,0,0,0,0,2,2,2,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_writeOutputs_unaligned.v,84,621,58,593,0,0,0,53,5,0,0,0,1,0,0,0,0,1,0,0,0,8,3,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,8,1,0,0,0,0,0,0,8,0,0,0,0,0,0,2,1,2,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_adjustments.v,24,483,17,229,1,6144,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_adjustments_ram.v,15,368,8,114,1,6144,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_0.v,24,651,17,309,1,73728,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_0_ram.v,15,496,8,154,1,73728,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_1.v,10,219,9,155,1,73728,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_1_rom.v,5,141,4,77,1,73728,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_get_next_ijk.v,80,272,45,207,0,0,0,56,10,0,0,0,1,0,0,0,1,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_0.v,27,261,19,145,1,16384,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_0_ram.v,17,188,9,72,1,16384,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_1.v,17,143,15,111,1,16384,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_1_rom.v,9,87,7,55,1,16384,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1.v,24,177,17,89,1,256,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram.v,15,132,8,44,1,256,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v,321,7729,274,7651,0,0,0,111,11,0,0,0,2,0,0,0,2,0,0,0,0,14,4,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,8,3,0,0,0,0,0,0,0,0,0,0,42,1,0,0,0,0,0,0,14,0,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readInputs37.v,266,1534,201,1435,0,0,0,185,15,0,0,0,2,0,0,0,2,0,0,0,0,19,13,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,5,21,2,0,0,0,0,0,0,0,0,0,0,54,1,0,0,0,0,0,4,35,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_0.v,24,369,17,185,1,73728,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_0_ram.v,15,276,8,92,1,73728,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_1.v,10,125,9,93,1,73728,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_1_rom.v,5,78,4,46,1,73728,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_poolOutputs.v,1199,8500,809,6889,0,0,0,739,40,0,0,16,57,0,0,0,1,32,0,0,0,71,63,16,0,0,0,0,0,0,0,4,0,78,0,0,0,0,0,34,9,0,0,0,0,0,0,0,0,0,0,159,126,0,0,0,0,0,8,21,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v,291,4501,243,4414,0,0,0,120,12,0,0,0,2,0,0,0,2,0,0,0,0,13,4,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,8,3,0,0,0,0,0,0,0,0,0,0,43,1,0,0,0,0,0,3,18,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v,291,2634,230,2534,0,0,0,214,14,0,0,0,2,0,0,0,2,0,0,0,0,20,12,2,0,0,4,0,0,0,0,0,0,5,0,0,0,0,7,21,8,0,0,0,0,0,0,0,0,0,0,60,1,0,0,0,0,0,9,40,0,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v,42,417,35,409,0,0,0,16,1,0,0,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,4,1,0,0,0,0,0,0,1,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_filters.v,24,225,17,121,1,65536,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_filters_ram.v,15,164,8,60,1,65536,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_get_next_ijk.v,74,266,42,204,0,0,0,52,9,0,0,0,1,0,0,0,1,0,0,0,0,8,6,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_readFilters47.v,70,341,44,297,0,0,0,48,5,0,0,0,2,0,0,0,1,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,15,1,0,0,0,0,0,0,4,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_readInputs.v,160,1137,102,969,0,0,0,102,10,0,0,0,2,0,0,0,2,0,0,0,0,15,11,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,2,2,1,0,0,0,0,0,0,0,0,0,0,33,1,0,0,0,0,0,0,9,0,0,0,0,0,0,2,2,4,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_writeOutputs_unaligned.v,82,541,52,510,0,0,0,55,5,0,0,0,1,0,0,0,0,1,0,0,0,13,3,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,8,1,0,0,0,0,0,0,6,0,0,0,0,0,0,2,1,2,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit.v,519,10275,290,6522,0,0,0,385,9,0,0,3,100,0,0,0,6,13,0,0,0,119,0,16,0,0,0,0,0,0,0,0,0,22,8,0,0,0,0,0,0,0,0,0,0,0,0,25,13,0,0,29,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v,1976,15119,1294,11758,0,0,0,1306,81,0,0,24,104,0,0,0,4,56,0,0,0,144,104,32,0,0,0,0,0,0,0,8,0,72,0,0,0,0,0,64,16,0,0,0,0,0,0,4,0,0,0,233,296,0,0,0,0,0,0,8,0,0,0,0,0,0,32,0,0,24,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LUControl.v,520,13346,214,10698,0,0,0,503,2,0,0,1,18,0,0,0,6,4,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,104,4,0,0,3,1,30,7,0,0,0,0,0,0,23,11,0,0,89,4,0,0,0,0,0,163,5,0,0,0,0,0,0,10,15,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v,2603,5491,306,2504,0,0,0,2499,204,0,0,8,28,0,0,0,1,71,0,0,0,1594,123,0,0,0,0,0,0,0,0,10,0,215,4,0,0,0,8,12,19,1,0,0,0,0,0,0,0,0,0,133,6,0,0,0,0,0,58,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_adjustments.v,24,489,17,233,1,12288,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_adjustments_ram.v,15,372,8,116,1,12288,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_in.v,193,1207,135,948,4,256,0,121,7,0,0,0,2,0,0,0,2,0,0,0,0,20,2,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,41,1,0,0,0,0,0,0,19,0,0,0,0,0,0,4,1,0,0,0,0,4,0,0,4,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE.v,89693,185843,28793,121384,0,0,0,68075,14329,0,0,0,1,0,0,0,1,0,0,0,0,42984,10746,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,3,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_0.v,24,663,17,317,1,294912,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_0_ram.v,15,504,8,158,1,294912,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_1_rom.v,5,143,4,79,1,294912,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_1.v,10,223,9,159,1,294912,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_get_next_ijk.v,80,275,45,210,0,0,0,56,10,0,0,0,1,0,0,0,1,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_0.v,27,273,19,153,1,65536,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_0_ram.v,17,196,9,76,1,65536,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_1_rom.v,9,91,7,59,1,65536,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_1.v,17,151,15,119,1,65536,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_writeOutputs_1_running_sums.v,24,183,17,93,1,512,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_writeOutputs_1_running_sums_ram.v,15,136,8,46,1,512,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v,331,8045,283,7961,0,0,0,120,12,0,0,0,2,0,0,0,2,0,0,0,0,14,4,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,8,3,0,0,0,0,0,0,0,0,0,0,42,1,0,0,0,0,0,3,18,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readInputs54.v,276,1566,210,1461,0,0,0,190,16,0,0,0,2,0,0,0,2,0,0,0,0,19,13,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,5,21,2,0,0,0,0,0,0,0,0,0,0,50,1,0,0,0,0,0,7,35,0,0,0,0,0,0,6,1,4,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_0.v,24,381,17,193,1,294912,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_0_ram.v,15,284,8,96,1,294912,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_1_rom.v,5,80,4,48,1,294912,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_poolOutputs.v,1199,8476,809,6865,0,0,0,739,40,0,0,16,57,0,0,0,1,32,0,0,0,71,63,16,0,0,0,0,0,0,0,4,0,78,0,0,0,0,0,34,9,0,0,0,0,0,0,0,0,0,0,159,126,0,0,0,0,0,8,21,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_1.v,10,129,9,97,1,294912,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readFilters58.v,291,4542,243,4449,0,0,0,120,12,0,0,0,2,0,0,0,2,0,0,0,0,13,4,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,8,3,0,0,0,0,0,0,0,0,0,0,43,1,0,0,0,0,0,3,18,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v,297,2610,235,2503,0,0,0,220,14,0,0,0,2,0,0,0,2,0,0,0,0,21,12,2,0,0,4,0,0,0,0,0,0,5,0,0,0,0,7,21,8,0,0,0,0,0,0,0,0,0,0,60,1,0,0,0,0,0,10,44,0,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_writeOutputs_aligned.v,42,399,35,391,0,0,0,16,1,0,0,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,4,1,0,0,0,0,0,0,1,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_adjustments.v,24,477,17,225,1,3072,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_adjustments_ram.v,15,364,8,112,1,3072,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_filters.v,24,237,17,129,1,262144,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_filters_ram.v,15,172,8,64,1,262144,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_get_next_ijk.v,74,269,42,207,0,0,0,52,9,0,0,0,1,0,0,0,1,0,0,0,0,8,6,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_readFilters64.v,70,359,44,313,0,0,0,48,5,0,0,0,2,0,0,0,1,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,15,1,0,0,0,0,0,0,4,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_readInputs.v,160,1127,102,953,0,0,0,102,10,0,0,0,2,0,0,0,2,0,0,0,0,15,11,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,2,2,1,0,0,0,0,0,0,0,0,0,0,33,1,0,0,0,0,0,0,9,0,0,0,0,0,0,2,2,4,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v,82,524,52,493,0,0,0,55,5,0,0,0,1,0,0,0,0,1,0,0,0,13,3,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,8,1,0,0,0,0,0,0,6,0,0,0,0,0,0,2,1,2,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore.v,34,323,21,143,1,4608,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.v,23,251,10,71,1,4608,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.v,167,1043,96,619,2,9216,0,107,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,59,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,4,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.v,155,923,89,611,2,9216,0,102,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,46,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore.v,27,255,19,141,1,4608,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.v,17,184,9,70,1,4608,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore.v,37,379,23,179,1,9216,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.v,92,533,51,302,1,9216,0,53,0,0,0,0,1,0,0,0,2,4,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,7,1,0,0,18,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,5,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.v,25,289,11,89,1,9216,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec_memcore_ram.v,23,245,10,69,1,2304,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec_memcore.v,34,315,21,139,1,2304,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec.v,167,1019,96,603,2,4608,0,107,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,59,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,4,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_l2_products.v,92,473,51,262,1,512,0,53,0,0,0,0,1,0,0,0,2,4,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,7,1,0,0,18,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,5,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0_memcore.v,37,331,23,155,1,224,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0_memcore_ram.v,25,253,11,77,1,224,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0.v,92,461,51,254,1,224,0,53,0,0,0,0,1,0,0,0,2,4,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,7,1,0,0,18,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,5,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec_memcore.v,34,331,21,147,1,9216,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec.v,167,1067,96,635,2,18432,0,107,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,59,0,0,0,0,0,0,0,2,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,4,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec_memcore_ram.v,23,257,10,73,1,9216,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0_memcore.v,27,261,19,145,1,9216,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0.v,155,943,89,627,2,18432,0,102,1,0,0,0,1,0,0,0,4,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,11,1,0,0,46,0,0,0,0,0,0,0,4,0,0,0,0,0,0,2,9,0,0,0,0,4,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0_memcore_ram.v,17,188,9,72,1,9216,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_in.v,199,1213,140,953,4,256,0,126,8,0,0,0,2,0,0,0,2,0,0,0,0,19,3,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,41,1,0,0,0,0,0,1,21,0,0,0,0,0,0,5,1,0,0,0,0,4,0,0,4,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v,258,1345,138,1066,0,0,0,190,17,0,0,0,2,0,0,0,3,0,0,0,0,68,12,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,7,1,1,0,0,0,0,0,0,0,0,0,39,1,0,0,0,0,0,0,21,0,0,0,0,0,0,2,3,4,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps_memcore_ram.v,25,838,18,486,1,3136000,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps_memcore.v,34,1003,27,651,1,3136000,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore.v,34,963,27,619,1,200704,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf10_fmaps.v,158,2805,101,2007,2,401408,0,97,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,41,0,0,0,0,0,0,0,12,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore_ram.v,25,806,18,462,1,200704,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore.v,34,1003,27,651,1,3211264,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore_ram.v,25,838,18,486,1,3211264,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf3_fmaps.v,158,2889,101,2079,2,3211264,0,97,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,41,0,0,0,0,0,0,0,12,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore.v,34,993,27,643,1,1605632,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore_ram.v,25,830,18,480,1,1605632,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf4_fmaps.v,158,2861,101,2055,2,1605632,0,97,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,41,0,0,0,0,0,0,0,12,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore.v,34,983,27,635,1,802816,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore_ram.v,25,822,18,474,1,802816,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf7_fmaps.v,158,2833,101,2031,2,802816,0,97,1,0,0,0,1,0,0,0,3,6,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,1,0,0,0,0,0,0,10,1,0,0,41,0,0,0,0,0,0,0,12,0,0,0,0,0,0,2,7,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore.v,34,973,27,627,1,401408,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore_ram.v,25,814,18,468,1,401408,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_adjustments.v,34,725,27,467,1,24576,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_adjustments_ram.v,25,606,18,348,1,24576,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_get_next_ijk.v,79,281,44,216,0,0,0,56,10,0,0,0,1,0,0,0,1,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_filters.v,34,369,27,259,1,524288,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_filters_ram.v,25,302,18,192,1,524288,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v,198,1511,129,1350,0,0,0,141,10,0,0,0,2,0,0,0,2,0,0,0,0,25,13,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,9,3,0,0,0,0,0,0,0,0,0,0,41,1,0,0,0,0,0,0,20,0,0,0,0,0,0,2,3,3,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readInputs69.v,301,1874,216,1646,0,0,0,214,15,0,0,0,2,0,0,0,3,0,0,0,0,22,21,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,5,22,2,0,0,0,0,0,0,0,0,0,0,67,1,0,0,0,0,0,0,36,0,0,0,0,0,0,2,3,5,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_get_next_ijk.v,80,284,45,219,0,0,0,56,10,0,0,0,1,0,0,0,1,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_filters.v,34,379,27,267,1,1048576,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_filters_ram.v,25,310,18,198,1,1048576,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_adjustments.v,34,735,27,475,1,48000,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_adjustments_ram.v,25,614,18,354,1,48000,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_filters.v,34,389,27,275,1,2048000,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_get_next_ijk.v,74,281,42,219,0,0,0,52,9,0,0,0,1,0,0,0,1,0,0,0,0,8,6,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_filters_ram.v,25,318,18,204,1,2048000,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v,92,409,52,349,0,0,0,68,10,0,0,0,2,0,0,0,1,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,16,1,0,0,0,0,0,2,6,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readInputs.v,171,1083,105,949,0,0,0,112,11,0,0,0,3,0,0,0,2,0,0,0,0,20,16,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,2,2,1,0,0,0,0,0,0,0,0,0,0,31,1,0,0,0,0,0,0,10,0,0,0,0,0,0,2,3,2,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_writeOutputs_unaligned.v,98,740,69,708,0,0,0,61,5,0,0,0,1,0,0,0,0,1,0,0,0,9,4,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,4,1,1,0,0,0,0,0,0,0,0,0,13,1,0,0,0,0,0,4,3,0,0,0,0,0,0,2,1,2,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_adjustments.v,34,675,27,427,1,768,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_adjustments_ram.v,25,566,18,318,1,768,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_filters.v,34,309,27,211,1,6912,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_filters_ram.v,25,254,18,156,1,6912,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_get_next_ijk.v,112,385,73,346,0,0,0,82,14,0,0,0,3,0,0,0,1,1,0,0,0,14,9,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,7,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v,164,869,107,788,0,0,0,119,13,0,0,0,2,0,0,0,3,0,0,0,0,18,7,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,10,5,0,0,0,0,0,0,0,0,0,0,31,1,0,0,0,0,0,4,12,0,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_poolOutputs.v,423,2923,280,2464,0,0,0,266,19,0,0,4,15,0,0,0,1,9,0,0,0,33,21,4,0,0,0,0,0,0,0,1,0,30,0,0,0,0,0,12,3,0,0,0,0,0,0,0,0,0,0,59,33,0,0,0,0,0,6,9,0,0,0,0,0,0,3,2,2,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v,271,1951,213,1869,0,0,0,204,11,0,0,0,2,0,0,0,2,0,0,0,0,18,13,1,0,0,2,0,0,0,0,0,0,6,0,0,0,0,6,24,8,0,0,0,0,0,0,0,0,0,0,52,1,0,0,0,0,0,18,33,0,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v,76,685,53,660,0,0,0,50,2,0,0,0,0,0,0,0,0,1,0,0,0,9,2,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,12,1,0,0,0,0,0,4,2,0,0,0,0,0,0,1,1,2,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_adjustments.v,34,685,27,435,1,1536,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_adjustments_ram.v,25,574,18,324,1,1536,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_filters_ram.v,25,286,18,180,1,73728,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_filters.v,34,349,27,243,1,73728,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_poolOutputs.v,427,2838,275,2371,0,0,0,274,19,0,0,4,15,0,0,0,1,9,0,0,0,43,21,4,0,0,0,0,0,0,0,1,0,29,0,0,0,0,0,12,3,0,0,0,0,0,0,0,0,0,0,59,33,0,0,0,0,0,2,12,0,0,0,0,0,0,3,2,2,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v,155,620,97,519,0,0,0,118,13,0,0,0,2,0,0,0,3,0,0,0,0,18,7,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,10,3,0,0,0,0,0,0,0,0,0,0,32,1,0,0,0,0,0,4,12,0,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readInputs25.v,281,1908,203,1708,0,0,0,204,11,0,0,0,2,0,0,0,3,0,0,0,0,24,17,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,5,22,2,0,0,0,0,0,0,0,0,0,0,66,1,0,0,0,0,0,0,34,0,0,0,0,0,0,2,3,5,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v,80,608,48,575,0,0,0,58,2,0,0,0,0,0,0,0,0,1,0,0,0,19,2,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,12,1,0,0,0,0,0,0,5,0,0,0,0,0,0,1,1,2,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_filters.v,34,309,27,211,1,8192,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_filters_ram.v,25,254,18,156,1,8192,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_readFilters30.v,92,345,52,289,0,0,0,68,10,0,0,0,2,0,0,0,1,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,16,1,0,0,0,0,0,2,6,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_readInputs.v,171,1105,105,979,0,0,0,112,11,0,0,0,3,0,0,0,2,0,0,0,0,20,16,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,2,2,1,0,0,0,0,0,0,0,0,0,0,31,1,0,0,0,0,0,0,10,0,0,0,0,0,0,2,3,2,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_writeOutputs_unaligned.v,88,669,60,639,0,0,0,58,5,0,0,0,1,0,0,0,0,1,0,0,0,9,4,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,13,1,0,0,0,0,0,4,2,0,0,0,0,0,0,2,1,2,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_adjustments.v,34,705,27,451,1,6144,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_adjustments_ram.v,25,590,18,336,1,6144,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_filters.v,34,369,27,259,1,294912,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_filters_ram.v,25,302,18,192,1,294912,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v,79,275,44,210,0,0,0,56,10,0,0,0,1,0,0,0,1,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_filters.v,34,329,27,227,1,32768,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_filters_ram.v,25,270,18,168,1,32768,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readFilters36.v,155,654,97,553,0,0,0,118,13,0,0,0,2,0,0,0,3,0,0,0,0,18,7,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,10,3,0,0,0,0,0,0,0,0,0,0,32,1,0,0,0,0,0,4,12,0,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v,302,1924,217,1714,0,0,0,215,15,0,0,0,2,0,0,0,3,0,0,0,0,22,21,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,5,22,2,0,0,0,0,0,0,0,0,0,0,67,1,0,0,0,0,0,0,37,0,0,0,0,0,0,2,3,5,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_get_next_ijk.v,112,388,73,349,0,0,0,82,14,0,0,0,3,0,0,0,1,1,0,0,0,14,9,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,7,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_poolOutputs.v,427,2821,275,2354,0,0,0,274,19,0,0,4,15,0,0,0,1,9,0,0,0,43,21,4,0,0,0,0,0,0,0,1,0,29,0,0,0,0,0,12,3,0,0,0,0,0,0,0,0,0,0,59,33,0,0,0,0,0,2,12,0,0,0,0,0,0,3,2,2,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v,281,1847,203,1647,0,0,0,204,11,0,0,0,2,0,0,0,3,0,0,0,0,24,17,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,5,22,2,0,0,0,0,0,0,0,0,0,0,66,1,0,0,0,0,0,0,34,0,0,0,0,0,0,2,3,5,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_writeOutputs_unaligned.v,80,597,48,564,0,0,0,58,2,0,0,0,0,0,0,0,0,1,0,0,0,19,2,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,12,1,0,0,0,0,0,0,5,0,0,0,0,0,0,1,1,2,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_filters.v,34,339,27,235,1,65536,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_filters_ram.v,25,278,18,174,1,65536,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readFilters46.v,92,379,52,319,0,0,0,68,10,0,0,0,2,0,0,0,1,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,16,1,0,0,0,0,0,2,6,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v,171,1113,105,979,0,0,0,112,11,0,0,0,3,0,0,0,2,0,0,0,0,20,16,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,2,2,1,0,0,0,0,0,0,0,0,0,0,31,1,0,0,0,0,0,0,10,0,0,0,0,0,0,2,3,2,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_writeOutputs_unaligned.v,85,604,57,574,0,0,0,58,5,0,0,0,1,0,0,0,0,1,0,0,0,9,4,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,13,1,0,0,0,0,0,4,2,0,0,0,0,0,0,2,1,2,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_adjustments.v,34,715,27,459,1,12288,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_adjustments_ram.v,25,598,18,342,1,12288,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_filters.v,34,389,27,275,1,1179648,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_get_next_ijk.v,79,278,44,213,0,0,0,56,10,0,0,0,1,0,0,0,1,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_filters_ram.v,25,318,18,204,1,1179648,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_filters.v,34,349,27,243,1,131072,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_filters_ram.v,25,286,18,180,1,131072,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_readFilters52.v,155,696,97,589,0,0,0,118,13,0,0,0,2,0,0,0,3,0,0,0,0,18,7,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,10,3,0,0,0,0,0,0,0,0,0,0,32,1,0,0,0,0,0,4,12,0,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_readInputs53.v,302,1901,217,1682,0,0,0,215,15,0,0,0,2,0,0,0,3,0,0,0,0,22,21,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,5,22,2,0,0,0,0,0,0,0,0,0,0,67,1,0,0,0,0,0,0,37,0,0,0,0,0,0,2,3,5,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_readInputs57.v,281,1828,203,1619,0,0,0,204,11,0,0,0,2,0,0,0,3,0,0,0,0,24,17,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,5,22,2,0,0,0,0,0,0,0,0,0,0,66,1,0,0,0,0,0,0,34,0,0,0,0,0,0,2,3,5,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_poolOutputs.v,427,2797,275,2330,0,0,0,274,19,0,0,4,15,0,0,0,1,9,0,0,0,43,21,4,0,0,0,0,0,0,0,1,0,29,0,0,0,0,0,12,3,0,0,0,0,0,0,0,0,0,0,59,33,0,0,0,0,0,2,12,0,0,0,0,0,0,3,2,2,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_writeOutputs_unaligned.v,80,581,48,548,0,0,0,58,2,0,0,0,0,0,0,0,0,1,0,0,0,19,2,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,12,1,0,0,0,0,0,0,5,0,0,0,0,0,0,1,1,2,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_adjustments.v,34,695,27,443,1,3072,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_adjustments_ram.v,25,582,18,330,1,3072,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_filters.v,34,359,27,251,1,262144,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_filters_ram.v,25,294,18,186,1,262144,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_readFilters62.v,92,399,52,337,0,0,0,68,10,0,0,0,2,0,0,0,1,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,16,1,0,0,0,0,0,2,6,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_readInputs.v,171,1102,105,964,0,0,0,112,11,0,0,0,3,0,0,0,2,0,0,0,0,20,16,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,2,2,1,0,0,0,0,0,0,0,0,0,0,31,1,0,0,0,0,0,0,10,0,0,0,0,0,0,2,3,2,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v,85,586,57,556,0,0,0,58,5,0,0,0,1,0,0,0,0,1,0,0,0,9,4,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,13,1,0,0,0,0,0,4,2,0,0,0,0,0,0,2,1,2,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/cfg.v,125,677,50,508,0,0,0,117,1,0,0,27,1,0,0,0,3,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,23,3,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,6,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/activation.v,1749,6723,28,3339,0,0,0,1833,2,0,0,2,97,0,0,0,2,64,0,0,0,0,0,0,0,0,0,0,0,0,0,128,160,292,2,0,0,160,128,33,0,32,0,0,0,0,0,256,2,0,0,397,64,0,0,0,0,0,0,1,0,0,0,0,0,0,4,7,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/control.v,51,90,15,18,0,0,0,39,1,0,0,2,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,7,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,15,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/norm.v,157,2690,20,1626,0,0,0,148,2,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,1,32,32,0,0,0,0,0,0,2,0,0,68,0,0,0,0,0,0,0,2,0,0,0,0,0,0,4,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/pool.v,38,1226,17,1132,0,0,0,32,2,0,0,4,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,5,0,0,0,0,0,0,0,0,2,0,0,3,2,0,0,0,0,0,0,2,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/processing_element.v,28,253,25,236,0,0,0,12,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,4,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/qmult.v,3,32,3,32,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/ram.v,266,6709,10,1141,1,8192,0,384,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,0,0,0,0,0,192,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,64,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/seq_mac.v,20,203,17,186,0,0,0,10,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/output_logic.v,1227,49758,1071,16732,0,0,0,193,1,0,0,2,0,0,0,0,3,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,1,2,0,0,1,0,2,1,0,0,0,0,0,0,0,0,0,0,143,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,35,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_data_setup.v,1433,10235,1081,9215,0,0,0,1416,67,0,0,0,2,0,0,0,2,1,0,0,0,128,0,0,0,0,0,0,0,0,0,2,0,64,0,0,0,6,0,6,2,0,0,0,0,0,0,66,66,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,994,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/activation.v,901,3427,28,1707,0,0,0,937,2,0,0,2,49,0,0,0,2,32,0,0,0,0,0,0,0,0,0,0,0,0,0,64,80,148,2,0,0,80,64,17,0,16,0,0,0,0,0,128,2,0,0,205,32,0,0,0,0,0,0,1,0,0,0,0,0,0,4,7,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/cfg.v,125,613,50,444,0,0,0,117,1,0,0,27,1,0,0,0,3,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,23,3,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,6,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/norm.v,93,1394,20,842,0,0,0,84,2,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,1,16,16,0,0,0,0,0,0,2,0,0,36,0,0,0,0,0,0,0,2,0,0,0,0,0,0,4,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v,382,12862,287,4316,0,0,0,116,1,0,0,2,0,0,0,0,3,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,1,2,0,0,1,0,3,3,0,0,0,0,0,0,0,0,0,0,79,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/pool.v,34,664,17,588,0,0,0,27,2,0,0,3,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,4,0,0,0,0,0,0,0,0,2,0,0,3,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v,489,3211,297,2623,0,0,0,472,35,0,0,0,2,0,0,0,2,1,0,0,0,64,0,0,0,0,0,0,0,0,0,2,0,32,0,0,0,6,0,6,2,0,0,0,0,0,0,34,34,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,242,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic.v,9239,91662,8175,78074,0,0,0,3704,37,0,0,2,258,0,0,0,5,3,0,0,0,64,2,0,0,0,0,0,0,0,0,2,0,34,2,0,0,7,0,267,6,256,0,0,0,0,0,34,35,0,0,886,0,0,0,0,0,0,1024,3,0,0,0,0,0,0,756,21,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_pe_matrix.v,7974,71428,7206,67076,0,0,0,3073,0,0,0,0,256,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,256,0,256,0,0,0,0,0,0,0,0,0,768,0,0,0,0,0,0,1024,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v,1145,28474,839,18975,0,0,0,655,31,0,0,0,0,0,0,0,0,32,0,0,0,61,32,0,0,0,0,0,0,0,0,0,0,9,0,0,0,34,0,65,62,3,0,0,0,0,0,2,0,0,0,113,1,0,0,0,0,0,29,0,0,0,0,0,0,0,9,172,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v,11823,358449,10050,317148,10,3616,0,5699,121,0,62,3,9,0,0,0,4,74,0,0,0,269,180,55,0,0,0,0,0,0,0,2,4,98,24,0,0,202,3,149,264,27,0,0,0,0,0,13,8,0,0,946,37,0,0,0,0,0,179,18,0,0,0,15,0,0,25,2874,0,0,0,0,17,0,0,17,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v,2291,68907,2137,64159,0,0,0,1284,9,0,2,0,0,0,0,0,1,2,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,5,0,0,0,64,1,9,67,3,0,0,0,0,0,2,0,0,0,147,3,0,0,0,0,0,62,0,0,0,0,0,0,0,0,903,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b.v,287,15887,156,11662,0,0,0,320,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,64,0,0,0,0,0,0,0,0,0,0,130,0,0,0,0,0,0,59,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b_unsigned.v,277,15501,149,11373,0,0,0,315,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,64,0,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,59,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Hop.v,95,2597,65,1879,0,0,0,66,0,0,9,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,3,6,0,0,0,0,3,0,3,0,0,0,0,0,3,0,0,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/InternalsBlock.v,51,1667,51,1667,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/InternalsBlock_Reflector.v,17,707,17,707,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/LogCalc.v,102,1441,17,267,1,320,0,92,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,2,0,2,2,1,0,0,0,0,0,0,0,0,0,58,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,2,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Memory_Wrapper.v,23,471,15,259,2,640,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Move.v,71,1844,63,1805,0,0,0,32,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,1,2,0,0,0,0,0,0,0,0,0,7,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Mult_32b.v,16,579,12,450,0,0,0,10,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v,8262,258888,7111,232092,2,640,0,3666,110,0,51,0,4,0,0,0,0,68,0,0,0,254,177,1,0,0,0,0,0,0,0,0,4,47,15,0,0,131,0,131,193,18,0,0,0,0,0,6,8,0,0,462,25,0,0,0,0,0,116,2,0,0,0,0,0,0,18,1821,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonBlock1.v,9,195,9,195,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonBlock2.v,9,71,9,71,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonBlock5.v,31,717,31,717,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v,1153,44474,995,42904,0,0,0,449,11,0,3,0,2,0,0,0,0,2,0,0,0,68,27,0,0,0,0,0,0,0,0,0,4,19,0,0,0,0,0,1,3,0,0,0,0,0,0,4,0,0,0,25,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,264,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Roulette.v,44,854,32,780,0,0,0,27,0,0,0,0,0,0,0,0,0,2,0,0,0,0,1,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v,3078,95602,2874,95241,0,0,0,1099,36,0,1,0,2,0,0,0,0,2,0,0,0,64,86,0,0,0,0,0,0,0,0,0,0,15,0,0,0,1,0,3,3,0,0,0,0,0,0,0,8,0,0,9,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,867,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v,5345,187458,4501,170162,2,640,0,2487,78,0,51,0,4,0,0,0,0,36,0,0,0,193,145,1,0,0,0,0,0,0,0,0,4,38,15,0,0,97,0,66,131,15,0,0,0,0,0,4,8,0,0,349,19,0,0,0,0,0,87,2,0,0,0,0,0,0,9,1131,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v,11205,344060,9674,307909,3,960,0,5299,121,0,62,2,4,0,0,0,2,74,0,0,0,269,180,55,0,0,0,0,0,0,0,2,4,82,23,0,0,197,3,146,264,27,0,0,0,0,0,13,8,0,0,740,31,0,0,0,0,0,178,4,0,0,0,15,0,0,18,2769,0,0,0,0,3,0,0,3,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/add_32b.v,5,130,5,130,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/dual.v,26,606,18,358,1,576,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b.v,410,17246,131,8257,0,0,0,443,31,0,0,0,0,0,0,0,0,32,0,0,0,61,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,62,61,0,0,0,0,0,0,0,0,0,0,95,0,0,0,0,0,0,28,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/dual2.v,26,354,18,214,1,288,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/dual3.v,26,214,18,134,1,128,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/dual_port_mem_ww.v,26,532,18,314,1,416,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/mult_signed_32.v,13,451,8,258,0,0,0,10,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/mult_signed_32_bc.v,17,580,14,452,0,0,0,12,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,1,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/rng.v,27,740,12,260,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/sub_32b.v,5,130,5,130,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/sub_64b.v,3,192,3,192,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/signed_div_30.v,292,16080,161,11855,0,0,0,320,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,64,0,0,0,0,0,0,0,0,0,0,130,0,0,0,0,0,0,59,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v,2100,38523,1238,29389,9,7781,0,1395,8,0,0,9,10,0,0,0,64,87,0,0,0,183,21,2,0,0,0,0,0,0,0,14,14,89,46,0,0,16,4,70,10,0,0,0,0,0,0,204,98,0,0,228,16,0,0,0,0,0,3,25,0,0,0,0,0,0,8,130,0,0,0,0,18,0,0,18,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/ResetToBool.v,2,2,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v,127,1106,53,662,1,180,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_b.v,127,5154,53,3192,1,939,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_x.v,127,2228,53,1364,1,262,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/arSRLFIFO_a.v,128,673,54,391,1,128,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/arSRLFIFO_c.v,128,1257,54,807,1,240,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/arSRLFIFO_d.v,128,2209,54,1351,1,512,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_a.v,110,592,36,310,1,128,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_c.v,110,984,36,534,1,240,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_d.v,110,1936,36,1078,1,512,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_f.v,110,970,36,526,1,180,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_g.v,110,4512,36,2550,1,939,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_x.v,110,1950,36,1086,1,262,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkPktMerge.v,459,9878,223,6840,3,1836,0,318,3,0,0,0,3,0,0,0,21,22,0,0,0,0,9,0,0,0,0,0,0,0,0,6,6,12,9,0,0,6,0,15,0,0,0,0,0,0,0,89,4,0,0,65,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,30,0,0,0,0,6,0,0,6,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkPktMerge_submodules/arSRLFIFO_a.v,129,2762,55,1754,1,612,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,0,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,25,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkPktMerge_submodules/generic_fifo_sc_a.v,111,2439,37,1431,1,612,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,0,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,25,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_a.v,127,1148,53,686,1,360,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v,1355,8415,834,6877,3,607,0,899,4,0,0,3,6,0,0,0,34,66,0,0,0,77,9,1,0,0,0,0,0,0,0,6,7,61,27,0,0,6,3,33,10,0,0,0,0,0,0,185,110,0,0,123,17,0,0,0,0,0,2,7,0,0,0,0,0,0,12,77,1,0,0,0,6,0,0,6,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_b.v,127,644,53,374,1,64,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_c.v,127,1122,53,672,1,183,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_a.v,110,1012,36,550,1,360,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_b.v,110,564,36,294,1,64,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_c.v,110,984,36,534,1,183,0,95,1,0,0,0,1,0,0,0,7,5,0,0,0,25,3,0,0,0,0,0,0,0,0,2,2,4,3,0,0,2,0,5,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,9,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_alu.v,109,1801,28,385,0,0,0,95,3,0,0,0,2,0,0,0,0,7,0,0,0,2,3,4,0,0,0,0,0,0,0,1,0,26,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,36,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200.v,1279,11924,567,6634,2,320,0,932,38,0,0,12,59,0,0,0,18,45,0,0,0,114,62,5,0,0,0,0,0,0,0,1,0,224,15,0,0,0,0,11,6,1,0,0,0,0,0,27,0,0,0,187,34,0,0,0,0,0,0,5,0,0,0,0,0,0,7,51,0,2,0,0,4,0,0,4,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_cfgr.v,19,112,2,64,0,0,0,27,0,0,0,0,9,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v,147,455,48,323,0,0,0,129,0,0,0,0,17,0,0,0,0,4,0,0,0,6,4,0,0,0,0,0,0,0,0,0,0,58,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,11,6,0,0,0,0,0,0,0,0,0,0,0,0,0,1,18,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_freeze.v,41,46,22,24,0,0,0,26,1,0,0,0,2,0,0,0,1,1,0,0,0,2,11,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_except.v,176,1194,62,494,0,0,0,162,20,0,0,6,6,0,0,0,7,5,0,0,0,45,8,0,0,0,0,0,0,0,0,0,0,4,8,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,33,3,0,0,0,0,0,0,0,0,0,0,0,0,0,2,12,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_genpc.v,69,649,26,310,0,0,0,47,0,0,0,0,2,0,0,0,1,7,0,0,0,5,3,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,9,2,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_if.v,46,421,21,210,0,0,0,35,0,0,0,0,1,0,0,0,0,4,0,0,0,11,2,0,0,0,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mem2reg.v,57,178,13,127,0,0,0,52,6,0,0,0,4,0,0,0,0,4,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_lsu.v,139,583,44,481,0,0,0,115,6,0,0,0,13,0,0,0,0,4,0,0,0,11,7,0,0,0,0,0,0,0,0,0,0,58,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,4,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_operandmuxes.v,49,454,17,298,0,0,0,38,0,0,0,2,0,0,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,2,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,9,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mult_mac.v,94,1494,31,511,0,0,0,82,5,0,0,3,5,0,0,0,5,2,0,0,0,7,7,1,0,0,0,0,0,0,0,0,0,5,1,0,0,0,0,4,3,1,0,0,0,0,0,1,0,0,0,22,1,0,0,0,0,0,0,0,0,0,0,0,0,0,4,5,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_reg2mem.v,12,106,8,102,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_rf.v,89,1293,53,773,2,320,0,54,2,0,0,0,1,0,0,0,0,3,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,3,0,0,0,0,4,0,0,4,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_sprs.v,142,1496,59,871,0,0,0,114,1,0,0,1,1,0,0,0,0,2,0,0,0,17,15,0,0,0,0,0,0,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,0,0,13,0,0,0,19,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_wbmux.v,16,235,11,199,0,0,0,8,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v,72,669,49,422,0,0,0,46,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,6,2,9,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop.v,1853,9675,539,6114,1,168,0,1559,96,0,0,8,138,0,0,0,5,12,0,0,0,735,11,0,0,0,0,0,0,0,0,0,0,84,10,0,0,0,1,27,7,18,0,0,0,0,0,12,0,0,0,129,36,0,0,0,0,0,38,5,0,0,0,0,0,0,75,8,0,102,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/delay1x3.v,6,6,6,6,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/col16to21.v,10,107,6,103,0,0,0,5,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/fifo3.v,48,453,10,96,0,0,0,42,1,0,0,4,3,0,0,0,2,1,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,3,4,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,14,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/linearmap.v,28,259,10,71,0,0,0,21,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/matmult.v,40,913,25,529,0,0,0,27,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v,245,707,46,354,0,0,0,227,17,0,0,0,29,0,0,0,0,2,0,0,0,111,0,0,0,0,0,0,0,0,0,0,0,5,2,0,0,0,1,2,1,0,0,0,0,0,0,0,0,0,0,25,4,0,0,0,0,0,0,1,0,0,0,0,0,0,10,0,0,17,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raysend.v,96,363,22,233,0,0,0,87,15,0,0,0,5,0,0,0,0,1,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,4,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,7,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v,90,435,56,395,0,0,0,82,8,0,0,0,2,0,0,0,0,1,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,24,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v,608,1271,45,641,1,168,0,594,13,0,0,0,78,0,0,0,0,0,0,0,0,443,0,0,0,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,5,1,0,0,0,0,0,1,1,0,0,0,0,0,0,13,0,0,12,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v,477,3150,168,1582,0,0,0,388,25,0,0,8,17,0,0,0,4,6,0,0,0,108,5,0,0,0,0,0,0,0,0,0,0,35,8,0,0,0,0,17,4,9,0,0,0,0,0,0,0,0,0,55,22,0,0,0,0,0,22,3,0,0,0,0,0,0,9,8,0,23,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller.v,154,1255,50,850,0,0,0,127,14,0,0,0,7,0,0,0,1,1,0,0,0,28,5,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,27,3,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,16,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/spram21x4.v,14,175,10,104,1,168,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/single_ff.v,3,3,3,3,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/sha.v,251,3527,48,1376,0,0,0,246,4,0,0,7,7,0,0,0,18,2,0,0,0,4,0,8,0,0,0,0,0,0,0,6,0,84,4,0,0,0,0,10,1,0,0,0,0,0,0,0,0,0,0,25,29,0,0,0,0,0,0,0,0,0,0,0,0,0,4,33,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree.v,1114,7376,587,5470,4,960,0,679,43,0,0,17,45,0,0,0,15,7,0,0,0,116,70,65,0,0,0,0,0,0,0,0,0,123,15,0,0,0,0,2,0,1,0,0,0,0,0,2,11,0,0,57,35,0,0,0,0,0,1,27,0,0,0,0,0,0,3,14,0,0,0,0,5,0,0,5,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/addersub.v,334,617,174,457,0,0,0,225,1,0,0,0,0,0,0,0,0,0,0,0,0,96,64,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/branchresolve.v,16,78,10,72,0,0,0,13,4,0,0,0,1,0,0,0,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/data_mem.v,54,598,40,414,1,320,0,24,3,0,0,0,0,0,0,0,0,1,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,5,0,0,0,0,0,0,1,0,0,0,0,0,0,1,0,0,0,0,0,1,0,0,1,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/dummy_add_sub.v,326,482,166,322,0,0,0,224,0,0,0,0,0,0,0,0,0,0,0,0,0,96,64,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/dummy_counter.v,23,172,8,68,0,0,0,16,1,0,0,1,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/dummy_mult.v,6,130,5,98,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/full_adder.v,10,10,5,5,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,3,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/hi_reg.v,5,67,5,67,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/ifetch.v,87,991,58,669,1,320,0,41,6,0,0,1,1,0,0,0,0,1,0,0,0,4,2,0,0,0,0,0,0,0,0,0,0,7,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,8,1,0,0,0,0,0,0,3,0,0,0,0,0,0,0,1,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/merge26lo.v,3,90,3,90,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/logic_unit.v,13,262,5,130,0,0,0,9,1,0,0,0,0,0,0,0,0,1,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/mul.v,38,390,31,352,0,0,0,15,2,0,0,0,2,0,0,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/onecyclestall.v,7,7,6,6,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/pcadder.v,5,131,4,97,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/pipereg_w1.v,9,9,6,6,0,0,0,4,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/pipereg_w32.v,9,71,6,68,0,0,0,4,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/pipereg_w26.v,9,59,6,56,0,0,0,4,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/register_1bit.v,5,5,5,5,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/reg_file.v,33,607,24,404,2,320,0,14,0,0,0,0,1,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/zeroer.v,4,70,3,38,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/store_data_translator.v,14,149,5,72,0,0,0,11,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/combine_res.v,13,110,11,88,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v,3960,31478,3389,26813,0,0,0,2374,13,0,0,18,4,0,0,0,10,2,0,0,0,12,0,0,0,0,0,0,0,0,0,2,4,30,8,0,0,5,20,311,26,0,0,0,0,0,0,0,0,0,0,75,30,0,0,0,0,0,575,1216,0,0,0,0,0,0,11,0,2,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v,130,949,71,614,0,0,0,105,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,39,0,0,0,0,0,0,43,2,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/lp_fltr.v,14,112,12,92,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/lp_fltr_v1.v,26,174,24,154,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/my_fifo_1.v,6,34,6,34,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/my_fifo_2.v,6,38,6,38,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v,117,773,98,754,0,0,0,109,4,0,0,2,1,0,0,0,1,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,7,80,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v,145,1365,106,1033,0,0,0,130,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,29,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,59,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_5_20.v,185,1760,127,1247,0,0,0,173,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,43,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,27,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scaler.v,203,1405,173,1163,0,0,0,114,4,0,0,2,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,25,57,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr.v,92,660,82,544,0,0,0,45,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/sh_reg_1.v,4,18,4,18,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr.v,85,646,75,530,0,0,0,53,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,31,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/v_fltr_316.v,32,186,32,186,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/v_fltr_496.v,88,522,88,522,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v,245,2827,206,2495,0,0,0,172,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,29,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,59,74,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_5_20.v,280,3182,222,2669,0,0,0,215,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,43,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,69,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/corr.v,13,146,10,98,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/corr_seq.v,17,178,14,130,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/my_divider.v,53,373,26,122,0,0,0,42,2,0,0,0,3,0,0,0,2,2,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,17,3,0,0,0,0,0,0,0,0,0,0,0,0,0,2,4,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/my_wrapper_divider.v,72,440,38,181,0,0,0,53,2,0,0,0,5,0,0,0,2,3,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,18,6,0,0,0,0,0,0,0,0,0,0,0,0,0,3,4,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v,4583,40610,3241,28070,0,0,0,2709,54,0,0,29,130,0,0,0,72,77,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,183,0,0,0,0,0,215,24,152,0,0,0,0,0,2,0,0,0,462,184,0,0,0,0,0,323,482,0,0,0,0,0,0,108,162,2,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v,120,860,98,757,0,0,0,79,0,0,0,0,3,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,2,7,0,0,0,0,0,0,0,0,0,0,0,0,0,17,40,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v,94,1052,70,950,0,0,0,85,4,0,0,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,2,7,0,0,0,0,0,1,52,0,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/sh_reg.v,6,34,6,34,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_10.v,267,2592,234,2064,0,0,0,112,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,33,46,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_20.v,497,4872,434,3864,0,0,0,212,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,63,86,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v,176,1644,158,1356,0,0,0,86,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,50,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm.v,165,1172,91,557,0,0,0,122,4,0,0,0,10,0,0,0,4,6,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,38,12,0,0,0,0,0,7,2,0,0,0,0,0,0,7,8,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_10.v,618,5210,437,3452,0,0,0,356,8,0,0,0,20,0,0,0,8,12,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,27,4,22,0,0,0,0,0,0,0,0,0,76,24,0,0,0,0,0,47,50,0,0,0,0,0,0,14,16,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v,522,4182,356,2664,0,0,0,330,8,0,0,0,20,0,0,0,8,12,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,22,4,12,0,0,0,0,0,0,0,0,0,76,24,0,0,0,0,0,32,54,0,0,0,0,0,0,14,16,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_20.v,858,7650,647,5412,0,0,0,456,8,0,0,0,20,0,0,0,8,12,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,37,4,42,0,0,0,0,0,0,0,0,0,76,24,0,0,0,0,0,77,90,0,0,0,0,0,0,14,16,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f1.v,24,451,11,212,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f2.v,22,417,11,212,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f3.v,22,414,11,212,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/h_fltr.v,256,5604,156,2643,0,0,0,197,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,49,3,41,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,34,63,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f1.v,25,560,11,143,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,7,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f2.v,23,496,11,143,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,5,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v,3134,57735,1969,30601,0,0,0,2314,1,0,0,13,8,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,31,0,0,0,0,0,532,18,498,0,0,0,0,0,0,0,0,0,50,11,0,0,0,0,0,593,548,0,0,0,0,0,0,3,2,3,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f3.v,23,496,11,143,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,6,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v,86,1034,65,948,0,0,0,58,0,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,10,26,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v,51,1363,37,937,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v,218,3402,137,1908,0,0,0,162,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,39,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,60,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision3.v,266,641,33,181,0,0,0,256,32,0,0,0,22,0,0,0,1,1,0,0,0,31,0,0,0,0,0,0,0,0,0,0,0,106,1,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,32,4,0,0,0,0,0,9,7,0,0,0,0,0,0,1,2,0,4,0,0,0,0,0,0,0,0,0,0,0
