cordic_0.vhd,vhdl,xil_defaultlib,../../../../zf_equalizer.gen/sources_1/ip/cordic_0_1/sim/cordic_0.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
