<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>t4_msg.h source code [vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/cxgbe/base/t4_msg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="cpl_fw4_msg,cpl_fw6_msg,cpl_rx_pkt,cpl_tx_data,cpl_tx_pkt,cpl_tx_pkt_core,cpl_tx_pkt_lso,cpl_tx_pkt_lso_core,opcode_tid,rss_header,ulp_txpkt,ulptx_idata,ulptx_sge_pair,ulptx_sgl,work_request_hdr "/>
<link rel="stylesheet" href="../../../../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/cxgbe/base/t4_msg.h'; var root_path = '../../../../../../../../..'; var data_path = '../../../../../../../../../../data';</script>
<script src='../../../../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../../..'>vpp_1804</a>/<a href='../../../../../../..'>build-root</a>/<a href='../../../../../..'>build-vpp_debug-native</a>/<a href='../../../../..'>dpdk</a>/<a href='../../../..'>dpdk-stable-18.02.1</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>cxgbe</a>/<a href='./'>base</a>/<a href='t4_msg.h.html'>t4_msg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*-</i></td></tr>
<tr><th id="2">2</th><td><i> *   BSD LICENSE</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> *   Copyright(c) 2014-2017 Chelsio Communications.</i></td></tr>
<tr><th id="5">5</th><td><i> *   All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> *   Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> *   modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> *   are met:</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> *     * Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *       notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="13">13</th><td><i> *     * Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *       notice, this list of conditions and the following disclaimer in</i></td></tr>
<tr><th id="15">15</th><td><i> *       the documentation and/or other materials provided with the</i></td></tr>
<tr><th id="16">16</th><td><i> *       distribution.</i></td></tr>
<tr><th id="17">17</th><td><i> *     * Neither the name of Chelsio Communications nor the names of its</i></td></tr>
<tr><th id="18">18</th><td><i> *       contributors may be used to endorse or promote products derived</i></td></tr>
<tr><th id="19">19</th><td><i> *       from this software without specific prior written permission.</i></td></tr>
<tr><th id="20">20</th><td><i> *</i></td></tr>
<tr><th id="21">21</th><td><i> *   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</i></td></tr>
<tr><th id="22">22</th><td><i> *   "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</i></td></tr>
<tr><th id="23">23</th><td><i> *   LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</i></td></tr>
<tr><th id="24">24</th><td><i> *   A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</i></td></tr>
<tr><th id="25">25</th><td><i> *   OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</i></td></tr>
<tr><th id="26">26</th><td><i> *   SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</i></td></tr>
<tr><th id="27">27</th><td><i> *   LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="28">28</th><td><i> *   DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="29">29</th><td><i> *   THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="30">30</th><td><i> *   (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</i></td></tr>
<tr><th id="31">31</th><td><i> *   OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="32">32</th><td><i> */</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#<span data-ppcond="34">ifndef</span> <span class="macro" data-ref="_M/T4_MSG_H">T4_MSG_H</span></u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/T4_MSG_H" data-ref="_M/T4_MSG_H">T4_MSG_H</dfn></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><b>enum</b> {</td></tr>
<tr><th id="38">38</th><td>	<dfn class="enum" id="CPL_SGE_EGR_UPDATE" title='CPL_SGE_EGR_UPDATE' data-ref="CPL_SGE_EGR_UPDATE">CPL_SGE_EGR_UPDATE</dfn>    = <var>0xA5</var>,</td></tr>
<tr><th id="39">39</th><td>	<dfn class="enum" id="CPL_FW4_MSG" title='CPL_FW4_MSG' data-ref="CPL_FW4_MSG">CPL_FW4_MSG</dfn>           = <var>0xC0</var>,</td></tr>
<tr><th id="40">40</th><td>	<dfn class="enum" id="CPL_FW6_MSG" title='CPL_FW6_MSG' data-ref="CPL_FW6_MSG">CPL_FW6_MSG</dfn>           = <var>0xE0</var>,</td></tr>
<tr><th id="41">41</th><td>	<dfn class="enum" id="CPL_TX_PKT_LSO" title='CPL_TX_PKT_LSO' data-ref="CPL_TX_PKT_LSO">CPL_TX_PKT_LSO</dfn>        = <var>0xED</var>,</td></tr>
<tr><th id="42">42</th><td>	<dfn class="enum" id="CPL_TX_PKT_XT" title='CPL_TX_PKT_XT' data-ref="CPL_TX_PKT_XT">CPL_TX_PKT_XT</dfn>         = <var>0xEE</var>,</td></tr>
<tr><th id="43">43</th><td>};</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><b>enum</b> {                     <i>/* TX_PKT_XT checksum types */</i></td></tr>
<tr><th id="46">46</th><td>	<dfn class="enum" id="TX_CSUM_TCPIP" title='TX_CSUM_TCPIP' data-ref="TX_CSUM_TCPIP">TX_CSUM_TCPIP</dfn>  = <var>8</var>,</td></tr>
<tr><th id="47">47</th><td>	<dfn class="enum" id="TX_CSUM_UDPIP" title='TX_CSUM_UDPIP' data-ref="TX_CSUM_UDPIP">TX_CSUM_UDPIP</dfn>  = <var>9</var>,</td></tr>
<tr><th id="48">48</th><td>	<dfn class="enum" id="TX_CSUM_TCPIP6" title='TX_CSUM_TCPIP6' data-ref="TX_CSUM_TCPIP6">TX_CSUM_TCPIP6</dfn> = <var>10</var>,</td></tr>
<tr><th id="49">49</th><td>};</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><b>union</b> <dfn class="type def" id="opcode_tid" title='opcode_tid' data-ref="opcode_tid">opcode_tid</dfn> {</td></tr>
<tr><th id="52">52</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="opcode_tid::opcode_tid" title='opcode_tid::opcode_tid' data-ref="opcode_tid::opcode_tid">opcode_tid</dfn>;</td></tr>
<tr><th id="53">53</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a> <dfn class="decl field" id="opcode_tid::opcode" title='opcode_tid::opcode' data-ref="opcode_tid::opcode">opcode</dfn>;</td></tr>
<tr><th id="54">54</th><td>};</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><b>struct</b> <dfn class="type def" id="rss_header" title='rss_header' data-ref="rss_header">rss_header</dfn> {</td></tr>
<tr><th id="57">57</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a> <dfn class="decl field" id="rss_header::opcode" title='rss_header::opcode' data-ref="rss_header::opcode">opcode</dfn>;</td></tr>
<tr><th id="58">58</th><td><u>#<span data-ppcond="58">if</span> <a class="macro" href="../../../../lib/librte_eal/common/include/generic/rte_byteorder.h.html#36" title="2" data-ref="_M/RTE_BYTE_ORDER">RTE_BYTE_ORDER</a> == <a class="macro" href="../../../../lib/librte_eal/common/include/generic/rte_byteorder.h.html#31" title="2" data-ref="_M/RTE_LITTLE_ENDIAN">RTE_LITTLE_ENDIAN</a></u></td></tr>
<tr><th id="59">59</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a> <dfn class="decl field" id="rss_header::channel" title='rss_header::channel' data-ref="rss_header::channel">channel</dfn>:<var>2</var>;</td></tr>
<tr><th id="60">60</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a> <dfn class="decl field" id="rss_header::filter_hit" title='rss_header::filter_hit' data-ref="rss_header::filter_hit">filter_hit</dfn>:<var>1</var>;</td></tr>
<tr><th id="61">61</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a> <dfn class="decl field" id="rss_header::filter_tid" title='rss_header::filter_tid' data-ref="rss_header::filter_tid">filter_tid</dfn>:<var>1</var>;</td></tr>
<tr><th id="62">62</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a> <dfn class="decl field" id="rss_header::hash_type" title='rss_header::hash_type' data-ref="rss_header::hash_type">hash_type</dfn>:<var>2</var>;</td></tr>
<tr><th id="63">63</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a> <dfn class="decl field" id="rss_header::ipv6" title='rss_header::ipv6' data-ref="rss_header::ipv6">ipv6</dfn>:<var>1</var>;</td></tr>
<tr><th id="64">64</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a> <dfn class="decl field" id="rss_header::send2fw" title='rss_header::send2fw' data-ref="rss_header::send2fw">send2fw</dfn>:<var>1</var>;</td></tr>
<tr><th id="65">65</th><td><u>#<span data-ppcond="58">else</span></u></td></tr>
<tr><th id="66">66</th><td>	__u8 send2fw:<var>1</var>;</td></tr>
<tr><th id="67">67</th><td>	__u8 ipv6:<var>1</var>;</td></tr>
<tr><th id="68">68</th><td>	__u8 hash_type:<var>2</var>;</td></tr>
<tr><th id="69">69</th><td>	__u8 filter_tid:<var>1</var>;</td></tr>
<tr><th id="70">70</th><td>	__u8 filter_hit:<var>1</var>;</td></tr>
<tr><th id="71">71</th><td>	__u8 channel:<var>2</var>;</td></tr>
<tr><th id="72">72</th><td><u>#<span data-ppcond="58">endif</span></u></td></tr>
<tr><th id="73">73</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="rss_header::qid" title='rss_header::qid' data-ref="rss_header::qid">qid</dfn>;</td></tr>
<tr><th id="74">74</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="rss_header::hash_val" title='rss_header::hash_val' data-ref="rss_header::hash_val">hash_val</dfn>;</td></tr>
<tr><th id="75">75</th><td>};</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><u>#<span data-ppcond="77">if</span> defined(<span class="macro" data-ref="_M/RSS_HDR_VLD">RSS_HDR_VLD</span>) || defined(<span class="macro" data-ref="_M/CHELSIO_FW">CHELSIO_FW</span>)</u></td></tr>
<tr><th id="78">78</th><td><u>#define RSS_HDR struct rss_header rss_hdr</u></td></tr>
<tr><th id="79">79</th><td><u>#<span data-ppcond="77">else</span></u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/RSS_HDR" data-ref="_M/RSS_HDR">RSS_HDR</dfn></u></td></tr>
<tr><th id="81">81</th><td><u>#<span data-ppcond="77">endif</span></u></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><u>#<span data-ppcond="83">ifndef</span> <span class="macro" data-ref="_M/CHELSIO_FW">CHELSIO_FW</span></u></td></tr>
<tr><th id="84">84</th><td><b>struct</b> <dfn class="type def" id="work_request_hdr" title='work_request_hdr' data-ref="work_request_hdr">work_request_hdr</dfn> {</td></tr>
<tr><th id="85">85</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="work_request_hdr::wr_hi" title='work_request_hdr::wr_hi' data-ref="work_request_hdr::wr_hi">wr_hi</dfn>;</td></tr>
<tr><th id="86">86</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="work_request_hdr::wr_mid" title='work_request_hdr::wr_mid' data-ref="work_request_hdr::wr_mid">wr_mid</dfn>;</td></tr>
<tr><th id="87">87</th><td>	<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="work_request_hdr::wr_lo" title='work_request_hdr::wr_lo' data-ref="work_request_hdr::wr_lo">wr_lo</dfn>;</td></tr>
<tr><th id="88">88</th><td>};</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/WR_HDR" data-ref="_M/WR_HDR">WR_HDR</dfn> struct <a class="type" href="#work_request_hdr" title='work_request_hdr' data-ref="work_request_hdr">work_request_hdr</a> <dfn class="decl field" id="cpl_tx_pkt::wr" title='cpl_tx_pkt::wr' data-ref="cpl_tx_pkt::wr"><dfn class="decl field" id="cpl_tx_pkt_lso::wr" title='cpl_tx_pkt_lso::wr' data-ref="cpl_tx_pkt_lso::wr">wr</dfn></dfn></u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/WR_HDR_SIZE" data-ref="_M/WR_HDR_SIZE">WR_HDR_SIZE</dfn> sizeof(struct work_request_hdr)</u></td></tr>
<tr><th id="92">92</th><td><u>#<span data-ppcond="83">else</span></u></td></tr>
<tr><th id="93">93</th><td><u>#define WR_HDR</u></td></tr>
<tr><th id="94">94</th><td><u>#define WR_HDR_SIZE 0</u></td></tr>
<tr><th id="95">95</th><td><u>#<span data-ppcond="83">endif</span></u></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><b>struct</b> <dfn class="type def" id="cpl_tx_data" title='cpl_tx_data' data-ref="cpl_tx_data">cpl_tx_data</dfn> {</td></tr>
<tr><th id="98">98</th><td>	<b>union</b> <a class="type" href="#opcode_tid" title='opcode_tid' data-ref="opcode_tid">opcode_tid</a> <dfn class="decl field" id="cpl_tx_data::ot" title='cpl_tx_data::ot' data-ref="cpl_tx_data::ot">ot</dfn>;</td></tr>
<tr><th id="99">99</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="cpl_tx_data::len" title='cpl_tx_data::len' data-ref="cpl_tx_data::len">len</dfn>;</td></tr>
<tr><th id="100">100</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="cpl_tx_data::rsvd" title='cpl_tx_data::rsvd' data-ref="cpl_tx_data::rsvd">rsvd</dfn>;</td></tr>
<tr><th id="101">101</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="cpl_tx_data::flags" title='cpl_tx_data::flags' data-ref="cpl_tx_data::flags">flags</dfn>;</td></tr>
<tr><th id="102">102</th><td>};</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><b>struct</b> <dfn class="type def" id="cpl_tx_pkt_core" title='cpl_tx_pkt_core' data-ref="cpl_tx_pkt_core">cpl_tx_pkt_core</dfn> {</td></tr>
<tr><th id="105">105</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="cpl_tx_pkt_core::ctrl0" title='cpl_tx_pkt_core::ctrl0' data-ref="cpl_tx_pkt_core::ctrl0">ctrl0</dfn>;</td></tr>
<tr><th id="106">106</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="cpl_tx_pkt_core::pack" title='cpl_tx_pkt_core::pack' data-ref="cpl_tx_pkt_core::pack">pack</dfn>;</td></tr>
<tr><th id="107">107</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="cpl_tx_pkt_core::len" title='cpl_tx_pkt_core::len' data-ref="cpl_tx_pkt_core::len">len</dfn>;</td></tr>
<tr><th id="108">108</th><td>	<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="cpl_tx_pkt_core::ctrl1" title='cpl_tx_pkt_core::ctrl1' data-ref="cpl_tx_pkt_core::ctrl1">ctrl1</dfn>;</td></tr>
<tr><th id="109">109</th><td>};</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><b>struct</b> <dfn class="type def" id="cpl_tx_pkt" title='cpl_tx_pkt' data-ref="cpl_tx_pkt">cpl_tx_pkt</dfn> {</td></tr>
<tr><th id="112">112</th><td>	<a class="macro" href="#90" title="struct work_request_hdr wr" data-ref="_M/WR_HDR">WR_HDR</a>;</td></tr>
<tr><th id="113">113</th><td>	<b>struct</b> <a class="type" href="#cpl_tx_pkt_core" title='cpl_tx_pkt_core' data-ref="cpl_tx_pkt_core">cpl_tx_pkt_core</a> <dfn class="decl field" id="cpl_tx_pkt::c" title='cpl_tx_pkt::c' data-ref="cpl_tx_pkt::c">c</dfn>;</td></tr>
<tr><th id="114">114</th><td>};</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><i>/* cpl_tx_pkt_core.ctrl0 fields */</i></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/S_TXPKT_PF" data-ref="_M/S_TXPKT_PF">S_TXPKT_PF</dfn>    8</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/M_TXPKT_PF" data-ref="_M/M_TXPKT_PF">M_TXPKT_PF</dfn>    0x7</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/V_TXPKT_PF" data-ref="_M/V_TXPKT_PF">V_TXPKT_PF</dfn>(x) ((x) &lt;&lt; S_TXPKT_PF)</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/G_TXPKT_PF" data-ref="_M/G_TXPKT_PF">G_TXPKT_PF</dfn>(x) (((x) &gt;&gt; S_TXPKT_PF) &amp; M_TXPKT_PF)</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/S_TXPKT_INTF" data-ref="_M/S_TXPKT_INTF">S_TXPKT_INTF</dfn>    16</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/M_TXPKT_INTF" data-ref="_M/M_TXPKT_INTF">M_TXPKT_INTF</dfn>    0xF</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/V_TXPKT_INTF" data-ref="_M/V_TXPKT_INTF">V_TXPKT_INTF</dfn>(x) ((x) &lt;&lt; S_TXPKT_INTF)</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/G_TXPKT_INTF" data-ref="_M/G_TXPKT_INTF">G_TXPKT_INTF</dfn>(x) (((x) &gt;&gt; S_TXPKT_INTF) &amp; M_TXPKT_INTF)</u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/S_TXPKT_OPCODE" data-ref="_M/S_TXPKT_OPCODE">S_TXPKT_OPCODE</dfn>    24</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/M_TXPKT_OPCODE" data-ref="_M/M_TXPKT_OPCODE">M_TXPKT_OPCODE</dfn>    0xFF</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/V_TXPKT_OPCODE" data-ref="_M/V_TXPKT_OPCODE">V_TXPKT_OPCODE</dfn>(x) ((x) &lt;&lt; S_TXPKT_OPCODE)</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/G_TXPKT_OPCODE" data-ref="_M/G_TXPKT_OPCODE">G_TXPKT_OPCODE</dfn>(x) (((x) &gt;&gt; S_TXPKT_OPCODE) &amp; M_TXPKT_OPCODE)</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><i>/* cpl_tx_pkt_core.ctrl1 fields */</i></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/S_TXPKT_IPHDR_LEN" data-ref="_M/S_TXPKT_IPHDR_LEN">S_TXPKT_IPHDR_LEN</dfn>    20</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/M_TXPKT_IPHDR_LEN" data-ref="_M/M_TXPKT_IPHDR_LEN">M_TXPKT_IPHDR_LEN</dfn>    0x3FFF</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/V_TXPKT_IPHDR_LEN" data-ref="_M/V_TXPKT_IPHDR_LEN">V_TXPKT_IPHDR_LEN</dfn>(x) ((__u64)(x) &lt;&lt; S_TXPKT_IPHDR_LEN)</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/G_TXPKT_IPHDR_LEN" data-ref="_M/G_TXPKT_IPHDR_LEN">G_TXPKT_IPHDR_LEN</dfn>(x) (((x) &gt;&gt; S_TXPKT_IPHDR_LEN) &amp; M_TXPKT_IPHDR_LEN)</u></td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/S_TXPKT_ETHHDR_LEN" data-ref="_M/S_TXPKT_ETHHDR_LEN">S_TXPKT_ETHHDR_LEN</dfn>    34</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/M_TXPKT_ETHHDR_LEN" data-ref="_M/M_TXPKT_ETHHDR_LEN">M_TXPKT_ETHHDR_LEN</dfn>    0x3F</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/V_TXPKT_ETHHDR_LEN" data-ref="_M/V_TXPKT_ETHHDR_LEN">V_TXPKT_ETHHDR_LEN</dfn>(x) ((__u64)(x) &lt;&lt; S_TXPKT_ETHHDR_LEN)</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/G_TXPKT_ETHHDR_LEN" data-ref="_M/G_TXPKT_ETHHDR_LEN">G_TXPKT_ETHHDR_LEN</dfn>(x) (((x) &gt;&gt; S_TXPKT_ETHHDR_LEN) &amp; M_TXPKT_ETHHDR_LEN)</u></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/S_T6_TXPKT_ETHHDR_LEN" data-ref="_M/S_T6_TXPKT_ETHHDR_LEN">S_T6_TXPKT_ETHHDR_LEN</dfn>    32</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/M_T6_TXPKT_ETHHDR_LEN" data-ref="_M/M_T6_TXPKT_ETHHDR_LEN">M_T6_TXPKT_ETHHDR_LEN</dfn>    0xFF</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/V_T6_TXPKT_ETHHDR_LEN" data-ref="_M/V_T6_TXPKT_ETHHDR_LEN">V_T6_TXPKT_ETHHDR_LEN</dfn>(x) ((__u64)(x) &lt;&lt; S_T6_TXPKT_ETHHDR_LEN)</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/G_T6_TXPKT_ETHHDR_LEN" data-ref="_M/G_T6_TXPKT_ETHHDR_LEN">G_T6_TXPKT_ETHHDR_LEN</dfn>(x) \</u></td></tr>
<tr><th id="147">147</th><td><u>	(((x) &gt;&gt; S_T6_TXPKT_ETHHDR_LEN) &amp; M_T6_TXPKT_ETHHDR_LEN)</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/S_TXPKT_CSUM_TYPE" data-ref="_M/S_TXPKT_CSUM_TYPE">S_TXPKT_CSUM_TYPE</dfn>    40</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/M_TXPKT_CSUM_TYPE" data-ref="_M/M_TXPKT_CSUM_TYPE">M_TXPKT_CSUM_TYPE</dfn>    0xF</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/V_TXPKT_CSUM_TYPE" data-ref="_M/V_TXPKT_CSUM_TYPE">V_TXPKT_CSUM_TYPE</dfn>(x) ((__u64)(x) &lt;&lt; S_TXPKT_CSUM_TYPE)</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/G_TXPKT_CSUM_TYPE" data-ref="_M/G_TXPKT_CSUM_TYPE">G_TXPKT_CSUM_TYPE</dfn>(x) (((x) &gt;&gt; S_TXPKT_CSUM_TYPE) &amp; M_TXPKT_CSUM_TYPE)</u></td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/S_TXPKT_VLAN" data-ref="_M/S_TXPKT_VLAN">S_TXPKT_VLAN</dfn>    44</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/M_TXPKT_VLAN" data-ref="_M/M_TXPKT_VLAN">M_TXPKT_VLAN</dfn>    0xFFFF</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/V_TXPKT_VLAN" data-ref="_M/V_TXPKT_VLAN">V_TXPKT_VLAN</dfn>(x) ((__u64)(x) &lt;&lt; S_TXPKT_VLAN)</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/G_TXPKT_VLAN" data-ref="_M/G_TXPKT_VLAN">G_TXPKT_VLAN</dfn>(x) (((x) &gt;&gt; S_TXPKT_VLAN) &amp; M_TXPKT_VLAN)</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/S_TXPKT_VLAN_VLD" data-ref="_M/S_TXPKT_VLAN_VLD">S_TXPKT_VLAN_VLD</dfn>    60</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/V_TXPKT_VLAN_VLD" data-ref="_M/V_TXPKT_VLAN_VLD">V_TXPKT_VLAN_VLD</dfn>(x) ((__u64)(x) &lt;&lt; S_TXPKT_VLAN_VLD)</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/F_TXPKT_VLAN_VLD" data-ref="_M/F_TXPKT_VLAN_VLD">F_TXPKT_VLAN_VLD</dfn>    V_TXPKT_VLAN_VLD(1ULL)</u></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/S_TXPKT_IPCSUM_DIS" data-ref="_M/S_TXPKT_IPCSUM_DIS">S_TXPKT_IPCSUM_DIS</dfn>    62</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/V_TXPKT_IPCSUM_DIS" data-ref="_M/V_TXPKT_IPCSUM_DIS">V_TXPKT_IPCSUM_DIS</dfn>(x) ((__u64)(x) &lt;&lt; S_TXPKT_IPCSUM_DIS)</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/F_TXPKT_IPCSUM_DIS" data-ref="_M/F_TXPKT_IPCSUM_DIS">F_TXPKT_IPCSUM_DIS</dfn>    V_TXPKT_IPCSUM_DIS(1ULL)</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/S_TXPKT_L4CSUM_DIS" data-ref="_M/S_TXPKT_L4CSUM_DIS">S_TXPKT_L4CSUM_DIS</dfn>    63</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/V_TXPKT_L4CSUM_DIS" data-ref="_M/V_TXPKT_L4CSUM_DIS">V_TXPKT_L4CSUM_DIS</dfn>(x) ((__u64)(x) &lt;&lt; S_TXPKT_L4CSUM_DIS)</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/F_TXPKT_L4CSUM_DIS" data-ref="_M/F_TXPKT_L4CSUM_DIS">F_TXPKT_L4CSUM_DIS</dfn>    V_TXPKT_L4CSUM_DIS(1ULL)</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><b>struct</b> <dfn class="type def" id="cpl_tx_pkt_lso_core" title='cpl_tx_pkt_lso_core' data-ref="cpl_tx_pkt_lso_core">cpl_tx_pkt_lso_core</dfn> {</td></tr>
<tr><th id="172">172</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="cpl_tx_pkt_lso_core::lso_ctrl" title='cpl_tx_pkt_lso_core::lso_ctrl' data-ref="cpl_tx_pkt_lso_core::lso_ctrl">lso_ctrl</dfn>;</td></tr>
<tr><th id="173">173</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="cpl_tx_pkt_lso_core::ipid_ofst" title='cpl_tx_pkt_lso_core::ipid_ofst' data-ref="cpl_tx_pkt_lso_core::ipid_ofst">ipid_ofst</dfn>;</td></tr>
<tr><th id="174">174</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="cpl_tx_pkt_lso_core::mss" title='cpl_tx_pkt_lso_core::mss' data-ref="cpl_tx_pkt_lso_core::mss">mss</dfn>;</td></tr>
<tr><th id="175">175</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="cpl_tx_pkt_lso_core::seqno_offset" title='cpl_tx_pkt_lso_core::seqno_offset' data-ref="cpl_tx_pkt_lso_core::seqno_offset">seqno_offset</dfn>;</td></tr>
<tr><th id="176">176</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="cpl_tx_pkt_lso_core::len" title='cpl_tx_pkt_lso_core::len' data-ref="cpl_tx_pkt_lso_core::len">len</dfn>;</td></tr>
<tr><th id="177">177</th><td>	<i>/* encapsulated CPL (TX_PKT, TX_PKT_XT or TX_DATA) follows here */</i></td></tr>
<tr><th id="178">178</th><td>};</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><b>struct</b> <dfn class="type def" id="cpl_tx_pkt_lso" title='cpl_tx_pkt_lso' data-ref="cpl_tx_pkt_lso">cpl_tx_pkt_lso</dfn> {</td></tr>
<tr><th id="181">181</th><td>	<a class="macro" href="#90" title="struct work_request_hdr wr" data-ref="_M/WR_HDR">WR_HDR</a>;</td></tr>
<tr><th id="182">182</th><td>	<b>struct</b> <a class="type" href="#cpl_tx_pkt_lso_core" title='cpl_tx_pkt_lso_core' data-ref="cpl_tx_pkt_lso_core">cpl_tx_pkt_lso_core</a> <dfn class="decl field" id="cpl_tx_pkt_lso::c" title='cpl_tx_pkt_lso::c' data-ref="cpl_tx_pkt_lso::c">c</dfn>;</td></tr>
<tr><th id="183">183</th><td>	<i>/* encapsulated CPL (TX_PKT, TX_PKT_XT or TX_DATA) follows here */</i></td></tr>
<tr><th id="184">184</th><td>};</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><i>/* cpl_tx_pkt_lso_core.lso_ctrl fields */</i></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/S_LSO_TCPHDR_LEN" data-ref="_M/S_LSO_TCPHDR_LEN">S_LSO_TCPHDR_LEN</dfn>    0</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/M_LSO_TCPHDR_LEN" data-ref="_M/M_LSO_TCPHDR_LEN">M_LSO_TCPHDR_LEN</dfn>    0xF</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/V_LSO_TCPHDR_LEN" data-ref="_M/V_LSO_TCPHDR_LEN">V_LSO_TCPHDR_LEN</dfn>(x) ((x) &lt;&lt; S_LSO_TCPHDR_LEN)</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/G_LSO_TCPHDR_LEN" data-ref="_M/G_LSO_TCPHDR_LEN">G_LSO_TCPHDR_LEN</dfn>(x) (((x) &gt;&gt; S_LSO_TCPHDR_LEN) &amp; M_LSO_TCPHDR_LEN)</u></td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/S_LSO_IPHDR_LEN" data-ref="_M/S_LSO_IPHDR_LEN">S_LSO_IPHDR_LEN</dfn>    4</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/M_LSO_IPHDR_LEN" data-ref="_M/M_LSO_IPHDR_LEN">M_LSO_IPHDR_LEN</dfn>    0xFFF</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/V_LSO_IPHDR_LEN" data-ref="_M/V_LSO_IPHDR_LEN">V_LSO_IPHDR_LEN</dfn>(x) ((x) &lt;&lt; S_LSO_IPHDR_LEN)</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/G_LSO_IPHDR_LEN" data-ref="_M/G_LSO_IPHDR_LEN">G_LSO_IPHDR_LEN</dfn>(x) (((x) &gt;&gt; S_LSO_IPHDR_LEN) &amp; M_LSO_IPHDR_LEN)</u></td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/S_LSO_ETHHDR_LEN" data-ref="_M/S_LSO_ETHHDR_LEN">S_LSO_ETHHDR_LEN</dfn>    16</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/M_LSO_ETHHDR_LEN" data-ref="_M/M_LSO_ETHHDR_LEN">M_LSO_ETHHDR_LEN</dfn>    0xF</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/V_LSO_ETHHDR_LEN" data-ref="_M/V_LSO_ETHHDR_LEN">V_LSO_ETHHDR_LEN</dfn>(x) ((x) &lt;&lt; S_LSO_ETHHDR_LEN)</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/G_LSO_ETHHDR_LEN" data-ref="_M/G_LSO_ETHHDR_LEN">G_LSO_ETHHDR_LEN</dfn>(x) (((x) &gt;&gt; S_LSO_ETHHDR_LEN) &amp; M_LSO_ETHHDR_LEN)</u></td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/S_LSO_IPV6" data-ref="_M/S_LSO_IPV6">S_LSO_IPV6</dfn>    20</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/V_LSO_IPV6" data-ref="_M/V_LSO_IPV6">V_LSO_IPV6</dfn>(x) ((x) &lt;&lt; S_LSO_IPV6)</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/F_LSO_IPV6" data-ref="_M/F_LSO_IPV6">F_LSO_IPV6</dfn>    V_LSO_IPV6(1U)</u></td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/S_LSO_LAST_SLICE" data-ref="_M/S_LSO_LAST_SLICE">S_LSO_LAST_SLICE</dfn>    22</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/V_LSO_LAST_SLICE" data-ref="_M/V_LSO_LAST_SLICE">V_LSO_LAST_SLICE</dfn>(x) ((x) &lt;&lt; S_LSO_LAST_SLICE)</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/F_LSO_LAST_SLICE" data-ref="_M/F_LSO_LAST_SLICE">F_LSO_LAST_SLICE</dfn>    V_LSO_LAST_SLICE(1U)</u></td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/S_LSO_FIRST_SLICE" data-ref="_M/S_LSO_FIRST_SLICE">S_LSO_FIRST_SLICE</dfn>    23</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/V_LSO_FIRST_SLICE" data-ref="_M/V_LSO_FIRST_SLICE">V_LSO_FIRST_SLICE</dfn>(x) ((x) &lt;&lt; S_LSO_FIRST_SLICE)</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/F_LSO_FIRST_SLICE" data-ref="_M/F_LSO_FIRST_SLICE">F_LSO_FIRST_SLICE</dfn>    V_LSO_FIRST_SLICE(1U)</u></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/S_LSO_OPCODE" data-ref="_M/S_LSO_OPCODE">S_LSO_OPCODE</dfn>    24</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/M_LSO_OPCODE" data-ref="_M/M_LSO_OPCODE">M_LSO_OPCODE</dfn>    0xFF</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/V_LSO_OPCODE" data-ref="_M/V_LSO_OPCODE">V_LSO_OPCODE</dfn>(x) ((x) &lt;&lt; S_LSO_OPCODE)</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/G_LSO_OPCODE" data-ref="_M/G_LSO_OPCODE">G_LSO_OPCODE</dfn>(x) (((x) &gt;&gt; S_LSO_OPCODE) &amp; M_LSO_OPCODE)</u></td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/S_LSO_T5_XFER_SIZE" data-ref="_M/S_LSO_T5_XFER_SIZE">S_LSO_T5_XFER_SIZE</dfn>	   0</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/M_LSO_T5_XFER_SIZE" data-ref="_M/M_LSO_T5_XFER_SIZE">M_LSO_T5_XFER_SIZE</dfn>    0xFFFFFFF</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/V_LSO_T5_XFER_SIZE" data-ref="_M/V_LSO_T5_XFER_SIZE">V_LSO_T5_XFER_SIZE</dfn>(x) ((x) &lt;&lt; S_LSO_T5_XFER_SIZE)</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/G_LSO_T5_XFER_SIZE" data-ref="_M/G_LSO_T5_XFER_SIZE">G_LSO_T5_XFER_SIZE</dfn>(x) (((x) &gt;&gt; S_LSO_T5_XFER_SIZE) &amp; M_LSO_T5_XFER_SIZE)</u></td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><b>struct</b> <dfn class="type def" id="cpl_rx_pkt" title='cpl_rx_pkt' data-ref="cpl_rx_pkt">cpl_rx_pkt</dfn> {</td></tr>
<tr><th id="225">225</th><td>	<a class="macro" href="#80" title="" data-ref="_M/RSS_HDR">RSS_HDR</a>;</td></tr>
<tr><th id="226">226</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a> <dfn class="decl field" id="cpl_rx_pkt::opcode" title='cpl_rx_pkt::opcode' data-ref="cpl_rx_pkt::opcode">opcode</dfn>;</td></tr>
<tr><th id="227">227</th><td><u>#<span data-ppcond="227">if</span> <a class="macro" href="../../../../lib/librte_eal/common/include/generic/rte_byteorder.h.html#36" title="2" data-ref="_M/RTE_BYTE_ORDER">RTE_BYTE_ORDER</a> == <a class="macro" href="../../../../lib/librte_eal/common/include/generic/rte_byteorder.h.html#31" title="2" data-ref="_M/RTE_LITTLE_ENDIAN">RTE_LITTLE_ENDIAN</a></u></td></tr>
<tr><th id="228">228</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a> <dfn class="decl field" id="cpl_rx_pkt::iff" title='cpl_rx_pkt::iff' data-ref="cpl_rx_pkt::iff">iff</dfn>:<var>4</var>;</td></tr>
<tr><th id="229">229</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a> <dfn class="decl field" id="cpl_rx_pkt::csum_calc" title='cpl_rx_pkt::csum_calc' data-ref="cpl_rx_pkt::csum_calc">csum_calc</dfn>:<var>1</var>;</td></tr>
<tr><th id="230">230</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a> <dfn class="decl field" id="cpl_rx_pkt::ipmi_pkt" title='cpl_rx_pkt::ipmi_pkt' data-ref="cpl_rx_pkt::ipmi_pkt">ipmi_pkt</dfn>:<var>1</var>;</td></tr>
<tr><th id="231">231</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a> <dfn class="decl field" id="cpl_rx_pkt::vlan_ex" title='cpl_rx_pkt::vlan_ex' data-ref="cpl_rx_pkt::vlan_ex">vlan_ex</dfn>:<var>1</var>;</td></tr>
<tr><th id="232">232</th><td>	<a class="macro" href="../cxgbe_compat.h.html#159" title="uint8_t" data-ref="_M/__u8">__u8</a> <dfn class="decl field" id="cpl_rx_pkt::ip_frag" title='cpl_rx_pkt::ip_frag' data-ref="cpl_rx_pkt::ip_frag">ip_frag</dfn>:<var>1</var>;</td></tr>
<tr><th id="233">233</th><td><u>#<span data-ppcond="227">else</span></u></td></tr>
<tr><th id="234">234</th><td>	__u8 ip_frag:<var>1</var>;</td></tr>
<tr><th id="235">235</th><td>	__u8 vlan_ex:<var>1</var>;</td></tr>
<tr><th id="236">236</th><td>	__u8 ipmi_pkt:<var>1</var>;</td></tr>
<tr><th id="237">237</th><td>	__u8 csum_calc:<var>1</var>;</td></tr>
<tr><th id="238">238</th><td>	__u8 iff:<var>4</var>;</td></tr>
<tr><th id="239">239</th><td><u>#<span data-ppcond="227">endif</span></u></td></tr>
<tr><th id="240">240</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="cpl_rx_pkt::csum" title='cpl_rx_pkt::csum' data-ref="cpl_rx_pkt::csum">csum</dfn>;</td></tr>
<tr><th id="241">241</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="cpl_rx_pkt::vlan" title='cpl_rx_pkt::vlan' data-ref="cpl_rx_pkt::vlan">vlan</dfn>;</td></tr>
<tr><th id="242">242</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="cpl_rx_pkt::len" title='cpl_rx_pkt::len' data-ref="cpl_rx_pkt::len">len</dfn>;</td></tr>
<tr><th id="243">243</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="cpl_rx_pkt::l2info" title='cpl_rx_pkt::l2info' data-ref="cpl_rx_pkt::l2info">l2info</dfn>;</td></tr>
<tr><th id="244">244</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="cpl_rx_pkt::hdr_len" title='cpl_rx_pkt::hdr_len' data-ref="cpl_rx_pkt::hdr_len">hdr_len</dfn>;</td></tr>
<tr><th id="245">245</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="cpl_rx_pkt::err_vec" title='cpl_rx_pkt::err_vec' data-ref="cpl_rx_pkt::err_vec">err_vec</dfn>;</td></tr>
<tr><th id="246">246</th><td>};</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><i>/* rx_pkt.l2info fields */</i></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/S_RXF_UDP" data-ref="_M/S_RXF_UDP">S_RXF_UDP</dfn>    22</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/V_RXF_UDP" data-ref="_M/V_RXF_UDP">V_RXF_UDP</dfn>(x) ((x) &lt;&lt; S_RXF_UDP)</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/F_RXF_UDP" data-ref="_M/F_RXF_UDP">F_RXF_UDP</dfn>    V_RXF_UDP(1U)</u></td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/S_RXF_TCP" data-ref="_M/S_RXF_TCP">S_RXF_TCP</dfn>    23</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/V_RXF_TCP" data-ref="_M/V_RXF_TCP">V_RXF_TCP</dfn>(x) ((x) &lt;&lt; S_RXF_TCP)</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/F_RXF_TCP" data-ref="_M/F_RXF_TCP">F_RXF_TCP</dfn>    V_RXF_TCP(1U)</u></td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/S_RXF_IP" data-ref="_M/S_RXF_IP">S_RXF_IP</dfn>    24</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/V_RXF_IP" data-ref="_M/V_RXF_IP">V_RXF_IP</dfn>(x) ((x) &lt;&lt; S_RXF_IP)</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/F_RXF_IP" data-ref="_M/F_RXF_IP">F_RXF_IP</dfn>    V_RXF_IP(1U)</u></td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/S_RXF_IP6" data-ref="_M/S_RXF_IP6">S_RXF_IP6</dfn>    25</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/V_RXF_IP6" data-ref="_M/V_RXF_IP6">V_RXF_IP6</dfn>(x) ((x) &lt;&lt; S_RXF_IP6)</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/F_RXF_IP6" data-ref="_M/F_RXF_IP6">F_RXF_IP6</dfn>    V_RXF_IP6(1U)</u></td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td><i>/* rx_pkt.err_vec fields */</i></td></tr>
<tr><th id="266">266</th><td><i>/* In T6, rx_pkt.err_vec indicates</i></td></tr>
<tr><th id="267">267</th><td><i> * RxError Error vector (16b) or</i></td></tr>
<tr><th id="268">268</th><td><i> * Encapsulating header length (8b),</i></td></tr>
<tr><th id="269">269</th><td><i> * Outer encapsulation type (2b) and</i></td></tr>
<tr><th id="270">270</th><td><i> * compressed error vector (6b) if CRxPktEnc is</i></td></tr>
<tr><th id="271">271</th><td><i> * enabled in TP_OUT_CONFIG</i></td></tr>
<tr><th id="272">272</th><td><i> */</i></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/S_T6_COMPR_RXERR_VEC" data-ref="_M/S_T6_COMPR_RXERR_VEC">S_T6_COMPR_RXERR_VEC</dfn>    0</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/M_T6_COMPR_RXERR_VEC" data-ref="_M/M_T6_COMPR_RXERR_VEC">M_T6_COMPR_RXERR_VEC</dfn>    0x3F</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/V_T6_COMPR_RXERR_VEC" data-ref="_M/V_T6_COMPR_RXERR_VEC">V_T6_COMPR_RXERR_VEC</dfn>(x) ((x) &lt;&lt; S_T6_COMPR_RXERR_VEC)</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/G_T6_COMPR_RXERR_VEC" data-ref="_M/G_T6_COMPR_RXERR_VEC">G_T6_COMPR_RXERR_VEC</dfn>(x) \</u></td></tr>
<tr><th id="277">277</th><td><u>	(((x) &gt;&gt; S_T6_COMPR_RXERR_VEC) &amp; M_T6_COMPR_RXERR_VEC)</u></td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><i>/* cpl_fw*.type values */</i></td></tr>
<tr><th id="280">280</th><td><b>enum</b> {</td></tr>
<tr><th id="281">281</th><td>	<dfn class="enum" id="FW_TYPE_RSSCPL" title='FW_TYPE_RSSCPL' data-ref="FW_TYPE_RSSCPL">FW_TYPE_RSSCPL</dfn> = <var>4</var>,</td></tr>
<tr><th id="282">282</th><td>};</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><b>struct</b> <dfn class="type def" id="cpl_fw4_msg" title='cpl_fw4_msg' data-ref="cpl_fw4_msg">cpl_fw4_msg</dfn> {</td></tr>
<tr><th id="285">285</th><td>	<a class="macro" href="#80" title="" data-ref="_M/RSS_HDR">RSS_HDR</a>;</td></tr>
<tr><th id="286">286</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="cpl_fw4_msg::opcode" title='cpl_fw4_msg::opcode' data-ref="cpl_fw4_msg::opcode">opcode</dfn>;</td></tr>
<tr><th id="287">287</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="cpl_fw4_msg::type" title='cpl_fw4_msg::type' data-ref="cpl_fw4_msg::type">type</dfn>;</td></tr>
<tr><th id="288">288</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="cpl_fw4_msg::rsvd0" title='cpl_fw4_msg::rsvd0' data-ref="cpl_fw4_msg::rsvd0">rsvd0</dfn>;</td></tr>
<tr><th id="289">289</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="cpl_fw4_msg::rsvd1" title='cpl_fw4_msg::rsvd1' data-ref="cpl_fw4_msg::rsvd1">rsvd1</dfn>;</td></tr>
<tr><th id="290">290</th><td>	<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="cpl_fw4_msg::data" title='cpl_fw4_msg::data' data-ref="cpl_fw4_msg::data">data</dfn>[<var>2</var>];</td></tr>
<tr><th id="291">291</th><td>};</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><b>struct</b> <dfn class="type def" id="cpl_fw6_msg" title='cpl_fw6_msg' data-ref="cpl_fw6_msg">cpl_fw6_msg</dfn> {</td></tr>
<tr><th id="294">294</th><td>	<a class="macro" href="#80" title="" data-ref="_M/RSS_HDR">RSS_HDR</a>;</td></tr>
<tr><th id="295">295</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="cpl_fw6_msg::opcode" title='cpl_fw6_msg::opcode' data-ref="cpl_fw6_msg::opcode">opcode</dfn>;</td></tr>
<tr><th id="296">296</th><td>	<a class="typedef" href="../cxgbe_compat.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="cpl_fw6_msg::type" title='cpl_fw6_msg::type' data-ref="cpl_fw6_msg::type">type</dfn>;</td></tr>
<tr><th id="297">297</th><td>	<a class="macro" href="../cxgbe_compat.h.html#150" title="uint16_t" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="cpl_fw6_msg::rsvd0" title='cpl_fw6_msg::rsvd0' data-ref="cpl_fw6_msg::rsvd0">rsvd0</dfn>;</td></tr>
<tr><th id="298">298</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="cpl_fw6_msg::rsvd1" title='cpl_fw6_msg::rsvd1' data-ref="cpl_fw6_msg::rsvd1">rsvd1</dfn>;</td></tr>
<tr><th id="299">299</th><td>	<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="cpl_fw6_msg::data" title='cpl_fw6_msg::data' data-ref="cpl_fw6_msg::data">data</dfn>[<var>4</var>];</td></tr>
<tr><th id="300">300</th><td>};</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><b>enum</b> {</td></tr>
<tr><th id="303">303</th><td>	<dfn class="enum" id="ULP_TX_SC_IMM" title='ULP_TX_SC_IMM' data-ref="ULP_TX_SC_IMM">ULP_TX_SC_IMM</dfn>  = <var>0x81</var>,</td></tr>
<tr><th id="304">304</th><td>	<dfn class="enum" id="ULP_TX_SC_DSGL" title='ULP_TX_SC_DSGL' data-ref="ULP_TX_SC_DSGL">ULP_TX_SC_DSGL</dfn> = <var>0x82</var>,</td></tr>
<tr><th id="305">305</th><td>	<dfn class="enum" id="ULP_TX_SC_ISGL" title='ULP_TX_SC_ISGL' data-ref="ULP_TX_SC_ISGL">ULP_TX_SC_ISGL</dfn> = <var>0x83</var></td></tr>
<tr><th id="306">306</th><td>};</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/S_ULPTX_CMD" data-ref="_M/S_ULPTX_CMD">S_ULPTX_CMD</dfn>    24</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/M_ULPTX_CMD" data-ref="_M/M_ULPTX_CMD">M_ULPTX_CMD</dfn>    0xFF</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/V_ULPTX_CMD" data-ref="_M/V_ULPTX_CMD">V_ULPTX_CMD</dfn>(x) ((x) &lt;&lt; S_ULPTX_CMD)</u></td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/S_ULP_TX_SC_MORE" data-ref="_M/S_ULP_TX_SC_MORE">S_ULP_TX_SC_MORE</dfn> 23</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/V_ULP_TX_SC_MORE" data-ref="_M/V_ULP_TX_SC_MORE">V_ULP_TX_SC_MORE</dfn>(x) ((x) &lt;&lt; S_ULP_TX_SC_MORE)</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/F_ULP_TX_SC_MORE" data-ref="_M/F_ULP_TX_SC_MORE">F_ULP_TX_SC_MORE</dfn>  V_ULP_TX_SC_MORE(1U)</u></td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td><b>struct</b> <dfn class="type def" id="ulptx_sge_pair" title='ulptx_sge_pair' data-ref="ulptx_sge_pair">ulptx_sge_pair</dfn> {</td></tr>
<tr><th id="317">317</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="ulptx_sge_pair::len" title='ulptx_sge_pair::len' data-ref="ulptx_sge_pair::len">len</dfn>[<var>2</var>];</td></tr>
<tr><th id="318">318</th><td>	<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="ulptx_sge_pair::addr" title='ulptx_sge_pair::addr' data-ref="ulptx_sge_pair::addr">addr</dfn>[<var>2</var>];</td></tr>
<tr><th id="319">319</th><td>};</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><b>struct</b> <dfn class="type def" id="ulptx_sgl" title='ulptx_sgl' data-ref="ulptx_sgl">ulptx_sgl</dfn> {</td></tr>
<tr><th id="322">322</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="ulptx_sgl::cmd_nsge" title='ulptx_sgl::cmd_nsge' data-ref="ulptx_sgl::cmd_nsge">cmd_nsge</dfn>;</td></tr>
<tr><th id="323">323</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="ulptx_sgl::len0" title='ulptx_sgl::len0' data-ref="ulptx_sgl::len0">len0</dfn>;</td></tr>
<tr><th id="324">324</th><td>	<a class="macro" href="../cxgbe_compat.h.html#156" title="uint64_t" data-ref="_M/__be64">__be64</a> <dfn class="decl field" id="ulptx_sgl::addr0" title='ulptx_sgl::addr0' data-ref="ulptx_sgl::addr0">addr0</dfn>;</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><u>#<span data-ppcond="326">if</span> !(defined <span class="macro" data-ref="_M/C99_NOT_SUPPORTED">C99_NOT_SUPPORTED</span>)</u></td></tr>
<tr><th id="327">327</th><td>	<b>struct</b> <a class="type" href="#ulptx_sge_pair" title='ulptx_sge_pair' data-ref="ulptx_sge_pair">ulptx_sge_pair</a> <dfn class="decl field" id="ulptx_sgl::sge" title='ulptx_sgl::sge' data-ref="ulptx_sgl::sge">sge</dfn>[<var>0</var>];</td></tr>
<tr><th id="328">328</th><td><u>#<span data-ppcond="326">endif</span></u></td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>};</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td><b>struct</b> <dfn class="type def" id="ulptx_idata" title='ulptx_idata' data-ref="ulptx_idata">ulptx_idata</dfn> {</td></tr>
<tr><th id="333">333</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="ulptx_idata::cmd_more" title='ulptx_idata::cmd_more' data-ref="ulptx_idata::cmd_more">cmd_more</dfn>;</td></tr>
<tr><th id="334">334</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="ulptx_idata::len" title='ulptx_idata::len' data-ref="ulptx_idata::len">len</dfn>;</td></tr>
<tr><th id="335">335</th><td>};</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/S_ULPTX_NSGE" data-ref="_M/S_ULPTX_NSGE">S_ULPTX_NSGE</dfn>    0</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/M_ULPTX_NSGE" data-ref="_M/M_ULPTX_NSGE">M_ULPTX_NSGE</dfn>    0xFFFF</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/V_ULPTX_NSGE" data-ref="_M/V_ULPTX_NSGE">V_ULPTX_NSGE</dfn>(x) ((x) &lt;&lt; S_ULPTX_NSGE)</u></td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td><b>struct</b> <dfn class="type def" id="ulp_txpkt" title='ulp_txpkt' data-ref="ulp_txpkt">ulp_txpkt</dfn> {</td></tr>
<tr><th id="342">342</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="ulp_txpkt::cmd_dest" title='ulp_txpkt::cmd_dest' data-ref="ulp_txpkt::cmd_dest">cmd_dest</dfn>;</td></tr>
<tr><th id="343">343</th><td>	<a class="macro" href="../cxgbe_compat.h.html#153" title="uint32_t" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="ulp_txpkt::len" title='ulp_txpkt::len' data-ref="ulp_txpkt::len">len</dfn>;</td></tr>
<tr><th id="344">344</th><td>};</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td><i>/* ulp_txpkt.cmd_dest fields */</i></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/S_ULP_TXPKT_DEST" data-ref="_M/S_ULP_TXPKT_DEST">S_ULP_TXPKT_DEST</dfn>    16</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/M_ULP_TXPKT_DEST" data-ref="_M/M_ULP_TXPKT_DEST">M_ULP_TXPKT_DEST</dfn>    0x3</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/V_ULP_TXPKT_DEST" data-ref="_M/V_ULP_TXPKT_DEST">V_ULP_TXPKT_DEST</dfn>(x) ((x) &lt;&lt; S_ULP_TXPKT_DEST)</u></td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/S_ULP_TXPKT_FID" data-ref="_M/S_ULP_TXPKT_FID">S_ULP_TXPKT_FID</dfn>	    4</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/M_ULP_TXPKT_FID" data-ref="_M/M_ULP_TXPKT_FID">M_ULP_TXPKT_FID</dfn>     0x7ff</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/V_ULP_TXPKT_FID" data-ref="_M/V_ULP_TXPKT_FID">V_ULP_TXPKT_FID</dfn>(x)  ((x) &lt;&lt; S_ULP_TXPKT_FID)</u></td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/S_ULP_TXPKT_RO" data-ref="_M/S_ULP_TXPKT_RO">S_ULP_TXPKT_RO</dfn>      3</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/V_ULP_TXPKT_RO" data-ref="_M/V_ULP_TXPKT_RO">V_ULP_TXPKT_RO</dfn>(x) ((x) &lt;&lt; S_ULP_TXPKT_RO)</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/F_ULP_TXPKT_RO" data-ref="_M/F_ULP_TXPKT_RO">F_ULP_TXPKT_RO</dfn> V_ULP_TXPKT_RO(1U)</u></td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td><u>#<span data-ppcond="34">endif</span>  /* T4_MSG_H */</u></td></tr>
<tr><th id="360">360</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../cxgbe_main.c.html'>vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/cxgbe/cxgbe_main.c</a><br/>Generated on <em>2018-Jul-30</em> from project vpp_1804 revision <em>18.05</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
