INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maciek/Documents/BINTO7SEG/BINTO7SEG.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test'
