MIG: 09:48:02 : xml_input_file: board.prj
MIG: 09:48:02 : Absolute path of xml_input_file: d:/PROJECTS/SuperPong-FPGA/src/bd/hdmi/ip/hdmi_mig_7series_1_0/board.prj
MIG: 09:48:02 : xml_input_file: board.prj
MIG: 09:48:02 : Absolute path of xml_input_file: d:/PROJECTS/SuperPong-FPGA/src/bd/hdmi/ip/hdmi_mig_7series_1_0/board.prj
MIG: 09:48:02 : In updateAllModelParams
MIG: 09:48:02 : ################# RUNNING MIG BATCH ###################
MIG: 09:48:02 : Writing IN file for 'hdmi_mig_7series_1_0'...compDirPath: d:/Vivado/Vivado_2016/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/PROJECTS/SuperPong-FPGA/src/bd/hdmi/ip/hdmi_mig_7series_1_0
MIG: 09:48:02 : synp_flow:  -- synthesis_mode: Other
MIG: 09:48:02 : outputDirectory: d:/PROJECTS/SuperPong-FPGA/src/bd/hdmi/ip/hdmi_mig_7series_1_0/_tmp/
MIG: 09:48:02 : vivado_mode: xpg_bd
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 1
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 : isPortInterface: 0
MIG: 09:48:02 :  locked false  
MIG: 09:48:02 : HDL Language: Verilog
MIG: 09:48:02 : compInfo: true
MIG: 09:48:02 : Vivado Options xc7a200t sbg484 -1
MIG: 09:48:02 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:48:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:48:02 : xilinx_path: D:/Vivado/Vivado_2016/Vivado/2016.4/ids_lite/ISE
MIG: 09:48:02 : I am in catch area
MIG: 09:48:02 : Running D:/Vivado/Vivado_2016/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/PROJECTS/SuperPong-FPGA/src/bd/hdmi/ip/hdmi_mig_7series_1_0/xil_txt.in -cg_exc_out d:/PROJECTS/SuperPong-FPGA/src/bd/hdmi/ip/hdmi_mig_7series_1_0/xil_txt.out ... 
