# ğŸ‘‹ Hi there, I'm Kavin Yuvaraj (K49-78)

ğŸ“ **Electronics and Communication Engineering Graduate**  
ğŸ” **Aspiring VLSI Design & Verification Engineer**  
ğŸ’» Passionate about RTL Design, SystemVerilog, UVM, Embedded Systems  
ğŸ“ Based in Erode, Tamil Nadu, India  
ğŸ“« Reach me at: kavintamil45@gmail.com

---

## ğŸš€ Projects Showcase (Verilog & System Design)
Here are some of my featured projects in VLSI and digital logic:

| Project | Description |
|--------|-------------|
| ğŸ”¸ [4-bit ALU](https://github.com/K49-78/vlsi-projects/tree/main/4bit-ALU) | Performs arithmetic and logic operations with Verilog testbench |
| ğŸ”¸ [UART Transmitter](https://github.com/K49-78/vlsi-projects/tree/main/uart-transmitter) | FSM-based serial data transmission with Verilog |
| ğŸ”¸ [Traffic Light Controller](https://github.com/K49-78/vlsi-projects/tree/main/traffic-light-fsm) | Finite State Machine controlling light signals using RTL |

---

## ğŸ§  Technical Skills
- **Languages:** Verilog, SystemVerilog (Basic), C, Python  
- **Tools:** ModelSim, EDA Playground, Icarus Verilog, GTKWave  
- **Hardware:** STM32, Arduino, Raspberry Pi  
- **Others:** Linux, PCB Design, Automation Tools

---

## ğŸŒ± I'm currently learning
- UVM testbench architecture  
- ASIC design flow  
- FPGA prototyping and simulation debugging

---

## ğŸ“Œ Let's Connect!
- [LinkedIn](https://www.linkedin.com/in/kavin-yuvaraj/) 
- [Email](mailto:kavintamil45@gmail.com)
- [GitHub Repos](https://github.com/K49-78?tab=repositories)

---

> â€œAlways learning, always building.â€ ğŸš€  
