

================================================================
== Vitis HLS Report for 'Receive'
================================================================
* Date:           Mon May 12 19:57:11 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  2.232 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                        |                             |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_dataflow_parent_loop_proc10_fu_100  |dataflow_parent_loop_proc10  |    40564|    40564|  90.539 us|  90.539 us|  40564|  40564|       no|
        |grp_receive4DDR_fu_128                  |receive4DDR                  |      313|      313|   0.695 us|   0.695 us|    313|    313|       no|
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_216_1  |        ?|        ?|     40566|          -|          -|     ?|        no|
        |- VITIS_LOOP_188_1  |     5056|     5056|       316|          -|          -|    16|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      17|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|     3463|    5128|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|     150|    -|
|Register         |        -|     -|       16|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|     3479|    5295|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |                Instance                |            Module           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |grp_dataflow_parent_loop_proc10_fu_100  |dataflow_parent_loop_proc10  |        0|   0|  2737|  3934|    0|
    |grp_receive4DDR_fu_128                  |receive4DDR                  |        0|   0|   726|  1194|    0|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |Total                                   |                             |        0|   0|  3463|  5128|    0|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |i_19_fu_162_p2                                           |         +|   0|  0|   5|           5|           1|
    |icmp_ln188_fu_168_p2                                     |      icmp|   0|  0|   6|           5|           6|
    |ap_block_state1                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc10_fu_100_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc10_fu_100_ap_ready  |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                    |          |   0|  0|  17|          13|          10|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |    6|          7|    1|          7|
    |ap_done                          |    2|          2|    1|          2|
    |convSet_0_write                  |    2|          2|    1|          2|
    |convSet_1_write                  |    2|          2|    1|          2|
    |i_fu_90                          |    5|          2|    5|         10|
    |norm_rx0_TREADY_int_regslice     |    2|          2|    1|          2|
    |receive_fifo_0_din               |  121|          2|  128|        256|
    |receive_fifo_0_write             |    2|          3|    1|          3|
    |receive_fifo_1_write             |    2|          2|    1|          2|
    |sweep_rx0_0_TREADY_int_regslice  |    2|          2|    1|          2|
    |sweep_rx0_1_TREADY_int_regslice  |    2|          2|    1|          2|
    |syscontrol_2_blk_n               |    2|          2|    1|          2|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  150|         30|  143|        292|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+---+----+-----+-----------+
    |                             Name                            | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                    |  6|   0|    6|          0|
    |ap_done_reg                                                  |  1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc10_fu_100_ap_done   |  1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc10_fu_100_ap_ready  |  1|   0|    1|          0|
    |grp_dataflow_parent_loop_proc10_fu_100_ap_start_reg          |  1|   0|    1|          0|
    |grp_receive4DDR_fu_128_ap_start_reg                          |  1|   0|    1|          0|
    |i_fu_90                                                      |  5|   0|    5|          0|
    +-------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                        | 16|   0|   16|          0|
    +-------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|               Receive|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|               Receive|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|               Receive|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|               Receive|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|               Receive|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|               Receive|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|               Receive|  return value|
|syscontrol_2_dout              |   in|    1|     ap_fifo|          syscontrol_2|       pointer|
|syscontrol_2_num_data_valid    |   in|    3|     ap_fifo|          syscontrol_2|       pointer|
|syscontrol_2_fifo_cap          |   in|    3|     ap_fifo|          syscontrol_2|       pointer|
|syscontrol_2_empty_n           |   in|    1|     ap_fifo|          syscontrol_2|       pointer|
|syscontrol_2_read              |  out|    1|     ap_fifo|          syscontrol_2|       pointer|
|convSet_0_din                  |  out|   32|     ap_fifo|             convSet_0|       pointer|
|convSet_0_num_data_valid       |   in|    3|     ap_fifo|             convSet_0|       pointer|
|convSet_0_fifo_cap             |   in|    3|     ap_fifo|             convSet_0|       pointer|
|convSet_0_full_n               |   in|    1|     ap_fifo|             convSet_0|       pointer|
|convSet_0_write                |  out|    1|     ap_fifo|             convSet_0|       pointer|
|convSet_1_din                  |  out|   32|     ap_fifo|             convSet_1|       pointer|
|convSet_1_num_data_valid       |   in|    3|     ap_fifo|             convSet_1|       pointer|
|convSet_1_fifo_cap             |   in|    3|     ap_fifo|             convSet_1|       pointer|
|convSet_1_full_n               |   in|    1|     ap_fifo|             convSet_1|       pointer|
|convSet_1_write                |  out|    1|     ap_fifo|             convSet_1|       pointer|
|receive_fifo_0_din             |  out|  128|     ap_fifo|        receive_fifo_0|       pointer|
|receive_fifo_0_num_data_valid  |   in|   13|     ap_fifo|        receive_fifo_0|       pointer|
|receive_fifo_0_fifo_cap        |   in|   13|     ap_fifo|        receive_fifo_0|       pointer|
|receive_fifo_0_full_n          |   in|    1|     ap_fifo|        receive_fifo_0|       pointer|
|receive_fifo_0_write           |  out|    1|     ap_fifo|        receive_fifo_0|       pointer|
|receive_fifo_1_din             |  out|  128|     ap_fifo|        receive_fifo_1|       pointer|
|receive_fifo_1_num_data_valid  |   in|   13|     ap_fifo|        receive_fifo_1|       pointer|
|receive_fifo_1_fifo_cap        |   in|   13|     ap_fifo|        receive_fifo_1|       pointer|
|receive_fifo_1_full_n          |   in|    1|     ap_fifo|        receive_fifo_1|       pointer|
|receive_fifo_1_write           |  out|    1|     ap_fifo|        receive_fifo_1|       pointer|
|sweep_rx0_0_TDATA              |   in|  128|        axis|  sweep_rx0_0_V_data_V|       pointer|
|sweep_rx0_0_TVALID             |   in|    1|        axis|  sweep_rx0_0_V_last_V|       pointer|
|sweep_rx0_0_TREADY             |  out|    1|        axis|  sweep_rx0_0_V_last_V|       pointer|
|sweep_rx0_0_TLAST              |   in|    1|        axis|  sweep_rx0_0_V_last_V|       pointer|
|sweep_rx0_0_TKEEP              |   in|   16|        axis|  sweep_rx0_0_V_keep_V|       pointer|
|sweep_rx0_0_TSTRB              |   in|   16|        axis|  sweep_rx0_0_V_strb_V|       pointer|
|sweep_rx0_1_TDATA              |   in|  128|        axis|  sweep_rx0_1_V_data_V|       pointer|
|sweep_rx0_1_TVALID             |   in|    1|        axis|  sweep_rx0_1_V_last_V|       pointer|
|sweep_rx0_1_TREADY             |  out|    1|        axis|  sweep_rx0_1_V_last_V|       pointer|
|sweep_rx0_1_TLAST              |   in|    1|        axis|  sweep_rx0_1_V_last_V|       pointer|
|sweep_rx0_1_TKEEP              |   in|   16|        axis|  sweep_rx0_1_V_keep_V|       pointer|
|sweep_rx0_1_TSTRB              |   in|   16|        axis|  sweep_rx0_1_V_strb_V|       pointer|
|norm_rx0_TDATA                 |   in|  128|        axis|     norm_rx0_V_data_V|       pointer|
|norm_rx0_TVALID                |   in|    1|        axis|     norm_rx0_V_last_V|       pointer|
|norm_rx0_TREADY                |  out|    1|        axis|     norm_rx0_V_last_V|       pointer|
|norm_rx0_TLAST                 |   in|    1|        axis|     norm_rx0_V_last_V|       pointer|
|norm_rx0_TKEEP                 |   in|   16|        axis|     norm_rx0_V_keep_V|       pointer|
|norm_rx0_TSTRB                 |   in|   16|        axis|     norm_rx0_V_strb_V|       pointer|
+-------------------------------+-----+-----+------------+----------------------+--------------+

