{
  "module_name": "dcn10_ipp.h",
  "hash_id": "7b76542d53bd614dc32338494efd0a591416b96d008b36fdb5800b518deee02a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_ipp.h",
  "human_readable_source": " \n\n#ifndef _DCN10_IPP_H_\n#define _DCN10_IPP_H_\n\n#include \"ipp.h\"\n\n#define TO_DCN10_IPP(ipp)\\\n\tcontainer_of(ipp, struct dcn10_ipp, base)\n\n#define IPP_REG_LIST_DCN(id) \\\n\tSRI(FORMAT_CONTROL, CNVC_CFG, id), \\\n\tSRI(CNVC_SURFACE_PIXEL_FORMAT, CNVC_CFG, id), \\\n\tSRI(CURSOR0_CONTROL, CNVC_CUR, id), \\\n\tSRI(CURSOR0_COLOR0, CNVC_CUR, id), \\\n\tSRI(CURSOR0_COLOR1, CNVC_CUR, id)\n\n#define IPP_REG_LIST_DCN10(id) \\\n\tIPP_REG_LIST_DCN(id), \\\n\tSRI(CURSOR_SETTINS, HUBPREQ, id), \\\n\tSRI(CURSOR_SURFACE_ADDRESS_HIGH, CURSOR, id), \\\n\tSRI(CURSOR_SURFACE_ADDRESS, CURSOR, id), \\\n\tSRI(CURSOR_SIZE, CURSOR, id), \\\n\tSRI(CURSOR_CONTROL, CURSOR, id), \\\n\tSRI(CURSOR_POSITION, CURSOR, id), \\\n\tSRI(CURSOR_HOT_SPOT, CURSOR, id), \\\n\tSRI(CURSOR_DST_OFFSET, CURSOR, id)\n\n#define IPP_REG_LIST_DCN20(id) \\\n\tIPP_REG_LIST_DCN(id), \\\n\tSRI(CURSOR_SETTINGS, HUBPREQ, id), \\\n\tSRI(CURSOR_SURFACE_ADDRESS_HIGH, CURSOR0_, id), \\\n\tSRI(CURSOR_SURFACE_ADDRESS, CURSOR0_, id), \\\n\tSRI(CURSOR_SIZE, CURSOR0_, id), \\\n\tSRI(CURSOR_CONTROL, CURSOR0_, id), \\\n\tSRI(CURSOR_POSITION, CURSOR0_, id), \\\n\tSRI(CURSOR_HOT_SPOT, CURSOR0_, id), \\\n\tSRI(CURSOR_DST_OFFSET, CURSOR0_, id)\n\n#define IPP_REG_LIST_DCN201(id) \\\n\tIPP_REG_LIST_DCN(id), \\\n\tSRI(CURSOR_SURFACE_ADDRESS_HIGH, CURSOR0_, id), \\\n\tSRI(CURSOR_SURFACE_ADDRESS, CURSOR0_, id), \\\n\tSRI(CURSOR_SIZE, CURSOR0_, id), \\\n\tSRI(CURSOR_CONTROL, CURSOR0_, id), \\\n\tSRI(CURSOR_POSITION, CURSOR0_, id), \\\n\tSRI(CURSOR_HOT_SPOT, CURSOR0_, id), \\\n\tSRI(CURSOR_DST_OFFSET, CURSOR0_, id)\n\n#define CURSOR0_CURSOR_CONTROL__CURSOR_2X_MAGNIFY__SHIFT\t0x4\n#define CURSOR0_CURSOR_CONTROL__CURSOR_2X_MAGNIFY_MASK\t\t0x00000010L\n\n#define IPP_SF(reg_name, field_name, post_fix)\\\n\t.field_name = reg_name ## __ ## field_name ## post_fix\n\n#define IPP_MASK_SH_LIST_DCN(mask_sh) \\\n\tIPP_SF(CNVC_CFG0_CNVC_SURFACE_PIXEL_FORMAT, CNVC_SURFACE_PIXEL_FORMAT, mask_sh), \\\n\tIPP_SF(CNVC_CFG0_FORMAT_CONTROL, CNVC_BYPASS, mask_sh), \\\n\tIPP_SF(CNVC_CFG0_FORMAT_CONTROL, ALPHA_EN, mask_sh), \\\n\tIPP_SF(CNVC_CFG0_FORMAT_CONTROL, FORMAT_EXPANSION_MODE, mask_sh), \\\n\tIPP_SF(CNVC_CUR0_CURSOR0_CONTROL, CUR0_MODE, mask_sh), \\\n\tIPP_SF(CNVC_CUR0_CURSOR0_COLOR0, CUR0_COLOR0, mask_sh), \\\n\tIPP_SF(CNVC_CUR0_CURSOR0_COLOR1, CUR0_COLOR1, mask_sh), \\\n\tIPP_SF(CNVC_CUR0_CURSOR0_CONTROL, CUR0_EXPANSION_MODE, mask_sh), \\\n\tIPP_SF(CNVC_CUR0_CURSOR0_CONTROL, CUR0_ENABLE, mask_sh)\n\n#define IPP_MASK_SH_LIST_DCN10(mask_sh) \\\n\tIPP_MASK_SH_LIST_DCN(mask_sh),\\\n\tIPP_SF(HUBPREQ0_CURSOR_SETTINS, CURSOR0_DST_Y_OFFSET, mask_sh), \\\n\tIPP_SF(HUBPREQ0_CURSOR_SETTINS, CURSOR0_CHUNK_HDL_ADJUST, mask_sh), \\\n\tIPP_SF(CURSOR0_CURSOR_SURFACE_ADDRESS_HIGH, CURSOR_SURFACE_ADDRESS_HIGH, mask_sh), \\\n\tIPP_SF(CURSOR0_CURSOR_SURFACE_ADDRESS, CURSOR_SURFACE_ADDRESS, mask_sh), \\\n\tIPP_SF(CURSOR0_CURSOR_SIZE, CURSOR_WIDTH, mask_sh), \\\n\tIPP_SF(CURSOR0_CURSOR_SIZE, CURSOR_HEIGHT, mask_sh), \\\n\tIPP_SF(CURSOR0_CURSOR_CONTROL, CURSOR_MODE, mask_sh), \\\n\tIPP_SF(CURSOR0_CURSOR_CONTROL, CURSOR_2X_MAGNIFY, mask_sh), \\\n\tIPP_SF(CURSOR0_CURSOR_CONTROL, CURSOR_PITCH, mask_sh), \\\n\tIPP_SF(CURSOR0_CURSOR_CONTROL, CURSOR_LINES_PER_CHUNK, mask_sh), \\\n\tIPP_SF(CURSOR0_CURSOR_CONTROL, CURSOR_ENABLE, mask_sh), \\\n\tIPP_SF(CURSOR0_CURSOR_POSITION, CURSOR_X_POSITION, mask_sh), \\\n\tIPP_SF(CURSOR0_CURSOR_POSITION, CURSOR_Y_POSITION, mask_sh), \\\n\tIPP_SF(CURSOR0_CURSOR_HOT_SPOT, CURSOR_HOT_SPOT_X, mask_sh), \\\n\tIPP_SF(CURSOR0_CURSOR_HOT_SPOT, CURSOR_HOT_SPOT_Y, mask_sh), \\\n\tIPP_SF(CURSOR0_CURSOR_DST_OFFSET, CURSOR_DST_X_OFFSET, mask_sh), \\\n\tIPP_SF(CNVC_CFG0_FORMAT_CONTROL, OUTPUT_FP, mask_sh)\n\n#define IPP_MASK_SH_LIST_DCN20(mask_sh) \\\n\tIPP_MASK_SH_LIST_DCN(mask_sh), \\\n\tIPP_SF(HUBPREQ0_CURSOR_SETTINGS, CURSOR0_DST_Y_OFFSET, mask_sh), \\\n\tIPP_SF(HUBPREQ0_CURSOR_SETTINGS, CURSOR0_CHUNK_HDL_ADJUST, mask_sh), \\\n\tIPP_SF(CURSOR0_0_CURSOR_SURFACE_ADDRESS_HIGH, CURSOR_SURFACE_ADDRESS_HIGH, mask_sh), \\\n\tIPP_SF(CURSOR0_0_CURSOR_SURFACE_ADDRESS, CURSOR_SURFACE_ADDRESS, mask_sh), \\\n\tIPP_SF(CURSOR0_0_CURSOR_SIZE, CURSOR_WIDTH, mask_sh), \\\n\tIPP_SF(CURSOR0_0_CURSOR_SIZE, CURSOR_HEIGHT, mask_sh), \\\n\tIPP_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_MODE, mask_sh), \\\n\tIPP_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_2X_MAGNIFY, mask_sh), \\\n\tIPP_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_PITCH, mask_sh), \\\n\tIPP_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_LINES_PER_CHUNK, mask_sh), \\\n\tIPP_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_ENABLE, mask_sh), \\\n\tIPP_SF(CURSOR0_0_CURSOR_POSITION, CURSOR_X_POSITION, mask_sh), \\\n\tIPP_SF(CURSOR0_0_CURSOR_POSITION, CURSOR_Y_POSITION, mask_sh), \\\n\tIPP_SF(CURSOR0_0_CURSOR_HOT_SPOT, CURSOR_HOT_SPOT_X, mask_sh), \\\n\tIPP_SF(CURSOR0_0_CURSOR_HOT_SPOT, CURSOR_HOT_SPOT_Y, mask_sh), \\\n\tIPP_SF(CURSOR0_0_CURSOR_DST_OFFSET, CURSOR_DST_X_OFFSET, mask_sh)\n\n#define IPP_MASK_SH_LIST_DCN201(mask_sh) \\\n\tIPP_MASK_SH_LIST_DCN(mask_sh), \\\n\tIPP_SF(CURSOR0_0_CURSOR_SURFACE_ADDRESS_HIGH, CURSOR_SURFACE_ADDRESS_HIGH, mask_sh), \\\n\tIPP_SF(CURSOR0_0_CURSOR_SURFACE_ADDRESS, CURSOR_SURFACE_ADDRESS, mask_sh), \\\n\tIPP_SF(CURSOR0_0_CURSOR_SIZE, CURSOR_WIDTH, mask_sh), \\\n\tIPP_SF(CURSOR0_0_CURSOR_SIZE, CURSOR_HEIGHT, mask_sh), \\\n\tIPP_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_MODE, mask_sh), \\\n\tIPP_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_2X_MAGNIFY, mask_sh), \\\n\tIPP_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_PITCH, mask_sh), \\\n\tIPP_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_LINES_PER_CHUNK, mask_sh), \\\n\tIPP_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_ENABLE, mask_sh), \\\n\tIPP_SF(CURSOR0_0_CURSOR_POSITION, CURSOR_X_POSITION, mask_sh), \\\n\tIPP_SF(CURSOR0_0_CURSOR_POSITION, CURSOR_Y_POSITION, mask_sh), \\\n\tIPP_SF(CURSOR0_0_CURSOR_HOT_SPOT, CURSOR_HOT_SPOT_X, mask_sh), \\\n\tIPP_SF(CURSOR0_0_CURSOR_HOT_SPOT, CURSOR_HOT_SPOT_Y, mask_sh), \\\n\tIPP_SF(CURSOR0_0_CURSOR_DST_OFFSET, CURSOR_DST_X_OFFSET, mask_sh)\n\n#define IPP_DCN10_REG_FIELD_LIST(type) \\\n\ttype CNVC_SURFACE_PIXEL_FORMAT; \\\n\ttype CNVC_BYPASS; \\\n\ttype ALPHA_EN; \\\n\ttype FORMAT_EXPANSION_MODE; \\\n\ttype CURSOR0_DST_Y_OFFSET; \\\n\ttype CURSOR0_CHUNK_HDL_ADJUST; \\\n\ttype CUR0_MODE; \\\n\ttype CUR0_COLOR0; \\\n\ttype CUR0_COLOR1; \\\n\ttype CUR0_EXPANSION_MODE; \\\n\ttype CURSOR_SURFACE_ADDRESS_HIGH; \\\n\ttype CURSOR_SURFACE_ADDRESS; \\\n\ttype CURSOR_WIDTH; \\\n\ttype CURSOR_HEIGHT; \\\n\ttype CURSOR_MODE; \\\n\ttype CURSOR_2X_MAGNIFY; \\\n\ttype CURSOR_PITCH; \\\n\ttype CURSOR_LINES_PER_CHUNK; \\\n\ttype CURSOR_ENABLE; \\\n\ttype CUR0_ENABLE; \\\n\ttype CURSOR_X_POSITION; \\\n\ttype CURSOR_Y_POSITION; \\\n\ttype CURSOR_HOT_SPOT_X; \\\n\ttype CURSOR_HOT_SPOT_Y; \\\n\ttype CURSOR_DST_X_OFFSET; \\\n\ttype OUTPUT_FP\n\nstruct dcn10_ipp_shift {\n\tIPP_DCN10_REG_FIELD_LIST(uint8_t);\n};\n\nstruct dcn10_ipp_mask {\n\tIPP_DCN10_REG_FIELD_LIST(uint32_t);\n};\n\nstruct dcn10_ipp_registers {\n\tuint32_t CURSOR_SETTINS;\n\tuint32_t CURSOR_SETTINGS;\n\tuint32_t CNVC_SURFACE_PIXEL_FORMAT;\n\tuint32_t CURSOR0_CONTROL;\n\tuint32_t CURSOR0_COLOR0;\n\tuint32_t CURSOR0_COLOR1;\n\tuint32_t FORMAT_CONTROL;\n\tuint32_t CURSOR_SURFACE_ADDRESS_HIGH;\n\tuint32_t CURSOR_SURFACE_ADDRESS;\n\tuint32_t CURSOR_SIZE;\n\tuint32_t CURSOR_CONTROL;\n\tuint32_t CURSOR_POSITION;\n\tuint32_t CURSOR_HOT_SPOT;\n\tuint32_t CURSOR_DST_OFFSET;\n};\n\nstruct dcn10_ipp {\n\tstruct input_pixel_processor base;\n\n\tconst struct dcn10_ipp_registers *regs;\n\tconst struct dcn10_ipp_shift *ipp_shift;\n\tconst struct dcn10_ipp_mask *ipp_mask;\n\n\tstruct dc_cursor_attributes curs_attr;\n};\n\nvoid dcn10_ipp_construct(struct dcn10_ipp *ippn10,\n\tstruct dc_context *ctx,\n\tint inst,\n\tconst struct dcn10_ipp_registers *regs,\n\tconst struct dcn10_ipp_shift *ipp_shift,\n\tconst struct dcn10_ipp_mask *ipp_mask);\n\nvoid dcn20_ipp_construct(struct dcn10_ipp *ippn10,\n\tstruct dc_context *ctx,\n\tint inst,\n\tconst struct dcn10_ipp_registers *regs,\n\tconst struct dcn10_ipp_shift *ipp_shift,\n\tconst struct dcn10_ipp_mask *ipp_mask);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}