- title: General Information
  type: map
  contents:
    - name: Full Name
      value: Yatin Gilhotra
    - name: Date of Birth
      value: 20th September 1996
    - name: Nationality
      value: Indian
    - name: Languages
      value: English (fluent), Hindi (native), and French (beginner)

- title: Research Interests
  type: list
  contents:
    - High Speed, and High Frequency wireline and wireless communication systems.
    - Brain Inspired Computing, Low Power Analog Signal Processing for Neuromorphic Cores.
    - Neural Decoding, Understanding Neural Circuits, neural activity detectors, and high channel neuro-recording/stimulation systems.
- title: Education
  type: table
  contents:
    - title: Delhi Technological University(formerly Delhi College of Engineering)
      year: 2014-2018
      description:
        - '<u>Percentage</u> <b>81.54%</b>'
        - '<u>Awarded</u>: First Class with Distinction (for Academic Excellence)'
        - '<u>Advisor:</u> <a href="http://dtu.irins.org/profile/66992" target="_blank"><b>Prof. Rajeshwari Pandey</b></a>.'
        - title: 'Ultra-Low Power, Ultra Low Transconductance <i>Gm-C</i> OTA for Sub-Hertz applications using Dynamic Thresholding, and Subthreshold Operation'
          contents:
            - Designed 0.3Hz first order filter, achieving nominally 25% power reduction against state-of-the-art with lower input pair mismatch and flicker noise power, with minimal trade-off in the dynamic range.
        - title: 'OTRA Based Piece-Wise Linear VTC Generators and their application in High-Frequency Sinusoid Generation'
          contents:
            - Designed
        - title: 'Research Assistant, <a href="http://dsad.in/" target="_blank"><b>Digital System Architecture and Design (DSAD) Group</b></a>.'
          contents:
            - <u>Advisor:</u> <a href="http://dtu.irins.org/profile/66991" target="_blank"><b> Prof. Neeta Pandey</b></a>.
            - Designed an FPGA Based Floating Point Gauss-Seidel Iterative Solver.


    - title: All India Senior School Certificate Examination(AISSCE), CBSE
      year: 2014
      description:
        - '<u>Percentage</u> 96.6%.'
        - '<u>All India Rank:</u> 955 (Top 0.001% in the Country)'
        - 'Majored in Physics, Mathematics, Chemistry, English Language, and Instrumental Music'
        - '<u>Awarded:</u> <b>INSPIRE Scholarship for Higher Education</b>.'
        - '<u>Awarded:</u> Gold Medal in School(Class of 300)'
        - '<u>Awarded</u>: Certificate of Merit for Music Instrumental Melody-The Sitar, by CBSE. Awarded to only 29 Candidate in India in 2014'
        - '<u>Silver Medal:</u> SOF International Mathematics Olympiad 2013'

- title: Work Experience
  type: table
  contents:
    - title: 'Analog and Mixed Signal Design Engineer, Synopsys Inc.'
      year: 2018-NOW
      description:
        - Youngest design contributor in a highly specialized team of members with minimum 6 years of experience.
        - Developed and Delivered two products to customers within a span of one year.
        - Development goal aims at achieving minimum power/Gbps, and to achieve high performance, and high yield systems.
        - title: '<b>112Gb/s TX for 400GBASE/800GBASE Ethernet</b>'
          contents:
            - NRZ and PAM-4, 5-tap FFE, DAC based Transmitter designed on 7nm FinFET. Improved significantly on power and area efficiency. Developed robust design for Jitter, SNDR, ENOB, and Output Swing across PVT, and Mismatch variations.
        - title: '<b>10-1.6Gb/s Multi Protocol RX</b>'
          contents:
            - Designed 1-Tap Speculative, 5 Tap DFE, Samplers, Offset-Cancellation Loop, Current Steering DAC, Clock Tree, High Speed TSPC Flops, and Deserializer for 1.6-10Gb/s Multi-Protocol RX on TSMC 40nm.
            - Enhanced Samplers to achieve low sensitivity, and designed for low kickback, and random noise, with minimal trade-off in power.
            - Designed a low offset Common-Mode Feedback Loop, for precise Common Mode matching between input and reference branches of samplers. Extensive analysis done for high stability margins, good PSRR, and rms-noise of the loop.
            - Designed a low power, high precision Current Steering DAC with less than 1-LSB INL, with programmable range(1x-4x).
            - Implemented a skew calibration scheme for precise on-chip clock-data alignment. Designed clock tree for low DJ, RJ, and Phase Mismatch.
            - Devised and implemented from scratch, a single Deserializer solution compliant with all the targeted communication protocols.
        - title: '<b>12-0.25Gb/s Loopback Test, HDMI2.1 TX</b>'
          contents:
            - Designed and Developed a configurable 0.25-12Gb/s Delay Locked Loop based Near End, Horizontal Eye Loopback-Test for HDMI2.1 TX production testing, on TSMC-28nm.
        - title: '<b>General Responsibilities</b>'
          contents:
            - Responsibilities include participating, and critiquing in periodic design reviews. Reporting, and working closely with CAD teams in solving Custom Compiler, HSPICE, and FineSim(Design Tools) bugs. Conducting regular update meetings and design reviews with customers.

    - title: 'Research Intern at Polystim Neurotechnologies Lab, Polytechnique Montreal'
      year: 2017
      description:
        - <u>Mentor:</u> <a href="http://www.mohamadsawan.org/" target="_blank"><b>Prof. Mohammad Sawan</b></a>
        - <u>Project:</u> An adaptive thresholding Smoothed-Teager Energy Operator(STEO) action-potential detector based on Qn estimator of scale(a robust statistics method).
        - Improved the spike detection algorithm from taking \(O(N^2)\) time and \(O(N^2)\) space to warranting \(O(NlogN)\) time and \(O(N)\) space.
        - Ran rigorous simulations on golden-truth data generated from the real extra-cellular neural recordings from the hippocampus of a monkey.
        - Qn-STEO algorithm outperforms many state-of-the-art spike detection algorithms, in all binary hypothesis metrics including Accuracy, Sensitivity, and Specificity.
    - title: 'Junior Research Fellow, VLSI Tools and Technologies(VDTT) Lab, Indian Institute of Technology(IIT)-Delhi'
      year: 2017
      description:
        - <u>Mentor:</u> <a href="http://web.iitd.ac.in/~shouri/" target="_blank"><b>Assoc. Prof. Shouribrata Chatterjee</b></a>
        - Designed a sub-picowatt 2T bandgap-reference, and a high precision Brokaw's Bandgap Reference in SCL's 180nm technology.
        - Designed a 1V, 600MHz UGB, 60dB, two stage, miller compensated op-amp in UMC 65nm technology.
    - title: 'Intern, Texas Instruments University Program, Centre for Electronic Design and Technology'
      year: 2016
      description:
        - Developed a remotely controllable Smart Irrigation System by linking Beaglebone Black Micro-controller with Whatsapp. Built sensors for soil temperature, and moisture sensing, facilitating the irrigation decisions.
- title: Honors and Awards
  type: table
  contents:
    - year: 2017
      items:
        - Shastri Research Student Fellowship.
    - year: 2016
      items:
        - <b>CMU Presidential Fellowship</b>.
    - year: 2010-13
      items:
        - 2<sup>nd</sup> place in the CMU NeuroHackathon.
        - <b>Sir Bruce White prize</b> in engineering for the best M.Eng. thesis at Imperial College London.
        - <b>Dean's List</b> at Imperial College London, for exceptional academic performance (all four years).
    - year: 2010
      items:
        - Nominated for the RAE (UK Royal Academy of Engineering) presentation skills award.
        - '"Roll of Honor" of the Electrical and Electronic Engineering department of Imperial College London, for the best software design project in the year.'
    - year: 2009
      items:
        - Congratulatory diploma for my work on "Project Protasis – Home Automation" by <b>UNESCO</b>.
        - <b>Honorary plaque</b> by the <b>Greek Minister of Education and Religious Affairs</b> for honoring my country internationally.
    - year: 2007-08
      items:
        - <b>Full scholarship</b> (of about €12,000) by "Geitonas School", for honoring my school internationally.
        - Had a <b>computer science laboratory named after me</b> in “Geitonas School”, for honoring my school internationally.
        - Awarded €1,000 by the <b>President of the Greek Parliament</b>, for honoring my country internationally.
        - <b>Honorary plaque</b> by the Mayor of my city, Vari, in Greece, for honoring my country internationally.
        - Represented Greece in the <b>Microsoft Imagine Cup 2008 Worldwide Finals</b>, in Paris, France, with "Project Protasis - Home Automation".
        - 1<sup>st</sup> place in the Microsoft Imagine Cup 2008 Greek Finals with "Project Protasis - Home Automation", competing against teams from universities, at age of only 16 and having worked without a team or a mentor (also won the 2<sup>nd</sup> place in the Microsoft Imagine Cup 2009 Greek Finals with "Project Protasis - Forest Protection").
    - year: 2007
      items:
        - <b>Certificate of Excellence</b> for the school year 2006-07 from the Greek Ministry of Education and Religious Affairs.
        - 3<sup>rd</sup> place (bronze medal) in the <b>Greek Mathematics Olympiad</b>, organized by the Hellenic Mathematical Society.
    - year: 2003-07
      items:
        - <b>11 scholarships</b> and competitions in the fields of mathematics, sciences and computer science.

- title: Teaching Assistant
  type: table
  contents:
    - title: '<b>CMOS Integrated Circuits: Lab</b>'
      year: 2018
      description:
        - 'Gave tutorials to the class for performing simulations in Cadence Virtuoso environment.'
        - 'Gave a couple of lectures on the design and simulation(using ADE-L) of two-stage miller compensated op-amp for various parameters.'
- title: Other Interests
  type: list
  contents:
    - '<u>Sports:</u> Badminton, Football, Chess'
    - '<u>Hobbies:</u> Guitar, Poetry, Travelling, Philosophy.'
