{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549151950567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549151950573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 02 18:59:10 2019 " "Processing started: Sat Feb 02 18:59:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549151950573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549151950573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549151950573 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549151951683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1549151951683 ""}
{ "Warning" "WSGN_SEARCH_FILE" "main.v 1 1 " "Using design file main.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/main.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549151964830 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1549151964830 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549151964832 ""}
{ "Warning" "WSGN_SEARCH_FILE" "flipflop.v 1 1 " "Using design file flipflop.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549151964854 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1549151964854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:U1 " "Elaborating entity \"flipflop\" for hierarchy \"flipflop:U1\"" {  } { { "main.v" "U1" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/main.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549151964855 ""}
{ "Warning" "WSGN_SEARCH_FILE" "proc.v 4 4 " "Using design file proc.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549151964881 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_count " "Found entity 2: pc_count" {  } { { "proc.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 330 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549151964881 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec3to8 " "Found entity 3: dec3to8" {  } { { "proc.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549151964881 ""} { "Info" "ISGN_ENTITY_NAME" "4 regn " "Found entity 4: regn" {  } { { "proc.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 369 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549151964881 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1549151964881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:U3 " "Elaborating entity \"proc\" for hierarchy \"proc:U3\"" {  } { { "main.v" "U3" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/main.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549151964884 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "proc.v(115) " "Verilog HDL Case Statement warning at proc.v(115): incomplete case statement has no default case item" {  } { { "proc.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 115 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1549151964886 "|main|proc:U3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "proc.v(115) " "Verilog HDL Case Statement information at proc.v(115): all case item expressions in this case statement are onehot" {  } { { "proc.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 115 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1549151964887 "|main|proc:U3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag_z_mv proc.v(88) " "Verilog HDL Always Construct warning at proc.v(88): inferring latch(es) for variable \"flag_z_mv\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549151964888 "|main|proc:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_z_mv proc.v(88) " "Inferred latch for \"flag_z_mv\" at proc.v(88)" {  } { { "proc.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549151964892 "|main|proc:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 proc:U3\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"proc:U3\|dec3to8:decX\"" {  } { { "proc.v" "decX" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549151964912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn proc:U3\|regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"proc:U3\|regn:reg_0\"" {  } { { "proc.v" "reg_0" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549151964923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_count proc:U3\|pc_count:pc " "Elaborating entity \"pc_count\" for hierarchy \"proc:U3\|pc_count:pc\"" {  } { { "proc.v" "pc" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549151964939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn proc:U3\|regn:reg_IR " "Elaborating entity \"regn\" for hierarchy \"proc:U3\|regn:reg_IR\"" {  } { { "proc.v" "reg_IR" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549151964952 ""}
{ "Warning" "WSGN_SEARCH_FILE" "inst_mem.v 1 1 " "Using design file inst_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/inst_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549151964982 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1549151964982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem inst_mem:U4 " "Elaborating entity \"inst_mem\" for hierarchy \"inst_mem:U4\"" {  } { { "main.v" "U4" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/main.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549151964984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram inst_mem:U4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"inst_mem:U4\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.v" "altsyncram_component" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/inst_mem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549151965106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "inst_mem:U4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"inst_mem:U4\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/inst_mem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549151965109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inst_mem:U4\|altsyncram:altsyncram_component " "Instantiated megafunction \"inst_mem:U4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549151965109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549151965109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_mem.mif " "Parameter \"init_file\" = \"inst_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549151965109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549151965109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549151965109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549151965109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549151965109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549151965109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549151965109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549151965109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549151965109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549151965109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549151965109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549151965109 ""}  } { { "inst_mem.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/inst_mem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549151965109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgj1 " "Found entity 1: altsyncram_rgj1" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/db/altsyncram_rgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549151965184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549151965184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgj1 inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated " "Elaborating entity \"altsyncram_rgj1\" for hierarchy \"inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_rgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549151965187 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seg7_scroll.v 2 2 " "Using design file seg7_scroll.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_scroll " "Found entity 1: seg7_scroll" {  } { { "seg7_scroll.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/seg7_scroll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549151965251 ""} { "Info" "ISGN_ENTITY_NAME" "2 regne " "Found entity 2: regne" {  } { { "seg7_scroll.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/seg7_scroll.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549151965251 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1549151965251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_scroll seg7_scroll:U6 " "Elaborating entity \"seg7_scroll\" for hierarchy \"seg7_scroll:U6\"" {  } { { "main.v" "U6" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/main.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549151965254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regne seg7_scroll:U6\|regne:reg_R0 " "Elaborating entity \"regne\" for hierarchy \"seg7_scroll:U6\|regne:reg_R0\"" {  } { { "seg7_scroll.v" "reg_R0" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/seg7_scroll.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549151965260 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1549151965946 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1549151966285 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1549151966656 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549151966876 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549151966876 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "624 " "Implemented 624 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549151967012 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549151967012 ""} { "Info" "ICUT_CUT_TM_LCELLS" "544 " "Implemented 544 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1549151967012 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1549151967012 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549151967012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4934 " "Peak virtual memory: 4934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549151967029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 02 18:59:27 2019 " "Processing ended: Sat Feb 02 18:59:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549151967029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549151967029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549151967029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549151967029 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1549151968467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549151968473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 02 18:59:27 2019 " "Processing started: Sat Feb 02 18:59:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549151968473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1549151968473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1549151968473 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1549151969212 ""}
{ "Info" "0" "" "Project  = main" {  } {  } 0 0 "Project  = main" 0 0 "Fitter" 0 0 1549151969213 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1549151969213 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1549151969359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1549151969359 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1549151969371 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1549151969414 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1549151969415 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1549151969826 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1549151969853 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1549151970117 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1549151970127 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1549151980132 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 282 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 282 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1549151980275 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1549151980275 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549151980275 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1549151980289 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1549151980290 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1549151980292 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1549151980294 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1549151980294 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1549151980295 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1549151981414 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1549151981415 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1549151981416 ""}
{ "Warning" "WSTA_SCC_LOOP" "509 " "Found combinational loop of 509 nodes" { { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[7\]~53\|combout " "Node \"U3\|BusWires\[7\]~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~38\|datad " "Node \"U3\|Add3~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~38\|cout " "Node \"U3\|Add3~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~34\|cin " "Node \"U3\|Add3~34\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~34\|cout " "Node \"U3\|Add3~34\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~30\|cin " "Node \"U3\|Add3~30\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~30\|cout " "Node \"U3\|Add3~30\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~26\|cin " "Node \"U3\|Add3~26\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~26\|cout " "Node \"U3\|Add3~26\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~22\|cin " "Node \"U3\|Add3~22\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~22\|cout " "Node \"U3\|Add3~22\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~18\|cin " "Node \"U3\|Add3~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~18\|cout " "Node \"U3\|Add3~18\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~14\|cin " "Node \"U3\|Add3~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~14\|cout " "Node \"U3\|Add3~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~10\|cin " "Node \"U3\|Add3~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~10\|cout " "Node \"U3\|Add3~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~6\|cin " "Node \"U3\|Add3~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~6\|cout " "Node \"U3\|Add3~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~1\|cin " "Node \"U3\|Add3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~1\|sumout " "Node \"U3\|Add3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Mux5~0\|datad " "Node \"U3\|Mux5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Mux5~0\|combout " "Node \"U3\|Mux5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Mux7~0\|dataa " "Node \"U3\|Mux7~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Mux7~0\|combout " "Node \"U3\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~4\|datac " "Node \"U3\|Equal9~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~4\|combout " "Node \"U3\|Equal9~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~5\|datac " "Node \"U3\|Equal9~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~5\|combout " "Node \"U3\|Equal9~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~8\|dataa " "Node \"U3\|BusWires\[3\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~8\|combout " "Node \"U3\|BusWires\[3\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[8\]~56\|dataf " "Node \"U3\|BusWires\[8\]~56\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[8\]~56\|combout " "Node \"U3\|BusWires\[8\]~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~34\|datad " "Node \"U3\|Add3~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~34\|datad " "Node \"U3\|Add1~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~34\|cout " "Node \"U3\|Add1~34\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~30\|cin " "Node \"U3\|Add1~30\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~30\|cout " "Node \"U3\|Add1~30\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~26\|cin " "Node \"U3\|Add1~26\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~26\|cout " "Node \"U3\|Add1~26\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~22\|cin " "Node \"U3\|Add1~22\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~22\|cout " "Node \"U3\|Add1~22\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~18\|cin " "Node \"U3\|Add1~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~18\|cout " "Node \"U3\|Add1~18\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~14\|cin " "Node \"U3\|Add1~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~14\|cout " "Node \"U3\|Add1~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~10\|cin " "Node \"U3\|Add1~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~10\|cout " "Node \"U3\|Add1~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~6\|cin " "Node \"U3\|Add1~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~6\|cout " "Node \"U3\|Add1~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~1\|cin " "Node \"U3\|Add1~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~1\|sumout " "Node \"U3\|Add1~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Mux5~0\|dataf " "Node \"U3\|Mux5~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[2\]~12\|dataf " "Node \"U3\|BusWires\[2\]~12\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[2\]~12\|combout " "Node \"U3\|BusWires\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~58\|datad " "Node \"U3\|Add3~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~58\|cout " "Node \"U3\|Add3~58\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~54\|cin " "Node \"U3\|Add3~54\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~54\|cout " "Node \"U3\|Add3~54\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~50\|cin " "Node \"U3\|Add3~50\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~50\|cout " "Node \"U3\|Add3~50\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~46\|cin " "Node \"U3\|Add3~46\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~46\|cout " "Node \"U3\|Add3~46\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~42\|cin " "Node \"U3\|Add3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~42\|cout " "Node \"U3\|Add3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~38\|cin " "Node \"U3\|Add3~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~58\|datad " "Node \"U3\|Add1~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~58\|cout " "Node \"U3\|Add1~58\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~54\|cin " "Node \"U3\|Add1~54\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~54\|cout " "Node \"U3\|Add1~54\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~50\|cin " "Node \"U3\|Add1~50\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~50\|cout " "Node \"U3\|Add1~50\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~46\|cin " "Node \"U3\|Add1~46\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~46\|cout " "Node \"U3\|Add1~46\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~42\|cin " "Node \"U3\|Add1~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~42\|cout " "Node \"U3\|Add1~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~38\|cin " "Node \"U3\|Add1~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~38\|cout " "Node \"U3\|Add1~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~34\|cin " "Node \"U3\|Add1~34\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~41\|dataf " "Node \"U3\|BusWires\[3\]~41\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~41\|combout " "Node \"U3\|BusWires\[3\]~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~54\|datad " "Node \"U3\|Add3~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~54\|datad " "Node \"U3\|Add1~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[4\]~44\|dataf " "Node \"U3\|BusWires\[4\]~44\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[4\]~44\|combout " "Node \"U3\|BusWires\[4\]~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~50\|datad " "Node \"U3\|Add3~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~50\|datad " "Node \"U3\|Add1~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[1\]~15\|dataf " "Node \"U3\|BusWires\[1\]~15\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[1\]~15\|combout " "Node \"U3\|BusWires\[1\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~62\|datad " "Node \"U3\|Add3~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~62\|cout " "Node \"U3\|Add3~62\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~58\|cin " "Node \"U3\|Add3~58\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~62\|datad " "Node \"U3\|Add1~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~62\|cout " "Node \"U3\|Add1~62\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~58\|cin " "Node \"U3\|Add1~58\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[5\]~47\|dataf " "Node \"U3\|BusWires\[5\]~47\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[5\]~47\|combout " "Node \"U3\|BusWires\[5\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~46\|datad " "Node \"U3\|Add3~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~46\|datad " "Node \"U3\|Add1~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[6\]~50\|dataf " "Node \"U3\|BusWires\[6\]~50\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[6\]~50\|combout " "Node \"U3\|BusWires\[6\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~42\|datad " "Node \"U3\|Add3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~42\|datad " "Node \"U3\|Add1~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[0\]~9\|dataf " "Node \"U3\|BusWires\[0\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[0\]~9\|combout " "Node \"U3\|BusWires\[0\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~66\|datad " "Node \"U3\|Add3~66\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~66\|cout " "Node \"U3\|Add3~66\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~62\|cin " "Node \"U3\|Add3~62\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~66\|datad " "Node \"U3\|Add1~66\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~66\|cout " "Node \"U3\|Add1~66\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~62\|cin " "Node \"U3\|Add1~62\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[7\]~53\|dataf " "Node \"U3\|BusWires\[7\]~53\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~6\|dataa " "Node \"U3\|Add3~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~10\|dataa " "Node \"U3\|Add3~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~14\|dataa " "Node \"U3\|Add3~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~18\|dataa " "Node \"U3\|Add3~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~22\|dataa " "Node \"U3\|Add3~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~26\|dataa " "Node \"U3\|Add3~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~30\|dataa " "Node \"U3\|Add3~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~6\|dataa " "Node \"U3\|Add1~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~10\|dataa " "Node \"U3\|Add1~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~14\|dataa " "Node \"U3\|Add1~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~18\|dataa " "Node \"U3\|Add1~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~22\|dataa " "Node \"U3\|Add1~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~26\|dataa " "Node \"U3\|Add1~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~30\|dataa " "Node \"U3\|Add1~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~20\|dataf " "Node \"U3\|BusWires\[9\]~20\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~20\|combout " "Node \"U3\|BusWires\[9\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~31\|datae " "Node \"U3\|BusWires\[14\]~31\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~31\|combout " "Node \"U3\|BusWires\[14\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~73\|datab " "Node \"U3\|BusWires\[14\]~73\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~73\|combout " "Node \"U3\|BusWires\[14\]~73\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~10\|datad " "Node \"U3\|Add3~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~10\|datad " "Node \"U3\|Add1~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~21\|datae " "Node \"U3\|BusWires\[13\]~21\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~21\|combout " "Node \"U3\|BusWires\[13\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~74\|datab " "Node \"U3\|BusWires\[13\]~74\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~74\|combout " "Node \"U3\|BusWires\[13\]~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~14\|datad " "Node \"U3\|Add3~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~14\|datad " "Node \"U3\|Add1~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~26\|datae " "Node \"U3\|BusWires\[12\]~26\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~26\|combout " "Node \"U3\|BusWires\[12\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~75\|datab " "Node \"U3\|BusWires\[12\]~75\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~75\|combout " "Node \"U3\|BusWires\[12\]~75\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~18\|datad " "Node \"U3\|Add3~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~18\|datad " "Node \"U3\|Add1~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~64\|datae " "Node \"U3\|BusWires\[10\]~64\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~64\|combout " "Node \"U3\|BusWires\[10\]~64\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~77\|datab " "Node \"U3\|BusWires\[10\]~77\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~77\|combout " "Node \"U3\|BusWires\[10\]~77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~26\|datad " "Node \"U3\|Add3~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~26\|datad " "Node \"U3\|Add1~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~69\|datae " "Node \"U3\|BusWires\[9\]~69\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~69\|combout " "Node \"U3\|BusWires\[9\]~69\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~78\|datab " "Node \"U3\|BusWires\[9\]~78\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~78\|combout " "Node \"U3\|BusWires\[9\]~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~30\|datad " "Node \"U3\|Add3~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~30\|datad " "Node \"U3\|Add1~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~59\|datae " "Node \"U3\|BusWires\[11\]~59\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~59\|combout " "Node \"U3\|BusWires\[11\]~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~76\|datab " "Node \"U3\|BusWires\[11\]~76\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~76\|combout " "Node \"U3\|BusWires\[11\]~76\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~22\|datad " "Node \"U3\|Add3~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~22\|datad " "Node \"U3\|Add1~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~36\|datae " "Node \"U3\|BusWires\[15\]~36\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~36\|combout " "Node \"U3\|BusWires\[15\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~72\|datab " "Node \"U3\|BusWires\[15\]~72\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~72\|combout " "Node \"U3\|BusWires\[15\]~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~6\|datad " "Node \"U3\|Add3~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~6\|datad " "Node \"U3\|Add1~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~16\|dataf " "Node \"U3\|BusWires\[9\]~16\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~16\|combout " "Node \"U3\|BusWires\[9\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~32\|dataa " "Node \"U3\|BusWires\[14\]~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~32\|combout " "Node \"U3\|BusWires\[14\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~73\|datac " "Node \"U3\|BusWires\[14\]~73\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~22\|dataa " "Node \"U3\|BusWires\[13\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~22\|combout " "Node \"U3\|BusWires\[13\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~74\|datac " "Node \"U3\|BusWires\[13\]~74\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~27\|dataa " "Node \"U3\|BusWires\[12\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~27\|combout " "Node \"U3\|BusWires\[12\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~75\|datac " "Node \"U3\|BusWires\[12\]~75\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~65\|dataa " "Node \"U3\|BusWires\[10\]~65\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~65\|combout " "Node \"U3\|BusWires\[10\]~65\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~77\|datac " "Node \"U3\|BusWires\[10\]~77\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~17\|datad " "Node \"U3\|BusWires\[9\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~17\|combout " "Node \"U3\|BusWires\[9\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~72\|dataa " "Node \"U3\|BusWires\[15\]~72\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~73\|dataa " "Node \"U3\|BusWires\[14\]~73\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~74\|dataa " "Node \"U3\|BusWires\[13\]~74\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~75\|dataa " "Node \"U3\|BusWires\[12\]~75\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~76\|dataa " "Node \"U3\|BusWires\[11\]~76\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~77\|dataa " "Node \"U3\|BusWires\[10\]~77\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~78\|dataa " "Node \"U3\|BusWires\[9\]~78\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~70\|dataa " "Node \"U3\|BusWires\[9\]~70\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~70\|combout " "Node \"U3\|BusWires\[9\]~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~78\|datac " "Node \"U3\|BusWires\[9\]~78\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~60\|dataa " "Node \"U3\|BusWires\[11\]~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~60\|combout " "Node \"U3\|BusWires\[11\]~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~76\|datac " "Node \"U3\|BusWires\[11\]~76\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~37\|dataa " "Node \"U3\|BusWires\[15\]~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~37\|combout " "Node \"U3\|BusWires\[15\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~72\|datac " "Node \"U3\|BusWires\[15\]~72\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~4\|dataf " "Node \"U3\|BusWires\[3\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~4\|combout " "Node \"U3\|BusWires\[3\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[7\]~52\|datae " "Node \"U3\|BusWires\[7\]~52\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[7\]~52\|combout " "Node \"U3\|BusWires\[7\]~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[7\]~53\|dataa " "Node \"U3\|BusWires\[7\]~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[0\]~6\|datae " "Node \"U3\|BusWires\[0\]~6\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[0\]~6\|combout " "Node \"U3\|BusWires\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[0\]~9\|dataa " "Node \"U3\|BusWires\[0\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[6\]~49\|datae " "Node \"U3\|BusWires\[6\]~49\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[6\]~49\|combout " "Node \"U3\|BusWires\[6\]~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[6\]~50\|dataa " "Node \"U3\|BusWires\[6\]~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[5\]~46\|datae " "Node \"U3\|BusWires\[5\]~46\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[5\]~46\|combout " "Node \"U3\|BusWires\[5\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[5\]~47\|dataa " "Node \"U3\|BusWires\[5\]~47\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[1\]~14\|datae " "Node \"U3\|BusWires\[1\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[1\]~14\|combout " "Node \"U3\|BusWires\[1\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[1\]~15\|dataa " "Node \"U3\|BusWires\[1\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[4\]~43\|datae " "Node \"U3\|BusWires\[4\]~43\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[4\]~43\|combout " "Node \"U3\|BusWires\[4\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[4\]~44\|dataa " "Node \"U3\|BusWires\[4\]~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~31\|dataf " "Node \"U3\|BusWires\[14\]~31\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~21\|dataf " "Node \"U3\|BusWires\[13\]~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~26\|dataf " "Node \"U3\|BusWires\[12\]~26\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~64\|dataf " "Node \"U3\|BusWires\[10\]~64\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~69\|dataf " "Node \"U3\|BusWires\[9\]~69\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[8\]~55\|datae " "Node \"U3\|BusWires\[8\]~55\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[8\]~55\|combout " "Node \"U3\|BusWires\[8\]~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[8\]~56\|dataa " "Node \"U3\|BusWires\[8\]~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~59\|dataf " "Node \"U3\|BusWires\[11\]~59\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~36\|dataf " "Node \"U3\|BusWires\[15\]~36\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[2\]~11\|datae " "Node \"U3\|BusWires\[2\]~11\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[2\]~11\|combout " "Node \"U3\|BusWires\[2\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[2\]~12\|dataa " "Node \"U3\|BusWires\[2\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~40\|datae " "Node \"U3\|BusWires\[3\]~40\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~40\|combout " "Node \"U3\|BusWires\[3\]~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~41\|dataa " "Node \"U3\|BusWires\[3\]~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~5\|dataf " "Node \"U3\|BusWires\[3\]~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~5\|combout " "Node \"U3\|BusWires\[3\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[7\]~52\|dataf " "Node \"U3\|BusWires\[7\]~52\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[0\]~6\|dataf " "Node \"U3\|BusWires\[0\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[6\]~49\|dataf " "Node \"U3\|BusWires\[6\]~49\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[5\]~46\|dataf " "Node \"U3\|BusWires\[5\]~46\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[1\]~14\|dataf " "Node \"U3\|BusWires\[1\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[8\]~55\|dataf " "Node \"U3\|BusWires\[8\]~55\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[2\]~11\|dataf " "Node \"U3\|BusWires\[2\]~11\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~40\|dataf " "Node \"U3\|BusWires\[3\]~40\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[4\]~43\|dataf " "Node \"U3\|BusWires\[4\]~43\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~3\|datac " "Node \"U3\|Equal9~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~3\|combout " "Node \"U3\|Equal9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal15~1\|datae " "Node \"U3\|Equal15~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal15~1\|combout " "Node \"U3\|Equal15~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~35\|datae " "Node \"U3\|BusWires\[15\]~35\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~35\|combout " "Node \"U3\|BusWires\[15\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~36\|dataa " "Node \"U3\|BusWires\[15\]~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~30\|datae " "Node \"U3\|BusWires\[14\]~30\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~30\|combout " "Node \"U3\|BusWires\[14\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~31\|dataa " "Node \"U3\|BusWires\[14\]~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~19\|datae " "Node \"U3\|BusWires\[13\]~19\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~19\|combout " "Node \"U3\|BusWires\[13\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~21\|dataa " "Node \"U3\|BusWires\[13\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~25\|datae " "Node \"U3\|BusWires\[12\]~25\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~25\|combout " "Node \"U3\|BusWires\[12\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~26\|dataa " "Node \"U3\|BusWires\[12\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~58\|datae " "Node \"U3\|BusWires\[11\]~58\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~58\|combout " "Node \"U3\|BusWires\[11\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~59\|dataa " "Node \"U3\|BusWires\[11\]~59\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~63\|datae " "Node \"U3\|BusWires\[10\]~63\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~63\|combout " "Node \"U3\|BusWires\[10\]~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~64\|dataa " "Node \"U3\|BusWires\[10\]~64\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~68\|datae " "Node \"U3\|BusWires\[9\]~68\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~68\|combout " "Node \"U3\|BusWires\[9\]~68\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~69\|dataa " "Node \"U3\|BusWires\[9\]~69\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~2\|datab " "Node \"U3\|BusWires\[3\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~2\|combout " "Node \"U3\|BusWires\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[7\]~51\|dataf " "Node \"U3\|BusWires\[7\]~51\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[7\]~51\|combout " "Node \"U3\|BusWires\[7\]~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[7\]~52\|dataa " "Node \"U3\|BusWires\[7\]~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[0\]~3\|dataf " "Node \"U3\|BusWires\[0\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[0\]~3\|combout " "Node \"U3\|BusWires\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[0\]~6\|dataa " "Node \"U3\|BusWires\[0\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[6\]~48\|dataf " "Node \"U3\|BusWires\[6\]~48\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[6\]~48\|combout " "Node \"U3\|BusWires\[6\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[6\]~49\|dataa " "Node \"U3\|BusWires\[6\]~49\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[5\]~45\|dataf " "Node \"U3\|BusWires\[5\]~45\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[5\]~45\|combout " "Node \"U3\|BusWires\[5\]~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[5\]~46\|dataa " "Node \"U3\|BusWires\[5\]~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[1\]~13\|dataf " "Node \"U3\|BusWires\[1\]~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[1\]~13\|combout " "Node \"U3\|BusWires\[1\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[1\]~14\|dataa " "Node \"U3\|BusWires\[1\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[4\]~42\|dataf " "Node \"U3\|BusWires\[4\]~42\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[4\]~42\|combout " "Node \"U3\|BusWires\[4\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[4\]~43\|dataa " "Node \"U3\|BusWires\[4\]~43\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~39\|dataf " "Node \"U3\|BusWires\[3\]~39\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~39\|combout " "Node \"U3\|BusWires\[3\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~40\|dataa " "Node \"U3\|BusWires\[3\]~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[8\]~54\|dataf " "Node \"U3\|BusWires\[8\]~54\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[8\]~54\|combout " "Node \"U3\|BusWires\[8\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[8\]~55\|dataa " "Node \"U3\|BusWires\[8\]~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[2\]~10\|dataf " "Node \"U3\|BusWires\[2\]~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[2\]~10\|combout " "Node \"U3\|BusWires\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[2\]~11\|dataa " "Node \"U3\|BusWires\[2\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector8~0\|datab " "Node \"U3\|Selector8~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector8~0\|combout " "Node \"U3\|Selector8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~34\|datac " "Node \"U3\|BusWires\[15\]~34\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~34\|combout " "Node \"U3\|BusWires\[15\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~35\|dataf " "Node \"U3\|BusWires\[15\]~35\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~29\|datac " "Node \"U3\|BusWires\[14\]~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~29\|combout " "Node \"U3\|BusWires\[14\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~30\|dataf " "Node \"U3\|BusWires\[14\]~30\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~18\|datac " "Node \"U3\|BusWires\[13\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~18\|combout " "Node \"U3\|BusWires\[13\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~19\|dataf " "Node \"U3\|BusWires\[13\]~19\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~24\|datac " "Node \"U3\|BusWires\[12\]~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~24\|combout " "Node \"U3\|BusWires\[12\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~25\|dataf " "Node \"U3\|BusWires\[12\]~25\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~57\|datac " "Node \"U3\|BusWires\[11\]~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~57\|combout " "Node \"U3\|BusWires\[11\]~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~58\|dataf " "Node \"U3\|BusWires\[11\]~58\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~62\|datac " "Node \"U3\|BusWires\[10\]~62\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~62\|combout " "Node \"U3\|BusWires\[10\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~63\|dataf " "Node \"U3\|BusWires\[10\]~63\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal16~1\|datab " "Node \"U3\|Equal16~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal16~1\|combout " "Node \"U3\|Equal16~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~2\|dataa " "Node \"U3\|BusWires\[3\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~35\|datad " "Node \"U3\|BusWires\[15\]~35\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~30\|datad " "Node \"U3\|BusWires\[14\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~19\|datad " "Node \"U3\|BusWires\[13\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~25\|datad " "Node \"U3\|BusWires\[12\]~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~58\|datad " "Node \"U3\|BusWires\[11\]~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~63\|datad " "Node \"U3\|BusWires\[10\]~63\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~68\|datad " "Node \"U3\|BusWires\[9\]~68\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~67\|datac " "Node \"U3\|BusWires\[9\]~67\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~67\|combout " "Node \"U3\|BusWires\[9\]~67\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~68\|dataf " "Node \"U3\|BusWires\[9\]~68\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~1\|datac " "Node \"U3\|BusWires\[3\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~1\|combout " "Node \"U3\|BusWires\[3\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[7\]~51\|datae " "Node \"U3\|BusWires\[7\]~51\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[0\]~3\|datae " "Node \"U3\|BusWires\[0\]~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[6\]~48\|datae " "Node \"U3\|BusWires\[6\]~48\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[5\]~45\|datae " "Node \"U3\|BusWires\[5\]~45\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[1\]~13\|datae " "Node \"U3\|BusWires\[1\]~13\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[4\]~42\|datae " "Node \"U3\|BusWires\[4\]~42\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~39\|datae " "Node \"U3\|BusWires\[3\]~39\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[2\]~10\|datae " "Node \"U3\|BusWires\[2\]~10\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[8\]~54\|datae " "Node \"U3\|BusWires\[8\]~54\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal10~1\|datae " "Node \"U3\|Equal10~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal10~1\|combout " "Node \"U3\|Equal10~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~8\|datab " "Node \"U3\|BusWires\[3\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~7\|dataa " "Node \"U3\|BusWires\[3\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~7\|combout " "Node \"U3\|BusWires\[3\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[7\]~53\|datae " "Node \"U3\|BusWires\[7\]~53\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~32\|datab " "Node \"U3\|BusWires\[14\]~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~22\|datab " "Node \"U3\|BusWires\[13\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~27\|datab " "Node \"U3\|BusWires\[12\]~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~65\|datab " "Node \"U3\|BusWires\[10\]~65\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~70\|datab " "Node \"U3\|BusWires\[9\]~70\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[8\]~56\|datae " "Node \"U3\|BusWires\[8\]~56\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~60\|datab " "Node \"U3\|BusWires\[11\]~60\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~37\|datac " "Node \"U3\|BusWires\[15\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[2\]~12\|datae " "Node \"U3\|BusWires\[2\]~12\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~41\|datae " "Node \"U3\|BusWires\[3\]~41\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[4\]~44\|datae " "Node \"U3\|BusWires\[4\]~44\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[1\]~15\|datae " "Node \"U3\|BusWires\[1\]~15\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[5\]~47\|datae " "Node \"U3\|BusWires\[5\]~47\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[6\]~50\|datae " "Node \"U3\|BusWires\[6\]~50\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[0\]~9\|datae " "Node \"U3\|BusWires\[0\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~17\|dataa " "Node \"U3\|BusWires\[9\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~16\|datab " "Node \"U3\|BusWires\[9\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Mux5~1\|datad " "Node \"U3\|Mux5~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Mux5~1\|combout " "Node \"U3\|Mux5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector2~5\|datad " "Node \"U3\|Selector2~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector2~5\|combout " "Node \"U3\|Selector2~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector2~7\|datae " "Node \"U3\|Selector2~7\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector2~7\|combout " "Node \"U3\|Selector2~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~8\|datac " "Node \"U3\|BusWires\[3\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~17\|datab " "Node \"U3\|BusWires\[9\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal11~0\|dataa " "Node \"U3\|Equal11~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal11~0\|combout " "Node \"U3\|Equal11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~16\|datac " "Node \"U3\|BusWires\[9\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~4\|datae " "Node \"U3\|Equal9~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~7\|datab " "Node \"U3\|BusWires\[3\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector4~1\|datac " "Node \"U3\|Selector4~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector4~1\|combout " "Node \"U3\|Selector4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~5\|datae " "Node \"U3\|BusWires\[3\]~5\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal15~1\|datac " "Node \"U3\|Equal15~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~20\|datae " "Node \"U3\|BusWires\[9\]~20\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~1\|datab " "Node \"U3\|Equal9~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~1\|combout " "Node \"U3\|Equal9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~5\|dataa " "Node \"U3\|Equal9~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal10~0\|dataa " "Node \"U3\|Equal10~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal10~0\|combout " "Node \"U3\|Equal10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~34\|datab " "Node \"U3\|BusWires\[15\]~34\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~29\|datab " "Node \"U3\|BusWires\[14\]~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~18\|datab " "Node \"U3\|BusWires\[13\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~24\|datab " "Node \"U3\|BusWires\[12\]~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~57\|datab " "Node \"U3\|BusWires\[11\]~57\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~62\|datab " "Node \"U3\|BusWires\[10\]~62\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal16~1\|dataa " "Node \"U3\|Equal16~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~67\|datab " "Node \"U3\|BusWires\[9\]~67\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~1\|datab " "Node \"U3\|BusWires\[3\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal10~1\|datab " "Node \"U3\|Equal10~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~16\|datae " "Node \"U3\|BusWires\[9\]~16\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~4\|datae " "Node \"U3\|BusWires\[3\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector5~6\|datad " "Node \"U3\|Selector5~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector5~6\|combout " "Node \"U3\|Selector5~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal15~0\|datac " "Node \"U3\|Equal15~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal15~0\|combout " "Node \"U3\|Equal15~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal15~1\|dataf " "Node \"U3\|Equal15~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector2~4\|datae " "Node \"U3\|Selector2~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector2~4\|combout " "Node \"U3\|Selector2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal16~0\|datac " "Node \"U3\|Equal16~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal16~0\|combout " "Node \"U3\|Equal16~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal15~1\|datad " "Node \"U3\|Equal15~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~34\|datad " "Node \"U3\|BusWires\[15\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~29\|datad " "Node \"U3\|BusWires\[14\]~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~18\|datad " "Node \"U3\|BusWires\[13\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~24\|datad " "Node \"U3\|BusWires\[12\]~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~57\|datad " "Node \"U3\|BusWires\[11\]~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~62\|datad " "Node \"U3\|BusWires\[10\]~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal16~1\|datac " "Node \"U3\|Equal16~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~67\|datad " "Node \"U3\|BusWires\[9\]~67\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~1\|datad " "Node \"U3\|BusWires\[3\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector3~3\|datad " "Node \"U3\|Selector3~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector3~3\|combout " "Node \"U3\|Selector3~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector3~5\|datae " "Node \"U3\|Selector3~5\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector3~5\|combout " "Node \"U3\|Selector3~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~17\|datac " "Node \"U3\|BusWires\[9\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal11~0\|datab " "Node \"U3\|Equal11~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~4\|dataf " "Node \"U3\|Equal9~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~7\|datac " "Node \"U3\|BusWires\[3\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~8\|datad " "Node \"U3\|BusWires\[3\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal16~0\|datae " "Node \"U3\|Equal16~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector1~5\|datad " "Node \"U3\|Selector1~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector1~5\|combout " "Node \"U3\|Selector1~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal10~0\|datac " "Node \"U3\|Equal10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector1~7\|datad " "Node \"U3\|Selector1~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector1~7\|combout " "Node \"U3\|Selector1~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~5\|dataa " "Node \"U3\|BusWires\[3\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~4\|dataa " "Node \"U3\|BusWires\[3\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal15~1\|dataa " "Node \"U3\|Equal15~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~5\|datab " "Node \"U3\|Equal9~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~20\|dataa " "Node \"U3\|BusWires\[9\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~16\|dataa " "Node \"U3\|BusWires\[9\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal10~1\|datac " "Node \"U3\|Equal10~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector1~6\|datad " "Node \"U3\|Selector1~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector1~6\|combout " "Node \"U3\|Selector1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal10~0\|datad " "Node \"U3\|Equal10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector1~7\|datae " "Node \"U3\|Selector1~7\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector6~2\|datad " "Node \"U3\|Selector6~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector6~2\|combout " "Node \"U3\|Selector6~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector6~4\|datae " "Node \"U3\|Selector6~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector6~4\|combout " "Node \"U3\|Selector6~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~5\|datab " "Node \"U3\|BusWires\[3\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~4\|datab " "Node \"U3\|BusWires\[3\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal15~1\|datab " "Node \"U3\|Equal15~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~20\|datab " "Node \"U3\|BusWires\[9\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~0\|dataa " "Node \"U3\|Equal9~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~0\|combout " "Node \"U3\|Equal9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~1\|dataa " "Node \"U3\|Equal9~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~16\|datad " "Node \"U3\|BusWires\[9\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector6~3\|datad " "Node \"U3\|Selector6~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector6~3\|combout " "Node \"U3\|Selector6~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector6~4\|dataf " "Node \"U3\|Selector6~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector5~2\|datad " "Node \"U3\|Selector5~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector5~2\|combout " "Node \"U3\|Selector5~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector5~4\|datae " "Node \"U3\|Selector5~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector5~4\|combout " "Node \"U3\|Selector5~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~5\|datac " "Node \"U3\|BusWires\[3\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~4\|datac " "Node \"U3\|BusWires\[3\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~20\|datac " "Node \"U3\|BusWires\[9\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~0\|datab " "Node \"U3\|Equal9~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector5~3\|datad " "Node \"U3\|Selector5~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector5~3\|combout " "Node \"U3\|Selector5~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector5~4\|dataf " "Node \"U3\|Selector5~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector1~1\|datad " "Node \"U3\|Selector1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector1~1\|combout " "Node \"U3\|Selector1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector3~5\|datab " "Node \"U3\|Selector3~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector2~7\|datab " "Node \"U3\|Selector2~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector4~1\|datad " "Node \"U3\|Selector4~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal15~0\|dataa " "Node \"U3\|Equal15~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal10~0\|datae " "Node \"U3\|Equal10~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal16~0\|dataa " "Node \"U3\|Equal16~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector1~7\|dataf " "Node \"U3\|Selector1~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector6~4\|datab " "Node \"U3\|Selector6~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector5~4\|datab " "Node \"U3\|Selector5~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector7~4\|datab " "Node \"U3\|Selector7~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector7~4\|combout " "Node \"U3\|Selector7~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~5\|datad " "Node \"U3\|BusWires\[3\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~4\|datad " "Node \"U3\|BusWires\[3\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~20\|datad " "Node \"U3\|BusWires\[9\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~0\|datac " "Node \"U3\|Equal9~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector7~2\|datad " "Node \"U3\|Selector7~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector7~2\|combout " "Node \"U3\|Selector7~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector7~4\|datae " "Node \"U3\|Selector7~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal15~0\|datae " "Node \"U3\|Equal15~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector7~3\|datad " "Node \"U3\|Selector7~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector7~3\|combout " "Node \"U3\|Selector7~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector7~4\|dataf " "Node \"U3\|Selector7~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal15~0\|dataf " "Node \"U3\|Equal15~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector2~6\|datad " "Node \"U3\|Selector2~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector2~6\|combout " "Node \"U3\|Selector2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector2~7\|dataf " "Node \"U3\|Selector2~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector3~4\|datad " "Node \"U3\|Selector3~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector3~4\|combout " "Node \"U3\|Selector3~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal16~0\|dataf " "Node \"U3\|Equal16~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector3~5\|dataf " "Node \"U3\|Selector3~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~38\|datad " "Node \"U3\|Add1~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549151981422 ""}  } { { "proc.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 29 -1 0 } } { "proc.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 284 -1 0 } } { "proc.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 109 -1 0 } } { "proc.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 307 -1 0 } } { "proc.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 276 -1 0 } } { "proc.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 319 -1 0 } } { "proc.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 91 -1 0 } } { "proc.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 321 -1 0 } } { "proc.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 309 -1 0 } } { "proc.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 311 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1549151981422 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "509 " "Design contains combinational loop of 509 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1549151981430 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1549151981442 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1549151981443 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1549151981443 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1549151981509 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1549151981511 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1549151981511 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549151981618 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1549151981618 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549151981624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1549151986689 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1549151987063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:20 " "Fitter placement preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549152006810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1549152020031 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1549152022845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549152022845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1549152024473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1549152028427 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1549152028427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1549152033950 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1549152033950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549152033955 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.02 " "Total time spent on timing analysis during the Fitter is 2.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1549152037136 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1549152037180 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1549152037680 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1549152037681 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1549152038177 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549152041441 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1549152041706 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/output_files/main.fit.smsg " "Generated suppressed messages file D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1549152041834 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 712 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 712 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8007 " "Peak virtual memory: 8007 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549152042430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 02 19:00:42 2019 " "Processing ended: Sat Feb 02 19:00:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549152042430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549152042430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:05 " "Total CPU time (on all processors): 00:06:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549152042430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1549152042430 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1549152043649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549152043654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 02 19:00:43 2019 " "Processing started: Sat Feb 02 19:00:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549152043654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1549152043654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1549152043655 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1549152044590 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1549152051499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549152051922 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 02 19:00:51 2019 " "Processing ended: Sat Feb 02 19:00:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549152051922 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549152051922 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549152051922 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1549152051922 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1549152052555 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1549152053225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549152053231 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 02 19:00:52 2019 " "Processing started: Sat Feb 02 19:00:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549152053231 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1549152053231 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1549152053231 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1549152053368 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1549152054219 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1549152054219 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549152054262 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549152054263 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1549152054758 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1549152054787 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1549152054787 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1549152054789 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name proc:U3\|Tstep_Q.T3 proc:U3\|Tstep_Q.T3 " "create_clock -period 1.000 -name proc:U3\|Tstep_Q.T3 proc:U3\|Tstep_Q.T3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1549152054789 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1549152054789 ""}
{ "Warning" "WSTA_SCC_LOOP" "473 " "Found combinational loop of 473 nodes" { { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[6\]~50\|combout " "Node \"U3\|BusWires\[6\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~42\|datac " "Node \"U3\|Add1~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~26\|cin " "Node \"U3\|Add1~26\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~26\|cout " "Node \"U3\|Add1~26\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~22\|cin " "Node \"U3\|Add1~22\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~22\|cout " "Node \"U3\|Add1~22\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~18\|cin " "Node \"U3\|Add1~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~18\|cout " "Node \"U3\|Add1~18\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~14\|cin " "Node \"U3\|Add1~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~14\|cout " "Node \"U3\|Add1~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~10\|cin " "Node \"U3\|Add1~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~10\|cout " "Node \"U3\|Add1~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~6\|cin " "Node \"U3\|Add1~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~6\|cout " "Node \"U3\|Add1~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~1\|cin " "Node \"U3\|Add1~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~1\|sumout " "Node \"U3\|Add1~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Mux5~0\|datab " "Node \"U3\|Mux5~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Mux5~0\|combout " "Node \"U3\|Mux5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Mux7~0\|dataf " "Node \"U3\|Mux7~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Mux7~0\|combout " "Node \"U3\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~3\|datad " "Node \"U3\|Equal9~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~3\|combout " "Node \"U3\|Equal9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal15~1\|datad " "Node \"U3\|Equal15~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal15~1\|combout " "Node \"U3\|Equal15~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~30\|datae " "Node \"U3\|BusWires\[14\]~30\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~30\|combout " "Node \"U3\|BusWires\[14\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~31\|dataa " "Node \"U3\|BusWires\[14\]~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~31\|combout " "Node \"U3\|BusWires\[14\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~73\|dataf " "Node \"U3\|BusWires\[14\]~73\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~73\|combout " "Node \"U3\|BusWires\[14\]~73\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~10\|dataa " "Node \"U3\|Add1~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~10\|datad " "Node \"U3\|Add3~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~10\|cout " "Node \"U3\|Add3~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~6\|cin " "Node \"U3\|Add3~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~6\|cout " "Node \"U3\|Add3~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~1\|cin " "Node \"U3\|Add3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~1\|sumout " "Node \"U3\|Add3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Mux5~0\|datae " "Node \"U3\|Mux5~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~19\|dataa " "Node \"U3\|BusWires\[13\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~19\|combout " "Node \"U3\|BusWires\[13\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~21\|datab " "Node \"U3\|BusWires\[13\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~21\|combout " "Node \"U3\|BusWires\[13\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~74\|datad " "Node \"U3\|BusWires\[13\]~74\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~74\|combout " "Node \"U3\|BusWires\[13\]~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~14\|datad " "Node \"U3\|Add1~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~14\|datab " "Node \"U3\|Add3~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~14\|cout " "Node \"U3\|Add3~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~10\|cin " "Node \"U3\|Add3~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~25\|datac " "Node \"U3\|BusWires\[12\]~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~25\|combout " "Node \"U3\|BusWires\[12\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~26\|dataa " "Node \"U3\|BusWires\[12\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~26\|combout " "Node \"U3\|BusWires\[12\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~75\|datac " "Node \"U3\|BusWires\[12\]~75\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~75\|combout " "Node \"U3\|BusWires\[12\]~75\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~18\|dataa " "Node \"U3\|Add1~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~18\|dataf " "Node \"U3\|Add3~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~18\|cout " "Node \"U3\|Add3~18\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~14\|cin " "Node \"U3\|Add3~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~58\|datae " "Node \"U3\|BusWires\[11\]~58\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~58\|combout " "Node \"U3\|BusWires\[11\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~59\|datac " "Node \"U3\|BusWires\[11\]~59\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~59\|combout " "Node \"U3\|BusWires\[11\]~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~76\|dataf " "Node \"U3\|BusWires\[11\]~76\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~76\|combout " "Node \"U3\|BusWires\[11\]~76\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~22\|datad " "Node \"U3\|Add1~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~22\|datad " "Node \"U3\|Add3~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~22\|cout " "Node \"U3\|Add3~22\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~18\|cin " "Node \"U3\|Add3~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~63\|dataa " "Node \"U3\|BusWires\[10\]~63\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~63\|combout " "Node \"U3\|BusWires\[10\]~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~64\|datae " "Node \"U3\|BusWires\[10\]~64\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~64\|combout " "Node \"U3\|BusWires\[10\]~64\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~77\|datab " "Node \"U3\|BusWires\[10\]~77\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~77\|combout " "Node \"U3\|BusWires\[10\]~77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~26\|datad " "Node \"U3\|Add1~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~26\|dataf " "Node \"U3\|Add3~26\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~26\|cout " "Node \"U3\|Add3~26\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~22\|cin " "Node \"U3\|Add3~22\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~68\|datae " "Node \"U3\|BusWires\[9\]~68\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~68\|combout " "Node \"U3\|BusWires\[9\]~68\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~69\|dataf " "Node \"U3\|BusWires\[9\]~69\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~69\|combout " "Node \"U3\|BusWires\[9\]~69\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~78\|dataf " "Node \"U3\|BusWires\[9\]~78\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~78\|combout " "Node \"U3\|BusWires\[9\]~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~30\|datad " "Node \"U3\|Add1~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~30\|datab " "Node \"U3\|Add3~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~30\|cout " "Node \"U3\|Add3~30\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~26\|cin " "Node \"U3\|Add3~26\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~2\|datae " "Node \"U3\|BusWires\[3\]~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~2\|combout " "Node \"U3\|BusWires\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[6\]~48\|datac " "Node \"U3\|BusWires\[6\]~48\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[6\]~48\|combout " "Node \"U3\|BusWires\[6\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[6\]~49\|dataa " "Node \"U3\|BusWires\[6\]~49\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[6\]~49\|combout " "Node \"U3\|BusWires\[6\]~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[6\]~50\|dataa " "Node \"U3\|BusWires\[6\]~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[0\]~3\|datad " "Node \"U3\|BusWires\[0\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[0\]~3\|combout " "Node \"U3\|BusWires\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[0\]~6\|dataf " "Node \"U3\|BusWires\[0\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[0\]~6\|combout " "Node \"U3\|BusWires\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[0\]~9\|datac " "Node \"U3\|BusWires\[0\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[0\]~9\|combout " "Node \"U3\|BusWires\[0\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~66\|datad " "Node \"U3\|Add1~66\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~66\|datad " "Node \"U3\|Add3~66\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~30\|cin " "Node \"U3\|Add3~30\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[1\]~13\|datad " "Node \"U3\|BusWires\[1\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[1\]~13\|combout " "Node \"U3\|BusWires\[1\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[1\]~14\|datad " "Node \"U3\|BusWires\[1\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[1\]~14\|combout " "Node \"U3\|BusWires\[1\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[1\]~15\|dataf " "Node \"U3\|BusWires\[1\]~15\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[1\]~15\|combout " "Node \"U3\|BusWires\[1\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~62\|datad " "Node \"U3\|Add1~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~62\|datad " "Node \"U3\|Add3~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[2\]~10\|datad " "Node \"U3\|BusWires\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[2\]~10\|combout " "Node \"U3\|BusWires\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[2\]~11\|datab " "Node \"U3\|BusWires\[2\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[2\]~11\|combout " "Node \"U3\|BusWires\[2\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[2\]~12\|datad " "Node \"U3\|BusWires\[2\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[2\]~12\|combout " "Node \"U3\|BusWires\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~58\|datac " "Node \"U3\|Add1~58\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~58\|datac " "Node \"U3\|Add3~58\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~39\|datad " "Node \"U3\|BusWires\[3\]~39\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~39\|combout " "Node \"U3\|BusWires\[3\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~40\|dataa " "Node \"U3\|BusWires\[3\]~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~40\|combout " "Node \"U3\|BusWires\[3\]~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~41\|datac " "Node \"U3\|BusWires\[3\]~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~41\|combout " "Node \"U3\|BusWires\[3\]~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~54\|datac " "Node \"U3\|Add1~54\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~54\|datad " "Node \"U3\|Add3~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[4\]~42\|datad " "Node \"U3\|BusWires\[4\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[4\]~42\|combout " "Node \"U3\|BusWires\[4\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[4\]~43\|datac " "Node \"U3\|BusWires\[4\]~43\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[4\]~43\|combout " "Node \"U3\|BusWires\[4\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[4\]~44\|datab " "Node \"U3\|BusWires\[4\]~44\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[4\]~44\|combout " "Node \"U3\|BusWires\[4\]~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~50\|datac " "Node \"U3\|Add1~50\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~50\|datad " "Node \"U3\|Add3~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[5\]~45\|datad " "Node \"U3\|BusWires\[5\]~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[5\]~45\|combout " "Node \"U3\|BusWires\[5\]~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[5\]~46\|datad " "Node \"U3\|BusWires\[5\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[5\]~46\|combout " "Node \"U3\|BusWires\[5\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[5\]~47\|dataf " "Node \"U3\|BusWires\[5\]~47\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[5\]~47\|combout " "Node \"U3\|BusWires\[5\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~46\|dataa " "Node \"U3\|Add1~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~46\|datab " "Node \"U3\|Add3~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[7\]~51\|datac " "Node \"U3\|BusWires\[7\]~51\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[7\]~51\|combout " "Node \"U3\|BusWires\[7\]~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[7\]~52\|dataa " "Node \"U3\|BusWires\[7\]~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[7\]~52\|combout " "Node \"U3\|BusWires\[7\]~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[7\]~53\|datab " "Node \"U3\|BusWires\[7\]~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[7\]~53\|combout " "Node \"U3\|BusWires\[7\]~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~38\|datad " "Node \"U3\|Add1~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~38\|datac " "Node \"U3\|Add3~38\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[8\]~54\|datae " "Node \"U3\|BusWires\[8\]~54\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[8\]~54\|combout " "Node \"U3\|BusWires\[8\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[8\]~55\|datac " "Node \"U3\|BusWires\[8\]~55\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[8\]~55\|combout " "Node \"U3\|BusWires\[8\]~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[8\]~56\|dataa " "Node \"U3\|BusWires\[8\]~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[8\]~56\|combout " "Node \"U3\|BusWires\[8\]~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~34\|datac " "Node \"U3\|Add1~34\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~34\|dataa " "Node \"U3\|Add3~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~35\|datae " "Node \"U3\|BusWires\[15\]~35\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~35\|combout " "Node \"U3\|BusWires\[15\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~36\|dataa " "Node \"U3\|BusWires\[15\]~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~36\|combout " "Node \"U3\|BusWires\[15\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~72\|datad " "Node \"U3\|BusWires\[15\]~72\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~72\|combout " "Node \"U3\|BusWires\[15\]~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~6\|datad " "Node \"U3\|Add1~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~6\|dataf " "Node \"U3\|Add3~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector8~0\|datac " "Node \"U3\|Selector8~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector8~0\|combout " "Node \"U3\|Selector8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~29\|dataa " "Node \"U3\|BusWires\[14\]~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~29\|combout " "Node \"U3\|BusWires\[14\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~30\|datab " "Node \"U3\|BusWires\[14\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~34\|datac " "Node \"U3\|BusWires\[15\]~34\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~34\|combout " "Node \"U3\|BusWires\[15\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~35\|dataa " "Node \"U3\|BusWires\[15\]~35\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~18\|dataa " "Node \"U3\|BusWires\[13\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~18\|combout " "Node \"U3\|BusWires\[13\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~19\|datac " "Node \"U3\|BusWires\[13\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~24\|datac " "Node \"U3\|BusWires\[12\]~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~24\|combout " "Node \"U3\|BusWires\[12\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~25\|dataa " "Node \"U3\|BusWires\[12\]~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~57\|dataa " "Node \"U3\|BusWires\[11\]~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~57\|combout " "Node \"U3\|BusWires\[11\]~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~58\|dataf " "Node \"U3\|BusWires\[11\]~58\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~62\|datad " "Node \"U3\|BusWires\[10\]~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~62\|combout " "Node \"U3\|BusWires\[10\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~63\|datac " "Node \"U3\|BusWires\[10\]~63\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~67\|datad " "Node \"U3\|BusWires\[9\]~67\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~67\|combout " "Node \"U3\|BusWires\[9\]~67\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~68\|dataf " "Node \"U3\|BusWires\[9\]~68\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~1\|dataf " "Node \"U3\|BusWires\[3\]~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~1\|combout " "Node \"U3\|BusWires\[3\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[6\]~48\|datae " "Node \"U3\|BusWires\[6\]~48\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[8\]~54\|datac " "Node \"U3\|BusWires\[8\]~54\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[0\]~3\|datac " "Node \"U3\|BusWires\[0\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[1\]~13\|datae " "Node \"U3\|BusWires\[1\]~13\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[2\]~10\|datae " "Node \"U3\|BusWires\[2\]~10\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~39\|datae " "Node \"U3\|BusWires\[3\]~39\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[4\]~42\|datae " "Node \"U3\|BusWires\[4\]~42\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[5\]~45\|datae " "Node \"U3\|BusWires\[5\]~45\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[7\]~51\|datad " "Node \"U3\|BusWires\[7\]~51\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal16~1\|datad " "Node \"U3\|Equal16~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal16~1\|combout " "Node \"U3\|Equal16~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~30\|datac " "Node \"U3\|BusWires\[14\]~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~19\|datad " "Node \"U3\|BusWires\[13\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~25\|dataf " "Node \"U3\|BusWires\[12\]~25\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~58\|datac " "Node \"U3\|BusWires\[11\]~58\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~63\|dataf " "Node \"U3\|BusWires\[10\]~63\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~68\|datac " "Node \"U3\|BusWires\[9\]~68\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~2\|dataf " "Node \"U3\|BusWires\[3\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~35\|dataf " "Node \"U3\|BusWires\[15\]~35\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal10~1\|datac " "Node \"U3\|Equal10~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal10~1\|combout " "Node \"U3\|Equal10~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~7\|datac " "Node \"U3\|BusWires\[3\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~7\|combout " "Node \"U3\|BusWires\[3\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~32\|dataa " "Node \"U3\|BusWires\[14\]~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~32\|combout " "Node \"U3\|BusWires\[14\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~73\|datab " "Node \"U3\|BusWires\[14\]~73\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~27\|datad " "Node \"U3\|BusWires\[12\]~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~27\|combout " "Node \"U3\|BusWires\[12\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~75\|datad " "Node \"U3\|BusWires\[12\]~75\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~22\|datac " "Node \"U3\|BusWires\[13\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~22\|combout " "Node \"U3\|BusWires\[13\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~74\|dataf " "Node \"U3\|BusWires\[13\]~74\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~65\|dataf " "Node \"U3\|BusWires\[10\]~65\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~65\|combout " "Node \"U3\|BusWires\[10\]~65\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~77\|datad " "Node \"U3\|BusWires\[10\]~77\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~60\|dataf " "Node \"U3\|BusWires\[11\]~60\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~60\|combout " "Node \"U3\|BusWires\[11\]~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~76\|datad " "Node \"U3\|BusWires\[11\]~76\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[5\]~47\|datac " "Node \"U3\|BusWires\[5\]~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[1\]~15\|datac " "Node \"U3\|BusWires\[1\]~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[0\]~9\|datae " "Node \"U3\|BusWires\[0\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[2\]~12\|dataf " "Node \"U3\|BusWires\[2\]~12\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~41\|dataf " "Node \"U3\|BusWires\[3\]~41\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[4\]~44\|datae " "Node \"U3\|BusWires\[4\]~44\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[7\]~53\|dataf " "Node \"U3\|BusWires\[7\]~53\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[8\]~56\|dataf " "Node \"U3\|BusWires\[8\]~56\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~70\|dataf " "Node \"U3\|BusWires\[9\]~70\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~70\|combout " "Node \"U3\|BusWires\[9\]~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~78\|datad " "Node \"U3\|BusWires\[9\]~78\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~37\|datac " "Node \"U3\|BusWires\[15\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~37\|combout " "Node \"U3\|BusWires\[15\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~72\|dataf " "Node \"U3\|BusWires\[15\]~72\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[6\]~50\|dataf " "Node \"U3\|BusWires\[6\]~50\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~17\|dataf " "Node \"U3\|BusWires\[9\]~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~17\|combout " "Node \"U3\|BusWires\[9\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~78\|datac " "Node \"U3\|BusWires\[9\]~78\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~77\|dataf " "Node \"U3\|BusWires\[10\]~77\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~76\|datac " "Node \"U3\|BusWires\[11\]~76\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~75\|dataf " "Node \"U3\|BusWires\[12\]~75\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~74\|datac " "Node \"U3\|BusWires\[13\]~74\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~73\|datac " "Node \"U3\|BusWires\[14\]~73\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~72\|dataa " "Node \"U3\|BusWires\[15\]~72\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~8\|dataf " "Node \"U3\|BusWires\[3\]~8\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~8\|combout " "Node \"U3\|BusWires\[3\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[6\]~50\|datae " "Node \"U3\|BusWires\[6\]~50\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[5\]~47\|dataa " "Node \"U3\|BusWires\[5\]~47\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[1\]~15\|datae " "Node \"U3\|BusWires\[1\]~15\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[0\]~9\|dataf " "Node \"U3\|BusWires\[0\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[2\]~12\|datae " "Node \"U3\|BusWires\[2\]~12\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~41\|datae " "Node \"U3\|BusWires\[3\]~41\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[4\]~44\|dataf " "Node \"U3\|BusWires\[4\]~44\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[7\]~53\|datae " "Node \"U3\|BusWires\[7\]~53\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[8\]~56\|datae " "Node \"U3\|BusWires\[8\]~56\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~16\|datac " "Node \"U3\|BusWires\[9\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~16\|combout " "Node \"U3\|BusWires\[9\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~32\|dataf " "Node \"U3\|BusWires\[14\]~32\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~27\|dataf " "Node \"U3\|BusWires\[12\]~27\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~22\|dataf " "Node \"U3\|BusWires\[13\]~22\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~65\|datae " "Node \"U3\|BusWires\[10\]~65\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~60\|datae " "Node \"U3\|BusWires\[11\]~60\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~17\|datad " "Node \"U3\|BusWires\[9\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~70\|datae " "Node \"U3\|BusWires\[9\]~70\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~37\|dataf " "Node \"U3\|BusWires\[15\]~37\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~4\|datad " "Node \"U3\|Equal9~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~4\|combout " "Node \"U3\|Equal9~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~5\|dataf " "Node \"U3\|BusWires\[3\]~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~5\|combout " "Node \"U3\|BusWires\[3\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[6\]~49\|dataf " "Node \"U3\|BusWires\[6\]~49\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[8\]~55\|datab " "Node \"U3\|BusWires\[8\]~55\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[1\]~14\|datac " "Node \"U3\|BusWires\[1\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[0\]~6\|datab " "Node \"U3\|BusWires\[0\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[2\]~11\|dataf " "Node \"U3\|BusWires\[2\]~11\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~40\|dataf " "Node \"U3\|BusWires\[3\]~40\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[4\]~43\|dataf " "Node \"U3\|BusWires\[4\]~43\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[5\]~46\|datae " "Node \"U3\|BusWires\[5\]~46\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[7\]~52\|dataf " "Node \"U3\|BusWires\[7\]~52\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~4\|datad " "Node \"U3\|BusWires\[3\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~4\|combout " "Node \"U3\|BusWires\[3\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[6\]~49\|datae " "Node \"U3\|BusWires\[6\]~49\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~31\|datac " "Node \"U3\|BusWires\[14\]~31\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~26\|datad " "Node \"U3\|BusWires\[12\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~21\|datad " "Node \"U3\|BusWires\[13\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~64\|datac " "Node \"U3\|BusWires\[10\]~64\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~59\|datae " "Node \"U3\|BusWires\[11\]~59\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~69\|datad " "Node \"U3\|BusWires\[9\]~69\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[0\]~6\|datae " "Node \"U3\|BusWires\[0\]~6\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[1\]~14\|dataf " "Node \"U3\|BusWires\[1\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[2\]~11\|datad " "Node \"U3\|BusWires\[2\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~40\|datad " "Node \"U3\|BusWires\[3\]~40\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[4\]~43\|datad " "Node \"U3\|BusWires\[4\]~43\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[5\]~46\|dataf " "Node \"U3\|BusWires\[5\]~46\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[7\]~52\|datad " "Node \"U3\|BusWires\[7\]~52\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[8\]~55\|datad " "Node \"U3\|BusWires\[8\]~55\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~36\|datad " "Node \"U3\|BusWires\[15\]~36\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~5\|datac " "Node \"U3\|Equal9~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~5\|combout " "Node \"U3\|Equal9~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~30\|datab " "Node \"U3\|Add1~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~26\|datab " "Node \"U3\|Add1~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~22\|datab " "Node \"U3\|Add1~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~18\|datab " "Node \"U3\|Add1~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~14\|datab " "Node \"U3\|Add1~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~10\|datab " "Node \"U3\|Add1~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add1~6\|datab " "Node \"U3\|Add1~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~30\|dataa " "Node \"U3\|Add3~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~26\|dataa " "Node \"U3\|Add3~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~22\|dataa " "Node \"U3\|Add3~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~18\|dataa " "Node \"U3\|Add3~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~14\|dataa " "Node \"U3\|Add3~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~10\|dataa " "Node \"U3\|Add3~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~6\|dataa " "Node \"U3\|Add3~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~8\|datad " "Node \"U3\|BusWires\[3\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~16\|dataf " "Node \"U3\|BusWires\[9\]~16\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~20\|datac " "Node \"U3\|BusWires\[9\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~20\|combout " "Node \"U3\|BusWires\[9\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~26\|dataf " "Node \"U3\|BusWires\[12\]~26\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~21\|dataf " "Node \"U3\|BusWires\[13\]~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~64\|dataf " "Node \"U3\|BusWires\[10\]~64\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~59\|dataf " "Node \"U3\|BusWires\[11\]~59\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~69\|datae " "Node \"U3\|BusWires\[9\]~69\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~36\|dataf " "Node \"U3\|BusWires\[15\]~36\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~31\|dataf " "Node \"U3\|BusWires\[14\]~31\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Mux5~1\|datad " "Node \"U3\|Mux5~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Mux5~1\|combout " "Node \"U3\|Mux5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector5~6\|dataf " "Node \"U3\|Selector5~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector5~6\|combout " "Node \"U3\|Selector5~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal15~0\|dataf " "Node \"U3\|Equal15~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal15~0\|combout " "Node \"U3\|Equal15~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal15~1\|datab " "Node \"U3\|Equal15~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector3~4\|dataf " "Node \"U3\|Selector3~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector3~4\|combout " "Node \"U3\|Selector3~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector3~5\|datae " "Node \"U3\|Selector3~5\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector3~5\|combout " "Node \"U3\|Selector3~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~17\|datac " "Node \"U3\|BusWires\[9\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~8\|datab " "Node \"U3\|BusWires\[3\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal11~0\|dataf " "Node \"U3\|Equal11~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal11~0\|combout " "Node \"U3\|Equal11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~16\|datab " "Node \"U3\|BusWires\[9\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~4\|dataf " "Node \"U3\|Equal9~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~7\|dataf " "Node \"U3\|BusWires\[3\]~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal16~0\|datae " "Node \"U3\|Equal16~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal16~0\|combout " "Node \"U3\|Equal16~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~29\|datad " "Node \"U3\|BusWires\[14\]~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~34\|datad " "Node \"U3\|BusWires\[15\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~18\|datad " "Node \"U3\|BusWires\[13\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~24\|dataa " "Node \"U3\|BusWires\[12\]~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~62\|datac " "Node \"U3\|BusWires\[10\]~62\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~57\|datae " "Node \"U3\|BusWires\[11\]~57\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~67\|datac " "Node \"U3\|BusWires\[9\]~67\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~1\|datad " "Node \"U3\|BusWires\[3\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal15~1\|dataf " "Node \"U3\|Equal15~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal16~1\|datac " "Node \"U3\|Equal16~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector2~4\|dataf " "Node \"U3\|Selector2~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector2~4\|combout " "Node \"U3\|Selector2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal16~0\|dataf " "Node \"U3\|Equal16~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector6~2\|dataf " "Node \"U3\|Selector6~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector6~2\|combout " "Node \"U3\|Selector6~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector6~4\|dataa " "Node \"U3\|Selector6~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector6~4\|combout " "Node \"U3\|Selector6~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~5\|datae " "Node \"U3\|BusWires\[3\]~5\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal15~1\|dataa " "Node \"U3\|Equal15~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~4\|dataa " "Node \"U3\|BusWires\[3\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~0\|dataf " "Node \"U3\|Equal9~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~0\|combout " "Node \"U3\|Equal9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~1\|datae " "Node \"U3\|Equal9~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~1\|combout " "Node \"U3\|Equal9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal10~0\|datab " "Node \"U3\|Equal10~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal10~0\|combout " "Node \"U3\|Equal10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[14\]~29\|datac " "Node \"U3\|BusWires\[14\]~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[15\]~34\|dataa " "Node \"U3\|BusWires\[15\]~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[13\]~18\|datac " "Node \"U3\|BusWires\[13\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[12\]~24\|dataf " "Node \"U3\|BusWires\[12\]~24\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[10\]~62\|dataf " "Node \"U3\|BusWires\[10\]~62\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[11\]~57\|datad " "Node \"U3\|BusWires\[11\]~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~67\|dataa " "Node \"U3\|BusWires\[9\]~67\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~1\|datae " "Node \"U3\|BusWires\[3\]~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal16~1\|dataf " "Node \"U3\|Equal16~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~5\|datad " "Node \"U3\|Equal9~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal10~1\|dataf " "Node \"U3\|Equal10~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~16\|datad " "Node \"U3\|BusWires\[9\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~20\|dataa " "Node \"U3\|BusWires\[9\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector6~3\|dataf " "Node \"U3\|Selector6~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector6~3\|combout " "Node \"U3\|Selector6~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector6~4\|datae " "Node \"U3\|Selector6~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector1~5\|dataf " "Node \"U3\|Selector1~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector1~5\|combout " "Node \"U3\|Selector1~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal10~0\|datae " "Node \"U3\|Equal10~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector1~7\|datac " "Node \"U3\|Selector1~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector1~7\|combout " "Node \"U3\|Selector1~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~5\|datad " "Node \"U3\|BusWires\[3\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal15~1\|datac " "Node \"U3\|Equal15~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~4\|datab " "Node \"U3\|BusWires\[3\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~5\|dataf " "Node \"U3\|Equal9~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~16\|dataa " "Node \"U3\|BusWires\[9\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal10~1\|datae " "Node \"U3\|Equal10~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~20\|datab " "Node \"U3\|BusWires\[9\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector1~6\|dataf " "Node \"U3\|Selector1~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector1~6\|combout " "Node \"U3\|Selector1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal10~0\|datac " "Node \"U3\|Equal10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector1~7\|dataf " "Node \"U3\|Selector1~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector2~6\|dataf " "Node \"U3\|Selector2~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector2~6\|combout " "Node \"U3\|Selector2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector2~7\|datae " "Node \"U3\|Selector2~7\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector2~7\|combout " "Node \"U3\|Selector2~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~7\|datae " "Node \"U3\|BusWires\[3\]~7\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~17\|dataa " "Node \"U3\|BusWires\[9\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~8\|datac " "Node \"U3\|BusWires\[3\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal11~0\|datac " "Node \"U3\|Equal11~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~4\|datae " "Node \"U3\|Equal9~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector2~5\|dataf " "Node \"U3\|Selector2~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector2~5\|combout " "Node \"U3\|Selector2~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector2~7\|dataf " "Node \"U3\|Selector2~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector4~1\|dataf " "Node \"U3\|Selector4~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector4~1\|combout " "Node \"U3\|Selector4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~5\|datab " "Node \"U3\|BusWires\[3\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal15~1\|datae " "Node \"U3\|Equal15~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~4\|datac " "Node \"U3\|BusWires\[3\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~1\|dataf " "Node \"U3\|Equal9~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~16\|datae " "Node \"U3\|BusWires\[9\]~16\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~20\|datad " "Node \"U3\|BusWires\[9\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector5~2\|dataf " "Node \"U3\|Selector5~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector5~2\|combout " "Node \"U3\|Selector5~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector5~4\|dataa " "Node \"U3\|Selector5~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector5~4\|combout " "Node \"U3\|Selector5~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~5\|dataa " "Node \"U3\|BusWires\[3\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~4\|dataf " "Node \"U3\|BusWires\[3\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~0\|datac " "Node \"U3\|Equal9~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~20\|datae " "Node \"U3\|BusWires\[9\]~20\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector5~3\|datae " "Node \"U3\|Selector5~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector5~3\|combout " "Node \"U3\|Selector5~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector5~4\|datae " "Node \"U3\|Selector5~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector7~3\|datad " "Node \"U3\|Selector7~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector7~3\|combout " "Node \"U3\|Selector7~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal15~0\|datae " "Node \"U3\|Equal15~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector7~4\|datac " "Node \"U3\|Selector7~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector7~4\|combout " "Node \"U3\|Selector7~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~5\|datac " "Node \"U3\|BusWires\[3\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[3\]~4\|datae " "Node \"U3\|BusWires\[3\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal9~0\|datad " "Node \"U3\|Equal9~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|BusWires\[9\]~20\|dataf " "Node \"U3\|BusWires\[9\]~20\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector7~2\|dataf " "Node \"U3\|Selector7~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector7~2\|combout " "Node \"U3\|Selector7~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal15~0\|datad " "Node \"U3\|Equal15~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector7~4\|datad " "Node \"U3\|Selector7~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector1~1\|dataf " "Node \"U3\|Selector1~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector1~1\|combout " "Node \"U3\|Selector1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector3~5\|datac " "Node \"U3\|Selector3~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal15~0\|datab " "Node \"U3\|Equal15~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal16~0\|datac " "Node \"U3\|Equal16~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal10~0\|datad " "Node \"U3\|Equal10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector6~4\|datac " "Node \"U3\|Selector6~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector1~7\|dataa " "Node \"U3\|Selector1~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector2~7\|datac " "Node \"U3\|Selector2~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector4~1\|datac " "Node \"U3\|Selector4~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector5~4\|datac " "Node \"U3\|Selector5~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector7~4\|dataf " "Node \"U3\|Selector7~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector3~3\|dataf " "Node \"U3\|Selector3~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector3~3\|combout " "Node \"U3\|Selector3~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Equal16~0\|datad " "Node \"U3\|Equal16~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Selector3~5\|dataf " "Node \"U3\|Selector3~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""} { "Warning" "WSTA_SCC_NODE" "U3\|Add3~42\|datad " "Node \"U3\|Add3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1549152054793 ""}  } { { "proc.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 29 -1 0 } } { "proc.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 276 -1 0 } } { "proc.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 109 -1 0 } } { "proc.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 307 -1 0 } } { "proc.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 319 -1 0 } } { "proc.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 284 -1 0 } } { "proc.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 91 -1 0 } } { "proc.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 321 -1 0 } } { "proc.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 309 -1 0 } } { "proc.v" "" { Text "D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 2 An Enhanced Processor/part5/proc.v" 311 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1549152054793 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "473 " "Design contains combinational loop of 473 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1549152054802 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1549152054812 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1549152054813 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1549152054813 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1549152054828 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1549152054887 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1549152054887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.825 " "Worst-case setup slack is -10.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152054889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152054889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.825           -1881.186 CLOCK_50  " "  -10.825           -1881.186 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152054889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.990              -6.990 proc:U3\|Tstep_Q.T3  " "   -6.990              -6.990 proc:U3\|Tstep_Q.T3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152054889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549152054889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.932 " "Worst-case hold slack is -1.932" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152054897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152054897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.932             -41.375 CLOCK_50  " "   -1.932             -41.375 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152054897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.571               0.000 proc:U3\|Tstep_Q.T3  " "    3.571               0.000 proc:U3\|Tstep_Q.T3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152054897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549152054897 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1549152054900 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1549152054902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152054904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152054904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -221.077 CLOCK_50  " "   -2.174            -221.077 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152054904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 proc:U3\|Tstep_Q.T3  " "    0.321               0.000 proc:U3\|Tstep_Q.T3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152054904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549152054904 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549152054925 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1549152054925 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1549152054929 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1549152054966 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1549152056208 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1549152056288 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1549152056305 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1549152056305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.627 " "Worst-case setup slack is -10.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152056308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152056308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.627           -1820.620 CLOCK_50  " "  -10.627           -1820.620 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152056308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.085              -7.085 proc:U3\|Tstep_Q.T3  " "   -7.085              -7.085 proc:U3\|Tstep_Q.T3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152056308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549152056308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.046 " "Worst-case hold slack is -2.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152056317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152056317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.046             -69.297 CLOCK_50  " "   -2.046             -69.297 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152056317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.616               0.000 proc:U3\|Tstep_Q.T3  " "    3.616               0.000 proc:U3\|Tstep_Q.T3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152056317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549152056317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1549152056319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1549152056322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152056324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152056324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -230.172 CLOCK_50  " "   -2.174            -230.172 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152056324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 proc:U3\|Tstep_Q.T3  " "    0.346               0.000 proc:U3\|Tstep_Q.T3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152056324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549152056324 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549152056340 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1549152056340 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1549152056344 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1549152056509 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1549152057585 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1549152057666 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1549152057673 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1549152057673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.299 " "Worst-case setup slack is -6.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152057675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152057675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.299           -1068.705 CLOCK_50  " "   -6.299           -1068.705 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152057675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.552              -3.552 proc:U3\|Tstep_Q.T3  " "   -3.552              -3.552 proc:U3\|Tstep_Q.T3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152057675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549152057675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.081 " "Worst-case hold slack is -1.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152057683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152057683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.081             -12.859 CLOCK_50  " "   -1.081             -12.859 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152057683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.089               0.000 proc:U3\|Tstep_Q.T3  " "    2.089               0.000 proc:U3\|Tstep_Q.T3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152057683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549152057683 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1549152057686 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1549152057689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152057691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152057691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -103.429 CLOCK_50  " "   -2.174            -103.429 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152057691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 proc:U3\|Tstep_Q.T3  " "    0.359               0.000 proc:U3\|Tstep_Q.T3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152057691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549152057691 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549152057707 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1549152057707 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1549152057710 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1549152057894 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1549152057902 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1549152057902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.549 " "Worst-case setup slack is -5.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152057905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152057905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.549            -935.231 CLOCK_50  " "   -5.549            -935.231 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152057905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.393              -3.393 proc:U3\|Tstep_Q.T3  " "   -3.393              -3.393 proc:U3\|Tstep_Q.T3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152057905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549152057905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.131 " "Worst-case hold slack is -1.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152057913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152057913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.131             -23.869 CLOCK_50  " "   -1.131             -23.869 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152057913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.083               0.000 proc:U3\|Tstep_Q.T3  " "    2.083               0.000 proc:U3\|Tstep_Q.T3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152057913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549152057913 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1549152057916 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1549152057918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152057920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152057920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -102.944 CLOCK_50  " "   -2.174            -102.944 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152057920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 proc:U3\|Tstep_Q.T3  " "    0.385               0.000 proc:U3\|Tstep_Q.T3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549152057920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549152057920 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549152057936 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1549152057936 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1549152059581 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1549152059582 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 482 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 482 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5339 " "Peak virtual memory: 5339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549152059650 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 02 19:00:59 2019 " "Processing ended: Sat Feb 02 19:00:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549152059650 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549152059650 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549152059650 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1549152059650 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1204 s " "Quartus Prime Full Compilation was successful. 0 errors, 1204 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1549152060366 ""}
