
task 4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000530  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000000c  080006c4  080006c4  000106c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080006d0  080006d0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080006d0  080006d0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080006d0  080006d0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080006d0  080006d0  000106d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080006d4  080006d4  000106d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080006d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  080006e4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  080006e4  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000809  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000298  00000000  00000000  00020845  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000c0  00000000  00000000  00020ae0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000088  00000000  00000000  00020ba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000dcd2  00000000  00000000  00020c28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000083a  00000000  00000000  0002e8fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0004fab1  00000000  00000000  0002f134  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0007ebe5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000001cc  00000000  00000000  0007ec38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080006ac 	.word	0x080006ac

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	080006ac 	.word	0x080006ac

080001d4 <GPIO_EnableClock>:

/*static because it will be used only in this file and doesn't want any other file to use it */


void GPIO_EnableClock(char PortNo)
{
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
 80001da:	4603      	mov	r3, r0
 80001dc:	71fb      	strb	r3, [r7, #7]

	RCC_REG (RCC_AHB1ENR)  |= (0x01 << PortNo);  /*Enable clock for the port that will be used*/
 80001de:	4b08      	ldr	r3, [pc, #32]	; (8000200 <GPIO_EnableClock+0x2c>)
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	79fa      	ldrb	r2, [r7, #7]
 80001e4:	2101      	movs	r1, #1
 80001e6:	fa01 f202 	lsl.w	r2, r1, r2
 80001ea:	4611      	mov	r1, r2
 80001ec:	4a04      	ldr	r2, [pc, #16]	; (8000200 <GPIO_EnableClock+0x2c>)
 80001ee:	430b      	orrs	r3, r1
 80001f0:	6013      	str	r3, [r2, #0]

}
 80001f2:	bf00      	nop
 80001f4:	370c      	adds	r7, #12
 80001f6:	46bd      	mov	sp, r7
 80001f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fc:	4770      	bx	lr
 80001fe:	bf00      	nop
 8000200:	40023830 	.word	0x40023830

08000204 <GPIO_Init>:

/* GPIO initialize function, takes arguments (port number, pin number, pin mode, pin default state)*/

void GPIO_Init(unsigned char PortNo, unsigned char PinNum, unsigned char PinMode, unsigned char DefaultState)
{
 8000204:	b490      	push	{r4, r7}
 8000206:	b082      	sub	sp, #8
 8000208:	af00      	add	r7, sp, #0
 800020a:	4604      	mov	r4, r0
 800020c:	4608      	mov	r0, r1
 800020e:	4611      	mov	r1, r2
 8000210:	461a      	mov	r2, r3
 8000212:	4623      	mov	r3, r4
 8000214:	71fb      	strb	r3, [r7, #7]
 8000216:	4603      	mov	r3, r0
 8000218:	71bb      	strb	r3, [r7, #6]
 800021a:	460b      	mov	r3, r1
 800021c:	717b      	strb	r3, [r7, #5]
 800021e:	4613      	mov	r3, r2
 8000220:	713b      	strb	r3, [r7, #4]

  GPIO_REG(Port[PortNo],GPIOA_MODER) &= ~(0x03 << 2 * PinNum);
 8000222:	79fb      	ldrb	r3, [r7, #7]
 8000224:	4a3b      	ldr	r2, [pc, #236]	; (8000314 <GPIO_Init+0x110>)
 8000226:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	79ba      	ldrb	r2, [r7, #6]
 800022e:	0052      	lsls	r2, r2, #1
 8000230:	2103      	movs	r1, #3
 8000232:	fa01 f202 	lsl.w	r2, r1, r2
 8000236:	43d2      	mvns	r2, r2
 8000238:	4610      	mov	r0, r2
 800023a:	79fa      	ldrb	r2, [r7, #7]
 800023c:	4935      	ldr	r1, [pc, #212]	; (8000314 <GPIO_Init+0x110>)
 800023e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000242:	4003      	ands	r3, r0
 8000244:	6013      	str	r3, [r2, #0]
  GPIO_REG(Port[PortNo],GPIOA_MODER) |= PinMode << 2 * PinNum;
 8000246:	79fb      	ldrb	r3, [r7, #7]
 8000248:	4a32      	ldr	r2, [pc, #200]	; (8000314 <GPIO_Init+0x110>)
 800024a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	7979      	ldrb	r1, [r7, #5]
 8000252:	79ba      	ldrb	r2, [r7, #6]
 8000254:	0052      	lsls	r2, r2, #1
 8000256:	fa01 f202 	lsl.w	r2, r1, r2
 800025a:	4610      	mov	r0, r2
 800025c:	79fa      	ldrb	r2, [r7, #7]
 800025e:	492d      	ldr	r1, [pc, #180]	; (8000314 <GPIO_Init+0x110>)
 8000260:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000264:	4303      	orrs	r3, r0
 8000266:	6013      	str	r3, [r2, #0]

  GPIO_REG(Port[PortNo],GPIO_OTYPER) &= ~(1 << PinNum);
 8000268:	79fb      	ldrb	r3, [r7, #7]
 800026a:	4a2a      	ldr	r2, [pc, #168]	; (8000314 <GPIO_Init+0x110>)
 800026c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000270:	3304      	adds	r3, #4
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	79ba      	ldrb	r2, [r7, #6]
 8000276:	2101      	movs	r1, #1
 8000278:	fa01 f202 	lsl.w	r2, r1, r2
 800027c:	43d2      	mvns	r2, r2
 800027e:	4610      	mov	r0, r2
 8000280:	79fa      	ldrb	r2, [r7, #7]
 8000282:	4924      	ldr	r1, [pc, #144]	; (8000314 <GPIO_Init+0x110>)
 8000284:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000288:	3204      	adds	r2, #4
 800028a:	4003      	ands	r3, r0
 800028c:	6013      	str	r3, [r2, #0]
  GPIO_REG(Port[PortNo],GPIO_OTYPER)|= ((DefaultState & _OUTTYPE_MASK) >> _OUTTYPE_SHIFT) << PinNum;
 800028e:	79fb      	ldrb	r3, [r7, #7]
 8000290:	4a20      	ldr	r2, [pc, #128]	; (8000314 <GPIO_Init+0x110>)
 8000292:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000296:	3304      	adds	r3, #4
 8000298:	681b      	ldr	r3, [r3, #0]
 800029a:	793a      	ldrb	r2, [r7, #4]
 800029c:	f002 0101 	and.w	r1, r2, #1
 80002a0:	79ba      	ldrb	r2, [r7, #6]
 80002a2:	fa01 f202 	lsl.w	r2, r1, r2
 80002a6:	4610      	mov	r0, r2
 80002a8:	79fa      	ldrb	r2, [r7, #7]
 80002aa:	491a      	ldr	r1, [pc, #104]	; (8000314 <GPIO_Init+0x110>)
 80002ac:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80002b0:	3204      	adds	r2, #4
 80002b2:	4303      	orrs	r3, r0
 80002b4:	6013      	str	r3, [r2, #0]

  GPIO_REG(Port[PortNo],GPIO_PUPDR) &= ~(0x03 << 2 * PinNum);
 80002b6:	79fb      	ldrb	r3, [r7, #7]
 80002b8:	4a16      	ldr	r2, [pc, #88]	; (8000314 <GPIO_Init+0x110>)
 80002ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002be:	330c      	adds	r3, #12
 80002c0:	681b      	ldr	r3, [r3, #0]
 80002c2:	79ba      	ldrb	r2, [r7, #6]
 80002c4:	0052      	lsls	r2, r2, #1
 80002c6:	2103      	movs	r1, #3
 80002c8:	fa01 f202 	lsl.w	r2, r1, r2
 80002cc:	43d2      	mvns	r2, r2
 80002ce:	4610      	mov	r0, r2
 80002d0:	79fa      	ldrb	r2, [r7, #7]
 80002d2:	4910      	ldr	r1, [pc, #64]	; (8000314 <GPIO_Init+0x110>)
 80002d4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80002d8:	320c      	adds	r2, #12
 80002da:	4003      	ands	r3, r0
 80002dc:	6013      	str	r3, [r2, #0]
  GPIO_REG(Port[PortNo],GPIO_PUPDR) |= ((DefaultState & _PUPD_MASK) >> _PUPD_SHIFT) << (2 * PinNum);
 80002de:	79fb      	ldrb	r3, [r7, #7]
 80002e0:	4a0c      	ldr	r2, [pc, #48]	; (8000314 <GPIO_Init+0x110>)
 80002e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002e6:	330c      	adds	r3, #12
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	793a      	ldrb	r2, [r7, #4]
 80002ec:	1052      	asrs	r2, r2, #1
 80002ee:	f002 0103 	and.w	r1, r2, #3
 80002f2:	79ba      	ldrb	r2, [r7, #6]
 80002f4:	0052      	lsls	r2, r2, #1
 80002f6:	fa01 f202 	lsl.w	r2, r1, r2
 80002fa:	4610      	mov	r0, r2
 80002fc:	79fa      	ldrb	r2, [r7, #7]
 80002fe:	4905      	ldr	r1, [pc, #20]	; (8000314 <GPIO_Init+0x110>)
 8000300:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000304:	320c      	adds	r2, #12
 8000306:	4303      	orrs	r3, r0
 8000308:	6013      	str	r3, [r2, #0]

}
 800030a:	bf00      	nop
 800030c:	3708      	adds	r7, #8
 800030e:	46bd      	mov	sp, r7
 8000310:	bc90      	pop	{r4, r7}
 8000312:	4770      	bx	lr
 8000314:	20000000 	.word	0x20000000

08000318 <GPIO_WritePin>:

/*function to write GPIO pin takes arguments(port number,pin number, the data to be written 0 or 1)*/

unsigned char GPIO_WritePin(unsigned char PortNo, unsigned char PinNum,unsigned char Data)
{
 8000318:	b480      	push	{r7}
 800031a:	b085      	sub	sp, #20
 800031c:	af00      	add	r7, sp, #0
 800031e:	4603      	mov	r3, r0
 8000320:	71fb      	strb	r3, [r7, #7]
 8000322:	460b      	mov	r3, r1
 8000324:	71bb      	strb	r3, [r7, #6]
 8000326:	4613      	mov	r3, r2
 8000328:	717b      	strb	r3, [r7, #5]

  unsigned char result;

      if (((GPIO_REG(Port[PortNo],GPIOA_MODER) & (0x03 << 2 * PinNum)) >> (2 * PinNum)) == 1) {
 800032a:	79fb      	ldrb	r3, [r7, #7]
 800032c:	4a22      	ldr	r2, [pc, #136]	; (80003b8 <GPIO_WritePin+0xa0>)
 800032e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000332:	681b      	ldr	r3, [r3, #0]
 8000334:	79ba      	ldrb	r2, [r7, #6]
 8000336:	0052      	lsls	r2, r2, #1
 8000338:	2103      	movs	r1, #3
 800033a:	fa01 f202 	lsl.w	r2, r1, r2
 800033e:	401a      	ands	r2, r3
 8000340:	79bb      	ldrb	r3, [r7, #6]
 8000342:	005b      	lsls	r3, r3, #1
 8000344:	fa22 f303 	lsr.w	r3, r2, r3
 8000348:	2b01      	cmp	r3, #1
 800034a:	d12b      	bne.n	80003a4 <GPIO_WritePin+0x8c>
        if (Data) {
 800034c:	797b      	ldrb	r3, [r7, #5]
 800034e:	2b00      	cmp	r3, #0
 8000350:	d012      	beq.n	8000378 <GPIO_WritePin+0x60>
        	GPIO_REG(Port[PortNo],GPIO_ODR) |= (1 << PinNum);
 8000352:	79fb      	ldrb	r3, [r7, #7]
 8000354:	4a18      	ldr	r2, [pc, #96]	; (80003b8 <GPIO_WritePin+0xa0>)
 8000356:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800035a:	3314      	adds	r3, #20
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	79ba      	ldrb	r2, [r7, #6]
 8000360:	2101      	movs	r1, #1
 8000362:	fa01 f202 	lsl.w	r2, r1, r2
 8000366:	4610      	mov	r0, r2
 8000368:	79fa      	ldrb	r2, [r7, #7]
 800036a:	4913      	ldr	r1, [pc, #76]	; (80003b8 <GPIO_WritePin+0xa0>)
 800036c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000370:	3214      	adds	r2, #20
 8000372:	4303      	orrs	r3, r0
 8000374:	6013      	str	r3, [r2, #0]
 8000376:	e012      	b.n	800039e <GPIO_WritePin+0x86>
        } else {
        	GPIO_REG(Port[PortNo],GPIO_ODR) &= ~(1 << PinNum);
 8000378:	79fb      	ldrb	r3, [r7, #7]
 800037a:	4a0f      	ldr	r2, [pc, #60]	; (80003b8 <GPIO_WritePin+0xa0>)
 800037c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000380:	3314      	adds	r3, #20
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	79ba      	ldrb	r2, [r7, #6]
 8000386:	2101      	movs	r1, #1
 8000388:	fa01 f202 	lsl.w	r2, r1, r2
 800038c:	43d2      	mvns	r2, r2
 800038e:	4610      	mov	r0, r2
 8000390:	79fa      	ldrb	r2, [r7, #7]
 8000392:	4909      	ldr	r1, [pc, #36]	; (80003b8 <GPIO_WritePin+0xa0>)
 8000394:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000398:	3214      	adds	r2, #20
 800039a:	4003      	ands	r3, r0
 800039c:	6013      	str	r3, [r2, #0]
        }
        result = OK;
 800039e:	2300      	movs	r3, #0
 80003a0:	73fb      	strb	r3, [r7, #15]
 80003a2:	e001      	b.n	80003a8 <GPIO_WritePin+0x90>
      } else {
        result = NOK;
 80003a4:	2301      	movs	r3, #1
 80003a6:	73fb      	strb	r3, [r7, #15]
      }
  return result;
 80003a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80003aa:	4618      	mov	r0, r3
 80003ac:	3714      	adds	r7, #20
 80003ae:	46bd      	mov	sp, r7
 80003b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b4:	4770      	bx	lr
 80003b6:	bf00      	nop
 80003b8:	20000000 	.word	0x20000000

080003bc <main>:
const unsigned char sevenSegHex[10] = {0x3F, 0x06, 0x5B, 0x4F, 0x66,
			                                   0x6D, 0x7D, 0x07, 0x7F, 0x6F};	/*look-up array for seven-segment */

unsigned char counter=0;	/*initializing the value of the counter to be equal 0 */

int main(void) {
 80003bc:	b580      	push	{r7, lr}
 80003be:	b082      	sub	sp, #8
 80003c0:	af00      	add	r7, sp, #0

	GPIO_EnableClock(A);		/*enable GPIO clock*/ /* 0 for GPIOA and 1 for GPIOB */
 80003c2:	2000      	movs	r0, #0
 80003c4:	f7ff ff06 	bl	80001d4 <GPIO_EnableClock>

	GPIO_Init(A, 0,INPUT,PULL_UP);		/*GPIO pin1 input configuration for the button*/
 80003c8:	2302      	movs	r3, #2
 80003ca:	2200      	movs	r2, #0
 80003cc:	2100      	movs	r1, #0
 80003ce:	2000      	movs	r0, #0
 80003d0:	f7ff ff18 	bl	8000204 <GPIO_Init>
	GPIO_Init(A, 1,INPUT,PULL_UP);		/*GPIO pin1 input configuration for the button*/
 80003d4:	2302      	movs	r3, #2
 80003d6:	2200      	movs	r2, #0
 80003d8:	2101      	movs	r1, #1
 80003da:	2000      	movs	r0, #0
 80003dc:	f7ff ff12 	bl	8000204 <GPIO_Init>

	REG(RCC,RCC_APB2ENR) |= (1<<14);  /*Enable clock for SYSCFG register*/
 80003e0:	4b3d      	ldr	r3, [pc, #244]	; (80004d8 <main+0x11c>)
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	4a3c      	ldr	r2, [pc, #240]	; (80004d8 <main+0x11c>)
 80003e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80003ea:	6013      	str	r3, [r2, #0]

	REG(SYSCFG,SYSCFG_EXTICR1) &= ~(0x0F<<0);	/*setting external interrupt 0 on GPIOA*/
 80003ec:	4b3b      	ldr	r3, [pc, #236]	; (80004dc <main+0x120>)
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	4a3a      	ldr	r2, [pc, #232]	; (80004dc <main+0x120>)
 80003f2:	f023 030f 	bic.w	r3, r3, #15
 80003f6:	6013      	str	r3, [r2, #0]
	REG(SYSCFG,SYSCFG_EXTICR1) &= ~(0x0F<<4);	/*setting external interrupt 1 on GPIOA*/
 80003f8:	4b38      	ldr	r3, [pc, #224]	; (80004dc <main+0x120>)
 80003fa:	681b      	ldr	r3, [r3, #0]
 80003fc:	4a37      	ldr	r2, [pc, #220]	; (80004dc <main+0x120>)
 80003fe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000402:	6013      	str	r3, [r2, #0]

	REG(EXTI,EXTI_IMR) |= (1<<0);		/*un-mask external interrupt 0*/
 8000404:	4b36      	ldr	r3, [pc, #216]	; (80004e0 <main+0x124>)
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	4a35      	ldr	r2, [pc, #212]	; (80004e0 <main+0x124>)
 800040a:	f043 0301 	orr.w	r3, r3, #1
 800040e:	6013      	str	r3, [r2, #0]
	REG(EXTI,EXTI_IMR) |= (1<<1);		/*un-mask external interrupt 1*/
 8000410:	4b33      	ldr	r3, [pc, #204]	; (80004e0 <main+0x124>)
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	4a32      	ldr	r2, [pc, #200]	; (80004e0 <main+0x124>)
 8000416:	f043 0302 	orr.w	r3, r3, #2
 800041a:	6013      	str	r3, [r2, #0]

	REG(EXTI,EXTI_FSTR) |= (1<<0);	/*configure external interrupt 0 to falling edge */
 800041c:	4b31      	ldr	r3, [pc, #196]	; (80004e4 <main+0x128>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	4a30      	ldr	r2, [pc, #192]	; (80004e4 <main+0x128>)
 8000422:	f043 0301 	orr.w	r3, r3, #1
 8000426:	6013      	str	r3, [r2, #0]
	REG(EXTI,EXTI_RSTR) &= ~(1<<0);	/*disable external interrupt 0 rising edge */
 8000428:	4b2f      	ldr	r3, [pc, #188]	; (80004e8 <main+0x12c>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	4a2e      	ldr	r2, [pc, #184]	; (80004e8 <main+0x12c>)
 800042e:	f023 0301 	bic.w	r3, r3, #1
 8000432:	6013      	str	r3, [r2, #0]

	REG(EXTI,EXTI_FSTR) |= (1<<1);	/*configure external interrupt 1 to falling edge */
 8000434:	4b2b      	ldr	r3, [pc, #172]	; (80004e4 <main+0x128>)
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	4a2a      	ldr	r2, [pc, #168]	; (80004e4 <main+0x128>)
 800043a:	f043 0302 	orr.w	r3, r3, #2
 800043e:	6013      	str	r3, [r2, #0]
	REG(EXTI,EXTI_RSTR) &= ~(1<<1);	/*disable external interrupt 1 rising edge */
 8000440:	4b29      	ldr	r3, [pc, #164]	; (80004e8 <main+0x12c>)
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	4a28      	ldr	r2, [pc, #160]	; (80004e8 <main+0x12c>)
 8000446:	f023 0302 	bic.w	r3, r3, #2
 800044a:	6013      	str	r3, [r2, #0]

	REG(NVIC,NVIC_ISER0) |= (1<<6);	/*enable external interrupt 0 */
 800044c:	4b27      	ldr	r3, [pc, #156]	; (80004ec <main+0x130>)
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	4a26      	ldr	r2, [pc, #152]	; (80004ec <main+0x130>)
 8000452:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000456:	6013      	str	r3, [r2, #0]
	REG(NVIC,NVIC_ISER0) |= (1<<7);	/*enable external interrupt 1 */
 8000458:	4b24      	ldr	r3, [pc, #144]	; (80004ec <main+0x130>)
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	4a23      	ldr	r2, [pc, #140]	; (80004ec <main+0x130>)
 800045e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000462:	6013      	str	r3, [r2, #0]

	SevenSeg_Init();	/*seven segment initialization function call*/
 8000464:	f000 f84a 	bl	80004fc <SevenSeg_Init>

	unsigned char i,copy;

  while (1) {

	  REG(NVIC,NVIC_ICER0) |= (1<<7);	/*disable external interrupt 1 */
 8000468:	4b21      	ldr	r3, [pc, #132]	; (80004f0 <main+0x134>)
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	4a20      	ldr	r2, [pc, #128]	; (80004f0 <main+0x134>)
 800046e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000472:	6013      	str	r3, [r2, #0]
	  REG(NVIC,NVIC_ICER0) |= (1<<6);	/*disable external interrupt 0 */
 8000474:	4b1e      	ldr	r3, [pc, #120]	; (80004f0 <main+0x134>)
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	4a1d      	ldr	r2, [pc, #116]	; (80004f0 <main+0x134>)
 800047a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800047e:	6013      	str	r3, [r2, #0]

	  copy=counter;		/*copy counter value*/
 8000480:	4b1c      	ldr	r3, [pc, #112]	; (80004f4 <main+0x138>)
 8000482:	781b      	ldrb	r3, [r3, #0]
 8000484:	71bb      	strb	r3, [r7, #6]

	  REG(NVIC,NVIC_ISER0) |= (1<<6);	/*enable external interrupt 0 */
 8000486:	4b19      	ldr	r3, [pc, #100]	; (80004ec <main+0x130>)
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	4a18      	ldr	r2, [pc, #96]	; (80004ec <main+0x130>)
 800048c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000490:	6013      	str	r3, [r2, #0]
	  REG(NVIC,NVIC_ISER0) |= (1<<7);	/*enable external interrupt 1 */
 8000492:	4b16      	ldr	r3, [pc, #88]	; (80004ec <main+0x130>)
 8000494:	681b      	ldr	r3, [r3, #0]
 8000496:	4a15      	ldr	r2, [pc, #84]	; (80004ec <main+0x130>)
 8000498:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800049c:	6013      	str	r3, [r2, #0]

	  for (i = 0; i < 7; i++){
 800049e:	2300      	movs	r3, #0
 80004a0:	71fb      	strb	r3, [r7, #7]
 80004a2:	e015      	b.n	80004d0 <main+0x114>
		  	  GPIO_WritePin(B, i, (sevenSegHex[copy] & (1 << i)) >> i);		/*display counter value we copied*/
 80004a4:	79bb      	ldrb	r3, [r7, #6]
 80004a6:	4a14      	ldr	r2, [pc, #80]	; (80004f8 <main+0x13c>)
 80004a8:	5cd3      	ldrb	r3, [r2, r3]
 80004aa:	4619      	mov	r1, r3
 80004ac:	79fb      	ldrb	r3, [r7, #7]
 80004ae:	2201      	movs	r2, #1
 80004b0:	fa02 f303 	lsl.w	r3, r2, r3
 80004b4:	ea01 0203 	and.w	r2, r1, r3
 80004b8:	79fb      	ldrb	r3, [r7, #7]
 80004ba:	fa42 f303 	asr.w	r3, r2, r3
 80004be:	b2da      	uxtb	r2, r3
 80004c0:	79fb      	ldrb	r3, [r7, #7]
 80004c2:	4619      	mov	r1, r3
 80004c4:	2001      	movs	r0, #1
 80004c6:	f7ff ff27 	bl	8000318 <GPIO_WritePin>
	  for (i = 0; i < 7; i++){
 80004ca:	79fb      	ldrb	r3, [r7, #7]
 80004cc:	3301      	adds	r3, #1
 80004ce:	71fb      	strb	r3, [r7, #7]
 80004d0:	79fb      	ldrb	r3, [r7, #7]
 80004d2:	2b06      	cmp	r3, #6
 80004d4:	d9e6      	bls.n	80004a4 <main+0xe8>
	  REG(NVIC,NVIC_ICER0) |= (1<<7);	/*disable external interrupt 1 */
 80004d6:	e7c7      	b.n	8000468 <main+0xac>
 80004d8:	40023844 	.word	0x40023844
 80004dc:	40013808 	.word	0x40013808
 80004e0:	40013c00 	.word	0x40013c00
 80004e4:	40013c0c 	.word	0x40013c0c
 80004e8:	40013c08 	.word	0x40013c08
 80004ec:	e000e100 	.word	0xe000e100
 80004f0:	e000e280 	.word	0xe000e280
 80004f4:	20000028 	.word	0x20000028
 80004f8:	080006c4 	.word	0x080006c4

080004fc <SevenSeg_Init>:
  return 0;
}



void SevenSeg_Init(){
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0
								/*seven segment initialization function definition*/
	  unsigned char i=0;
 8000502:	2300      	movs	r3, #0
 8000504:	71fb      	strb	r3, [r7, #7]
	  GPIO_EnableClock(B);
 8000506:	2001      	movs	r0, #1
 8000508:	f7ff fe64 	bl	80001d4 <GPIO_EnableClock>
	  for (; i < 7; i++) {
 800050c:	e008      	b.n	8000520 <SevenSeg_Init+0x24>
		  GPIO_Init(B, i, OUTPUT, PUSH_PULL);		/*configure seven segment pins*/
 800050e:	79f9      	ldrb	r1, [r7, #7]
 8000510:	2300      	movs	r3, #0
 8000512:	2201      	movs	r2, #1
 8000514:	2001      	movs	r0, #1
 8000516:	f7ff fe75 	bl	8000204 <GPIO_Init>
	  for (; i < 7; i++) {
 800051a:	79fb      	ldrb	r3, [r7, #7]
 800051c:	3301      	adds	r3, #1
 800051e:	71fb      	strb	r3, [r7, #7]
 8000520:	79fb      	ldrb	r3, [r7, #7]
 8000522:	2b06      	cmp	r3, #6
 8000524:	d9f3      	bls.n	800050e <SevenSeg_Init+0x12>
	  }
}
 8000526:	bf00      	nop
 8000528:	bf00      	nop
 800052a:	3708      	adds	r7, #8
 800052c:	46bd      	mov	sp, r7
 800052e:	bd80      	pop	{r7, pc}

08000530 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler (void){
 8000530:	b480      	push	{r7}
 8000532:	af00      	add	r7, sp, #0

	REG(NVIC,NVIC_ICER0) |= (1<<7);	/*disable external interrupt 1 */
 8000534:	4b11      	ldr	r3, [pc, #68]	; (800057c <EXTI0_IRQHandler+0x4c>)
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	4a10      	ldr	r2, [pc, #64]	; (800057c <EXTI0_IRQHandler+0x4c>)
 800053a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800053e:	6013      	str	r3, [r2, #0]

	counter++;
 8000540:	4b0f      	ldr	r3, [pc, #60]	; (8000580 <EXTI0_IRQHandler+0x50>)
 8000542:	781b      	ldrb	r3, [r3, #0]
 8000544:	3301      	adds	r3, #1
 8000546:	b2da      	uxtb	r2, r3
 8000548:	4b0d      	ldr	r3, [pc, #52]	; (8000580 <EXTI0_IRQHandler+0x50>)
 800054a:	701a      	strb	r2, [r3, #0]
						/*incrementing the counter and setting it to 0 if it's greater than 9*/
	if(counter>9){
 800054c:	4b0c      	ldr	r3, [pc, #48]	; (8000580 <EXTI0_IRQHandler+0x50>)
 800054e:	781b      	ldrb	r3, [r3, #0]
 8000550:	2b09      	cmp	r3, #9
 8000552:	d902      	bls.n	800055a <EXTI0_IRQHandler+0x2a>
		counter=0;
 8000554:	4b0a      	ldr	r3, [pc, #40]	; (8000580 <EXTI0_IRQHandler+0x50>)
 8000556:	2200      	movs	r2, #0
 8000558:	701a      	strb	r2, [r3, #0]
	}
	REG(NVIC,NVIC_ISER0) |= (1<<7);	/*enable external interrupt 1 */
 800055a:	4b0a      	ldr	r3, [pc, #40]	; (8000584 <EXTI0_IRQHandler+0x54>)
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	4a09      	ldr	r2, [pc, #36]	; (8000584 <EXTI0_IRQHandler+0x54>)
 8000560:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000564:	6013      	str	r3, [r2, #0]

	REG(EXTI,EXTI_PR)|= (1<<0);	/*clearing the flag for interrupt 0*/
 8000566:	4b08      	ldr	r3, [pc, #32]	; (8000588 <EXTI0_IRQHandler+0x58>)
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	4a07      	ldr	r2, [pc, #28]	; (8000588 <EXTI0_IRQHandler+0x58>)
 800056c:	f043 0301 	orr.w	r3, r3, #1
 8000570:	6013      	str	r3, [r2, #0]
}
 8000572:	bf00      	nop
 8000574:	46bd      	mov	sp, r7
 8000576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057a:	4770      	bx	lr
 800057c:	e000e280 	.word	0xe000e280
 8000580:	20000028 	.word	0x20000028
 8000584:	e000e100 	.word	0xe000e100
 8000588:	40013c14 	.word	0x40013c14

0800058c <EXTI1_IRQHandler>:


void EXTI1_IRQHandler (void){
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0
	REG(NVIC,NVIC_ICER0) |= (1<<6);	/*disable external interrupt 0 */
 8000590:	4b12      	ldr	r3, [pc, #72]	; (80005dc <EXTI1_IRQHandler+0x50>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4a11      	ldr	r2, [pc, #68]	; (80005dc <EXTI1_IRQHandler+0x50>)
 8000596:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800059a:	6013      	str	r3, [r2, #0]

	if(0==counter){
 800059c:	4b10      	ldr	r3, [pc, #64]	; (80005e0 <EXTI1_IRQHandler+0x54>)
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d103      	bne.n	80005ac <EXTI1_IRQHandler+0x20>
			counter=9;
 80005a4:	4b0e      	ldr	r3, [pc, #56]	; (80005e0 <EXTI1_IRQHandler+0x54>)
 80005a6:	2209      	movs	r2, #9
 80005a8:	701a      	strb	r2, [r3, #0]
 80005aa:	e005      	b.n	80005b8 <EXTI1_IRQHandler+0x2c>
		}
	else {						/*decrementing the counter and setting it to 9 if it's already equal 0*/
		counter--;
 80005ac:	4b0c      	ldr	r3, [pc, #48]	; (80005e0 <EXTI1_IRQHandler+0x54>)
 80005ae:	781b      	ldrb	r3, [r3, #0]
 80005b0:	3b01      	subs	r3, #1
 80005b2:	b2da      	uxtb	r2, r3
 80005b4:	4b0a      	ldr	r3, [pc, #40]	; (80005e0 <EXTI1_IRQHandler+0x54>)
 80005b6:	701a      	strb	r2, [r3, #0]
	}

	REG(NVIC,NVIC_ISER0) |= (1<<6);	/*enable external interrupt 0 */
 80005b8:	4b0a      	ldr	r3, [pc, #40]	; (80005e4 <EXTI1_IRQHandler+0x58>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	4a09      	ldr	r2, [pc, #36]	; (80005e4 <EXTI1_IRQHandler+0x58>)
 80005be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80005c2:	6013      	str	r3, [r2, #0]

	REG(EXTI,EXTI_PR)|= (1<<1); 	/*clearing the flag for interrupt 1*/
 80005c4:	4b08      	ldr	r3, [pc, #32]	; (80005e8 <EXTI1_IRQHandler+0x5c>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	4a07      	ldr	r2, [pc, #28]	; (80005e8 <EXTI1_IRQHandler+0x5c>)
 80005ca:	f043 0302 	orr.w	r3, r3, #2
 80005ce:	6013      	str	r3, [r2, #0]

}
 80005d0:	bf00      	nop
 80005d2:	46bd      	mov	sp, r7
 80005d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop
 80005dc:	e000e280 	.word	0xe000e280
 80005e0:	20000028 	.word	0x20000028
 80005e4:	e000e100 	.word	0xe000e100
 80005e8:	40013c14 	.word	0x40013c14

080005ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80005f0:	4b06      	ldr	r3, [pc, #24]	; (800060c <SystemInit+0x20>)
 80005f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005f6:	4a05      	ldr	r2, [pc, #20]	; (800060c <SystemInit+0x20>)
 80005f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000600:	bf00      	nop
 8000602:	46bd      	mov	sp, r7
 8000604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop
 800060c:	e000ed00 	.word	0xe000ed00

08000610 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000610:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000648 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000614:	480d      	ldr	r0, [pc, #52]	; (800064c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000616:	490e      	ldr	r1, [pc, #56]	; (8000650 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000618:	4a0e      	ldr	r2, [pc, #56]	; (8000654 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800061a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800061c:	e002      	b.n	8000624 <LoopCopyDataInit>

0800061e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800061e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000620:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000622:	3304      	adds	r3, #4

08000624 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000624:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000626:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000628:	d3f9      	bcc.n	800061e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800062a:	4a0b      	ldr	r2, [pc, #44]	; (8000658 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800062c:	4c0b      	ldr	r4, [pc, #44]	; (800065c <LoopFillZerobss+0x26>)
  movs r3, #0
 800062e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000630:	e001      	b.n	8000636 <LoopFillZerobss>

08000632 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000632:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000634:	3204      	adds	r2, #4

08000636 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000636:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000638:	d3fb      	bcc.n	8000632 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800063a:	f7ff ffd7 	bl	80005ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800063e:	f000 f811 	bl	8000664 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000642:	f7ff febb 	bl	80003bc <main>
  bx  lr    
 8000646:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000648:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800064c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000650:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000654:	080006d8 	.word	0x080006d8
  ldr r2, =_sbss
 8000658:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800065c:	2000002c 	.word	0x2000002c

08000660 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000660:	e7fe      	b.n	8000660 <ADC_IRQHandler>
	...

08000664 <__libc_init_array>:
 8000664:	b570      	push	{r4, r5, r6, lr}
 8000666:	4d0d      	ldr	r5, [pc, #52]	; (800069c <__libc_init_array+0x38>)
 8000668:	4c0d      	ldr	r4, [pc, #52]	; (80006a0 <__libc_init_array+0x3c>)
 800066a:	1b64      	subs	r4, r4, r5
 800066c:	10a4      	asrs	r4, r4, #2
 800066e:	2600      	movs	r6, #0
 8000670:	42a6      	cmp	r6, r4
 8000672:	d109      	bne.n	8000688 <__libc_init_array+0x24>
 8000674:	4d0b      	ldr	r5, [pc, #44]	; (80006a4 <__libc_init_array+0x40>)
 8000676:	4c0c      	ldr	r4, [pc, #48]	; (80006a8 <__libc_init_array+0x44>)
 8000678:	f000 f818 	bl	80006ac <_init>
 800067c:	1b64      	subs	r4, r4, r5
 800067e:	10a4      	asrs	r4, r4, #2
 8000680:	2600      	movs	r6, #0
 8000682:	42a6      	cmp	r6, r4
 8000684:	d105      	bne.n	8000692 <__libc_init_array+0x2e>
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f855 3b04 	ldr.w	r3, [r5], #4
 800068c:	4798      	blx	r3
 800068e:	3601      	adds	r6, #1
 8000690:	e7ee      	b.n	8000670 <__libc_init_array+0xc>
 8000692:	f855 3b04 	ldr.w	r3, [r5], #4
 8000696:	4798      	blx	r3
 8000698:	3601      	adds	r6, #1
 800069a:	e7f2      	b.n	8000682 <__libc_init_array+0x1e>
 800069c:	080006d0 	.word	0x080006d0
 80006a0:	080006d0 	.word	0x080006d0
 80006a4:	080006d0 	.word	0x080006d0
 80006a8:	080006d4 	.word	0x080006d4

080006ac <_init>:
 80006ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006ae:	bf00      	nop
 80006b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80006b2:	bc08      	pop	{r3}
 80006b4:	469e      	mov	lr, r3
 80006b6:	4770      	bx	lr

080006b8 <_fini>:
 80006b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006ba:	bf00      	nop
 80006bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80006be:	bc08      	pop	{r3}
 80006c0:	469e      	mov	lr, r3
 80006c2:	4770      	bx	lr
