Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Stat' [D:/Verilog Projects/Reg_File/Reg_File.srcs/sim_1/new/Test.v:13]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'En' [D:/Verilog Projects/Reg_File/Reg_File.srcs/sources_1/new/Processor_Logic.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Comb_Circuit
Compiling module xil_defaultlib.D_FF
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Temp_Reg
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.One_Stage
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Stat_Reg
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.Processor_Logic
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
