<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='31' type='unsigned int'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='191' u='r' c='_ZNK4llvm14SIRegisterInfo18getVGPRPressureSetEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='75' u='w' c='_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='94' u='w' c='_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='105' u='r' c='_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE'/>
