//
// Written by Synplify Pro 
// Product Version "U-2023.03LR-1"
// Program "Synplify Pro", Mapper "map202303lat, Build 062R"
// Mon Apr 14 12:59:44 2025
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v "
// file 1 "\c:\lscc\radiant\2023.1\synpbase\lib\vlog\hypermods.v "
// file 2 "\c:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_objects.v "
// file 3 "\c:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_pipes.svh "
// file 4 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_ice40up.v "
// file 5 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v "
// file 6 "\c:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v "
// file 7 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_add.v "
// file 8 "\c:\lscc\radiant\2023.1\ip\pmi\../common/adder/rtl\lscc_adder.v "
// file 9 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v "
// file 10 "\c:\lscc\radiant\2023.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v "
// file 11 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v "
// file 12 "\c:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v "
// file 13 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v "
// file 14 "\c:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v "
// file 15 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v "
// file 16 "\c:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v "
// file 17 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v "
// file 18 "\c:\lscc\radiant\2023.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v "
// file 19 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v "
// file 20 "\c:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v "
// file 21 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v "
// file 22 "\c:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v "
// file 23 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v "
// file 24 "\c:\lscc\radiant\2023.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v "
// file 25 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v "
// file 26 "\c:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v "
// file 27 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v "
// file 28 "\c:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v "
// file 29 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v "
// file 30 "\c:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v "
// file 31 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v "
// file 32 "\c:\lscc\radiant\2023.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v "
// file 33 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v "
// file 34 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v "
// file 35 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_dsp.v "
// file 36 "\z:\senior_design\0v7670_verilog\camera_output\source\impl_1\my_pll.v "
// file 37 "\z:\senior_design\0v7670_verilog\camera_output\source\impl_1\vga.v "
// file 38 "\z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v "
// file 39 "\z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config.v "
// file 40 "\z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v "
// file 41 "\z:\senior_design\0v7670_verilog\camera_output\mypll\rtl\mypll.v "
// file 42 "\z:\senior_design\0v7670_verilog\camera_output\source\impl_1\pattern_gen.v "
// file 43 "\z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v "
// file 44 "\z:\senior_design\0v7670_verilog\camera_output\source\impl_1\chatgpt_register_config.v "
// file 45 "\c:\lscc\radiant\2023.1\synpbase\lib\nlconst.dat "
// file 46 "\z:\senior_design\0v7670_verilog\camera_output\impl_1\camera_output_impl_1_cpe.ldc "
// file 47 "\z:/senior_design/0v7670_verilog/camera_output/impl_1/camera_output_impl_1_cpe.ldc "

`timescale 100 ps/100 ps
module OV7670_config_rom (
  rom_addr,
  rom_dout,
  clk_25MHz_c
)
;
input [7:0] rom_addr ;
output [15:0] rom_dout ;
input clk_25MHz_c ;
wire clk_25MHz_c ;
wire douts_i ;
wire VCC ;
wire douts_0_i ;
wire douts_1_i ;
wire douts_2_i ;
wire douts_3_i ;
wire douts_4_i ;
wire douts_5_i ;
wire douts_6_i ;
wire douts_7_i ;
wire douts_8_i ;
wire douts_9_i ;
wire douts_10_i ;
wire douts_11_i ;
wire douts_12_i ;
wire douts_13_i ;
wire douts_14_i ;
wire douts_12_i_1 ;
wire doutsr_0 ;
wire GND ;
wire N_13 ;
wire N_22 ;
wire N_7 ;
wire N_8 ;
wire N_30 ;
wire N_38 ;
wire N_42 ;
wire N_5 ;
wire N_12 ;
wire N_15 ;
wire N_19 ;
wire N_26 ;
wire N_29 ;
wire N_33 ;
wire N_36 ;
wire N_41 ;
wire N_46 ;
wire N_49 ;
wire N_51 ;
wire N_55 ;
wire N_57 ;
wire N_65 ;
wire N_66 ;
wire N_69 ;
wire N_71 ;
// @44:29
  FD1P3JZ \dout[15]  (
	.Q(rom_dout[15]),
	.D(douts_i),
	.CK(clk_25MHz_c),
	.PD(rom_addr[6]),
	.SP(VCC)
);
// @44:29
  FD1P3JZ \dout[0]  (
	.Q(rom_dout[0]),
	.D(douts_0_i),
	.CK(clk_25MHz_c),
	.PD(rom_addr[6]),
	.SP(VCC)
);
// @44:29
  FD1P3JZ \dout[1]  (
	.Q(rom_dout[1]),
	.D(douts_1_i),
	.CK(clk_25MHz_c),
	.PD(rom_addr[6]),
	.SP(VCC)
);
// @44:29
  FD1P3JZ \dout[2]  (
	.Q(rom_dout[2]),
	.D(douts_2_i),
	.CK(clk_25MHz_c),
	.PD(rom_addr[6]),
	.SP(VCC)
);
// @44:29
  FD1P3JZ \dout[3]  (
	.Q(rom_dout[3]),
	.D(douts_3_i),
	.CK(clk_25MHz_c),
	.PD(rom_addr[6]),
	.SP(VCC)
);
// @44:29
  FD1P3JZ \dout[4]  (
	.Q(rom_dout[4]),
	.D(douts_4_i),
	.CK(clk_25MHz_c),
	.PD(rom_addr[6]),
	.SP(VCC)
);
// @44:29
  FD1P3JZ \dout[5]  (
	.Q(rom_dout[5]),
	.D(douts_5_i),
	.CK(clk_25MHz_c),
	.PD(rom_addr[6]),
	.SP(VCC)
);
// @44:29
  FD1P3JZ \dout[6]  (
	.Q(rom_dout[6]),
	.D(douts_6_i),
	.CK(clk_25MHz_c),
	.PD(rom_addr[6]),
	.SP(VCC)
);
// @44:29
  FD1P3JZ \dout[7]  (
	.Q(rom_dout[7]),
	.D(douts_7_i),
	.CK(clk_25MHz_c),
	.PD(rom_addr[6]),
	.SP(VCC)
);
// @44:29
  FD1P3JZ \dout[8]  (
	.Q(rom_dout[8]),
	.D(douts_8_i),
	.CK(clk_25MHz_c),
	.PD(rom_addr[6]),
	.SP(VCC)
);
// @44:29
  FD1P3JZ \dout[9]  (
	.Q(rom_dout[9]),
	.D(douts_9_i),
	.CK(clk_25MHz_c),
	.PD(rom_addr[6]),
	.SP(VCC)
);
// @44:29
  FD1P3JZ \dout[10]  (
	.Q(rom_dout[10]),
	.D(douts_10_i),
	.CK(clk_25MHz_c),
	.PD(rom_addr[6]),
	.SP(VCC)
);
// @44:29
  FD1P3JZ \dout[11]  (
	.Q(rom_dout[11]),
	.D(douts_11_i),
	.CK(clk_25MHz_c),
	.PD(rom_addr[6]),
	.SP(VCC)
);
// @44:29
  FD1P3JZ \dout[12]  (
	.Q(rom_dout[12]),
	.D(douts_12_i),
	.CK(clk_25MHz_c),
	.PD(rom_addr[6]),
	.SP(VCC)
);
// @44:29
  FD1P3JZ \dout[13]  (
	.Q(rom_dout[13]),
	.D(douts_13_i),
	.CK(clk_25MHz_c),
	.PD(rom_addr[6]),
	.SP(VCC)
);
// @44:29
  FD1P3JZ \dout[14]  (
	.Q(rom_dout[14]),
	.D(douts_14_i),
	.CK(clk_25MHz_c),
	.PD(rom_addr[6]),
	.SP(VCC)
);
  LUT4 \dout_RNO[12]  (
	.A(douts_12_i_1),
	.B(doutsr_0),
	.C(rom_addr[2]),
	.D(GND),
	.Z(douts_12_i)
);
defparam \dout_RNO[12] .INIT="0xF7F7";
  LUT4 \dout_RNO_0[12]  (
	.A(rom_addr[0]),
	.B(rom_addr[1]),
	.C(rom_addr[3]),
	.D(rom_addr[4]),
	.Z(douts_12_i_1)
);
defparam \dout_RNO_0[12] .INIT="0x0E20";
  LUT4 doutsr_0_0 (
	.A(rom_addr[5]),
	.B(rom_addr[7]),
	.C(GND),
	.D(GND),
	.Z(doutsr_0)
);
defparam doutsr_0_0.INIT="0x1111";
  LUT4 \dout_2_15_0_.m12  (
	.A(rom_addr[1]),
	.B(rom_addr[3]),
	.C(GND),
	.D(GND),
	.Z(N_13)
);
defparam \dout_2_15_0_.m12 .INIT="0x1111";
  LUT4 \dout_2_15_0_.m21  (
	.A(rom_addr[1]),
	.B(rom_addr[2]),
	.C(rom_addr[3]),
	.D(GND),
	.Z(N_22)
);
defparam \dout_2_15_0_.m21 .INIT="0x2020";
  LUT4 \dout_2_15_0_.m6  (
	.A(rom_addr[1]),
	.B(rom_addr[2]),
	.C(rom_addr[3]),
	.D(GND),
	.Z(N_7)
);
defparam \dout_2_15_0_.m6 .INIT="0x0707";
  LUT4 \dout_2_15_0_.m7  (
	.A(rom_addr[0]),
	.B(rom_addr[1]),
	.C(rom_addr[2]),
	.D(rom_addr[3]),
	.Z(N_8)
);
defparam \dout_2_15_0_.m7 .INIT="0x001F";
  LUT4 \dout_2_15_0_.m29  (
	.A(rom_addr[0]),
	.B(rom_addr[1]),
	.C(rom_addr[2]),
	.D(rom_addr[3]),
	.Z(N_30)
);
defparam \dout_2_15_0_.m29 .INIT="0x001B";
  LUT4 \dout_2_15_0_.m37  (
	.A(rom_addr[0]),
	.B(rom_addr[1]),
	.C(rom_addr[2]),
	.D(rom_addr[3]),
	.Z(N_38)
);
defparam \dout_2_15_0_.m37 .INIT="0x001E";
  LUT4 \dout_2_15_0_.m41  (
	.A(rom_addr[0]),
	.B(rom_addr[1]),
	.C(rom_addr[2]),
	.D(rom_addr[3]),
	.Z(N_42)
);
defparam \dout_2_15_0_.m41 .INIT="0x0002";
  LUT4 \dout_2_15_0_.m4  (
	.A(rom_addr[0]),
	.B(rom_addr[1]),
	.C(rom_addr[2]),
	.D(rom_addr[3]),
	.Z(N_5)
);
defparam \dout_2_15_0_.m4 .INIT="0x7500";
  LUT4 \dout_2_15_0_.m11  (
	.A(rom_addr[0]),
	.B(rom_addr[1]),
	.C(rom_addr[2]),
	.D(rom_addr[3]),
	.Z(N_12)
);
defparam \dout_2_15_0_.m11 .INIT="0x0828";
  LUT4 \dout_2_15_0_.m14  (
	.A(rom_addr[0]),
	.B(rom_addr[1]),
	.C(rom_addr[2]),
	.D(rom_addr[3]),
	.Z(N_15)
);
defparam \dout_2_15_0_.m14 .INIT="0x0013";
  LUT4 \dout_2_15_0_.m18  (
	.A(rom_addr[0]),
	.B(rom_addr[1]),
	.C(rom_addr[2]),
	.D(rom_addr[3]),
	.Z(N_19)
);
defparam \dout_2_15_0_.m18 .INIT="0x6FF7";
  LUT4 \dout_2_15_0_.m25  (
	.A(rom_addr[0]),
	.B(rom_addr[1]),
	.C(rom_addr[2]),
	.D(rom_addr[3]),
	.Z(N_26)
);
defparam \dout_2_15_0_.m25 .INIT="0x7C6A";
  LUT4 \dout_2_15_0_.m28  (
	.A(rom_addr[0]),
	.B(rom_addr[1]),
	.C(rom_addr[2]),
	.D(rom_addr[3]),
	.Z(N_29)
);
defparam \dout_2_15_0_.m28 .INIT="0x5852";
  LUT4 \dout_2_15_0_.m32  (
	.A(rom_addr[0]),
	.B(rom_addr[1]),
	.C(rom_addr[2]),
	.D(rom_addr[3]),
	.Z(N_33)
);
defparam \dout_2_15_0_.m32 .INIT="0x4052";
  LUT4 \dout_2_15_0_.m35  (
	.A(rom_addr[0]),
	.B(rom_addr[1]),
	.C(rom_addr[2]),
	.D(rom_addr[3]),
	.Z(N_36)
);
defparam \dout_2_15_0_.m35 .INIT="0x4043";
  LUT4 \dout_2_15_0_.m40  (
	.A(rom_addr[0]),
	.B(rom_addr[1]),
	.C(rom_addr[2]),
	.D(rom_addr[3]),
	.Z(N_41)
);
defparam \dout_2_15_0_.m40 .INIT="0x512A";
  LUT4 \dout_2_15_0_.m45  (
	.A(rom_addr[0]),
	.B(rom_addr[1]),
	.C(rom_addr[2]),
	.D(rom_addr[3]),
	.Z(N_46)
);
defparam \dout_2_15_0_.m45 .INIT="0x1B30";
  LUT4 \dout_2_15_0_.m48  (
	.A(rom_addr[0]),
	.B(rom_addr[1]),
	.C(rom_addr[2]),
	.D(rom_addr[3]),
	.Z(N_49)
);
defparam \dout_2_15_0_.m48 .INIT="0x060A";
  LUT4 \dout_2_15_0_.m50  (
	.A(rom_addr[0]),
	.B(rom_addr[1]),
	.C(rom_addr[2]),
	.D(rom_addr[3]),
	.Z(N_51)
);
defparam \dout_2_15_0_.m50 .INIT="0x002C";
  LUT4 \dout_2_15_0_.m54  (
	.A(rom_addr[0]),
	.B(rom_addr[1]),
	.C(rom_addr[2]),
	.D(rom_addr[3]),
	.Z(N_55)
);
defparam \dout_2_15_0_.m54 .INIT="0x798D";
  LUT4 \dout_2_15_0_.m56  (
	.A(rom_addr[0]),
	.B(rom_addr[1]),
	.C(rom_addr[2]),
	.D(rom_addr[3]),
	.Z(N_57)
);
defparam \dout_2_15_0_.m56 .INIT="0x0034";
  LUT4 \dout_2_15_0_.m64  (
	.A(rom_addr[0]),
	.B(rom_addr[1]),
	.C(rom_addr[2]),
	.D(rom_addr[3]),
	.Z(N_65)
);
defparam \dout_2_15_0_.m64 .INIT="0x037D";
  LUT4 \dout_2_15_0_.m65  (
	.A(rom_addr[0]),
	.B(rom_addr[1]),
	.C(rom_addr[2]),
	.D(rom_addr[3]),
	.Z(N_66)
);
defparam \dout_2_15_0_.m65 .INIT="0x0036";
  LUT4 \dout_2_15_0_.m68  (
	.A(rom_addr[0]),
	.B(rom_addr[1]),
	.C(rom_addr[2]),
	.D(rom_addr[3]),
	.Z(N_69)
);
defparam \dout_2_15_0_.m68 .INIT="0x7802";
  LUT4 \dout_2_15_0_.m70  (
	.A(rom_addr[0]),
	.B(rom_addr[1]),
	.C(rom_addr[2]),
	.D(rom_addr[3]),
	.Z(N_71)
);
defparam \dout_2_15_0_.m70 .INIT="0x0039";
  LUT4 \dout_RNO[3]  (
	.A(N_13),
	.B(N_22),
	.C(doutsr_0),
	.D(rom_addr[4]),
	.Z(douts_3_i)
);
defparam \dout_RNO[3] .INIT="0x5FCF";
  LUT4 \dout_RNO[0]  (
	.A(N_5),
	.B(N_8),
	.C(doutsr_0),
	.D(rom_addr[4]),
	.Z(douts_0_i)
);
defparam \dout_RNO[0] .INIT="0x3FAF";
  LUT4 \dout_RNO[1]  (
	.A(N_12),
	.B(N_15),
	.C(doutsr_0),
	.D(rom_addr[4]),
	.Z(douts_1_i)
);
defparam \dout_RNO[1] .INIT="0x3FAF";
  LUT4 \dout_RNO[2]  (
	.A(N_8),
	.B(N_19),
	.C(doutsr_0),
	.D(rom_addr[4]),
	.Z(douts_2_i)
);
defparam \dout_RNO[2] .INIT="0x5F3F";
  LUT4 \dout_RNO[15]  (
	.A(N_42),
	.B(N_71),
	.C(doutsr_0),
	.D(rom_addr[4]),
	.Z(douts_i)
);
defparam \dout_RNO[15] .INIT="0x3FAF";
  LUT4 \dout_RNO[4]  (
	.A(N_7),
	.B(N_26),
	.C(doutsr_0),
	.D(rom_addr[4]),
	.Z(douts_4_i)
);
defparam \dout_RNO[4] .INIT="0x5FCF";
  LUT4 \dout_RNO[5]  (
	.A(N_29),
	.B(N_30),
	.C(doutsr_0),
	.D(rom_addr[4]),
	.Z(douts_5_i)
);
defparam \dout_RNO[5] .INIT="0x3FAF";
  LUT4 \dout_RNO[6]  (
	.A(N_30),
	.B(N_33),
	.C(doutsr_0),
	.D(rom_addr[4]),
	.Z(douts_6_i)
);
defparam \dout_RNO[6] .INIT="0x5FCF";
  LUT4 \dout_RNO[7]  (
	.A(N_36),
	.B(N_38),
	.C(doutsr_0),
	.D(rom_addr[4]),
	.Z(douts_7_i)
);
defparam \dout_RNO[7] .INIT="0x3FAF";
  LUT4 \dout_RNO[8]  (
	.A(N_41),
	.B(N_42),
	.C(doutsr_0),
	.D(rom_addr[4]),
	.Z(douts_8_i)
);
defparam \dout_RNO[8] .INIT="0x3FAF";
  LUT4 \dout_RNO[9]  (
	.A(N_15),
	.B(N_46),
	.C(doutsr_0),
	.D(rom_addr[4]),
	.Z(douts_9_i)
);
defparam \dout_RNO[9] .INIT="0x5F3F";
  LUT4 \dout_RNO[10]  (
	.A(N_49),
	.B(N_51),
	.C(doutsr_0),
	.D(rom_addr[4]),
	.Z(douts_10_i)
);
defparam \dout_RNO[10] .INIT="0x3FAF";
  LUT4 \dout_RNO[11]  (
	.A(N_55),
	.B(N_57),
	.C(doutsr_0),
	.D(rom_addr[4]),
	.Z(douts_11_i)
);
defparam \dout_RNO[11] .INIT="0x3F5F";
  LUT4 \dout_RNO[13]  (
	.A(N_65),
	.B(N_66),
	.C(doutsr_0),
	.D(rom_addr[4]),
	.Z(douts_13_i)
);
defparam \dout_RNO[13] .INIT="0x3F5F";
  LUT4 \dout_RNO[14]  (
	.A(N_13),
	.B(N_69),
	.C(doutsr_0),
	.D(rom_addr[4]),
	.Z(douts_14_i)
);
defparam \dout_RNO[14] .INIT="0x5FCF";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* OV7670_config_rom */

module OV7670_config_25000000s_0s_1s_2s_3s (
  debug_state_c,
  fsm_state_fast_0,
  fsm_state_0,
  address_counter,
  rom_dout,
  SCCB_data,
  SCCB_addr,
  rom_addr,
  un8_spram_addr_1,
  un1_start_config9_3_0,
  un1_start_config8_2_0,
  un1_start_config8_0,
  start_config,
  un1_fsm_state_2_1z,
  fsm_state_0_sqmuxa_2_1z,
  un1_fsm_state_3_1z,
  prev_pixel_valid,
  prev_pixel_valid_3_1z,
  pixel_valid_c,
  start_config8_1_1z,
  SCCB_ready,
  SCCB_start,
  clk_25MHz_c,
  done_c
)
;
input [1:0] debug_state_c ;
input fsm_state_fast_0 ;
input fsm_state_0 ;
input [15:14] address_counter ;
input [15:0] rom_dout ;
output [7:0] SCCB_data ;
output [7:0] SCCB_addr ;
output [7:0] rom_addr ;
output un8_spram_addr_1 ;
output un1_start_config9_3_0 ;
output un1_start_config8_2_0 ;
output un1_start_config8_0 ;
input start_config ;
output un1_fsm_state_2_1z ;
output fsm_state_0_sqmuxa_2_1z ;
output un1_fsm_state_3_1z ;
input prev_pixel_valid ;
output prev_pixel_valid_3_1z ;
input pixel_valid_c ;
output start_config8_1_1z ;
input SCCB_ready ;
output SCCB_start ;
input clk_25MHz_c ;
output done_c ;
wire fsm_state_fast_0 ;
wire fsm_state_0 ;
wire un8_spram_addr_1 ;
wire un1_start_config9_3_0 ;
wire un1_start_config8_2_0 ;
wire un1_start_config8_0 ;
wire start_config ;
wire un1_fsm_state_2_1z ;
wire fsm_state_0_sqmuxa_2_1z ;
wire un1_fsm_state_3_1z ;
wire prev_pixel_valid ;
wire prev_pixel_valid_3_1z ;
wire pixel_valid_c ;
wire start_config8_1_1z ;
wire SCCB_ready ;
wire SCCB_start ;
wire clk_25MHz_c ;
wire done_c ;
wire [1:0] FSM_state;
wire [28:0] timer;
wire [28:0] timer_5;
wire [7:0] rom_addr_RNO;
wire [0:0] FSM_state_RNI5NH1_0;
wire [27:0] un1_timer;
wire [0:0] FSM_state_RNI3JH23;
wire [0:0] FSM_state_RNIKEB23;
wire done_0 ;
wire GND ;
wire VCC ;
wire FSM_state_cnst_m ;
wire N_4_i ;
wire timer_1_sqmuxa_iso ;
wire timer_scalar ;
wire timer_0 ;
wire timer_1 ;
wire timer_2 ;
wire timer_3 ;
wire timer_4 ;
wire timer_5_scalar ;
wire timer_2_sqmuxa ;
wire SCCB_interface_start ;
wire un1_timer_cry_0_0_c_0_RNO ;
wire un1_timer_cry_1_0_c_0_RNO ;
wire un1_timer_cry_1_0_c_0_RNO_0 ;
wire un1_timer_cry_3_0_c_0_RNO ;
wire un1_timer_cry_3_0_c_0_RNO_0 ;
wire un1_timer_cry_5_0_c_0_RNO ;
wire un1_timer_cry_5_0_c_0_RNO_0 ;
wire un1_timer_cry_7_0_c_0_RNO ;
wire un1_timer_cry_7_0_c_0_RNO_0 ;
wire un1_timer_cry_9_0_c_0_RNO ;
wire un1_timer_cry_9_0_c_0_RNO_0 ;
wire un1_timer_cry_11_0_c_0_RNO ;
wire un1_timer_cry_11_0_c_0_RNO_0 ;
wire un1_timer_cry_13_0_c_0_RNO ;
wire un1_timer_cry_13_0_c_0_RNO_0 ;
wire un1_timer_cry_15_0_c_0_RNO ;
wire un1_timer_cry_15_0_c_0_RNO_0 ;
wire un1_timer_cry_17_0_c_0_RNO ;
wire un1_timer_cry_17_0_c_0_RNO_0 ;
wire un1_timer_cry_19_0_c_0_RNO ;
wire un1_timer_cry_19_0_c_0_RNO_0 ;
wire un1_timer_cry_21_0_c_0_RNO ;
wire un1_timer_cry_21_0_c_0_RNO_0 ;
wire un1_timer_cry_23_0_c_0_RNO ;
wire un1_timer_cry_23_0_c_0_RNO_0 ;
wire un1_timer_cry_25_0_c_0_RNO ;
wire un1_timer_cry_25_0_c_0_RNO_0 ;
wire un1_timer_cry_27_0_c_0_RNO_0 ;
wire un32_FSM_state_0_sqmuxa ;
wire timer_1_sqmuxa ;
wire N_100 ;
wire N_127 ;
wire SCCB_interface_start_e_sx ;
wire FSM_state_2_sqmuxa ;
wire un8_spram_addr_1_x0 ;
wire un1_FSM_state_3 ;
wire un1_rom_addr_ac0_9_out_0 ;
wire un1_rom_addr_axbxc0_1 ;
wire timer_0_sqmuxa_1_0 ;
wire WR9 ;
wire timer_0_sqmuxa_0 ;
wire un32_FSM_state_0_sqmuxa_20 ;
wire un32_FSM_state_0_sqmuxa_19 ;
wire un32_FSM_state_0_sqmuxa_18 ;
wire un32_FSM_state_0_sqmuxa_17 ;
wire un32_FSM_state_0_sqmuxa_16 ;
wire un32_FSM_state_0_sqmuxa_15 ;
wire FSM_state20_2 ;
wire FSM_state19_2 ;
wire FSM_state19_4_5 ;
wire FSM_state19_4_4 ;
wire FSM_state20_9 ;
wire un1_rom_addr_ac0_5_out ;
wire un1_timer_axb_28 ;
wire done ;
wire timer_0_sqmuxa_4_1 ;
wire timer_0_sqmuxa_2_0 ;
wire un32_FSM_state_0_sqmuxa_22 ;
wire un1_rom_addr_ac0_9_s_0_2 ;
wire un32_FSM_state_0_sqmuxa_27 ;
wire un32_FSM_state_0_sqmuxa_26 ;
wire timer_0_sqmuxa ;
wire un1_timer_cry_26 ;
wire un1_timer_cry_27_0_c_0_COUT ;
wire un1_timer_cry_24 ;
wire un1_timer_cry_22 ;
wire un1_timer_cry_20 ;
wire un1_timer_cry_18 ;
wire un1_timer_cry_16 ;
wire un1_timer_cry_14 ;
wire un1_timer_cry_12 ;
wire un1_timer_cry_10 ;
wire un1_timer_cry_8 ;
wire un1_timer_cry_6 ;
wire un1_timer_cry_4 ;
wire un1_timer_cry_2 ;
wire un1_timer_cry_0 ;
wire N_5 ;
wire N_1 ;
// @39:56
  FD1P3DZ done_Z (
	.Q(done_c),
	.D(done_0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @39:56
  FD1P3DZ \FSM_state_Z[1]  (
	.Q(FSM_state[1]),
	.D(FSM_state_cnst_m),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @39:56
  FD1P3DZ \FSM_state_Z[0]  (
	.Q(FSM_state[0]),
	.D(N_4_i),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \timer_Z[13]  (
	.Q(timer[13]),
	.D(timer_5[13]),
	.CK(clk_25MHz_c),
	.CD(timer_1_sqmuxa_iso),
	.SP(VCC)
);
// @39:56
  FD1P3DZ \timer_Z[12]  (
	.Q(timer[12]),
	.D(timer_scalar),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \timer_Z[11]  (
	.Q(timer[11]),
	.D(timer_5[11]),
	.CK(clk_25MHz_c),
	.CD(timer_1_sqmuxa_iso),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \timer_Z[10]  (
	.Q(timer[10]),
	.D(timer_5[10]),
	.CK(clk_25MHz_c),
	.CD(timer_1_sqmuxa_iso),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \timer_Z[9]  (
	.Q(timer[9]),
	.D(timer_5[9]),
	.CK(clk_25MHz_c),
	.CD(timer_1_sqmuxa_iso),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \timer_Z[8]  (
	.Q(timer[8]),
	.D(timer_5[8]),
	.CK(clk_25MHz_c),
	.CD(timer_1_sqmuxa_iso),
	.SP(VCC)
);
// @39:56
  FD1P3DZ \timer_Z[7]  (
	.Q(timer[7]),
	.D(timer_0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \timer_Z[6]  (
	.Q(timer[6]),
	.D(timer_5[6]),
	.CK(clk_25MHz_c),
	.CD(timer_1_sqmuxa_iso),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \timer_Z[5]  (
	.Q(timer[5]),
	.D(timer_5[5]),
	.CK(clk_25MHz_c),
	.CD(timer_1_sqmuxa_iso),
	.SP(VCC)
);
// @39:56
  FD1P3DZ \timer_Z[4]  (
	.Q(timer[4]),
	.D(timer_1),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \timer_Z[3]  (
	.Q(timer[3]),
	.D(timer_5[3]),
	.CK(clk_25MHz_c),
	.CD(timer_1_sqmuxa_iso),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \timer_Z[2]  (
	.Q(timer[2]),
	.D(timer_5[2]),
	.CK(clk_25MHz_c),
	.CD(timer_1_sqmuxa_iso),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \timer_Z[1]  (
	.Q(timer[1]),
	.D(timer_5[1]),
	.CK(clk_25MHz_c),
	.CD(timer_1_sqmuxa_iso),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \timer_Z[0]  (
	.Q(timer[0]),
	.D(timer_5[0]),
	.CK(clk_25MHz_c),
	.CD(timer_1_sqmuxa_iso),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \timer_Z[28]  (
	.Q(timer[28]),
	.D(timer_5[28]),
	.CK(clk_25MHz_c),
	.CD(timer_1_sqmuxa_iso),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \timer_Z[27]  (
	.Q(timer[27]),
	.D(timer_5[27]),
	.CK(clk_25MHz_c),
	.CD(timer_1_sqmuxa_iso),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \timer_Z[26]  (
	.Q(timer[26]),
	.D(timer_5[26]),
	.CK(clk_25MHz_c),
	.CD(timer_1_sqmuxa_iso),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \timer_Z[25]  (
	.Q(timer[25]),
	.D(timer_5[25]),
	.CK(clk_25MHz_c),
	.CD(timer_1_sqmuxa_iso),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \timer_Z[24]  (
	.Q(timer[24]),
	.D(timer_5[24]),
	.CK(clk_25MHz_c),
	.CD(timer_1_sqmuxa_iso),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \timer_Z[23]  (
	.Q(timer[23]),
	.D(timer_5[23]),
	.CK(clk_25MHz_c),
	.CD(timer_1_sqmuxa_iso),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \timer_Z[22]  (
	.Q(timer[22]),
	.D(timer_5[22]),
	.CK(clk_25MHz_c),
	.CD(timer_1_sqmuxa_iso),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \timer_Z[21]  (
	.Q(timer[21]),
	.D(timer_5[21]),
	.CK(clk_25MHz_c),
	.CD(timer_1_sqmuxa_iso),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \timer_Z[20]  (
	.Q(timer[20]),
	.D(timer_5[20]),
	.CK(clk_25MHz_c),
	.CD(timer_1_sqmuxa_iso),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \timer_Z[19]  (
	.Q(timer[19]),
	.D(timer_5[19]),
	.CK(clk_25MHz_c),
	.CD(timer_1_sqmuxa_iso),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \timer_Z[18]  (
	.Q(timer[18]),
	.D(timer_5[18]),
	.CK(clk_25MHz_c),
	.CD(timer_1_sqmuxa_iso),
	.SP(VCC)
);
// @39:56
  FD1P3DZ \timer_Z[17]  (
	.Q(timer[17]),
	.D(timer_2),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @39:56
  FD1P3DZ \timer_Z[16]  (
	.Q(timer[16]),
	.D(timer_3),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @39:56
  FD1P3DZ \timer_Z[15]  (
	.Q(timer[15]),
	.D(timer_4),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @39:56
  FD1P3DZ \timer_Z[14]  (
	.Q(timer[14]),
	.D(timer_5_scalar),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \rom_addr_Z[7]  (
	.Q(rom_addr[7]),
	.D(rom_addr_RNO[7]),
	.CK(clk_25MHz_c),
	.CD(FSM_state_RNI5NH1_0[0]),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \rom_addr_Z[6]  (
	.Q(rom_addr[6]),
	.D(rom_addr_RNO[6]),
	.CK(clk_25MHz_c),
	.CD(FSM_state_RNI5NH1_0[0]),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \rom_addr_Z[5]  (
	.Q(rom_addr[5]),
	.D(rom_addr_RNO[5]),
	.CK(clk_25MHz_c),
	.CD(FSM_state_RNI5NH1_0[0]),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \rom_addr_Z[4]  (
	.Q(rom_addr[4]),
	.D(rom_addr_RNO[4]),
	.CK(clk_25MHz_c),
	.CD(FSM_state_RNI5NH1_0[0]),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \rom_addr_Z[3]  (
	.Q(rom_addr[3]),
	.D(rom_addr_RNO[3]),
	.CK(clk_25MHz_c),
	.CD(FSM_state_RNI5NH1_0[0]),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \rom_addr_Z[2]  (
	.Q(rom_addr[2]),
	.D(rom_addr_RNO[2]),
	.CK(clk_25MHz_c),
	.CD(FSM_state_RNI5NH1_0[0]),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \rom_addr_Z[1]  (
	.Q(rom_addr[1]),
	.D(rom_addr_RNO[1]),
	.CK(clk_25MHz_c),
	.CD(FSM_state_RNI5NH1_0[0]),
	.SP(VCC)
);
// @39:56
  FD1P3IZ \rom_addr_Z[0]  (
	.Q(rom_addr[0]),
	.D(rom_addr_RNO[0]),
	.CK(clk_25MHz_c),
	.CD(FSM_state_RNI5NH1_0[0]),
	.SP(VCC)
);
// @39:56
  FD1P3DZ \SCCB_interface_addr[7]  (
	.Q(SCCB_addr[7]),
	.D(rom_dout[15]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(timer_2_sqmuxa)
);
// @39:56
  FD1P3DZ \SCCB_interface_addr[6]  (
	.Q(SCCB_addr[6]),
	.D(rom_dout[14]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(timer_2_sqmuxa)
);
// @39:56
  FD1P3DZ \SCCB_interface_addr[5]  (
	.Q(SCCB_addr[5]),
	.D(rom_dout[13]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(timer_2_sqmuxa)
);
// @39:56
  FD1P3DZ \SCCB_interface_addr[4]  (
	.Q(SCCB_addr[4]),
	.D(rom_dout[12]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(timer_2_sqmuxa)
);
// @39:56
  FD1P3DZ \SCCB_interface_addr[3]  (
	.Q(SCCB_addr[3]),
	.D(rom_dout[11]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(timer_2_sqmuxa)
);
// @39:56
  FD1P3DZ \SCCB_interface_addr[2]  (
	.Q(SCCB_addr[2]),
	.D(rom_dout[10]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(timer_2_sqmuxa)
);
// @39:56
  FD1P3DZ \SCCB_interface_addr[1]  (
	.Q(SCCB_addr[1]),
	.D(rom_dout[9]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(timer_2_sqmuxa)
);
// @39:56
  FD1P3DZ \SCCB_interface_addr[0]  (
	.Q(SCCB_addr[0]),
	.D(rom_dout[8]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(timer_2_sqmuxa)
);
// @39:56
  FD1P3DZ \SCCB_interface_data[7]  (
	.Q(SCCB_data[7]),
	.D(rom_dout[7]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(timer_2_sqmuxa)
);
// @39:56
  FD1P3DZ \SCCB_interface_data[6]  (
	.Q(SCCB_data[6]),
	.D(rom_dout[6]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(timer_2_sqmuxa)
);
// @39:56
  FD1P3DZ \SCCB_interface_data[5]  (
	.Q(SCCB_data[5]),
	.D(rom_dout[5]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(timer_2_sqmuxa)
);
// @39:56
  FD1P3DZ \SCCB_interface_data[4]  (
	.Q(SCCB_data[4]),
	.D(rom_dout[4]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(timer_2_sqmuxa)
);
// @39:56
  FD1P3DZ \SCCB_interface_data[3]  (
	.Q(SCCB_data[3]),
	.D(rom_dout[3]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(timer_2_sqmuxa)
);
// @39:56
  FD1P3DZ \SCCB_interface_data[2]  (
	.Q(SCCB_data[2]),
	.D(rom_dout[2]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(timer_2_sqmuxa)
);
// @39:56
  FD1P3DZ \SCCB_interface_data[1]  (
	.Q(SCCB_data[1]),
	.D(rom_dout[1]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(timer_2_sqmuxa)
);
// @39:56
  FD1P3DZ \SCCB_interface_data[0]  (
	.Q(SCCB_data[0]),
	.D(rom_dout[0]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(timer_2_sqmuxa)
);
// @39:56
  FD1P3DZ SCCB_interface_start_Z (
	.Q(SCCB_start),
	.D(SCCB_interface_start),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
  LUT4 un1_timer_cry_0_0_c_0_RNO_cZ (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(un1_timer_cry_0_0_c_0_RNO)
);
defparam un1_timer_cry_0_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un1_timer_cry_1_0_c_0_RNO_cZ (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(un1_timer_cry_1_0_c_0_RNO)
);
defparam un1_timer_cry_1_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un1_timer_cry_1_0_c_0_RNO_0_cZ (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(un1_timer_cry_1_0_c_0_RNO_0)
);
defparam un1_timer_cry_1_0_c_0_RNO_0_cZ.INIT="0x8888";
  LUT4 un1_timer_cry_3_0_c_0_RNO_cZ (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(un1_timer_cry_3_0_c_0_RNO)
);
defparam un1_timer_cry_3_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un1_timer_cry_3_0_c_0_RNO_0_cZ (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(un1_timer_cry_3_0_c_0_RNO_0)
);
defparam un1_timer_cry_3_0_c_0_RNO_0_cZ.INIT="0x8888";
  LUT4 un1_timer_cry_5_0_c_0_RNO_cZ (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(un1_timer_cry_5_0_c_0_RNO)
);
defparam un1_timer_cry_5_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un1_timer_cry_5_0_c_0_RNO_0_cZ (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(un1_timer_cry_5_0_c_0_RNO_0)
);
defparam un1_timer_cry_5_0_c_0_RNO_0_cZ.INIT="0x8888";
  LUT4 un1_timer_cry_7_0_c_0_RNO_cZ (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(un1_timer_cry_7_0_c_0_RNO)
);
defparam un1_timer_cry_7_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un1_timer_cry_7_0_c_0_RNO_0_cZ (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(un1_timer_cry_7_0_c_0_RNO_0)
);
defparam un1_timer_cry_7_0_c_0_RNO_0_cZ.INIT="0x8888";
  LUT4 un1_timer_cry_9_0_c_0_RNO_cZ (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(un1_timer_cry_9_0_c_0_RNO)
);
defparam un1_timer_cry_9_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un1_timer_cry_9_0_c_0_RNO_0_cZ (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(un1_timer_cry_9_0_c_0_RNO_0)
);
defparam un1_timer_cry_9_0_c_0_RNO_0_cZ.INIT="0x8888";
  LUT4 un1_timer_cry_11_0_c_0_RNO_cZ (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(un1_timer_cry_11_0_c_0_RNO)
);
defparam un1_timer_cry_11_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un1_timer_cry_11_0_c_0_RNO_0_cZ (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(un1_timer_cry_11_0_c_0_RNO_0)
);
defparam un1_timer_cry_11_0_c_0_RNO_0_cZ.INIT="0x8888";
  LUT4 un1_timer_cry_13_0_c_0_RNO_cZ (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(un1_timer_cry_13_0_c_0_RNO)
);
defparam un1_timer_cry_13_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un1_timer_cry_13_0_c_0_RNO_0_cZ (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(un1_timer_cry_13_0_c_0_RNO_0)
);
defparam un1_timer_cry_13_0_c_0_RNO_0_cZ.INIT="0x8888";
  LUT4 un1_timer_cry_15_0_c_0_RNO_cZ (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(un1_timer_cry_15_0_c_0_RNO)
);
defparam un1_timer_cry_15_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un1_timer_cry_15_0_c_0_RNO_0_cZ (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(un1_timer_cry_15_0_c_0_RNO_0)
);
defparam un1_timer_cry_15_0_c_0_RNO_0_cZ.INIT="0x8888";
  LUT4 un1_timer_cry_17_0_c_0_RNO_cZ (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(un1_timer_cry_17_0_c_0_RNO)
);
defparam un1_timer_cry_17_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un1_timer_cry_17_0_c_0_RNO_0_cZ (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(un1_timer_cry_17_0_c_0_RNO_0)
);
defparam un1_timer_cry_17_0_c_0_RNO_0_cZ.INIT="0x8888";
  LUT4 un1_timer_cry_19_0_c_0_RNO_cZ (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(un1_timer_cry_19_0_c_0_RNO)
);
defparam un1_timer_cry_19_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un1_timer_cry_19_0_c_0_RNO_0_cZ (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(un1_timer_cry_19_0_c_0_RNO_0)
);
defparam un1_timer_cry_19_0_c_0_RNO_0_cZ.INIT="0x8888";
  LUT4 un1_timer_cry_21_0_c_0_RNO_cZ (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(un1_timer_cry_21_0_c_0_RNO)
);
defparam un1_timer_cry_21_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un1_timer_cry_21_0_c_0_RNO_0_cZ (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(un1_timer_cry_21_0_c_0_RNO_0)
);
defparam un1_timer_cry_21_0_c_0_RNO_0_cZ.INIT="0x8888";
  LUT4 un1_timer_cry_23_0_c_0_RNO_cZ (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(un1_timer_cry_23_0_c_0_RNO)
);
defparam un1_timer_cry_23_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un1_timer_cry_23_0_c_0_RNO_0_cZ (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(un1_timer_cry_23_0_c_0_RNO_0)
);
defparam un1_timer_cry_23_0_c_0_RNO_0_cZ.INIT="0x8888";
  LUT4 un1_timer_cry_25_0_c_0_RNO_cZ (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(un1_timer_cry_25_0_c_0_RNO)
);
defparam un1_timer_cry_25_0_c_0_RNO_cZ.INIT="0x8888";
  LUT4 un1_timer_cry_25_0_c_0_RNO_0_cZ (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(un1_timer_cry_25_0_c_0_RNO_0)
);
defparam un1_timer_cry_25_0_c_0_RNO_0_cZ.INIT="0x8888";
  LUT4 un1_timer_cry_27_0_c_0_RNO_0_cZ (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(un1_timer_cry_27_0_c_0_RNO_0)
);
defparam un1_timer_cry_27_0_c_0_RNO_0_cZ.INIT="0x8888";
  LUT4 \timer_RNO[0]  (
	.A(timer_2_sqmuxa),
	.B(un1_timer[0]),
	.C(un32_FSM_state_0_sqmuxa),
	.D(GND),
	.Z(timer_5[0])
);
defparam \timer_RNO[0] .INIT="0x0404";
  LUT4 \timer_RNO[1]  (
	.A(timer_2_sqmuxa),
	.B(un1_timer[1]),
	.C(un32_FSM_state_0_sqmuxa),
	.D(GND),
	.Z(timer_5[1])
);
defparam \timer_RNO[1] .INIT="0x0404";
  LUT4 \timer_RNO[2]  (
	.A(timer_2_sqmuxa),
	.B(un1_timer[2]),
	.C(un32_FSM_state_0_sqmuxa),
	.D(GND),
	.Z(timer_5[2])
);
defparam \timer_RNO[2] .INIT="0x0404";
  LUT4 \timer_RNO[3]  (
	.A(timer_2_sqmuxa),
	.B(un1_timer[3]),
	.C(un32_FSM_state_0_sqmuxa),
	.D(GND),
	.Z(timer_5[3])
);
defparam \timer_RNO[3] .INIT="0x0404";
  LUT4 \timer_RNO[4]  (
	.A(timer_1_sqmuxa),
	.B(timer_2_sqmuxa),
	.C(un1_timer[4]),
	.D(un32_FSM_state_0_sqmuxa),
	.Z(timer_1)
);
defparam \timer_RNO[4] .INIT="0xAABA";
  LUT4 \timer_RNO[5]  (
	.A(timer_2_sqmuxa),
	.B(un1_timer[5]),
	.C(un32_FSM_state_0_sqmuxa),
	.D(GND),
	.Z(timer_5[5])
);
defparam \timer_RNO[5] .INIT="0x0404";
  LUT4 \timer_RNO[6]  (
	.A(timer_2_sqmuxa),
	.B(un1_timer[6]),
	.C(un32_FSM_state_0_sqmuxa),
	.D(GND),
	.Z(timer_5[6])
);
defparam \timer_RNO[6] .INIT="0x0404";
  LUT4 \timer_RNO[7]  (
	.A(timer_1_sqmuxa),
	.B(timer_2_sqmuxa),
	.C(un1_timer[7]),
	.D(un32_FSM_state_0_sqmuxa),
	.Z(timer_0)
);
defparam \timer_RNO[7] .INIT="0xAABA";
  LUT4 \timer_RNO[8]  (
	.A(timer_2_sqmuxa),
	.B(un1_timer[8]),
	.C(un32_FSM_state_0_sqmuxa),
	.D(GND),
	.Z(timer_5[8])
);
defparam \timer_RNO[8] .INIT="0x0404";
  LUT4 \timer_RNO[9]  (
	.A(timer_2_sqmuxa),
	.B(un1_timer[9]),
	.C(un32_FSM_state_0_sqmuxa),
	.D(GND),
	.Z(timer_5[9])
);
defparam \timer_RNO[9] .INIT="0x0404";
  LUT4 \timer_RNO[10]  (
	.A(timer_2_sqmuxa),
	.B(un1_timer[10]),
	.C(un32_FSM_state_0_sqmuxa),
	.D(GND),
	.Z(timer_5[10])
);
defparam \timer_RNO[10] .INIT="0x0404";
  LUT4 \timer_RNO[11]  (
	.A(timer_2_sqmuxa),
	.B(un1_timer[11]),
	.C(un32_FSM_state_0_sqmuxa),
	.D(GND),
	.Z(timer_5[11])
);
defparam \timer_RNO[11] .INIT="0x0404";
  LUT4 \timer_RNO[12]  (
	.A(timer_1_sqmuxa),
	.B(timer_2_sqmuxa),
	.C(un1_timer[12]),
	.D(un32_FSM_state_0_sqmuxa),
	.Z(timer_scalar)
);
defparam \timer_RNO[12] .INIT="0xAABA";
  LUT4 \timer_RNO[13]  (
	.A(timer_2_sqmuxa),
	.B(un1_timer[13]),
	.C(un32_FSM_state_0_sqmuxa),
	.D(GND),
	.Z(timer_5[13])
);
defparam \timer_RNO[13] .INIT="0x0404";
  LUT4 \timer_RNO[14]  (
	.A(timer_1_sqmuxa),
	.B(timer_2_sqmuxa),
	.C(un1_timer[14]),
	.D(un32_FSM_state_0_sqmuxa),
	.Z(timer_5_scalar)
);
defparam \timer_RNO[14] .INIT="0xAABA";
  LUT4 \timer_RNO[15]  (
	.A(timer_1_sqmuxa),
	.B(timer_2_sqmuxa),
	.C(un1_timer[15]),
	.D(un32_FSM_state_0_sqmuxa),
	.Z(timer_4)
);
defparam \timer_RNO[15] .INIT="0xAABA";
  LUT4 \timer_RNO[16]  (
	.A(timer_1_sqmuxa),
	.B(timer_2_sqmuxa),
	.C(un1_timer[16]),
	.D(un32_FSM_state_0_sqmuxa),
	.Z(timer_3)
);
defparam \timer_RNO[16] .INIT="0xAABA";
  LUT4 \timer_RNO[17]  (
	.A(timer_1_sqmuxa),
	.B(timer_2_sqmuxa),
	.C(un1_timer[17]),
	.D(un32_FSM_state_0_sqmuxa),
	.Z(timer_2)
);
defparam \timer_RNO[17] .INIT="0xAABA";
  LUT4 \timer_RNO[18]  (
	.A(timer_2_sqmuxa),
	.B(un1_timer[18]),
	.C(un32_FSM_state_0_sqmuxa),
	.D(GND),
	.Z(timer_5[18])
);
defparam \timer_RNO[18] .INIT="0x0404";
  LUT4 \timer_RNO[19]  (
	.A(timer_2_sqmuxa),
	.B(un1_timer[19]),
	.C(un32_FSM_state_0_sqmuxa),
	.D(GND),
	.Z(timer_5[19])
);
defparam \timer_RNO[19] .INIT="0x0404";
  LUT4 \timer_RNO[20]  (
	.A(timer_2_sqmuxa),
	.B(un1_timer[20]),
	.C(un32_FSM_state_0_sqmuxa),
	.D(GND),
	.Z(timer_5[20])
);
defparam \timer_RNO[20] .INIT="0x0404";
  LUT4 \timer_RNO[21]  (
	.A(timer_2_sqmuxa),
	.B(un1_timer[21]),
	.C(un32_FSM_state_0_sqmuxa),
	.D(GND),
	.Z(timer_5[21])
);
defparam \timer_RNO[21] .INIT="0x0404";
  LUT4 \timer_RNO[22]  (
	.A(timer_2_sqmuxa),
	.B(un1_timer[22]),
	.C(un32_FSM_state_0_sqmuxa),
	.D(GND),
	.Z(timer_5[22])
);
defparam \timer_RNO[22] .INIT="0x0404";
  LUT4 \timer_RNO[23]  (
	.A(timer_2_sqmuxa),
	.B(un1_timer[23]),
	.C(un32_FSM_state_0_sqmuxa),
	.D(GND),
	.Z(timer_5[23])
);
defparam \timer_RNO[23] .INIT="0x0404";
  LUT4 \timer_RNO[24]  (
	.A(timer_2_sqmuxa),
	.B(un1_timer[24]),
	.C(un32_FSM_state_0_sqmuxa),
	.D(GND),
	.Z(timer_5[24])
);
defparam \timer_RNO[24] .INIT="0x0404";
  LUT4 \timer_RNO[25]  (
	.A(timer_2_sqmuxa),
	.B(un1_timer[25]),
	.C(un32_FSM_state_0_sqmuxa),
	.D(GND),
	.Z(timer_5[25])
);
defparam \timer_RNO[25] .INIT="0x0404";
  LUT4 \timer_RNO[26]  (
	.A(timer_2_sqmuxa),
	.B(un1_timer[26]),
	.C(un32_FSM_state_0_sqmuxa),
	.D(GND),
	.Z(timer_5[26])
);
defparam \timer_RNO[26] .INIT="0x0404";
  LUT4 \timer_RNO[27]  (
	.A(timer_2_sqmuxa),
	.B(un1_timer[27]),
	.C(un32_FSM_state_0_sqmuxa),
	.D(GND),
	.Z(timer_5[27])
);
defparam \timer_RNO[27] .INIT="0x0404";
  LUT4 SCCB_interface_start_RNO (
	.A(N_100),
	.B(N_127),
	.C(SCCB_start),
	.D(SCCB_interface_start_e_sx),
	.Z(SCCB_interface_start)
);
defparam SCCB_interface_start_RNO.INIT="0x00F1";
  LUT4 SCCB_interface_start_RNO_0 (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(SCCB_ready),
	.D(SCCB_start),
	.Z(SCCB_interface_start_e_sx)
);
defparam SCCB_interface_start_RNO_0.INIT="0x88DF";
  LUT4 \FSM_state_RNO[1]  (
	.A(N_100),
	.B(FSM_state[0]),
	.C(FSM_state_2_sqmuxa),
	.D(un32_FSM_state_0_sqmuxa),
	.Z(FSM_state_cnst_m)
);
defparam \FSM_state_RNO[1] .INIT="0x008C";
  LUT4 un8_spram_addr_1_x0_cZ (
	.A(address_counter[14]),
	.B(address_counter[15]),
	.C(debug_state_c[0]),
	.D(fsm_state_0),
	.Z(un8_spram_addr_1_x0)
);
defparam un8_spram_addr_1_x0_cZ.INIT="0x1011";
  LUT4 \FSM_state_RNINA433[0]  (
	.A(N_100),
	.B(un1_FSM_state_3),
	.C(GND),
	.D(GND),
	.Z(timer_1_sqmuxa_iso)
);
defparam \FSM_state_RNINA433[0] .INIT="0x8888";
  LUT4 \rom_addr_RNO_cZ[6]  (
	.A(FSM_state[0]),
	.B(un1_rom_addr_ac0_9_out_0),
	.C(un1_rom_addr_axbxc0_1),
	.D(rom_addr[6]),
	.Z(rom_addr_RNO[6])
);
defparam \rom_addr_RNO_cZ[6] .INIT="0x3BC4";
  LUT4 \rom_addr_RNO_0[6]  (
	.A(N_100),
	.B(N_127),
	.C(SCCB_ready),
	.D(GND),
	.Z(un1_rom_addr_axbxc0_1)
);
defparam \rom_addr_RNO_0[6] .INIT="0x3232";
  LUT4 \rom_addr_RNO_0[1]  (
	.A(FSM_state[1]),
	.B(rom_addr[0]),
	.C(GND),
	.D(GND),
	.Z(timer_0_sqmuxa_1_0)
);
defparam \rom_addr_RNO_0[1] .INIT="0x4444";
  LUT4 \FSM_state_RNI5NH1_0_cZ[0]  (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(FSM_state_RNI5NH1_0[0])
);
defparam \FSM_state_RNI5NH1_0_cZ[0] .INIT="0x1111";
  LUT4 \FSM_state_RNI5NH1[0]  (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(un1_FSM_state_3)
);
defparam \FSM_state_RNI5NH1[0] .INIT="0x2222";
  LUT4 start_config8_1 (
	.A(debug_state_c[0]),
	.B(fsm_state_fast_0),
	.C(GND),
	.D(GND),
	.Z(start_config8_1_1z)
);
defparam start_config8_1.INIT="0x1111";
  LUT4 prev_pixel_valid_3 (
	.A(debug_state_c[1]),
	.B(pixel_valid_c),
	.C(GND),
	.D(GND),
	.Z(prev_pixel_valid_3_1z)
);
defparam prev_pixel_valid_3.INIT="0x8888";
  LUT4 WR9_cZ (
	.A(pixel_valid_c),
	.B(prev_pixel_valid),
	.C(GND),
	.D(GND),
	.Z(WR9)
);
defparam WR9_cZ.INIT="0x2222";
  LUT4 \rom_addr_RNO_0[2]  (
	.A(FSM_state[1]),
	.B(rom_addr[0]),
	.C(rom_addr[1]),
	.D(GND),
	.Z(timer_0_sqmuxa_0)
);
defparam \rom_addr_RNO_0[2] .INIT="0x4040";
  LUT4 \timer_RNII87P1[15]  (
	.A(timer[15]),
	.B(timer[16]),
	.C(timer[17]),
	.D(timer[18]),
	.Z(un32_FSM_state_0_sqmuxa_20)
);
defparam \timer_RNII87P1[15] .INIT="0x0001";
  LUT4 \timer_RNI70AP1[19]  (
	.A(timer[19]),
	.B(timer[20]),
	.C(timer[21]),
	.D(timer[22]),
	.Z(un32_FSM_state_0_sqmuxa_19)
);
defparam \timer_RNI70AP1[19] .INIT="0x0001";
  LUT4 \timer_RNIICBP1[23]  (
	.A(timer[23]),
	.B(timer[24]),
	.C(timer[27]),
	.D(timer[28]),
	.Z(un32_FSM_state_0_sqmuxa_18)
);
defparam \timer_RNIICBP1[23] .INIT="0x0001";
  LUT4 \timer_RNI4N951[0]  (
	.A(timer[0]),
	.B(timer[1]),
	.C(timer[25]),
	.D(timer[26]),
	.Z(un32_FSM_state_0_sqmuxa_17)
);
defparam \timer_RNI4N951[0] .INIT="0x0001";
  LUT4 \timer_RNI2E8H[2]  (
	.A(timer[2]),
	.B(timer[3]),
	.C(timer[4]),
	.D(timer[5]),
	.Z(un32_FSM_state_0_sqmuxa_16)
);
defparam \timer_RNI2E8H[2] .INIT="0x0001";
  LUT4 \timer_RNIIU8H[6]  (
	.A(timer[6]),
	.B(timer[7]),
	.C(timer[8]),
	.D(timer[9]),
	.Z(un32_FSM_state_0_sqmuxa_15)
);
defparam \timer_RNIIU8H[6] .INIT="0x0001";
  LUT4 FSM_state20_2_cZ (
	.A(rom_dout[0]),
	.B(rom_dout[1]),
	.C(rom_dout[2]),
	.D(rom_dout[3]),
	.Z(FSM_state20_2)
);
defparam FSM_state20_2_cZ.INIT="0x0001";
  LUT4 FSM_state19_2_cZ (
	.A(rom_dout[0]),
	.B(rom_dout[1]),
	.C(rom_dout[2]),
	.D(rom_dout[3]),
	.Z(FSM_state19_2)
);
defparam FSM_state19_2_cZ.INIT="0x8000";
  LUT4 FSM_state19_4_5_cZ (
	.A(rom_dout[12]),
	.B(rom_dout[13]),
	.C(rom_dout[14]),
	.D(rom_dout[15]),
	.Z(FSM_state19_4_5)
);
defparam FSM_state19_4_5_cZ.INIT="0x8000";
  LUT4 FSM_state19_4_4_cZ (
	.A(rom_dout[8]),
	.B(rom_dout[9]),
	.C(rom_dout[10]),
	.D(rom_dout[11]),
	.Z(FSM_state19_4_4)
);
defparam FSM_state19_4_4_cZ.INIT="0x8000";
  LUT4 FSM_state20_9_cZ (
	.A(rom_dout[4]),
	.B(rom_dout[5]),
	.C(rom_dout[6]),
	.D(rom_dout[7]),
	.Z(FSM_state20_9)
);
defparam FSM_state20_9_cZ.INIT="0x8000";
  LUT4 \rom_addr_RNIMME71[0]  (
	.A(rom_addr[0]),
	.B(rom_addr[1]),
	.C(rom_addr[2]),
	.D(rom_addr[3]),
	.Z(un1_rom_addr_ac0_5_out)
);
defparam \rom_addr_RNIMME71[0] .INIT="0x8000";
  LUT4 un1_timer_cry_27_0_c_0_RNO (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(timer[28]),
	.D(GND),
	.Z(un1_timer_axb_28)
);
defparam un1_timer_cry_27_0_c_0_RNO.INIT="0x7878";
  LUT4 done_RNO_0 (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(done_c),
	.D(GND),
	.Z(done)
);
defparam done_RNO_0.INIT="0xF4F4";
  LUT4 \rom_addr_RNO_0[5]  (
	.A(FSM_state[1]),
	.B(un1_rom_addr_ac0_5_out),
	.C(rom_addr[4]),
	.D(GND),
	.Z(timer_0_sqmuxa_4_1)
);
defparam \rom_addr_RNO_0[5] .INIT="0x4040";
  LUT4 \rom_addr_RNO_0[3]  (
	.A(FSM_state[1]),
	.B(rom_addr[0]),
	.C(rom_addr[1]),
	.D(rom_addr[2]),
	.Z(timer_0_sqmuxa_2_0)
);
defparam \rom_addr_RNO_0[3] .INIT="0x4000";
  LUT4 \timer_RNIFOLB1[10]  (
	.A(FSM_state[0]),
	.B(timer[10]),
	.C(timer[11]),
	.D(timer[12]),
	.Z(un32_FSM_state_0_sqmuxa_22)
);
defparam \timer_RNIFOLB1[10] .INIT="0x0002";
  LUT4 \rom_addr_RNIR4CU[5]  (
	.A(FSM_state[1]),
	.B(rom_addr[3]),
	.C(rom_addr[4]),
	.D(rom_addr[5]),
	.Z(un1_rom_addr_ac0_9_s_0_2)
);
defparam \rom_addr_RNIR4CU[5] .INIT="0x4000";
  LUT4 un1_fsm_state_3 (
	.A(debug_state_c[0]),
	.B(debug_state_c[1]),
	.C(fsm_state_0),
	.D(GND),
	.Z(un1_fsm_state_3_1z)
);
defparam un1_fsm_state_3.INIT="0x1212";
  LUT4 fsm_state_0_sqmuxa_2 (
	.A(address_counter[14]),
	.B(debug_state_c[0]),
	.C(debug_state_c[1]),
	.D(fsm_state_0),
	.Z(fsm_state_0_sqmuxa_2_1z)
);
defparam fsm_state_0_sqmuxa_2.INIT="0x0080";
  LUT4 un1_fsm_state_2 (
	.A(debug_state_c[0]),
	.B(debug_state_c[1]),
	.C(fsm_state_0),
	.D(GND),
	.Z(un1_fsm_state_2_1z)
);
defparam un1_fsm_state_2.INIT="0x0606";
  LUT4 done_RNO (
	.A(done),
	.B(FSM_state_RNI5NH1_0[0]),
	.C(start_config),
	.D(GND),
	.Z(done_0)
);
defparam done_RNO.INIT="0x2A2A";
  LUT4 \timer_RNIAG614[0]  (
	.A(un32_FSM_state_0_sqmuxa_15),
	.B(un32_FSM_state_0_sqmuxa_16),
	.C(un32_FSM_state_0_sqmuxa_17),
	.D(un32_FSM_state_0_sqmuxa_18),
	.Z(un32_FSM_state_0_sqmuxa_27)
);
defparam \timer_RNIAG614[0] .INIT="0x8000";
  LUT4 \timer_RNIL2292[13]  (
	.A(FSM_state[1]),
	.B(timer[13]),
	.C(timer[14]),
	.D(un32_FSM_state_0_sqmuxa_22),
	.Z(un32_FSM_state_0_sqmuxa_26)
);
defparam \timer_RNIL2292[13] .INIT="0x0200";
  LUT4 un1_start_config8 (
	.A(WR9),
	.B(debug_state_c[0]),
	.C(debug_state_c[1]),
	.D(fsm_state_0),
	.Z(un1_start_config8_0)
);
defparam un1_start_config8.INIT="0x03BC";
  LUT4 un1_start_config8_2 (
	.A(WR9),
	.B(debug_state_c[0]),
	.C(debug_state_c[1]),
	.D(fsm_state_0),
	.Z(un1_start_config8_2_0)
);
defparam un1_start_config8_2.INIT="0x00BC";
  LUT4 \rom_addr_RNIA4VR1[0]  (
	.A(un1_rom_addr_ac0_9_s_0_2),
	.B(rom_addr[0]),
	.C(rom_addr[1]),
	.D(rom_addr[2]),
	.Z(un1_rom_addr_ac0_9_out_0)
);
defparam \rom_addr_RNIA4VR1[0] .INIT="0x8000";
  LUT4 FSM_state19 (
	.A(FSM_state19_2),
	.B(FSM_state19_4_4),
	.C(FSM_state19_4_5),
	.D(FSM_state20_9),
	.Z(N_127)
);
defparam FSM_state19.INIT="0x8000";
  LUT4 FSM_state20 (
	.A(FSM_state19_4_4),
	.B(FSM_state19_4_5),
	.C(FSM_state20_2),
	.D(FSM_state20_9),
	.Z(N_100)
);
defparam FSM_state20.INIT="0x8000";
  LUT4 un1_start_config9_3 (
	.A(WR9),
	.B(debug_state_c[0]),
	.C(debug_state_c[1]),
	.D(fsm_state_0),
	.Z(un1_start_config9_3_0)
);
defparam un1_start_config9_3.INIT="0x008C";
  LUT4 \FSM_state_RNI3JH23_cZ[0]  (
	.A(N_100),
	.B(FSM_state[0]),
	.C(SCCB_ready),
	.D(GND),
	.Z(FSM_state_RNI3JH23[0])
);
defparam \FSM_state_RNI3JH23_cZ[0] .INIT="0x0404";
  LUT4 \FSM_state_RNIKEB23_cZ[0]  (
	.A(N_127),
	.B(FSM_state[0]),
	.C(GND),
	.D(GND),
	.Z(FSM_state_RNIKEB23[0])
);
defparam \FSM_state_RNIKEB23_cZ[0] .INIT="0x8888";
  LUT4 \FSM_state_RNINA433_0[0]  (
	.A(N_100),
	.B(un1_FSM_state_3),
	.C(GND),
	.D(GND),
	.Z(timer_1_sqmuxa)
);
defparam \FSM_state_RNINA433_0[0] .INIT="0x8888";
  LUT4 \FSM_state_RNO_0[1]  (
	.A(N_127),
	.B(FSM_state[1]),
	.C(SCCB_ready),
	.D(GND),
	.Z(FSM_state_2_sqmuxa)
);
defparam \FSM_state_RNO_0[1] .INIT="0x0101";
  LUT4 \timer_RNIORPS9[13]  (
	.A(un32_FSM_state_0_sqmuxa_19),
	.B(un32_FSM_state_0_sqmuxa_20),
	.C(un32_FSM_state_0_sqmuxa_26),
	.D(un32_FSM_state_0_sqmuxa_27),
	.Z(un32_FSM_state_0_sqmuxa)
);
defparam \timer_RNIORPS9[13] .INIT="0x8000";
  LUT4 \FSM_state_RNIO2T46[0]  (
	.A(N_100),
	.B(N_127),
	.C(SCCB_ready),
	.D(un1_FSM_state_3),
	.Z(timer_2_sqmuxa)
);
defparam \FSM_state_RNIO2T46[0] .INIT="0x1000";
  LUT4 \FSM_state_RNIL6446[0]  (
	.A(N_100),
	.B(N_127),
	.C(FSM_state[0]),
	.D(SCCB_ready),
	.Z(timer_0_sqmuxa)
);
defparam \FSM_state_RNIL6446[0] .INIT="0xC0D0";
  LUT4 \FSM_state_cnst_1_0_.N_4_i  (
	.A(N_127),
	.B(FSM_state[0]),
	.C(FSM_state[1]),
	.D(start_config),
	.Z(N_4_i)
);
defparam \FSM_state_cnst_1_0_.N_4_i .INIT="0xC7C4";
  LUT4 \rom_addr_RNO_cZ[5]  (
	.A(FSM_state_RNI3JH23[0]),
	.B(FSM_state_RNIKEB23[0]),
	.C(timer_0_sqmuxa_4_1),
	.D(rom_addr[5]),
	.Z(rom_addr_RNO[5])
);
defparam \rom_addr_RNO_cZ[5] .INIT="0xEF10";
  LUT4 \rom_addr_RNO_cZ[3]  (
	.A(FSM_state_RNI3JH23[0]),
	.B(FSM_state_RNIKEB23[0]),
	.C(timer_0_sqmuxa_2_0),
	.D(rom_addr[3]),
	.Z(rom_addr_RNO[3])
);
defparam \rom_addr_RNO_cZ[3] .INIT="0xEF10";
  LUT4 \rom_addr_RNO_cZ[2]  (
	.A(FSM_state_RNI3JH23[0]),
	.B(FSM_state_RNIKEB23[0]),
	.C(timer_0_sqmuxa_0),
	.D(rom_addr[2]),
	.Z(rom_addr_RNO[2])
);
defparam \rom_addr_RNO_cZ[2] .INIT="0xEF10";
  LUT4 \rom_addr_RNO_cZ[1]  (
	.A(FSM_state_RNI3JH23[0]),
	.B(FSM_state_RNIKEB23[0]),
	.C(timer_0_sqmuxa_1_0),
	.D(rom_addr[1]),
	.Z(rom_addr_RNO[1])
);
defparam \rom_addr_RNO_cZ[1] .INIT="0xEF10";
  LUT4 \rom_addr_RNO_cZ[7]  (
	.A(timer_0_sqmuxa),
	.B(un1_rom_addr_ac0_9_out_0),
	.C(rom_addr[6]),
	.D(rom_addr[7]),
	.Z(rom_addr_RNO[7])
);
defparam \rom_addr_RNO_cZ[7] .INIT="0xBF40";
  LUT4 \rom_addr_RNO_cZ[4]  (
	.A(FSM_state[1]),
	.B(timer_0_sqmuxa),
	.C(un1_rom_addr_ac0_5_out),
	.D(rom_addr[4]),
	.Z(rom_addr_RNO[4])
);
defparam \rom_addr_RNO_cZ[4] .INIT="0xEF10";
  LUT4 \rom_addr_RNO_cZ[0]  (
	.A(FSM_state[1]),
	.B(timer_0_sqmuxa),
	.C(rom_addr[0]),
	.D(GND),
	.Z(rom_addr_RNO[0])
);
defparam \rom_addr_RNO_cZ[0] .INIT="0xE1E1";
  LUT4 un8_spram_addr_1_ns (
	.A(address_counter[14]),
	.B(address_counter[15]),
	.C(fsm_state_fast_0),
	.D(un8_spram_addr_1_x0),
	.Z(un8_spram_addr_1)
);
defparam un8_spram_addr_1_ns.INIT="0x1F10";
// @39:101
  CCU2_B un1_timer_cry_27_0_c_0 (
	.CIN(un1_timer_cry_26),
	.A0(GND),
	.A1(un1_timer_axb_28),
	.B0(timer[27]),
	.B1(un32_FSM_state_0_sqmuxa),
	.C0(un1_timer_cry_27_0_c_0_RNO_0),
	.C1(timer_2_sqmuxa),
	.COUT(un1_timer_cry_27_0_c_0_COUT),
	.S0(un1_timer[27]),
	.S1(timer_5[28])
);
defparam un1_timer_cry_27_0_c_0.INIT0="0xC33C";
defparam un1_timer_cry_27_0_c_0.INIT1="0x0102";
// @39:101
  CCU2_B un1_timer_cry_25_0_c_0 (
	.CIN(un1_timer_cry_24),
	.A0(GND),
	.A1(GND),
	.B0(timer[25]),
	.B1(timer[26]),
	.C0(un1_timer_cry_25_0_c_0_RNO),
	.C1(un1_timer_cry_25_0_c_0_RNO_0),
	.COUT(un1_timer_cry_26),
	.S0(un1_timer[25]),
	.S1(un1_timer[26])
);
defparam un1_timer_cry_25_0_c_0.INIT0="0xC33C";
defparam un1_timer_cry_25_0_c_0.INIT1="0xC33C";
// @39:101
  CCU2_B un1_timer_cry_23_0_c_0 (
	.CIN(un1_timer_cry_22),
	.A0(GND),
	.A1(GND),
	.B0(timer[23]),
	.B1(timer[24]),
	.C0(un1_timer_cry_23_0_c_0_RNO),
	.C1(un1_timer_cry_23_0_c_0_RNO_0),
	.COUT(un1_timer_cry_24),
	.S0(un1_timer[23]),
	.S1(un1_timer[24])
);
defparam un1_timer_cry_23_0_c_0.INIT0="0xC33C";
defparam un1_timer_cry_23_0_c_0.INIT1="0xC33C";
// @39:101
  CCU2_B un1_timer_cry_21_0_c_0 (
	.CIN(un1_timer_cry_20),
	.A0(GND),
	.A1(GND),
	.B0(timer[21]),
	.B1(timer[22]),
	.C0(un1_timer_cry_21_0_c_0_RNO),
	.C1(un1_timer_cry_21_0_c_0_RNO_0),
	.COUT(un1_timer_cry_22),
	.S0(un1_timer[21]),
	.S1(un1_timer[22])
);
defparam un1_timer_cry_21_0_c_0.INIT0="0xC33C";
defparam un1_timer_cry_21_0_c_0.INIT1="0xC33C";
// @39:101
  CCU2_B un1_timer_cry_19_0_c_0 (
	.CIN(un1_timer_cry_18),
	.A0(GND),
	.A1(GND),
	.B0(timer[19]),
	.B1(timer[20]),
	.C0(un1_timer_cry_19_0_c_0_RNO),
	.C1(un1_timer_cry_19_0_c_0_RNO_0),
	.COUT(un1_timer_cry_20),
	.S0(un1_timer[19]),
	.S1(un1_timer[20])
);
defparam un1_timer_cry_19_0_c_0.INIT0="0xC33C";
defparam un1_timer_cry_19_0_c_0.INIT1="0xC33C";
// @39:101
  CCU2_B un1_timer_cry_17_0_c_0 (
	.CIN(un1_timer_cry_16),
	.A0(GND),
	.A1(GND),
	.B0(timer[17]),
	.B1(timer[18]),
	.C0(un1_timer_cry_17_0_c_0_RNO),
	.C1(un1_timer_cry_17_0_c_0_RNO_0),
	.COUT(un1_timer_cry_18),
	.S0(un1_timer[17]),
	.S1(un1_timer[18])
);
defparam un1_timer_cry_17_0_c_0.INIT0="0xC33C";
defparam un1_timer_cry_17_0_c_0.INIT1="0xC33C";
// @39:101
  CCU2_B un1_timer_cry_15_0_c_0 (
	.CIN(un1_timer_cry_14),
	.A0(GND),
	.A1(GND),
	.B0(timer[15]),
	.B1(timer[16]),
	.C0(un1_timer_cry_15_0_c_0_RNO),
	.C1(un1_timer_cry_15_0_c_0_RNO_0),
	.COUT(un1_timer_cry_16),
	.S0(un1_timer[15]),
	.S1(un1_timer[16])
);
defparam un1_timer_cry_15_0_c_0.INIT0="0xC33C";
defparam un1_timer_cry_15_0_c_0.INIT1="0xC33C";
// @39:101
  CCU2_B un1_timer_cry_13_0_c_0 (
	.CIN(un1_timer_cry_12),
	.A0(GND),
	.A1(GND),
	.B0(timer[13]),
	.B1(timer[14]),
	.C0(un1_timer_cry_13_0_c_0_RNO),
	.C1(un1_timer_cry_13_0_c_0_RNO_0),
	.COUT(un1_timer_cry_14),
	.S0(un1_timer[13]),
	.S1(un1_timer[14])
);
defparam un1_timer_cry_13_0_c_0.INIT0="0xC33C";
defparam un1_timer_cry_13_0_c_0.INIT1="0xC33C";
// @39:101
  CCU2_B un1_timer_cry_11_0_c_0 (
	.CIN(un1_timer_cry_10),
	.A0(GND),
	.A1(GND),
	.B0(timer[11]),
	.B1(timer[12]),
	.C0(un1_timer_cry_11_0_c_0_RNO),
	.C1(un1_timer_cry_11_0_c_0_RNO_0),
	.COUT(un1_timer_cry_12),
	.S0(un1_timer[11]),
	.S1(un1_timer[12])
);
defparam un1_timer_cry_11_0_c_0.INIT0="0xC33C";
defparam un1_timer_cry_11_0_c_0.INIT1="0xC33C";
// @39:101
  CCU2_B un1_timer_cry_9_0_c_0 (
	.CIN(un1_timer_cry_8),
	.A0(GND),
	.A1(GND),
	.B0(timer[9]),
	.B1(timer[10]),
	.C0(un1_timer_cry_9_0_c_0_RNO),
	.C1(un1_timer_cry_9_0_c_0_RNO_0),
	.COUT(un1_timer_cry_10),
	.S0(un1_timer[9]),
	.S1(un1_timer[10])
);
defparam un1_timer_cry_9_0_c_0.INIT0="0xC33C";
defparam un1_timer_cry_9_0_c_0.INIT1="0xC33C";
// @39:101
  CCU2_B un1_timer_cry_7_0_c_0 (
	.CIN(un1_timer_cry_6),
	.A0(GND),
	.A1(GND),
	.B0(timer[7]),
	.B1(timer[8]),
	.C0(un1_timer_cry_7_0_c_0_RNO),
	.C1(un1_timer_cry_7_0_c_0_RNO_0),
	.COUT(un1_timer_cry_8),
	.S0(un1_timer[7]),
	.S1(un1_timer[8])
);
defparam un1_timer_cry_7_0_c_0.INIT0="0xC33C";
defparam un1_timer_cry_7_0_c_0.INIT1="0xC33C";
// @39:101
  CCU2_B un1_timer_cry_5_0_c_0 (
	.CIN(un1_timer_cry_4),
	.A0(GND),
	.A1(GND),
	.B0(timer[5]),
	.B1(timer[6]),
	.C0(un1_timer_cry_5_0_c_0_RNO),
	.C1(un1_timer_cry_5_0_c_0_RNO_0),
	.COUT(un1_timer_cry_6),
	.S0(un1_timer[5]),
	.S1(un1_timer[6])
);
defparam un1_timer_cry_5_0_c_0.INIT0="0xC33C";
defparam un1_timer_cry_5_0_c_0.INIT1="0xC33C";
// @39:101
  CCU2_B un1_timer_cry_3_0_c_0 (
	.CIN(un1_timer_cry_2),
	.A0(GND),
	.A1(GND),
	.B0(timer[3]),
	.B1(timer[4]),
	.C0(un1_timer_cry_3_0_c_0_RNO),
	.C1(un1_timer_cry_3_0_c_0_RNO_0),
	.COUT(un1_timer_cry_4),
	.S0(un1_timer[3]),
	.S1(un1_timer[4])
);
defparam un1_timer_cry_3_0_c_0.INIT0="0xC33C";
defparam un1_timer_cry_3_0_c_0.INIT1="0xC33C";
// @39:101
  CCU2_B un1_timer_cry_1_0_c_0 (
	.CIN(un1_timer_cry_0),
	.A0(GND),
	.A1(GND),
	.B0(timer[1]),
	.B1(timer[2]),
	.C0(un1_timer_cry_1_0_c_0_RNO),
	.C1(un1_timer_cry_1_0_c_0_RNO_0),
	.COUT(un1_timer_cry_2),
	.S0(un1_timer[1]),
	.S1(un1_timer[2])
);
defparam un1_timer_cry_1_0_c_0.INIT0="0xC33C";
defparam un1_timer_cry_1_0_c_0.INIT1="0xC33C";
// @39:101
  CCU2_B un1_timer_cry_0_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(timer[0]),
	.C0(GND),
	.C1(un1_timer_cry_0_0_c_0_RNO),
	.COUT(un1_timer_cry_0),
	.S0(N_1),
	.S1(un1_timer[0])
);
defparam un1_timer_cry_0_0_c_0.INIT0="0xC33C";
defparam un1_timer_cry_0_0_c_0.INIT1="0xC33C";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* OV7670_config_25000000s_0s_1s_2s_3s */

module SCCB_interface_Z1_layer0 (
  SCCB_data,
  SCCB_addr,
  SCCB_start,
  SCCB_ready,
  SIOC_oe_i_1z,
  SIOD_oe_i_1z,
  clk_25MHz_c
)
;
input [7:0] SCCB_data ;
input [7:0] SCCB_addr ;
input SCCB_start ;
output SCCB_ready ;
output SIOC_oe_i_1z ;
output SIOD_oe_i_1z ;
input clk_25MHz_c ;
wire SCCB_start ;
wire SCCB_ready ;
wire SIOC_oe_i_1z ;
wire SIOD_oe_i_1z ;
wire clk_25MHz_c ;
wire [1:0] byte_counter;
wire [3:0] byte_index;
wire [1:1] FSM_state_i;
wire [27:0] timer;
wire [27:0] timer_lm;
wire [0:0] FSM_state_RNI6J0D;
wire [7:0] latched_address;
wire [7:0] latched_data;
wire [3:0] FSM_return_state;
wire [7:0] tx_byte;
wire [3:0] FSM_state;
wire [1:1] FSM_state_RNO_7;
wire [0:0] FSM_state_RNO_6;
wire [1:1] FSM_state_RNO_5;
wire [0:0] timer_RNI4O6N5;
wire [26:0] timer_s;
wire [0:0] timer_RNO_0;
wire [0:0] FSM_state_RNI6J0D_2;
wire [0:0] FSM_state_RNITEO9_0;
wire [1:1] byte_index_3;
wire [26:0] timer_cry;
wire byte_counter_0 ;
wire GND ;
wire VCC ;
wire byte_counter_scalar ;
wire byte_index_2 ;
wire byte_index_1 ;
wire byte_index_0 ;
wire byte_index_scalar ;
wire N_119_mux_i ;
wire SIOD_oe_i_RNO_0 ;
wire N_110 ;
wire ready ;
wire latched_address_0_sqmuxa ;
wire FSM_return_state_scalar ;
wire FSM_return_state_0 ;
wire FSM_return_state_1 ;
wire FSM_return_state_2 ;
wire N_178_0_i ;
wire m15_0 ;
wire N_174_0 ;
wire N_151_0_i ;
wire N_138_0_i ;
wire N_125_0_i ;
wire N_112_0_i ;
wire N_108_0 ;
wire N_94 ;
wire FSM_state_scalar ;
wire FSM_state_0 ;
wire FSM_state_1 ;
wire FSM_state_2 ;
wire m28_e_3 ;
wire N_10 ;
wire N_4 ;
wire N_17 ;
wire G_17_i_0_1 ;
wire G_17_i_1 ;
wire N_4_i_1 ;
wire un68_FSM_state_14 ;
wire un68_FSM_state_15 ;
wire un68_FSM_state_19 ;
wire g0_0_11 ;
wire un68_FSM_state_18 ;
wire g0_0_15 ;
wire g0_14 ;
wire g0_13_0 ;
wire g0_12_0 ;
wire g0_11_0 ;
wire g0_10_0 ;
wire g0_19_0 ;
wire g0_0_10 ;
wire g0_0_9 ;
wire g0_0_8 ;
wire g0_15_1 ;
wire g0_0_16 ;
wire N_198_i ;
wire g0_13 ;
wire g0_12 ;
wire g0_11 ;
wire g0_10 ;
wire g0_15 ;
wire g0_19 ;
wire N_117_mux ;
wire un68_FSM_state_16 ;
wire un68_FSM_state_20 ;
wire g0_2_a5_2_7 ;
wire g0_2_a5_2_2 ;
wire g0_2_0_0 ;
wire N_5_0 ;
wire g0_2_a5_2_8 ;
wire G_17_i_a6_3_1 ;
wire N_77 ;
wire N_17_0 ;
wire m28_1 ;
wire i32_mux_2 ;
wire N_118 ;
wire N_91 ;
wire N_9_0 ;
wire i27_mux_2 ;
wire un13_SIOD_oe ;
wire N_13_0 ;
wire N_104 ;
wire N_99 ;
wire N_87 ;
wire N_148 ;
wire N_146 ;
wire N_144 ;
wire N_42 ;
wire N_37_0 ;
wire N_33_0 ;
wire m73_0 ;
wire i32_mux_0 ;
wire N_107 ;
wire N_108 ;
wire un1_FSM_state_26_0 ;
wire un1_byte_index_c2 ;
wire N_1 ;
// @40:70
  FD1P3DZ \byte_counter_Z[0]  (
	.Q(byte_counter[0]),
	.D(byte_counter_0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @40:70
  FD1P3DZ \byte_counter_Z[1]  (
	.Q(byte_counter[1]),
	.D(byte_counter_scalar),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @40:70
  FD1P3DZ \byte_index_Z[0]  (
	.Q(byte_index[0]),
	.D(byte_index_2),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @40:70
  FD1P3DZ \byte_index_Z[1]  (
	.Q(byte_index[1]),
	.D(byte_index_1),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @40:70
  FD1P3DZ \byte_index_Z[2]  (
	.Q(byte_index[2]),
	.D(byte_index_0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @40:70
  FD1P3DZ \byte_index_Z[3]  (
	.Q(byte_index[3]),
	.D(byte_index_scalar),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @40:70
  FD1P3DZ SIOD_oe_i (
	.Q(SIOD_oe_i_1z),
	.D(N_119_mux_i),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(SIOD_oe_i_RNO_0)
);
// @40:70
  FD1P3DZ SIOC_oe_i (
	.Q(SIOC_oe_i_1z),
	.D(FSM_state_i[1]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(N_110)
);
// @40:70
  FD1P3DZ \timer_Z[27]  (
	.Q(timer[27]),
	.D(timer_lm[27]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(FSM_state_RNI6J0D[0])
);
// @40:70
  FD1P3DZ \timer_Z[26]  (
	.Q(timer[26]),
	.D(timer_lm[26]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(FSM_state_RNI6J0D[0])
);
// @40:70
  FD1P3DZ \timer_Z[25]  (
	.Q(timer[25]),
	.D(timer_lm[25]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(FSM_state_RNI6J0D[0])
);
// @40:70
  FD1P3DZ \timer_Z[24]  (
	.Q(timer[24]),
	.D(timer_lm[24]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(FSM_state_RNI6J0D[0])
);
// @40:70
  FD1P3DZ \timer_Z[23]  (
	.Q(timer[23]),
	.D(timer_lm[23]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(FSM_state_RNI6J0D[0])
);
// @40:70
  FD1P3DZ \timer_Z[22]  (
	.Q(timer[22]),
	.D(timer_lm[22]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(FSM_state_RNI6J0D[0])
);
// @40:70
  FD1P3DZ \timer_Z[21]  (
	.Q(timer[21]),
	.D(timer_lm[21]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(FSM_state_RNI6J0D[0])
);
// @40:70
  FD1P3DZ \timer_Z[20]  (
	.Q(timer[20]),
	.D(timer_lm[20]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(FSM_state_RNI6J0D[0])
);
// @40:70
  FD1P3DZ \timer_Z[19]  (
	.Q(timer[19]),
	.D(timer_lm[19]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(FSM_state_RNI6J0D[0])
);
// @40:70
  FD1P3DZ \timer_Z[18]  (
	.Q(timer[18]),
	.D(timer_lm[18]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(FSM_state_RNI6J0D[0])
);
// @40:70
  FD1P3DZ \timer_Z[17]  (
	.Q(timer[17]),
	.D(timer_lm[17]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(FSM_state_RNI6J0D[0])
);
// @40:70
  FD1P3DZ \timer_Z[16]  (
	.Q(timer[16]),
	.D(timer_lm[16]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(FSM_state_RNI6J0D[0])
);
// @40:70
  FD1P3DZ \timer_Z[15]  (
	.Q(timer[15]),
	.D(timer_lm[15]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(FSM_state_RNI6J0D[0])
);
// @40:70
  FD1P3DZ \timer_Z[14]  (
	.Q(timer[14]),
	.D(timer_lm[14]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(FSM_state_RNI6J0D[0])
);
// @40:70
  FD1P3DZ \timer_Z[13]  (
	.Q(timer[13]),
	.D(timer_lm[13]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(FSM_state_RNI6J0D[0])
);
// @40:70
  FD1P3DZ \timer_Z[12]  (
	.Q(timer[12]),
	.D(timer_lm[12]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(FSM_state_RNI6J0D[0])
);
// @40:70
  FD1P3DZ \timer_Z[11]  (
	.Q(timer[11]),
	.D(timer_lm[11]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(FSM_state_RNI6J0D[0])
);
// @40:70
  FD1P3DZ \timer_Z[10]  (
	.Q(timer[10]),
	.D(timer_lm[10]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(FSM_state_RNI6J0D[0])
);
// @40:70
  FD1P3DZ \timer_Z[9]  (
	.Q(timer[9]),
	.D(timer_lm[9]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(FSM_state_RNI6J0D[0])
);
// @40:70
  FD1P3DZ \timer_Z[8]  (
	.Q(timer[8]),
	.D(timer_lm[8]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(FSM_state_RNI6J0D[0])
);
// @40:70
  FD1P3DZ \timer_Z[7]  (
	.Q(timer[7]),
	.D(timer_lm[7]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(FSM_state_RNI6J0D[0])
);
// @40:70
  FD1P3DZ \timer_Z[6]  (
	.Q(timer[6]),
	.D(timer_lm[6]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(FSM_state_RNI6J0D[0])
);
// @40:70
  FD1P3DZ \timer_Z[5]  (
	.Q(timer[5]),
	.D(timer_lm[5]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(FSM_state_RNI6J0D[0])
);
// @40:70
  FD1P3DZ \timer_Z[4]  (
	.Q(timer[4]),
	.D(timer_lm[4]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(FSM_state_RNI6J0D[0])
);
// @40:70
  FD1P3DZ \timer_Z[3]  (
	.Q(timer[3]),
	.D(timer_lm[3]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(FSM_state_RNI6J0D[0])
);
// @40:70
  FD1P3DZ \timer_Z[2]  (
	.Q(timer[2]),
	.D(timer_lm[2]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(FSM_state_RNI6J0D[0])
);
// @40:70
  FD1P3DZ \timer_Z[1]  (
	.Q(timer[1]),
	.D(timer_lm[1]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(FSM_state_RNI6J0D[0])
);
// @40:70
  FD1P3DZ \timer_Z[0]  (
	.Q(timer[0]),
	.D(timer_lm[0]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(FSM_state_RNI6J0D[0])
);
// @40:70
  FD1P3DZ ready_Z (
	.Q(SCCB_ready),
	.D(ready),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @40:70
  FD1P3DZ \latched_address_Z[7]  (
	.Q(latched_address[7]),
	.D(SCCB_addr[7]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(latched_address_0_sqmuxa)
);
// @40:70
  FD1P3DZ \latched_address_Z[6]  (
	.Q(latched_address[6]),
	.D(SCCB_addr[6]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(latched_address_0_sqmuxa)
);
// @40:70
  FD1P3DZ \latched_address_Z[5]  (
	.Q(latched_address[5]),
	.D(SCCB_addr[5]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(latched_address_0_sqmuxa)
);
// @40:70
  FD1P3DZ \latched_address_Z[4]  (
	.Q(latched_address[4]),
	.D(SCCB_addr[4]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(latched_address_0_sqmuxa)
);
// @40:70
  FD1P3DZ \latched_address_Z[3]  (
	.Q(latched_address[3]),
	.D(SCCB_addr[3]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(latched_address_0_sqmuxa)
);
// @40:70
  FD1P3DZ \latched_address_Z[2]  (
	.Q(latched_address[2]),
	.D(SCCB_addr[2]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(latched_address_0_sqmuxa)
);
// @40:70
  FD1P3DZ \latched_address_Z[1]  (
	.Q(latched_address[1]),
	.D(SCCB_addr[1]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(latched_address_0_sqmuxa)
);
// @40:70
  FD1P3DZ \latched_address_Z[0]  (
	.Q(latched_address[0]),
	.D(SCCB_addr[0]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(latched_address_0_sqmuxa)
);
// @40:70
  FD1P3DZ \latched_data_Z[7]  (
	.Q(latched_data[7]),
	.D(SCCB_data[7]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(latched_address_0_sqmuxa)
);
// @40:70
  FD1P3DZ \latched_data_Z[6]  (
	.Q(latched_data[6]),
	.D(SCCB_data[6]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(latched_address_0_sqmuxa)
);
// @40:70
  FD1P3DZ \latched_data_Z[5]  (
	.Q(latched_data[5]),
	.D(SCCB_data[5]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(latched_address_0_sqmuxa)
);
// @40:70
  FD1P3DZ \latched_data_Z[4]  (
	.Q(latched_data[4]),
	.D(SCCB_data[4]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(latched_address_0_sqmuxa)
);
// @40:70
  FD1P3DZ \latched_data_Z[3]  (
	.Q(latched_data[3]),
	.D(SCCB_data[3]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(latched_address_0_sqmuxa)
);
// @40:70
  FD1P3DZ \latched_data_Z[2]  (
	.Q(latched_data[2]),
	.D(SCCB_data[2]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(latched_address_0_sqmuxa)
);
// @40:70
  FD1P3DZ \latched_data_Z[1]  (
	.Q(latched_data[1]),
	.D(SCCB_data[1]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(latched_address_0_sqmuxa)
);
// @40:70
  FD1P3DZ \latched_data_Z[0]  (
	.Q(latched_data[0]),
	.D(SCCB_data[0]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(latched_address_0_sqmuxa)
);
// @40:70
  FD1P3DZ \FSM_return_state_Z[3]  (
	.Q(FSM_return_state[3]),
	.D(FSM_return_state_scalar),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @40:70
  FD1P3DZ \FSM_return_state_Z[2]  (
	.Q(FSM_return_state[2]),
	.D(FSM_return_state_0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @40:70
  FD1P3DZ \FSM_return_state_Z[1]  (
	.Q(FSM_return_state[1]),
	.D(FSM_return_state_1),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @40:70
  FD1P3DZ \FSM_return_state_Z[0]  (
	.Q(FSM_return_state[0]),
	.D(FSM_return_state_2),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @40:70
  FD1P3DZ \tx_byte_Z[7]  (
	.Q(tx_byte[7]),
	.D(N_178_0_i),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(m15_0)
);
// @40:70
  FD1P3DZ \tx_byte_Z[6]  (
	.Q(tx_byte[6]),
	.D(N_174_0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(m15_0)
);
// @40:70
  FD1P3DZ \tx_byte_Z[5]  (
	.Q(tx_byte[5]),
	.D(N_151_0_i),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(m15_0)
);
// @40:70
  FD1P3DZ \tx_byte_Z[4]  (
	.Q(tx_byte[4]),
	.D(N_138_0_i),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(m15_0)
);
// @40:70
  FD1P3DZ \tx_byte_Z[3]  (
	.Q(tx_byte[3]),
	.D(N_125_0_i),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(m15_0)
);
// @40:70
  FD1P3DZ \tx_byte_Z[2]  (
	.Q(tx_byte[2]),
	.D(N_112_0_i),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(m15_0)
);
// @40:70
  FD1P3DZ \tx_byte_Z[1]  (
	.Q(tx_byte[1]),
	.D(N_108_0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(m15_0)
);
// @40:70
  FD1P3DZ \tx_byte_Z[0]  (
	.Q(tx_byte[0]),
	.D(N_94),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(m15_0)
);
// @40:70
  FD1P3DZ \FSM_state_Z[3]  (
	.Q(FSM_state[3]),
	.D(FSM_state_scalar),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @40:70
  FD1P3DZ \FSM_state_Z[2]  (
	.Q(FSM_state[2]),
	.D(FSM_state_0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @40:70
  FD1P3DZ \FSM_state_Z[1]  (
	.Q(FSM_state[1]),
	.D(FSM_state_1),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @40:70
  FD1P3DZ \FSM_state_Z[0]  (
	.Q(FSM_state[0]),
	.D(FSM_state_2),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
  LUT4 \FSM_state_RNO_4[1]  (
	.A(m28_e_3),
	.B(VCC),
	.C(FSM_state_RNO_7[1]),
	.D(GND),
	.Z(N_10)
);
defparam \FSM_state_RNO_4[1] .INIT="0xE4E4";
  LUT4 \FSM_state_RNO_4[0]  (
	.A(byte_index[0]),
	.B(FSM_state_RNO_6[0]),
	.C(VCC),
	.D(GND),
	.Z(N_4)
);
defparam \FSM_state_RNO_4[0] .INIT="0xE4E4";
  LUT4 \FSM_state_RNO_3[1]  (
	.A(m15_0),
	.B(FSM_state_RNO_5[1]),
	.C(GND),
	.D(GND),
	.Z(N_17)
);
defparam \FSM_state_RNO_3[1] .INIT="0xE4E4";
  LUT4 \FSM_state_RNO[1]  (
	.A(G_17_i_0_1),
	.B(G_17_i_1),
	.C(N_4_i_1),
	.D(FSM_state[1]),
	.Z(FSM_state_1)
);
defparam \FSM_state_RNO[1] .INIT="0x3130";
  LUT4 \FSM_state_RNO_1[1]  (
	.A(G_17_i_0_1),
	.B(N_10),
	.C(FSM_return_state[1]),
	.D(FSM_state[0]),
	.Z(N_4_i_1)
);
defparam \FSM_state_RNO_1[1] .INIT="0x0A1F";
  LUT4 \FSM_state_RNITEO9[0]  (
	.A(FSM_state[0]),
	.B(FSM_state[2]),
	.C(FSM_state[3]),
	.D(GND),
	.Z(G_17_i_0_1)
);
defparam \FSM_state_RNITEO9[0] .INIT="0x3A3A";
  LUT4 \FSM_state_RNO_5_cZ[1]  (
	.A(FSM_return_state[1]),
	.B(FSM_state[1]),
	.C(FSM_state[2]),
	.D(FSM_state[3]),
	.Z(FSM_state_RNO_5[1])
);
defparam \FSM_state_RNO_5_cZ[1] .INIT="0x1555";
  LUT4 \FSM_state_RNO_6_cZ[0]  (
	.A(FSM_state[2]),
	.B(byte_index[1]),
	.C(byte_index[2]),
	.D(byte_index[3]),
	.Z(FSM_state_RNO_6[0])
);
defparam \FSM_state_RNO_6_cZ[0] .INIT="0xFDFF";
  LUT4 \FSM_state_RNO_7_cZ[1]  (
	.A(FSM_state[3]),
	.B(un68_FSM_state_14),
	.C(un68_FSM_state_15),
	.D(un68_FSM_state_19),
	.Z(FSM_state_RNO_7[1])
);
defparam \FSM_state_RNO_7_cZ[1] .INIT="0x7FFF";
  LUT4 \timer_RNIQ0QF2[0]  (
	.A(g0_0_11),
	.B(timer[0]),
	.C(un68_FSM_state_18),
	.D(un68_FSM_state_19),
	.Z(g0_0_15)
);
defparam \timer_RNIQ0QF2[0] .INIT="0x2000";
  LUT4 \timer_RNII6IE_1[0]  (
	.A(timer[0]),
	.B(timer[1]),
	.C(timer[2]),
	.D(timer[3]),
	.Z(g0_14)
);
defparam \timer_RNII6IE_1[0] .INIT="0x0001";
  LUT4 \timer_RNI2NIE_0[4]  (
	.A(timer[4]),
	.B(timer[5]),
	.C(timer[6]),
	.D(timer[7]),
	.Z(g0_13_0)
);
defparam \timer_RNI2NIE_0[4] .INIT="0x0001";
  LUT4 \timer_RNIE5I01_0[16]  (
	.A(timer[16]),
	.B(timer[17]),
	.C(timer[18]),
	.D(timer[19]),
	.Z(g0_12_0)
);
defparam \timer_RNIE5I01_0[16] .INIT="0x0001";
  LUT4 \timer_RNIQKL01_1[20]  (
	.A(timer[20]),
	.B(timer[21]),
	.C(timer[22]),
	.D(timer[23]),
	.Z(g0_11_0)
);
defparam \timer_RNIQKL01_1[20] .INIT="0x0001";
  LUT4 \timer_RNI06IN_1[8]  (
	.A(timer[8]),
	.B(timer[9]),
	.C(timer[10]),
	.D(timer[11]),
	.Z(g0_10_0)
);
defparam \timer_RNI06IN_1[8] .INIT="0x0001";
  LUT4 \timer_RNIANC73_0[4]  (
	.A(g0_10_0),
	.B(g0_11_0),
	.C(g0_12_0),
	.D(g0_13_0),
	.Z(g0_19_0)
);
defparam \timer_RNIANC73_0[4] .INIT="0x8000";
  LUT4 \timer_RNI4O6N5_cZ[0]  (
	.A(g0_14),
	.B(g0_19_0),
	.C(un68_FSM_state_18),
	.D(un68_FSM_state_19),
	.Z(timer_RNI4O6N5[0])
);
defparam \timer_RNI4O6N5_cZ[0] .INIT="0x8000";
  LUT4 \timer_RNIFMTA[1]  (
	.A(timer[1]),
	.B(timer[2]),
	.C(timer[3]),
	.D(GND),
	.Z(g0_0_11)
);
defparam \timer_RNIFMTA[1] .INIT="0x0101";
  LUT4 \timer_RNI2NIE_1[4]  (
	.A(timer[4]),
	.B(timer[5]),
	.C(timer[6]),
	.D(timer[7]),
	.Z(g0_0_10)
);
defparam \timer_RNI2NIE_1[4] .INIT="0x0001";
  LUT4 \timer_RNIQKL01_0[20]  (
	.A(timer[20]),
	.B(timer[21]),
	.C(timer[22]),
	.D(timer[23]),
	.Z(g0_0_9)
);
defparam \timer_RNIQKL01_0[20] .INIT="0x0001";
  LUT4 \timer_RNI06IN_0[8]  (
	.A(timer[8]),
	.B(timer[9]),
	.C(timer[10]),
	.D(timer[11]),
	.Z(g0_0_8)
);
defparam \timer_RNI06IN_0[8] .INIT="0x0001";
  LUT4 \timer_RNIANC73[4]  (
	.A(g0_0_8),
	.B(g0_0_9),
	.C(g0_0_10),
	.D(g0_15_1),
	.Z(g0_0_16)
);
defparam \timer_RNIANC73[4] .INIT="0x8000";
  LUT4 \FSM_state_RNIP3NT5[3]  (
	.A(FSM_state[2]),
	.B(FSM_state[3]),
	.C(g0_0_15),
	.D(g0_0_16),
	.Z(N_198_i)
);
defparam \FSM_state_RNIP3NT5[3] .INIT="0xF777";
  LUT4 \timer_RNII6IE_0[0]  (
	.A(timer[0]),
	.B(timer[1]),
	.C(timer[2]),
	.D(timer[3]),
	.Z(g0_13)
);
defparam \timer_RNII6IE_0[0] .INIT="0x0001";
  LUT4 \timer_RNI2NIE_2[4]  (
	.A(timer[4]),
	.B(timer[5]),
	.C(timer[6]),
	.D(timer[7]),
	.Z(g0_12)
);
defparam \timer_RNI2NIE_2[4] .INIT="0x0001";
  LUT4 \timer_RNIQKL01_2[20]  (
	.A(timer[20]),
	.B(timer[21]),
	.C(timer[22]),
	.D(timer[23]),
	.Z(g0_11)
);
defparam \timer_RNIQKL01_2[20] .INIT="0x0001";
  LUT4 \timer_RNI06IN_2[8]  (
	.A(timer[8]),
	.B(timer[9]),
	.C(timer[10]),
	.D(timer[11]),
	.Z(g0_10)
);
defparam \timer_RNI06IN_2[8] .INIT="0x0001";
  LUT4 \FSM_state_RNI9IAA1[0]  (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(FSM_state[2]),
	.D(g0_15_1),
	.Z(g0_15)
);
defparam \FSM_state_RNI9IAA1[0] .INIT="0x1000";
  LUT4 \timer_RNIEOCL2[0]  (
	.A(g0_10),
	.B(g0_11),
	.C(g0_12),
	.D(g0_13),
	.Z(g0_19)
);
defparam \timer_RNIEOCL2[0] .INIT="0x8000";
  LUT4 \FSM_state_RNIV4V06[0]  (
	.A(g0_15),
	.B(g0_19),
	.C(un68_FSM_state_18),
	.D(un68_FSM_state_19),
	.Z(N_117_mux)
);
defparam \FSM_state_RNIV4V06[0] .INIT="0x8000";
  LUT4 \FSM_state_RNO_2[0]  (
	.A(un68_FSM_state_16),
	.B(un68_FSM_state_18),
	.C(un68_FSM_state_19),
	.D(un68_FSM_state_20),
	.Z(g0_2_a5_2_7)
);
defparam \FSM_state_RNO_2[0] .INIT="0x8000";
  LUT4 \FSM_state_RNO_5[0]  (
	.A(FSM_return_state[0]),
	.B(FSM_state[1]),
	.C(FSM_state[2]),
	.D(FSM_state[3]),
	.Z(g0_2_a5_2_2)
);
defparam \FSM_state_RNO_5[0] .INIT="0x2000";
  LUT4 \FSM_state_RNO_1[0]  (
	.A(FSM_state[0]),
	.B(FSM_state[2]),
	.C(FSM_state[3]),
	.D(SCCB_start),
	.Z(g0_2_0_0)
);
defparam \FSM_state_RNO_1[0] .INIT="0x8180";
  LUT4 \FSM_state_RNO_0[0]  (
	.A(N_4),
	.B(FSM_state[0]),
	.C(FSM_state[1]),
	.D(FSM_state[3]),
	.Z(N_5_0)
);
defparam \FSM_state_RNO_0[0] .INIT="0x0020";
  LUT4 \FSM_state_RNO_3[0]  (
	.A(g0_2_a5_2_2),
	.B(un68_FSM_state_14),
	.C(un68_FSM_state_15),
	.D(g0_15_1),
	.Z(g0_2_a5_2_8)
);
defparam \FSM_state_RNO_3[0] .INIT="0x8000";
  LUT4 \FSM_state_RNO[0]  (
	.A(N_5_0),
	.B(g0_2_0_0),
	.C(g0_2_a5_2_7),
	.D(g0_2_a5_2_8),
	.Z(FSM_state_2)
);
defparam \FSM_state_RNO[0] .INIT="0xFEEE";
  LUT4 \FSM_state_RNO_6[1]  (
	.A(un68_FSM_state_16),
	.B(g0_15_1),
	.C(un68_FSM_state_18),
	.D(un68_FSM_state_20),
	.Z(m28_e_3)
);
defparam \FSM_state_RNO_6[1] .INIT="0x8000";
  LUT4 \FSM_state_RNO_2[1]  (
	.A(FSM_state[1]),
	.B(FSM_state[2]),
	.C(SCCB_start),
	.D(GND),
	.Z(G_17_i_a6_3_1)
);
defparam \FSM_state_RNO_2[1] .INIT="0x0101";
  LUT4 \FSM_state_RNO_0[1]  (
	.A(G_17_i_a6_3_1),
	.B(N_17),
	.C(FSM_state[0]),
	.D(FSM_state[3]),
	.Z(G_17_i_1)
);
defparam \FSM_state_RNO_0[1] .INIT="0xCCCE";
  LUT4 \FSM_state_RNO[2]  (
	.A(N_77),
	.B(N_117_mux),
	.C(FSM_return_state[2]),
	.D(FSM_state[3]),
	.Z(FSM_state_0)
);
defparam \FSM_state_RNO[2] .INIT="0xF355";
  LUT4 \FSM_state_RNO[3]  (
	.A(N_17_0),
	.B(N_117_mux),
	.C(FSM_return_state[3]),
	.D(FSM_state[3]),
	.Z(FSM_state_scalar)
);
defparam \FSM_state_RNO[3] .INIT="0xF355";
  LUT4 \byte_counter_RNO_0[1]  (
	.A(FSM_state[1]),
	.B(FSM_state[3]),
	.C(byte_counter[1]),
	.D(m28_1),
	.Z(i32_mux_2)
);
defparam \byte_counter_RNO_0[1] .INIT="0x2D8F";
  LUT4 \byte_counter_RNO_1[1]  (
	.A(FSM_state[0]),
	.B(FSM_state[3]),
	.C(byte_counter[0]),
	.D(GND),
	.Z(m28_1)
);
defparam \byte_counter_RNO_1[1] .INIT="0x5454";
  LUT4 \timer_RNO[26]  (
	.A(N_198_i),
	.B(timer_s[26]),
	.C(GND),
	.D(GND),
	.Z(timer_lm[26])
);
defparam \timer_RNO[26] .INIT="0x4444";
  LUT4 \timer_RNO[25]  (
	.A(N_198_i),
	.B(timer_s[25]),
	.C(GND),
	.D(GND),
	.Z(timer_lm[25])
);
defparam \timer_RNO[25] .INIT="0x4444";
  LUT4 \timer_RNO[24]  (
	.A(N_198_i),
	.B(timer_s[24]),
	.C(GND),
	.D(GND),
	.Z(timer_lm[24])
);
defparam \timer_RNO[24] .INIT="0x4444";
  LUT4 \timer_RNO[23]  (
	.A(N_198_i),
	.B(timer_s[23]),
	.C(GND),
	.D(GND),
	.Z(timer_lm[23])
);
defparam \timer_RNO[23] .INIT="0x4444";
  LUT4 \timer_RNO[22]  (
	.A(N_198_i),
	.B(timer_s[22]),
	.C(GND),
	.D(GND),
	.Z(timer_lm[22])
);
defparam \timer_RNO[22] .INIT="0x4444";
  LUT4 \timer_RNO[21]  (
	.A(N_198_i),
	.B(timer_s[21]),
	.C(GND),
	.D(GND),
	.Z(timer_lm[21])
);
defparam \timer_RNO[21] .INIT="0x4444";
  LUT4 \timer_RNO[20]  (
	.A(N_198_i),
	.B(timer_s[20]),
	.C(GND),
	.D(GND),
	.Z(timer_lm[20])
);
defparam \timer_RNO[20] .INIT="0x4444";
  LUT4 \timer_RNO[19]  (
	.A(N_198_i),
	.B(timer_s[19]),
	.C(GND),
	.D(GND),
	.Z(timer_lm[19])
);
defparam \timer_RNO[19] .INIT="0x4444";
  LUT4 \timer_RNO[18]  (
	.A(N_198_i),
	.B(timer_s[18]),
	.C(GND),
	.D(GND),
	.Z(timer_lm[18])
);
defparam \timer_RNO[18] .INIT="0x4444";
  LUT4 \timer_RNO[17]  (
	.A(N_198_i),
	.B(timer_s[17]),
	.C(GND),
	.D(GND),
	.Z(timer_lm[17])
);
defparam \timer_RNO[17] .INIT="0x4444";
  LUT4 \timer_RNO[16]  (
	.A(N_198_i),
	.B(timer_s[16]),
	.C(GND),
	.D(GND),
	.Z(timer_lm[16])
);
defparam \timer_RNO[16] .INIT="0x4444";
  LUT4 \timer_RNO[15]  (
	.A(N_198_i),
	.B(timer_s[15]),
	.C(GND),
	.D(GND),
	.Z(timer_lm[15])
);
defparam \timer_RNO[15] .INIT="0x4444";
  LUT4 \timer_RNO[14]  (
	.A(N_198_i),
	.B(timer_s[14]),
	.C(GND),
	.D(GND),
	.Z(timer_lm[14])
);
defparam \timer_RNO[14] .INIT="0x4444";
  LUT4 \timer_RNO[13]  (
	.A(N_198_i),
	.B(timer_s[13]),
	.C(GND),
	.D(GND),
	.Z(timer_lm[13])
);
defparam \timer_RNO[13] .INIT="0x4444";
  LUT4 \timer_RNO[12]  (
	.A(N_198_i),
	.B(timer_s[12]),
	.C(GND),
	.D(GND),
	.Z(timer_lm[12])
);
defparam \timer_RNO[12] .INIT="0x4444";
  LUT4 \timer_RNO[11]  (
	.A(N_198_i),
	.B(timer_s[11]),
	.C(GND),
	.D(GND),
	.Z(timer_lm[11])
);
defparam \timer_RNO[11] .INIT="0x4444";
  LUT4 \timer_RNO[10]  (
	.A(N_198_i),
	.B(timer_s[10]),
	.C(GND),
	.D(GND),
	.Z(timer_lm[10])
);
defparam \timer_RNO[10] .INIT="0x4444";
  LUT4 \timer_RNO[9]  (
	.A(N_198_i),
	.B(timer_s[9]),
	.C(GND),
	.D(GND),
	.Z(timer_lm[9])
);
defparam \timer_RNO[9] .INIT="0x4444";
  LUT4 \FSM_state_RNO_1[2]  (
	.A(byte_counter[0]),
	.B(byte_counter[1]),
	.C(GND),
	.D(GND),
	.Z(N_118)
);
defparam \FSM_state_RNO_1[2] .INIT="0x8888";
  LUT4 \tx_byte_RNO_0[0]  (
	.A(byte_counter[0]),
	.B(latched_address[0]),
	.C(GND),
	.D(GND),
	.Z(N_91)
);
defparam \tx_byte_RNO_0[0] .INIT="0x8888";
  LUT4 \FSM_state_RNIH7G6[0]  (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(GND),
	.D(GND),
	.Z(N_9_0)
);
defparam \FSM_state_RNIH7G6[0] .INIT="0x1111";
  LUT4 SIOC_oe_i_RNO (
	.A(FSM_state[1]),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(FSM_state_i[1])
);
defparam SIOC_oe_i_RNO.INIT="0x5555";
  LUT4 \FSM_return_state_RNO_0[2]  (
	.A(FSM_state[1]),
	.B(FSM_state[2]),
	.C(GND),
	.D(GND),
	.Z(i27_mux_2)
);
defparam \FSM_return_state_RNO_0[2] .INIT="0x9999";
  LUT4 \timer_RNI06IN[8]  (
	.A(timer[8]),
	.B(timer[9]),
	.C(timer[10]),
	.D(timer[11]),
	.Z(un68_FSM_state_20)
);
defparam \timer_RNI06IN[8] .INIT="0x0001";
  LUT4 \timer_RNIUKH01[12]  (
	.A(timer[12]),
	.B(timer[13]),
	.C(timer[14]),
	.D(timer[15]),
	.Z(un68_FSM_state_19)
);
defparam \timer_RNIUKH01[12] .INIT="0x0001";
  LUT4 \timer_RNIA5M01[24]  (
	.A(timer[24]),
	.B(timer[25]),
	.C(timer[26]),
	.D(timer[27]),
	.Z(un68_FSM_state_18)
);
defparam \timer_RNIA5M01[24] .INIT="0x0001";
  LUT4 \timer_RNIE5I01[16]  (
	.A(timer[16]),
	.B(timer[17]),
	.C(timer[18]),
	.D(timer[19]),
	.Z(g0_15_1)
);
defparam \timer_RNIE5I01[16] .INIT="0x0001";
  LUT4 \timer_RNIQKL01[20]  (
	.A(timer[20]),
	.B(timer[21]),
	.C(timer[22]),
	.D(timer[23]),
	.Z(un68_FSM_state_16)
);
defparam \timer_RNIQKL01[20] .INIT="0x0001";
  LUT4 \timer_RNII6IE[0]  (
	.A(timer[0]),
	.B(timer[1]),
	.C(timer[2]),
	.D(timer[3]),
	.Z(un68_FSM_state_15)
);
defparam \timer_RNII6IE[0] .INIT="0x0001";
  LUT4 \timer_RNI2NIE[4]  (
	.A(timer[4]),
	.B(timer[5]),
	.C(timer[6]),
	.D(timer[7]),
	.Z(un68_FSM_state_14)
);
defparam \timer_RNI2NIE[4] .INIT="0x0001";
  LUT4 SIOD_oe_i_RNO_1 (
	.A(byte_index[0]),
	.B(byte_index[1]),
	.C(byte_index[2]),
	.D(byte_index[3]),
	.Z(un13_SIOD_oe)
);
defparam SIOD_oe_i_RNO_1.INIT="0x0100";
  LUT4 \FSM_state_RNISDO9[0]  (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(FSM_state[3]),
	.D(GND),
	.Z(m15_0)
);
defparam \FSM_state_RNISDO9[0] .INIT="0x0404";
  LUT4 \FSM_state_RNIRCO9_0[0]  (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(FSM_state[2]),
	.D(GND),
	.Z(N_13_0)
);
defparam \FSM_state_RNIRCO9_0[0] .INIT="0x0808";
  LUT4 \tx_byte_RNO_0[5]  (
	.A(byte_counter[0]),
	.B(byte_counter[1]),
	.C(latched_address[5]),
	.D(latched_data[5]),
	.Z(N_104)
);
defparam \tx_byte_RNO_0[5] .INIT="0x13DF";
  LUT4 \tx_byte_RNO_0[2]  (
	.A(byte_counter[0]),
	.B(byte_counter[1]),
	.C(latched_address[2]),
	.D(latched_data[2]),
	.Z(N_99)
);
defparam \tx_byte_RNO_0[2] .INIT="0x13DF";
  LUT4 \FSM_return_state_RNO_0[3]  (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(FSM_state[2]),
	.D(FSM_state[3]),
	.Z(N_87)
);
defparam \FSM_return_state_RNO_0[3] .INIT="0x883F";
  LUT4 \tx_byte_RNO_0[1]  (
	.A(byte_counter[0]),
	.B(byte_counter[1]),
	.C(latched_address[1]),
	.D(latched_data[1]),
	.Z(N_148)
);
defparam \tx_byte_RNO_0[1] .INIT="0xFD31";
  LUT4 \tx_byte_RNO_0[4]  (
	.A(byte_counter[0]),
	.B(byte_counter[1]),
	.C(latched_address[4]),
	.D(latched_data[4]),
	.Z(N_146)
);
defparam \tx_byte_RNO_0[4] .INIT="0x13DF";
  LUT4 \tx_byte_RNO_0[3]  (
	.A(byte_counter[0]),
	.B(byte_counter[1]),
	.C(latched_address[3]),
	.D(latched_data[3]),
	.Z(N_144)
);
defparam \tx_byte_RNO_0[3] .INIT="0x13DF";
  LUT4 \tx_byte_RNO_0[7]  (
	.A(byte_counter[0]),
	.B(byte_counter[1]),
	.C(latched_address[7]),
	.D(latched_data[7]),
	.Z(N_42)
);
defparam \tx_byte_RNO_0[7] .INIT="0x13DF";
  LUT4 \tx_byte_RNO_0[6]  (
	.A(byte_counter[0]),
	.B(byte_counter[1]),
	.C(latched_address[6]),
	.D(latched_data[6]),
	.Z(N_37_0)
);
defparam \tx_byte_RNO_0[6] .INIT="0xFD31";
  LUT4 \timer_RNO_0[3]  (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(FSM_state[2]),
	.D(GND),
	.Z(N_33_0)
);
defparam \timer_RNO_0[3] .INIT="0x1818";
  LUT4 \FSM_state_RNIRCO9[0]  (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(FSM_state[2]),
	.D(GND),
	.Z(N_17_0)
);
defparam \FSM_state_RNIRCO9[0] .INIT="0x4545";
  LUT4 \FSM_state_RNI6J0D_0[0]  (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(FSM_state[2]),
	.D(FSM_state[3]),
	.Z(m73_0)
);
defparam \FSM_state_RNI6J0D_0[0] .INIT="0x1000";
  LUT4 \timer_RNO_0_cZ[0]  (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(FSM_state[2]),
	.D(FSM_state[3]),
	.Z(timer_RNO_0[0])
);
defparam \timer_RNO_0_cZ[0] .INIT="0x0020";
  LUT4 \FSM_state_RNI6J0D_2_cZ[0]  (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(FSM_state[2]),
	.D(FSM_state[3]),
	.Z(FSM_state_RNI6J0D_2[0])
);
defparam \FSM_state_RNI6J0D_2_cZ[0] .INIT="0x0001";
  LUT4 \byte_counter_RNO_0[0]  (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(FSM_state[3]),
	.D(byte_counter[0]),
	.Z(i32_mux_0)
);
defparam \byte_counter_RNO_0[0] .INIT="0x84FB";
  LUT4 SIOC_oe_i_RNO_0 (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(FSM_state[2]),
	.D(FSM_state[3]),
	.Z(N_110)
);
defparam SIOC_oe_i_RNO_0.INIT="0x02AA";
  LUT4 \timer_RNO_0[6]  (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(FSM_state[2]),
	.D(FSM_state[3]),
	.Z(N_107)
);
defparam \timer_RNO_0[6] .INIT="0x0820";
  LUT4 \tx_byte_RNO[0]  (
	.A(N_91),
	.B(FSM_state[2]),
	.C(byte_counter[1]),
	.D(latched_data[0]),
	.Z(N_94)
);
defparam \tx_byte_RNO[0] .INIT="0x3202";
  LUT4 \timer_RNO_0[1]  (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(FSM_state[2]),
	.D(FSM_state[3]),
	.Z(N_108)
);
defparam \timer_RNO_0[1] .INIT="0x1820";
  LUT4 \FSM_state_RNO_0[2]  (
	.A(N_118),
	.B(FSM_state[0]),
	.C(FSM_state[1]),
	.D(FSM_state[2]),
	.Z(N_77)
);
defparam \FSM_state_RNO_0[2] .INIT="0x3013";
  LUT4 \FSM_state_RNIIFGD[3]  (
	.A(N_9_0),
	.B(FSM_state[2]),
	.C(FSM_state[3]),
	.D(SCCB_start),
	.Z(latched_address_0_sqmuxa)
);
defparam \FSM_state_RNIIFGD[3] .INIT="0x0200";
  LUT4 \tx_byte_RNO[1]  (
	.A(N_148),
	.B(FSM_state[2]),
	.C(tx_byte[0]),
	.D(GND),
	.Z(N_108_0)
);
defparam \tx_byte_RNO[1] .INIT="0xE2E2";
  LUT4 SIOD_oe_i_RNO_0_cZ (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(FSM_state[2]),
	.D(FSM_state[3]),
	.Z(SIOD_oe_i_RNO_0)
);
defparam SIOD_oe_i_RNO_0_cZ.INIT="0x0512";
  LUT4 \tx_byte_RNO[6]  (
	.A(N_37_0),
	.B(FSM_state[2]),
	.C(tx_byte[5]),
	.D(GND),
	.Z(N_174_0)
);
defparam \tx_byte_RNO[6] .INIT="0xE2E2";
  LUT4 \FSM_state_RNI6J0D_1[0]  (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(FSM_state[2]),
	.D(FSM_state[3]),
	.Z(un1_FSM_state_26_0)
);
defparam \FSM_state_RNI6J0D_1[0] .INIT="0x0FBA";
  LUT4 \FSM_state_RNI6J0D_cZ[0]  (
	.A(FSM_state[0]),
	.B(FSM_state[1]),
	.C(FSM_state[2]),
	.D(FSM_state[3]),
	.Z(FSM_state_RNI6J0D[0])
);
defparam \FSM_state_RNI6J0D_cZ[0] .INIT="0x1FBA";
  LUT4 \FSM_state_RNITEO9_0_cZ[0]  (
	.A(FSM_state[0]),
	.B(FSM_state[2]),
	.C(FSM_state[3]),
	.D(GND),
	.Z(FSM_state_RNITEO9_0[0])
);
defparam \FSM_state_RNITEO9_0_cZ[0] .INIT="0x0101";
  LUT4 ready_RNO (
	.A(FSM_state_RNI6J0D_2[0]),
	.B(SCCB_ready),
	.C(SCCB_start),
	.D(GND),
	.Z(ready)
);
defparam ready_RNO.INIT="0x4E4E";
  LUT4 \timer_RNO[8]  (
	.A(N_13_0),
	.B(FSM_state[3]),
	.C(N_198_i),
	.D(timer_s[8]),
	.Z(timer_lm[8])
);
defparam \timer_RNO[8] .INIT="0x8F80";
  LUT4 \timer_RNO[7]  (
	.A(N_13_0),
	.B(FSM_state[3]),
	.C(N_198_i),
	.D(timer_s[7]),
	.Z(timer_lm[7])
);
defparam \timer_RNO[7] .INIT="0x8F80";
  LUT4 \timer_RNO[0]  (
	.A(N_198_i),
	.B(timer_s[0]),
	.C(timer_RNO_0[0]),
	.D(GND),
	.Z(timer_lm[0])
);
defparam \timer_RNO[0] .INIT="0xE4E4";
  LUT4 \timer_RNO[6]  (
	.A(N_107),
	.B(N_198_i),
	.C(timer_s[6]),
	.D(GND),
	.Z(timer_lm[6])
);
defparam \timer_RNO[6] .INIT="0xB8B8";
  LUT4 \timer_RNO[3]  (
	.A(N_33_0),
	.B(FSM_state[3]),
	.C(N_198_i),
	.D(timer_s[3]),
	.Z(timer_lm[3])
);
defparam \timer_RNO[3] .INIT="0x7F70";
  LUT4 \tx_byte_RNO[7]  (
	.A(N_42),
	.B(FSM_state[2]),
	.C(tx_byte[6]),
	.D(GND),
	.Z(N_178_0_i)
);
defparam \tx_byte_RNO[7] .INIT="0xD1D1";
  LUT4 \tx_byte_RNO[5]  (
	.A(N_104),
	.B(FSM_state[2]),
	.C(tx_byte[4]),
	.D(GND),
	.Z(N_151_0_i)
);
defparam \tx_byte_RNO[5] .INIT="0xD1D1";
  LUT4 \tx_byte_RNO[4]  (
	.A(N_146),
	.B(FSM_state[2]),
	.C(tx_byte[3]),
	.D(GND),
	.Z(N_138_0_i)
);
defparam \tx_byte_RNO[4] .INIT="0xD1D1";
  LUT4 \tx_byte_RNO[3]  (
	.A(N_144),
	.B(FSM_state[2]),
	.C(tx_byte[2]),
	.D(GND),
	.Z(N_125_0_i)
);
defparam \tx_byte_RNO[3] .INIT="0xD1D1";
  LUT4 \tx_byte_RNO[2]  (
	.A(N_99),
	.B(FSM_state[2]),
	.C(tx_byte[1]),
	.D(GND),
	.Z(N_112_0_i)
);
defparam \tx_byte_RNO[2] .INIT="0xD1D1";
  LUT4 \byte_index_RNO[0]  (
	.A(N_17_0),
	.B(FSM_state_RNITEO9_0[0]),
	.C(FSM_state[3]),
	.D(byte_index[0]),
	.Z(byte_index_2)
);
defparam \byte_index_RNO[0] .INIT="0x3102";
  LUT4 \FSM_return_state_RNO[0]  (
	.A(FSM_return_state[0]),
	.B(FSM_state[0]),
	.C(un1_FSM_state_26_0),
	.D(GND),
	.Z(FSM_return_state_2)
);
defparam \FSM_return_state_RNO[0] .INIT="0x3A3A";
  LUT4 \FSM_return_state_RNO[1]  (
	.A(FSM_return_state[1]),
	.B(FSM_state[0]),
	.C(FSM_state[1]),
	.D(un1_FSM_state_26_0),
	.Z(FSM_return_state_1)
);
defparam \FSM_return_state_RNO[1] .INIT="0x3CAA";
  LUT4 \FSM_return_state_RNO[2]  (
	.A(FSM_return_state[2]),
	.B(FSM_state[3]),
	.C(un1_FSM_state_26_0),
	.D(i27_mux_2),
	.Z(FSM_return_state_0)
);
defparam \FSM_return_state_RNO[2] .INIT="0x0A3A";
  LUT4 \FSM_return_state_RNO[3]  (
	.A(N_87),
	.B(FSM_return_state[3]),
	.C(un1_FSM_state_26_0),
	.D(GND),
	.Z(FSM_return_state_scalar)
);
defparam \FSM_return_state_RNO[3] .INIT="0x5C5C";
  LUT4 \timer_RNO[1]  (
	.A(N_108),
	.B(N_198_i),
	.C(timer_s[1]),
	.D(GND),
	.Z(timer_lm[1])
);
defparam \timer_RNO[1] .INIT="0x7474";
  LUT4 SIOD_oe_i_RNO (
	.A(FSM_state[1]),
	.B(FSM_state[2]),
	.C(tx_byte[7]),
	.D(un13_SIOD_oe),
	.Z(N_119_mux_i)
);
defparam SIOD_oe_i_RNO.INIT="0xEEEA";
  LUT4 \byte_index_RNI1L1C1[1]  (
	.A(N_17_0),
	.B(FSM_state[3]),
	.C(byte_index[0]),
	.D(byte_index[1]),
	.Z(un1_byte_index_c2)
);
defparam \byte_index_RNI1L1C1[1] .INIT="0x2000";
  LUT4 \byte_index_RNO_0[1]  (
	.A(N_17_0),
	.B(FSM_state[3]),
	.C(byte_index[0]),
	.D(byte_index[1]),
	.Z(byte_index_3[1])
);
defparam \byte_index_RNO_0[1] .INIT="0xDF20";
  LUT4 \byte_counter_RNO[0]  (
	.A(FSM_state[2]),
	.B(byte_counter[0]),
	.C(FSM_state_RNI6J0D_2[0]),
	.D(i32_mux_0),
	.Z(byte_counter_0)
);
defparam \byte_counter_RNO[0] .INIT="0x080D";
  LUT4 \byte_index_RNO[1]  (
	.A(FSM_state_RNITEO9_0[0]),
	.B(byte_index_3[1]),
	.C(GND),
	.D(GND),
	.Z(byte_index_1)
);
defparam \byte_index_RNO[1] .INIT="0x4444";
  LUT4 \byte_counter_RNO[1]  (
	.A(FSM_state[2]),
	.B(byte_counter[1]),
	.C(FSM_state_RNI6J0D_2[0]),
	.D(i32_mux_2),
	.Z(byte_counter_scalar)
);
defparam \byte_counter_RNO[1] .INIT="0x080D";
  LUT4 \byte_index_RNO[2]  (
	.A(FSM_state_RNITEO9_0[0]),
	.B(byte_index[2]),
	.C(un1_byte_index_c2),
	.D(GND),
	.Z(byte_index_0)
);
defparam \byte_index_RNO[2] .INIT="0x1414";
  LUT4 \timer_RNO[5]  (
	.A(timer_RNI4O6N5[0]),
	.B(N_198_i),
	.C(m73_0),
	.D(timer_s[5]),
	.Z(timer_lm[5])
);
defparam \timer_RNO[5] .INIT="0x7F4C";
  LUT4 \timer_RNO[4]  (
	.A(timer_RNI4O6N5[0]),
	.B(N_198_i),
	.C(m73_0),
	.D(timer_s[4]),
	.Z(timer_lm[4])
);
defparam \timer_RNO[4] .INIT="0x7F4C";
  LUT4 \timer_RNO[2]  (
	.A(timer_RNI4O6N5[0]),
	.B(N_198_i),
	.C(m73_0),
	.D(timer_s[2]),
	.Z(timer_lm[2])
);
defparam \timer_RNO[2] .INIT="0x7F4C";
  LUT4 \byte_index_RNO[3]  (
	.A(FSM_state_RNITEO9_0[0]),
	.B(byte_index[2]),
	.C(byte_index[3]),
	.D(un1_byte_index_c2),
	.Z(byte_index_scalar)
);
defparam \byte_index_RNO[3] .INIT="0x1450";
  LUT4 \timer_RNO[27]  (
	.A(timer[27]),
	.B(timer_cry[26]),
	.C(N_198_i),
	.D(GND),
	.Z(timer_lm[27])
);
defparam \timer_RNO[27] .INIT="0x0909";
// @40:70
  CCU2_B \timer_cry_c_0[25]  (
	.CIN(timer_cry[24]),
	.A0(GND),
	.A1(GND),
	.B0(timer[25]),
	.B1(timer[26]),
	.C0(VCC),
	.C1(VCC),
	.COUT(timer_cry[26]),
	.S0(timer_s[25]),
	.S1(timer_s[26])
);
defparam \timer_cry_c_0[25] .INIT0="0xC33C";
defparam \timer_cry_c_0[25] .INIT1="0xC33C";
// @40:70
  CCU2_B \timer_cry_c_0[23]  (
	.CIN(timer_cry[22]),
	.A0(GND),
	.A1(GND),
	.B0(timer[23]),
	.B1(timer[24]),
	.C0(VCC),
	.C1(VCC),
	.COUT(timer_cry[24]),
	.S0(timer_s[23]),
	.S1(timer_s[24])
);
defparam \timer_cry_c_0[23] .INIT0="0xC33C";
defparam \timer_cry_c_0[23] .INIT1="0xC33C";
// @40:70
  CCU2_B \timer_cry_c_0[21]  (
	.CIN(timer_cry[20]),
	.A0(GND),
	.A1(GND),
	.B0(timer[21]),
	.B1(timer[22]),
	.C0(VCC),
	.C1(VCC),
	.COUT(timer_cry[22]),
	.S0(timer_s[21]),
	.S1(timer_s[22])
);
defparam \timer_cry_c_0[21] .INIT0="0xC33C";
defparam \timer_cry_c_0[21] .INIT1="0xC33C";
// @40:70
  CCU2_B \timer_cry_c_0[19]  (
	.CIN(timer_cry[18]),
	.A0(GND),
	.A1(GND),
	.B0(timer[19]),
	.B1(timer[20]),
	.C0(VCC),
	.C1(VCC),
	.COUT(timer_cry[20]),
	.S0(timer_s[19]),
	.S1(timer_s[20])
);
defparam \timer_cry_c_0[19] .INIT0="0xC33C";
defparam \timer_cry_c_0[19] .INIT1="0xC33C";
// @40:70
  CCU2_B \timer_cry_c_0[17]  (
	.CIN(timer_cry[16]),
	.A0(GND),
	.A1(GND),
	.B0(timer[17]),
	.B1(timer[18]),
	.C0(VCC),
	.C1(VCC),
	.COUT(timer_cry[18]),
	.S0(timer_s[17]),
	.S1(timer_s[18])
);
defparam \timer_cry_c_0[17] .INIT0="0xC33C";
defparam \timer_cry_c_0[17] .INIT1="0xC33C";
// @40:70
  CCU2_B \timer_cry_c_0[15]  (
	.CIN(timer_cry[14]),
	.A0(GND),
	.A1(GND),
	.B0(timer[15]),
	.B1(timer[16]),
	.C0(VCC),
	.C1(VCC),
	.COUT(timer_cry[16]),
	.S0(timer_s[15]),
	.S1(timer_s[16])
);
defparam \timer_cry_c_0[15] .INIT0="0xC33C";
defparam \timer_cry_c_0[15] .INIT1="0xC33C";
// @40:70
  CCU2_B \timer_cry_c_0[13]  (
	.CIN(timer_cry[12]),
	.A0(GND),
	.A1(GND),
	.B0(timer[13]),
	.B1(timer[14]),
	.C0(VCC),
	.C1(VCC),
	.COUT(timer_cry[14]),
	.S0(timer_s[13]),
	.S1(timer_s[14])
);
defparam \timer_cry_c_0[13] .INIT0="0xC33C";
defparam \timer_cry_c_0[13] .INIT1="0xC33C";
// @40:70
  CCU2_B \timer_cry_c_0[11]  (
	.CIN(timer_cry[10]),
	.A0(GND),
	.A1(GND),
	.B0(timer[11]),
	.B1(timer[12]),
	.C0(VCC),
	.C1(VCC),
	.COUT(timer_cry[12]),
	.S0(timer_s[11]),
	.S1(timer_s[12])
);
defparam \timer_cry_c_0[11] .INIT0="0xC33C";
defparam \timer_cry_c_0[11] .INIT1="0xC33C";
// @40:70
  CCU2_B \timer_cry_c_0[9]  (
	.CIN(timer_cry[8]),
	.A0(GND),
	.A1(GND),
	.B0(timer[9]),
	.B1(timer[10]),
	.C0(VCC),
	.C1(VCC),
	.COUT(timer_cry[10]),
	.S0(timer_s[9]),
	.S1(timer_s[10])
);
defparam \timer_cry_c_0[9] .INIT0="0xC33C";
defparam \timer_cry_c_0[9] .INIT1="0xC33C";
// @40:70
  CCU2_B \timer_cry_c_0[7]  (
	.CIN(timer_cry[6]),
	.A0(GND),
	.A1(GND),
	.B0(timer[7]),
	.B1(timer[8]),
	.C0(VCC),
	.C1(VCC),
	.COUT(timer_cry[8]),
	.S0(timer_s[7]),
	.S1(timer_s[8])
);
defparam \timer_cry_c_0[7] .INIT0="0xC33C";
defparam \timer_cry_c_0[7] .INIT1="0xC33C";
// @40:70
  CCU2_B \timer_cry_c_0[5]  (
	.CIN(timer_cry[4]),
	.A0(GND),
	.A1(GND),
	.B0(timer[5]),
	.B1(timer[6]),
	.C0(VCC),
	.C1(VCC),
	.COUT(timer_cry[6]),
	.S0(timer_s[5]),
	.S1(timer_s[6])
);
defparam \timer_cry_c_0[5] .INIT0="0xC33C";
defparam \timer_cry_c_0[5] .INIT1="0xC33C";
// @40:70
  CCU2_B \timer_cry_c_0[3]  (
	.CIN(timer_cry[2]),
	.A0(GND),
	.A1(GND),
	.B0(timer[3]),
	.B1(timer[4]),
	.C0(VCC),
	.C1(VCC),
	.COUT(timer_cry[4]),
	.S0(timer_s[3]),
	.S1(timer_s[4])
);
defparam \timer_cry_c_0[3] .INIT0="0xC33C";
defparam \timer_cry_c_0[3] .INIT1="0xC33C";
// @40:70
  CCU2_B \timer_cry_c_0[1]  (
	.CIN(timer_cry[0]),
	.A0(GND),
	.A1(GND),
	.B0(timer[1]),
	.B1(timer[2]),
	.C0(VCC),
	.C1(VCC),
	.COUT(timer_cry[2]),
	.S0(timer_s[1]),
	.S1(timer_s[2])
);
defparam \timer_cry_c_0[1] .INIT0="0xC33C";
defparam \timer_cry_c_0[1] .INIT1="0xC33C";
// @40:70
  CCU2_B \timer_cry_c_0[0]  (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(timer[0]),
	.C0(GND),
	.C1(VCC),
	.COUT(timer_cry[0]),
	.S0(N_1),
	.S1(timer_s[0])
);
defparam \timer_cry_c_0[0] .INIT0="0xC33C";
defparam \timer_cry_c_0[0] .INIT1="0xC33C";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* SCCB_interface_Z1_layer0 */

module mypll_ipgen_lscc_pll_Z2_layer0 (
  clk_12MHz_c,
  clk_25MHz_c
)
;
input clk_12MHz_c ;
output clk_25MHz_c ;
wire clk_12MHz_c ;
wire clk_25MHz_c ;
wire intfbout_w ;
wire GND ;
wire VCC ;
wire outglobal_o ;
wire outcoreb_o ;
wire outglobalb_o ;
wire sdo_o ;
wire lock_o ;
//@41:35
// @41:202
  PLL_B u_PLL_B (
	.REFERENCECLK(clk_12MHz_c),
	.FEEDBACK(intfbout_w),
	.DYNAMICDELAY7(GND),
	.DYNAMICDELAY6(GND),
	.DYNAMICDELAY5(GND),
	.DYNAMICDELAY4(GND),
	.DYNAMICDELAY3(GND),
	.DYNAMICDELAY2(GND),
	.DYNAMICDELAY1(GND),
	.DYNAMICDELAY0(GND),
	.BYPASS(GND),
	.RESET_N(VCC),
	.SCLK(GND),
	.SDI(GND),
	.LATCH(GND),
	.INTFBOUT(intfbout_w),
	.OUTCORE(clk_25MHz_c),
	.OUTGLOBAL(outglobal_o),
	.OUTCOREB(outcoreb_o),
	.OUTGLOBALB(outglobalb_o),
	.SDO(sdo_o),
	.LOCK(lock_o)
);
defparam u_PLL_B.FEEDBACK_PATH="SIMPLE";
defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK="FIXED";
defparam u_PLL_B.FDA_FEEDBACK="0";
defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE="FIXED";
defparam u_PLL_B.FDA_RELATIVE="0";
defparam u_PLL_B.SHIFTREG_DIV_MODE="0";
defparam u_PLL_B.PLLOUT_SELECT_PORTA="GENCLK";
defparam u_PLL_B.PLLOUT_SELECT_PORTB="GENCLK";
defparam u_PLL_B.DIVR="0";
defparam u_PLL_B.DIVF="66";
defparam u_PLL_B.DIVQ="5";
defparam u_PLL_B.FILTER_RANGE="1";
defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR="NONE";
defparam u_PLL_B.ENABLE_ICEGATE_PORTA="0";
defparam u_PLL_B.ENABLE_ICEGATE_PORTB="0";
defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK="12.000000";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* mypll_ipgen_lscc_pll_Z2_layer0 */

module mypll (
  clk_25MHz_c,
  clk_12MHz_c
)
;
output clk_25MHz_c ;
input clk_12MHz_c ;
wire clk_25MHz_c ;
wire clk_12MHz_c ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @41:35
  mypll_ipgen_lscc_pll_Z2_layer0 lscc_pll_inst (
	.clk_12MHz_c(clk_12MHz_c),
	.clk_25MHz_c(clk_25MHz_c)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* mypll */

module camera_read (
  spram_addr_0_i,
  col,
  RGB_c,
  data_out,
  debug_state_c,
  address_counter,
  vga_read_address_raw,
  spram_data_in_4_0_i,
  fsm_state_0,
  CAMERA_DATA_IN_c,
  valid,
  un8_spram_addr_1,
  CAMERA_HREF_IN_c,
  CAMERA_VSYNC_IN_c,
  start_config8_1,
  pixel_valid_c,
  frame_done_c,
  CAMERA_PCLOCK_c
)
;
output [13:0] spram_addr_0_i ;
input [5:0] col ;
output [5:0] RGB_c ;
input [7:6] data_out ;
input [1:0] debug_state_c ;
input [13:0] address_counter ;
input [15:6] vga_read_address_raw ;
output [7:0] spram_data_in_4_0_i ;
input fsm_state_0 ;
input [7:0] CAMERA_DATA_IN_c ;
input valid ;
input un8_spram_addr_1 ;
input CAMERA_HREF_IN_c ;
input CAMERA_VSYNC_IN_c ;
input start_config8_1 ;
output pixel_valid_c ;
output frame_done_c ;
input CAMERA_PCLOCK_c ;
wire fsm_state_0 ;
wire valid ;
wire un8_spram_addr_1 ;
wire CAMERA_HREF_IN_c ;
wire CAMERA_VSYNC_IN_c ;
wire start_config8_1 ;
wire pixel_valid_c ;
wire frame_done_c ;
wire CAMERA_PCLOCK_c ;
wire [0:0] FSM_state;
wire [15:8] pixel_data;
wire [13:0] address_counter_m;
wire pixel_half ;
wire pixel_half_1 ;
wire GND ;
wire VCC ;
wire frame_done ;
wire CAMERA_VSYNC_IN_c_i ;
wire pixel_data_0_sqmuxa ;
wire pixel_half_RNIKJ0O ;
wire un6_vga_read_address_0_sqmuxa_1 ;
wire un3_vga_read_addresslt15_0 ;
wire un3_vga_read_addresslto13_3 ;
wire un7_spram_addrlto13_3 ;
wire un7_spram_addrlto13_2 ;
wire un3_RGB ;
wire un9_RGB ;
wire N_604 ;
wire N_603 ;
wire N_602 ;
wire N_601 ;
wire N_600 ;
wire N_599 ;
wire N_598 ;
wire N_597 ;
wire N_4 ;
// @38:38
  FD1P3DZ pixel_half_Z (
	.Q(pixel_half),
	.D(pixel_half_1),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(VCC)
);
// @38:38
  FD1P3DZ frame_done_Z (
	.Q(frame_done_c),
	.D(frame_done),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(VCC)
);
// @38:38
  FD1P3DZ \FSM_state_Z[0]  (
	.Q(FSM_state[0]),
	.D(CAMERA_VSYNC_IN_c_i),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(VCC)
);
// @38:38
  FD1P3DZ pixel_valid (
	.Q(pixel_valid_c),
	.D(pixel_data_0_sqmuxa),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(FSM_state[0])
);
// @38:38
  FD1P3DZ \pixel_data_Z[15]  (
	.Q(pixel_data[15]),
	.D(CAMERA_DATA_IN_c[7]),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(pixel_half_RNIKJ0O)
);
// @38:38
  FD1P3DZ \pixel_data_Z[14]  (
	.Q(pixel_data[14]),
	.D(CAMERA_DATA_IN_c[6]),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(pixel_half_RNIKJ0O)
);
// @38:38
  FD1P3DZ \pixel_data_Z[13]  (
	.Q(pixel_data[13]),
	.D(CAMERA_DATA_IN_c[5]),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(pixel_half_RNIKJ0O)
);
// @38:38
  FD1P3DZ \pixel_data_Z[12]  (
	.Q(pixel_data[12]),
	.D(CAMERA_DATA_IN_c[4]),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(pixel_half_RNIKJ0O)
);
// @38:38
  FD1P3DZ \pixel_data_Z[11]  (
	.Q(pixel_data[11]),
	.D(CAMERA_DATA_IN_c[3]),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(pixel_half_RNIKJ0O)
);
// @38:38
  FD1P3DZ \pixel_data_Z[10]  (
	.Q(pixel_data[10]),
	.D(CAMERA_DATA_IN_c[2]),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(pixel_half_RNIKJ0O)
);
// @38:38
  FD1P3DZ \pixel_data_Z[9]  (
	.Q(pixel_data[9]),
	.D(CAMERA_DATA_IN_c[1]),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(pixel_half_RNIKJ0O)
);
// @38:38
  FD1P3DZ \pixel_data_Z[8]  (
	.Q(pixel_data[8]),
	.D(CAMERA_DATA_IN_c[0]),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(pixel_half_RNIKJ0O)
);
  LUT4 \spram_addr_0_i_cZ[6]  (
	.A(address_counter_m[6]),
	.B(un6_vga_read_address_0_sqmuxa_1),
	.C(un3_vga_read_addresslt15_0),
	.D(vga_read_address_raw[6]),
	.Z(spram_addr_0_i[6])
);
defparam \spram_addr_0_i_cZ[6] .INIT="0xAEAA";
  LUT4 un6_vga_read_address_0_sqmuxa_1_cZ (
	.A(fsm_state_0),
	.B(start_config8_1),
	.C(vga_read_address_raw[14]),
	.D(vga_read_address_raw[15]),
	.Z(un6_vga_read_address_0_sqmuxa_1)
);
defparam un6_vga_read_address_0_sqmuxa_1_cZ.INIT="0x0008";
  LUT4 frame_done_RNO (
	.A(CAMERA_VSYNC_IN_c),
	.B(FSM_state[0]),
	.C(GND),
	.D(GND),
	.Z(frame_done)
);
defparam frame_done_RNO.INIT="0x8888";
  LUT4 pixel_valid_RNO (
	.A(CAMERA_HREF_IN_c),
	.B(pixel_half),
	.C(GND),
	.D(GND),
	.Z(pixel_data_0_sqmuxa)
);
defparam pixel_valid_RNO.INIT="0x8888";
  LUT4 \FSM_state_RNO[0]  (
	.A(CAMERA_VSYNC_IN_c),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(CAMERA_VSYNC_IN_c_i)
);
defparam \FSM_state_RNO[0] .INIT="0x5555";
  LUT4 un3_vga_read_addresslto13_3_cZ (
	.A(vga_read_address_raw[9]),
	.B(vga_read_address_raw[10]),
	.C(vga_read_address_raw[11]),
	.D(vga_read_address_raw[12]),
	.Z(un3_vga_read_addresslto13_3)
);
defparam un3_vga_read_addresslto13_3_cZ.INIT="0x8000";
  LUT4 un7_spram_addrlto13_3_cZ (
	.A(address_counter[10]),
	.B(address_counter[11]),
	.C(address_counter[12]),
	.D(address_counter[13]),
	.Z(un7_spram_addrlto13_3)
);
defparam un7_spram_addrlto13_3_cZ.INIT="0x8000";
  LUT4 un7_spram_addrlto13_2_cZ (
	.A(address_counter[7]),
	.B(address_counter[8]),
	.C(address_counter[9]),
	.D(GND),
	.Z(un7_spram_addrlto13_2)
);
defparam un7_spram_addrlto13_2_cZ.INIT="0xE0E0";
  LUT4 pixel_half_RNIKJ0O_cZ (
	.A(CAMERA_HREF_IN_c),
	.B(FSM_state[0]),
	.C(pixel_half),
	.D(GND),
	.Z(pixel_half_RNIKJ0O)
);
defparam pixel_half_RNIKJ0O_cZ.INIT="0x0808";
  LUT4 \pixel_data_RNI94IB[15]  (
	.A(debug_state_c[1]),
	.B(pixel_data[15]),
	.C(GND),
	.D(GND),
	.Z(spram_data_in_4_0_i[7])
);
defparam \pixel_data_RNI94IB[15] .INIT="0xDDDD";
  LUT4 \pixel_data_RNI83IB[14]  (
	.A(debug_state_c[1]),
	.B(pixel_data[14]),
	.C(GND),
	.D(GND),
	.Z(spram_data_in_4_0_i[6])
);
defparam \pixel_data_RNI83IB[14] .INIT="0xDDDD";
  LUT4 \pixel_data_RNI72IB[13]  (
	.A(debug_state_c[1]),
	.B(pixel_data[13]),
	.C(GND),
	.D(GND),
	.Z(spram_data_in_4_0_i[5])
);
defparam \pixel_data_RNI72IB[13] .INIT="0xDDDD";
  LUT4 \pixel_data_RNI61IB[12]  (
	.A(debug_state_c[1]),
	.B(pixel_data[12]),
	.C(GND),
	.D(GND),
	.Z(spram_data_in_4_0_i[4])
);
defparam \pixel_data_RNI61IB[12] .INIT="0xDDDD";
  LUT4 \pixel_data_RNI50IB[11]  (
	.A(debug_state_c[1]),
	.B(pixel_data[11]),
	.C(GND),
	.D(GND),
	.Z(spram_data_in_4_0_i[3])
);
defparam \pixel_data_RNI50IB[11] .INIT="0xDDDD";
  LUT4 \pixel_data_RNI4VHB[10]  (
	.A(debug_state_c[1]),
	.B(pixel_data[10]),
	.C(GND),
	.D(GND),
	.Z(spram_data_in_4_0_i[2])
);
defparam \pixel_data_RNI4VHB[10] .INIT="0xDDDD";
  LUT4 \pixel_data_RNISD8F[9]  (
	.A(debug_state_c[1]),
	.B(pixel_data[9]),
	.C(GND),
	.D(GND),
	.Z(spram_data_in_4_0_i[1])
);
defparam \pixel_data_RNISD8F[9] .INIT="0xDDDD";
  LUT4 \pixel_data_RNIRC8F[8]  (
	.A(debug_state_c[1]),
	.B(pixel_data[8]),
	.C(GND),
	.D(GND),
	.Z(spram_data_in_4_0_i[0])
);
defparam \pixel_data_RNIRC8F[8] .INIT="0xDDDD";
  LUT4 un3_vga_read_addresslto13 (
	.A(un3_vga_read_addresslto13_3),
	.B(vga_read_address_raw[7]),
	.C(vga_read_address_raw[8]),
	.D(vga_read_address_raw[13]),
	.Z(un3_vga_read_addresslt15_0)
);
defparam un3_vga_read_addresslto13.INIT="0xA800";
  LUT4 pixel_half_RNO (
	.A(CAMERA_HREF_IN_c),
	.B(FSM_state[0]),
	.C(pixel_half),
	.D(GND),
	.Z(pixel_half_1)
);
defparam pixel_half_RNO.INIT="0x4848";
  LUT4 \address_counter_m_cZ[4]  (
	.A(address_counter[4]),
	.B(un8_spram_addr_1),
	.C(un7_spram_addrlto13_2),
	.D(un7_spram_addrlto13_3),
	.Z(address_counter_m[4])
);
defparam \address_counter_m_cZ[4] .INIT="0x0888";
  LUT4 \address_counter_m_cZ[7]  (
	.A(address_counter[7]),
	.B(un8_spram_addr_1),
	.C(un7_spram_addrlto13_2),
	.D(un7_spram_addrlto13_3),
	.Z(address_counter_m[7])
);
defparam \address_counter_m_cZ[7] .INIT="0x0888";
  LUT4 \address_counter_m_cZ[9]  (
	.A(address_counter[9]),
	.B(un8_spram_addr_1),
	.C(un7_spram_addrlto13_2),
	.D(un7_spram_addrlto13_3),
	.Z(address_counter_m[9])
);
defparam \address_counter_m_cZ[9] .INIT="0x0888";
  LUT4 \address_counter_m_cZ[12]  (
	.A(address_counter[12]),
	.B(un8_spram_addr_1),
	.C(un7_spram_addrlto13_2),
	.D(un7_spram_addrlto13_3),
	.Z(address_counter_m[12])
);
defparam \address_counter_m_cZ[12] .INIT="0x0888";
  LUT4 \address_counter_m_cZ[13]  (
	.A(address_counter[13]),
	.B(un8_spram_addr_1),
	.C(un7_spram_addrlto13_2),
	.D(un7_spram_addrlto13_3),
	.Z(address_counter_m[13])
);
defparam \address_counter_m_cZ[13] .INIT="0x0888";
  LUT4 un3_RGB_cZ (
	.A(fsm_state_0),
	.B(start_config8_1),
	.C(valid),
	.D(GND),
	.Z(un3_RGB)
);
defparam un3_RGB_cZ.INIT="0x8080";
  LUT4 \address_counter_m_cZ[11]  (
	.A(address_counter[11]),
	.B(un8_spram_addr_1),
	.C(un7_spram_addrlto13_2),
	.D(un7_spram_addrlto13_3),
	.Z(address_counter_m[11])
);
defparam \address_counter_m_cZ[11] .INIT="0x0888";
  LUT4 \address_counter_m_cZ[10]  (
	.A(address_counter[10]),
	.B(un8_spram_addr_1),
	.C(un7_spram_addrlto13_2),
	.D(un7_spram_addrlto13_3),
	.Z(address_counter_m[10])
);
defparam \address_counter_m_cZ[10] .INIT="0x0888";
  LUT4 \address_counter_m_cZ[8]  (
	.A(address_counter[8]),
	.B(un8_spram_addr_1),
	.C(un7_spram_addrlto13_2),
	.D(un7_spram_addrlto13_3),
	.Z(address_counter_m[8])
);
defparam \address_counter_m_cZ[8] .INIT="0x0888";
  LUT4 \address_counter_m_cZ[6]  (
	.A(address_counter[6]),
	.B(un8_spram_addr_1),
	.C(un7_spram_addrlto13_2),
	.D(un7_spram_addrlto13_3),
	.Z(address_counter_m[6])
);
defparam \address_counter_m_cZ[6] .INIT="0x0888";
  LUT4 \address_counter_m_cZ[5]  (
	.A(address_counter[5]),
	.B(un8_spram_addr_1),
	.C(un7_spram_addrlto13_2),
	.D(un7_spram_addrlto13_3),
	.Z(address_counter_m[5])
);
defparam \address_counter_m_cZ[5] .INIT="0x0888";
  LUT4 \address_counter_m_cZ[3]  (
	.A(address_counter[3]),
	.B(un8_spram_addr_1),
	.C(un7_spram_addrlto13_2),
	.D(un7_spram_addrlto13_3),
	.Z(address_counter_m[3])
);
defparam \address_counter_m_cZ[3] .INIT="0x0888";
  LUT4 \address_counter_m_cZ[2]  (
	.A(address_counter[2]),
	.B(un8_spram_addr_1),
	.C(un7_spram_addrlto13_2),
	.D(un7_spram_addrlto13_3),
	.Z(address_counter_m[2])
);
defparam \address_counter_m_cZ[2] .INIT="0x0888";
  LUT4 \address_counter_m_cZ[0]  (
	.A(address_counter[0]),
	.B(un8_spram_addr_1),
	.C(un7_spram_addrlto13_2),
	.D(un7_spram_addrlto13_3),
	.Z(address_counter_m[0])
);
defparam \address_counter_m_cZ[0] .INIT="0x0888";
  LUT4 \address_counter_m_cZ[1]  (
	.A(address_counter[1]),
	.B(un8_spram_addr_1),
	.C(un7_spram_addrlto13_2),
	.D(un7_spram_addrlto13_3),
	.Z(address_counter_m[1])
);
defparam \address_counter_m_cZ[1] .INIT="0x0888";
  LUT4 un9_RGB_cZ (
	.A(debug_state_c[0]),
	.B(debug_state_c[1]),
	.C(fsm_state_0),
	.D(valid),
	.Z(un9_RGB)
);
defparam un9_RGB_cZ.INIT="0x0400";
  LUT4 \RGB[0]  (
	.A(data_out[6]),
	.B(un3_RGB),
	.C(GND),
	.D(GND),
	.Z(RGB_c[0])
);
defparam \RGB[0] .INIT="0x8888";
  LUT4 \RGB[1]  (
	.A(data_out[7]),
	.B(un3_RGB),
	.C(GND),
	.D(GND),
	.Z(RGB_c[1])
);
defparam \RGB[1] .INIT="0x8888";
  LUT4 \RGB[4]  (
	.A(data_out[6]),
	.B(un3_RGB),
	.C(valid),
	.D(GND),
	.Z(RGB_c[4])
);
defparam \RGB[4] .INIT="0xB8B8";
  LUT4 \RGB[5]  (
	.A(data_out[7]),
	.B(un3_RGB),
	.C(valid),
	.D(GND),
	.Z(RGB_c[5])
);
defparam \RGB[5] .INIT="0xB8B8";
  LUT4 \RGB[2]  (
	.A(data_out[6]),
	.B(un3_RGB),
	.C(un9_RGB),
	.D(GND),
	.Z(RGB_c[2])
);
defparam \RGB[2] .INIT="0xB8B8";
  LUT4 \RGB[3]  (
	.A(data_out[7]),
	.B(un3_RGB),
	.C(un9_RGB),
	.D(GND),
	.Z(RGB_c[3])
);
defparam \RGB[3] .INIT="0xB8B8";
  LUT4 \spram_addr_0_i_cZ[13]  (
	.A(address_counter_m[13]),
	.B(un6_vga_read_address_0_sqmuxa_1),
	.C(un3_vga_read_addresslt15_0),
	.D(vga_read_address_raw[13]),
	.Z(spram_addr_0_i[13])
);
defparam \spram_addr_0_i_cZ[13] .INIT="0xAEAA";
  LUT4 \spram_addr_0_i_cZ[12]  (
	.A(address_counter_m[12]),
	.B(un6_vga_read_address_0_sqmuxa_1),
	.C(un3_vga_read_addresslt15_0),
	.D(vga_read_address_raw[12]),
	.Z(spram_addr_0_i[12])
);
defparam \spram_addr_0_i_cZ[12] .INIT="0xAEAA";
  LUT4 \spram_addr_0_i_cZ[11]  (
	.A(address_counter_m[11]),
	.B(un6_vga_read_address_0_sqmuxa_1),
	.C(un3_vga_read_addresslt15_0),
	.D(vga_read_address_raw[11]),
	.Z(spram_addr_0_i[11])
);
defparam \spram_addr_0_i_cZ[11] .INIT="0xAEAA";
  LUT4 \spram_addr_0_i_cZ[10]  (
	.A(address_counter_m[10]),
	.B(un6_vga_read_address_0_sqmuxa_1),
	.C(un3_vga_read_addresslt15_0),
	.D(vga_read_address_raw[10]),
	.Z(spram_addr_0_i[10])
);
defparam \spram_addr_0_i_cZ[10] .INIT="0xAEAA";
  LUT4 \spram_addr_0_i_cZ[9]  (
	.A(address_counter_m[9]),
	.B(un6_vga_read_address_0_sqmuxa_1),
	.C(un3_vga_read_addresslt15_0),
	.D(vga_read_address_raw[9]),
	.Z(spram_addr_0_i[9])
);
defparam \spram_addr_0_i_cZ[9] .INIT="0xAEAA";
  LUT4 \spram_addr_0_i_cZ[8]  (
	.A(address_counter_m[8]),
	.B(un6_vga_read_address_0_sqmuxa_1),
	.C(un3_vga_read_addresslt15_0),
	.D(vga_read_address_raw[8]),
	.Z(spram_addr_0_i[8])
);
defparam \spram_addr_0_i_cZ[8] .INIT="0xAEAA";
  LUT4 \spram_addr_0_i_cZ[7]  (
	.A(address_counter_m[7]),
	.B(un6_vga_read_address_0_sqmuxa_1),
	.C(un3_vga_read_addresslt15_0),
	.D(vga_read_address_raw[7]),
	.Z(spram_addr_0_i[7])
);
defparam \spram_addr_0_i_cZ[7] .INIT="0xAEAA";
  LUT4 \spram_addr_0_i_cZ[5]  (
	.A(address_counter_m[5]),
	.B(col[5]),
	.C(un6_vga_read_address_0_sqmuxa_1),
	.D(un3_vga_read_addresslt15_0),
	.Z(spram_addr_0_i[5])
);
defparam \spram_addr_0_i_cZ[5] .INIT="0xAAEA";
  LUT4 \spram_addr_0_i_cZ[4]  (
	.A(address_counter_m[4]),
	.B(col[4]),
	.C(un6_vga_read_address_0_sqmuxa_1),
	.D(un3_vga_read_addresslt15_0),
	.Z(spram_addr_0_i[4])
);
defparam \spram_addr_0_i_cZ[4] .INIT="0xAAEA";
  LUT4 \spram_addr_0_i_cZ[3]  (
	.A(address_counter_m[3]),
	.B(col[3]),
	.C(un6_vga_read_address_0_sqmuxa_1),
	.D(un3_vga_read_addresslt15_0),
	.Z(spram_addr_0_i[3])
);
defparam \spram_addr_0_i_cZ[3] .INIT="0xAAEA";
  LUT4 \spram_addr_0_i_cZ[2]  (
	.A(address_counter_m[2]),
	.B(col[2]),
	.C(un6_vga_read_address_0_sqmuxa_1),
	.D(un3_vga_read_addresslt15_0),
	.Z(spram_addr_0_i[2])
);
defparam \spram_addr_0_i_cZ[2] .INIT="0xAAEA";
  LUT4 \spram_addr_0_i_cZ[1]  (
	.A(address_counter_m[1]),
	.B(col[1]),
	.C(un6_vga_read_address_0_sqmuxa_1),
	.D(un3_vga_read_addresslt15_0),
	.Z(spram_addr_0_i[1])
);
defparam \spram_addr_0_i_cZ[1] .INIT="0xAAEA";
  LUT4 \spram_addr_0_i_cZ[0]  (
	.A(address_counter_m[0]),
	.B(col[0]),
	.C(un6_vga_read_address_0_sqmuxa_1),
	.D(un3_vga_read_addresslt15_0),
	.Z(spram_addr_0_i[0])
);
defparam \spram_addr_0_i_cZ[0] .INIT="0xAAEA";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* camera_read */

module vga (
  col,
  row,
  VGA_VSYNC_0_i,
  VGA_HSYNC_c,
  valid,
  fsm_state8_1z,
  start_prev,
  start_c,
  clk_25MHz_c
)
;
output [9:0] col ;
output [9:0] row ;
output VGA_VSYNC_0_i ;
output VGA_HSYNC_c ;
output valid ;
output fsm_state8_1z ;
input start_prev ;
input start_c ;
input clk_25MHz_c ;
wire VGA_VSYNC_0_i ;
wire VGA_HSYNC_c ;
wire valid ;
wire fsm_state8_1z ;
wire start_prev ;
wire start_c ;
wire clk_25MHz_c ;
wire [9:2] row_3;
wire [9:5] col_3;
wire [0:0] col_RNO;
wire row_0 ;
wire GND ;
wire VCC ;
wire un3_row_1_cry_6_c_0_S0 ;
wire col11 ;
wire un3_row_1_cry_4_c_0_S1 ;
wire un3_row_1_cry_4_c_0_S0 ;
wire un3_row_1_cry_1_c_0_S1 ;
wire un2_col_cry_6_c_0_S1 ;
wire un2_col_cry_6_c_0_S0 ;
wire un3_row_1_cry_8_c_0_S0 ;
wire un3_row_1_cry_6_c_0_S1 ;
wire un2_col_cry_4_c_0_S0 ;
wire un2_col_cry_2_c_0_S1 ;
wire un2_col_cry_2_c_0_S0 ;
wire un2_col_cry_1_c_0_S1 ;
wire un10_validlt9_0 ;
wire col11_6 ;
wire col11_5 ;
wire row12_6 ;
wire row12_5 ;
wire VSYNC_5 ;
wire un5_validlt9 ;
wire un10_HSYNClt8 ;
wire un5_VSYNClt3_0 ;
wire row12_7 ;
wire un5_HSYNClt8_0 ;
wire VSYNC_0 ;
wire un3_row_1_cry_2_c_0_S0 ;
wire un3_row_1_cry_2_c_0_S1 ;
wire un3_row_1_cry_8 ;
wire un3_row_1_cry_7 ;
wire un3_row_1_cry_5 ;
wire un3_row_1_cry_3 ;
wire un3_row_1_cry_1 ;
wire un2_col_cry_7 ;
wire un2_col_cry_8_c_0_COUT ;
wire un2_col_cry_5 ;
wire un2_col_cry_3 ;
wire un2_col_cry_1 ;
wire N_1 ;
wire N_2 ;
wire N_3 ;
// @37:10
  FD1P3DZ \row_Z[0]  (
	.Q(row[0]),
	.D(row_0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @37:10
  FD1P3DZ \row_Z[6]  (
	.Q(row[6]),
	.D(un3_row_1_cry_6_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(col11)
);
// @37:10
  FD1P3DZ \row_Z[5]  (
	.Q(row[5]),
	.D(un3_row_1_cry_4_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(col11)
);
// @37:10
  FD1P3DZ \row_Z[4]  (
	.Q(row[4]),
	.D(un3_row_1_cry_4_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(col11)
);
// @37:10
  FD1P3DZ \row_Z[3]  (
	.Q(row[3]),
	.D(row_3[3]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(col11)
);
// @37:10
  FD1P3DZ \row_Z[2]  (
	.Q(row[2]),
	.D(row_3[2]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(col11)
);
// @37:10
  FD1P3DZ \row_Z[1]  (
	.Q(row[1]),
	.D(un3_row_1_cry_1_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(col11)
);
// @37:10
  FD1P3DZ \col_Z[9]  (
	.Q(col[9]),
	.D(col_3[9]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @37:10
  FD1P3DZ \col_Z[8]  (
	.Q(col[8]),
	.D(col_3[8]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @37:10
  FD1P3DZ \col_Z[7]  (
	.Q(col[7]),
	.D(un2_col_cry_6_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @37:10
  FD1P3DZ \col_Z[6]  (
	.Q(col[6]),
	.D(un2_col_cry_6_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @37:10
  FD1P3DZ \row_Z[9]  (
	.Q(row[9]),
	.D(row_3[9]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(col11)
);
// @37:10
  FD1P3DZ \row_Z[8]  (
	.Q(row[8]),
	.D(un3_row_1_cry_8_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(col11)
);
// @37:10
  FD1P3DZ \row_Z[7]  (
	.Q(row[7]),
	.D(un3_row_1_cry_6_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(col11)
);
// @37:10
  FD1P3DZ \col_Z[5]  (
	.Q(col[5]),
	.D(col_3[5]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @37:10
  FD1P3DZ \col_Z[4]  (
	.Q(col[4]),
	.D(un2_col_cry_4_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @37:10
  FD1P3DZ \col_Z[3]  (
	.Q(col[3]),
	.D(un2_col_cry_2_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @37:10
  FD1P3DZ \col_Z[2]  (
	.Q(col[2]),
	.D(un2_col_cry_2_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @37:10
  FD1P3DZ \col_Z[1]  (
	.Q(col[1]),
	.D(un2_col_cry_1_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @37:10
  FD1P3DZ \col_Z[0]  (
	.Q(col[0]),
	.D(col_RNO[0]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
  LUT4 \col_RNO_cZ[0]  (
	.A(col[0]),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(col_RNO[0])
);
defparam \col_RNO_cZ[0] .INIT="0x5555";
  LUT4 fsm_state8 (
	.A(start_c),
	.B(start_prev),
	.C(GND),
	.D(GND),
	.Z(fsm_state8_1z)
);
defparam fsm_state8.INIT="0x4444";
  LUT4 \col_RNIDKSJ[7]  (
	.A(col[7]),
	.B(col[8]),
	.C(GND),
	.D(GND),
	.Z(un10_validlt9_0)
);
defparam \col_RNIDKSJ[7] .INIT="0x1111";
  LUT4 \col_RNIN5P71[4]  (
	.A(col[4]),
	.B(col[6]),
	.C(col[8]),
	.D(col[9]),
	.Z(col11_6)
);
defparam \col_RNIN5P71[4] .INIT="0x2000";
  LUT4 \col_RNI2GO71[1]  (
	.A(col[0]),
	.B(col[1]),
	.C(col[2]),
	.D(col[3]),
	.Z(col11_5)
);
defparam \col_RNI2GO71[1] .INIT="0x8000";
  LUT4 \row_RNIQJ23[4]  (
	.A(row[4]),
	.B(row[5]),
	.C(row[6]),
	.D(row[7]),
	.Z(row12_6)
);
defparam \row_RNIQJ23[4] .INIT="0x0001";
  LUT4 \row_RNIJC23[3]  (
	.A(row[1]),
	.B(row[2]),
	.C(row[3]),
	.D(row[9]),
	.Z(row12_5)
);
defparam \row_RNIJC23[3] .INIT="0x4000";
  LUT4 \row_RNING23[2]  (
	.A(row[2]),
	.B(row[4]),
	.C(row[6]),
	.D(row[7]),
	.Z(VSYNC_5)
);
defparam \row_RNING23[2] .INIT="0x1000";
  LUT4 \row_RNIUN23[5]  (
	.A(row[5]),
	.B(row[6]),
	.C(row[7]),
	.D(row[8]),
	.Z(un5_validlt9)
);
defparam \row_RNIUN23[5] .INIT="0x8000";
  LUT4 \col_RNISMQT[4]  (
	.A(col[4]),
	.B(col[5]),
	.C(col[6]),
	.D(GND),
	.Z(un10_HSYNClt8)
);
defparam \col_RNISMQT[4] .INIT="0x8080";
  LUT4 \row_RNIUG92[1]  (
	.A(row[0]),
	.B(row[1]),
	.C(row[2]),
	.D(GND),
	.Z(un5_VSYNClt3_0)
);
defparam \row_RNIUG92[1] .INIT="0x0707";
  LUT4 \row_RNIDJJ4[8]  (
	.A(row[0]),
	.B(row[8]),
	.C(row12_5),
	.D(GND),
	.Z(row12_7)
);
defparam \row_RNIDJJ4[8] .INIT="0x1010";
  LUT4 \col_RNII0P71[4]  (
	.A(col[4]),
	.B(col[5]),
	.C(col[6]),
	.D(col[7]),
	.Z(un5_HSYNClt8_0)
);
defparam \col_RNII0P71[4] .INIT="0xFE00";
  LUT4 \row_RNILGM11[9]  (
	.A(col[9]),
	.B(row[9]),
	.C(un5_validlt9),
	.D(un10_validlt9_0),
	.Z(valid)
);
defparam \row_RNILGM11[9] .INIT="0x0301";
  LUT4 \col_RNI37E33[5]  (
	.A(col[5]),
	.B(col[7]),
	.C(col11_5),
	.D(col11_6),
	.Z(col11)
);
defparam \col_RNI37E33[5] .INIT="0x1000";
  LUT4 \row_RNI5BJ4[3]  (
	.A(row[3]),
	.B(row[4]),
	.C(row[5]),
	.D(un5_VSYNClt3_0),
	.Z(VSYNC_0)
);
defparam \row_RNI5BJ4[3] .INIT="0xC0E0";
  LUT4 \row_RNO[2]  (
	.A(un3_row_1_cry_2_c_0_S0),
	.B(row12_6),
	.C(row12_7),
	.D(GND),
	.Z(row_3[2])
);
defparam \row_RNO[2] .INIT="0x2A2A";
  LUT4 \row_RNO[3]  (
	.A(un3_row_1_cry_2_c_0_S1),
	.B(row12_6),
	.C(row12_7),
	.D(GND),
	.Z(row_3[3])
);
defparam \row_RNO[3] .INIT="0x2A2A";
  LUT4 \col_RNITDGP2[8]  (
	.A(col[8]),
	.B(col[9]),
	.C(un5_HSYNClt8_0),
	.D(un10_HSYNClt8),
	.Z(VGA_HSYNC_c)
);
defparam \col_RNITDGP2[8] .INIT="0x0040";
  LUT4 \row_RNO[0]  (
	.A(row[0]),
	.B(col11),
	.C(row12_6),
	.D(row12_7),
	.Z(row_0)
);
defparam \row_RNO[0] .INIT="0x2666";
  LUT4 \row_RNIVB79[8]  (
	.A(row[8]),
	.B(row[9]),
	.C(VSYNC_0),
	.D(VSYNC_5),
	.Z(VGA_VSYNC_0_i)
);
defparam \row_RNIVB79[8] .INIT="0xDFFF";
  LUT4 \row_RNO[9]  (
	.A(row[9]),
	.B(un3_row_1_cry_8),
	.C(row12_6),
	.D(row12_7),
	.Z(row_3[9])
);
defparam \row_RNO[9] .INIT="0x0666";
// @37:18
  CCU2_B un3_row_1_cry_8_c_0 (
	.CIN(un3_row_1_cry_7),
	.A0(GND),
	.A1(GND),
	.B0(row[8]),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_1),
	.S0(un3_row_1_cry_8_c_0_S0),
	.S1(un3_row_1_cry_8)
);
defparam un3_row_1_cry_8_c_0.INIT0="0xC33C";
defparam un3_row_1_cry_8_c_0.INIT1="0xC33C";
// @37:18
  CCU2_B un3_row_1_cry_6_c_0 (
	.CIN(un3_row_1_cry_5),
	.A0(GND),
	.A1(GND),
	.B0(row[6]),
	.B1(row[7]),
	.C0(GND),
	.C1(GND),
	.COUT(un3_row_1_cry_7),
	.S0(un3_row_1_cry_6_c_0_S0),
	.S1(un3_row_1_cry_6_c_0_S1)
);
defparam un3_row_1_cry_6_c_0.INIT0="0xC33C";
defparam un3_row_1_cry_6_c_0.INIT1="0xC33C";
// @37:18
  CCU2_B un3_row_1_cry_4_c_0 (
	.CIN(un3_row_1_cry_3),
	.A0(GND),
	.A1(GND),
	.B0(row[4]),
	.B1(row[5]),
	.C0(GND),
	.C1(GND),
	.COUT(un3_row_1_cry_5),
	.S0(un3_row_1_cry_4_c_0_S0),
	.S1(un3_row_1_cry_4_c_0_S1)
);
defparam un3_row_1_cry_4_c_0.INIT0="0xC33C";
defparam un3_row_1_cry_4_c_0.INIT1="0xC33C";
// @37:18
  CCU2_B un3_row_1_cry_2_c_0 (
	.CIN(un3_row_1_cry_1),
	.A0(GND),
	.A1(GND),
	.B0(row[2]),
	.B1(row[3]),
	.C0(GND),
	.C1(GND),
	.COUT(un3_row_1_cry_3),
	.S0(un3_row_1_cry_2_c_0_S0),
	.S1(un3_row_1_cry_2_c_0_S1)
);
defparam un3_row_1_cry_2_c_0.INIT0="0xC33C";
defparam un3_row_1_cry_2_c_0.INIT1="0xC33C";
// @37:18
  CCU2_B un3_row_1_cry_1_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(row[0]),
	.B1(row[1]),
	.C0(row[0]),
	.C1(GND),
	.COUT(un3_row_1_cry_1),
	.S0(N_2),
	.S1(un3_row_1_cry_1_c_0_S1)
);
defparam un3_row_1_cry_1_c_0.INIT0="0xC33C";
defparam un3_row_1_cry_1_c_0.INIT1="0xC33C";
// @37:22
  CCU2_B un2_col_cry_8_c_0 (
	.CIN(un2_col_cry_7),
	.A0(col11),
	.A1(col[9]),
	.B0(col[8]),
	.B1(GND),
	.C0(GND),
	.C1(col11),
	.COUT(un2_col_cry_8_c_0_COUT),
	.S0(col_3[8]),
	.S1(col_3[9])
);
defparam un2_col_cry_8_c_0.INIT0="0x1144";
defparam un2_col_cry_8_c_0.INIT1="0x050A";
// @37:22
  CCU2_B un2_col_cry_6_c_0 (
	.CIN(un2_col_cry_5),
	.A0(GND),
	.A1(GND),
	.B0(col[6]),
	.B1(col[7]),
	.C0(GND),
	.C1(GND),
	.COUT(un2_col_cry_7),
	.S0(un2_col_cry_6_c_0_S0),
	.S1(un2_col_cry_6_c_0_S1)
);
defparam un2_col_cry_6_c_0.INIT0="0x9966";
defparam un2_col_cry_6_c_0.INIT1="0x9966";
// @37:22
  CCU2_B un2_col_cry_4_c_0 (
	.CIN(un2_col_cry_3),
	.A0(GND),
	.A1(col11),
	.B0(col[4]),
	.B1(col[5]),
	.C0(GND),
	.C1(GND),
	.COUT(un2_col_cry_5),
	.S0(un2_col_cry_4_c_0_S0),
	.S1(col_3[5])
);
defparam un2_col_cry_4_c_0.INIT0="0x9966";
defparam un2_col_cry_4_c_0.INIT1="0x1144";
// @37:22
  CCU2_B un2_col_cry_2_c_0 (
	.CIN(un2_col_cry_1),
	.A0(GND),
	.A1(GND),
	.B0(col[2]),
	.B1(col[3]),
	.C0(GND),
	.C1(GND),
	.COUT(un2_col_cry_3),
	.S0(un2_col_cry_2_c_0_S0),
	.S1(un2_col_cry_2_c_0_S1)
);
defparam un2_col_cry_2_c_0.INIT0="0x9966";
defparam un2_col_cry_2_c_0.INIT1="0x9966";
// @37:22
  CCU2_B un2_col_cry_1_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(col[0]),
	.B1(col[1]),
	.C0(col[0]),
	.C1(GND),
	.COUT(un2_col_cry_1),
	.S0(N_3),
	.S1(un2_col_cry_1_c_0_S1)
);
defparam un2_col_cry_1_c_0.INIT0="0xC33C";
defparam un2_col_cry_1_c_0.INIT1="0x9966";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* vga */

module top (
  clk_12MHz,
  start,
  CAMERA_VSYNC_IN,
  CAMERA_HREF_IN,
  CAMERA_DATA_IN,
  CAMERA_PCLOCK,
  sioc,
  siod,
  done,
  frame_done,
  pixel_valid,
  debug_state,
  RGB,
  VGA_HSYNC,
  VGA_VSYNC,
  clk_25MHz,
  TEST
)
;

/*  Synopsys
.origName=top
.langParams="CLK_FREQ"
CLK_FREQ=25000000
 */
input clk_12MHz ;
input start ;
input CAMERA_VSYNC_IN ;
input CAMERA_HREF_IN ;
input [7:0] CAMERA_DATA_IN ;
input CAMERA_PCLOCK ;
output sioc ;
output siod ;
output done ;
output frame_done ;
output pixel_valid ;
output [1:0] debug_state ;
output [5:0] RGB ;
output VGA_HSYNC ;
output VGA_VSYNC ;
output clk_25MHz ;
output TEST ;
wire clk_12MHz ;
wire start ;
wire CAMERA_VSYNC_IN ;
wire CAMERA_HREF_IN ;
wire CAMERA_PCLOCK ;
wire sioc ;
wire siod ;
wire done ;
wire frame_done ;
wire pixel_valid ;
wire VGA_HSYNC ;
wire VGA_VSYNC ;
wire clk_25MHz ;
wire TEST ;
wire [7:0] rom_addr;
wire [15:0] rom_dout;
wire [7:0] SCCB_addr;
wire [7:0] SCCB_data;
wire [9:0] row;
wire [9:0] col;
wire [8:0] spram_data_in;
wire [15:0] data_out;
wire [2:2] fsm_state;
wire [15:0] address_counter;
wire [13:7] vga_read_address_raw;
wire [1:0] un1_vga_read_address_raw;
wire [31:10] un1_vga_read_address_raw_NC;
wire [7:0] CAMERA_DATA_IN_c;
wire [1:0] debug_state_c;
wire [5:0] RGB_c;
wire [1:1] fsm_state_cnst;
wire [15:15] address_counter_RNO_S0;
wire [1:1] debug_state_c_i;
wire [7:0] spram_data_in_4_0_i;
wire [13:0] spram_addr_0_i;
wire [1:1] fsm_state_fast;
wire [15:6] \carry_pack.vga_read_address_raw ;
wire un1_fsm_state_2 ;
wire un1_fsm_state_3 ;
wire O2 ;
wire O3 ;
wire O4 ;
wire O5 ;
wire O6 ;
wire O7 ;
wire O8 ;
wire O9 ;
wire GND ;
wire SCCB_ready ;
wire start_config ;
wire SCCB_start ;
wire VCC ;
wire WR ;
wire prev_pixel_valid ;
wire start_prev ;
wire un1_start_config8_2_0 ;
wire un1_start_config9_3_0 ;
wire un1_start_config8_0 ;
wire CO ;
wire ACCUMCO ;
wire SIGNEXTOUT ;
wire clk_12MHz_c ;
wire start_c ;
wire CAMERA_VSYNC_IN_c ;
wire CAMERA_HREF_IN_c ;
wire CAMERA_PCLOCK_c ;
wire done_c ;
wire frame_done_c ;
wire pixel_valid_c ;
wire VGA_HSYNC_c ;
wire clk_25MHz_c ;
wire valid ;
wire \fsm_state_cnst_1_0_.N_8  ;
wire \fsm_state_cnst_1_0_.N_6  ;
wire start_config8_1 ;
wire fsm_state_0_sqmuxa_2 ;
wire prev_pixel_valid_3 ;
wire fsm_state8 ;
wire un1_address_counter_cry_0_c_0_S1 ;
wire un1_address_counter_cry_1_c_0_S0 ;
wire un1_address_counter_cry_1_c_0_S1 ;
wire un1_address_counter_cry_3_c_0_S0 ;
wire un1_address_counter_cry_3_c_0_S1 ;
wire un1_address_counter_cry_5_c_0_S0 ;
wire un1_address_counter_cry_5_c_0_S1 ;
wire un1_address_counter_cry_7_c_0_S0 ;
wire un1_address_counter_cry_7_c_0_S1 ;
wire un1_address_counter_cry_9_c_0_S0 ;
wire un1_address_counter_cry_9_c_0_S1 ;
wire un1_address_counter_cry_11_c_0_S0 ;
wire un1_address_counter_cry_11_c_0_S1 ;
wire un1_address_counter_cry_13_c_0_S0 ;
wire un1_address_counter_cry_13_c_0_S1 ;
wire VGA_VSYNC_0_i ;
wire \config_1.un8_spram_addr_1  ;
wire \SCCB1.SIOC_oe_i  ;
wire \SCCB1.SIOD_oe_i  ;
wire start_config_0 ;
wire prev_pixel_valid_0 ;
wire WR_0 ;
wire fsm_state_scalar ;
wire fsm_state_0 ;
wire fsm_state_1 ;
wire fsm_state_0_fast ;
wire m5_x0 ;
wire m5_x1 ;
wire \carry_pack.un1_address_counter_cry_0  ;
wire \carry_pack.un1_address_counter_cry_2  ;
wire \carry_pack.un1_address_counter_cry_4  ;
wire \carry_pack.un1_address_counter_cry_6  ;
wire \carry_pack.un1_address_counter_cry_8  ;
wire \carry_pack.un1_address_counter_cry_10  ;
wire \carry_pack.un1_address_counter_cry_12  ;
wire \carry_pack.un1_address_counter_cry_14  ;
wire \carry_pack.vga_read_address_raw_cry_0  ;
wire \carry_pack.vga_read_address_raw_cry_2  ;
wire \carry_pack.vga_read_address_raw_cry_4  ;
wire \carry_pack.vga_read_address_raw_cry_6  ;
wire \carry_pack.vga_read_address_raw_cry_8  ;
wire N_765_i ;
wire N_764_i ;
wire N_1281 ;
wire N_1 ;
wire N_2 ;
wire N_3 ;
wire N_4 ;
wire N_5 ;
wire N_6 ;
// @40:70
  INV siod_obuft_RNO (
	.Z(N_765_i),
	.A(\SCCB1.SIOD_oe_i )
);
// @40:70
  INV sioc_obuft_RNO (
	.Z(N_764_i),
	.A(\SCCB1.SIOC_oe_i )
);
// @43:171
  FD1P3DZ \fsm_state_fast_Z[1]  (
	.Q(fsm_state_fast[1]),
	.D(fsm_state_0_fast),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @43:171
  FD1P3IZ \address_counter_Z[15]  (
	.Q(address_counter[15]),
	.D(address_counter_RNO_S0[15]),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_2),
	.SP(VCC)
);
// @43:171
  FD1P3IZ \address_counter_Z[14]  (
	.Q(address_counter[14]),
	.D(un1_address_counter_cry_13_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_2),
	.SP(VCC)
);
// @43:171
  FD1P3IZ \address_counter_Z[13]  (
	.Q(address_counter[13]),
	.D(un1_address_counter_cry_13_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_2),
	.SP(VCC)
);
// @43:171
  FD1P3IZ \address_counter_Z[12]  (
	.Q(address_counter[12]),
	.D(un1_address_counter_cry_11_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_2),
	.SP(VCC)
);
// @43:171
  FD1P3IZ \address_counter_Z[11]  (
	.Q(address_counter[11]),
	.D(un1_address_counter_cry_11_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_2),
	.SP(VCC)
);
// @43:171
  FD1P3IZ \address_counter_Z[10]  (
	.Q(address_counter[10]),
	.D(un1_address_counter_cry_9_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_2),
	.SP(VCC)
);
// @43:171
  FD1P3IZ \address_counter_Z[9]  (
	.Q(address_counter[9]),
	.D(un1_address_counter_cry_9_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_2),
	.SP(VCC)
);
// @43:171
  FD1P3IZ \address_counter_Z[8]  (
	.Q(address_counter[8]),
	.D(un1_address_counter_cry_7_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_2),
	.SP(VCC)
);
// @43:171
  FD1P3IZ \address_counter_Z[7]  (
	.Q(address_counter[7]),
	.D(un1_address_counter_cry_7_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_2),
	.SP(VCC)
);
// @43:171
  FD1P3IZ \address_counter_Z[6]  (
	.Q(address_counter[6]),
	.D(un1_address_counter_cry_5_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_2),
	.SP(VCC)
);
// @43:171
  FD1P3IZ \address_counter_Z[5]  (
	.Q(address_counter[5]),
	.D(un1_address_counter_cry_5_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_2),
	.SP(VCC)
);
// @43:171
  FD1P3IZ \address_counter_Z[4]  (
	.Q(address_counter[4]),
	.D(un1_address_counter_cry_3_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_2),
	.SP(VCC)
);
// @43:171
  FD1P3IZ \address_counter_Z[3]  (
	.Q(address_counter[3]),
	.D(un1_address_counter_cry_3_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_2),
	.SP(VCC)
);
// @43:171
  FD1P3IZ \address_counter_Z[2]  (
	.Q(address_counter[2]),
	.D(un1_address_counter_cry_1_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_2),
	.SP(VCC)
);
// @43:171
  FD1P3IZ \address_counter_Z[1]  (
	.Q(address_counter[1]),
	.D(un1_address_counter_cry_1_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_2),
	.SP(VCC)
);
// @43:171
  FD1P3IZ \address_counter_Z[0]  (
	.Q(address_counter[0]),
	.D(un1_address_counter_cry_0_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(un1_fsm_state_2),
	.SP(VCC)
);
// @43:171
  FD1P3DZ start_config_Z (
	.Q(start_config),
	.D(start_config_0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @43:171
  FD1P3DZ prev_pixel_valid_Z (
	.Q(prev_pixel_valid),
	.D(prev_pixel_valid_0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @43:171
  FD1P3DZ WR_Z (
	.Q(WR),
	.D(WR_0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @43:171
  FD1P3DZ \spram_data_in_Z[8]  (
	.Q(spram_data_in[8]),
	.D(debug_state_c_i[1]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(un1_start_config9_3_0)
);
// @43:171
  FD1P3DZ \spram_data_in_Z[7]  (
	.Q(spram_data_in[7]),
	.D(spram_data_in_4_0_i[7]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(un1_start_config9_3_0)
);
// @43:171
  FD1P3DZ \spram_data_in_Z[6]  (
	.Q(spram_data_in[6]),
	.D(spram_data_in_4_0_i[6]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(un1_start_config9_3_0)
);
// @43:171
  FD1P3DZ \spram_data_in_Z[5]  (
	.Q(spram_data_in[5]),
	.D(spram_data_in_4_0_i[5]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(un1_start_config9_3_0)
);
// @43:171
  FD1P3DZ \spram_data_in_Z[4]  (
	.Q(spram_data_in[4]),
	.D(spram_data_in_4_0_i[4]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(un1_start_config9_3_0)
);
// @43:171
  FD1P3DZ \spram_data_in_Z[3]  (
	.Q(spram_data_in[3]),
	.D(spram_data_in_4_0_i[3]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(un1_start_config9_3_0)
);
// @43:171
  FD1P3DZ \spram_data_in_Z[2]  (
	.Q(spram_data_in[2]),
	.D(spram_data_in_4_0_i[2]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(un1_start_config9_3_0)
);
// @43:171
  FD1P3DZ \spram_data_in_Z[1]  (
	.Q(spram_data_in[1]),
	.D(spram_data_in_4_0_i[1]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(un1_start_config9_3_0)
);
// @43:171
  FD1P3DZ \spram_data_in_Z[0]  (
	.Q(spram_data_in[0]),
	.D(spram_data_in_4_0_i[0]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(un1_start_config9_3_0)
);
// @43:171
  FD1P3DZ \fsm_state_Z[2]  (
	.Q(fsm_state[2]),
	.D(fsm_state_scalar),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @43:171
  FD1P3DZ \fsm_state[1]  (
	.Q(debug_state_c[1]),
	.D(fsm_state_0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @43:171
  FD1P3DZ \fsm_state[0]  (
	.Q(debug_state_c[0]),
	.D(fsm_state_1),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @43:171
  FD1P3DZ start_prev_e_0 (
	.Q(start_prev),
	.D(start_c),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(un1_fsm_state_3)
);
  LUT4 \fsm_state_cnst_1_0_.m5_ns  (
	.A(address_counter[14]),
	.B(m5_x0),
	.C(m5_x1),
	.D(GND),
	.Z(\fsm_state_cnst_1_0_.N_6 )
);
defparam \fsm_state_cnst_1_0_.m5_ns .INIT="0xE4E4";
  LUT4 \fsm_state_fast_RNO[1]  (
	.A(fsm_state_fast[1]),
	.B(fsm_state_cnst[1]),
	.C(start_prev),
	.D(start_c),
	.Z(fsm_state_0_fast)
);
defparam \fsm_state_fast_RNO[1] .INIT="0x88C8";
  LUT4 \fsm_state_RNO[1]  (
	.A(fsm_state_cnst[1]),
	.B(debug_state_c[1]),
	.C(start_prev),
	.D(start_c),
	.Z(fsm_state_0)
);
defparam \fsm_state_RNO[1] .INIT="0x88A8";
  LUT4 \fsm_state_cnst_1_0_.m7  (
	.A(debug_state_c[0]),
	.B(fsm_state[2]),
	.C(\fsm_state_cnst_1_0_.N_6 ),
	.D(fsm_state_fast[1]),
	.Z(\fsm_state_cnst_1_0_.N_8 )
);
defparam \fsm_state_cnst_1_0_.m7 .INIT="0x0347";
  LUT4 \fsm_state_cnst_1_0_.m5_x1  (
	.A(CAMERA_VSYNC_IN_c),
	.B(SCCB_ready),
	.C(debug_state_c[0]),
	.D(fsm_state_fast[1]),
	.Z(m5_x1)
);
defparam \fsm_state_cnst_1_0_.m5_x1 .INIT="0x0A0C";
  LUT4 \fsm_state_cnst_1_0_.m5_x0  (
	.A(CAMERA_VSYNC_IN_c),
	.B(SCCB_ready),
	.C(debug_state_c[0]),
	.D(fsm_state_fast[1]),
	.Z(m5_x0)
);
defparam \fsm_state_cnst_1_0_.m5_x0 .INIT="0xFA0C";
  LUT4 \spram_data_in_RNO[8]  (
	.A(debug_state_c[1]),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(debug_state_c_i[1])
);
defparam \spram_data_in_RNO[8] .INIT="0x5555";
  LUT4 prev_pixel_valid_RNO (
	.A(debug_state_c[0]),
	.B(fsm_state[2]),
	.C(prev_pixel_valid),
	.D(prev_pixel_valid_3),
	.Z(prev_pixel_valid_0)
);
defparam prev_pixel_valid_RNO.INIT="0xF2D0";
  LUT4 start_config_RNO (
	.A(SCCB_ready),
	.B(fsm_state[2]),
	.C(start_config),
	.D(start_config8_1),
	.Z(start_config_0)
);
defparam start_config_RNO.INIT="0xD1F0";
  LUT4 \fsm_state_cnst_1_0_.m9  (
	.A(address_counter[14]),
	.B(debug_state_c[0]),
	.C(debug_state_c[1]),
	.D(fsm_state[2]),
	.Z(fsm_state_cnst[1])
);
defparam \fsm_state_cnst_1_0_.m9 .INIT="0x037C";
  LUT4 \fsm_state_RNO[2]  (
	.A(fsm_state8),
	.B(fsm_state[2]),
	.C(fsm_state_0_sqmuxa_2),
	.D(un1_fsm_state_3),
	.Z(fsm_state_scalar)
);
defparam \fsm_state_RNO[2] .INIT="0xE4F0";
  LUT4 WR_RNO (
	.A(WR),
	.B(debug_state_c[0]),
	.C(debug_state_c[1]),
	.D(un1_start_config8_0),
	.Z(WR_0)
);
defparam WR_RNO.INIT="0xC0AA";
  LUT4 \fsm_state_RNO[0]  (
	.A(debug_state_c[0]),
	.B(fsm_state8),
	.C(\fsm_state_cnst_1_0_.N_8 ),
	.D(un1_fsm_state_3),
	.Z(fsm_state_1)
);
defparam \fsm_state_RNO[0] .INIT="0x2E0F";
// @43:8
  IB clk_12MHz_ibuf (
	.I(clk_12MHz),
	.O(clk_12MHz_c)
);
// @43:9
  IB start_ibuf (
	.I(start),
	.O(start_c)
);
// @43:12
  IB CAMERA_VSYNC_IN_ibuf (
	.I(CAMERA_VSYNC_IN),
	.O(CAMERA_VSYNC_IN_c)
);
// @43:13
  IB CAMERA_HREF_IN_ibuf (
	.I(CAMERA_HREF_IN),
	.O(CAMERA_HREF_IN_c)
);
// @43:14
  IB \CAMERA_DATA_IN_ibuf[0]  (
	.I(CAMERA_DATA_IN[0]),
	.O(CAMERA_DATA_IN_c[0])
);
// @43:14
  IB \CAMERA_DATA_IN_ibuf[1]  (
	.I(CAMERA_DATA_IN[1]),
	.O(CAMERA_DATA_IN_c[1])
);
// @43:14
  IB \CAMERA_DATA_IN_ibuf[2]  (
	.I(CAMERA_DATA_IN[2]),
	.O(CAMERA_DATA_IN_c[2])
);
// @43:14
  IB \CAMERA_DATA_IN_ibuf[3]  (
	.I(CAMERA_DATA_IN[3]),
	.O(CAMERA_DATA_IN_c[3])
);
// @43:14
  IB \CAMERA_DATA_IN_ibuf[4]  (
	.I(CAMERA_DATA_IN[4]),
	.O(CAMERA_DATA_IN_c[4])
);
// @43:14
  IB \CAMERA_DATA_IN_ibuf[5]  (
	.I(CAMERA_DATA_IN[5]),
	.O(CAMERA_DATA_IN_c[5])
);
// @43:14
  IB \CAMERA_DATA_IN_ibuf[6]  (
	.I(CAMERA_DATA_IN[6]),
	.O(CAMERA_DATA_IN_c[6])
);
// @43:14
  IB \CAMERA_DATA_IN_ibuf[7]  (
	.I(CAMERA_DATA_IN[7]),
	.O(CAMERA_DATA_IN_c[7])
);
// @43:15
  IB CAMERA_PCLOCK_ibuf (
	.I(CAMERA_PCLOCK),
	.O(CAMERA_PCLOCK_c)
);
// @43:16
  OBZ_B sioc_obuft (
	.I(GND),
	.T_N(N_764_i),
	.O(sioc)
);
// @43:17
  OBZ_B siod_obuft (
	.I(GND),
	.T_N(N_765_i),
	.O(siod)
);
// @43:18
  OB done_obuf (
	.I(done_c),
	.O(done)
);
// @43:19
  OB frame_done_obuf (
	.I(frame_done_c),
	.O(frame_done)
);
// @43:20
  OB pixel_valid_obuf (
	.I(pixel_valid_c),
	.O(pixel_valid)
);
// @43:22
  OB \debug_state_obuf[0]  (
	.I(debug_state_c[0]),
	.O(debug_state[0])
);
// @43:22
  OB \debug_state_obuf[1]  (
	.I(debug_state_c[1]),
	.O(debug_state[1])
);
// @43:25
  OB \RGB_obuf[0]  (
	.I(RGB_c[0]),
	.O(RGB[0])
);
// @43:25
  OB \RGB_obuf[1]  (
	.I(RGB_c[1]),
	.O(RGB[1])
);
// @43:25
  OB \RGB_obuf[2]  (
	.I(RGB_c[2]),
	.O(RGB[2])
);
// @43:25
  OB \RGB_obuf[3]  (
	.I(RGB_c[3]),
	.O(RGB[3])
);
// @43:25
  OB \RGB_obuf[4]  (
	.I(RGB_c[4]),
	.O(RGB[4])
);
// @43:25
  OB \RGB_obuf[5]  (
	.I(RGB_c[5]),
	.O(RGB[5])
);
// @43:26
  OB VGA_HSYNC_obuf (
	.I(VGA_HSYNC_c),
	.O(VGA_HSYNC)
);
// @43:27
  OB VGA_VSYNC_obuf (
	.I(VGA_VSYNC_0_i),
	.O(VGA_VSYNC)
);
// @43:28
  OB clk_25MHz_obuf (
	.I(clk_25MHz_c),
	.O(clk_25MHz)
);
// @43:30
  OBZ_B TEST_obuft (
	.I(GND),
	.T_N(GND),
	.O(TEST)
);
  CCU2_B vga_read_address_raw_cry_7_c_0_RNIE4GH (
	.CIN(\carry_pack.vga_read_address_raw_cry_8 ),
	.A0(O9),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_1),
	.S0(\carry_pack.vga_read_address_raw [15]),
	.S1(N_2)
);
defparam vga_read_address_raw_cry_7_c_0_RNIE4GH.INIT0="0x55AA";
defparam vga_read_address_raw_cry_7_c_0_RNIE4GH.INIT1="0xC33C";
// @43:145
  CCU2_B vga_read_address_raw_cry_7_c_0 (
	.CIN(\carry_pack.vga_read_address_raw_cry_6 ),
	.A0(GND),
	.A1(GND),
	.B0(O7),
	.B1(O8),
	.C0(GND),
	.C1(GND),
	.COUT(\carry_pack.vga_read_address_raw_cry_8 ),
	.S0(vga_read_address_raw[13]),
	.S1(\carry_pack.vga_read_address_raw [14])
);
defparam vga_read_address_raw_cry_7_c_0.INIT0="0x9966";
defparam vga_read_address_raw_cry_7_c_0.INIT1="0x9966";
// @43:145
  CCU2_B vga_read_address_raw_cry_5_c_0 (
	.CIN(\carry_pack.vga_read_address_raw_cry_4 ),
	.A0(GND),
	.A1(GND),
	.B0(O5),
	.B1(O6),
	.C0(GND),
	.C1(GND),
	.COUT(\carry_pack.vga_read_address_raw_cry_6 ),
	.S0(vga_read_address_raw[11]),
	.S1(vga_read_address_raw[12])
);
defparam vga_read_address_raw_cry_5_c_0.INIT0="0x9966";
defparam vga_read_address_raw_cry_5_c_0.INIT1="0x9966";
// @43:145
  CCU2_B vga_read_address_raw_cry_3_c_0 (
	.CIN(\carry_pack.vga_read_address_raw_cry_2 ),
	.A0(GND),
	.A1(GND),
	.B0(col[9]),
	.B1(O4),
	.C0(O3),
	.C1(GND),
	.COUT(\carry_pack.vga_read_address_raw_cry_4 ),
	.S0(vga_read_address_raw[9]),
	.S1(vga_read_address_raw[10])
);
defparam vga_read_address_raw_cry_3_c_0.INIT0="0xC33C";
defparam vga_read_address_raw_cry_3_c_0.INIT1="0x9966";
// @43:145
  CCU2_B vga_read_address_raw_cry_1_c_0 (
	.CIN(\carry_pack.vga_read_address_raw_cry_0 ),
	.A0(GND),
	.A1(GND),
	.B0(col[7]),
	.B1(col[8]),
	.C0(row[1]),
	.C1(O2),
	.COUT(\carry_pack.vga_read_address_raw_cry_2 ),
	.S0(vga_read_address_raw[7]),
	.S1(vga_read_address_raw[8])
);
defparam vga_read_address_raw_cry_1_c_0.INIT0="0xC33C";
defparam vga_read_address_raw_cry_1_c_0.INIT1="0xC33C";
// @43:145
  CCU2_B vga_read_address_raw_cry_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(col[6]),
	.C0(GND),
	.C1(row[0]),
	.COUT(\carry_pack.vga_read_address_raw_cry_0 ),
	.S0(N_3),
	.S1(\carry_pack.vga_read_address_raw [6])
);
defparam vga_read_address_raw_cry_0_c_0.INIT0="0xC33C";
defparam vga_read_address_raw_cry_0_c_0.INIT1="0xC33C";
  CCU2_B \address_counter_RNO[15]  (
	.CIN(\carry_pack.un1_address_counter_cry_14 ),
	.A0(address_counter[15]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_4),
	.S0(address_counter_RNO_S0[15]),
	.S1(N_5)
);
defparam \address_counter_RNO[15] .INIT0="0x55AA";
defparam \address_counter_RNO[15] .INIT1="0xC33C";
// @43:216
  CCU2_B un1_address_counter_cry_13_c_0 (
	.CIN(\carry_pack.un1_address_counter_cry_12 ),
	.A0(GND),
	.A1(GND),
	.B0(address_counter[13]),
	.B1(address_counter[14]),
	.C0(GND),
	.C1(GND),
	.COUT(\carry_pack.un1_address_counter_cry_14 ),
	.S0(un1_address_counter_cry_13_c_0_S0),
	.S1(un1_address_counter_cry_13_c_0_S1)
);
defparam un1_address_counter_cry_13_c_0.INIT0="0x9966";
defparam un1_address_counter_cry_13_c_0.INIT1="0x9966";
// @43:216
  CCU2_B un1_address_counter_cry_11_c_0 (
	.CIN(\carry_pack.un1_address_counter_cry_10 ),
	.A0(GND),
	.A1(GND),
	.B0(address_counter[11]),
	.B1(address_counter[12]),
	.C0(GND),
	.C1(GND),
	.COUT(\carry_pack.un1_address_counter_cry_12 ),
	.S0(un1_address_counter_cry_11_c_0_S0),
	.S1(un1_address_counter_cry_11_c_0_S1)
);
defparam un1_address_counter_cry_11_c_0.INIT0="0x9966";
defparam un1_address_counter_cry_11_c_0.INIT1="0x9966";
// @43:216
  CCU2_B un1_address_counter_cry_9_c_0 (
	.CIN(\carry_pack.un1_address_counter_cry_8 ),
	.A0(GND),
	.A1(GND),
	.B0(address_counter[9]),
	.B1(address_counter[10]),
	.C0(GND),
	.C1(GND),
	.COUT(\carry_pack.un1_address_counter_cry_10 ),
	.S0(un1_address_counter_cry_9_c_0_S0),
	.S1(un1_address_counter_cry_9_c_0_S1)
);
defparam un1_address_counter_cry_9_c_0.INIT0="0x9966";
defparam un1_address_counter_cry_9_c_0.INIT1="0x9966";
// @43:216
  CCU2_B un1_address_counter_cry_7_c_0 (
	.CIN(\carry_pack.un1_address_counter_cry_6 ),
	.A0(GND),
	.A1(GND),
	.B0(address_counter[7]),
	.B1(address_counter[8]),
	.C0(GND),
	.C1(GND),
	.COUT(\carry_pack.un1_address_counter_cry_8 ),
	.S0(un1_address_counter_cry_7_c_0_S0),
	.S1(un1_address_counter_cry_7_c_0_S1)
);
defparam un1_address_counter_cry_7_c_0.INIT0="0x9966";
defparam un1_address_counter_cry_7_c_0.INIT1="0x9966";
// @43:216
  CCU2_B un1_address_counter_cry_5_c_0 (
	.CIN(\carry_pack.un1_address_counter_cry_4 ),
	.A0(GND),
	.A1(GND),
	.B0(address_counter[5]),
	.B1(address_counter[6]),
	.C0(GND),
	.C1(GND),
	.COUT(\carry_pack.un1_address_counter_cry_6 ),
	.S0(un1_address_counter_cry_5_c_0_S0),
	.S1(un1_address_counter_cry_5_c_0_S1)
);
defparam un1_address_counter_cry_5_c_0.INIT0="0x9966";
defparam un1_address_counter_cry_5_c_0.INIT1="0x9966";
// @43:216
  CCU2_B un1_address_counter_cry_3_c_0 (
	.CIN(\carry_pack.un1_address_counter_cry_2 ),
	.A0(GND),
	.A1(GND),
	.B0(address_counter[3]),
	.B1(address_counter[4]),
	.C0(GND),
	.C1(GND),
	.COUT(\carry_pack.un1_address_counter_cry_4 ),
	.S0(un1_address_counter_cry_3_c_0_S0),
	.S1(un1_address_counter_cry_3_c_0_S1)
);
defparam un1_address_counter_cry_3_c_0.INIT0="0x9966";
defparam un1_address_counter_cry_3_c_0.INIT1="0x9966";
// @43:216
  CCU2_B un1_address_counter_cry_1_c_0 (
	.CIN(\carry_pack.un1_address_counter_cry_0 ),
	.A0(GND),
	.A1(GND),
	.B0(address_counter[1]),
	.B1(address_counter[2]),
	.C0(GND),
	.C1(GND),
	.COUT(\carry_pack.un1_address_counter_cry_2 ),
	.S0(un1_address_counter_cry_1_c_0_S0),
	.S1(un1_address_counter_cry_1_c_0_S1)
);
defparam un1_address_counter_cry_1_c_0.INIT0="0x9966";
defparam un1_address_counter_cry_1_c_0.INIT1="0x9966";
// @43:216
  CCU2_B un1_address_counter_cry_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(un1_start_config8_2_0),
	.B1(address_counter[0]),
	.C0(un1_start_config8_2_0),
	.C1(GND),
	.COUT(\carry_pack.un1_address_counter_cry_0 ),
	.S0(N_6),
	.S1(un1_address_counter_cry_0_c_0_S1)
);
defparam un1_address_counter_cry_0_c_0.INIT0="0xC33C";
defparam un1_address_counter_cry_0_c_0.INIT1="0x9966";
// @43:145
  MAC16 \un1_vga_read_address_raw_mulonly_0[9:0]  (
	.O31(un1_vga_read_address_raw_NC[31]),
	.O30(un1_vga_read_address_raw_NC[30]),
	.O29(un1_vga_read_address_raw_NC[29]),
	.O28(un1_vga_read_address_raw_NC[28]),
	.O27(un1_vga_read_address_raw_NC[27]),
	.O26(un1_vga_read_address_raw_NC[26]),
	.O25(un1_vga_read_address_raw_NC[25]),
	.O24(un1_vga_read_address_raw_NC[24]),
	.O23(un1_vga_read_address_raw_NC[23]),
	.O22(un1_vga_read_address_raw_NC[22]),
	.O21(un1_vga_read_address_raw_NC[21]),
	.O20(un1_vga_read_address_raw_NC[20]),
	.O19(un1_vga_read_address_raw_NC[19]),
	.O18(un1_vga_read_address_raw_NC[18]),
	.O17(un1_vga_read_address_raw_NC[17]),
	.O16(un1_vga_read_address_raw_NC[16]),
	.O15(un1_vga_read_address_raw_NC[15]),
	.O14(un1_vga_read_address_raw_NC[14]),
	.O13(un1_vga_read_address_raw_NC[13]),
	.O12(un1_vga_read_address_raw_NC[12]),
	.O11(un1_vga_read_address_raw_NC[11]),
	.O10(un1_vga_read_address_raw_NC[10]),
	.O9(O9),
	.O8(O8),
	.O7(O7),
	.O6(O6),
	.O5(O5),
	.O4(O4),
	.O3(O3),
	.O2(O2),
	.O1(un1_vga_read_address_raw[1]),
	.O0(un1_vga_read_address_raw[0]),
	.A15(GND),
	.A14(GND),
	.A13(GND),
	.A12(GND),
	.A11(GND),
	.A10(GND),
	.A9(row[9]),
	.A8(row[8]),
	.A7(row[7]),
	.A6(row[6]),
	.A5(row[5]),
	.A4(row[4]),
	.A3(row[3]),
	.A2(row[2]),
	.A1(row[1]),
	.A0(row[0]),
	.B15(GND),
	.B14(GND),
	.B13(GND),
	.B12(GND),
	.B11(GND),
	.B10(GND),
	.B9(GND),
	.B8(GND),
	.B7(GND),
	.B6(GND),
	.B5(GND),
	.B4(GND),
	.B3(GND),
	.B2(VCC),
	.B1(GND),
	.B0(VCC),
	.C15(GND),
	.C14(GND),
	.C13(GND),
	.C12(GND),
	.C11(GND),
	.C10(GND),
	.C9(GND),
	.C8(GND),
	.C7(GND),
	.C6(GND),
	.C5(GND),
	.C4(GND),
	.C3(GND),
	.C2(GND),
	.C1(GND),
	.C0(GND),
	.D15(GND),
	.D14(GND),
	.D13(GND),
	.D12(GND),
	.D11(GND),
	.D10(GND),
	.D9(GND),
	.D8(GND),
	.D7(GND),
	.D6(GND),
	.D5(GND),
	.D4(GND),
	.D3(GND),
	.D2(GND),
	.D1(GND),
	.D0(GND),
	.CLK(GND),
	.CE(VCC),
	.IRSTTOP(GND),
	.IRSTBOT(GND),
	.ORSTTOP(GND),
	.ORSTBOT(GND),
	.AHOLD(VCC),
	.BHOLD(VCC),
	.CHOLD(GND),
	.DHOLD(GND),
	.OHOLDTOP(GND),
	.OHOLDBOT(GND),
	.OLOADTOP(GND),
	.OLOADBOT(GND),
	.ADDSUBTOP(GND),
	.ADDSUBBOT(GND),
	.CO(CO),
	.CI(GND),
	.ACCUMCI(GND),
	.ACCUMCO(ACCUMCO),
	.SIGNEXTIN(GND),
	.SIGNEXTOUT(SIGNEXTOUT)
);
defparam \un1_vga_read_address_raw_mulonly_0[9:0] .NEG_TRIGGER="0b0";
defparam \un1_vga_read_address_raw_mulonly_0[9:0] .C_REG="0b0";
defparam \un1_vga_read_address_raw_mulonly_0[9:0] .A_REG="0b0";
defparam \un1_vga_read_address_raw_mulonly_0[9:0] .B_REG="0b0";
defparam \un1_vga_read_address_raw_mulonly_0[9:0] .D_REG="0b0";
defparam \un1_vga_read_address_raw_mulonly_0[9:0] .TOP_8x8_MULT_REG="0b0";
defparam \un1_vga_read_address_raw_mulonly_0[9:0] .BOT_8x8_MULT_REG="0b0";
defparam \un1_vga_read_address_raw_mulonly_0[9:0] .PIPELINE_16x16_MULT_REG1="0b0";
defparam \un1_vga_read_address_raw_mulonly_0[9:0] .PIPELINE_16x16_MULT_REG2="0b0";
defparam \un1_vga_read_address_raw_mulonly_0[9:0] .TOPOUTPUT_SELECT="0b11";
defparam \un1_vga_read_address_raw_mulonly_0[9:0] .TOPADDSUB_LOWERINPUT="0b00";
defparam \un1_vga_read_address_raw_mulonly_0[9:0] .TOPADDSUB_UPPERINPUT="0b0";
defparam \un1_vga_read_address_raw_mulonly_0[9:0] .TOPADDSUB_CARRYSELECT="0b00";
defparam \un1_vga_read_address_raw_mulonly_0[9:0] .BOTOUTPUT_SELECT="0b11";
defparam \un1_vga_read_address_raw_mulonly_0[9:0] .BOTADDSUB_LOWERINPUT="0b00";
defparam \un1_vga_read_address_raw_mulonly_0[9:0] .BOTADDSUB_UPPERINPUT="0b0";
defparam \un1_vga_read_address_raw_mulonly_0[9:0] .BOTADDSUB_CARRYSELECT="0b00";
defparam \un1_vga_read_address_raw_mulonly_0[9:0] .MODE_8x8="0b0";
defparam \un1_vga_read_address_raw_mulonly_0[9:0] .A_SIGNED="0b0";
defparam \un1_vga_read_address_raw_mulonly_0[9:0] .B_SIGNED="0b0";
// @43:157
  SP256K SPRAM1 (
	.AD(spram_addr_0_i[13:0]),
	.DI({spram_data_in[8], spram_data_in[8], spram_data_in[8], spram_data_in[8], spram_data_in[8], spram_data_in[8], spram_data_in[8], spram_data_in[8:0]}),
	.MASKWE({VCC, VCC, VCC, VCC}),
	.WE(WR),
	.CS(VCC),
	.CK(clk_25MHz_c),
	.STDBY(GND),
	.SLEEP(GND),
	.PWROFF_N(VCC),
	.DO(data_out[15:0])
);
// @43:65
  OV7670_config_rom rom1 (
	.rom_addr(rom_addr[7:0]),
	.rom_dout(rom_dout[15:0]),
	.clk_25MHz_c(clk_25MHz_c)
);
// @43:74
  OV7670_config_25000000s_0s_1s_2s_3s config_1 (
	.debug_state_c(debug_state_c[1:0]),
	.fsm_state_fast_0(fsm_state_fast[1]),
	.fsm_state_0(fsm_state[2]),
	.address_counter(address_counter[15:14]),
	.rom_dout(rom_dout[15:0]),
	.SCCB_data(SCCB_data[7:0]),
	.SCCB_addr(SCCB_addr[7:0]),
	.rom_addr(rom_addr[7:0]),
	.un8_spram_addr_1(\config_1.un8_spram_addr_1 ),
	.un1_start_config9_3_0(un1_start_config9_3_0),
	.un1_start_config8_2_0(un1_start_config8_2_0),
	.un1_start_config8_0(un1_start_config8_0),
	.start_config(start_config),
	.un1_fsm_state_2_1z(un1_fsm_state_2),
	.fsm_state_0_sqmuxa_2_1z(fsm_state_0_sqmuxa_2),
	.un1_fsm_state_3_1z(un1_fsm_state_3),
	.prev_pixel_valid(prev_pixel_valid),
	.prev_pixel_valid_3_1z(prev_pixel_valid_3),
	.pixel_valid_c(pixel_valid_c),
	.start_config8_1_1z(start_config8_1),
	.SCCB_ready(SCCB_ready),
	.SCCB_start(SCCB_start),
	.clk_25MHz_c(clk_25MHz_c),
	.done_c(done_c)
);
// @43:89
  SCCB_interface_Z1_layer0 SCCB1 (
	.SCCB_data(SCCB_data[7:0]),
	.SCCB_addr(SCCB_addr[7:0]),
	.SCCB_start(SCCB_start),
	.SCCB_ready(SCCB_ready),
	.SIOC_oe_i_1z(\SCCB1.SIOC_oe_i ),
	.SIOD_oe_i_1z(\SCCB1.SIOD_oe_i ),
	.clk_25MHz_c(clk_25MHz_c)
);
// @43:99
  mypll my_pll (
	.clk_25MHz_c(clk_25MHz_c),
	.clk_12MHz_c(clk_12MHz_c)
);
// @43:106
  camera_read reader (
	.spram_addr_0_i(spram_addr_0_i[13:0]),
	.col(col[5:0]),
	.RGB_c(RGB_c[5:0]),
	.data_out(data_out[7:6]),
	.debug_state_c(debug_state_c[1:0]),
	.address_counter(address_counter[13:0]),
	.vga_read_address_raw({\carry_pack.vga_read_address_raw [15:14], vga_read_address_raw[13:7], \carry_pack.vga_read_address_raw [6]}),
	.spram_data_in_4_0_i(spram_data_in_4_0_i[7:0]),
	.fsm_state_0(fsm_state[2]),
	.CAMERA_DATA_IN_c(CAMERA_DATA_IN_c[7:0]),
	.valid(valid),
	.un8_spram_addr_1(\config_1.un8_spram_addr_1 ),
	.CAMERA_HREF_IN_c(CAMERA_HREF_IN_c),
	.CAMERA_VSYNC_IN_c(CAMERA_VSYNC_IN_c),
	.start_config8_1(start_config8_1),
	.pixel_valid_c(pixel_valid_c),
	.frame_done_c(frame_done_c),
	.CAMERA_PCLOCK_c(CAMERA_PCLOCK_c)
);
// @43:117
  vga vga_inst (
	.col(col[9:0]),
	.row(row[9:0]),
	.VGA_VSYNC_0_i(VGA_VSYNC_0_i),
	.VGA_HSYNC_c(VGA_HSYNC_c),
	.valid(valid),
	.fsm_state8_1z(fsm_state8),
	.start_prev(start_prev),
	.start_c(start_c),
	.clk_25MHz_c(clk_25MHz_c)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* top */

