; ModuleID = 'x86_64.4ed0c1b5fd7475e9-cgu.0'
source_filename = "x86_64.4ed0c1b5fd7475e9-cgu.0"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-obuasi-unknown-none"

%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>" = type { i64, [2 x i64] }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err" = type { [1 x i64], { i64, i64 } }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>" = type { i64, [2 x i64] }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err" = type { [1 x i64], { i64, i64 } }
%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>" = type { i64, [2 x i64] }
%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Err" = type { [1 x i64], { i64, i64 } }
%"core::fmt::builders::DebugList<'_, '_>" = type { %"core::fmt::builders::DebugInner<'_, '_>" }
%"core::fmt::builders::DebugInner<'_, '_>" = type { ptr, i8, i8, [6 x i8] }
%"core::fmt::Arguments<'_>" = type { { ptr, i64 }, { ptr, i64 }, { ptr, i64 } }
%"core::fmt::rt::UnsafeArg" = type { {} }
%"core::ptr::metadata::PtrComponents<u64>" = type { ptr, {} }
%"core::ptr::metadata::PtrRepr<u64>" = type { [1 x i64] }
%"core::ptr::metadata::PtrComponents<addr::VirtAddr>" = type { ptr, {} }
%"core::ptr::metadata::PtrRepr<addr::VirtAddr>" = type { [1 x i64] }
%"core::ptr::metadata::PtrComponents<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>" = type { ptr, {} }
%"core::ptr::metadata::PtrRepr<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>" = type { [1 x i64] }
%"core::ptr::metadata::PtrComponents<structures::paging::page_table::PageTableEntry>" = type { ptr, {} }
%"core::ptr::metadata::PtrRepr<structures::paging::page_table::PageTableEntry>" = type { [1 x i64] }
%"core::ops::range::RangeFull" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>" = type { i64, [1 x i64] }
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:433:34: 433:39]" = type {}
%"structures::paging::frame::PhysFrame" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size4KiB>" }
%"core::marker::PhantomData<structures::paging::page::Size4KiB>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err" = type { [1 x i8], i8 }
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:595:34: 595:39]" = type {}
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:610:46: 610:51]" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>" = type { i64, [1 x i64] }
%"structures::paging::page::AddressNotAligned" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:602:34: 602:39]" = type {}
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:314:34: 314:39]" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>" = type { i64, [1 x i64] }
%"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size2MiB>" }
%"core::marker::PhantomData<structures::paging::page::Size2MiB>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:440:34: 440:39]" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>" = type { i64, [1 x i64] }
%"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size1GiB>" }
%"core::marker::PhantomData<structures::paging::page::Size1GiB>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:588:34: 588:39]" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>" = type { i64, [1 x i64] }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>::Continue" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>" = type { i64, [1 x i64] }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>::Continue" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>" = type { i64, [1 x i64] }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::option::Option<core::convert::Infallible>::None" = type {}
%"core::fmt::rt::Placeholder" = type { { i64, i64 }, { i64, i64 }, i64, i32, i32, i8, [7 x i8] }
%"core::fmt::builders::DebugTuple<'_, '_>" = type { i64, ptr, i8, i8, [6 x i8] }
%"core::result::Result<instructions::tlb::Pcid, &str>" = type { ptr, [1 x i64] }
%"core::result::Result<instructions::tlb::Pcid, &str>::Ok" = type { [4 x i16], i16 }
%"core::fmt::builders::DebugStruct<'_, '_>" = type { ptr, i8, i8, [6 x i8] }
%"structures::DescriptorTablePointer" = type <{ i16, i64 }>
%"structures::gdt::GlobalDescriptorTable" = type { [8 x i64], i64 }
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>" = type {}
%"structures::idt::InterruptStackFrameValue" = type { i64, i64, i64, i64, i64 }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>" = type { i64, [1 x i64] }
%"structures::paging::page::Page<structures::paging::page::Size1GiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size1GiB>" }
%"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" = type { %"structures::paging::page::Page<structures::paging::page::Size1GiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>" = type { i8, [15 x i8] }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], { %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" } }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>" = type { i8, [15 x i8] }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Err" = type { [1 x i8], i8 }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Ok" = type { [1 x i64], %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" }
%"structures::paging::page::Page<structures::paging::page::Size2MiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size2MiB>" }
%"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" = type { %"structures::paging::page::Page<structures::paging::page::Size2MiB>" }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], { %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" } }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>" = type { i8, [15 x i8] }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err" = type { [1 x i8], i8 }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Ok" = type { [1 x i64], %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" }
%"structures::paging::page::Page" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size4KiB>" }
%"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" = type { %"structures::paging::page::Page" }
%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], { %"structures::paging::frame::PhysFrame", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" } }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>" = type { i8, [15 x i8] }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err" = type { [1 x i8], i8 }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Ok" = type { [1 x i64], %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" }
%"structures::paging::mapper::TranslateResult" = type { i64, [3 x i64] }
%"structures::paging::mapper::MappedFrame" = type { i64, [1 x i64] }
%"structures::paging::mapper::MappedFrame::Size1GiB" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"structures::paging::mapper::TranslateResult::Mapped" = type { %"structures::paging::mapper::MappedFrame", i64, i64 }
%"structures::paging::mapper::MappedFrame::Size2MiB" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"structures::paging::mapper::MappedFrame::Size4KiB" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"structures::paging::mapper::TranslateResult::InvalidFrameAddress" = type { [1 x i64], i64 }
%"structures::paging::page_table::PageTable" = type { [512 x i64] }
%"instructions::tlb::InvPicdCommand::Address" = type { [1 x i16], i16, [2 x i16], i64 }
%"instructions::tlb::InvPicdCommand::Single" = type { [1 x i16], i16 }
%"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err" = type { %"core::fmt::Error" }
%"core::fmt::Error" = type {}
%"structures::gdt::Descriptor::UserSegment" = type { [1 x i64], i64 }
%"structures::gdt::Descriptor::SystemSegment" = type { [1 x i64], i64, i64 }
%"structures::idt::InterruptDescriptorTable" = type { %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", [8 x %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>"], %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", [224 x %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>"] }
%"structures::tss::TaskStateSegment" = type <{ i32, [3 x i64], i64, [7 x i64], i64, i16, i16 }>

@alloc_43d3c3e34f8fc6589b4da1b1abdd7b57 = private unnamed_addr constant <{ [48 x i8] }> <{ [48 x i8] c"assertion failed: range.start < Self::BIT_LENGTH" }>, align 1
@alloc_89294a974a2788f895cf677d5bd697c4 = private unnamed_addr constant <{ [91 x i8] }> <{ [91 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/bit_field-0.10.1/src/lib.rs" }>, align 1
@alloc_b01c63d7eb55c84e9d45ae152316a96d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_89294a974a2788f895cf677d5bd697c4, [16 x i8] c"[\00\00\00\00\00\00\00\11\01\00\00\01\00\00\00" }>, align 8
@alloc_d3619c0864e1cd3a4478ebd6749a56b0 = private unnamed_addr constant <{ [47 x i8] }> <{ [47 x i8] c"assertion failed: range.end <= Self::BIT_LENGTH" }>, align 1
@alloc_fa3040d11952b12d3c67c30be76bc6a8 = private unnamed_addr constant <{ [41 x i8] }> <{ [41 x i8] c"assertion failed: range.start < range.end" }>, align 1
@str.0 = internal constant [33 x i8] c"attempt to subtract with overflow"
@str.1 = internal constant [35 x i8] c"attempt to shift left with overflow"
@str.2 = internal constant [36 x i8] c"attempt to shift right with overflow"
@alloc_6923360c3161738641b3989c6181ce08 = private unnamed_addr constant <{ [40 x i8] }> <{ [40 x i8] c"assertion failed: bit < Self::BIT_LENGTH" }>, align 1
@alloc_8500726b2f23ea792acf9a1d33d50d56 = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"value does not fit into bit range" }>, align 1
@vtable.3 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..VirtAddr$GT$17hbdff004c12fad7feE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h8de9fcaddabc9b3eE" }>, align 8, !dbg !0
@vtable.4 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr28drop_in_place$LT$$RF$u64$GT$17hd79af8bcd93ca865E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h8b7be4750848ea74E" }>, align 8, !dbg !20
@vtable.5 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr156drop_in_place$LT$$RF$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17hf8943253373dc956E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6e093cce8580f7efE" }>, align 8, !dbg !29
@vtable.6 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableEntry$GT$17h5d5ff5d41c46db5fE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h8fcfc2d38cd8445bE" }>, align 8, !dbg !74
@alloc_c2ea93c90919bb7b1e482f917e413fa1 = private unnamed_addr constant <{ [107 x i8] }> <{ [107 x i8] c"/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/mod.rs" }>, align 1
@alloc_70ba8b7154ac9595b89826f1cfa01994 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_c2ea93c90919bb7b1e482f917e413fa1, [16 x i8] c"k\00\00\00\00\00\00\005\01\00\008\00\00\00" }>, align 8
@str.7 = internal constant [28 x i8] c"attempt to add with overflow"
@alloc_91c7fa63c3cfeaa3c795652d5cf060e4 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"invalid args" }>, align 1
@alloc_560206a49c61adca6f3f0639a12632eb = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_91c7fa63c3cfeaa3c795652d5cf060e4, [8 x i8] c"\0C\00\00\00\00\00\00\00" }>, align 8
@alloc_1207ea98e8ac4534e05ac8444482993c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_c2ea93c90919bb7b1e482f917e413fa1, [16 x i8] c"k\00\00\00\00\00\00\006\01\00\00\0D\00\00\00" }>, align 8
@alloc_5eca5fde541bf3444e5a23d5419b88a4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_c2ea93c90919bb7b1e482f917e413fa1, [16 x i8] c"k\00\00\00\00\00\00\00+\01\00\00\0D\00\00\00" }>, align 8
@alloc_513570631223a12912d85da2bec3b15a = private unnamed_addr constant <{}> zeroinitializer, align 8
@alloc_20b3d155afd5c58c42e598b7e6d186ef = private unnamed_addr constant <{ [93 x i8] }> <{ [93 x i8] c"unsafe precondition(s) violated: NonNull::new_unchecked requires that the pointer is non-null" }>, align 1
@alloc_e99e678f89ee62d4580b38bed88d0a81 = private unnamed_addr constant <{ [109 x i8] }> <{ [109 x i8] c"/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/array/mod.rs" }>, align 1
@alloc_047dad5207a05cb605c9b407af96aeef = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e99e678f89ee62d4580b38bed88d0a81, [16 x i8] c"m\00\00\00\00\00\00\007\01\00\00\1B\00\00\00" }>, align 8
@alloc_5f55955de67e57c79064b537689facea = private unnamed_addr constant <{ [43 x i8] }> <{ [43 x i8] c"called `Option::unwrap()` on a `None` value" }>, align 1
@vtable.8 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr51drop_in_place$LT$x86_64..addr..VirtAddrNotValid$GT$17he690ceda24070414E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN67_$LT$x86_64..addr..VirtAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h952e3aaa2216715aE" }>, align 8, !dbg !88
@alloc_54341b7fb7bef6d4e6c2c35623ba5589 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_89294a974a2788f895cf677d5bd697c4, [16 x i8] c"[\00\00\00\00\00\00\00c\01\00\00$\00\00\00" }>, align 8
@alloc_efe1e6a48fa3a413ecf51e8ad59c6144 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_89294a974a2788f895cf677d5bd697c4, [16 x i8] c"[\00\00\00\00\00\00\00i\01\00\00$\00\00\00" }>, align 8
@alloc_dc945488582c36a112c04f49aea120e4 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"VirtAddrNotValid" }>, align 1
@alloc_ffa3cdb3ae88e54a1cc225f31dd07672 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_513570631223a12912d85da2bec3b15a, [8 x i8] zeroinitializer }>, align 8
@vtable.9 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr41drop_in_place$LT$core..fmt..Arguments$GT$17h5f24663ed73271ccE", [16 x i8] c"0\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN57_$LT$core..fmt..Arguments$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b4353de6ca9717eE" }>, align 8, !dbg !99
@alloc_3b30f3c2fe1935017d2714aa9952ea95 = private unnamed_addr constant <{ [74 x i8] }> <{ [74 x i8] c"address passed to VirtAddr::new must not contain any data in bits 48 to 64" }>, align 1
@alloc_25db54aacf10f85b32a6b265696ce69a = private unnamed_addr constant <{ [90 x i8] }> <{ [90 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/addr.rs" }>, align 1
@alloc_6918487e00f1778b5f784ee4db0636b1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00H\00\00\00\1D\00\00\00" }>, align 8
@alloc_267cc841a759909b7b242b44dbf10212 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"VirtAddr" }>, align 1
@alloc_3d3eb5c560ed88996f412367f383dbd0 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\16\01\00\00\17\00\00\00" }>, align 8
@alloc_bbd2b91df7b01a348143948f46e658c3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00a\01\00\00>\00\00\00" }>, align 8
@alloc_51f6f672d92676f883a0556ba9651a0b = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"PhysAddrNotValid" }>, align 1
@alloc_4c32dd8753956934854651344030b372 = private unnamed_addr constant <{ [67 x i8] }> <{ [67 x i8] c"physical addresses must not have any bits in the range 52 to 64 set" }>, align 1
@alloc_6b3cbf07f263ead70067ad39fb864d53 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\B0\01\00\00\17\00\00\00" }>, align 8
@alloc_0b79a4417984a643d0aaf7a6d6a8e288 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"PhysAddr" }>, align 1
@alloc_1dd227ab452b26fb141a985f487cd916 = private unnamed_addr constant <{ [30 x i8] }> <{ [30 x i8] c"`align` must be a power of two" }>, align 1
@alloc_08b13c9e01ea58d326fde16f43de4d77 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\82\02\00\00\05\00\00\00" }>, align 8
@alloc_dcf4a231b15b9b7c33e0581769121491 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\83\02\00\00\0D\00\00\00" }>, align 8
@alloc_7254953a5374c7a7a7fc525c828c4afa = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"PCID should be < 4096." }>, align 1
@alloc_6cdbc67d2a58211cc5e3f5bce2ee098c = private unnamed_addr constant <{ [101 x i8] }> <{ [101 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/debug.rs" }>, align 1
@alloc_13d948e797d3694374429c3a938ca8f7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\09\01\00\00\19\00\00\00" }>, align 8
@str.a = internal constant [33 x i8] c"attempt to multiply with overflow"
@alloc_0fe610ff7590c82191b1e5648c46cdd1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\09\01\00\00\13\00\00\00" }>, align 8
@alloc_d034d979382ae7927c9a0cc74333cbc5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\0A\01\00\00\0E\00\00\00" }>, align 8
@alloc_ff0bc940585e76f908cabf47d2ac8531 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\007\01\00\00\19\00\00\00" }>, align 8
@alloc_be7a26ba1dc8a11180f0964335b9b8a3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\007\01\00\00\13\00\00\00" }>, align 8
@alloc_a8f5db7067e5f5644320e9995e2e2466 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\008\01\00\00\0E\00\00\00" }>, align 8
@alloc_f6e17cc11903d760053855980425f176 = private unnamed_addr constant <{ [32 x i8] }> <{ [32 x i8] c"condition should be always valid" }>, align 1
@alloc_b62770e8f7745eb66ffb9e68a475712f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\99\01\00\003\00\00\00" }>, align 8
@alloc_53e61b04acf9ee54cc3439795aa00b55 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\A5\01\00\00)\00\00\00" }>, align 8
@alloc_68b53946c4c55386499e149134f17041 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"SegmentSelector" }>, align 1
@alloc_ce52de59c922b8759e2388a62b9c641f = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"index" }>, align 1
@vtable.b = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr24drop_in_place$LT$u16$GT$17hfc379b57c3fd5145E", [16 x i8] c"\02\00\00\00\00\00\00\00\02\00\00\00\00\00\00\00", ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h847b4a845911390eE" }>, align 8, !dbg !239
@alloc_e86631b0558238251612cc9fea7a4632 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"rpl" }>, align 1
@vtable.c = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr43drop_in_place$LT$x86_64..PrivilegeLevel$GT$17h5be67f24ffc49457E", [16 x i8] c"\01\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN59_$LT$x86_64..PrivilegeLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ed552f8273dd0f9E" }>, align 8, !dbg !247
@alloc_3b64751e5ad482a062ea0dcea91079df = private unnamed_addr constant <{ [100 x i8] }> <{ [100 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/gdt.rs" }>, align 1
@alloc_dd554e7f79648186da0f0bea6c2d968c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3b64751e5ad482a062ea0dcea91079df, [16 x i8] c"d\00\00\00\00\00\00\00\B5\00\00\00\15\00\00\00" }>, align 8
@alloc_19026ea6d406f3723e38a7b6d4ee430b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3b64751e5ad482a062ea0dcea91079df, [16 x i8] c"d\00\00\00\00\00\00\00\B5\00\00\00\14\00\00\00" }>, align 8
@alloc_96fe64cab8dd4680071ecfdb397425fd = private unnamed_addr constant <{ [100 x i8] }> <{ [100 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/idt.rs" }>, align 1
@alloc_e47e48d51c5b2e21b8ffef7f2cf178ef = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_96fe64cab8dd4680071ecfdb397425fd, [16 x i8] c"d\00\00\00\00\00\00\00\E6\01\00\00\14\00\00\00" }>, align 8
@alloc_f68c91b1fe55d32f1f776cd5a9203358 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Entry" }>, align 1
@alloc_844546bcd63c4682852ccf14fd8e8cdf = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"handler_addr" }>, align 1
@alloc_bad851b0c8a6beeb1e6da7856cc05ed8 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"gdt_selector" }>, align 1
@alloc_da763c3f38b1c7702de074f090d41442 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"options" }>, align 1
@vtable.d = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr58drop_in_place$LT$x86_64..structures..idt..EntryOptions$GT$17h48f12820ab03cec3E", [16 x i8] c"\02\00\00\00\00\00\00\00\02\00\00\00\00\00\00\00", ptr @"_ZN74_$LT$x86_64..structures..idt..EntryOptions$u20$as$u20$core..fmt..Debug$GT$3fmt17h8ac1bb842bc9d299E" }>, align 8, !dbg !261
@alloc_e4f31a51fd47bc2f17c44c45ea3d42a8 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"EntryOptions" }>, align 1
@alloc_e71a923bae6df041e4ac800a90cb99ae = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"InterruptStackFrame" }>, align 1
@alloc_0108bad256caff3a6d09567ec08a0c56 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"instruction_pointer" }>, align 1
@vtable.e = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..VirtAddr$GT$17hf6b2aa0ad75f2d15E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hb536aac599383bf2E" }>, align 8, !dbg !269
@alloc_02bbc211fe818b05a25d8f6c720e2768 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"code_segment" }>, align 1
@vtable.f = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr24drop_in_place$LT$u64$GT$17h1a61c4f9e59a50a6E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17h2d63827e02071053E" }>, align 8, !dbg !277
@alloc_2f98d55e1b5aebe56034024a66fad658 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"cpu_flags" }>, align 1
@vtable.g = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr116drop_in_place$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$GT$17hcc19e94a3e36c498E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN132_$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$u20$as$u20$core..fmt..Debug$GT$3fmt17h140d8eaf8971d3c2E" }>, align 8, !dbg !285
@alloc_9cbc566b638aecc8681b4c3c80402332 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"stack_pointer" }>, align 1
@alloc_de03fddf23205a05ee3f3983d6bd1aa4 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"stack_segment" }>, align 1
@alloc_a500d906b91607583596fa15e63c2ada = private unnamed_addr constant <{ [40 x i8] }> <{ [40 x i8] c"internal error: entered unreachable code" }>, align 1
@alloc_e372999cc8dcf8407e31d1400e62547b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_96fe64cab8dd4680071ecfdb397425fd, [16 x i8] c"d\00\00\00\00\00\00\00\F6\03\00\00\12\00\00\00" }>, align 8
@alloc_a6367da77e994b4ff0ea0619c8436d5c = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"Selector Error" }>, align 1
@alloc_2fe3f31e15728c16b767e62bf0bf59e0 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"external" }>, align 1
@vtable.h = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr25drop_in_place$LT$bool$GT$17h4b17ba32dcee8687E", [16 x i8] c"\01\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN41_$LT$bool$u20$as$u20$core..fmt..Debug$GT$3fmt17h24e409b5455e5b30E" }>, align 8, !dbg !298
@alloc_dbb756e1649e203c973403d51947dc78 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"descriptor table" }>, align 1
@vtable.i = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr61drop_in_place$LT$x86_64..structures..idt..DescriptorTable$GT$17h1c72f01dd220c72cE", [16 x i8] c"\01\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN77_$LT$x86_64..structures..idt..DescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hae1c0a6ae9f4ae51E" }>, align 8, !dbg !307
@alloc_7f33e7b4ad207d5def664cd6707bb124 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"PhysFrame[" }>, align 1
@alloc_16c364e42b7ea14dd228eac7ba1681f0 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"](" }>, align 1
@alloc_9e3f62b0e6490cc45676dc85f910c2d0 = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c")" }>, align 1
@alloc_cacf685ea14e679c7dda5fbf204ebab4 = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_7f33e7b4ad207d5def664cd6707bb124, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_16c364e42b7ea14dd228eac7ba1681f0, [8 x i8] c"\02\00\00\00\00\00\00\00", ptr @alloc_9e3f62b0e6490cc45676dc85f910c2d0, [8 x i8] c"\01\00\00\00\00\00\00\00" }>, align 8
@alloc_e6dfe46153603f7008f6e4ed3827cfd5 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"1GiB" }>, align 1
@alloc_f1029fdadd6e02ba62cce1778e85ba8f = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_e6dfe46153603f7008f6e4ed3827cfd5, [8 x i8] c"\04\00\00\00\00\00\00\00" }>, align 8
@alloc_10aa8c5a67e037c4eaae3841f2901929 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"4KiB" }>, align 1
@alloc_91221bf8b03d178b33e1b4ad68c5ad2f = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_10aa8c5a67e037c4eaae3841f2901929, [8 x i8] c"\04\00\00\00\00\00\00\00" }>, align 8
@alloc_d21fd8dc9eeb19084d46dcfabc547875 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"2MiB" }>, align 1
@alloc_1914a9e91283e9898b71d35cec735d27 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_d21fd8dc9eeb19084d46dcfabc547875, [8 x i8] c"\04\00\00\00\00\00\00\00" }>, align 8
@alloc_4577f7899c1c3432b3863ade3808e32a = private unnamed_addr constant <{ [131 x i8] }> <{ [131 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs" }>, align 1
@alloc_a95a0b457629b417ac8fd8f8d1908034 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\008\01\00\00\19\00\00\00" }>, align 8
@alloc_f9486180d201020833fe27c8c979c972 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00:\01\00\00\09\00\00\00" }>, align 8
@alloc_9a6189aa2753cf588fe3471d39d7ee62 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00@\01\00\00\1D\00\00\00" }>, align 8
@alloc_e687f8d1399596590849290cb1ca609e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00J\01\00\00\15\00\00\00" }>, align 8
@alloc_624920e76d8e77f63974df8962c5c2fd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00Y\01\00\00\0C\00\00\00" }>, align 8
@alloc_0fa731dfaef3d7160024590042e153b6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00_\01\00\00\0C\00\00\00" }>, align 8
@alloc_3cfb63368972b7688adac51ffad6ea71 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00b\01\00\00\09\00\00\00" }>, align 8
@alloc_0c6e74810f23b59e34001235df6da1d7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00m\01\00\00\1D\00\00\00" }>, align 8
@alloc_f96c32de213dd37d4af7c80bf5305335 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\8B\01\00\00\0C\00\00\00" }>, align 8
@alloc_a012a2d5568931ba7759dec8b79e6300 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\90\01\00\00\19\00\00\00" }>, align 8
@alloc_e49d7f54d596c71961c7d084000f6b96 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\B0\01\00\00\19\00\00\00" }>, align 8
@alloc_4661768543da789cc4a50e3b8e5eab6f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\B1\01\00\00\09\00\00\00" }>, align 8
@alloc_cceb61b1de929d354e2be5200b3c24e5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\B7\01\00\00\19\00\00\00" }>, align 8
@alloc_dc791151ff68a4fc763c6c07843994e6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\B8\01\00\00\09\00\00\00" }>, align 8
@alloc_25524b0dfb2b035253b2ca52ffb32881 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\BE\01\00\00\1D\00\00\00" }>, align 8
@alloc_cd732a78ef33ed91abc10c53bd468d57 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\C8\01\00\00\15\00\00\00" }>, align 8
@alloc_8e19c7ddee1c871107f69dec7426ca28 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\D7\01\00\00\0C\00\00\00" }>, align 8
@alloc_b657a4c4ff5efe93cec2fba755fee7c1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\DD\01\00\00\0C\00\00\00" }>, align 8
@alloc_4340c41f255aac2350e63ddfd307faf3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\E3\01\00\00\0C\00\00\00" }>, align 8
@alloc_9a4d86002eabb22cf4f7e6b375735891 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\E7\01\00\00\09\00\00\00" }>, align 8
@alloc_94216e6a87fa8579761092081f231f87 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\F2\01\00\00\1D\00\00\00" }>, align 8
@alloc_b2bf25620c79aaf77c930b672db4afde = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\04\02\00\00\0C\00\00\00" }>, align 8
@alloc_afe0fc63a63662a583b80b14f6ebf31a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\09\02\00\00\1D\00\00\00" }>, align 8
@alloc_05063ac544da63e4a10ea91a23a48449 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\1F\02\00\00\0C\00\00\00" }>, align 8
@alloc_1e78a03426b39f1d05f856c7cf10b4f6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00$\02\00\00\19\00\00\00" }>, align 8
@alloc_7ddd4296b0cca063206382ee2adee55b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00+\02\00\00\19\00\00\00" }>, align 8
@alloc_d9313b2ffffcd4fc73f17c8ae390507d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00K\02\00\00\19\00\00\00" }>, align 8
@alloc_3e881621e5965f0bbfb6b77f1bffa15c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00L\02\00\00\09\00\00\00" }>, align 8
@alloc_e16e50f882c154e653680e69a6f45ac6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00R\02\00\00\19\00\00\00" }>, align 8
@alloc_4a0622e8c74313de8bfb323fc5a25d4f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00S\02\00\00\09\00\00\00" }>, align 8
@alloc_b3d7a6a870c080dc69e1211d679611af = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00Y\02\00\00\19\00\00\00" }>, align 8
@alloc_e507f10f0ccb9a77ee68db163ad2a418 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00Z\02\00\00\09\00\00\00" }>, align 8
@alloc_2b21cdc598fa161ed73f5f1354396b78 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00`\02\00\00\1D\00\00\00" }>, align 8
@alloc_88a00d696d08d55bd1b7ea18548e6dc7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00b\02\00\00\15\00\00\00" }>, align 8
@alloc_32243c10459a9b9325d7e418fe9e9451 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00r\02\00\00\0C\00\00\00" }>, align 8
@alloc_fd35f70f3dac313b5537a0c60b38dc2a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00x\02\00\00\0C\00\00\00" }>, align 8
@alloc_32343ff7cb6f0452cbb142ce175f9440 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00~\02\00\00\0C\00\00\00" }>, align 8
@alloc_bd4a02a435fafe76386072a956fea121 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\84\02\00\00\0C\00\00\00" }>, align 8
@alloc_b3bf8d7543f26ffb7c2ea11b0c6bbf40 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\88\02\00\00\09\00\00\00" }>, align 8
@alloc_2dd32a027b2d765ba8c1071a94cf5c65 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\93\02\00\00\1D\00\00\00" }>, align 8
@alloc_70b7457eef065696772809dc8627c201 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\A5\02\00\00\0C\00\00\00" }>, align 8
@alloc_b8c2770e6920350a995e6226693d2797 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\AA\02\00\00\1D\00\00\00" }>, align 8
@alloc_776034be02dff32e0e9e0ce3a158360b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\BC\02\00\00\0C\00\00\00" }>, align 8
@alloc_2b6f60439f0df9b04fb5dc8699720cb3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\C2\02\00\00\0C\00\00\00" }>, align 8
@alloc_7ed56fb6be1c30407296140d4be4e11c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\C7\02\00\00\1D\00\00\00" }>, align 8
@alloc_336c3aafbdaf40076c012509ce3bb908 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\D5\02\00\00\0C\00\00\00" }>, align 8
@alloc_3e0f59a5e7e7affb24d3914df566861e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\DA\02\00\00\19\00\00\00" }>, align 8
@alloc_0bc66bbda974f4d70fdb35c285cabacc = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\E1\02\00\00\19\00\00\00" }>, align 8
@alloc_d970ea7651e239fffa929a725f65e56a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\E8\02\00\00\19\00\00\00" }>, align 8
@alloc_6c6eb9e7c7312ea44202867f8fb72046 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\F9\02\00\00\19\00\00\00" }>, align 8
@alloc_ddc88da32b2765c7908fb63b2dcf7726 = private unnamed_addr constant <{ [35 x i8] }> <{ [35 x i8] c"level 4 entry has huge page bit set" }>, align 1
@alloc_c2d13148eed7844dbcf0e57fd1f8caaf = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\FE\02\00\00\0D\00\00\00" }>, align 8
@alloc_14fa683fb883b9547f78c2d1380aafc1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\02\03\00\00\19\00\00\00" }>, align 8
@alloc_3bc6ce6d73639fb10dc0fff7e4f5036a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\07\03\00\00\1A\00\00\00" }>, align 8
@alloc_74f79559ac794d7ddbe9f6789bd0ee06 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\13\03\00\00\19\00\00\00" }>, align 8
@alloc_95da37d02c5de4915c7b700b83493d72 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\18\03\00\00\1A\00\00\00" }>, align 8
@alloc_cb57162efb264f51503bfcc4762e6dd5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00$\03\00\00\19\00\00\00" }>, align 8
@alloc_aa3962a8c3b27ab7223cf1f939656dd1 = private unnamed_addr constant <{ [35 x i8] }> <{ [35 x i8] c"level 1 entry has huge page bit set" }>, align 1
@alloc_e7306704ecde77a3b68666ca399c777d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00)\03\00\00\0D\00\00\00" }>, align 8
@alloc_2428566e0a2b69e6dcd25ea523883752 = private unnamed_addr constant <{ [41 x i8] }> <{ [41 x i8] c"given page table is not active on the CPU" }>, align 1
@alloc_07a2bee958e26c1662e05027929cc0c4 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_2428566e0a2b69e6dcd25ea523883752, [8 x i8] c")\00\00\00\00\00\00\00" }>, align 8
@alloc_8b35a7ac8ea1908ef14ba5903ae59458 = private unnamed_addr constant <{ [41 x i8] }> <{ [41 x i8] c"given page table address is not recursive" }>, align 1
@alloc_b94af50a7a28aa2c31ad841ef89794a1 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_8b35a7ac8ea1908ef14ba5903ae59458, [8 x i8] c")\00\00\00\00\00\00\00" }>, align 8
@_ZN6x86_6410structures6paging6mapper19_ASSERT_OBJECT_SAFE17hdb6b43ec9cd3e39eE = internal constant <{ [8 x i8], [8 x i8] }> <{ [8 x i8] zeroinitializer, [8 x i8] undef }>, align 8, !dbg !320
@alloc_05b59a2ecede78c8358587acab3943eb = private unnamed_addr constant <{ [46 x i8] }> <{ [46 x i8] c"the given address was not sufficiently aligned" }>, align 1
@alloc_9adaaeda530e60a914b4b1a812b64ee9 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_05b59a2ecede78c8358587acab3943eb, [8 x i8] c".\00\00\00\00\00\00\00" }>, align 8
@alloc_e637f9181b11d437b46a3b229f90ff2d = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PageTableEntry" }>, align 1
@alloc_54a7bb754f73cc19a80f411dbaeede2b = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"addr" }>, align 1
@vtable.j = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..PhysAddr$GT$17hb60be8a9bd9f82afE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hb383e3d2e62086e3E" }>, align 8, !dbg !343
@alloc_33b38ed17f811d2d9c0ae72269382e55 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"flags" }>, align 1
@vtable.k = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr75drop_in_place$LT$x86_64..structures..paging..page_table..PageTableFlags$GT$17hc69c9e55b1d64d1dE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h5c9fdb0216c891caE" }>, align 8, !dbg !354
@alloc_2d04f34c49fd32469d9fb093fee56732 = private unnamed_addr constant <{ [114 x i8] }> <{ [114 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/page_table.rs" }>, align 1
@alloc_323efa96658456ae93519ffa98d2fb0f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\06\01\00\00\09\00\00\00" }>, align 8
@alloc_650203527b15c64a4f753ab85d5e73c4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8A\01\00\00\12\00\00\00" }>, align 8
@alloc_cf562a9d5b72243d076045b937719af5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8A\01\00\00\11\00\00\00" }>, align 8
@alloc_62dee01d13712bc34b376dfcbf090a7a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8A\01\00\00\09\00\00\00" }>, align 8
@alloc_d4b0545f0e3b7f4d725224c8d0ecd2f4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8F\01\00\00\13\00\00\00" }>, align 8
@alloc_ab4ab28bf2d8b2394bee482a63379ea3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8F\01\00\00\12\00\00\00" }>, align 8
@alloc_fa8ce10a02406d536f81a6d1a34f5dae = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8F\01\00\00\11\00\00\00" }>, align 8
@alloc_ea811f8279ca741649d285690a060206 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8F\01\00\00\09\00\00\00" }>, align 8
@alloc_9d52222ee6edbb16dc25e84f6cd19a03 = private unnamed_addr constant <{ [31 x i8] }> <{ [31 x i8] c" is not a valid privilege level" }>, align 1
@alloc_a80c07b965f7afb785a543a0ed99a28d = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_513570631223a12912d85da2bec3b15a, [8 x i8] zeroinitializer, ptr @alloc_9d52222ee6edbb16dc25e84f6cd19a03, [8 x i8] c"\1F\00\00\00\00\00\00\00" }>, align 8
@alloc_09c0fb8d6a97e0bae395a8cc2fa174be = private unnamed_addr constant <{ [89 x i8] }> <{ [89 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/lib.rs" }>, align 1
@alloc_394c49cb3b968ab3294627bd400b6bcd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_09c0fb8d6a97e0bae395a8cc2fa174be, [16 x i8] c"Y\00\00\00\00\00\00\00=\00\00\00\12\00\00\00" }>, align 8
@alloc_7dbf889c4646f27498b04e74a893bfc9 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"ReadOnlyAccess" }>, align 1
@vtable.l = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr33drop_in_place$LT$$RF$$LP$$RP$$GT$17h17d83990bb6bdb45E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h64ceb4bf78194772E" }>, align 8, !dbg !365
@alloc_80c09ca433ea81d6b3a0264c44de55ca = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"WriteOnlyAccess" }>, align 1
@alloc_b457e14e532e5df6d1dd610fea8f93c5 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"ReadWriteAccess" }>, align 1
@alloc_8414242f6e692d2a9968f50684dee321 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"RdRand" }>, align 1
@alloc_4d5c031864f12060c5e19e58d795833f = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"AllExceptGlobal" }>, align 1
@alloc_c35a81c35ed8801894f4dd4be694cdd4 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"All" }>, align 1
@alloc_036f2d6762fc914bd663145cc8efae12 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"Single" }>, align 1
@vtable.m = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr56drop_in_place$LT$$RF$x86_64..instructions..tlb..Pcid$GT$17h34e2990f1e284c93E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h843289828f688d47E" }>, align 8, !dbg !374
@alloc_e586c157db65a89a65447732bfda5e04 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"Address" }>, align 1
@alloc_0d5cb03592b112afbbe1a94eb903b132 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"InvpcidDescriptor" }>, align 1
@alloc_dd8936737fe83d3ca2c12c3e57f06e7d = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"address" }>, align 1
@alloc_5e7dcbf984fd5f356e631e4f53bf4c8f = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"pcid" }>, align 1
@alloc_93bed4b718694894d6a4be8b6e3bc00c = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Pcid" }>, align 1
@vtable.n = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr28drop_in_place$LT$$RF$u16$GT$17h4cae9eaec7314f7dE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf6b111093759768cE" }>, align 8, !dbg !388
@alloc_64ab1085534fe63b16468acc37de6316 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr0" }>, align 1
@alloc_a73d0e35045fd787c81346701178a687 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c" | " }>, align 1
@alloc_af166f07c81c6f1f43facb3d46d2b1b8 = private unnamed_addr constant <{ [103 x i8] }> <{ [103 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/control.rs" }>, align 1
@alloc_83e027adf44c00c5636c3ad9327cbff3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_af166f07c81c6f1f43facb3d46d2b1b8, [16 x i8] c"g\00\00\00\00\00\00\00\0A\00\00\00\01\00\00\00" }>, align 8
@alloc_7e8830758d595aa86401bc31236e70d9 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"PROTECTED_MODE_ENABLE" }>, align 1
@alloc_1dcbb5ce5e627d83962a48ab5b2d30e8 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"MONITOR_COPROCESSOR" }>, align 1
@alloc_99d26c0b219874888717d899ebef9310 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"EMULATE_COPROCESSOR" }>, align 1
@alloc_836b1ca50347c7608571a510a04af5d2 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"TASK_SWITCHED" }>, align 1
@alloc_df65a33fc906122276c2373cf3dadfe0 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"EXTENSION_TYPE" }>, align 1
@alloc_bf838bd6df4c9d16cc7dfb4d9bdbb737 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"NUMERIC_ERROR" }>, align 1
@alloc_0fd2cf5449c379fb2d1dfa8653b93d33 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"WRITE_PROTECT" }>, align 1
@alloc_099f47db483af288584cccd2e6cd45c0 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"ALIGNMENT_MASK" }>, align 1
@alloc_73fed57ecdfc0c8a6e01700927922fee = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"NOT_WRITE_THROUGH" }>, align 1
@alloc_423f67172ab1c61bf609b1b5979c7904 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"CACHE_DISABLE" }>, align 1
@alloc_bd0d7a11d94f110b224bededd3eea615 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"PAGING" }>, align 1
@alloc_83d8d36e705c58ed11bda7b90dabc655 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"0x" }>, align 1
@alloc_3c9121c73b3ca7bd4d0dc09458e4ca54 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"(empty)" }>, align 1
@alloc_04e6946a1fbfee24491af9ce7d6beabc = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr2" }>, align 1
@alloc_591edd8428415594649dd0765e61c1bd = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr3" }>, align 1
@alloc_21324578705b3e29e1d50cfd294399df = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_af166f07c81c6f1f43facb3d46d2b1b8, [16 x i8] c"g\00\00\00\00\00\00\00>\00\00\00\01\00\00\00" }>, align 8
@alloc_8473f1e8c1559de425fef5632049d3ec = private unnamed_addr constant <{ [23 x i8] }> <{ [23 x i8] c"PAGE_LEVEL_WRITETHROUGH" }>, align 1
@alloc_72562398d85991dd2b9fa08410339493 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"PAGE_LEVEL_CACHE_DISABLE" }>, align 1
@alloc_d1adf407ba86cd0b0853ef4b7c3df042 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr4" }>, align 1
@alloc_bacdbc4f826faa44d922efc62cdc89f7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_af166f07c81c6f1f43facb3d46d2b1b8, [16 x i8] c"g\00\00\00\00\00\00\00O\00\00\00\01\00\00\00" }>, align 8
@alloc_3cd17770600203f1f0a6125e01528d48 = private unnamed_addr constant <{ [28 x i8] }> <{ [28 x i8] c"VIRTUAL_8086_MODE_EXTENSIONS" }>, align 1
@alloc_0f019e3d47fd6e39c8f6e394ac082682 = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"PROTECTED_MODE_VIRTUAL_INTERRUPTS" }>, align 1
@alloc_803a549ea6bd4b6d2f54e32af9154475 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"TIMESTAMP_DISABLE" }>, align 1
@alloc_3130e5922af1666981d4b1a92c1c9c90 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"DEBUGGING_EXTENSIONS" }>, align 1
@alloc_d50af00c2ad521c84f7380b8be63c1e8 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"PAGE_SIZE_EXTENSION" }>, align 1
@alloc_7e69978ff0c9547827e6c2a1a1a42624 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"PHYSICAL_ADDRESS_EXTENSION" }>, align 1
@alloc_b91b344ee8d65b8a5808acbd4c8793c0 = private unnamed_addr constant <{ [23 x i8] }> <{ [23 x i8] c"MACHINE_CHECK_EXCEPTION" }>, align 1
@alloc_56210cd2eda51a0897d4a8ae05ba739a = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"PAGE_GLOBAL" }>, align 1
@alloc_b60833dfe9d7152efab861bc89ea0c54 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"PERFORMANCE_MONITOR_COUNTER" }>, align 1
@alloc_5eb94a964f4e44a57663de8f144dc156 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"OSFXSR" }>, align 1
@alloc_593defa7938df50164d817f0cfd4d23a = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"OSXMMEXCPT_ENABLE" }>, align 1
@alloc_8d53f88f3d7a93cc8e077ad1f33a9104 = private unnamed_addr constant <{ [32 x i8] }> <{ [32 x i8] c"USER_MODE_INSTRUCTION_PREVENTION" }>, align 1
@alloc_1df2c1684cada007b2ee85606d3db575 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"L5_PAGING" }>, align 1
@alloc_6ba0ccf4bc0e7147ad03b9a461c3b871 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"VIRTUAL_MACHINE_EXTENSIONS" }>, align 1
@alloc_17d7257c05cbd2a0f0325627d40d56e5 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"SAFER_MODE_EXTENSIONS" }>, align 1
@alloc_06b7117b18584b484638bd2e31f2c0da = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"FSGSBASE" }>, align 1
@alloc_04eb80e29d7a8a2546c9d4a57ad0a35e = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"PCID" }>, align 1
@alloc_2167d3afaab2d6be8311548a92f121fd = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"OSXSAVE" }>, align 1
@alloc_637e3d682feeec8699edeaa487077351 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"KEY_LOCKER" }>, align 1
@alloc_565fbeee76b78f614b45f0e4de60d327 = private unnamed_addr constant <{ [36 x i8] }> <{ [36 x i8] c"SUPERVISOR_MODE_EXECUTION_PROTECTION" }>, align 1
@alloc_9cab844b3adefa1cf8a3e1fb50b53e8b = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"SUPERVISOR_MODE_ACCESS_PREVENTION" }>, align 1
@alloc_3f25cddaa33e0015fc60a6f4108cdb86 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"PROTECTION_KEY_USER" }>, align 1
@alloc_e0f4f3e313283630a9b8570ed4004a61 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PROTECTION_KEY" }>, align 1
@alloc_878468e6ca3ee071fdc9642b45f9e302 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"CONTROL_FLOW_ENFORCEMENT" }>, align 1
@alloc_de1297b283ef11133563bc0f4439f8ff = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"PROTECTION_KEY_SUPERVISOR" }>, align 1
@alloc_ef3cf46842062f323c057a8121f9703e = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr0" }>, align 1
@alloc_83d91b9c784bde285b1963f8558d3383 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr1" }>, align 1
@alloc_377b59473549406b6f1ec59b10a6f930 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr2" }>, align 1
@alloc_19d3e50ce6abf7d70e04aa8f2b4cd021 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr3" }>, align 1
@alloc_dc90d5a02695d507dad390ccee86a9a4 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr6" }>, align 1
@alloc_b5c89721b99157a0fd7c3f0fc0db9988 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00n\00\00\00\01\00\00\00" }>, align 8
@alloc_45c100c2168fcc3a2c8e8658d8fa72d9 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP0" }>, align 1
@alloc_3c836bdcb4a2196d4444e3ee070e29d4 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP1" }>, align 1
@alloc_85e5c2d27dd4c283004b374e4e05a65b = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP2" }>, align 1
@alloc_42f9c29b8076e7504fa2e943015ad085 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP3" }>, align 1
@alloc_e01af9736b524006e5fb45ad54018c38 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"TRAP" }>, align 1
@alloc_13c8bdb08f493416890b902d07d83f53 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"ACCESS_DETECTED" }>, align 1
@alloc_c63ced38b85c362fb8956d2e446283a2 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"STEP" }>, align 1
@alloc_213388318503421ba921859d9840e0d0 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"SWITCH" }>, align 1
@alloc_0d9a022618f873ac219bcced4b49b3c4 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"RTM" }>, align 1
@alloc_5ef0b7f853dad8dc0012b4b6d040f66b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\A3\00\00\00\01\00\00\00" }>, align 8
@alloc_617f3d0f9750ad240377121c45925575 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_0_ENABLE" }>, align 1
@alloc_f41ec3c4ea34f66d1d32be5d0f7d84fa = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_1_ENABLE" }>, align 1
@alloc_18ef5149a91f8fd299f078254cad3180 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_2_ENABLE" }>, align 1
@alloc_b57d2d50cd4f64d8b73b6b8e0e4d1899 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_3_ENABLE" }>, align 1
@alloc_3e380dd631be11ede75479e8fe00ff1e = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_0_ENABLE" }>, align 1
@alloc_17a158e6a42a64ac6748510ec26c05ee = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_1_ENABLE" }>, align 1
@alloc_5bba4d24c07a9036ae9233aaff6232c6 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_2_ENABLE" }>, align 1
@alloc_9d4320166e103e0795016eb938cfd0c7 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_3_ENABLE" }>, align 1
@alloc_f7d8bfadf9baee29aaa910e129a0e64d = private unnamed_addr constant <{ [29 x i8] }> <{ [29 x i8] c"LOCAL_EXACT_BREAKPOINT_ENABLE" }>, align 1
@alloc_5be5ea04cc5cae854de752ee6fc0b1f7 = private unnamed_addr constant <{ [30 x i8] }> <{ [30 x i8] c"GLOBAL_EXACT_BREAKPOINT_ENABLE" }>, align 1
@alloc_acbe4e59274e5d7b6fea0de428eccbfd = private unnamed_addr constant <{ [31 x i8] }> <{ [31 x i8] c"RESTRICTED_TRANSACTIONAL_MEMORY" }>, align 1
@alloc_1de5b8b60713a8c97fab0cf672607e09 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"GENERAL_DETECT_ENABLE" }>, align 1
@alloc_07796cbc38a891ed9cebb75e2c5679a8 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"DataReadsWrites" }>, align 1
@alloc_12af9d2367133006951bb8451ee74c9f = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"IoReadsWrites" }>, align 1
@alloc_f2d454b829913153a5819081b3682bc7 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"DataWrites" }>, align 1
@alloc_313d8bbf74ab73e43c86e40d63f0a272 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"InstructionExecution" }>, align 1
@alloc_51f9aa5dcaa5b22d835103377a098edb = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length4B" }>, align 1
@alloc_65c64021bbb754f8522fbd95db167c02 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length8B" }>, align 1
@alloc_2f4fe2ba8be8857d8d709326c4649a1f = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length2B" }>, align 1
@alloc_677ed602fede75cd9261793d21eb0813 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length1B" }>, align 1
@alloc_f6a9358950ec1349a43e73350c75bce0 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Dr7Value" }>, align 1
@alloc_56410eb15c1a0c73cd1e25e985d77d4e = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"bits" }>, align 1
@alloc_a85527125fb9d1b0c401051e6d1e7aa4 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr7" }>, align 1
@alloc_a0116388acdf2b3b6b694c0b90de7fff = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Msr" }>, align 1
@vtable.o = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr28drop_in_place$LT$$RF$u32$GT$17he09c014500789b27E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2641041178920c58E" }>, align 8, !dbg !397
@alloc_67f33833c579fa50bbf60f379fb4d60e = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Efer" }>, align 1
@alloc_cf30cdee6f4a4930774ceabe6622b7bd = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"FsBase" }>, align 1
@alloc_cfca1f07d92222b5c97bb5c0de9fcfbb = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"GsBase" }>, align 1
@alloc_783d816df70f5a5f1f4b396a80dd3305 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"KernelGsBase" }>, align 1
@alloc_85c0d3064aec1b08ba3f573812e15308 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Star" }>, align 1
@alloc_932323223ca66329388a60fd4c0ccc09 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"LStar" }>, align 1
@alloc_77d19bb56f4f501426aae6adda6a93ba = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"SFMask" }>, align 1
@alloc_32c9e06596222b572d2c0103be8f59b1 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"UCet" }>, align 1
@alloc_345adc70ced25b29e518d09afb574f88 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"SCet" }>, align 1
@alloc_0176df5cace98960386a459093c90bf4 = private unnamed_addr constant <{ [110 x i8] }> <{ [110 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/model_specific.rs" }>, align 1
@alloc_3acab0b4698b4b5995e23f030a0671db = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_0176df5cace98960386a459093c90bf4, [16 x i8] c"n\00\00\00\00\00\00\00o\00\00\00\01\00\00\00" }>, align 8
@alloc_ceb3075fefa236549f114873fb6322c5 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"SYSTEM_CALL_EXTENSIONS" }>, align 1
@alloc_23183917709bfb7b18e2b27e64795080 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"LONG_MODE_ENABLE" }>, align 1
@alloc_00edffb2880c63885c07b8b63d984171 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"LONG_MODE_ACTIVE" }>, align 1
@alloc_a49000a8806776ae52fbedb9a2638ec9 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"NO_EXECUTE_ENABLE" }>, align 1
@alloc_c5961b0ae9ae4a08564a612c72baa76c = private unnamed_addr constant <{ [29 x i8] }> <{ [29 x i8] c"SECURE_VIRTUAL_MACHINE_ENABLE" }>, align 1
@alloc_4ae9b5b462839d60c41327e34c2f0e10 = private unnamed_addr constant <{ [30 x i8] }> <{ [30 x i8] c"LONG_MODE_SEGMENT_LIMIT_ENABLE" }>, align 1
@alloc_85cca595269f62c6435ecb629d2c0750 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"FAST_FXSAVE_FXRSTOR" }>, align 1
@alloc_53cb917c5379fcf43f5faa3b3b79e7e8 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"TRANSLATION_CACHE_EXTENSION" }>, align 1
@alloc_b58a2c4d86d96af7e04e5d661f572598 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_0176df5cace98960386a459093c90bf4, [16 x i8] c"n\00\00\00\00\00\00\00\85\00\00\00\01\00\00\00" }>, align 8
@alloc_da3386472e802af11e2daae8d71f4e5f = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"SS_ENABLE" }>, align 1
@alloc_c5393e416f6a9c358373398c6a9847ba = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"SS_WRITE_ENABLE" }>, align 1
@alloc_79753b9dc8b617e3709620f1856e0c93 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"IBT_ENABLE" }>, align 1
@alloc_9936f540789596be08e844c2303cb4eb = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"IBT_LEGACY_ENABLE" }>, align 1
@alloc_f5206af8d2786a9a878ae388075bf233 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"IBT_NO_TRACK_ENABLE" }>, align 1
@alloc_7ef313dde9a96c8e9a29e6aa277d98ef = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"IBT_LEGACY_SUPPRESS_ENABLE" }>, align 1
@alloc_a94025a2df7033977ee2af5c062317bf = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"IBT_SUPPRESS_ENABLE" }>, align 1
@alloc_f0eed43fadb3dcdfb9210f44f842ca35 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"IBT_TRACKED" }>, align 1
@alloc_7281849548151185639d28fd7c0a5eac = private unnamed_addr constant <{ [101 x i8] }> <{ [101 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/mxcsr.rs" }>, align 1
@alloc_a03ec7eaec177fc228db6cadc3af98d0 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_7281849548151185639d28fd7c0a5eac, [16 x i8] c"e\00\00\00\00\00\00\00\08\00\00\00\01\00\00\00" }>, align 8
@alloc_350dbcb10d3dac789bff2c27a189e81f = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"INVALID_OPERATION" }>, align 1
@alloc_7ec7b854ddb106bca3d2e3aadc6beb75 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"DENORMAL" }>, align 1
@alloc_0698b50985094ab5232d42d450db30cb = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"DIVIDE_BY_ZERO" }>, align 1
@alloc_3b8b4793b1ea451345d29976e468891f = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"OVERFLOW" }>, align 1
@alloc_7ea326424015707213a4540a6b01ccbc = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"UNDERFLOW" }>, align 1
@alloc_65c8d9334162f88c29e9094988ececd2 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"PRECISION" }>, align 1
@alloc_f71adfd8f709c3a17b5ee7464b0e65a7 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"DENORMALS_ARE_ZEROS" }>, align 1
@alloc_9bd11bca8ae23cc51d3a6341c95b96fc = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"INVALID_OPERATION_MASK" }>, align 1
@alloc_14a79a8e897526cc9db098787ad82623 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"DENORMAL_MASK" }>, align 1
@alloc_e7459e65b76b299ed2a1432c4b4f7567 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"DIVIDE_BY_ZERO_MASK" }>, align 1
@alloc_23a7a9fd7a65d467bfbc7e54bb2efc1c = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"OVERFLOW_MASK" }>, align 1
@alloc_826c9a205ee91afd7a96fabeb2473cae = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"UNDERFLOW_MASK" }>, align 1
@alloc_39fe69eff977a9c06b2c3eead5f36a7c = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PRECISION_MASK" }>, align 1
@alloc_6f1c269e29791eb3e3eba5768c9e1567 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"ROUNDING_CONTROL_NEGATIVE" }>, align 1
@alloc_7bc910930806376fb8f9536a186e7134 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"ROUNDING_CONTROL_POSITIVE" }>, align 1
@alloc_430c7d8c98839de51a05c8fe3af9a348 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"ROUNDING_CONTROL_ZERO" }>, align 1
@alloc_b9fade50705e3555d0d831a1f9a510ab = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"FLUSH_TO_ZERO" }>, align 1
@alloc_22dd02062df0a0a83499a033127aebc3 = private unnamed_addr constant <{ [102 x i8] }> <{ [102 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/rflags.rs" }>, align 1
@alloc_76e6faaf27d5c9129a7c31b16d4ffdcf = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_22dd02062df0a0a83499a033127aebc3, [16 x i8] c"f\00\00\00\00\00\00\00\08\00\00\00\01\00\00\00" }>, align 8
@alloc_ec5b1b162c2450c572509f04758eccff = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"ID" }>, align 1
@alloc_c6278bda13d4e203e2ffdae4ef6347fb = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"VIRTUAL_INTERRUPT_PENDING" }>, align 1
@alloc_3ebb970fb6c33a3b0fe01f3bf4af376e = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"VIRTUAL_INTERRUPT" }>, align 1
@alloc_3a1e4c5d12171e7bfcd85ba51395866c = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"ALIGNMENT_CHECK" }>, align 1
@alloc_1528d1162bff7baa34e9aa2de578cb61 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"VIRTUAL_8086_MODE" }>, align 1
@alloc_1d6fa5f529e55e2b73521861ceb2d701 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"RESUME_FLAG" }>, align 1
@alloc_48ab5e7fe39f3329897899f9db12fc81 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"NESTED_TASK" }>, align 1
@alloc_9b5da51e8e50cb45b94d88b16558de7d = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"IOPL_HIGH" }>, align 1
@alloc_ca8f9c3c90ddb14657eef011778f0d79 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"IOPL_LOW" }>, align 1
@alloc_248573dbdb1f23c6f8497ef162ca133f = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"OVERFLOW_FLAG" }>, align 1
@alloc_33e28c56fe990dd47deb92a17608e414 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"DIRECTION_FLAG" }>, align 1
@alloc_301ac14af0c7742428f03f6fb56cbb88 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"INTERRUPT_FLAG" }>, align 1
@alloc_4a4b1b5fd7f29778851f88943a80f7e2 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"TRAP_FLAG" }>, align 1
@alloc_99472ab79f8778654111cd8cd4dce1f6 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"SIGN_FLAG" }>, align 1
@alloc_233a007a17452bb68262e3c1f40af172 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"ZERO_FLAG" }>, align 1
@alloc_28c2c26bc7b83b08dda497f27d5e048a = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"AUXILIARY_CARRY_FLAG" }>, align 1
@alloc_4ac2882683871e4ddfd9eb00ed3ca0f8 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"PARITY_FLAG" }>, align 1
@alloc_7fde2caa5e786cf03241bc614c426f83 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"CARRY_FLAG" }>, align 1
@alloc_98375afb55e90f96f57ab62a1fa27cd9 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"CS" }>, align 1
@alloc_6b11ef8a9190c43c951bec7a40cac59a = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"SS" }>, align 1
@alloc_3b607e04088b2e7242a777869149471c = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"DS" }>, align 1
@alloc_e948a861ba631e650e60399081c93095 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"ES" }>, align 1
@alloc_5571647c858c361d1c071a9c1a49a0cd = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"FS" }>, align 1
@alloc_bea79a7c9df5c2071640f13b85c51d25 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"GS" }>, align 1
@alloc_280ce539e2c734d501835e1b4f95c081 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"XCr0" }>, align 1
@alloc_515a9f016097b7ad2231f4ad96fbb41e = private unnamed_addr constant <{ [104 x i8] }> <{ [104 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/xcontrol.rs" }>, align 1
@alloc_270088cf93e65edde50733bc51c15e30 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_515a9f016097b7ad2231f4ad96fbb41e, [16 x i8] c"h\00\00\00\00\00\00\00\08\00\00\00\01\00\00\00" }>, align 8
@alloc_747a0b7482a2129eb50740be0e7177f8 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"X87" }>, align 1
@alloc_4c9b6b069c5380fe8192d71e809390e7 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"SSE" }>, align 1
@alloc_27097c54c41f8ec87311498f3d647372 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"AVX" }>, align 1
@alloc_ceddc304630e501171f8f2abc0a3543d = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"YMM" }>, align 1
@alloc_0b077b1fa356f3d470e2a7108b6ebd0a = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BNDREG" }>, align 1
@alloc_c71babe9862dd8a2a3503d16c9b86789 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BNDCSR" }>, align 1
@alloc_7815300b954b67ee90ccc1cd901baaf3 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"OPMASK" }>, align 1
@alloc_8dd1ecb83146fedb5f2eb3909ab01554 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"ZMM_HI256" }>, align 1
@alloc_7fe0cf0b681130b7f34badff7028b4c6 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"HI16_ZMM" }>, align 1
@alloc_7e8fa1323df12a2587e570b6f5afbc88 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"MPK" }>, align 1
@alloc_d10f39d8e09d915ca6db293020f9b83a = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"LWP" }>, align 1
@alloc_6f20379aa2a1d56d01c571e34dc2a40c = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"GlobalDescriptorTable" }>, align 1
@alloc_31b9803b92f4133f50a8f77a91f280cf = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"table" }>, align 1
@vtable.p = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr45drop_in_place$LT$$u5b$u64$u3b$$u20$8$u5d$$GT$17h8d550650d3c4570aE", [16 x i8] c"@\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hd5478a03fb8907d7E" }>, align 8, !dbg !406
@alloc_f92b1a49cd2fef011d7606f6333298f2 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"len" }>, align 1
@vtable.q = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr30drop_in_place$LT$$RF$usize$GT$17he8a3818f2a6d2538E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h31c423ec92e90dbeE" }>, align 8, !dbg !417
@alloc_2feb0312c51e30b5442145f45f5b8b8c = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"SystemSegment" }>, align 1
@alloc_c3f6f9be125b7bcc4f28552e6284928b = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"UserSegment" }>, align 1
@alloc_2077f8aa27d09c38abe7ee1bd6e0b503 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3b64751e5ad482a062ea0dcea91079df, [16 x i8] c"d\00\00\00\00\00\00\00\C9\00\00\00\01\00\00\00" }>, align 8
@alloc_19d3aa44fa870b709dc54905bd836d40 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"ACCESSED" }>, align 1
@alloc_4b243310d393492e5217a8107bf07d84 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"WRITABLE" }>, align 1
@alloc_4779be00e11e2bd8325eff7e3ba8aad0 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"CONFORMING" }>, align 1
@alloc_f86c4fad9e5b2f292a414639f3972d45 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"EXECUTABLE" }>, align 1
@alloc_7cdabe8725204f339f10fa2c47255f59 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"USER_SEGMENT" }>, align 1
@alloc_895698829804386bab9259fb3a96be93 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"DPL_RING_3" }>, align 1
@alloc_eb59454be9eaca43bb58cc5b4a851242 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"PRESENT" }>, align 1
@alloc_f3b835bb8b1bf0d52df8a952e8472005 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"AVAILABLE" }>, align 1
@alloc_961ace3350b86d8f6207fa225e5d248d = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"LONG_MODE" }>, align 1
@alloc_a2aea63e6daa2e56a54a4c2be176a4c0 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"DEFAULT_SIZE" }>, align 1
@alloc_f0005c400e1919e61758093b2c1e0bc3 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"GRANULARITY" }>, align 1
@alloc_f2cff3224737832bf3283d1bbf20a43e = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"LIMIT_0_15" }>, align 1
@alloc_6002dcd457f8eb45878170b70ea4e3df = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"LIMIT_16_19" }>, align 1
@alloc_3bd1f4c7288782b7ae3d3fa4a45d5dd3 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"BASE_0_23" }>, align 1
@alloc_a32a9108c9973f3646e90a058f393001 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"BASE_24_31" }>, align 1
@alloc_e6e35f392acd713d7de76e1162317ce5 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"divide_error" }>, align 1
@alloc_49980782a71042ae11e58a340900d8a3 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"debug" }>, align 1
@alloc_7aefa4edd509d1e01beb6cbfa55da994 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"non_maskable_interrupt" }>, align 1
@alloc_9a346fed4a296d7f961ca8b40349f5d4 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"breakpoint" }>, align 1
@alloc_ba7c5867f1e4ad88a0ad2a64b2400b74 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"overflow" }>, align 1
@alloc_2359a489fa80dab2ff88b5c5ca086f95 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"bound_range_exceeded" }>, align 1
@alloc_8c279f6fe2d00a912f0609b5385ee7fa = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"invalid_opcode" }>, align 1
@alloc_e3b2fe3143b841897a865d61b3099769 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"device_not_available" }>, align 1
@alloc_d296a39fc8352e4a4eda252494e3d8b9 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"double_fault" }>, align 1
@alloc_91813877f6169bf19e0924c69ab08db8 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"coprocessor_segment_overrun" }>, align 1
@alloc_e1df3c8194c100f265143459cc2d7a6a = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"invalid_tss" }>, align 1
@alloc_b85089638dcd3819aca7f78ac05952f0 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"segment_not_present" }>, align 1
@alloc_9222da5245a20477d2129e95f30694dd = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"stack_segment_fault" }>, align 1
@alloc_b164a40d3b03f6b21d3a619353f3de17 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"general_protection_fault" }>, align 1
@alloc_e7751901298353597d98b8e062ea85ab = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"page_fault" }>, align 1
@alloc_3414e2c18412015dde61e756ef61d832 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_1" }>, align 1
@alloc_5298468628bd383f9e09c38789fe869d = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"x87_floating_point" }>, align 1
@alloc_12ade667ddcbdc819bff7c8da75e703e = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"alignment_check" }>, align 1
@alloc_43aee894ea03bcdce682555db8fcd659 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"machine_check" }>, align 1
@alloc_433399b1b6556fba543f3fa17b666005 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"simd_floating_point" }>, align 1
@alloc_0bdd4e52f9f15ee4c7019b87d62298d7 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"virtualization" }>, align 1
@alloc_44be7b20aa20a15519790e74fbecfd5b = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_2" }>, align 1
@alloc_a25e668a1c29e12f495471cbe2e22068 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"vmm_communication_exception" }>, align 1
@alloc_2b5e24915c81070603c094976717fb4a = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"security_exception" }>, align 1
@alloc_cb7ad6a655d3152aaf7e993a5a603133 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_3" }>, align 1
@alloc_783feeef52daefd25ee23910e55acba3 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"interrupts" }>, align 1
@alloc_b745c1ab226cb9315275421c6d234d8b = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_e6e35f392acd713d7de76e1162317ce5, [8 x i8] c"\0C\00\00\00\00\00\00\00", ptr @alloc_49980782a71042ae11e58a340900d8a3, [8 x i8] c"\05\00\00\00\00\00\00\00", ptr @alloc_7aefa4edd509d1e01beb6cbfa55da994, [8 x i8] c"\16\00\00\00\00\00\00\00", ptr @alloc_9a346fed4a296d7f961ca8b40349f5d4, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_ba7c5867f1e4ad88a0ad2a64b2400b74, [8 x i8] c"\08\00\00\00\00\00\00\00", ptr @alloc_2359a489fa80dab2ff88b5c5ca086f95, [8 x i8] c"\14\00\00\00\00\00\00\00", ptr @alloc_8c279f6fe2d00a912f0609b5385ee7fa, [8 x i8] c"\0E\00\00\00\00\00\00\00", ptr @alloc_e3b2fe3143b841897a865d61b3099769, [8 x i8] c"\14\00\00\00\00\00\00\00", ptr @alloc_d296a39fc8352e4a4eda252494e3d8b9, [8 x i8] c"\0C\00\00\00\00\00\00\00", ptr @alloc_91813877f6169bf19e0924c69ab08db8, [8 x i8] c"\1B\00\00\00\00\00\00\00", ptr @alloc_e1df3c8194c100f265143459cc2d7a6a, [8 x i8] c"\0B\00\00\00\00\00\00\00", ptr @alloc_b85089638dcd3819aca7f78ac05952f0, [8 x i8] c"\13\00\00\00\00\00\00\00", ptr @alloc_9222da5245a20477d2129e95f30694dd, [8 x i8] c"\13\00\00\00\00\00\00\00", ptr @alloc_b164a40d3b03f6b21d3a619353f3de17, [8 x i8] c"\18\00\00\00\00\00\00\00", ptr @alloc_e7751901298353597d98b8e062ea85ab, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_3414e2c18412015dde61e756ef61d832, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_5298468628bd383f9e09c38789fe869d, [8 x i8] c"\12\00\00\00\00\00\00\00", ptr @alloc_12ade667ddcbdc819bff7c8da75e703e, [8 x i8] c"\0F\00\00\00\00\00\00\00", ptr @alloc_43aee894ea03bcdce682555db8fcd659, [8 x i8] c"\0D\00\00\00\00\00\00\00", ptr @alloc_433399b1b6556fba543f3fa17b666005, [8 x i8] c"\13\00\00\00\00\00\00\00", ptr @alloc_0bdd4e52f9f15ee4c7019b87d62298d7, [8 x i8] c"\0E\00\00\00\00\00\00\00", ptr @alloc_44be7b20aa20a15519790e74fbecfd5b, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_a25e668a1c29e12f495471cbe2e22068, [8 x i8] c"\1B\00\00\00\00\00\00\00", ptr @alloc_2b5e24915c81070603c094976717fb4a, [8 x i8] c"\12\00\00\00\00\00\00\00", ptr @alloc_cb7ad6a655d3152aaf7e993a5a603133, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_783feeef52daefd25ee23910e55acba3, [8 x i8] c"\0A\00\00\00\00\00\00\00" }>, align 8
@vtable.r = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr152drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17h890d2b59c535c3b9E", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h311e32a50966aad6E" }>, align 8, !dbg !426
@vtable.s = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr178drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17hdb87ce11c17f1390E", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9634400558b158d1E" }>, align 8, !dbg !434
@vtable.t = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr158drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$GT$$GT$17h96c675a3150cad85E", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc7d633577d1565aE" }>, align 8, !dbg !460
@vtable.u = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr198drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$x86_64..structures..idt..PageFaultErrorCode$RP$$GT$$GT$17h68e869c2b79d397dE", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hb6b8f6be791583c1E" }>, align 8, !dbg !485
@vtable.v = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr172drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17h23bbf9e201a7d656E", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h2c4c71325262d41aE" }>, align 8, !dbg !513
@vtable.w = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr173drop_in_place$LT$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$8$u5d$$GT$17h096c6dc9147288c3E", [16 x i8] c"\80\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h1706fd71fec170fdE" }>, align 8, !dbg !538
@vtable.x = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr179drop_in_place$LT$$RF$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$224$u5d$$GT$17h92c0c383bc59952dE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h89a50bc61acea0b0E" }>, align 8, !dbg !547
@alloc_c955a8fc1384540f87bc38e4121a6162 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"InterruptDescriptorTable" }>, align 1
@alloc_db4171ae4a6e4093bf7f382a23d85368 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_96fe64cab8dd4680071ecfdb397425fd, [16 x i8] c"d\00\00\00\00\00\00\00\A2\03\00\00\01\00\00\00" }>, align 8
@alloc_ad42669f44e92ceb6ee20c82222f5d1b = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"PROTECTION_VIOLATION" }>, align 1
@alloc_27dc1e3e8098ed70b6d5c9dc6fecc197 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"CAUSED_BY_WRITE" }>, align 1
@alloc_6fc3bfebaa11c75067ee8c67855c0e1b = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"USER_MODE" }>, align 1
@alloc_8db982c715f12c3d6fff79a292ea56de = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"MALFORMED_TABLE" }>, align 1
@alloc_bee90358a428637f2b2e924b432c1168 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"INSTRUCTION_FETCH" }>, align 1
@alloc_965ebe843576369e4be87855c2dd9d5d = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"SHADOW_STACK" }>, align 1
@alloc_21f34dbfe73bf3c2a46ca560620af5ee = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"SGX" }>, align 1
@alloc_65b5e1b37bb8669586518fe1db400d56 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"RMP" }>, align 1
@alloc_831a0aacdf0f1226b44faf912cfe4c70 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Ldt" }>, align 1
@alloc_6c41f34769b7ae3bdb2c01f429ceb4a6 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Idt" }>, align 1
@alloc_b10b0f7e88f2e6a647488ef7d000dc57 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Gdt" }>, align 1
@alloc_bc9bdefa257a580b61270336b68a564d = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Security" }>, align 1
@alloc_d04655f6c5018b01ec3c6e09ea9b9b15 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"VmmCommunication" }>, align 1
@alloc_b59578317741371a4033d59e4adbb89b = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"HypervisorInjection" }>, align 1
@alloc_4b712cb8288b26717e06a22c963b4921 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"ControlProtection" }>, align 1
@alloc_4322e2131bfeb91799eb52a37674f543 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"Virtualization" }>, align 1
@alloc_2c2f7dfa132a9546329c76f0c8be6306 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"SimdFloatingPoint" }>, align 1
@alloc_1d021a359ec23a646761bad3e1526fa4 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"MachineCheck" }>, align 1
@alloc_09f3893f7c633b1523c5f4f9a23e3cc3 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"AlignmentCheck" }>, align 1
@alloc_c86c3c9eb78bb2acff6ff35bb14839f8 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"X87FloatingPoint" }>, align 1
@alloc_80b114fb6ac4f8f512c31de1e61941db = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Page" }>, align 1
@alloc_64745f184c81f62da7602c9e2b10a4c8 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"GeneralProtection" }>, align 1
@alloc_6ad77b3be6a3944d6ce80c0365ddb31a = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Stack" }>, align 1
@alloc_b61f2032cbc3d090a75b07f8aa767b03 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"SegmentNotPresent" }>, align 1
@alloc_fed11176ff4da6a94b16acb7477b7288 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"InvalidTss" }>, align 1
@alloc_2cc5d2992d3ac05d8f5c53377da74273 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"Double" }>, align 1
@alloc_59d76f6704edfe5daff03d376ffd4f11 = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"DeviceNotAvailable" }>, align 1
@alloc_3a21bdc4d346f56b28c0449f15bf0a4f = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"InvalidOpcode" }>, align 1
@alloc_239c6a21892f0322d8d6119767691661 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"BoundRange" }>, align 1
@alloc_8eb7fae8d4a03730c5f6e57ce31b7fe0 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Overflow" }>, align 1
@alloc_b7a152112125deca422bf9d901c258b8 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"Breakpoint" }>, align 1
@alloc_0c6b6138cf71a77dbd5246027014c008 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"NonMaskableInterrupt" }>, align 1
@alloc_96abca9bcf0289be18b0174890500370 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Debug" }>, align 1
@alloc_98d1fdfdfa3e3c6a28fa90462ffc134e = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Division" }>, align 1
@alloc_70e890022e97a2e07df89c3273dce6d5 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"MappedPageTable" }>, align 1
@alloc_bf07de937f9dd1f553a71f394fd9dd05 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"page_table_walker" }>, align 1
@vtable.y = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr164drop_in_place$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h2306de6e19d6ce1aE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h2146747541a9f2b3E" }>, align 8, !dbg !559
@alloc_7b2cc78064fe03c3405ca8a2529e3046 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"level_4_table" }>, align 1
@vtable.z = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr86drop_in_place$LT$$RF$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17hce24ed5dfc9b6591E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a8218ac95c0b3dfE" }>, align 8, !dbg !577
@alloc_38e2335b87cc4a299f12c32e03854b05 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"PageTableWalker" }>, align 1
@alloc_dd40e5863eb869d932ee7b157e155ab8 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"page_table_frame_mapping" }>, align 1
@vtable.A = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr90drop_in_place$LT$$RF$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$17hd4ef2d7e95989d4cE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h80545a0c173a2c1bE" }>, align 8, !dbg !593
@alloc_84ae1eb1df5c6189d150b58f2d584f50 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"MappedToHugePage" }>, align 1
@alloc_3ba9f8e95362044024541af4b4058bfe = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"NotMapped" }>, align 1
@alloc_4d43d5d7bf152c99f3bc8ea52b75e43d = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"FrameAllocationFailed" }>, align 1
@alloc_285daa4d0b1023762cfae8e4b10d7b44 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"OffsetPageTable" }>, align 1
@alloc_6c342f467cee9eb46aaa013cf1ccd49c = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"inner" }>, align 1
@vtable.B = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr168drop_in_place$LT$$RF$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h556191ebec180502E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5d567ec4894ee26fE" }>, align 8, !dbg !602
@alloc_d412c2ec2cb2f769019259776819e198 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"PhysOffset" }>, align 1
@alloc_f9635e58a8c42009aa8ab4ff7e1c5ca8 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"offset" }>, align 1
@alloc_1e53ba104d58866e1181caf8b9b4ff0f = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"RecursivePageTable" }>, align 1
@alloc_48e50f37464ed1f26e22a292f2b34de7 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"p4" }>, align 1
@vtable.C = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr82drop_in_place$LT$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h51bc88c8dcc4af18E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1e42a1c0476cedd4E" }>, align 8, !dbg !615
@alloc_ac2844eb38dd880c45087eb2263984ec = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"recursive_index" }>, align 1
@vtable.D = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableIndex$GT$17he79298b5e6495d12E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h10169cb9921d44c4E" }>, align 8, !dbg !623
@alloc_c6ac8b74fec8dabeaf603ceb05cce202 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"NotActive" }>, align 1
@alloc_bf4db639885a360b75c94e25c1200b09 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"NotRecursive" }>, align 1
@alloc_e3e1c33a94341d12adc71a813cabc58a = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"InvalidFrameAddress" }>, align 1
@vtable.E = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..PhysAddr$GT$17h4d2669feae8b78bbE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f6f290079b6cb5eE" }>, align 8, !dbg !635
@alloc_805c84506a9de2c27b85e017759cf18e = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"Mapped" }>, align 1
@alloc_41c8c1c0eecfc69de30a9c2c27b916de = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"frame" }>, align 1
@vtable.F = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr68drop_in_place$LT$x86_64..structures..paging..mapper..MappedFrame$GT$17h3f5de2b8f1e1f462E", [16 x i8] c"\10\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN84_$LT$x86_64..structures..paging..mapper..MappedFrame$u20$as$u20$core..fmt..Debug$GT$3fmt17h7253b9080886cadbE" }>, align 8, !dbg !644
@vtable.G = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableFlags$GT$17h2b2f99815c9b5ec1E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h8e05047f7b05d7abE" }>, align 8, !dbg !707
@alloc_255a2bfa7c3628a36355234172e1c706 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Size1GiB" }>, align 1
@vtable.H = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$17hacab47022c53e615E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hc498c0eed0a13366E" }>, align 8, !dbg !716
@alloc_d408b2d4a318285f06540f038d8f9567 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Size2MiB" }>, align 1
@vtable.I = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$17h655b87cad62ee9e0E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7612d3280b04ab2fE" }>, align 8, !dbg !725
@alloc_94657c504be2388292c096e8164cb1aa = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Size4KiB" }>, align 1
@vtable.J = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr69drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$GT$17hac0efe5ec8f17a05E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he156c8a5d66d3ea1E" }>, align 8, !dbg !734
@alloc_566508f82726b088e9b31614fbd7f6c0 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"MapperFlushAll" }>, align 1
@alloc_70d0f5fb7518bbc6fd53a741e94dca51 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"PageNotMapped" }>, align 1
@alloc_2c85744c717760a85b03e5ba9dac3a74 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"ParentEntryHugePage" }>, align 1
@alloc_c4ed32d7a7d7b3c1aeb7ac2cbcf15a10 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"AddressNotAligned" }>, align 1
@alloc_bfd03b28f1eb0f1516855fd7f594e951 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"HugeFrame" }>, align 1
@alloc_46c8cf39a32c3e5dbefc978ba68743fb = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"FrameNotPresent" }>, align 1
@alloc_56ac6cc87769dce11ccb7c003db4b3c2 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00k\00\00\00\01\00\00\00" }>, align 8
@alloc_4a70e343dc779c31ae78142f428af841 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"USER_ACCESSIBLE" }>, align 1
@alloc_dafaffa2078a5eff3d59803b86ffd622 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"WRITE_THROUGH" }>, align 1
@alloc_df690a2a46b93ddfad910ba9bbe39b79 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"NO_CACHE" }>, align 1
@alloc_41a8ce9be0bffda31b3d408290af97da = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"DIRTY" }>, align 1
@alloc_54d135570180754451080559d9111855 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"HUGE_PAGE" }>, align 1
@alloc_f42e391d754b8bfb22f215449ac9bf70 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"GLOBAL" }>, align 1
@alloc_3ace88701dbfa5797defbe569bd66cce = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"BIT_9" }>, align 1
@alloc_ceacba38f9a100163241bf15528d8f0b = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_10" }>, align 1
@alloc_92edb757e61ffda4211bf210439c8bfe = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_11" }>, align 1
@alloc_5a7eac48c026860f717ab651c379a98d = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_52" }>, align 1
@alloc_eafdc2fc022de29bf3865126c27f395d = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_53" }>, align 1
@alloc_c96d9278b59346ccfdcb09ad903ad7ac = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_54" }>, align 1
@alloc_29b2c604ae79ad34fd4794fe8fe1e55d = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_55" }>, align 1
@alloc_9cfed65a90167f569ceede92e32ecd41 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_56" }>, align 1
@alloc_ef70afa07e97f03ea0d6b174f2b260dc = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_57" }>, align 1
@alloc_b5acc0dad1b60c33a9330540645b56db = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_58" }>, align 1
@alloc_6ac50574536ff49aa367f62b88c020ad = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_59" }>, align 1
@alloc_84a60f40cc665e993380e8869e013c65 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_60" }>, align 1
@alloc_c1ee36a2ca5655f338c32dfb0848c1c2 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_61" }>, align 1
@alloc_6c9c238293b27621b285d3f3f0315ab2 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_62" }>, align 1
@alloc_d6e90771ba36bcbd7a76cdf267ebff76 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"NO_EXECUTE" }>, align 1
@alloc_51c708f532f8bd3b460099dd591760ff = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PageTableIndex" }>, align 1
@alloc_a8ce44ce3845b24ba5dfeef8cfda2d65 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"PageOffset" }>, align 1
@alloc_c80e08efdaead885d3a45381e5cd20f1 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Four" }>, align 1
@alloc_460442126579dd15a4cc4f66a722a171 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Three" }>, align 1
@alloc_da1d77dfe6c47b0702ad778dd22ebff8 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Two" }>, align 1
@alloc_e813fda33c33e38665803c55f01a1a57 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"One" }>, align 1
@alloc_c3ff3729923fa9f9adaf5e6dbf23b2a9 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"privilege_stack_table" }>, align 1
@alloc_a8dbd27176c38bc9e64e411c4f427e55 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"interrupt_stack_table" }>, align 1
@alloc_2b146486e0c0afe34bcc1d3cb9dba7da = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_4" }>, align 1
@alloc_aef9fa4754c9b4fc5a7f6619d0497dbd = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"iomap_base" }>, align 1
@alloc_2b5f13e3e381e4ce480fe877b2654bbe = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_3414e2c18412015dde61e756ef61d832, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_c3ff3729923fa9f9adaf5e6dbf23b2a9, [8 x i8] c"\15\00\00\00\00\00\00\00", ptr @alloc_44be7b20aa20a15519790e74fbecfd5b, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_a8dbd27176c38bc9e64e411c4f427e55, [8 x i8] c"\15\00\00\00\00\00\00\00", ptr @alloc_cb7ad6a655d3152aaf7e993a5a603133, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_2b146486e0c0afe34bcc1d3cb9dba7da, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_aef9fa4754c9b4fc5a7f6619d0497dbd, [8 x i8] c"\0A\00\00\00\00\00\00\00" }>, align 8
@vtable.K = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr24drop_in_place$LT$u32$GT$17ha4597bbeeb918b69E", [16 x i8] c"\04\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17he2c0a6bca73d7513E" }>, align 8, !dbg !743
@vtable.L = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$3$u5d$$GT$17h714ff2e2581cf969E", [16 x i8] c"\18\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hc4a2a8518006efdbE" }>, align 8, !dbg !751
@vtable.M = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$7$u5d$$GT$17h88eeb084a36dbfbdE", [16 x i8] c"8\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h5283c5e8c35f0162E" }>, align 8, !dbg !760
@alloc_e5e0822bae167f253a4cb2947d762ec0 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"TaskStateSegment" }>, align 1
@alloc_e935021b2c7ba681913f048554e1c5c1 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"DescriptorTablePointer" }>, align 1
@alloc_2024958bb37f15a1794a32079e00722f = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"limit" }>, align 1
@alloc_bd79480061b020810849620981049cb4 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"base" }>, align 1
@alloc_2b7001d9e7e041cffc3e8ea213d6350c = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring3" }>, align 1
@alloc_e85c31827ed554be766c198415c741b5 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring2" }>, align 1
@alloc_1f0cb997af4f3e81a37f09e897bba0b3 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring1" }>, align 1
@alloc_ed571738fca5c0da22b89e04bb9ebe9a = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring0" }>, align 1

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h3b12601177521ae8E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %1, i64 %2, ptr align 8 %3) unnamed_addr #0 !dbg !850 {
start:
  %t.dbg.spill.i = alloca { i64, i64 }, align 8
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %residual = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0
  store i64 %1, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1
  store i64 %2, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %residual, metadata !922, metadata !DIExpression()), !dbg !927
  %6 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0, !dbg !928
  %e.0 = load i64, ptr %6, align 8, !dbg !928, !range !929, !noundef !19
  %7 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1, !dbg !928
  %e.1 = load i64, ptr %7, align 8, !dbg !928
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !928
  store i64 %e.0, ptr %8, align 8, !dbg !928
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !928
  store i64 %e.1, ptr %9, align 8, !dbg !928
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !923, metadata !DIExpression()), !dbg !930
  store i64 %e.0, ptr %t.dbg.spill.i, align 8
  %10 = getelementptr inbounds { i64, i64 }, ptr %t.dbg.spill.i, i32 0, i32 1
  store i64 %e.1, ptr %10, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !931, metadata !DIExpression()), !dbg !940
  %11 = insertvalue { i64, i64 } poison, i64 %e.0, 0, !dbg !942
  %12 = insertvalue { i64, i64 } %11, i64 %e.1, 1, !dbg !942
  %_3.0 = extractvalue { i64, i64 } %12, 0, !dbg !943
  %_3.1 = extractvalue { i64, i64 } %12, 1, !dbg !943
  %13 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !944
  %14 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 0, !dbg !944
  store i64 %_3.0, ptr %14, align 8, !dbg !944
  %15 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 1, !dbg !944
  store i64 %_3.1, ptr %15, align 8, !dbg !944
  store i64 1, ptr %0, align 8, !dbg !944
  ret void, !dbg !945
}

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h48a32338777f8291E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, i64 %1, i64 %2, ptr align 8 %3) unnamed_addr #0 !dbg !946 {
start:
  %t.dbg.spill.i = alloca { i64, i64 }, align 8
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %residual = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0
  store i64 %1, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1
  store i64 %2, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %residual, metadata !976, metadata !DIExpression()), !dbg !980
  %6 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0, !dbg !981
  %e.0 = load i64, ptr %6, align 8, !dbg !981, !range !929, !noundef !19
  %7 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1, !dbg !981
  %e.1 = load i64, ptr %7, align 8, !dbg !981
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !981
  store i64 %e.0, ptr %8, align 8, !dbg !981
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !981
  store i64 %e.1, ptr %9, align 8, !dbg !981
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !977, metadata !DIExpression()), !dbg !982
  store i64 %e.0, ptr %t.dbg.spill.i, align 8
  %10 = getelementptr inbounds { i64, i64 }, ptr %t.dbg.spill.i, i32 0, i32 1
  store i64 %e.1, ptr %10, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !931, metadata !DIExpression()), !dbg !983
  %11 = insertvalue { i64, i64 } poison, i64 %e.0, 0, !dbg !985
  %12 = insertvalue { i64, i64 } %11, i64 %e.1, 1, !dbg !985
  %_3.0 = extractvalue { i64, i64 } %12, 0, !dbg !986
  %_3.1 = extractvalue { i64, i64 } %12, 1, !dbg !986
  %13 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !987
  %14 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 0, !dbg !987
  store i64 %_3.0, ptr %14, align 8, !dbg !987
  %15 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 1, !dbg !987
  store i64 %_3.1, ptr %15, align 8, !dbg !987
  store i64 1, ptr %0, align 8, !dbg !987
  ret void, !dbg !988
}

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hdc9023e1ef589474E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %1, i64 %2, ptr align 8 %3) unnamed_addr #0 !dbg !989 {
start:
  %t.dbg.spill.i = alloca { i64, i64 }, align 8
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %residual = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0
  store i64 %1, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1
  store i64 %2, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %residual, metadata !1019, metadata !DIExpression()), !dbg !1023
  %6 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0, !dbg !1024
  %e.0 = load i64, ptr %6, align 8, !dbg !1024, !range !929, !noundef !19
  %7 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1, !dbg !1024
  %e.1 = load i64, ptr %7, align 8, !dbg !1024
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !1024
  store i64 %e.0, ptr %8, align 8, !dbg !1024
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !1024
  store i64 %e.1, ptr %9, align 8, !dbg !1024
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !1020, metadata !DIExpression()), !dbg !1025
  store i64 %e.0, ptr %t.dbg.spill.i, align 8
  %10 = getelementptr inbounds { i64, i64 }, ptr %t.dbg.spill.i, i32 0, i32 1
  store i64 %e.1, ptr %10, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !931, metadata !DIExpression()), !dbg !1026
  %11 = insertvalue { i64, i64 } poison, i64 %e.0, 0, !dbg !1028
  %12 = insertvalue { i64, i64 } %11, i64 %e.1, 1, !dbg !1028
  %_3.0 = extractvalue { i64, i64 } %12, 0, !dbg !1029
  %_3.1 = extractvalue { i64, i64 } %12, 1, !dbg !1029
  %13 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !1030
  %14 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 0, !dbg !1030
  store i64 %_3.0, ptr %14, align 8, !dbg !1030
  %15 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 1, !dbg !1030
  store i64 %_3.1, ptr %15, align 8, !dbg !1030
  store i64 1, ptr %0, align 8, !dbg !1030
  ret void, !dbg !1031
}

; <bool as core::fmt::Debug>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN41_$LT$bool$u20$as$u20$core..fmt..Debug$GT$3fmt17h24e409b5455e5b30E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1032 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1039, metadata !DIExpression()), !dbg !1041
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1040, metadata !DIExpression()), !dbg !1042
; call <bool as core::fmt::Display>::fmt
  %0 = call zeroext i1 @"_ZN43_$LT$bool$u20$as$u20$core..fmt..Display$GT$3fmt17hbbde68e9e68f64c8E"(ptr align 1 %self, ptr align 8 %f) #8, !dbg !1043
  ret i1 %0, !dbg !1044
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h10169cb9921d44c4E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1045 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1051, metadata !DIExpression()), !dbg !1055
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1052, metadata !DIExpression()), !dbg !1056
  %_3 = load ptr, ptr %self, align 8, !dbg !1057, !nonnull !19, !align !1058, !noundef !19
; call <x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableIndex$u20$as$u20$core..fmt..Debug$GT$3fmt17h14bb5ec10d3fd21fE"(ptr align 2 %_3, ptr align 8 %f) #8, !dbg !1059
  ret i1 %0, !dbg !1060
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a8218ac95c0b3dfE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1061 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1066, metadata !DIExpression()), !dbg !1070
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1067, metadata !DIExpression()), !dbg !1071
  %_3 = load ptr, ptr %self, align 8, !dbg !1072, !nonnull !19, !align !1073, !noundef !19
; call <&mut T as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1e42a1c0476cedd4E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1074
  ret i1 %0, !dbg !1075
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5d567ec4894ee26fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1076 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1081, metadata !DIExpression()), !dbg !1085
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1082, metadata !DIExpression()), !dbg !1086
  %_3 = load ptr, ptr %self, align 8, !dbg !1087, !nonnull !19, !align !1073, !noundef !19
; call <x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h818f1a9b7a267669E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1088
  ret i1 %0, !dbg !1089
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f6f290079b6cb5eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1090 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1095, metadata !DIExpression()), !dbg !1099
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1096, metadata !DIExpression()), !dbg !1100
  %_3 = load ptr, ptr %self, align 8, !dbg !1101, !nonnull !19, !align !1073, !noundef !19
; call <x86_64::addr::PhysAddr as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hb383e3d2e62086e3E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1102
  ret i1 %0, !dbg !1103
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6e093cce8580f7efE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1104 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1109, metadata !DIExpression()), !dbg !1113
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1110, metadata !DIExpression()), !dbg !1114
  %_3 = load ptr, ptr %self, align 8, !dbg !1115, !nonnull !19, !align !1116, !noundef !19
; call <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h311e32a50966aad6E"(ptr align 4 %_3, ptr align 8 %f) #8, !dbg !1117
  ret i1 %0, !dbg !1118
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7612d3280b04ab2fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1119 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1124, metadata !DIExpression()), !dbg !1128
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1125, metadata !DIExpression()), !dbg !1129
  %_3 = load ptr, ptr %self, align 8, !dbg !1130, !nonnull !19, !align !1073, !noundef !19
; call <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h728deaddf4b38728E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1131
  ret i1 %0, !dbg !1132
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h80545a0c173a2c1bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1133 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1138, metadata !DIExpression()), !dbg !1142
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1139, metadata !DIExpression()), !dbg !1143
  %_3 = load ptr, ptr %self, align 8, !dbg !1144, !nonnull !19, !align !1073, !noundef !19
; call <x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN102_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17hbd0e750fee6fb0a0E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1145
  ret i1 %0, !dbg !1146
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h843289828f688d47E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1147 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1152, metadata !DIExpression()), !dbg !1156
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1153, metadata !DIExpression()), !dbg !1157
  %_3 = load ptr, ptr %self, align 8, !dbg !1158, !nonnull !19, !align !1058, !noundef !19
; call <x86_64::instructions::tlb::Pcid as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN68_$LT$x86_64..instructions..tlb..Pcid$u20$as$u20$core..fmt..Debug$GT$3fmt17hcd0b6f0d66ec2297E"(ptr align 2 %_3, ptr align 8 %f) #8, !dbg !1159
  ret i1 %0, !dbg !1160
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h89a50bc61acea0b0E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1161 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1166, metadata !DIExpression()), !dbg !1170
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1167, metadata !DIExpression()), !dbg !1171
  %_3 = load ptr, ptr %self, align 8, !dbg !1172, !nonnull !19, !align !1116, !noundef !19
; call core::array::<impl core::fmt::Debug for [T; N]>::fmt
  %0 = call zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h218f6c50e8f83e71E"(ptr align 4 %_3, ptr align 8 %f) #8, !dbg !1173
  ret i1 %0, !dbg !1174
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h8de9fcaddabc9b3eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1175 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1180, metadata !DIExpression()), !dbg !1184
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1181, metadata !DIExpression()), !dbg !1185
  %_3 = load ptr, ptr %self, align 8, !dbg !1186, !nonnull !19, !align !1073, !noundef !19
; call <x86_64::addr::VirtAddr as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hb536aac599383bf2E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1187
  ret i1 %0, !dbg !1188
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h8e05047f7b05d7abE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1189 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1194, metadata !DIExpression()), !dbg !1198
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1195, metadata !DIExpression()), !dbg !1199
  %_3 = load ptr, ptr %self, align 8, !dbg !1200, !nonnull !19, !align !1073, !noundef !19
; call <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h5c9fdb0216c891caE"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1201
  ret i1 %0, !dbg !1202
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h8fcfc2d38cd8445bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1203 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1208, metadata !DIExpression()), !dbg !1212
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1209, metadata !DIExpression()), !dbg !1213
  %_3 = load ptr, ptr %self, align 8, !dbg !1214, !nonnull !19, !align !1073, !noundef !19
; call <x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableEntry$u20$as$u20$core..fmt..Debug$GT$3fmt17ha22d52e49a7ace48E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1215
  ret i1 %0, !dbg !1216
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha6780bb501ebf6bfE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1217 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1227, metadata !DIExpression()), !dbg !1229
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1228, metadata !DIExpression()), !dbg !1230
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 0, !dbg !1231
  %_3.0 = load ptr, ptr %0, align 8, !dbg !1231, !nonnull !19, !align !1073, !noundef !19
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 1, !dbg !1231
  %_3.1 = load i64, ptr %1, align 8, !dbg !1231, !noundef !19
; call <[T] as core::fmt::Debug>::fmt
  %2 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h1823613b24c761eeE"(ptr align 8 %_3.0, i64 %_3.1, ptr align 8 %f) #8, !dbg !1232
  ret i1 %2, !dbg !1233
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hc498c0eed0a13366E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1234 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1239, metadata !DIExpression()), !dbg !1243
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1240, metadata !DIExpression()), !dbg !1244
  %_3 = load ptr, ptr %self, align 8, !dbg !1245, !nonnull !19, !align !1073, !noundef !19
; call <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h000fc81827362d4cE"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1246
  ret i1 %0, !dbg !1247
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hdb022073ac63077fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1248 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1258, metadata !DIExpression()), !dbg !1262
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1259, metadata !DIExpression()), !dbg !1263
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 0, !dbg !1264
  %_3.0 = load ptr, ptr %0, align 8, !dbg !1264, !nonnull !19, !align !1073, !noundef !19
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 1, !dbg !1264
  %_3.1 = load i64, ptr %1, align 8, !dbg !1264, !noundef !19
; call <[T] as core::fmt::Debug>::fmt
  %2 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h109b1ab659d20939E"(ptr align 8 %_3.0, i64 %_3.1, ptr align 8 %f) #8, !dbg !1265
  ret i1 %2, !dbg !1266
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he156c8a5d66d3ea1E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1267 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1272, metadata !DIExpression()), !dbg !1276
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1273, metadata !DIExpression()), !dbg !1277
  %_3 = load ptr, ptr %self, align 8, !dbg !1278, !nonnull !19, !align !1073, !noundef !19
; call <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h61340082453e27a4E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1279
  ret i1 %0, !dbg !1280
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf1dfea0ca57c824bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1281 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1291, metadata !DIExpression()), !dbg !1293
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1292, metadata !DIExpression()), !dbg !1294
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 0, !dbg !1295
  %_3.0 = load ptr, ptr %0, align 8, !dbg !1295, !nonnull !19, !align !1116, !noundef !19
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 1, !dbg !1295
  %_3.1 = load i64, ptr %1, align 8, !dbg !1295, !noundef !19
; call <[T] as core::fmt::Debug>::fmt
  %2 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17hb07f583e2af0f221E"(ptr align 4 %_3.0, i64 %_3.1, ptr align 8 %f) #8, !dbg !1296
  ret i1 %2, !dbg !1297
}

; <u16 as bit_field::BitField>::get_bits
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN43_$LT$u16$u20$as$u20$bit_field..BitField$GT$8get_bits17h6e433958e6c7ce9bE"(ptr align 2 %self, i64 %0, i64 %1) unnamed_addr #0 !dbg !1298 {
start:
  %bits.dbg.spill = alloca i16, align 2
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca { i64, i64 }, align 8
  %2 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 0
  store i64 %0, ptr %2, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 1
  store i64 %1, ptr %3, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1313, metadata !DIExpression()), !dbg !1321
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1314, metadata !DIExpression()), !dbg !1322
; call bit_field::to_regular_range
  %4 = call { i64, i64 } @_ZN9bit_field16to_regular_range17hceacd238b623c028E(ptr align 8 %range, i64 16) #8, !dbg !1323
  %range.0 = extractvalue { i64, i64 } %4, 0, !dbg !1323
  %range.1 = extractvalue { i64, i64 } %4, 1, !dbg !1323
  %5 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1323
  store i64 %range.0, ptr %5, align 8, !dbg !1323
  %6 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1323
  store i64 %range.1, ptr %6, align 8, !dbg !1323
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1315, metadata !DIExpression()), !dbg !1324
  %_6 = icmp ult i64 %range.0, 16, !dbg !1325
  %_5 = xor i1 %_6, true, !dbg !1326
  br i1 %_5, label %bb2, label %bb3, !dbg !1326

bb3:                                              ; preds = %start
  %_10 = icmp ule i64 %range.1, 16, !dbg !1327
  %_9 = xor i1 %_10, true, !dbg !1328
  br i1 %_9, label %bb4, label %bb5, !dbg !1328

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1326
  unreachable, !dbg !1326

bb5:                                              ; preds = %bb3
  %_14 = icmp ult i64 %range.0, %range.1, !dbg !1329
  %_13 = xor i1 %_14, true, !dbg !1330
  br i1 %_13, label %bb6, label %bb7, !dbg !1330

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1328
  unreachable, !dbg !1328

bb7:                                              ; preds = %bb5
  %_20 = load i16, ptr %self, align 2, !dbg !1331, !noundef !19
  %_23.0 = sub i64 16, %range.1, !dbg !1332
  %_23.1 = icmp ult i64 16, %range.1, !dbg !1332
  %7 = call i1 @llvm.expect.i1(i1 %_23.1, i1 false), !dbg !1332
  br i1 %7, label %panic, label %bb8, !dbg !1332

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1330
  unreachable, !dbg !1330

bb8:                                              ; preds = %bb7
  %_24 = icmp ult i64 %_23.0, 16, !dbg !1331
  %8 = call i1 @llvm.expect.i1(i1 %_24, i1 true), !dbg !1331
  br i1 %8, label %bb9, label %panic1, !dbg !1331

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1332
  unreachable, !dbg !1332

bb9:                                              ; preds = %bb8
  %9 = trunc i64 %_23.0 to i16, !dbg !1331
  %10 = and i16 %9, 15, !dbg !1331
  %_19 = shl i16 %_20, %10, !dbg !1331
  %_27.0 = sub i64 16, %range.1, !dbg !1333
  %_27.1 = icmp ult i64 16, %range.1, !dbg !1333
  %11 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1333
  br i1 %11, label %panic2, label %bb10, !dbg !1333

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1331
  unreachable, !dbg !1331

bb10:                                             ; preds = %bb9
  %_28 = icmp ult i64 %_27.0, 16, !dbg !1331
  %12 = call i1 @llvm.expect.i1(i1 %_28, i1 true), !dbg !1331
  br i1 %12, label %bb11, label %panic3, !dbg !1331

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1333
  unreachable, !dbg !1333

bb11:                                             ; preds = %bb10
  %13 = trunc i64 %_27.0 to i16, !dbg !1331
  %14 = and i16 %13, 15, !dbg !1331
  %bits = lshr i16 %_19, %14, !dbg !1331
  store i16 %bits, ptr %bits.dbg.spill, align 2, !dbg !1331
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !1317, metadata !DIExpression()), !dbg !1334
  %_30 = icmp ult i64 %range.0, 16, !dbg !1335
  %15 = call i1 @llvm.expect.i1(i1 %_30, i1 true), !dbg !1335
  br i1 %15, label %bb12, label %panic4, !dbg !1335

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1331
  unreachable, !dbg !1331

bb12:                                             ; preds = %bb11
  %16 = trunc i64 %range.0 to i16, !dbg !1335
  %17 = and i16 %16, 15, !dbg !1335
  %18 = lshr i16 %bits, %17, !dbg !1335
  ret i16 %18, !dbg !1336

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1335
  unreachable, !dbg !1335
}

; <u64 as bit_field::BitField>::get_bit
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17h5b76c4ad61ae1b1eE"(ptr align 8 %self, i64 %bit) unnamed_addr #0 !dbg !1337 {
start:
  %bit.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1342, metadata !DIExpression()), !dbg !1344
  store i64 %bit, ptr %bit.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bit.dbg.spill, metadata !1343, metadata !DIExpression()), !dbg !1345
  %_4 = icmp ult i64 %bit, 64, !dbg !1346
  %_3 = xor i1 %_4, true, !dbg !1347
  br i1 %_3, label %bb1, label %bb2, !dbg !1347

bb2:                                              ; preds = %start
  %_7 = load i64, ptr %self, align 8, !dbg !1348, !noundef !19
  %_9 = icmp ult i64 %bit, 64, !dbg !1349
  %0 = call i1 @llvm.expect.i1(i1 %_9, i1 true), !dbg !1349
  br i1 %0, label %bb3, label %panic, !dbg !1349

bb1:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @alloc_6923360c3161738641b3989c6181ce08, i64 40, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1347
  unreachable, !dbg !1347

bb3:                                              ; preds = %bb2
  %1 = and i64 %bit, 63, !dbg !1349
  %_8 = shl i64 1, %1, !dbg !1349
  %_6 = and i64 %_7, %_8, !dbg !1350
  %2 = icmp ne i64 %_6, 0, !dbg !1350
  ret i1 %2, !dbg !1351

panic:                                            ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1349
  unreachable, !dbg !1349
}

; <u64 as bit_field::BitField>::get_bits
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h10649821d5cc63acE"(ptr align 8 %self, i64 %0, i64 %1) unnamed_addr #0 !dbg !1352 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca { i64, i64 }, align 8
  %2 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 0
  store i64 %0, ptr %2, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 1
  store i64 %1, ptr %3, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1356, metadata !DIExpression()), !dbg !1362
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1357, metadata !DIExpression()), !dbg !1363
; call bit_field::to_regular_range
  %4 = call { i64, i64 } @_ZN9bit_field16to_regular_range17hceacd238b623c028E(ptr align 8 %range, i64 64) #8, !dbg !1364
  %range.0 = extractvalue { i64, i64 } %4, 0, !dbg !1364
  %range.1 = extractvalue { i64, i64 } %4, 1, !dbg !1364
  %5 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1364
  store i64 %range.0, ptr %5, align 8, !dbg !1364
  %6 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1364
  store i64 %range.1, ptr %6, align 8, !dbg !1364
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1358, metadata !DIExpression()), !dbg !1365
  %_6 = icmp ult i64 %range.0, 64, !dbg !1366
  %_5 = xor i1 %_6, true, !dbg !1367
  br i1 %_5, label %bb2, label %bb3, !dbg !1367

bb3:                                              ; preds = %start
  %_10 = icmp ule i64 %range.1, 64, !dbg !1368
  %_9 = xor i1 %_10, true, !dbg !1369
  br i1 %_9, label %bb4, label %bb5, !dbg !1369

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1367
  unreachable, !dbg !1367

bb5:                                              ; preds = %bb3
  %_14 = icmp ult i64 %range.0, %range.1, !dbg !1370
  %_13 = xor i1 %_14, true, !dbg !1371
  br i1 %_13, label %bb6, label %bb7, !dbg !1371

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1369
  unreachable, !dbg !1369

bb7:                                              ; preds = %bb5
  %_20 = load i64, ptr %self, align 8, !dbg !1372, !noundef !19
  %_23.0 = sub i64 64, %range.1, !dbg !1373
  %_23.1 = icmp ult i64 64, %range.1, !dbg !1373
  %7 = call i1 @llvm.expect.i1(i1 %_23.1, i1 false), !dbg !1373
  br i1 %7, label %panic, label %bb8, !dbg !1373

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1371
  unreachable, !dbg !1371

bb8:                                              ; preds = %bb7
  %_24 = icmp ult i64 %_23.0, 64, !dbg !1372
  %8 = call i1 @llvm.expect.i1(i1 %_24, i1 true), !dbg !1372
  br i1 %8, label %bb9, label %panic1, !dbg !1372

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1373
  unreachable, !dbg !1373

bb9:                                              ; preds = %bb8
  %9 = and i64 %_23.0, 63, !dbg !1372
  %_19 = shl i64 %_20, %9, !dbg !1372
  %_27.0 = sub i64 64, %range.1, !dbg !1374
  %_27.1 = icmp ult i64 64, %range.1, !dbg !1374
  %10 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1374
  br i1 %10, label %panic2, label %bb10, !dbg !1374

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1372
  unreachable, !dbg !1372

bb10:                                             ; preds = %bb9
  %_28 = icmp ult i64 %_27.0, 64, !dbg !1372
  %11 = call i1 @llvm.expect.i1(i1 %_28, i1 true), !dbg !1372
  br i1 %11, label %bb11, label %panic3, !dbg !1372

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1374
  unreachable, !dbg !1374

bb11:                                             ; preds = %bb10
  %12 = and i64 %_27.0, 63, !dbg !1372
  %bits = lshr i64 %_19, %12, !dbg !1372
  store i64 %bits, ptr %bits.dbg.spill, align 8, !dbg !1372
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !1360, metadata !DIExpression()), !dbg !1375
  %_30 = icmp ult i64 %range.0, 64, !dbg !1376
  %13 = call i1 @llvm.expect.i1(i1 %_30, i1 true), !dbg !1376
  br i1 %13, label %bb12, label %panic4, !dbg !1376

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1372
  unreachable, !dbg !1372

bb12:                                             ; preds = %bb11
  %14 = and i64 %range.0, 63, !dbg !1376
  %15 = lshr i64 %bits, %14, !dbg !1376
  ret i64 %15, !dbg !1377

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1376
  unreachable, !dbg !1376
}

; <u64 as bit_field::BitField>::get_bits
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17hdf6797fc60a4e504E"(ptr align 8 %self, i64 %0) unnamed_addr #0 !dbg !1378 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca i64, align 8
  store i64 %0, ptr %range, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1385, metadata !DIExpression()), !dbg !1393
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1386, metadata !DIExpression()), !dbg !1394
; call bit_field::to_regular_range
  %1 = call { i64, i64 } @_ZN9bit_field16to_regular_range17h9b90e9973a5a595cE(ptr align 8 %range, i64 64) #8, !dbg !1395
  %range.0 = extractvalue { i64, i64 } %1, 0, !dbg !1395
  %range.1 = extractvalue { i64, i64 } %1, 1, !dbg !1395
  %2 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1395
  store i64 %range.0, ptr %2, align 8, !dbg !1395
  %3 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1395
  store i64 %range.1, ptr %3, align 8, !dbg !1395
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1387, metadata !DIExpression()), !dbg !1396
  %_6 = icmp ult i64 %range.0, 64, !dbg !1397
  %_5 = xor i1 %_6, true, !dbg !1398
  br i1 %_5, label %bb2, label %bb3, !dbg !1398

bb3:                                              ; preds = %start
  %_10 = icmp ule i64 %range.1, 64, !dbg !1399
  %_9 = xor i1 %_10, true, !dbg !1400
  br i1 %_9, label %bb4, label %bb5, !dbg !1400

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1398
  unreachable, !dbg !1398

bb5:                                              ; preds = %bb3
  %_14 = icmp ult i64 %range.0, %range.1, !dbg !1401
  %_13 = xor i1 %_14, true, !dbg !1402
  br i1 %_13, label %bb6, label %bb7, !dbg !1402

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1400
  unreachable, !dbg !1400

bb7:                                              ; preds = %bb5
  %_20 = load i64, ptr %self, align 8, !dbg !1403, !noundef !19
  %_23.0 = sub i64 64, %range.1, !dbg !1404
  %_23.1 = icmp ult i64 64, %range.1, !dbg !1404
  %4 = call i1 @llvm.expect.i1(i1 %_23.1, i1 false), !dbg !1404
  br i1 %4, label %panic, label %bb8, !dbg !1404

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1402
  unreachable, !dbg !1402

bb8:                                              ; preds = %bb7
  %_24 = icmp ult i64 %_23.0, 64, !dbg !1403
  %5 = call i1 @llvm.expect.i1(i1 %_24, i1 true), !dbg !1403
  br i1 %5, label %bb9, label %panic1, !dbg !1403

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1404
  unreachable, !dbg !1404

bb9:                                              ; preds = %bb8
  %6 = and i64 %_23.0, 63, !dbg !1403
  %_19 = shl i64 %_20, %6, !dbg !1403
  %_27.0 = sub i64 64, %range.1, !dbg !1405
  %_27.1 = icmp ult i64 64, %range.1, !dbg !1405
  %7 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1405
  br i1 %7, label %panic2, label %bb10, !dbg !1405

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1403
  unreachable, !dbg !1403

bb10:                                             ; preds = %bb9
  %_28 = icmp ult i64 %_27.0, 64, !dbg !1403
  %8 = call i1 @llvm.expect.i1(i1 %_28, i1 true), !dbg !1403
  br i1 %8, label %bb11, label %panic3, !dbg !1403

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1405
  unreachable, !dbg !1405

bb11:                                             ; preds = %bb10
  %9 = and i64 %_27.0, 63, !dbg !1403
  %bits = lshr i64 %_19, %9, !dbg !1403
  store i64 %bits, ptr %bits.dbg.spill, align 8, !dbg !1403
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !1389, metadata !DIExpression()), !dbg !1406
  %_30 = icmp ult i64 %range.0, 64, !dbg !1407
  %10 = call i1 @llvm.expect.i1(i1 %_30, i1 true), !dbg !1407
  br i1 %10, label %bb12, label %panic4, !dbg !1407

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1403
  unreachable, !dbg !1403

bb12:                                             ; preds = %bb11
  %11 = and i64 %range.0, 63, !dbg !1407
  %12 = lshr i64 %bits, %11, !dbg !1407
  ret i64 %12, !dbg !1408

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1407
  unreachable, !dbg !1407
}

; <u64 as bit_field::BitField>::set_bits
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hdd453f2e6ea910f6E"(ptr align 8 %self, i64 %0, i64 %1, i64 %value) unnamed_addr #0 !dbg !1409 {
start:
  %bitmask.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %value.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca { i64, i64 }, align 8
  %2 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 0
  store i64 %0, ptr %2, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 1
  store i64 %1, ptr %3, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1414, metadata !DIExpression()), !dbg !1421
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1415, metadata !DIExpression()), !dbg !1422
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !1416, metadata !DIExpression()), !dbg !1423
; call bit_field::to_regular_range
  %4 = call { i64, i64 } @_ZN9bit_field16to_regular_range17hceacd238b623c028E(ptr align 8 %range, i64 64) #8, !dbg !1424
  %range.0 = extractvalue { i64, i64 } %4, 0, !dbg !1424
  %range.1 = extractvalue { i64, i64 } %4, 1, !dbg !1424
  %5 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1424
  store i64 %range.0, ptr %5, align 8, !dbg !1424
  %6 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1424
  store i64 %range.1, ptr %6, align 8, !dbg !1424
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1417, metadata !DIExpression()), !dbg !1425
  %_7 = icmp ult i64 %range.0, 64, !dbg !1426
  %_6 = xor i1 %_7, true, !dbg !1427
  br i1 %_6, label %bb2, label %bb3, !dbg !1427

bb3:                                              ; preds = %start
  %_11 = icmp ule i64 %range.1, 64, !dbg !1428
  %_10 = xor i1 %_11, true, !dbg !1429
  br i1 %_10, label %bb4, label %bb5, !dbg !1429

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1427
  unreachable, !dbg !1427

bb5:                                              ; preds = %bb3
  %_15 = icmp ult i64 %range.0, %range.1, !dbg !1430
  %_14 = xor i1 %_15, true, !dbg !1431
  br i1 %_14, label %bb6, label %bb7, !dbg !1431

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1429
  unreachable, !dbg !1429

bb7:                                              ; preds = %bb5
  %_27.0 = sub i64 %range.1, %range.0, !dbg !1432
  %_27.1 = icmp ult i64 %range.1, %range.0, !dbg !1432
  %7 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1432
  br i1 %7, label %panic, label %bb8, !dbg !1432

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1431
  unreachable, !dbg !1431

bb8:                                              ; preds = %bb7
  %_28.0 = sub i64 64, %_27.0, !dbg !1433
  %_28.1 = icmp ult i64 64, %_27.0, !dbg !1433
  %8 = call i1 @llvm.expect.i1(i1 %_28.1, i1 false), !dbg !1433
  br i1 %8, label %panic1, label %bb9, !dbg !1433

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1432
  unreachable, !dbg !1432

bb9:                                              ; preds = %bb8
  %_29 = icmp ult i64 %_28.0, 64, !dbg !1434
  %9 = call i1 @llvm.expect.i1(i1 %_29, i1 true), !dbg !1434
  br i1 %9, label %bb10, label %panic2, !dbg !1434

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1433
  unreachable, !dbg !1433

bb10:                                             ; preds = %bb9
  %10 = and i64 %_28.0, 63, !dbg !1434
  %_22 = shl i64 %value, %10, !dbg !1434
  %_34.0 = sub i64 %range.1, %range.0, !dbg !1435
  %_34.1 = icmp ult i64 %range.1, %range.0, !dbg !1435
  %11 = call i1 @llvm.expect.i1(i1 %_34.1, i1 false), !dbg !1435
  br i1 %11, label %panic3, label %bb11, !dbg !1435

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1434
  unreachable, !dbg !1434

bb11:                                             ; preds = %bb10
  %_35.0 = sub i64 64, %_34.0, !dbg !1436
  %_35.1 = icmp ult i64 64, %_34.0, !dbg !1436
  %12 = call i1 @llvm.expect.i1(i1 %_35.1, i1 false), !dbg !1436
  br i1 %12, label %panic4, label %bb12, !dbg !1436

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1435
  unreachable, !dbg !1435

bb12:                                             ; preds = %bb11
  %_36 = icmp ult i64 %_35.0, 64, !dbg !1434
  %13 = call i1 @llvm.expect.i1(i1 %_36, i1 true), !dbg !1434
  br i1 %13, label %bb13, label %panic5, !dbg !1434

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1436
  unreachable, !dbg !1436

bb13:                                             ; preds = %bb12
  %14 = and i64 %_35.0, 63, !dbg !1434
  %_21 = lshr i64 %_22, %14, !dbg !1434
  %_20 = icmp eq i64 %_21, %value, !dbg !1434
  %_19 = xor i1 %_20, true, !dbg !1437
  br i1 %_19, label %bb14, label %bb15, !dbg !1437

panic5:                                           ; preds = %bb12
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1434
  unreachable, !dbg !1434

bb15:                                             ; preds = %bb13
  %_46.0 = sub i64 64, %range.1, !dbg !1438
  %_46.1 = icmp ult i64 64, %range.1, !dbg !1438
  %15 = call i1 @llvm.expect.i1(i1 %_46.1, i1 false), !dbg !1438
  br i1 %15, label %panic6, label %bb16, !dbg !1438

bb14:                                             ; preds = %bb13
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @alloc_8500726b2f23ea792acf9a1d33d50d56, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1437
  unreachable, !dbg !1437

bb16:                                             ; preds = %bb15
  %_47 = icmp ult i64 %_46.0, 64, !dbg !1439
  %16 = call i1 @llvm.expect.i1(i1 %_47, i1 true), !dbg !1439
  br i1 %16, label %bb17, label %panic7, !dbg !1439

panic6:                                           ; preds = %bb15
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1438
  unreachable, !dbg !1438

bb17:                                             ; preds = %bb16
  %17 = and i64 %_46.0, 63, !dbg !1439
  %_42 = shl i64 -1, %17, !dbg !1439
  %_50.0 = sub i64 64, %range.1, !dbg !1440
  %_50.1 = icmp ult i64 64, %range.1, !dbg !1440
  %18 = call i1 @llvm.expect.i1(i1 %_50.1, i1 false), !dbg !1440
  br i1 %18, label %panic8, label %bb18, !dbg !1440

panic7:                                           ; preds = %bb16
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1439
  unreachable, !dbg !1439

bb18:                                             ; preds = %bb17
  %_51 = icmp ult i64 %_50.0, 64, !dbg !1439
  %19 = call i1 @llvm.expect.i1(i1 %_51, i1 true), !dbg !1439
  br i1 %19, label %bb19, label %panic9, !dbg !1439

panic8:                                           ; preds = %bb17
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1440
  unreachable, !dbg !1440

bb19:                                             ; preds = %bb18
  %20 = and i64 %_50.0, 63, !dbg !1439
  %_41 = lshr i64 %_42, %20, !dbg !1439
  %_53 = icmp ult i64 %range.0, 64, !dbg !1439
  %21 = call i1 @llvm.expect.i1(i1 %_53, i1 true), !dbg !1439
  br i1 %21, label %bb20, label %panic10, !dbg !1439

panic9:                                           ; preds = %bb18
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1439
  unreachable, !dbg !1439

bb20:                                             ; preds = %bb19
  %22 = and i64 %range.0, 63, !dbg !1439
  %_40 = lshr i64 %_41, %22, !dbg !1439
  %_55 = icmp ult i64 %range.0, 64, !dbg !1441
  %23 = call i1 @llvm.expect.i1(i1 %_55, i1 true), !dbg !1441
  br i1 %23, label %bb21, label %panic11, !dbg !1441

panic10:                                          ; preds = %bb19
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1439
  unreachable, !dbg !1439

bb21:                                             ; preds = %bb20
  %24 = and i64 %range.0, 63, !dbg !1441
  %_39 = shl i64 %_40, %24, !dbg !1441
  %bitmask = xor i64 %_39, -1, !dbg !1442
  store i64 %bitmask, ptr %bitmask.dbg.spill, align 8, !dbg !1442
  call void @llvm.dbg.declare(metadata ptr %bitmask.dbg.spill, metadata !1419, metadata !DIExpression()), !dbg !1443
  %_57 = load i64, ptr %self, align 8, !dbg !1444, !noundef !19
  %_56 = and i64 %_57, %bitmask, !dbg !1445
  %_60 = icmp ult i64 %range.0, 64, !dbg !1446
  %25 = call i1 @llvm.expect.i1(i1 %_60, i1 true), !dbg !1446
  br i1 %25, label %bb22, label %panic12, !dbg !1446

panic11:                                          ; preds = %bb20
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1441
  unreachable, !dbg !1441

bb22:                                             ; preds = %bb21
  %26 = and i64 %range.0, 63, !dbg !1446
  %_58 = shl i64 %value, %26, !dbg !1446
  %27 = or i64 %_56, %_58, !dbg !1447
  store i64 %27, ptr %self, align 8, !dbg !1447
  ret ptr %self, !dbg !1448

panic12:                                          ; preds = %bb21
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1446
  unreachable, !dbg !1446
}

; <u64 as bit_field::BitField>::set_bits
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he1d6f46380e177b9E"(ptr align 8 %self, i64 %0, i64 %value) unnamed_addr #0 !dbg !1449 {
start:
  %bitmask.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %value.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca i64, align 8
  store i64 %0, ptr %range, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1453, metadata !DIExpression()), !dbg !1460
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1454, metadata !DIExpression()), !dbg !1461
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !1455, metadata !DIExpression()), !dbg !1462
; call bit_field::to_regular_range
  %1 = call { i64, i64 } @_ZN9bit_field16to_regular_range17h9b90e9973a5a595cE(ptr align 8 %range, i64 64) #8, !dbg !1463
  %range.0 = extractvalue { i64, i64 } %1, 0, !dbg !1463
  %range.1 = extractvalue { i64, i64 } %1, 1, !dbg !1463
  %2 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1463
  store i64 %range.0, ptr %2, align 8, !dbg !1463
  %3 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1463
  store i64 %range.1, ptr %3, align 8, !dbg !1463
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1456, metadata !DIExpression()), !dbg !1464
  %_7 = icmp ult i64 %range.0, 64, !dbg !1465
  %_6 = xor i1 %_7, true, !dbg !1466
  br i1 %_6, label %bb2, label %bb3, !dbg !1466

bb3:                                              ; preds = %start
  %_11 = icmp ule i64 %range.1, 64, !dbg !1467
  %_10 = xor i1 %_11, true, !dbg !1468
  br i1 %_10, label %bb4, label %bb5, !dbg !1468

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1466
  unreachable, !dbg !1466

bb5:                                              ; preds = %bb3
  %_15 = icmp ult i64 %range.0, %range.1, !dbg !1469
  %_14 = xor i1 %_15, true, !dbg !1470
  br i1 %_14, label %bb6, label %bb7, !dbg !1470

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1468
  unreachable, !dbg !1468

bb7:                                              ; preds = %bb5
  %_27.0 = sub i64 %range.1, %range.0, !dbg !1471
  %_27.1 = icmp ult i64 %range.1, %range.0, !dbg !1471
  %4 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1471
  br i1 %4, label %panic, label %bb8, !dbg !1471

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1470
  unreachable, !dbg !1470

bb8:                                              ; preds = %bb7
  %_28.0 = sub i64 64, %_27.0, !dbg !1472
  %_28.1 = icmp ult i64 64, %_27.0, !dbg !1472
  %5 = call i1 @llvm.expect.i1(i1 %_28.1, i1 false), !dbg !1472
  br i1 %5, label %panic1, label %bb9, !dbg !1472

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1471
  unreachable, !dbg !1471

bb9:                                              ; preds = %bb8
  %_29 = icmp ult i64 %_28.0, 64, !dbg !1473
  %6 = call i1 @llvm.expect.i1(i1 %_29, i1 true), !dbg !1473
  br i1 %6, label %bb10, label %panic2, !dbg !1473

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1472
  unreachable, !dbg !1472

bb10:                                             ; preds = %bb9
  %7 = and i64 %_28.0, 63, !dbg !1473
  %_22 = shl i64 %value, %7, !dbg !1473
  %_34.0 = sub i64 %range.1, %range.0, !dbg !1474
  %_34.1 = icmp ult i64 %range.1, %range.0, !dbg !1474
  %8 = call i1 @llvm.expect.i1(i1 %_34.1, i1 false), !dbg !1474
  br i1 %8, label %panic3, label %bb11, !dbg !1474

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1473
  unreachable, !dbg !1473

bb11:                                             ; preds = %bb10
  %_35.0 = sub i64 64, %_34.0, !dbg !1475
  %_35.1 = icmp ult i64 64, %_34.0, !dbg !1475
  %9 = call i1 @llvm.expect.i1(i1 %_35.1, i1 false), !dbg !1475
  br i1 %9, label %panic4, label %bb12, !dbg !1475

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1474
  unreachable, !dbg !1474

bb12:                                             ; preds = %bb11
  %_36 = icmp ult i64 %_35.0, 64, !dbg !1473
  %10 = call i1 @llvm.expect.i1(i1 %_36, i1 true), !dbg !1473
  br i1 %10, label %bb13, label %panic5, !dbg !1473

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1475
  unreachable, !dbg !1475

bb13:                                             ; preds = %bb12
  %11 = and i64 %_35.0, 63, !dbg !1473
  %_21 = lshr i64 %_22, %11, !dbg !1473
  %_20 = icmp eq i64 %_21, %value, !dbg !1473
  %_19 = xor i1 %_20, true, !dbg !1476
  br i1 %_19, label %bb14, label %bb15, !dbg !1476

panic5:                                           ; preds = %bb12
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1473
  unreachable, !dbg !1473

bb15:                                             ; preds = %bb13
  %_46.0 = sub i64 64, %range.1, !dbg !1477
  %_46.1 = icmp ult i64 64, %range.1, !dbg !1477
  %12 = call i1 @llvm.expect.i1(i1 %_46.1, i1 false), !dbg !1477
  br i1 %12, label %panic6, label %bb16, !dbg !1477

bb14:                                             ; preds = %bb13
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @alloc_8500726b2f23ea792acf9a1d33d50d56, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1476
  unreachable, !dbg !1476

bb16:                                             ; preds = %bb15
  %_47 = icmp ult i64 %_46.0, 64, !dbg !1478
  %13 = call i1 @llvm.expect.i1(i1 %_47, i1 true), !dbg !1478
  br i1 %13, label %bb17, label %panic7, !dbg !1478

panic6:                                           ; preds = %bb15
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1477
  unreachable, !dbg !1477

bb17:                                             ; preds = %bb16
  %14 = and i64 %_46.0, 63, !dbg !1478
  %_42 = shl i64 -1, %14, !dbg !1478
  %_50.0 = sub i64 64, %range.1, !dbg !1479
  %_50.1 = icmp ult i64 64, %range.1, !dbg !1479
  %15 = call i1 @llvm.expect.i1(i1 %_50.1, i1 false), !dbg !1479
  br i1 %15, label %panic8, label %bb18, !dbg !1479

panic7:                                           ; preds = %bb16
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1478
  unreachable, !dbg !1478

bb18:                                             ; preds = %bb17
  %_51 = icmp ult i64 %_50.0, 64, !dbg !1478
  %16 = call i1 @llvm.expect.i1(i1 %_51, i1 true), !dbg !1478
  br i1 %16, label %bb19, label %panic9, !dbg !1478

panic8:                                           ; preds = %bb17
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1479
  unreachable, !dbg !1479

bb19:                                             ; preds = %bb18
  %17 = and i64 %_50.0, 63, !dbg !1478
  %_41 = lshr i64 %_42, %17, !dbg !1478
  %_53 = icmp ult i64 %range.0, 64, !dbg !1478
  %18 = call i1 @llvm.expect.i1(i1 %_53, i1 true), !dbg !1478
  br i1 %18, label %bb20, label %panic10, !dbg !1478

panic9:                                           ; preds = %bb18
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1478
  unreachable, !dbg !1478

bb20:                                             ; preds = %bb19
  %19 = and i64 %range.0, 63, !dbg !1478
  %_40 = lshr i64 %_41, %19, !dbg !1478
  %_55 = icmp ult i64 %range.0, 64, !dbg !1480
  %20 = call i1 @llvm.expect.i1(i1 %_55, i1 true), !dbg !1480
  br i1 %20, label %bb21, label %panic11, !dbg !1480

panic10:                                          ; preds = %bb19
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.2, i64 36, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1478
  unreachable, !dbg !1478

bb21:                                             ; preds = %bb20
  %21 = and i64 %range.0, 63, !dbg !1480
  %_39 = shl i64 %_40, %21, !dbg !1480
  %bitmask = xor i64 %_39, -1, !dbg !1481
  store i64 %bitmask, ptr %bitmask.dbg.spill, align 8, !dbg !1481
  call void @llvm.dbg.declare(metadata ptr %bitmask.dbg.spill, metadata !1458, metadata !DIExpression()), !dbg !1482
  %_57 = load i64, ptr %self, align 8, !dbg !1483, !noundef !19
  %_56 = and i64 %_57, %bitmask, !dbg !1484
  %_60 = icmp ult i64 %range.0, 64, !dbg !1485
  %22 = call i1 @llvm.expect.i1(i1 %_60, i1 true), !dbg !1485
  br i1 %22, label %bb22, label %panic12, !dbg !1485

panic11:                                          ; preds = %bb20
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1480
  unreachable, !dbg !1480

bb22:                                             ; preds = %bb21
  %23 = and i64 %range.0, 63, !dbg !1485
  %_58 = shl i64 %value, %23, !dbg !1485
  %24 = or i64 %_56, %_58, !dbg !1486
  store i64 %24, ptr %self, align 8, !dbg !1486
  ret ptr %self, !dbg !1487

panic12:                                          ; preds = %bb21
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_b01c63d7eb55c84e9d45ae152316a96d) #9, !dbg !1485
  unreachable, !dbg !1485
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h03a8bece2f65f7ebE"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1488 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1498, metadata !DIExpression()), !dbg !1500
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1499, metadata !DIExpression()), !dbg !1501
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17hc24d41d16039a92aE(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1502
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h169c105c11a52f1bE"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !1503
  %_7.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1503
  %_7.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1503
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hf636fa1b67f5de8aE(ptr align 8 %_6, ptr %_7.0, ptr %_7.1) #8, !dbg !1502
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17hd78589456b37a68fE(ptr align 8 %_4) #8, !dbg !1502
  ret i1 %3, !dbg !1504
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h109b1ab659d20939E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1505 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1509, metadata !DIExpression()), !dbg !1511
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1510, metadata !DIExpression()), !dbg !1512
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17hc24d41d16039a92aE(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1513
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hbd090a09cdb78945E"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !1514
  %_7.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1514
  %_7.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1514
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hb53b0a4826af55a2E(ptr align 8 %_6, ptr %_7.0, ptr %_7.1) #8, !dbg !1513
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17hd78589456b37a68fE(ptr align 8 %_4) #8, !dbg !1513
  ret i1 %3, !dbg !1515
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h1823613b24c761eeE"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1516 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1520, metadata !DIExpression()), !dbg !1522
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1521, metadata !DIExpression()), !dbg !1523
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17hc24d41d16039a92aE(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1524
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h0abe53cf0ea6b0f1E"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !1525
  %_7.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1525
  %_7.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1525
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17h99e39c9e13e036a6E(ptr align 8 %_6, ptr %_7.0, ptr %_7.1) #8, !dbg !1524
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17hd78589456b37a68fE(ptr align 8 %_4) #8, !dbg !1524
  ret i1 %3, !dbg !1526
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17hb07f583e2af0f221E"(ptr align 4 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1527 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1531, metadata !DIExpression()), !dbg !1533
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1532, metadata !DIExpression()), !dbg !1534
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17hc24d41d16039a92aE(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1535
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hdac79cd3d9c1b0edE"(ptr align 4 %self.0, i64 %self.1) #8, !dbg !1536
  %_7.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1536
  %_7.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1536
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hd1a141cfa2a5d963E(ptr align 8 %_6, ptr %_7.0, ptr %_7.1) #8, !dbg !1535
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17hd78589456b37a68fE(ptr align 8 %_4) #8, !dbg !1535
  ret i1 %3, !dbg !1537
}

; core::fmt::rt::Count::Is
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @_ZN4core3fmt2rt5Count2Is17h99d22f0f0d23e294E(i64 %_1) unnamed_addr #0 !dbg !1538 {
start:
  %_1.dbg.spill = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1545, metadata !DIExpression()), !dbg !1546
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !1546
  store i64 %_1, ptr %1, align 8, !dbg !1546
  store i64 0, ptr %0, align 8, !dbg !1546
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !1546
  %3 = load i64, ptr %2, align 8, !dbg !1546, !range !929, !noundef !19
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !1546
  %5 = load i64, ptr %4, align 8, !dbg !1546
  %6 = insertvalue { i64, i64 } poison, i64 %3, 0, !dbg !1546
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !1546
  ret { i64, i64 } %7, !dbg !1546
}

; core::fmt::num::<impl core::fmt::Debug for u16>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h847b4a845911390eE"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1547 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1554, metadata !DIExpression()), !dbg !1556
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1555, metadata !DIExpression()), !dbg !1557
; call core::fmt::Formatter::debug_lower_hex
  %_3 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h5963914f9d40c5c3E(ptr align 8 %f) #8, !dbg !1558
  br i1 %_3, label %bb2, label %bb3, !dbg !1558

bb3:                                              ; preds = %start
; call core::fmt::Formatter::debug_upper_hex
  %_5 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17hb9f96613a8f3519bE(ptr align 8 %f) #8, !dbg !1559
  br i1 %_5, label %bb5, label %bb6, !dbg !1559

bb2:                                              ; preds = %start
; call core::fmt::num::<impl core::fmt::LowerHex for u16>::fmt
  %1 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u16$GT$3fmt17h5a0038ca223103fdE"(ptr align 2 %self, ptr align 8 %f) #8, !dbg !1560
  %2 = zext i1 %1 to i8, !dbg !1560
  store i8 %2, ptr %0, align 1, !dbg !1560
  br label %bb7, !dbg !1560

bb7:                                              ; preds = %bb6, %bb5, %bb2
  %3 = load i8, ptr %0, align 1, !dbg !1561, !range !1562, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !1561
  ret i1 %4, !dbg !1561

bb6:                                              ; preds = %bb3
; call core::fmt::num::imp::<impl core::fmt::Display for u16>::fmt
  %5 = call zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h97a59e5ad04b9a28E"(ptr align 2 %self, ptr align 8 %f) #8, !dbg !1563
  %6 = zext i1 %5 to i8, !dbg !1563
  store i8 %6, ptr %0, align 1, !dbg !1563
  br label %bb7, !dbg !1563

bb5:                                              ; preds = %bb3
; call core::fmt::num::<impl core::fmt::UpperHex for u16>::fmt
  %7 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u16$GT$3fmt17h45ef0ee65e7e73a1E"(ptr align 2 %self, ptr align 8 %f) #8, !dbg !1564
  %8 = zext i1 %7 to i8, !dbg !1564
  store i8 %8, ptr %0, align 1, !dbg !1564
  br label %bb7, !dbg !1564
}

; core::fmt::num::<impl core::fmt::Debug for u32>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17he2c0a6bca73d7513E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1565 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1570, metadata !DIExpression()), !dbg !1572
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1571, metadata !DIExpression()), !dbg !1573
; call core::fmt::Formatter::debug_lower_hex
  %_3 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h5963914f9d40c5c3E(ptr align 8 %f) #8, !dbg !1574
  br i1 %_3, label %bb2, label %bb3, !dbg !1574

bb3:                                              ; preds = %start
; call core::fmt::Formatter::debug_upper_hex
  %_5 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17hb9f96613a8f3519bE(ptr align 8 %f) #8, !dbg !1575
  br i1 %_5, label %bb5, label %bb6, !dbg !1575

bb2:                                              ; preds = %start
; call core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
  %1 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17hcba59fc6d1fdd2feE"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !1576
  %2 = zext i1 %1 to i8, !dbg !1576
  store i8 %2, ptr %0, align 1, !dbg !1576
  br label %bb7, !dbg !1576

bb7:                                              ; preds = %bb6, %bb5, %bb2
  %3 = load i8, ptr %0, align 1, !dbg !1577, !range !1562, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !1577
  ret i1 %4, !dbg !1577

bb6:                                              ; preds = %bb3
; call core::fmt::num::imp::<impl core::fmt::Display for u32>::fmt
  %5 = call zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17h31783820a1b808a3E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !1578
  %6 = zext i1 %5 to i8, !dbg !1578
  store i8 %6, ptr %0, align 1, !dbg !1578
  br label %bb7, !dbg !1578

bb5:                                              ; preds = %bb3
; call core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt
  %7 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17h45ef34116673d46cE"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !1579
  %8 = zext i1 %7 to i8, !dbg !1579
  store i8 %8, ptr %0, align 1, !dbg !1579
  br label %bb7, !dbg !1579
}

; core::fmt::num::<impl core::fmt::Debug for u64>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17h2d63827e02071053E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1580 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1585, metadata !DIExpression()), !dbg !1587
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1586, metadata !DIExpression()), !dbg !1588
; call core::fmt::Formatter::debug_lower_hex
  %_3 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h5963914f9d40c5c3E(ptr align 8 %f) #8, !dbg !1589
  br i1 %_3, label %bb2, label %bb3, !dbg !1589

bb3:                                              ; preds = %start
; call core::fmt::Formatter::debug_upper_hex
  %_5 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17hb9f96613a8f3519bE(ptr align 8 %f) #8, !dbg !1590
  br i1 %_5, label %bb5, label %bb6, !dbg !1590

bb2:                                              ; preds = %start
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %1 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !1591
  %2 = zext i1 %1 to i8, !dbg !1591
  store i8 %2, ptr %0, align 1, !dbg !1591
  br label %bb7, !dbg !1591

bb7:                                              ; preds = %bb6, %bb5, %bb2
  %3 = load i8, ptr %0, align 1, !dbg !1592, !range !1562, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !1592
  ret i1 %4, !dbg !1592

bb6:                                              ; preds = %bb3
; call core::fmt::num::imp::<impl core::fmt::Display for u64>::fmt
  %5 = call zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17hd8d71846b5015edbE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !1593
  %6 = zext i1 %5 to i8, !dbg !1593
  store i8 %6, ptr %0, align 1, !dbg !1593
  br label %bb7, !dbg !1593

bb5:                                              ; preds = %bb3
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %7 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h4da77c41649bbbeaE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !1594
  %8 = zext i1 %7 to i8, !dbg !1594
  store i8 %8, ptr %0, align 1, !dbg !1594
  br label %bb7, !dbg !1594
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17h99e39c9e13e036a6E(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1595 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_5 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1626, metadata !DIExpression()), !dbg !1635
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1627, metadata !DIExpression()), !dbg !1636
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1628, metadata !DIExpression()), !dbg !1637
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1630, metadata !DIExpression()), !dbg !1638
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hadf06d515238046fE"(ptr %entries.0, ptr %entries.1) #8, !dbg !1639
  %_3.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1639
  %_3.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1639
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1639
  store ptr %_3.0, ptr %3, align 8, !dbg !1639
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1639
  store ptr %_3.1, ptr %4, align 8, !dbg !1639
  br label %bb2, !dbg !1640

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h7a4c53bdc294e341E"(ptr align 8 %iter) #8, !dbg !1637
  store ptr %5, ptr %_5, align 8, !dbg !1637
  %6 = load ptr, ptr %_5, align 8, !dbg !1637, !noundef !19
  %7 = ptrtoint ptr %6 to i64, !dbg !1637
  %8 = icmp eq i64 %7, 0, !dbg !1637
  %_7 = select i1 %8, i64 0, i64 1, !dbg !1637
  %9 = icmp eq i64 %_7, 0, !dbg !1637
  br i1 %9, label %bb6, label %bb4, !dbg !1637

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1641

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_5, align 8, !dbg !1642, !nonnull !19, !align !1073, !noundef !19
  store ptr %10, ptr %entry, align 8, !dbg !1642
; call core::fmt::builders::DebugList::entry
  %_9 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h944979d9b37b528cE(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.3) #8, !dbg !1643
  br label %bb2, !dbg !1644

bb5:                                              ; No predecessors!
  unreachable, !dbg !1637
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hb53b0a4826af55a2E(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1645 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_5 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1661, metadata !DIExpression()), !dbg !1670
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1662, metadata !DIExpression()), !dbg !1671
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1663, metadata !DIExpression()), !dbg !1672
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1665, metadata !DIExpression()), !dbg !1673
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17ha4157fb79a05b421E"(ptr %entries.0, ptr %entries.1) #8, !dbg !1674
  %_3.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1674
  %_3.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1674
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1674
  store ptr %_3.0, ptr %3, align 8, !dbg !1674
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1674
  store ptr %_3.1, ptr %4, align 8, !dbg !1674
  br label %bb2, !dbg !1675

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h166b4d7ea33cf6e2E"(ptr align 8 %iter) #8, !dbg !1672
  store ptr %5, ptr %_5, align 8, !dbg !1672
  %6 = load ptr, ptr %_5, align 8, !dbg !1672, !noundef !19
  %7 = ptrtoint ptr %6 to i64, !dbg !1672
  %8 = icmp eq i64 %7, 0, !dbg !1672
  %_7 = select i1 %8, i64 0, i64 1, !dbg !1672
  %9 = icmp eq i64 %_7, 0, !dbg !1672
  br i1 %9, label %bb6, label %bb4, !dbg !1672

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1676

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_5, align 8, !dbg !1677, !nonnull !19, !align !1073, !noundef !19
  store ptr %10, ptr %entry, align 8, !dbg !1677
; call core::fmt::builders::DebugList::entry
  %_9 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h944979d9b37b528cE(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.4) #8, !dbg !1678
  br label %bb2, !dbg !1679

bb5:                                              ; No predecessors!
  unreachable, !dbg !1672
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hd1a141cfa2a5d963E(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1680 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_5 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1696, metadata !DIExpression()), !dbg !1705
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1697, metadata !DIExpression()), !dbg !1706
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1698, metadata !DIExpression()), !dbg !1707
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1700, metadata !DIExpression()), !dbg !1708
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h0515ff8f773aa16cE"(ptr %entries.0, ptr %entries.1) #8, !dbg !1709
  %_3.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1709
  %_3.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1709
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1709
  store ptr %_3.0, ptr %3, align 8, !dbg !1709
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1709
  store ptr %_3.1, ptr %4, align 8, !dbg !1709
  br label %bb2, !dbg !1710

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 4 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hdcad59be68369e6dE"(ptr align 8 %iter) #8, !dbg !1707
  store ptr %5, ptr %_5, align 8, !dbg !1707
  %6 = load ptr, ptr %_5, align 8, !dbg !1707, !noundef !19
  %7 = ptrtoint ptr %6 to i64, !dbg !1707
  %8 = icmp eq i64 %7, 0, !dbg !1707
  %_7 = select i1 %8, i64 0, i64 1, !dbg !1707
  %9 = icmp eq i64 %_7, 0, !dbg !1707
  br i1 %9, label %bb6, label %bb4, !dbg !1707

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1711

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_5, align 8, !dbg !1712, !nonnull !19, !align !1116, !noundef !19
  store ptr %10, ptr %entry, align 8, !dbg !1712
; call core::fmt::builders::DebugList::entry
  %_9 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h944979d9b37b528cE(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.5) #8, !dbg !1713
  br label %bb2, !dbg !1714

bb5:                                              ; No predecessors!
  unreachable, !dbg !1707
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hf636fa1b67f5de8aE(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1715 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_5 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1731, metadata !DIExpression()), !dbg !1740
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1732, metadata !DIExpression()), !dbg !1741
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1733, metadata !DIExpression()), !dbg !1742
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1735, metadata !DIExpression()), !dbg !1743
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h2942b9127e242961E"(ptr %entries.0, ptr %entries.1) #8, !dbg !1744
  %_3.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1744
  %_3.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1744
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1744
  store ptr %_3.0, ptr %3, align 8, !dbg !1744
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1744
  store ptr %_3.1, ptr %4, align 8, !dbg !1744
  br label %bb2, !dbg !1745

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h3f33e0fbf3a3fac0E"(ptr align 8 %iter) #8, !dbg !1742
  store ptr %5, ptr %_5, align 8, !dbg !1742
  %6 = load ptr, ptr %_5, align 8, !dbg !1742, !noundef !19
  %7 = ptrtoint ptr %6 to i64, !dbg !1742
  %8 = icmp eq i64 %7, 0, !dbg !1742
  %_7 = select i1 %8, i64 0, i64 1, !dbg !1742
  %9 = icmp eq i64 %_7, 0, !dbg !1742
  br i1 %9, label %bb6, label %bb4, !dbg !1742

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1746

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_5, align 8, !dbg !1747, !nonnull !19, !align !1073, !noundef !19
  store ptr %10, ptr %entry, align 8, !dbg !1747
; call core::fmt::builders::DebugList::entry
  %_9 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h944979d9b37b528cE(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.6) #8, !dbg !1748
  br label %bb2, !dbg !1749

bb5:                                              ; No predecessors!
  unreachable, !dbg !1742
}

; core::fmt::Arguments::new_v1_formatted
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN4core3fmt9Arguments16new_v1_formatted17h7163cdcd6c3efec5E(ptr sret(%"core::fmt::Arguments<'_>") %0, ptr align 8 %pieces.0, i64 %pieces.1, ptr align 8 %args.0, i64 %args.1, ptr align 8 %fmt.0, i64 %fmt.1) unnamed_addr #0 !dbg !1750 {
start:
  %_4.dbg.spill = alloca %"core::fmt::rt::UnsafeArg", align 1
  %fmt.dbg.spill = alloca { ptr, i64 }, align 8
  %args.dbg.spill = alloca { ptr, i64 }, align 8
  %pieces.dbg.spill = alloca { ptr, i64 }, align 8
  %_5 = alloca { ptr, i64 }, align 8
  %_unsafe_arg.dbg.spill = alloca %"core::fmt::rt::UnsafeArg", align 1
  call void @llvm.dbg.declare(metadata ptr %_unsafe_arg.dbg.spill, metadata !1760, metadata !DIExpression()), !dbg !1762
  %1 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 0, !dbg !1762
  store ptr %pieces.0, ptr %1, align 8, !dbg !1762
  %2 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 1, !dbg !1762
  store i64 %pieces.1, ptr %2, align 8, !dbg !1762
  call void @llvm.dbg.declare(metadata ptr %pieces.dbg.spill, metadata !1757, metadata !DIExpression()), !dbg !1763
  %3 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 0, !dbg !1762
  store ptr %args.0, ptr %3, align 8, !dbg !1762
  %4 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 1, !dbg !1762
  store i64 %args.1, ptr %4, align 8, !dbg !1762
  call void @llvm.dbg.declare(metadata ptr %args.dbg.spill, metadata !1758, metadata !DIExpression()), !dbg !1764
  %5 = getelementptr inbounds { ptr, i64 }, ptr %fmt.dbg.spill, i32 0, i32 0, !dbg !1762
  store ptr %fmt.0, ptr %5, align 8, !dbg !1762
  %6 = getelementptr inbounds { ptr, i64 }, ptr %fmt.dbg.spill, i32 0, i32 1, !dbg !1762
  store i64 %fmt.1, ptr %6, align 8, !dbg !1762
  call void @llvm.dbg.declare(metadata ptr %fmt.dbg.spill, metadata !1759, metadata !DIExpression()), !dbg !1765
  call void @llvm.dbg.declare(metadata ptr %_4.dbg.spill, metadata !1761, metadata !DIExpression()), !dbg !1762
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 0, !dbg !1766
  store ptr %fmt.0, ptr %7, align 8, !dbg !1766
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 1, !dbg !1766
  store i64 %fmt.1, ptr %8, align 8, !dbg !1766
  %9 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 1, !dbg !1767
  %10 = getelementptr inbounds { ptr, i64 }, ptr %9, i32 0, i32 0, !dbg !1767
  store ptr %pieces.0, ptr %10, align 8, !dbg !1767
  %11 = getelementptr inbounds { ptr, i64 }, ptr %9, i32 0, i32 1, !dbg !1767
  store i64 %pieces.1, ptr %11, align 8, !dbg !1767
  %12 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 0, !dbg !1767
  %13 = load ptr, ptr %12, align 8, !dbg !1767, !align !1073, !noundef !19
  %14 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 1, !dbg !1767
  %15 = load i64, ptr %14, align 8, !dbg !1767
  %16 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 0, !dbg !1767
  store ptr %13, ptr %16, align 8, !dbg !1767
  %17 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 1, !dbg !1767
  store i64 %15, ptr %17, align 8, !dbg !1767
  %18 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 2, !dbg !1767
  %19 = getelementptr inbounds { ptr, i64 }, ptr %18, i32 0, i32 0, !dbg !1767
  store ptr %args.0, ptr %19, align 8, !dbg !1767
  %20 = getelementptr inbounds { ptr, i64 }, ptr %18, i32 0, i32 1, !dbg !1767
  store i64 %args.1, ptr %20, align 8, !dbg !1767
  ret void, !dbg !1768
}

; core::fmt::Arguments::new_v1
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN4core3fmt9Arguments6new_v117h7f724d6b21a864d3E(ptr sret(%"core::fmt::Arguments<'_>") %0, ptr align 8 %pieces.0, i64 %pieces.1, ptr align 8 %args.0, i64 %args.1) unnamed_addr #0 !dbg !1769 {
start:
  %args.dbg.spill = alloca { ptr, i64 }, align 8
  %pieces.dbg.spill = alloca { ptr, i64 }, align 8
  %_15 = alloca { ptr, i64 }, align 8
  %_13 = alloca %"core::fmt::Arguments<'_>", align 8
  %_3 = alloca i8, align 1
  %1 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 0
  store ptr %pieces.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 1
  store i64 %pieces.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %pieces.dbg.spill, metadata !1773, metadata !DIExpression()), !dbg !1775
  %3 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 0
  store ptr %args.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 1
  store i64 %args.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %args.dbg.spill, metadata !1774, metadata !DIExpression()), !dbg !1776
  %_4 = icmp ult i64 %pieces.1, %args.1, !dbg !1777
  br i1 %_4, label %bb1, label %bb2, !dbg !1777

bb2:                                              ; preds = %start
  %5 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %args.1, i64 1), !dbg !1778
  %_11.0 = extractvalue { i64, i1 } %5, 0, !dbg !1778
  %_11.1 = extractvalue { i64, i1 } %5, 1, !dbg !1778
  %6 = call i1 @llvm.expect.i1(i1 %_11.1, i1 false), !dbg !1778
  br i1 %6, label %panic, label %bb4, !dbg !1778

bb1:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !1777
  br label %bb3, !dbg !1777

bb3:                                              ; preds = %bb4, %bb1
  %7 = load i8, ptr %_3, align 1, !dbg !1777, !range !1562, !noundef !19
  %8 = trunc i8 %7 to i1, !dbg !1777
  br i1 %8, label %bb5, label %bb7, !dbg !1777

bb4:                                              ; preds = %bb2
  %_7 = icmp ugt i64 %pieces.1, %_11.0, !dbg !1779
  %9 = zext i1 %_7 to i8, !dbg !1777
  store i8 %9, ptr %_3, align 1, !dbg !1777
  br label %bb3, !dbg !1777

panic:                                            ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_70ba8b7154ac9595b89826f1cfa01994) #9, !dbg !1778
  unreachable, !dbg !1778

bb7:                                              ; preds = %bb3
  store ptr null, ptr %_15, align 8, !dbg !1780
  %10 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 1, !dbg !1781
  %11 = getelementptr inbounds { ptr, i64 }, ptr %10, i32 0, i32 0, !dbg !1781
  store ptr %pieces.0, ptr %11, align 8, !dbg !1781
  %12 = getelementptr inbounds { ptr, i64 }, ptr %10, i32 0, i32 1, !dbg !1781
  store i64 %pieces.1, ptr %12, align 8, !dbg !1781
  %13 = getelementptr inbounds { ptr, i64 }, ptr %_15, i32 0, i32 0, !dbg !1781
  %14 = load ptr, ptr %13, align 8, !dbg !1781, !align !1073, !noundef !19
  %15 = getelementptr inbounds { ptr, i64 }, ptr %_15, i32 0, i32 1, !dbg !1781
  %16 = load i64, ptr %15, align 8, !dbg !1781
  %17 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 0, !dbg !1781
  store ptr %14, ptr %17, align 8, !dbg !1781
  %18 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 1, !dbg !1781
  store i64 %16, ptr %18, align 8, !dbg !1781
  %19 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 2, !dbg !1781
  %20 = getelementptr inbounds { ptr, i64 }, ptr %19, i32 0, i32 0, !dbg !1781
  store ptr %args.0, ptr %20, align 8, !dbg !1781
  %21 = getelementptr inbounds { ptr, i64 }, ptr %19, i32 0, i32 1, !dbg !1781
  store i64 %args.1, ptr %21, align 8, !dbg !1781
  ret void, !dbg !1782

bb5:                                              ; preds = %bb3
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17h7be25b041f495c0bE(ptr sret(%"core::fmt::Arguments<'_>") %_13, ptr align 8 @alloc_560206a49c61adca6f3f0639a12632eb, i64 1) #8, !dbg !1783
; call core::panicking::panic_fmt
  call void @_ZN4core9panicking9panic_fmt17hcc3c3e2c718b0327E(ptr %_13, ptr align 8 @alloc_1207ea98e8ac4534e05ac8444482993c) #9, !dbg !1783
  unreachable, !dbg !1783
}

; core::fmt::Arguments::new_const
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN4core3fmt9Arguments9new_const17h7be25b041f495c0bE(ptr sret(%"core::fmt::Arguments<'_>") %0, ptr align 8 %pieces.0, i64 %pieces.1) unnamed_addr #0 !dbg !1784 {
start:
  %pieces.dbg.spill = alloca { ptr, i64 }, align 8
  %_7 = alloca { ptr, i64 }, align 8
  %_5 = alloca %"core::fmt::Arguments<'_>", align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 0
  store ptr %pieces.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 1
  store i64 %pieces.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %pieces.dbg.spill, metadata !1788, metadata !DIExpression()), !dbg !1789
  %_2 = icmp ugt i64 %pieces.1, 1, !dbg !1790
  br i1 %_2, label %bb1, label %bb3, !dbg !1790

bb3:                                              ; preds = %start
  store ptr null, ptr %_7, align 8, !dbg !1791
  %3 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 1, !dbg !1792
  %4 = getelementptr inbounds { ptr, i64 }, ptr %3, i32 0, i32 0, !dbg !1792
  store ptr %pieces.0, ptr %4, align 8, !dbg !1792
  %5 = getelementptr inbounds { ptr, i64 }, ptr %3, i32 0, i32 1, !dbg !1792
  store i64 %pieces.1, ptr %5, align 8, !dbg !1792
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_7, i32 0, i32 0, !dbg !1792
  %7 = load ptr, ptr %6, align 8, !dbg !1792, !align !1073, !noundef !19
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_7, i32 0, i32 1, !dbg !1792
  %9 = load i64, ptr %8, align 8, !dbg !1792
  %10 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 0, !dbg !1792
  store ptr %7, ptr %10, align 8, !dbg !1792
  %11 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 1, !dbg !1792
  store i64 %9, ptr %11, align 8, !dbg !1792
  %12 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 2, !dbg !1792
  %13 = getelementptr inbounds { ptr, i64 }, ptr %12, i32 0, i32 0, !dbg !1792
  store ptr @alloc_513570631223a12912d85da2bec3b15a, ptr %13, align 8, !dbg !1792
  %14 = getelementptr inbounds { ptr, i64 }, ptr %12, i32 0, i32 1, !dbg !1792
  store i64 0, ptr %14, align 8, !dbg !1792
  ret void, !dbg !1793

bb1:                                              ; preds = %start
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17h7be25b041f495c0bE(ptr sret(%"core::fmt::Arguments<'_>") %_5, ptr align 8 @alloc_560206a49c61adca6f3f0639a12632eb, i64 1) #8, !dbg !1794
; call core::panicking::panic_fmt
  call void @_ZN4core9panicking9panic_fmt17hcc3c3e2c718b0327E(ptr %_5, ptr align 8 @alloc_5eca5fde541bf3444e5a23d5419b88a4) #9, !dbg !1794
  unreachable, !dbg !1794
}

; core::num::<impl u64>::checked_add
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_add17ha4b5c75cc579bb83E"(i64 %self, i64 %rhs) unnamed_addr #0 !dbg !1795 {
start:
  %b.dbg.spill.i = alloca i8, align 1
  %a.dbg.spill.i = alloca i64, align 8
  %rhs.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca i64, align 8
  %0 = alloca { i64, i8 }, align 8
  %1 = alloca i8, align 1
  %b.dbg.spill = alloca i8, align 1
  %a.dbg.spill = alloca i64, align 8
  %rhs.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %2 = alloca { i64, i64 }, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1813, metadata !DIExpression()), !dbg !1818
  store i64 %rhs, ptr %rhs.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill, metadata !1814, metadata !DIExpression()), !dbg !1819
  store i64 %self, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !1820, metadata !DIExpression()), !dbg !1833
  store i64 %rhs, ptr %rhs.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill.i, metadata !1829, metadata !DIExpression()), !dbg !1835
  %3 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %rhs), !dbg !1836
  %_5.0.i = extractvalue { i64, i1 } %3, 0, !dbg !1836
  %_5.1.i = extractvalue { i64, i1 } %3, 1, !dbg !1836
  store i64 %_5.0.i, ptr %a.dbg.spill.i, align 8, !dbg !1837
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill.i, metadata !1830, metadata !DIExpression()), !dbg !1838
  %4 = zext i1 %_5.1.i to i8, !dbg !1839
  store i8 %4, ptr %b.dbg.spill.i, align 1, !dbg !1839
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill.i, metadata !1832, metadata !DIExpression()), !dbg !1840
  store i64 %_5.0.i, ptr %0, align 8, !dbg !1841
  %5 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1841
  %6 = zext i1 %_5.1.i to i8, !dbg !1841
  store i8 %6, ptr %5, align 8, !dbg !1841
  %7 = load i64, ptr %0, align 8, !dbg !1842, !noundef !19
  %8 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1842
  %9 = load i8, ptr %8, align 8, !dbg !1842, !range !1562, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !1842
  %11 = zext i1 %10 to i8, !dbg !1842
  %12 = insertvalue { i64, i8 } poison, i64 %7, 0, !dbg !1842
  %13 = insertvalue { i64, i8 } %12, i8 %11, 1, !dbg !1842
  %_5.0 = extractvalue { i64, i8 } %13, 0, !dbg !1843
  %14 = extractvalue { i64, i8 } %13, 1, !dbg !1843
  %_5.1 = trunc i8 %14 to i1, !dbg !1843
  store i64 %_5.0, ptr %a.dbg.spill, align 8, !dbg !1844
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill, metadata !1815, metadata !DIExpression()), !dbg !1845
  %15 = zext i1 %_5.1 to i8, !dbg !1846
  store i8 %15, ptr %b.dbg.spill, align 1, !dbg !1846
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill, metadata !1817, metadata !DIExpression()), !dbg !1847
  %16 = call i1 @llvm.expect.i1(i1 %_5.1, i1 false), !dbg !1848
  %17 = zext i1 %16 to i8, !dbg !1848
  store i8 %17, ptr %1, align 1, !dbg !1848
  %18 = load i8, ptr %1, align 1, !dbg !1848, !range !1562, !noundef !19
  %_6 = trunc i8 %18 to i1, !dbg !1848
  br i1 %_6, label %bb3, label %bb4, !dbg !1848

bb4:                                              ; preds = %start
  %19 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !1849
  store i64 %_5.0, ptr %19, align 8, !dbg !1849
  store i64 1, ptr %2, align 8, !dbg !1849
  br label %bb5, !dbg !1850

bb3:                                              ; preds = %start
  store i64 0, ptr %2, align 8, !dbg !1851
  br label %bb5, !dbg !1850

bb5:                                              ; preds = %bb4, %bb3
  %20 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 0, !dbg !1852
  %21 = load i64, ptr %20, align 8, !dbg !1852, !range !1853, !noundef !19
  %22 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !1852
  %23 = load i64, ptr %22, align 8, !dbg !1852
  %24 = insertvalue { i64, i64 } poison, i64 %21, 0, !dbg !1852
  %25 = insertvalue { i64, i64 } %24, i64 %23, 1, !dbg !1852
  ret { i64, i64 } %25, !dbg !1852
}

; core::num::<impl u64>::checked_sub
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h87fa59ce5dd9e1e9E"(i64 %self, i64 %rhs) unnamed_addr #0 !dbg !1854 {
start:
  %b.dbg.spill.i = alloca i8, align 1
  %a.dbg.spill.i = alloca i64, align 8
  %rhs.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca i64, align 8
  %0 = alloca { i64, i8 }, align 8
  %1 = alloca i8, align 1
  %b.dbg.spill = alloca i8, align 1
  %a.dbg.spill = alloca i64, align 8
  %rhs.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %2 = alloca { i64, i64 }, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1856, metadata !DIExpression()), !dbg !1861
  store i64 %rhs, ptr %rhs.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill, metadata !1857, metadata !DIExpression()), !dbg !1862
  store i64 %self, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !1863, metadata !DIExpression()), !dbg !1870
  store i64 %rhs, ptr %rhs.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill.i, metadata !1866, metadata !DIExpression()), !dbg !1872
  %_5.0.i = sub i64 %self, %rhs, !dbg !1873
  %_5.1.i = icmp ult i64 %self, %rhs, !dbg !1873
  store i64 %_5.0.i, ptr %a.dbg.spill.i, align 8, !dbg !1874
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill.i, metadata !1867, metadata !DIExpression()), !dbg !1875
  %3 = zext i1 %_5.1.i to i8, !dbg !1876
  store i8 %3, ptr %b.dbg.spill.i, align 1, !dbg !1876
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill.i, metadata !1869, metadata !DIExpression()), !dbg !1877
  store i64 %_5.0.i, ptr %0, align 8, !dbg !1878
  %4 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1878
  %5 = zext i1 %_5.1.i to i8, !dbg !1878
  store i8 %5, ptr %4, align 8, !dbg !1878
  %6 = load i64, ptr %0, align 8, !dbg !1879, !noundef !19
  %7 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1879
  %8 = load i8, ptr %7, align 8, !dbg !1879, !range !1562, !noundef !19
  %9 = trunc i8 %8 to i1, !dbg !1879
  %10 = zext i1 %9 to i8, !dbg !1879
  %11 = insertvalue { i64, i8 } poison, i64 %6, 0, !dbg !1879
  %12 = insertvalue { i64, i8 } %11, i8 %10, 1, !dbg !1879
  %_5.0 = extractvalue { i64, i8 } %12, 0, !dbg !1880
  %13 = extractvalue { i64, i8 } %12, 1, !dbg !1880
  %_5.1 = trunc i8 %13 to i1, !dbg !1880
  store i64 %_5.0, ptr %a.dbg.spill, align 8, !dbg !1881
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill, metadata !1858, metadata !DIExpression()), !dbg !1882
  %14 = zext i1 %_5.1 to i8, !dbg !1883
  store i8 %14, ptr %b.dbg.spill, align 1, !dbg !1883
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill, metadata !1860, metadata !DIExpression()), !dbg !1884
  %15 = call i1 @llvm.expect.i1(i1 %_5.1, i1 false), !dbg !1885
  %16 = zext i1 %15 to i8, !dbg !1885
  store i8 %16, ptr %1, align 1, !dbg !1885
  %17 = load i8, ptr %1, align 1, !dbg !1885, !range !1562, !noundef !19
  %_6 = trunc i8 %17 to i1, !dbg !1885
  br i1 %_6, label %bb3, label %bb4, !dbg !1885

bb4:                                              ; preds = %start
  %18 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !1886
  store i64 %_5.0, ptr %18, align 8, !dbg !1886
  store i64 1, ptr %2, align 8, !dbg !1886
  br label %bb5, !dbg !1887

bb3:                                              ; preds = %start
  store i64 0, ptr %2, align 8, !dbg !1888
  br label %bb5, !dbg !1887

bb5:                                              ; preds = %bb4, %bb3
  %19 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 0, !dbg !1889
  %20 = load i64, ptr %19, align 8, !dbg !1889, !range !1853, !noundef !19
  %21 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !1889
  %22 = load i64, ptr %21, align 8, !dbg !1889
  %23 = insertvalue { i64, i64 } poison, i64 %20, 0, !dbg !1889
  %24 = insertvalue { i64, i64 } %23, i64 %22, 1, !dbg !1889
  ret { i64, i64 } %24, !dbg !1889
}

; core::ptr::drop_in_place<<x86_64::structures::idt::InterruptStackFrameValue as core::fmt::Debug>::fmt::Hex>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr116drop_in_place$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$GT$17hcc19e94a3e36c498E"(ptr %_1) unnamed_addr #0 !dbg !1890 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1896, metadata !DIExpression()), !dbg !1899
  ret void, !dbg !1899
}

; core::ptr::drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$17hacab47022c53e615E"(ptr %_1) unnamed_addr #0 !dbg !1900 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1905, metadata !DIExpression()), !dbg !1908
  ret void, !dbg !1908
}

; core::ptr::drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$17h655b87cad62ee9e0E"(ptr %_1) unnamed_addr #0 !dbg !1909 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1914, metadata !DIExpression()), !dbg !1917
  ret void, !dbg !1917
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr152drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17h890d2b59c535c3b9E"(ptr %_1) unnamed_addr #0 !dbg !1918 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1923, metadata !DIExpression()), !dbg !1924
  ret void, !dbg !1924
}

; core::ptr::drop_in_place<&x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr156drop_in_place$LT$$RF$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17hf8943253373dc956E"(ptr %_1) unnamed_addr #0 !dbg !1925 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1930, metadata !DIExpression()), !dbg !1931
  ret void, !dbg !1931
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame,u64)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr158drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$GT$$GT$17h96c675a3150cad85E"(ptr %_1) unnamed_addr #0 !dbg !1932 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1937, metadata !DIExpression()), !dbg !1940
  ret void, !dbg !1940
}

; core::ptr::drop_in_place<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr164drop_in_place$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h2306de6e19d6ce1aE"(ptr %_1) unnamed_addr #0 !dbg !1941 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1946, metadata !DIExpression()), !dbg !1949
  ret void, !dbg !1949
}

; core::ptr::drop_in_place<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr168drop_in_place$LT$$RF$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h556191ebec180502E"(ptr %_1) unnamed_addr #0 !dbg !1950 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1955, metadata !DIExpression()), !dbg !1958
  ret void, !dbg !1958
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame) .> !>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr172drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17h23bbf9e201a7d656E"(ptr %_1) unnamed_addr #0 !dbg !1959 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1964, metadata !DIExpression()), !dbg !1967
  ret void, !dbg !1967
}

; core::ptr::drop_in_place<[x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>; 8]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr173drop_in_place$LT$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$8$u5d$$GT$17h096c6dc9147288c3E"(ptr %_1) unnamed_addr #0 !dbg !1968 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1973, metadata !DIExpression()), !dbg !1976
  ret void, !dbg !1976
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame,u64) .> !>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr178drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17hdb87ce11c17f1390E"(ptr %_1) unnamed_addr #0 !dbg !1977 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1982, metadata !DIExpression()), !dbg !1985
  ret void, !dbg !1985
}

; core::ptr::drop_in_place<&[x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>; 224]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr179drop_in_place$LT$$RF$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$224$u5d$$GT$17h92c0c383bc59952dE"(ptr %_1) unnamed_addr #0 !dbg !1986 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1991, metadata !DIExpression()), !dbg !1994
  ret void, !dbg !1994
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame,x86_64::structures::idt::PageFaultErrorCode)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr198drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$x86_64..structures..idt..PageFaultErrorCode$RP$$GT$$GT$17h68e869c2b79d397dE"(ptr %_1) unnamed_addr #0 !dbg !1995 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2000, metadata !DIExpression()), !dbg !2003
  ret void, !dbg !2003
}

; core::ptr::drop_in_place<u16>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr24drop_in_place$LT$u16$GT$17hfc379b57c3fd5145E"(ptr %_1) unnamed_addr #0 !dbg !2004 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2009, metadata !DIExpression()), !dbg !2012
  ret void, !dbg !2012
}

; core::ptr::drop_in_place<u32>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr24drop_in_place$LT$u32$GT$17ha4597bbeeb918b69E"(ptr %_1) unnamed_addr #0 !dbg !2013 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2018, metadata !DIExpression()), !dbg !2021
  ret void, !dbg !2021
}

; core::ptr::drop_in_place<u64>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr24drop_in_place$LT$u64$GT$17h1a61c4f9e59a50a6E"(ptr %_1) unnamed_addr #0 !dbg !2022 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2027, metadata !DIExpression()), !dbg !2028
  ret void, !dbg !2028
}

; core::ptr::drop_in_place<bool>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr25drop_in_place$LT$bool$GT$17h4b17ba32dcee8687E"(ptr %_1) unnamed_addr #0 !dbg !2029 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2034, metadata !DIExpression()), !dbg !2037
  ret void, !dbg !2037
}

; core::ptr::drop_in_place<&u16>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr28drop_in_place$LT$$RF$u16$GT$17h4cae9eaec7314f7dE"(ptr %_1) unnamed_addr #0 !dbg !2038 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2043, metadata !DIExpression()), !dbg !2046
  ret void, !dbg !2046
}

; core::ptr::drop_in_place<&u32>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr28drop_in_place$LT$$RF$u32$GT$17he09c014500789b27E"(ptr %_1) unnamed_addr #0 !dbg !2047 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2052, metadata !DIExpression()), !dbg !2055
  ret void, !dbg !2055
}

; core::ptr::drop_in_place<&u64>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr28drop_in_place$LT$$RF$u64$GT$17hd79af8bcd93ca865E"(ptr %_1) unnamed_addr #0 !dbg !2056 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2061, metadata !DIExpression()), !dbg !2062
  ret void, !dbg !2062
}

; core::ptr::drop_in_place<&usize>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr30drop_in_place$LT$$RF$usize$GT$17he8a3818f2a6d2538E"(ptr %_1) unnamed_addr #0 !dbg !2063 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2068, metadata !DIExpression()), !dbg !2071
  ret void, !dbg !2071
}

; core::ptr::drop_in_place<&()>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr33drop_in_place$LT$$RF$$LP$$RP$$GT$17h17d83990bb6bdb45E"(ptr %_1) unnamed_addr #0 !dbg !2072 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2077, metadata !DIExpression()), !dbg !2080
  ret void, !dbg !2080
}

; core::ptr::drop_in_place<core::fmt::Arguments>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr41drop_in_place$LT$core..fmt..Arguments$GT$17h5f24663ed73271ccE"(ptr %_1) unnamed_addr #0 !dbg !2081 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2086, metadata !DIExpression()), !dbg !2089
  ret void, !dbg !2089
}

; core::ptr::drop_in_place<x86_64::PrivilegeLevel>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr43drop_in_place$LT$x86_64..PrivilegeLevel$GT$17h5be67f24ffc49457E"(ptr %_1) unnamed_addr #0 !dbg !2090 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2095, metadata !DIExpression()), !dbg !2098
  ret void, !dbg !2098
}

; core::ptr::drop_in_place<x86_64::addr::PhysAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..PhysAddr$GT$17hb60be8a9bd9f82afE"(ptr %_1) unnamed_addr #0 !dbg !2099 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2104, metadata !DIExpression()), !dbg !2105
  ret void, !dbg !2105
}

; core::ptr::drop_in_place<x86_64::addr::VirtAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..VirtAddr$GT$17hf6b2aa0ad75f2d15E"(ptr %_1) unnamed_addr #0 !dbg !2106 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2111, metadata !DIExpression()), !dbg !2112
  ret void, !dbg !2112
}

; core::ptr::drop_in_place<[u64; 8]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr45drop_in_place$LT$$u5b$u64$u3b$$u20$8$u5d$$GT$17h8d550650d3c4570aE"(ptr %_1) unnamed_addr #0 !dbg !2113 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2118, metadata !DIExpression()), !dbg !2121
  ret void, !dbg !2121
}

; core::ptr::drop_in_place<&x86_64::addr::PhysAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..PhysAddr$GT$17h4d2669feae8b78bbE"(ptr %_1) unnamed_addr #0 !dbg !2122 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2127, metadata !DIExpression()), !dbg !2130
  ret void, !dbg !2130
}

; core::ptr::drop_in_place<&x86_64::addr::VirtAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..VirtAddr$GT$17hbdff004c12fad7feE"(ptr %_1) unnamed_addr #0 !dbg !2131 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2136, metadata !DIExpression()), !dbg !2137
  ret void, !dbg !2137
}

; core::ptr::drop_in_place<x86_64::addr::VirtAddrNotValid>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr51drop_in_place$LT$x86_64..addr..VirtAddrNotValid$GT$17he690ceda24070414E"(ptr %_1) unnamed_addr #0 !dbg !2138 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2143, metadata !DIExpression()), !dbg !2146
  ret void, !dbg !2146
}

; core::ptr::drop_in_place<&x86_64::instructions::tlb::Pcid>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr56drop_in_place$LT$$RF$x86_64..instructions..tlb..Pcid$GT$17h34e2990f1e284c93E"(ptr %_1) unnamed_addr #0 !dbg !2147 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2152, metadata !DIExpression()), !dbg !2155
  ret void, !dbg !2155
}

; core::ptr::drop_in_place<x86_64::structures::idt::EntryOptions>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr58drop_in_place$LT$x86_64..structures..idt..EntryOptions$GT$17h48f12820ab03cec3E"(ptr %_1) unnamed_addr #0 !dbg !2156 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2161, metadata !DIExpression()), !dbg !2164
  ret void, !dbg !2164
}

; core::ptr::drop_in_place<x86_64::structures::idt::DescriptorTable>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr61drop_in_place$LT$x86_64..structures..idt..DescriptorTable$GT$17h1c72f01dd220c72cE"(ptr %_1) unnamed_addr #0 !dbg !2165 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2170, metadata !DIExpression()), !dbg !2173
  ret void, !dbg !2173
}

; core::ptr::drop_in_place<[x86_64::addr::VirtAddr; 3]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$3$u5d$$GT$17h714ff2e2581cf969E"(ptr %_1) unnamed_addr #0 !dbg !2174 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2179, metadata !DIExpression()), !dbg !2182
  ret void, !dbg !2182
}

; core::ptr::drop_in_place<[x86_64::addr::VirtAddr; 7]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$7$u5d$$GT$17h88eeb084a36dbfbdE"(ptr %_1) unnamed_addr #0 !dbg !2183 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2188, metadata !DIExpression()), !dbg !2191
  ret void, !dbg !2191
}

; core::ptr::drop_in_place<x86_64::structures::paging::mapper::MappedFrame>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr68drop_in_place$LT$x86_64..structures..paging..mapper..MappedFrame$GT$17h3f5de2b8f1e1f462E"(ptr %_1) unnamed_addr #0 !dbg !2192 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2197, metadata !DIExpression()), !dbg !2200
  ret void, !dbg !2200
}

; core::ptr::drop_in_place<&x86_64::structures::paging::frame::PhysFrame>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr69drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$GT$17hac0efe5ec8f17a05E"(ptr %_1) unnamed_addr #0 !dbg !2201 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2206, metadata !DIExpression()), !dbg !2209
  ret void, !dbg !2209
}

; core::ptr::drop_in_place<x86_64::structures::paging::page_table::PageTableFlags>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr75drop_in_place$LT$x86_64..structures..paging..page_table..PageTableFlags$GT$17hc69c9e55b1d64d1dE"(ptr %_1) unnamed_addr #0 !dbg !2210 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2215, metadata !DIExpression()), !dbg !2216
  ret void, !dbg !2216
}

; core::ptr::drop_in_place<&x86_64::structures::paging::page_table::PageTableEntry>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableEntry$GT$17h5d5ff5d41c46db5fE"(ptr %_1) unnamed_addr #0 !dbg !2217 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2222, metadata !DIExpression()), !dbg !2223
  ret void, !dbg !2223
}

; core::ptr::drop_in_place<&x86_64::structures::paging::page_table::PageTableFlags>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableFlags$GT$17h2b2f99815c9b5ec1E"(ptr %_1) unnamed_addr #0 !dbg !2224 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2229, metadata !DIExpression()), !dbg !2232
  ret void, !dbg !2232
}

; core::ptr::drop_in_place<&x86_64::structures::paging::page_table::PageTableIndex>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableIndex$GT$17he79298b5e6495d12E"(ptr %_1) unnamed_addr #0 !dbg !2233 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2238, metadata !DIExpression()), !dbg !2241
  ret void, !dbg !2241
}

; core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17hb2b5bc46473df4b9E"(ptr %ptr) unnamed_addr #0 !dbg !2242 {
start:
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2251, metadata !DIExpression()), !dbg !2252
  store ptr %ptr, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2253, metadata !DIExpression()), !dbg !2260
  store ptr %ptr, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !2262, metadata !DIExpression()), !dbg !2270
  %0 = ptrtoint ptr %ptr to i64, !dbg !2272
  %1 = icmp eq i64 %0, 0, !dbg !2273
  ret i1 %1, !dbg !2274
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h31244acb3d1d4053E"(ptr %self) unnamed_addr #0 !dbg !2275 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2280, metadata !DIExpression()), !dbg !2281
  store ptr %self, ptr %_2, align 8, !dbg !2282
  %0 = load ptr, ptr %_2, align 8, !dbg !2283, !noundef !19
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17hb2b5bc46473df4b9E"(ptr %0) #8, !dbg !2283
  ret i1 %1, !dbg !2284
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h62490f255a216017E"(ptr %self) unnamed_addr #0 !dbg !2285 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2289, metadata !DIExpression()), !dbg !2290
  store ptr %self, ptr %_2, align 8, !dbg !2291
  %0 = load ptr, ptr %_2, align 8, !dbg !2292, !noundef !19
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17hb2b5bc46473df4b9E"(ptr %0) #8, !dbg !2292
  ret i1 %1, !dbg !2293
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h706638ca3089f8fbE"(ptr %self) unnamed_addr #0 !dbg !2294 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2298, metadata !DIExpression()), !dbg !2299
  store ptr %self, ptr %_2, align 8, !dbg !2300
  %0 = load ptr, ptr %_2, align 8, !dbg !2301, !noundef !19
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17hb2b5bc46473df4b9E"(ptr %0) #8, !dbg !2301
  ret i1 %1, !dbg !2302
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h81b040ba0899a981E"(ptr %self) unnamed_addr #0 !dbg !2303 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2307, metadata !DIExpression()), !dbg !2308
  store ptr %self, ptr %_2, align 8, !dbg !2309
  %0 = load ptr, ptr %_2, align 8, !dbg !2310, !noundef !19
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17hb2b5bc46473df4b9E"(ptr %0) #8, !dbg !2310
  ret i1 %1, !dbg !2311
}

; core::ptr::drop_in_place<&mut x86_64::structures::paging::page_table::PageTable>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr82drop_in_place$LT$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h51bc88c8dcc4af18E"(ptr %_1) unnamed_addr #0 !dbg !2312 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2317, metadata !DIExpression()), !dbg !2318
  ret void, !dbg !2318
}

; core::ptr::drop_in_place<&&mut x86_64::structures::paging::page_table::PageTable>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr86drop_in_place$LT$$RF$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17hce24ed5dfc9b6591E"(ptr %_1) unnamed_addr #0 !dbg !2319 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2324, metadata !DIExpression()), !dbg !2327
  ret void, !dbg !2327
}

; core::ptr::metadata::from_raw_parts
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN4core3ptr8metadata14from_raw_parts17h5712db5baca3bae1E(ptr %data_address) unnamed_addr #0 !dbg !2328 {
start:
  %metadata.dbg.spill = alloca {}, align 1
  %data_address.dbg.spill = alloca ptr, align 8
  %_4 = alloca %"core::ptr::metadata::PtrComponents<u64>", align 8
  %_3 = alloca %"core::ptr::metadata::PtrRepr<u64>", align 8
  store ptr %data_address, ptr %data_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %data_address.dbg.spill, metadata !2334, metadata !DIExpression()), !dbg !2336
  call void @llvm.dbg.declare(metadata ptr %metadata.dbg.spill, metadata !2335, metadata !DIExpression()), !dbg !2337
  store ptr %data_address, ptr %_4, align 8, !dbg !2338
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %_4, i64 8, i1 false), !dbg !2339
  %0 = load ptr, ptr %_3, align 8, !dbg !2339, !noundef !19
  ret ptr %0, !dbg !2340
}

; core::ptr::metadata::from_raw_parts
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN4core3ptr8metadata14from_raw_parts17ha0d2ac510d75e6d5E(ptr %data_address) unnamed_addr #0 !dbg !2341 {
start:
  %metadata.dbg.spill = alloca {}, align 1
  %data_address.dbg.spill = alloca ptr, align 8
  %_4 = alloca %"core::ptr::metadata::PtrComponents<addr::VirtAddr>", align 8
  %_3 = alloca %"core::ptr::metadata::PtrRepr<addr::VirtAddr>", align 8
  store ptr %data_address, ptr %data_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %data_address.dbg.spill, metadata !2345, metadata !DIExpression()), !dbg !2347
  call void @llvm.dbg.declare(metadata ptr %metadata.dbg.spill, metadata !2346, metadata !DIExpression()), !dbg !2348
  store ptr %data_address, ptr %_4, align 8, !dbg !2349
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %_4, i64 8, i1 false), !dbg !2350
  %0 = load ptr, ptr %_3, align 8, !dbg !2350, !noundef !19
  ret ptr %0, !dbg !2351
}

; core::ptr::metadata::from_raw_parts
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN4core3ptr8metadata14from_raw_parts17hcfaf7550445012ffE(ptr %data_address) unnamed_addr #0 !dbg !2352 {
start:
  %metadata.dbg.spill = alloca {}, align 1
  %data_address.dbg.spill = alloca ptr, align 8
  %_4 = alloca %"core::ptr::metadata::PtrComponents<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>", align 8
  %_3 = alloca %"core::ptr::metadata::PtrRepr<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>", align 8
  store ptr %data_address, ptr %data_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %data_address.dbg.spill, metadata !2356, metadata !DIExpression()), !dbg !2358
  call void @llvm.dbg.declare(metadata ptr %metadata.dbg.spill, metadata !2357, metadata !DIExpression()), !dbg !2359
  store ptr %data_address, ptr %_4, align 8, !dbg !2360
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %_4, i64 8, i1 false), !dbg !2361
  %0 = load ptr, ptr %_3, align 8, !dbg !2361, !noundef !19
  ret ptr %0, !dbg !2362
}

; core::ptr::metadata::from_raw_parts
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN4core3ptr8metadata14from_raw_parts17hd3a6d64031e630fcE(ptr %data_address) unnamed_addr #0 !dbg !2363 {
start:
  %metadata.dbg.spill = alloca {}, align 1
  %data_address.dbg.spill = alloca ptr, align 8
  %_4 = alloca %"core::ptr::metadata::PtrComponents<structures::paging::page_table::PageTableEntry>", align 8
  %_3 = alloca %"core::ptr::metadata::PtrRepr<structures::paging::page_table::PageTableEntry>", align 8
  store ptr %data_address, ptr %data_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %data_address.dbg.spill, metadata !2367, metadata !DIExpression()), !dbg !2369
  call void @llvm.dbg.declare(metadata ptr %metadata.dbg.spill, metadata !2368, metadata !DIExpression()), !dbg !2370
  store ptr %data_address, ptr %_4, align 8, !dbg !2371
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %_4, i64 8, i1 false), !dbg !2372
  %0 = load ptr, ptr %_3, align 8, !dbg !2372, !noundef !19
  ret ptr %0, !dbg !2373
}

; core::ptr::metadata::metadata
; Function Attrs: inlinehint noredzone nounwind
define void @_ZN4core3ptr8metadata8metadata17h0460c2903c2c44afE(ptr %ptr) unnamed_addr #0 !dbg !2374 {
start:
  %ptr.dbg.spill = alloca ptr, align 8
  %_2 = alloca %"core::ptr::metadata::PtrRepr<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>", align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2378, metadata !DIExpression()), !dbg !2379
  store ptr %ptr, ptr %_2, align 8, !dbg !2380
  ret void, !dbg !2381
}

; core::ptr::metadata::metadata
; Function Attrs: inlinehint noredzone nounwind
define void @_ZN4core3ptr8metadata8metadata17h298d739dc7eaae4cE(ptr %ptr) unnamed_addr #0 !dbg !2382 {
start:
  %ptr.dbg.spill = alloca ptr, align 8
  %_2 = alloca %"core::ptr::metadata::PtrRepr<structures::paging::page_table::PageTableEntry>", align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2386, metadata !DIExpression()), !dbg !2387
  store ptr %ptr, ptr %_2, align 8, !dbg !2388
  ret void, !dbg !2389
}

; core::ptr::metadata::metadata
; Function Attrs: inlinehint noredzone nounwind
define void @_ZN4core3ptr8metadata8metadata17h403f2a1113afd513E(ptr %ptr) unnamed_addr #0 !dbg !2390 {
start:
  %ptr.dbg.spill = alloca ptr, align 8
  %_2 = alloca %"core::ptr::metadata::PtrRepr<u64>", align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2394, metadata !DIExpression()), !dbg !2395
  store ptr %ptr, ptr %_2, align 8, !dbg !2396
  ret void, !dbg !2397
}

; core::ptr::metadata::metadata
; Function Attrs: inlinehint noredzone nounwind
define void @_ZN4core3ptr8metadata8metadata17hb4b52103159c3a6cE(ptr %ptr) unnamed_addr #0 !dbg !2398 {
start:
  %ptr.dbg.spill = alloca ptr, align 8
  %_2 = alloca %"core::ptr::metadata::PtrRepr<addr::VirtAddr>", align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2402, metadata !DIExpression()), !dbg !2403
  store ptr %ptr, ptr %_2, align 8, !dbg !2404
  ret void, !dbg !2405
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h2cd2512b161da5e8E"(ptr %ptr) unnamed_addr #0 !dbg !2406 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_4 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2411, metadata !DIExpression()), !dbg !2412
  br i1 true, label %bb1, label %bb2, !dbg !2413

bb2:                                              ; preds = %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h33141bfe66f93b2bE.exit", %start
  store ptr %ptr, ptr %0, align 8, !dbg !2414
  %1 = load ptr, ptr %0, align 8, !dbg !2415, !nonnull !19, !noundef !19
  ret ptr %1, !dbg !2415

bb1:                                              ; preds = %start
  store ptr %ptr, ptr %_4, align 8, !dbg !2413
  %2 = load ptr, ptr %_4, align 8, !dbg !2413, !noundef !19
  store ptr %2, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2416, metadata !DIExpression()), !dbg !2422
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h81b040ba0899a981E"(ptr %2) #8, !dbg !2424
  %_3.i = xor i1 %_4.i, true, !dbg !2426
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h33141bfe66f93b2bE.exit", !dbg !2427

bb2.i:                                            ; preds = %bb1
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h99a5e7a516e71df0E(ptr align 1 @alloc_20b3d155afd5c58c42e598b7e6d186ef, i64 93) #9, !dbg !2428
  unreachable, !dbg !2428

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h33141bfe66f93b2bE.exit": ; preds = %bb1
  br label %bb2, !dbg !2413
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h65883f323c87d329E"(ptr %ptr) unnamed_addr #0 !dbg !2429 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_4 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2433, metadata !DIExpression()), !dbg !2434
  br i1 true, label %bb1, label %bb2, !dbg !2435

bb2:                                              ; preds = %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h9e9c4453a1b980b6E.exit", %start
  store ptr %ptr, ptr %0, align 8, !dbg !2436
  %1 = load ptr, ptr %0, align 8, !dbg !2437, !nonnull !19, !noundef !19
  ret ptr %1, !dbg !2437

bb1:                                              ; preds = %start
  store ptr %ptr, ptr %_4, align 8, !dbg !2435
  %2 = load ptr, ptr %_4, align 8, !dbg !2435, !noundef !19
  store ptr %2, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2438, metadata !DIExpression()), !dbg !2441
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h706638ca3089f8fbE"(ptr %2) #8, !dbg !2443
  %_3.i = xor i1 %_4.i, true, !dbg !2445
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h9e9c4453a1b980b6E.exit", !dbg !2446

bb2.i:                                            ; preds = %bb1
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h99a5e7a516e71df0E(ptr align 1 @alloc_20b3d155afd5c58c42e598b7e6d186ef, i64 93) #9, !dbg !2447
  unreachable, !dbg !2447

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h9e9c4453a1b980b6E.exit": ; preds = %bb1
  br label %bb2, !dbg !2435
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h8262915611424ec9E"(ptr %ptr) unnamed_addr #0 !dbg !2448 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_4 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2452, metadata !DIExpression()), !dbg !2453
  br i1 true, label %bb1, label %bb2, !dbg !2454

bb2:                                              ; preds = %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h5789a64c01779c2eE.exit", %start
  store ptr %ptr, ptr %0, align 8, !dbg !2455
  %1 = load ptr, ptr %0, align 8, !dbg !2456, !nonnull !19, !noundef !19
  ret ptr %1, !dbg !2456

bb1:                                              ; preds = %start
  store ptr %ptr, ptr %_4, align 8, !dbg !2454
  %2 = load ptr, ptr %_4, align 8, !dbg !2454, !noundef !19
  store ptr %2, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2457, metadata !DIExpression()), !dbg !2462
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h31244acb3d1d4053E"(ptr %2) #8, !dbg !2464
  %_3.i = xor i1 %_4.i, true, !dbg !2466
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h5789a64c01779c2eE.exit", !dbg !2467

bb2.i:                                            ; preds = %bb1
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h99a5e7a516e71df0E(ptr align 1 @alloc_20b3d155afd5c58c42e598b7e6d186ef, i64 93) #9, !dbg !2468
  unreachable, !dbg !2468

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h5789a64c01779c2eE.exit": ; preds = %bb1
  br label %bb2, !dbg !2454
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hbf0ff1143cf9fd53E"(ptr %ptr) unnamed_addr #0 !dbg !2469 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_4 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2473, metadata !DIExpression()), !dbg !2474
  br i1 true, label %bb1, label %bb2, !dbg !2475

bb2:                                              ; preds = %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h35e050629e93bc39E.exit", %start
  store ptr %ptr, ptr %0, align 8, !dbg !2476
  %1 = load ptr, ptr %0, align 8, !dbg !2477, !nonnull !19, !noundef !19
  ret ptr %1, !dbg !2477

bb1:                                              ; preds = %start
  store ptr %ptr, ptr %_4, align 8, !dbg !2475
  %2 = load ptr, ptr %_4, align 8, !dbg !2475, !noundef !19
  store ptr %2, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2478, metadata !DIExpression()), !dbg !2481
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h62490f255a216017E"(ptr %2) #8, !dbg !2483
  %_3.i = xor i1 %_4.i, true, !dbg !2485
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h35e050629e93bc39E.exit", !dbg !2486

bb2.i:                                            ; preds = %bb1
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h99a5e7a516e71df0E(ptr align 1 @alloc_20b3d155afd5c58c42e598b7e6d186ef, i64 93) #9, !dbg !2487
  unreachable, !dbg !2487

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h35e050629e93bc39E.exit": ; preds = %bb1
  br label %bb2, !dbg !2475
}

; core::ptr::drop_in_place<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr90drop_in_place$LT$$RF$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$17hd4ef2d7e95989d4cE"(ptr %_1) unnamed_addr #0 !dbg !2488 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2493, metadata !DIExpression()), !dbg !2496
  ret void, !dbg !2496
}

; core::ptr::const_ptr::<impl *const T>::with_metadata_of
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h0698cf21eb4ca9b0E"(ptr %self, ptr %meta) unnamed_addr #0 !dbg !2497 {
start:
  %meta.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2505, metadata !DIExpression()), !dbg !2509
  store ptr %meta, ptr %meta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %meta.dbg.spill, metadata !2506, metadata !DIExpression()), !dbg !2510
; call core::ptr::metadata::metadata
  call void @_ZN4core3ptr8metadata8metadata17hb4b52103159c3a6cE(ptr %meta) #8, !dbg !2511
; call core::ptr::metadata::from_raw_parts
  %0 = call ptr @_ZN4core3ptr8metadata14from_raw_parts17ha0d2ac510d75e6d5E(ptr %self) #8, !dbg !2512
  ret ptr %0, !dbg !2513
}

; core::ptr::const_ptr::<impl *const T>::with_metadata_of
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h9e0e6941e2596ebdE"(ptr %self, ptr %meta) unnamed_addr #0 !dbg !2514 {
start:
  %meta.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2518, metadata !DIExpression()), !dbg !2522
  store ptr %meta, ptr %meta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %meta.dbg.spill, metadata !2519, metadata !DIExpression()), !dbg !2523
; call core::ptr::metadata::metadata
  call void @_ZN4core3ptr8metadata8metadata17h298d739dc7eaae4cE(ptr %meta) #8, !dbg !2524
; call core::ptr::metadata::from_raw_parts
  %0 = call ptr @_ZN4core3ptr8metadata14from_raw_parts17hd3a6d64031e630fcE(ptr %self) #8, !dbg !2525
  ret ptr %0, !dbg !2526
}

; core::ptr::const_ptr::<impl *const T>::with_metadata_of
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hbac49b80df9b84f5E"(ptr %self, ptr %meta) unnamed_addr #0 !dbg !2527 {
start:
  %meta.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2531, metadata !DIExpression()), !dbg !2535
  store ptr %meta, ptr %meta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %meta.dbg.spill, metadata !2532, metadata !DIExpression()), !dbg !2536
; call core::ptr::metadata::metadata
  call void @_ZN4core3ptr8metadata8metadata17h403f2a1113afd513E(ptr %meta) #8, !dbg !2537
; call core::ptr::metadata::from_raw_parts
  %0 = call ptr @_ZN4core3ptr8metadata14from_raw_parts17h5712db5baca3bae1E(ptr %self) #8, !dbg !2538
  ret ptr %0, !dbg !2539
}

; core::ptr::const_ptr::<impl *const T>::with_metadata_of
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hdc03c1caf3b368daE"(ptr %self, ptr %meta) unnamed_addr #0 !dbg !2540 {
start:
  %meta.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2544, metadata !DIExpression()), !dbg !2548
  store ptr %meta, ptr %meta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %meta.dbg.spill, metadata !2545, metadata !DIExpression()), !dbg !2549
; call core::ptr::metadata::metadata
  call void @_ZN4core3ptr8metadata8metadata17h0460c2903c2c44afE(ptr %meta) #8, !dbg !2550
; call core::ptr::metadata::from_raw_parts
  %0 = call ptr @_ZN4core3ptr8metadata14from_raw_parts17hcfaf7550445012ffE(ptr %self) #8, !dbg !2551
  ret ptr %0, !dbg !2552
}

; core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h3cc64140e2960623E"(ptr %ptr) unnamed_addr #0 !dbg !2553 {
start:
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2558, metadata !DIExpression()), !dbg !2559
  store ptr %ptr, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2560, metadata !DIExpression()), !dbg !2565
  store ptr %ptr, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !2567, metadata !DIExpression()), !dbg !2572
  %0 = ptrtoint ptr %ptr to i64, !dbg !2574
  %1 = icmp eq i64 %0, 0, !dbg !2575
  ret i1 %1, !dbg !2576
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h0b9a41708a4b3bb8E"(ptr %self) unnamed_addr #0 !dbg !2577 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2581, metadata !DIExpression()), !dbg !2582
  store ptr %self, ptr %_2, align 8, !dbg !2583
  %0 = load ptr, ptr %_2, align 8, !dbg !2584, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h3cc64140e2960623E"(ptr %0) #8, !dbg !2584
  ret i1 %1, !dbg !2585
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h8000a7e951eecf49E"(ptr %self) unnamed_addr #0 !dbg !2586 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2590, metadata !DIExpression()), !dbg !2591
  store ptr %self, ptr %_2, align 8, !dbg !2592
  %0 = load ptr, ptr %_2, align 8, !dbg !2593, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h3cc64140e2960623E"(ptr %0) #8, !dbg !2593
  ret i1 %1, !dbg !2594
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h84a9c06d01085279E"(ptr %self) unnamed_addr #0 !dbg !2595 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2599, metadata !DIExpression()), !dbg !2600
  store ptr %self, ptr %_2, align 8, !dbg !2601
  %0 = load ptr, ptr %_2, align 8, !dbg !2602, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h3cc64140e2960623E"(ptr %0) #8, !dbg !2602
  ret i1 %1, !dbg !2603
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hf409547ad364b64dE"(ptr %self) unnamed_addr #0 !dbg !2604 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2608, metadata !DIExpression()), !dbg !2609
  store ptr %self, ptr %_2, align 8, !dbg !2610
  %0 = load ptr, ptr %_2, align 8, !dbg !2611, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h3cc64140e2960623E"(ptr %0) #8, !dbg !2611
  ret i1 %1, !dbg !2612
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h1706fd71fec170fdE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2613 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2621, metadata !DIExpression()), !dbg !2623
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2622, metadata !DIExpression()), !dbg !2624
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h3c09357e2d98934eE"(ptr align 4 %self, ptr align 8 @alloc_047dad5207a05cb605c9b407af96aeef) #8, !dbg !2625
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2625
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2625
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2626
  store ptr %_5.0, ptr %1, align 8, !dbg !2626
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2626
  store i64 %_5.1, ptr %2, align 8, !dbg !2626
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf1dfea0ca57c824bE"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2627
  ret i1 %3, !dbg !2628
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h218f6c50e8f83e71E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2629 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2633, metadata !DIExpression()), !dbg !2635
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2634, metadata !DIExpression()), !dbg !2636
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h3e0fe64763545f09E"(ptr align 4 %self, ptr align 8 @alloc_047dad5207a05cb605c9b407af96aeef) #8, !dbg !2637
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2637
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2637
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2638
  store ptr %_5.0, ptr %1, align 8, !dbg !2638
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2638
  store i64 %_5.1, ptr %2, align 8, !dbg !2638
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf1dfea0ca57c824bE"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2639
  ret i1 %3, !dbg !2640
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h5283c5e8c35f0162E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2641 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2646, metadata !DIExpression()), !dbg !2648
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2647, metadata !DIExpression()), !dbg !2649
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h51033b9c54d9f15eE"(ptr align 8 %self, ptr align 8 @alloc_047dad5207a05cb605c9b407af96aeef) #8, !dbg !2650
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2650
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2650
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2651
  store ptr %_5.0, ptr %1, align 8, !dbg !2651
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2651
  store i64 %_5.1, ptr %2, align 8, !dbg !2651
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha6780bb501ebf6bfE"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2652
  ret i1 %3, !dbg !2653
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hc4a2a8518006efdbE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2654 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2659, metadata !DIExpression()), !dbg !2661
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2660, metadata !DIExpression()), !dbg !2662
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h3388af13a3c68c11E"(ptr align 8 %self, ptr align 8 @alloc_047dad5207a05cb605c9b407af96aeef) #8, !dbg !2663
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2663
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2663
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2664
  store ptr %_5.0, ptr %1, align 8, !dbg !2664
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2664
  store i64 %_5.1, ptr %2, align 8, !dbg !2664
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha6780bb501ebf6bfE"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2665
  ret i1 %3, !dbg !2666
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hd5478a03fb8907d7E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2667 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2672, metadata !DIExpression()), !dbg !2674
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2673, metadata !DIExpression()), !dbg !2675
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h0c2243880967154dE"(ptr align 8 %self, ptr align 8 @alloc_047dad5207a05cb605c9b407af96aeef) #8, !dbg !2676
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2676
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2676
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2677
  store ptr %_5.0, ptr %1, align 8, !dbg !2677
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2677
  store i64 %_5.1, ptr %2, align 8, !dbg !2677
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hdb022073ac63077fE"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2678
  ret i1 %3, !dbg !2679
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h0c2243880967154dE"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2680 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2686, metadata !DIExpression()), !dbg !2690
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2687, metadata !DIExpression()), !dbg !2691
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h039d82ca2a59bc08E"(ptr align 8 %self, i64 8, ptr align 8 %0) #8, !dbg !2692
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2692
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2692
  %4 = insertvalue { ptr, i64 } poison, ptr %2, 0, !dbg !2693
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2693
  ret { ptr, i64 } %5, !dbg !2693
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h3388af13a3c68c11E"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2694 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2698, metadata !DIExpression()), !dbg !2701
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2699, metadata !DIExpression()), !dbg !2702
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17ha7755b8da161b181E"(ptr align 8 %self, i64 3, ptr align 8 %0) #8, !dbg !2703
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2703
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2703
  %4 = insertvalue { ptr, i64 } poison, ptr %2, 0, !dbg !2704
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2704
  ret { ptr, i64 } %5, !dbg !2704
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h3c09357e2d98934eE"(ptr align 4 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2705 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2709, metadata !DIExpression()), !dbg !2712
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2710, metadata !DIExpression()), !dbg !2713
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h301e99d8da35790eE"(ptr align 4 %self, i64 8, ptr align 8 %0) #8, !dbg !2714
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2714
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2714
  %4 = insertvalue { ptr, i64 } poison, ptr %2, 0, !dbg !2715
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2715
  ret { ptr, i64 } %5, !dbg !2715
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h3e0fe64763545f09E"(ptr align 4 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2716 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2720, metadata !DIExpression()), !dbg !2722
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2721, metadata !DIExpression()), !dbg !2723
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h301e99d8da35790eE"(ptr align 4 %self, i64 224, ptr align 8 %0) #8, !dbg !2724
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2724
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2724
  %4 = insertvalue { ptr, i64 } poison, ptr %2, 0, !dbg !2725
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2725
  ret { ptr, i64 } %5, !dbg !2725
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h51033b9c54d9f15eE"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2726 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2730, metadata !DIExpression()), !dbg !2732
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2731, metadata !DIExpression()), !dbg !2733
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17ha7755b8da161b181E"(ptr align 8 %self, i64 7, ptr align 8 %0) #8, !dbg !2734
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2734
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2734
  %4 = insertvalue { ptr, i64 } poison, ptr %2, 0, !dbg !2735
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2735
  ret { ptr, i64 } %5, !dbg !2735
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hf9180b0c75d4fe56E"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2736 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2741, metadata !DIExpression()), !dbg !2744
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2742, metadata !DIExpression()), !dbg !2745
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h2a2a872e0fb7e13eE"(ptr align 8 %self, i64 512, ptr align 8 %0) #8, !dbg !2746
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2746
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2746
  %4 = insertvalue { ptr, i64 } poison, ptr %2, 0, !dbg !2747
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2747
  ret { ptr, i64 } %5, !dbg !2747
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h0abe53cf0ea6b0f1E"(ptr align 8 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2748 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2754, metadata !DIExpression()), !dbg !2755
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h9c185bf820c08f49E"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !2756
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2756
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2756
  %5 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !2757
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2757
  ret { ptr, ptr } %6, !dbg !2757
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h169c105c11a52f1bE"(ptr align 8 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2758 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2762, metadata !DIExpression()), !dbg !2763
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17had9b03ff6ea1f91bE"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !2764
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2764
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2764
  %5 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !2765
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2765
  ret { ptr, ptr } %6, !dbg !2765
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hbd090a09cdb78945E"(ptr align 8 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2766 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2770, metadata !DIExpression()), !dbg !2771
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h0a7b2975802d6da1E"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !2772
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2772
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2772
  %5 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !2773
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2773
  ret { ptr, ptr } %6, !dbg !2773
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hdac79cd3d9c1b0edE"(ptr align 4 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2774 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2778, metadata !DIExpression()), !dbg !2779
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h240799cde9b853e0E"(ptr align 4 %self.0, i64 %self.1) #8, !dbg !2780
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2780
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2780
  %5 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !2781
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2781
  ret { ptr, ptr } %6, !dbg !2781
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h0a7b2975802d6da1E"(ptr align 8 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !2782 {
start:
  %self.dbg.spill.i4 = alloca { ptr, i64 }, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %count.dbg.spill.i1 = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %1 = alloca { ptr, ptr }, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %2, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %3, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !2785, metadata !DIExpression()), !dbg !2790
  call void @llvm.dbg.declare(metadata ptr %end, metadata !2788, metadata !DIExpression()), !dbg !2791
  store ptr %slice.0, ptr %self.dbg.spill.i4, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i4, i32 0, i32 1
  store i64 %slice.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i4, metadata !2792, metadata !DIExpression()), !dbg !2797
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !2799
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2786, metadata !DIExpression()), !dbg !2800
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h0b9a41708a4b3bb8E"(ptr %slice.0) #8, !dbg !2801
  %_3 = xor i1 %_4, true, !dbg !2802
  call void @llvm.assume(i1 %_3), !dbg !2803
  br i1 false, label %bb3, label %bb4, !dbg !2804

bb4:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !2805, metadata !DIExpression()), !dbg !2811
  store i64 %slice.1, ptr %count.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1, metadata !2810, metadata !DIExpression()), !dbg !2813
  %5 = getelementptr inbounds i64, ptr %slice.0, i64 %slice.1, !dbg !2814
  store ptr %5, ptr %end, align 8, !dbg !2815
  br label %bb5, !dbg !2815

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2816, metadata !DIExpression()), !dbg !2820
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !2819, metadata !DIExpression()), !dbg !2822
  store ptr %slice.0, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !2823, metadata !DIExpression()), !dbg !2830
  store ptr %slice.0, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !2832, metadata !DIExpression()), !dbg !2838
  store i64 %slice.1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !2837, metadata !DIExpression()), !dbg !2840
  store ptr %slice.0, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !2841, metadata !DIExpression()), !dbg !2848
  store i64 %slice.1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !2847, metadata !DIExpression()), !dbg !2850
  %6 = getelementptr i8, ptr %slice.0, i64 %slice.1, !dbg !2851
  store ptr %6, ptr %0, align 8, !dbg !2851
  %7 = load ptr, ptr %0, align 8, !dbg !2851, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::with_metadata_of
  %8 = call ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hbac49b80df9b84f5E"(ptr %7, ptr %slice.0) #8, !dbg !2852
  store ptr %8, ptr %end, align 8, !dbg !2853
  br label %bb5, !dbg !2853

bb5:                                              ; preds = %bb4, %bb3
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_12 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h65883f323c87d329E"(ptr %slice.0) #8, !dbg !2854
  %_15 = load ptr, ptr %end, align 8, !dbg !2855, !noundef !19
  %9 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !2856
  store ptr %_12, ptr %9, align 8, !dbg !2856
  store ptr %_15, ptr %1, align 8, !dbg !2856
  %10 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !2857
  %11 = load ptr, ptr %10, align 8, !dbg !2857, !noundef !19
  %12 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !2857
  %13 = load ptr, ptr %12, align 8, !dbg !2857, !nonnull !19, !noundef !19
  %14 = insertvalue { ptr, ptr } poison, ptr %11, 0, !dbg !2857
  %15 = insertvalue { ptr, ptr } %14, ptr %13, 1, !dbg !2857
  ret { ptr, ptr } %15, !dbg !2857
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h240799cde9b853e0E"(ptr align 4 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !2858 {
start:
  %self.dbg.spill.i4 = alloca { ptr, i64 }, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %count.dbg.spill.i1 = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %1 = alloca { ptr, ptr }, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %2, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %3, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !2860, metadata !DIExpression()), !dbg !2865
  call void @llvm.dbg.declare(metadata ptr %end, metadata !2863, metadata !DIExpression()), !dbg !2866
  store ptr %slice.0, ptr %self.dbg.spill.i4, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i4, i32 0, i32 1
  store i64 %slice.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i4, metadata !2867, metadata !DIExpression()), !dbg !2872
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !2874
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2861, metadata !DIExpression()), !dbg !2875
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h84a9c06d01085279E"(ptr %slice.0) #8, !dbg !2876
  %_3 = xor i1 %_4, true, !dbg !2877
  call void @llvm.assume(i1 %_3), !dbg !2878
  br i1 false, label %bb3, label %bb4, !dbg !2879

bb4:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !2880, metadata !DIExpression()), !dbg !2886
  store i64 %slice.1, ptr %count.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1, metadata !2885, metadata !DIExpression()), !dbg !2888
  %5 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %slice.0, i64 %slice.1, !dbg !2889
  store ptr %5, ptr %end, align 8, !dbg !2890
  br label %bb5, !dbg !2890

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2891, metadata !DIExpression()), !dbg !2895
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !2894, metadata !DIExpression()), !dbg !2897
  store ptr %slice.0, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !2898, metadata !DIExpression()), !dbg !2904
  store ptr %slice.0, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !2832, metadata !DIExpression()), !dbg !2906
  store i64 %slice.1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !2837, metadata !DIExpression()), !dbg !2908
  store ptr %slice.0, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !2841, metadata !DIExpression()), !dbg !2909
  store i64 %slice.1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !2847, metadata !DIExpression()), !dbg !2911
  %6 = getelementptr i8, ptr %slice.0, i64 %slice.1, !dbg !2912
  store ptr %6, ptr %0, align 8, !dbg !2912
  %7 = load ptr, ptr %0, align 8, !dbg !2912, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::with_metadata_of
  %8 = call ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hdc03c1caf3b368daE"(ptr %7, ptr %slice.0) #8, !dbg !2913
  store ptr %8, ptr %end, align 8, !dbg !2914
  br label %bb5, !dbg !2914

bb5:                                              ; preds = %bb4, %bb3
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_12 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hbf0ff1143cf9fd53E"(ptr %slice.0) #8, !dbg !2915
  %_15 = load ptr, ptr %end, align 8, !dbg !2916, !noundef !19
  %9 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !2917
  store ptr %_12, ptr %9, align 8, !dbg !2917
  store ptr %_15, ptr %1, align 8, !dbg !2917
  %10 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !2918
  %11 = load ptr, ptr %10, align 8, !dbg !2918, !noundef !19
  %12 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !2918
  %13 = load ptr, ptr %12, align 8, !dbg !2918, !nonnull !19, !noundef !19
  %14 = insertvalue { ptr, ptr } poison, ptr %11, 0, !dbg !2918
  %15 = insertvalue { ptr, ptr } %14, ptr %13, 1, !dbg !2918
  ret { ptr, ptr } %15, !dbg !2918
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h9c185bf820c08f49E"(ptr align 8 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !2919 {
start:
  %self.dbg.spill.i4 = alloca { ptr, i64 }, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %count.dbg.spill.i1 = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %1 = alloca { ptr, ptr }, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %2, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %3, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !2921, metadata !DIExpression()), !dbg !2926
  call void @llvm.dbg.declare(metadata ptr %end, metadata !2924, metadata !DIExpression()), !dbg !2927
  store ptr %slice.0, ptr %self.dbg.spill.i4, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i4, i32 0, i32 1
  store i64 %slice.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i4, metadata !2928, metadata !DIExpression()), !dbg !2933
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !2935
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2922, metadata !DIExpression()), !dbg !2936
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h8000a7e951eecf49E"(ptr %slice.0) #8, !dbg !2937
  %_3 = xor i1 %_4, true, !dbg !2938
  call void @llvm.assume(i1 %_3), !dbg !2939
  br i1 false, label %bb3, label %bb4, !dbg !2940

bb4:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !2941, metadata !DIExpression()), !dbg !2947
  store i64 %slice.1, ptr %count.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1, metadata !2946, metadata !DIExpression()), !dbg !2949
  %5 = getelementptr inbounds i64, ptr %slice.0, i64 %slice.1, !dbg !2950
  store ptr %5, ptr %end, align 8, !dbg !2951
  br label %bb5, !dbg !2951

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2952, metadata !DIExpression()), !dbg !2956
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !2955, metadata !DIExpression()), !dbg !2958
  store ptr %slice.0, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !2959, metadata !DIExpression()), !dbg !2965
  store ptr %slice.0, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !2832, metadata !DIExpression()), !dbg !2967
  store i64 %slice.1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !2837, metadata !DIExpression()), !dbg !2969
  store ptr %slice.0, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !2841, metadata !DIExpression()), !dbg !2970
  store i64 %slice.1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !2847, metadata !DIExpression()), !dbg !2972
  %6 = getelementptr i8, ptr %slice.0, i64 %slice.1, !dbg !2973
  store ptr %6, ptr %0, align 8, !dbg !2973
  %7 = load ptr, ptr %0, align 8, !dbg !2973, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::with_metadata_of
  %8 = call ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h0698cf21eb4ca9b0E"(ptr %7, ptr %slice.0) #8, !dbg !2974
  store ptr %8, ptr %end, align 8, !dbg !2975
  br label %bb5, !dbg !2975

bb5:                                              ; preds = %bb4, %bb3
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_12 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h2cd2512b161da5e8E"(ptr %slice.0) #8, !dbg !2976
  %_15 = load ptr, ptr %end, align 8, !dbg !2977, !noundef !19
  %9 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !2978
  store ptr %_12, ptr %9, align 8, !dbg !2978
  store ptr %_15, ptr %1, align 8, !dbg !2978
  %10 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !2979
  %11 = load ptr, ptr %10, align 8, !dbg !2979, !noundef !19
  %12 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !2979
  %13 = load ptr, ptr %12, align 8, !dbg !2979, !nonnull !19, !noundef !19
  %14 = insertvalue { ptr, ptr } poison, ptr %11, 0, !dbg !2979
  %15 = insertvalue { ptr, ptr } %14, ptr %13, 1, !dbg !2979
  ret { ptr, ptr } %15, !dbg !2979
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17had9b03ff6ea1f91bE"(ptr align 8 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !2980 {
start:
  %self.dbg.spill.i4 = alloca { ptr, i64 }, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %count.dbg.spill.i1 = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %1 = alloca { ptr, ptr }, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %2, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %3, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !2982, metadata !DIExpression()), !dbg !2987
  call void @llvm.dbg.declare(metadata ptr %end, metadata !2985, metadata !DIExpression()), !dbg !2988
  store ptr %slice.0, ptr %self.dbg.spill.i4, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i4, i32 0, i32 1
  store i64 %slice.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i4, metadata !2989, metadata !DIExpression()), !dbg !2994
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !2996
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2983, metadata !DIExpression()), !dbg !2997
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hf409547ad364b64dE"(ptr %slice.0) #8, !dbg !2998
  %_3 = xor i1 %_4, true, !dbg !2999
  call void @llvm.assume(i1 %_3), !dbg !3000
  br i1 false, label %bb3, label %bb4, !dbg !3001

bb4:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !3002, metadata !DIExpression()), !dbg !3008
  store i64 %slice.1, ptr %count.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1, metadata !3007, metadata !DIExpression()), !dbg !3010
  %5 = getelementptr inbounds i64, ptr %slice.0, i64 %slice.1, !dbg !3011
  store ptr %5, ptr %end, align 8, !dbg !3012
  br label %bb5, !dbg !3012

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !3013, metadata !DIExpression()), !dbg !3017
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !3016, metadata !DIExpression()), !dbg !3019
  store ptr %slice.0, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !3020, metadata !DIExpression()), !dbg !3026
  store ptr %slice.0, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !2832, metadata !DIExpression()), !dbg !3028
  store i64 %slice.1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !2837, metadata !DIExpression()), !dbg !3030
  store ptr %slice.0, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !2841, metadata !DIExpression()), !dbg !3031
  store i64 %slice.1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !2847, metadata !DIExpression()), !dbg !3033
  %6 = getelementptr i8, ptr %slice.0, i64 %slice.1, !dbg !3034
  store ptr %6, ptr %0, align 8, !dbg !3034
  %7 = load ptr, ptr %0, align 8, !dbg !3034, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::with_metadata_of
  %8 = call ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h9e0e6941e2596ebdE"(ptr %7, ptr %slice.0) #8, !dbg !3035
  store ptr %8, ptr %end, align 8, !dbg !3036
  br label %bb5, !dbg !3036

bb5:                                              ; preds = %bb4, %bb3
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_12 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h8262915611424ec9E"(ptr %slice.0) #8, !dbg !3037
  %_15 = load ptr, ptr %end, align 8, !dbg !3038, !noundef !19
  %9 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !3039
  store ptr %_12, ptr %9, align 8, !dbg !3039
  store ptr %_15, ptr %1, align 8, !dbg !3039
  %10 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !3040
  %11 = load ptr, ptr %10, align 8, !dbg !3040, !noundef !19
  %12 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !3040
  %13 = load ptr, ptr %12, align 8, !dbg !3040, !nonnull !19, !noundef !19
  %14 = insertvalue { ptr, ptr } poison, ptr %11, 0, !dbg !3040
  %15 = insertvalue { ptr, ptr } %14, ptr %13, 1, !dbg !3040
  ret { ptr, ptr } %15, !dbg !3040
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h039d82ca2a59bc08E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !3041 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3048, metadata !DIExpression()), !dbg !3050
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !3049, metadata !DIExpression()), !dbg !3051
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h2ee343b5ca39b8daE"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !3052
  %4 = extractvalue { ptr, i64 } %3, 0, !dbg !3052
  %5 = extractvalue { ptr, i64 } %3, 1, !dbg !3052
  %6 = insertvalue { ptr, i64 } poison, ptr %4, 0, !dbg !3053
  %7 = insertvalue { ptr, i64 } %6, i64 %5, 1, !dbg !3053
  ret { ptr, i64 } %7, !dbg !3053
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h2a2a872e0fb7e13eE"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !3054 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3058, metadata !DIExpression()), !dbg !3060
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !3059, metadata !DIExpression()), !dbg !3061
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb0dfbc8b97592925E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !3062
  %4 = extractvalue { ptr, i64 } %3, 0, !dbg !3062
  %5 = extractvalue { ptr, i64 } %3, 1, !dbg !3062
  %6 = insertvalue { ptr, i64 } poison, ptr %4, 0, !dbg !3063
  %7 = insertvalue { ptr, i64 } %6, i64 %5, 1, !dbg !3063
  ret { ptr, i64 } %7, !dbg !3063
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h301e99d8da35790eE"(ptr align 4 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !3064 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3068, metadata !DIExpression()), !dbg !3070
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !3069, metadata !DIExpression()), !dbg !3071
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h236fbf796e9daf34E"(ptr align 4 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !3072
  %4 = extractvalue { ptr, i64 } %3, 0, !dbg !3072
  %5 = extractvalue { ptr, i64 } %3, 1, !dbg !3072
  %6 = insertvalue { ptr, i64 } poison, ptr %4, 0, !dbg !3073
  %7 = insertvalue { ptr, i64 } %6, i64 %5, 1, !dbg !3073
  ret { ptr, i64 } %7, !dbg !3073
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17ha7755b8da161b181E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !3074 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3078, metadata !DIExpression()), !dbg !3080
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !3079, metadata !DIExpression()), !dbg !3081
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h2b474af858c50678E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !3082
  %4 = extractvalue { ptr, i64 } %3, 0, !dbg !3082
  %5 = extractvalue { ptr, i64 } %3, 1, !dbg !3082
  %6 = insertvalue { ptr, i64 } poison, ptr %4, 0, !dbg !3083
  %7 = insertvalue { ptr, i64 } %6, i64 %5, 1, !dbg !3083
  ret { ptr, i64 } %7, !dbg !3083
}

; core::option::Option<T>::expect
; Function Attrs: inlinehint noredzone nounwind
define i8 @"_ZN4core6option15Option$LT$T$GT$6expect17h70a91fc90d1e0006E"(i8 %0, ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) unnamed_addr #0 !dbg !3084 {
start:
  %2 = alloca i8, align 1
  %msg.dbg.spill = alloca { ptr, i64 }, align 8
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3102, metadata !DIExpression()), !dbg !3106
  %3 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 0
  store ptr %msg.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 1
  store i64 %msg.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %msg.dbg.spill, metadata !3103, metadata !DIExpression()), !dbg !3107
  %5 = load i8, ptr %self, align 1, !dbg !3108, !range !3109, !noundef !19
  %6 = icmp eq i8 %5, 4, !dbg !3108
  %_3 = select i1 %6, i64 0, i64 1, !dbg !3108
  %7 = icmp eq i64 %_3, 0, !dbg !3110
  br i1 %7, label %bb1, label %bb3, !dbg !3110

bb1:                                              ; preds = %start
; call core::option::expect_failed
  call void @_ZN4core6option13expect_failed17hf44796ad4aba4042E(ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) #9, !dbg !3111
  unreachable, !dbg !3111

bb3:                                              ; preds = %start
  %8 = load i8, ptr %self, align 1, !dbg !3112, !range !3113, !noundef !19
  store i8 %8, ptr %2, align 1, !dbg !3112
  call void @llvm.dbg.declare(metadata ptr %2, metadata !3104, metadata !DIExpression()), !dbg !3114
  ret i8 %8, !dbg !3115

bb2:                                              ; No predecessors!
  unreachable, !dbg !3108
}

; core::option::Option<T>::expect
; Function Attrs: inlinehint noredzone nounwind
define i8 @"_ZN4core6option15Option$LT$T$GT$6expect17hf367ebc9fda3b6c1E"(i8 %0, ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) unnamed_addr #0 !dbg !3116 {
start:
  %2 = alloca i8, align 1
  %msg.dbg.spill = alloca { ptr, i64 }, align 8
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3133, metadata !DIExpression()), !dbg !3137
  %3 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 0
  store ptr %msg.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 1
  store i64 %msg.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %msg.dbg.spill, metadata !3134, metadata !DIExpression()), !dbg !3138
  %5 = load i8, ptr %self, align 1, !dbg !3139, !range !3109, !noundef !19
  %6 = icmp eq i8 %5, 4, !dbg !3139
  %_3 = select i1 %6, i64 0, i64 1, !dbg !3139
  %7 = icmp eq i64 %_3, 0, !dbg !3140
  br i1 %7, label %bb1, label %bb3, !dbg !3140

bb1:                                              ; preds = %start
; call core::option::expect_failed
  call void @_ZN4core6option13expect_failed17hf44796ad4aba4042E(ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) #9, !dbg !3141
  unreachable, !dbg !3141

bb3:                                              ; preds = %start
  %8 = load i8, ptr %self, align 1, !dbg !3142, !range !3113, !noundef !19
  store i8 %8, ptr %2, align 1, !dbg !3142
  call void @llvm.dbg.declare(metadata ptr %2, metadata !3135, metadata !DIExpression()), !dbg !3143
  ret i8 %8, !dbg !3144

bb2:                                              ; No predecessors!
  unreachable, !dbg !3139
}

; core::option::Option<T>::unwrap
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN4core6option15Option$LT$T$GT$6unwrap17he417925dd30d50f4E"(i64 %0, i64 %1, ptr align 8 %2) unnamed_addr #0 !dbg !3145 {
start:
  %3 = alloca i64, align 8
  %self = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3149, metadata !DIExpression()), !dbg !3152
  %_2 = load i64, ptr %self, align 8, !dbg !3153, !range !1853, !noundef !19
  %6 = icmp eq i64 %_2, 0, !dbg !3154
  br i1 %6, label %bb1, label %bb3, !dbg !3154

bb1:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @alloc_5f55955de67e57c79064b537689facea, i64 43, ptr align 8 %2) #9, !dbg !3155
  unreachable, !dbg !3155

bb3:                                              ; preds = %start
  %7 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3156
  %8 = load i64, ptr %7, align 8, !dbg !3156, !noundef !19
  store i64 %8, ptr %3, align 8, !dbg !3156
  call void @llvm.dbg.declare(metadata ptr %3, metadata !3150, metadata !DIExpression()), !dbg !3157
  ret i64 %8, !dbg !3158

bb2:                                              ; No predecessors!
  unreachable, !dbg !3153
}

; core::result::Result<T,E>::ok
; Function Attrs: inlinehint noredzone nounwind
define { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17hd8e931e56454444cE"(i64 %0, i64 %1) unnamed_addr #0 !dbg !3159 {
start:
  %x.dbg.spill = alloca i64, align 8
  %2 = alloca { i64, i64 }, align 8
  %self = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3182, metadata !DIExpression()), !dbg !3185
  %_2 = load i64, ptr %self, align 8, !dbg !3186, !range !1853, !noundef !19
  %5 = icmp eq i64 %_2, 0, !dbg !3187
  br i1 %5, label %bb3, label %bb1, !dbg !3187

bb3:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3188
  %x = load i64, ptr %6, align 8, !dbg !3188, !noundef !19
  store i64 %x, ptr %x.dbg.spill, align 8, !dbg !3188
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill, metadata !3183, metadata !DIExpression()), !dbg !3189
  %7 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !3190
  store i64 %x, ptr %7, align 8, !dbg !3190
  store i64 1, ptr %2, align 8, !dbg !3190
  br label %bb6, !dbg !3191

bb1:                                              ; preds = %start
  store i64 0, ptr %2, align 8, !dbg !3192
  br label %bb6, !dbg !3192

bb2:                                              ; No predecessors!
  unreachable, !dbg !3186

bb6:                                              ; preds = %bb3, %bb1
  %_4 = load i64, ptr %self, align 8, !dbg !3193, !range !1853, !noundef !19
  %8 = icmp eq i64 %_4, 0, !dbg !3193
  br i1 %8, label %bb4, label %bb5, !dbg !3193

bb4:                                              ; preds = %bb5, %bb6
  %9 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 0, !dbg !3194
  %10 = load i64, ptr %9, align 8, !dbg !3194, !range !1853, !noundef !19
  %11 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !3194
  %12 = load i64, ptr %11, align 8, !dbg !3194
  %13 = insertvalue { i64, i64 } poison, i64 %10, 0, !dbg !3194
  %14 = insertvalue { i64, i64 } %13, i64 %12, 1, !dbg !3194
  ret { i64, i64 } %14, !dbg !3194

bb5:                                              ; preds = %bb6
  br label %bb4, !dbg !3193
}

; core::result::Result<T,E>::expect
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN4core6result19Result$LT$T$C$E$GT$6expect17h50e8494b9a2c9d97E"(i64 %0, i64 %1, ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %2) unnamed_addr #0 !dbg !3195 {
start:
  %3 = alloca i64, align 8
  %msg.dbg.spill = alloca { ptr, i64 }, align 8
  %e = alloca i64, align 8
  %self = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3214, metadata !DIExpression()), !dbg !3220
  %6 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 0
  store ptr %msg.0, ptr %6, align 8
  %7 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 1
  store i64 %msg.1, ptr %7, align 8
  call void @llvm.dbg.declare(metadata ptr %msg.dbg.spill, metadata !3215, metadata !DIExpression()), !dbg !3221
  call void @llvm.dbg.declare(metadata ptr %e, metadata !3218, metadata !DIExpression()), !dbg !3222
  %_3 = load i64, ptr %self, align 8, !dbg !3223, !range !1853, !noundef !19
  %8 = icmp eq i64 %_3, 0, !dbg !3224
  br i1 %8, label %bb3, label %bb1, !dbg !3224

bb3:                                              ; preds = %start
  %9 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3225
  %10 = load i64, ptr %9, align 8, !dbg !3225, !noundef !19
  store i64 %10, ptr %3, align 8, !dbg !3225
  call void @llvm.dbg.declare(metadata ptr %3, metadata !3216, metadata !DIExpression()), !dbg !3226
  ret i64 %10, !dbg !3227

bb1:                                              ; preds = %start
  %11 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3228
  %12 = load i64, ptr %11, align 8, !dbg !3228, !noundef !19
  store i64 %12, ptr %e, align 8, !dbg !3228
; call core::result::unwrap_failed
  call void @_ZN4core6result13unwrap_failed17hae87f2efcf94ec4cE(ptr align 1 %msg.0, i64 %msg.1, ptr align 1 %e, ptr align 8 @vtable.8, ptr align 8 %2) #9, !dbg !3229
  unreachable, !dbg !3229

bb2:                                              ; No predecessors!
  unreachable, !dbg !3223
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h109e515128ad2499E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3230 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:433:34: 433:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3266, metadata !DIExpression()), !dbg !3274
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3267, metadata !DIExpression()), !dbg !3275
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3268, metadata !DIExpression()), !dbg !3276
  store i8 0, ptr %_9, align 1, !dbg !3277
  store i8 1, ptr %_9, align 1, !dbg !3277
  %1 = load i8, ptr %self, align 8, !dbg !3277, !range !1562, !noundef !19
  %2 = trunc i8 %1 to i1, !dbg !3277
  %_3 = zext i1 %2 to i64, !dbg !3277
  %3 = icmp eq i64 %_3, 0, !dbg !3278
  br i1 %3, label %bb3, label %bb1, !dbg !3278

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3279
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3279
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3280
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3280
  store i64 3, ptr %0, align 8, !dbg !3280
  br label %bb7, !dbg !3281

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3282
  %7 = load i8, ptr %6, align 1, !dbg !3282, !range !1562, !noundef !19
  %e = trunc i8 %7 to i1, !dbg !3282
  %8 = zext i1 %e to i8, !dbg !3282
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3282
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3270, metadata !DIExpression()), !dbg !3283
  store i8 0, ptr %_9, align 1, !dbg !3284
  %9 = zext i1 %e to i8, !dbg !3284
  store i8 %9, ptr %_8, align 1, !dbg !3284
  %10 = load i8, ptr %_8, align 1, !dbg !3284, !range !1562, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !3284
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h724134d6da943fb8E"(i1 zeroext %11) #8, !dbg !3284
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3284
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3284
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3285
  store i64 %_6.0, ptr %13, align 8, !dbg !3285
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3285
  store i64 %_6.1, ptr %14, align 8, !dbg !3285
  br label %bb7, !dbg !3286

bb2:                                              ; No predecessors!
  unreachable, !dbg !3277

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3287, !range !1562, !noundef !19
  %16 = trunc i8 %15 to i1, !dbg !3287
  br i1 %16, label %bb6, label %bb5, !dbg !3287

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3288

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3287
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h14ba0d427ccbdf73E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3289 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:595:34: 595:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3296, metadata !DIExpression()), !dbg !3304
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3297, metadata !DIExpression()), !dbg !3305
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3298, metadata !DIExpression()), !dbg !3306
  store i8 0, ptr %_9, align 1, !dbg !3307
  store i8 1, ptr %_9, align 1, !dbg !3307
  %1 = load i8, ptr %self, align 8, !dbg !3307, !range !1562, !noundef !19
  %2 = trunc i8 %1 to i1, !dbg !3307
  %_3 = zext i1 %2 to i64, !dbg !3307
  %3 = icmp eq i64 %_3, 0, !dbg !3308
  br i1 %3, label %bb3, label %bb1, !dbg !3308

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3309
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3309
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3310
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3310
  store i64 3, ptr %0, align 8, !dbg !3310
  br label %bb7, !dbg !3311

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3312
  %7 = load i8, ptr %6, align 1, !dbg !3312, !range !1562, !noundef !19
  %e = trunc i8 %7 to i1, !dbg !3312
  %8 = zext i1 %e to i8, !dbg !3312
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3312
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3300, metadata !DIExpression()), !dbg !3313
  store i8 0, ptr %_9, align 1, !dbg !3314
  %9 = zext i1 %e to i8, !dbg !3314
  store i8 %9, ptr %_8, align 1, !dbg !3314
  %10 = load i8, ptr %_8, align 1, !dbg !3314, !range !1562, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !3314
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hce1fe54d3262b1a4E"(i1 zeroext %11) #8, !dbg !3314
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3314
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3314
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3315
  store i64 %_6.0, ptr %13, align 8, !dbg !3315
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3315
  store i64 %_6.1, ptr %14, align 8, !dbg !3315
  br label %bb7, !dbg !3316

bb2:                                              ; No predecessors!
  unreachable, !dbg !3307

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3317, !range !1562, !noundef !19
  %16 = trunc i8 %15 to i1, !dbg !3317
  br i1 %16, label %bb6, label %bb5, !dbg !3317

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3318

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3317
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h1b9ab45d773305b4E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3319 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:610:46: 610:51]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3324, metadata !DIExpression()), !dbg !3332
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3325, metadata !DIExpression()), !dbg !3333
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3326, metadata !DIExpression()), !dbg !3334
  store i8 0, ptr %_9, align 1, !dbg !3335
  store i8 1, ptr %_9, align 1, !dbg !3335
  %1 = load i8, ptr %self, align 8, !dbg !3335, !range !1562, !noundef !19
  %2 = trunc i8 %1 to i1, !dbg !3335
  %_3 = zext i1 %2 to i64, !dbg !3335
  %3 = icmp eq i64 %_3, 0, !dbg !3336
  br i1 %3, label %bb3, label %bb1, !dbg !3336

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3337
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3337
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3338
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3338
  store i64 3, ptr %0, align 8, !dbg !3338
  br label %bb7, !dbg !3339

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3340
  %7 = load i8, ptr %6, align 1, !dbg !3340, !range !1562, !noundef !19
  %e = trunc i8 %7 to i1, !dbg !3340
  %8 = zext i1 %e to i8, !dbg !3340
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3340
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3328, metadata !DIExpression()), !dbg !3341
  store i8 0, ptr %_9, align 1, !dbg !3342
  %9 = zext i1 %e to i8, !dbg !3342
  store i8 %9, ptr %_8, align 1, !dbg !3342
  %10 = load i8, ptr %_8, align 1, !dbg !3342, !range !1562, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !3342
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h43a150eea3155e56E"(i1 zeroext %11) #8, !dbg !3342
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3342
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3342
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3343
  store i64 %_6.0, ptr %13, align 8, !dbg !3343
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3343
  store i64 %_6.1, ptr %14, align 8, !dbg !3343
  br label %bb7, !dbg !3344

bb2:                                              ; No predecessors!
  unreachable, !dbg !3335

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3345, !range !1562, !noundef !19
  %16 = trunc i8 %15 to i1, !dbg !3345
  br i1 %16, label %bb6, label %bb5, !dbg !3345

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3346

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3345
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h20463ba4983262e0E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3347 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3399, metadata !DIExpression()), !dbg !3408
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3400, metadata !DIExpression()), !dbg !3409
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3401, metadata !DIExpression()), !dbg !3410
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3403, metadata !DIExpression()), !dbg !3411
  store i8 0, ptr %_9, align 1, !dbg !3412
  store i8 1, ptr %_9, align 1, !dbg !3412
  %_3 = load i64, ptr %self, align 8, !dbg !3412, !range !1853, !noundef !19
  %1 = icmp eq i64 %_3, 0, !dbg !3413
  br i1 %1, label %bb3, label %bb1, !dbg !3413

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3414
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3414
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>::Ok", ptr %0, i32 0, i32 1, !dbg !3415
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3415
  store i64 3, ptr %0, align 8, !dbg !3415
  br label %bb7, !dbg !3416

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3417
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::translate_page::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h9b8bf1ff8d5d84e6E"(ptr align 8 %op) #8, !dbg !3417
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3417
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3417
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3418
  store i64 %_6.0, ptr %5, align 8, !dbg !3418
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3418
  store i64 %_6.1, ptr %6, align 8, !dbg !3418
  br label %bb7, !dbg !3419

bb2:                                              ; No predecessors!
  unreachable, !dbg !3412

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3420, !range !1562, !noundef !19
  %8 = trunc i8 %7 to i1, !dbg !3420
  br i1 %8, label %bb6, label %bb5, !dbg !3420

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3421

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3420
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h25c722ec02251d07E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3422 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:602:34: 602:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3427, metadata !DIExpression()), !dbg !3435
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3428, metadata !DIExpression()), !dbg !3436
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3429, metadata !DIExpression()), !dbg !3437
  store i8 0, ptr %_9, align 1, !dbg !3438
  store i8 1, ptr %_9, align 1, !dbg !3438
  %1 = load i8, ptr %self, align 8, !dbg !3438, !range !1562, !noundef !19
  %2 = trunc i8 %1 to i1, !dbg !3438
  %_3 = zext i1 %2 to i64, !dbg !3438
  %3 = icmp eq i64 %_3, 0, !dbg !3439
  br i1 %3, label %bb3, label %bb1, !dbg !3439

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3440
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3440
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3441
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3441
  store i64 3, ptr %0, align 8, !dbg !3441
  br label %bb7, !dbg !3442

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3443
  %7 = load i8, ptr %6, align 1, !dbg !3443, !range !1562, !noundef !19
  %e = trunc i8 %7 to i1, !dbg !3443
  %8 = zext i1 %e to i8, !dbg !3443
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3443
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3431, metadata !DIExpression()), !dbg !3444
  store i8 0, ptr %_9, align 1, !dbg !3445
  %9 = zext i1 %e to i8, !dbg !3445
  store i8 %9, ptr %_8, align 1, !dbg !3445
  %10 = load i8, ptr %_8, align 1, !dbg !3445, !range !1562, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !3445
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hb3d19752aa802e0fE"(i1 zeroext %11) #8, !dbg !3445
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3445
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3445
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3446
  store i64 %_6.0, ptr %13, align 8, !dbg !3446
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3446
  store i64 %_6.1, ptr %14, align 8, !dbg !3446
  br label %bb7, !dbg !3447

bb2:                                              ; No predecessors!
  unreachable, !dbg !3438

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3448, !range !1562, !noundef !19
  %16 = trunc i8 %15 to i1, !dbg !3448
  br i1 %16, label %bb6, label %bb5, !dbg !3448

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3449

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3448
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h35a6dc119181b6b8E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3450 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:314:34: 314:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3457, metadata !DIExpression()), !dbg !3465
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3458, metadata !DIExpression()), !dbg !3466
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3459, metadata !DIExpression()), !dbg !3467
  store i8 0, ptr %_9, align 1, !dbg !3468
  store i8 1, ptr %_9, align 1, !dbg !3468
  %1 = load i8, ptr %self, align 8, !dbg !3468, !range !1562, !noundef !19
  %2 = trunc i8 %1 to i1, !dbg !3468
  %_3 = zext i1 %2 to i64, !dbg !3468
  %3 = icmp eq i64 %_3, 0, !dbg !3469
  br i1 %3, label %bb3, label %bb1, !dbg !3469

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3470
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3470
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3471
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3471
  store i64 3, ptr %0, align 8, !dbg !3471
  br label %bb7, !dbg !3472

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3473
  %7 = load i8, ptr %6, align 1, !dbg !3473, !range !1562, !noundef !19
  %e = trunc i8 %7 to i1, !dbg !3473
  %8 = zext i1 %e to i8, !dbg !3473
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3473
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3461, metadata !DIExpression()), !dbg !3474
  store i8 0, ptr %_9, align 1, !dbg !3475
  %9 = zext i1 %e to i8, !dbg !3475
  store i8 %9, ptr %_8, align 1, !dbg !3475
  %10 = load i8, ptr %_8, align 1, !dbg !3475, !range !1562, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !3475
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hd35f19569093ff75E"(i1 zeroext %11) #8, !dbg !3475
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3475
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3475
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3476
  store i64 %_6.0, ptr %13, align 8, !dbg !3476
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3476
  store i64 %_6.1, ptr %14, align 8, !dbg !3476
  br label %bb7, !dbg !3477

bb2:                                              ; No predecessors!
  unreachable, !dbg !3468

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3478, !range !1562, !noundef !19
  %16 = trunc i8 %15 to i1, !dbg !3478
  br i1 %16, label %bb6, label %bb5, !dbg !3478

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3479

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3478
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h5200ee21d858a337E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3480 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3517, metadata !DIExpression()), !dbg !3525
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3518, metadata !DIExpression()), !dbg !3526
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3519, metadata !DIExpression()), !dbg !3527
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3521, metadata !DIExpression()), !dbg !3528
  store i8 0, ptr %_9, align 1, !dbg !3529
  store i8 1, ptr %_9, align 1, !dbg !3529
  %_3 = load i64, ptr %self, align 8, !dbg !3529, !range !1853, !noundef !19
  %1 = icmp eq i64 %_3, 0, !dbg !3530
  br i1 %1, label %bb3, label %bb1, !dbg !3530

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3531
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3531
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3532
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3532
  store i64 3, ptr %0, align 8, !dbg !3532
  br label %bb7, !dbg !3533

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3534
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hb670919267de9d3cE"(ptr align 8 %op) #8, !dbg !3534
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3534
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3534
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3535
  store i64 %_6.0, ptr %5, align 8, !dbg !3535
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3535
  store i64 %_6.1, ptr %6, align 8, !dbg !3535
  br label %bb7, !dbg !3536

bb2:                                              ; No predecessors!
  unreachable, !dbg !3529

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3537, !range !1562, !noundef !19
  %8 = trunc i8 %7 to i1, !dbg !3537
  br i1 %8, label %bb6, label %bb5, !dbg !3537

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3538

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3537
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h7f503295b63f26f0E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3539 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3561, metadata !DIExpression()), !dbg !3569
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3562, metadata !DIExpression()), !dbg !3570
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3563, metadata !DIExpression()), !dbg !3571
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3565, metadata !DIExpression()), !dbg !3572
  store i8 0, ptr %_9, align 1, !dbg !3573
  store i8 1, ptr %_9, align 1, !dbg !3573
  %_3 = load i64, ptr %self, align 8, !dbg !3573, !range !1853, !noundef !19
  %1 = icmp eq i64 %_3, 0, !dbg !3574
  br i1 %1, label %bb3, label %bb1, !dbg !3574

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3575
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3575
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>::Ok", ptr %0, i32 0, i32 1, !dbg !3576
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3576
  store i64 3, ptr %0, align 8, !dbg !3576
  br label %bb7, !dbg !3577

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3578
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::translate_page::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17hd6dfeb432f494796E"(ptr align 8 %op) #8, !dbg !3578
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3578
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3578
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3579
  store i64 %_6.0, ptr %5, align 8, !dbg !3579
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3579
  store i64 %_6.1, ptr %6, align 8, !dbg !3579
  br label %bb7, !dbg !3580

bb2:                                              ; No predecessors!
  unreachable, !dbg !3573

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3581, !range !1562, !noundef !19
  %8 = trunc i8 %7 to i1, !dbg !3581
  br i1 %8, label %bb6, label %bb5, !dbg !3581

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3582

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3581
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hb73a361dc4087276E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3583 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:440:34: 440:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3588, metadata !DIExpression()), !dbg !3596
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3589, metadata !DIExpression()), !dbg !3597
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3590, metadata !DIExpression()), !dbg !3598
  store i8 0, ptr %_9, align 1, !dbg !3599
  store i8 1, ptr %_9, align 1, !dbg !3599
  %1 = load i8, ptr %self, align 8, !dbg !3599, !range !1562, !noundef !19
  %2 = trunc i8 %1 to i1, !dbg !3599
  %_3 = zext i1 %2 to i64, !dbg !3599
  %3 = icmp eq i64 %_3, 0, !dbg !3600
  br i1 %3, label %bb3, label %bb1, !dbg !3600

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3601
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3601
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3602
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3602
  store i64 3, ptr %0, align 8, !dbg !3602
  br label %bb7, !dbg !3603

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3604
  %7 = load i8, ptr %6, align 1, !dbg !3604, !range !1562, !noundef !19
  %e = trunc i8 %7 to i1, !dbg !3604
  %8 = zext i1 %e to i8, !dbg !3604
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3604
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3592, metadata !DIExpression()), !dbg !3605
  store i8 0, ptr %_9, align 1, !dbg !3606
  %9 = zext i1 %e to i8, !dbg !3606
  store i8 %9, ptr %_8, align 1, !dbg !3606
  %10 = load i8, ptr %_8, align 1, !dbg !3606, !range !1562, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !3606
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h978a4840fe1cfc11E"(i1 zeroext %11) #8, !dbg !3606
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3606
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3606
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3607
  store i64 %_6.0, ptr %13, align 8, !dbg !3607
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3607
  store i64 %_6.1, ptr %14, align 8, !dbg !3607
  br label %bb7, !dbg !3608

bb2:                                              ; No predecessors!
  unreachable, !dbg !3599

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3609, !range !1562, !noundef !19
  %16 = trunc i8 %15 to i1, !dbg !3609
  br i1 %16, label %bb6, label %bb5, !dbg !3609

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3610

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3609
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hc7a1edf191c79228E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3611 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3647, metadata !DIExpression()), !dbg !3655
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3648, metadata !DIExpression()), !dbg !3656
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3649, metadata !DIExpression()), !dbg !3657
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3651, metadata !DIExpression()), !dbg !3658
  store i8 0, ptr %_9, align 1, !dbg !3659
  store i8 1, ptr %_9, align 1, !dbg !3659
  %_3 = load i64, ptr %self, align 8, !dbg !3659, !range !1853, !noundef !19
  %1 = icmp eq i64 %_3, 0, !dbg !3660
  br i1 %1, label %bb3, label %bb1, !dbg !3660

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3661
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3661
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>::Ok", ptr %0, i32 0, i32 1, !dbg !3662
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3662
  store i64 3, ptr %0, align 8, !dbg !3662
  br label %bb7, !dbg !3663

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3664
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::translate_page::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h3887cf82234eb977E"(ptr align 8 %op) #8, !dbg !3664
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3664
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3664
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3665
  store i64 %_6.0, ptr %5, align 8, !dbg !3665
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3665
  store i64 %_6.1, ptr %6, align 8, !dbg !3665
  br label %bb7, !dbg !3666

bb2:                                              ; No predecessors!
  unreachable, !dbg !3659

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3667, !range !1562, !noundef !19
  %8 = trunc i8 %7 to i1, !dbg !3667
  br i1 %8, label %bb6, label %bb5, !dbg !3667

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3668

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3667
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17he304188f4ef444e1E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3669 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:588:34: 588:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3674, metadata !DIExpression()), !dbg !3682
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3675, metadata !DIExpression()), !dbg !3683
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3676, metadata !DIExpression()), !dbg !3684
  store i8 0, ptr %_9, align 1, !dbg !3685
  store i8 1, ptr %_9, align 1, !dbg !3685
  %1 = load i8, ptr %self, align 8, !dbg !3685, !range !1562, !noundef !19
  %2 = trunc i8 %1 to i1, !dbg !3685
  %_3 = zext i1 %2 to i64, !dbg !3685
  %3 = icmp eq i64 %_3, 0, !dbg !3686
  br i1 %3, label %bb3, label %bb1, !dbg !3686

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3687
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3687
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3688
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3688
  store i64 3, ptr %0, align 8, !dbg !3688
  br label %bb7, !dbg !3689

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3690
  %7 = load i8, ptr %6, align 1, !dbg !3690, !range !1562, !noundef !19
  %e = trunc i8 %7 to i1, !dbg !3690
  %8 = zext i1 %e to i8, !dbg !3690
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3690
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3678, metadata !DIExpression()), !dbg !3691
  store i8 0, ptr %_9, align 1, !dbg !3692
  %9 = zext i1 %e to i8, !dbg !3692
  store i8 %9, ptr %_8, align 1, !dbg !3692
  %10 = load i8, ptr %_8, align 1, !dbg !3692, !range !1562, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !3692
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h3ae4e6719807eca6E"(i1 zeroext %11) #8, !dbg !3692
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3692
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3692
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3693
  store i64 %_6.0, ptr %13, align 8, !dbg !3693
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3693
  store i64 %_6.1, ptr %14, align 8, !dbg !3693
  br label %bb7, !dbg !3694

bb2:                                              ; No predecessors!
  unreachable, !dbg !3685

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3695, !range !1562, !noundef !19
  %16 = trunc i8 %15 to i1, !dbg !3695
  br i1 %16, label %bb6, label %bb5, !dbg !3695

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3696

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3695
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hfc5b97d54ad9d5ddE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3697 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3718, metadata !DIExpression()), !dbg !3726
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3719, metadata !DIExpression()), !dbg !3727
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3720, metadata !DIExpression()), !dbg !3728
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3722, metadata !DIExpression()), !dbg !3729
  store i8 0, ptr %_9, align 1, !dbg !3730
  store i8 1, ptr %_9, align 1, !dbg !3730
  %_3 = load i64, ptr %self, align 8, !dbg !3730, !range !1853, !noundef !19
  %1 = icmp eq i64 %_3, 0, !dbg !3731
  br i1 %1, label %bb3, label %bb1, !dbg !3731

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3732
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3732
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3733
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3733
  store i64 3, ptr %0, align 8, !dbg !3733
  br label %bb7, !dbg !3734

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3735
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h297820c5fb8646f2E"(ptr align 8 %op) #8, !dbg !3735
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3735
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3735
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3736
  store i64 %_6.0, ptr %5, align 8, !dbg !3736
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3736
  store i64 %_6.1, ptr %6, align 8, !dbg !3736
  br label %bb7, !dbg !3737

bb2:                                              ; No predecessors!
  unreachable, !dbg !3730

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3738, !range !1562, !noundef !19
  %8 = trunc i8 %7 to i1, !dbg !3738
  br i1 %8, label %bb6, label %bb5, !dbg !3738

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3739

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3738
}

; core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<u64> for usize>::try_from
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$u64$GT$$u20$for$u20$usize$GT$8try_from17h54fd66e07cae6c14E"(i64 %value) unnamed_addr #0 !dbg !3740 {
start:
  %value.dbg.spill = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !3762, metadata !DIExpression()), !dbg !3763
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3764
  store i64 %value, ptr %1, align 8, !dbg !3764
  store i64 0, ptr %0, align 8, !dbg !3764
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3765
  %3 = load i64, ptr %2, align 8, !dbg !3765, !range !1853, !noundef !19
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3765
  %5 = load i64, ptr %4, align 8, !dbg !3765
  %6 = insertvalue { i64, i64 } poison, i64 %3, 0, !dbg !3765
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !3765
  ret { i64, i64 } %7, !dbg !3765
}

; core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u64>::try_from
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17h4fa13405bc2c82b3E"(i64 %value) unnamed_addr #0 !dbg !3766 {
start:
  %value.dbg.spill = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !3771, metadata !DIExpression()), !dbg !3772
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3773
  store i64 %value, ptr %1, align 8, !dbg !3773
  store i64 0, ptr %0, align 8, !dbg !3773
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3774
  %3 = load i64, ptr %2, align 8, !dbg !3774, !range !1853, !noundef !19
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3774
  %5 = load i64, ptr %4, align 8, !dbg !3774
  %6 = insertvalue { i64, i64 } poison, i64 %3, 0, !dbg !3774
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !3774
  ret { i64, i64 } %7, !dbg !3774
}

; <&mut T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1e42a1c0476cedd4E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !3775 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3780, metadata !DIExpression()), !dbg !3784
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !3781, metadata !DIExpression()), !dbg !3785
  %_4 = load ptr, ptr %self, align 8, !dbg !3786, !nonnull !19, !align !3787, !noundef !19
; call <x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN86_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h49f200b4e55a0c1eE"(ptr align 4096 %_4, ptr align 8 %f) #8, !dbg !3788
  ret i1 %0, !dbg !3789
}

; <T as core::convert::Into<U>>::into
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h0c5d226dd582c2f6E"(i64 %self) unnamed_addr #0 !dbg !3790 {
start:
  %t.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3795, metadata !DIExpression()), !dbg !3797
  store i64 %self, ptr %t.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !3798, metadata !DIExpression()), !dbg !3801
  ret i64 %self, !dbg !3803
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h0515ff8f773aa16cE"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3804 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3813, metadata !DIExpression()), !dbg !3815
  %2 = insertvalue { ptr, ptr } poison, ptr %self.0, 0, !dbg !3816
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3816
  ret { ptr, ptr } %3, !dbg !3816
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h2942b9127e242961E"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3817 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3821, metadata !DIExpression()), !dbg !3823
  %2 = insertvalue { ptr, ptr } poison, ptr %self.0, 0, !dbg !3824
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3824
  ret { ptr, ptr } %3, !dbg !3824
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17ha4157fb79a05b421E"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3825 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3829, metadata !DIExpression()), !dbg !3831
  %2 = insertvalue { ptr, ptr } poison, ptr %self.0, 0, !dbg !3832
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3832
  ret { ptr, ptr } %3, !dbg !3832
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hadf06d515238046fE"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3833 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3837, metadata !DIExpression()), !dbg !3839
  %2 = insertvalue { ptr, ptr } poison, ptr %self.0, 0, !dbg !3840
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3840
  ret { ptr, ptr } %3, !dbg !3840
}

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h4aea4de2c9ba4560E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>") %0, ptr %self) unnamed_addr #0 !dbg !3841 {
start:
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %_5 = alloca { i64, i64 }, align 8
  %v = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3863, metadata !DIExpression()), !dbg !3868
  call void @llvm.dbg.declare(metadata ptr %v, metadata !3864, metadata !DIExpression()), !dbg !3869
  %1 = load i64, ptr %self, align 8, !dbg !3870, !range !3871, !noundef !19
  %2 = icmp eq i64 %1, 3, !dbg !3870
  %_2 = select i1 %2, i64 0, i64 1, !dbg !3870
  %3 = icmp eq i64 %_2, 0, !dbg !3872
  br i1 %3, label %bb3, label %bb1, !dbg !3872

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>::Ok", ptr %self, i32 0, i32 1, !dbg !3873
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %v, ptr align 8 %4, i64 8, i1 false), !dbg !3873
  %5 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>::Continue", ptr %0, i32 0, i32 1, !dbg !3874
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %v, i64 8, i1 false), !dbg !3874
  store i64 3, ptr %0, align 8, !dbg !3874
  br label %bb4, !dbg !3875

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0, !dbg !3876
  %e.0 = load i64, ptr %6, align 8, !dbg !3876, !range !929, !noundef !19
  %7 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3876
  %e.1 = load i64, ptr %7, align 8, !dbg !3876
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !3876
  store i64 %e.0, ptr %8, align 8, !dbg !3876
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !3876
  store i64 %e.1, ptr %9, align 8, !dbg !3876
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3866, metadata !DIExpression()), !dbg !3877
  %10 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3878
  store i64 %e.0, ptr %10, align 8, !dbg !3878
  %11 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3878
  store i64 %e.1, ptr %11, align 8, !dbg !3878
  %12 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3879
  %13 = load i64, ptr %12, align 8, !dbg !3879, !range !929, !noundef !19
  %14 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3879
  %15 = load i64, ptr %14, align 8, !dbg !3879
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3879
  store i64 %13, ptr %16, align 8, !dbg !3879
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3879
  store i64 %15, ptr %17, align 8, !dbg !3879
  br label %bb4, !dbg !3880

bb2:                                              ; No predecessors!
  unreachable, !dbg !3870

bb4:                                              ; preds = %bb3, %bb1
  ret void, !dbg !3881
}

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd9dc3c1495865aa5E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>") %0, ptr %self) unnamed_addr #0 !dbg !3882 {
start:
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %_5 = alloca { i64, i64 }, align 8
  %v = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3901, metadata !DIExpression()), !dbg !3906
  call void @llvm.dbg.declare(metadata ptr %v, metadata !3902, metadata !DIExpression()), !dbg !3907
  %1 = load i64, ptr %self, align 8, !dbg !3908, !range !3871, !noundef !19
  %2 = icmp eq i64 %1, 3, !dbg !3908
  %_2 = select i1 %2, i64 0, i64 1, !dbg !3908
  %3 = icmp eq i64 %_2, 0, !dbg !3909
  br i1 %3, label %bb3, label %bb1, !dbg !3909

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>::Ok", ptr %self, i32 0, i32 1, !dbg !3910
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %v, ptr align 8 %4, i64 8, i1 false), !dbg !3910
  %5 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>::Continue", ptr %0, i32 0, i32 1, !dbg !3911
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %v, i64 8, i1 false), !dbg !3911
  store i64 3, ptr %0, align 8, !dbg !3911
  br label %bb4, !dbg !3912

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0, !dbg !3913
  %e.0 = load i64, ptr %6, align 8, !dbg !3913, !range !929, !noundef !19
  %7 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3913
  %e.1 = load i64, ptr %7, align 8, !dbg !3913
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !3913
  store i64 %e.0, ptr %8, align 8, !dbg !3913
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !3913
  store i64 %e.1, ptr %9, align 8, !dbg !3913
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3904, metadata !DIExpression()), !dbg !3914
  %10 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3915
  store i64 %e.0, ptr %10, align 8, !dbg !3915
  %11 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3915
  store i64 %e.1, ptr %11, align 8, !dbg !3915
  %12 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3916
  %13 = load i64, ptr %12, align 8, !dbg !3916, !range !929, !noundef !19
  %14 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3916
  %15 = load i64, ptr %14, align 8, !dbg !3916
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3916
  store i64 %13, ptr %16, align 8, !dbg !3916
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3916
  store i64 %15, ptr %17, align 8, !dbg !3916
  br label %bb4, !dbg !3917

bb2:                                              ; No predecessors!
  unreachable, !dbg !3908

bb4:                                              ; preds = %bb3, %bb1
  ret void, !dbg !3918
}

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf56cd8bbee75483eE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %0, ptr %self) unnamed_addr #0 !dbg !3919 {
start:
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %_5 = alloca { i64, i64 }, align 8
  %v = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3938, metadata !DIExpression()), !dbg !3943
  call void @llvm.dbg.declare(metadata ptr %v, metadata !3939, metadata !DIExpression()), !dbg !3944
  %1 = load i64, ptr %self, align 8, !dbg !3945, !range !3871, !noundef !19
  %2 = icmp eq i64 %1, 3, !dbg !3945
  %_2 = select i1 %2, i64 0, i64 1, !dbg !3945
  %3 = icmp eq i64 %_2, 0, !dbg !3946
  br i1 %3, label %bb3, label %bb1, !dbg !3946

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %self, i32 0, i32 1, !dbg !3947
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %v, ptr align 8 %4, i64 8, i1 false), !dbg !3947
  %5 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %0, i32 0, i32 1, !dbg !3948
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %v, i64 8, i1 false), !dbg !3948
  store i64 3, ptr %0, align 8, !dbg !3948
  br label %bb4, !dbg !3949

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0, !dbg !3950
  %e.0 = load i64, ptr %6, align 8, !dbg !3950, !range !929, !noundef !19
  %7 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3950
  %e.1 = load i64, ptr %7, align 8, !dbg !3950
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !3950
  store i64 %e.0, ptr %8, align 8, !dbg !3950
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !3950
  store i64 %e.1, ptr %9, align 8, !dbg !3950
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3941, metadata !DIExpression()), !dbg !3951
  %10 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3952
  store i64 %e.0, ptr %10, align 8, !dbg !3952
  %11 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3952
  store i64 %e.1, ptr %11, align 8, !dbg !3952
  %12 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3953
  %13 = load i64, ptr %12, align 8, !dbg !3953, !range !929, !noundef !19
  %14 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3953
  %15 = load i64, ptr %14, align 8, !dbg !3953
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3953
  store i64 %13, ptr %16, align 8, !dbg !3953
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3953
  store i64 %15, ptr %17, align 8, !dbg !3953
  br label %bb4, !dbg !3954

bb2:                                              ; No predecessors!
  unreachable, !dbg !3945

bb4:                                              ; preds = %bb3, %bb1
  ret void, !dbg !3955
}

; <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h8ca47a963197c6d4E"() unnamed_addr #0 !dbg !3956 {
start:
  %_1.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %0 = alloca { i64, i64 }, align 8
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !3983, metadata !DIExpression()), !dbg !3985
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !3984, metadata !DIExpression()), !dbg !3985
  store i64 0, ptr %0, align 8, !dbg !3986
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3987
  %2 = load i64, ptr %1, align 8, !dbg !3987, !range !1853, !noundef !19
  %3 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3987
  %4 = load i64, ptr %3, align 8, !dbg !3987
  %5 = insertvalue { i64, i64 } poison, i64 %2, 0, !dbg !3987
  %6 = insertvalue { i64, i64 } %5, i64 %4, 1, !dbg !3987
  ret { i64, i64 } %6, !dbg !3987
}

; <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::start_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h6bba00456a55fbafE"(ptr align 8 %self) unnamed_addr #1 !dbg !3988 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4010, metadata !DIExpression()), !dbg !4011
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4012
  store ptr %self, ptr %1, align 8, !dbg !4012
  store i64 0, ptr %0, align 8, !dbg !4012
  %2 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4013
  %3 = load i64, ptr %2, align 8, !dbg !4013, !range !929, !noundef !19
  %4 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4013
  %5 = load ptr, ptr %4, align 8, !dbg !4013
  %6 = insertvalue { i64, ptr } poison, i64 %3, 0, !dbg !4013
  %7 = insertvalue { i64, ptr } %6, ptr %5, 1, !dbg !4013
  ret { i64, ptr } %7, !dbg !4013
}

; <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::end_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17hbfff19f4591cda52E"(ptr align 8 %self) unnamed_addr #1 !dbg !4014 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4016, metadata !DIExpression()), !dbg !4017
  %_2 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !4018
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4019
  store ptr %_2, ptr %1, align 8, !dbg !4019
  store i64 1, ptr %0, align 8, !dbg !4019
  %2 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4020
  %3 = load i64, ptr %2, align 8, !dbg !4020, !range !929, !noundef !19
  %4 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4020
  %5 = load ptr, ptr %4, align 8, !dbg !4020
  %6 = insertvalue { i64, ptr } poison, i64 %3, 0, !dbg !4020
  %7 = insertvalue { i64, ptr } %6, ptr %5, 1, !dbg !4020
  ret { i64, ptr } %7, !dbg !4020
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h166b4d7ea33cf6e2E"(ptr align 8 %self) unnamed_addr #0 !dbg !4021 {
start:
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %self.dbg.spill.i1.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %1 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4039, metadata !DIExpression()), !dbg !4040
  %2 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4041
  %_5 = load ptr, ptr %2, align 8, !dbg !4041, !nonnull !19, !noundef !19
  store ptr %_5, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4042, metadata !DIExpression()), !dbg !4047
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h706638ca3089f8fbE"(ptr %_5) #8, !dbg !4041
  %_2 = xor i1 %_3, true, !dbg !4049
  call void @llvm.assume(i1 %_2), !dbg !4050
  br i1 true, label %bb3, label %bb5, !dbg !4051

bb5:                                              ; preds = %bb3, %start
  %3 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4052
  %_13 = load ptr, ptr %3, align 8, !dbg !4052, !nonnull !19, !noundef !19
  store ptr %_13, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4042, metadata !DIExpression()), !dbg !4053
  %_14 = load ptr, ptr %self, align 8, !dbg !4052, !noundef !19
  %_10 = icmp eq ptr %_13, %_14, !dbg !4052
  br i1 %_10, label %bb7, label %bb8, !dbg !4052

bb3:                                              ; preds = %start
  %_9 = load ptr, ptr %self, align 8, !dbg !4055, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_8 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h0b9a41708a4b3bb8E"(ptr %_9) #8, !dbg !4055
  %_7 = xor i1 %_8, true, !dbg !4056
  call void @llvm.assume(i1 %_7), !dbg !4057
  br label %bb5, !dbg !4058

bb8:                                              ; preds = %bb5
  store ptr %self, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4059, metadata !DIExpression()), !dbg !4067
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4064, metadata !DIExpression()), !dbg !4069
  %4 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4070
  %_9.i = load ptr, ptr %4, align 8, !dbg !4070, !nonnull !19, !noundef !19
  store ptr %_9.i, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !4042, metadata !DIExpression()), !dbg !4071
  store ptr %_9.i, ptr %old.dbg.spill.i, align 8, !dbg !4070
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4065, metadata !DIExpression()), !dbg !4073
  %5 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4074
  %_13.i = load ptr, ptr %5, align 8, !dbg !4074, !nonnull !19, !noundef !19
  store ptr %_13.i, ptr %self.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1.i, metadata !4042, metadata !DIExpression()), !dbg !4075
  store ptr %_13.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4077, metadata !DIExpression()), !dbg !4083
  store i64 1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !4082, metadata !DIExpression()), !dbg !4085
  %6 = getelementptr inbounds i64, ptr %_13.i, i64 1, !dbg !4086
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_10.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h65883f323c87d329E"(ptr %6) #8, !dbg !4087
  %7 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4088
  store ptr %_10.i, ptr %7, align 8, !dbg !4088
  store ptr %_9.i, ptr %0, align 8, !dbg !4089
  %8 = load ptr, ptr %0, align 8, !dbg !4090, !noundef !19
  store ptr %8, ptr %1, align 8, !dbg !4091
  br label %bb10, !dbg !4092

bb7:                                              ; preds = %bb5
  store ptr null, ptr %1, align 8, !dbg !4093
  br label %bb10, !dbg !4092

bb10:                                             ; preds = %bb8, %bb7
  %9 = load ptr, ptr %1, align 8, !dbg !4094, !align !1073, !noundef !19
  ret ptr %9, !dbg !4094
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h3f33e0fbf3a3fac0E"(ptr align 8 %self) unnamed_addr #0 !dbg !4095 {
start:
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %self.dbg.spill.i1.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %1 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4111, metadata !DIExpression()), !dbg !4112
  %2 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4113
  %_5 = load ptr, ptr %2, align 8, !dbg !4113, !nonnull !19, !noundef !19
  store ptr %_5, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4114, metadata !DIExpression()), !dbg !4119
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h31244acb3d1d4053E"(ptr %_5) #8, !dbg !4113
  %_2 = xor i1 %_3, true, !dbg !4121
  call void @llvm.assume(i1 %_2), !dbg !4122
  br i1 true, label %bb3, label %bb5, !dbg !4123

bb5:                                              ; preds = %bb3, %start
  %3 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4124
  %_13 = load ptr, ptr %3, align 8, !dbg !4124, !nonnull !19, !noundef !19
  store ptr %_13, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4114, metadata !DIExpression()), !dbg !4125
  %_14 = load ptr, ptr %self, align 8, !dbg !4124, !noundef !19
  %_10 = icmp eq ptr %_13, %_14, !dbg !4124
  br i1 %_10, label %bb7, label %bb8, !dbg !4124

bb3:                                              ; preds = %start
  %_9 = load ptr, ptr %self, align 8, !dbg !4127, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_8 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hf409547ad364b64dE"(ptr %_9) #8, !dbg !4127
  %_7 = xor i1 %_8, true, !dbg !4128
  call void @llvm.assume(i1 %_7), !dbg !4129
  br label %bb5, !dbg !4130

bb8:                                              ; preds = %bb5
  store ptr %self, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4131, metadata !DIExpression()), !dbg !4139
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4136, metadata !DIExpression()), !dbg !4141
  %4 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4142
  %_9.i = load ptr, ptr %4, align 8, !dbg !4142, !nonnull !19, !noundef !19
  store ptr %_9.i, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !4114, metadata !DIExpression()), !dbg !4143
  store ptr %_9.i, ptr %old.dbg.spill.i, align 8, !dbg !4142
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4137, metadata !DIExpression()), !dbg !4145
  %5 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4146
  %_13.i = load ptr, ptr %5, align 8, !dbg !4146, !nonnull !19, !noundef !19
  store ptr %_13.i, ptr %self.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1.i, metadata !4114, metadata !DIExpression()), !dbg !4147
  store ptr %_13.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4149, metadata !DIExpression()), !dbg !4155
  store i64 1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !4154, metadata !DIExpression()), !dbg !4157
  %6 = getelementptr inbounds i64, ptr %_13.i, i64 1, !dbg !4158
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_10.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h8262915611424ec9E"(ptr %6) #8, !dbg !4159
  %7 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4160
  store ptr %_10.i, ptr %7, align 8, !dbg !4160
  store ptr %_9.i, ptr %0, align 8, !dbg !4161
  %8 = load ptr, ptr %0, align 8, !dbg !4162, !noundef !19
  store ptr %8, ptr %1, align 8, !dbg !4163
  br label %bb10, !dbg !4164

bb7:                                              ; preds = %bb5
  store ptr null, ptr %1, align 8, !dbg !4165
  br label %bb10, !dbg !4164

bb10:                                             ; preds = %bb8, %bb7
  %9 = load ptr, ptr %1, align 8, !dbg !4166, !align !1073, !noundef !19
  ret ptr %9, !dbg !4166
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h7a4c53bdc294e341E"(ptr align 8 %self) unnamed_addr #0 !dbg !4167 {
start:
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %self.dbg.spill.i1.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %1 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4183, metadata !DIExpression()), !dbg !4184
  %2 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4185
  %_5 = load ptr, ptr %2, align 8, !dbg !4185, !nonnull !19, !noundef !19
  store ptr %_5, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4186, metadata !DIExpression()), !dbg !4191
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h81b040ba0899a981E"(ptr %_5) #8, !dbg !4185
  %_2 = xor i1 %_3, true, !dbg !4193
  call void @llvm.assume(i1 %_2), !dbg !4194
  br i1 true, label %bb3, label %bb5, !dbg !4195

bb5:                                              ; preds = %bb3, %start
  %3 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4196
  %_13 = load ptr, ptr %3, align 8, !dbg !4196, !nonnull !19, !noundef !19
  store ptr %_13, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4186, metadata !DIExpression()), !dbg !4197
  %_14 = load ptr, ptr %self, align 8, !dbg !4196, !noundef !19
  %_10 = icmp eq ptr %_13, %_14, !dbg !4196
  br i1 %_10, label %bb7, label %bb8, !dbg !4196

bb3:                                              ; preds = %start
  %_9 = load ptr, ptr %self, align 8, !dbg !4199, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_8 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h8000a7e951eecf49E"(ptr %_9) #8, !dbg !4199
  %_7 = xor i1 %_8, true, !dbg !4200
  call void @llvm.assume(i1 %_7), !dbg !4201
  br label %bb5, !dbg !4202

bb8:                                              ; preds = %bb5
  store ptr %self, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4203, metadata !DIExpression()), !dbg !4211
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4208, metadata !DIExpression()), !dbg !4213
  %4 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4214
  %_9.i = load ptr, ptr %4, align 8, !dbg !4214, !nonnull !19, !noundef !19
  store ptr %_9.i, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !4186, metadata !DIExpression()), !dbg !4215
  store ptr %_9.i, ptr %old.dbg.spill.i, align 8, !dbg !4214
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4209, metadata !DIExpression()), !dbg !4217
  %5 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4218
  %_13.i = load ptr, ptr %5, align 8, !dbg !4218, !nonnull !19, !noundef !19
  store ptr %_13.i, ptr %self.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1.i, metadata !4186, metadata !DIExpression()), !dbg !4219
  store ptr %_13.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4221, metadata !DIExpression()), !dbg !4227
  store i64 1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !4226, metadata !DIExpression()), !dbg !4229
  %6 = getelementptr inbounds i64, ptr %_13.i, i64 1, !dbg !4230
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_10.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h2cd2512b161da5e8E"(ptr %6) #8, !dbg !4231
  %7 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4232
  store ptr %_10.i, ptr %7, align 8, !dbg !4232
  store ptr %_9.i, ptr %0, align 8, !dbg !4233
  %8 = load ptr, ptr %0, align 8, !dbg !4234, !noundef !19
  store ptr %8, ptr %1, align 8, !dbg !4235
  br label %bb10, !dbg !4236

bb7:                                              ; preds = %bb5
  store ptr null, ptr %1, align 8, !dbg !4237
  br label %bb10, !dbg !4236

bb10:                                             ; preds = %bb8, %bb7
  %9 = load ptr, ptr %1, align 8, !dbg !4238, !align !1073, !noundef !19
  ret ptr %9, !dbg !4238
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 4 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hdcad59be68369e6dE"(ptr align 8 %self) unnamed_addr #0 !dbg !4239 {
start:
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %self.dbg.spill.i1.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %1 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4255, metadata !DIExpression()), !dbg !4256
  %2 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4257
  %_5 = load ptr, ptr %2, align 8, !dbg !4257, !nonnull !19, !noundef !19
  store ptr %_5, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4258, metadata !DIExpression()), !dbg !4263
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h62490f255a216017E"(ptr %_5) #8, !dbg !4257
  %_2 = xor i1 %_3, true, !dbg !4265
  call void @llvm.assume(i1 %_2), !dbg !4266
  br i1 true, label %bb3, label %bb5, !dbg !4267

bb5:                                              ; preds = %bb3, %start
  %3 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4268
  %_13 = load ptr, ptr %3, align 8, !dbg !4268, !nonnull !19, !noundef !19
  store ptr %_13, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4258, metadata !DIExpression()), !dbg !4269
  %_14 = load ptr, ptr %self, align 8, !dbg !4268, !noundef !19
  %_10 = icmp eq ptr %_13, %_14, !dbg !4268
  br i1 %_10, label %bb7, label %bb8, !dbg !4268

bb3:                                              ; preds = %start
  %_9 = load ptr, ptr %self, align 8, !dbg !4271, !noundef !19
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_8 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h84a9c06d01085279E"(ptr %_9) #8, !dbg !4271
  %_7 = xor i1 %_8, true, !dbg !4272
  call void @llvm.assume(i1 %_7), !dbg !4273
  br label %bb5, !dbg !4274

bb8:                                              ; preds = %bb5
  store ptr %self, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4275, metadata !DIExpression()), !dbg !4283
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4280, metadata !DIExpression()), !dbg !4285
  %4 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4286
  %_9.i = load ptr, ptr %4, align 8, !dbg !4286, !nonnull !19, !noundef !19
  store ptr %_9.i, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !4258, metadata !DIExpression()), !dbg !4287
  store ptr %_9.i, ptr %old.dbg.spill.i, align 8, !dbg !4286
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4281, metadata !DIExpression()), !dbg !4289
  %5 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4290
  %_13.i = load ptr, ptr %5, align 8, !dbg !4290, !nonnull !19, !noundef !19
  store ptr %_13.i, ptr %self.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1.i, metadata !4258, metadata !DIExpression()), !dbg !4291
  store ptr %_13.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4293, metadata !DIExpression()), !dbg !4299
  store i64 1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !4298, metadata !DIExpression()), !dbg !4301
  %6 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %_13.i, i64 1, !dbg !4302
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_10.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hbf0ff1143cf9fd53E"(ptr %6) #8, !dbg !4303
  %7 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4304
  store ptr %_10.i, ptr %7, align 8, !dbg !4304
  store ptr %_9.i, ptr %0, align 8, !dbg !4305
  %8 = load ptr, ptr %0, align 8, !dbg !4306, !noundef !19
  store ptr %8, ptr %1, align 8, !dbg !4307
  br label %bb10, !dbg !4308

bb7:                                              ; preds = %bb5
  store ptr null, ptr %1, align 8, !dbg !4309
  br label %bb10, !dbg !4308

bb10:                                             ; preds = %bb8, %bb7
  %9 = load ptr, ptr %1, align 8, !dbg !4310, !align !1116, !noundef !19
  ret ptr %9, !dbg !4310
}

; <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::start_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h743491f932121980E"(ptr align 8 %self) unnamed_addr #1 !dbg !4311 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4317, metadata !DIExpression()), !dbg !4318
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4319
  store ptr %self, ptr %1, align 8, !dbg !4319
  store i64 0, ptr %0, align 8, !dbg !4319
  %2 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4320
  %3 = load i64, ptr %2, align 8, !dbg !4320, !range !929, !noundef !19
  %4 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4320
  %5 = load ptr, ptr %4, align 8, !dbg !4320
  %6 = insertvalue { i64, ptr } poison, i64 %3, 0, !dbg !4320
  %7 = insertvalue { i64, ptr } %6, ptr %5, 1, !dbg !4320
  ret { i64, ptr } %7, !dbg !4320
}

; <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::end_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17hac99e95201088267E"(ptr align 8 %self) unnamed_addr #1 !dbg !4321 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4323, metadata !DIExpression()), !dbg !4324
  store i64 2, ptr %0, align 8, !dbg !4325
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4326
  %2 = load i64, ptr %1, align 8, !dbg !4326, !range !929, !noundef !19
  %3 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4326
  %4 = load ptr, ptr %3, align 8, !dbg !4326
  %5 = insertvalue { i64, ptr } poison, i64 %2, 0, !dbg !4326
  %6 = insertvalue { i64, ptr } %5, ptr %4, 1, !dbg !4326
  ret { i64, ptr } %6, !dbg !4326
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h236fbf796e9daf34E"(ptr align 4 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4327 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %_1.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4332, metadata !DIExpression()), !dbg !4335
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !4334, metadata !DIExpression()), !dbg !4335
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0, !dbg !4335
  store ptr %slice.0, ptr %1, align 8, !dbg !4335
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1, !dbg !4335
  store i64 %slice.1, ptr %2, align 8, !dbg !4335
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4333, metadata !DIExpression()), !dbg !4336
  %3 = insertvalue { ptr, i64 } poison, ptr %slice.0, 0, !dbg !4337
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4337
  ret { ptr, i64 } %4, !dbg !4337
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h2b474af858c50678E"(ptr align 8 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4338 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %_1.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4342, metadata !DIExpression()), !dbg !4345
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !4344, metadata !DIExpression()), !dbg !4345
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0, !dbg !4345
  store ptr %slice.0, ptr %1, align 8, !dbg !4345
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1, !dbg !4345
  store i64 %slice.1, ptr %2, align 8, !dbg !4345
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4343, metadata !DIExpression()), !dbg !4346
  %3 = insertvalue { ptr, i64 } poison, ptr %slice.0, 0, !dbg !4347
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4347
  ret { ptr, i64 } %4, !dbg !4347
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h2ee343b5ca39b8daE"(ptr align 8 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4348 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %_1.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4352, metadata !DIExpression()), !dbg !4355
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !4354, metadata !DIExpression()), !dbg !4355
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0, !dbg !4355
  store ptr %slice.0, ptr %1, align 8, !dbg !4355
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1, !dbg !4355
  store i64 %slice.1, ptr %2, align 8, !dbg !4355
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4353, metadata !DIExpression()), !dbg !4356
  %3 = insertvalue { ptr, i64 } poison, ptr %slice.0, 0, !dbg !4357
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4357
  ret { ptr, i64 } %4, !dbg !4357
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb0dfbc8b97592925E"(ptr align 8 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4358 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %_1.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4362, metadata !DIExpression()), !dbg !4365
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !4364, metadata !DIExpression()), !dbg !4365
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0, !dbg !4365
  store ptr %slice.0, ptr %1, align 8, !dbg !4365
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1, !dbg !4365
  store i64 %slice.1, ptr %2, align 8, !dbg !4365
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4363, metadata !DIExpression()), !dbg !4366
  %3 = insertvalue { ptr, i64 } poison, ptr %slice.0, 0, !dbg !4367
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4367
  ret { ptr, i64 } %4, !dbg !4367
}

; bit_field::to_regular_range
; Function Attrs: noredzone nounwind
define { i64, i64 } @_ZN9bit_field16to_regular_range17h9b90e9973a5a595cE(ptr align 8 %generic_rage, i64 %bit_length) unnamed_addr #1 !dbg !4368 {
start:
  %value.dbg.spill7 = alloca i64, align 8
  %value.dbg.spill5 = alloca i64, align 8
  %value.dbg.spill3 = alloca i64, align 8
  %value.dbg.spill = alloca i64, align 8
  %bit_length.dbg.spill = alloca i64, align 8
  %generic_rage.dbg.spill = alloca ptr, align 8
  %_10 = alloca { i64, ptr }, align 8
  %end = alloca i64, align 8
  %_4 = alloca { i64, ptr }, align 8
  %start1 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store ptr %generic_rage, ptr %generic_rage.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %generic_rage.dbg.spill, metadata !4372, metadata !DIExpression()), !dbg !4386
  store i64 %bit_length, ptr %bit_length.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bit_length.dbg.spill, metadata !4373, metadata !DIExpression()), !dbg !4387
  call void @llvm.dbg.declare(metadata ptr %start1, metadata !4374, metadata !DIExpression()), !dbg !4388
  call void @llvm.dbg.declare(metadata ptr %end, metadata !4380, metadata !DIExpression()), !dbg !4389
; call <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::start_bound
  %1 = call { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h743491f932121980E"(ptr align 8 %generic_rage) #8, !dbg !4390
  store { i64, ptr } %1, ptr %_4, align 8, !dbg !4390
  %_5 = load i64, ptr %_4, align 8, !dbg !4390, !range !929, !noundef !19
  switch i64 %_5, label %bb3 [
    i64 0, label %bb6
    i64 1, label %bb4
    i64 2, label %bb2
  ], !dbg !4391

bb3:                                              ; preds = %bb7, %start
  unreachable, !dbg !4390

bb6:                                              ; preds = %start
  %2 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4392
  %_18 = load ptr, ptr %2, align 8, !dbg !4392, !nonnull !19, !align !1073, !noundef !19
  %value2 = load i64, ptr %_18, align 8, !dbg !4392, !noundef !19
  store i64 %value2, ptr %value.dbg.spill3, align 8, !dbg !4392
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill3, metadata !4378, metadata !DIExpression()), !dbg !4393
  store i64 %value2, ptr %start1, align 8, !dbg !4394
  br label %bb7, !dbg !4395

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4396
  %_17 = load ptr, ptr %3, align 8, !dbg !4396, !nonnull !19, !align !1073, !noundef !19
  %value = load i64, ptr %_17, align 8, !dbg !4396, !noundef !19
  store i64 %value, ptr %value.dbg.spill, align 8, !dbg !4396
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !4376, metadata !DIExpression()), !dbg !4397
  %4 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value, i64 1), !dbg !4398
  %_7.0 = extractvalue { i64, i1 } %4, 0, !dbg !4398
  %_7.1 = extractvalue { i64, i1 } %4, 1, !dbg !4398
  %5 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !4398
  br i1 %5, label %panic, label %bb5, !dbg !4398

bb2:                                              ; preds = %start
  store i64 0, ptr %start1, align 8, !dbg !4399
  br label %bb7, !dbg !4399

bb7:                                              ; preds = %bb6, %bb5, %bb2
; call <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::end_bound
  %6 = call { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17hac99e95201088267E"(ptr align 8 %generic_rage) #8, !dbg !4400
  store { i64, ptr } %6, ptr %_10, align 8, !dbg !4400
  %_11 = load i64, ptr %_10, align 8, !dbg !4400, !range !929, !noundef !19
  switch i64 %_11, label %bb3 [
    i64 0, label %bb11
    i64 1, label %bb10
    i64 2, label %bb9
  ], !dbg !4401

bb5:                                              ; preds = %bb4
  store i64 %_7.0, ptr %start1, align 8, !dbg !4398
  br label %bb7, !dbg !4402

panic:                                            ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_54341b7fb7bef6d4e6c2c35623ba5589) #9, !dbg !4398
  unreachable, !dbg !4398

bb11:                                             ; preds = %bb7
  %7 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !4403
  %_20 = load ptr, ptr %7, align 8, !dbg !4403, !nonnull !19, !align !1073, !noundef !19
  %value6 = load i64, ptr %_20, align 8, !dbg !4403, !noundef !19
  store i64 %value6, ptr %value.dbg.spill7, align 8, !dbg !4403
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill7, metadata !4384, metadata !DIExpression()), !dbg !4404
  %8 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value6, i64 1), !dbg !4405
  %_14.0 = extractvalue { i64, i1 } %8, 0, !dbg !4405
  %_14.1 = extractvalue { i64, i1 } %8, 1, !dbg !4405
  %9 = call i1 @llvm.expect.i1(i1 %_14.1, i1 false), !dbg !4405
  br i1 %9, label %panic8, label %bb12, !dbg !4405

bb10:                                             ; preds = %bb7
  %10 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !4406
  %_19 = load ptr, ptr %10, align 8, !dbg !4406, !nonnull !19, !align !1073, !noundef !19
  %value4 = load i64, ptr %_19, align 8, !dbg !4406, !noundef !19
  store i64 %value4, ptr %value.dbg.spill5, align 8, !dbg !4406
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill5, metadata !4382, metadata !DIExpression()), !dbg !4407
  store i64 %value4, ptr %end, align 8, !dbg !4408
  br label %bb13, !dbg !4409

bb9:                                              ; preds = %bb7
  store i64 %bit_length, ptr %end, align 8, !dbg !4410
  br label %bb13, !dbg !4410

bb13:                                             ; preds = %bb12, %bb10, %bb9
  %_15 = load i64, ptr %start1, align 8, !dbg !4411, !noundef !19
  %_16 = load i64, ptr %end, align 8, !dbg !4412, !noundef !19
  store i64 %_15, ptr %0, align 8, !dbg !4411
  %11 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4411
  store i64 %_16, ptr %11, align 8, !dbg !4411
  %12 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4413
  %13 = load i64, ptr %12, align 8, !dbg !4413, !noundef !19
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4413
  %15 = load i64, ptr %14, align 8, !dbg !4413, !noundef !19
  %16 = insertvalue { i64, i64 } poison, i64 %13, 0, !dbg !4413
  %17 = insertvalue { i64, i64 } %16, i64 %15, 1, !dbg !4413
  ret { i64, i64 } %17, !dbg !4413

bb12:                                             ; preds = %bb11
  store i64 %_14.0, ptr %end, align 8, !dbg !4405
  br label %bb13, !dbg !4414

panic8:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_efe1e6a48fa3a413ecf51e8ad59c6144) #9, !dbg !4405
  unreachable, !dbg !4405
}

; bit_field::to_regular_range
; Function Attrs: noredzone nounwind
define { i64, i64 } @_ZN9bit_field16to_regular_range17hceacd238b623c028E(ptr align 8 %generic_rage, i64 %bit_length) unnamed_addr #1 !dbg !4415 {
start:
  %value.dbg.spill7 = alloca i64, align 8
  %value.dbg.spill5 = alloca i64, align 8
  %value.dbg.spill3 = alloca i64, align 8
  %value.dbg.spill = alloca i64, align 8
  %bit_length.dbg.spill = alloca i64, align 8
  %generic_rage.dbg.spill = alloca ptr, align 8
  %_10 = alloca { i64, ptr }, align 8
  %end = alloca i64, align 8
  %_4 = alloca { i64, ptr }, align 8
  %start1 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store ptr %generic_rage, ptr %generic_rage.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %generic_rage.dbg.spill, metadata !4419, metadata !DIExpression()), !dbg !4433
  store i64 %bit_length, ptr %bit_length.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bit_length.dbg.spill, metadata !4420, metadata !DIExpression()), !dbg !4434
  call void @llvm.dbg.declare(metadata ptr %start1, metadata !4421, metadata !DIExpression()), !dbg !4435
  call void @llvm.dbg.declare(metadata ptr %end, metadata !4427, metadata !DIExpression()), !dbg !4436
; call <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::start_bound
  %1 = call { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h6bba00456a55fbafE"(ptr align 8 %generic_rage) #8, !dbg !4437
  store { i64, ptr } %1, ptr %_4, align 8, !dbg !4437
  %_5 = load i64, ptr %_4, align 8, !dbg !4437, !range !929, !noundef !19
  switch i64 %_5, label %bb3 [
    i64 0, label %bb6
    i64 1, label %bb4
    i64 2, label %bb2
  ], !dbg !4438

bb3:                                              ; preds = %bb7, %start
  unreachable, !dbg !4437

bb6:                                              ; preds = %start
  %2 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4439
  %_18 = load ptr, ptr %2, align 8, !dbg !4439, !nonnull !19, !align !1073, !noundef !19
  %value2 = load i64, ptr %_18, align 8, !dbg !4439, !noundef !19
  store i64 %value2, ptr %value.dbg.spill3, align 8, !dbg !4439
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill3, metadata !4425, metadata !DIExpression()), !dbg !4440
  store i64 %value2, ptr %start1, align 8, !dbg !4441
  br label %bb7, !dbg !4442

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4443
  %_17 = load ptr, ptr %3, align 8, !dbg !4443, !nonnull !19, !align !1073, !noundef !19
  %value = load i64, ptr %_17, align 8, !dbg !4443, !noundef !19
  store i64 %value, ptr %value.dbg.spill, align 8, !dbg !4443
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !4423, metadata !DIExpression()), !dbg !4444
  %4 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value, i64 1), !dbg !4445
  %_7.0 = extractvalue { i64, i1 } %4, 0, !dbg !4445
  %_7.1 = extractvalue { i64, i1 } %4, 1, !dbg !4445
  %5 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !4445
  br i1 %5, label %panic, label %bb5, !dbg !4445

bb2:                                              ; preds = %start
  store i64 0, ptr %start1, align 8, !dbg !4446
  br label %bb7, !dbg !4446

bb7:                                              ; preds = %bb6, %bb5, %bb2
; call <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::end_bound
  %6 = call { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17hbfff19f4591cda52E"(ptr align 8 %generic_rage) #8, !dbg !4447
  store { i64, ptr } %6, ptr %_10, align 8, !dbg !4447
  %_11 = load i64, ptr %_10, align 8, !dbg !4447, !range !929, !noundef !19
  switch i64 %_11, label %bb3 [
    i64 0, label %bb11
    i64 1, label %bb10
    i64 2, label %bb9
  ], !dbg !4448

bb5:                                              ; preds = %bb4
  store i64 %_7.0, ptr %start1, align 8, !dbg !4445
  br label %bb7, !dbg !4449

panic:                                            ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_54341b7fb7bef6d4e6c2c35623ba5589) #9, !dbg !4445
  unreachable, !dbg !4445

bb11:                                             ; preds = %bb7
  %7 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !4450
  %_20 = load ptr, ptr %7, align 8, !dbg !4450, !nonnull !19, !align !1073, !noundef !19
  %value6 = load i64, ptr %_20, align 8, !dbg !4450, !noundef !19
  store i64 %value6, ptr %value.dbg.spill7, align 8, !dbg !4450
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill7, metadata !4431, metadata !DIExpression()), !dbg !4451
  %8 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value6, i64 1), !dbg !4452
  %_14.0 = extractvalue { i64, i1 } %8, 0, !dbg !4452
  %_14.1 = extractvalue { i64, i1 } %8, 1, !dbg !4452
  %9 = call i1 @llvm.expect.i1(i1 %_14.1, i1 false), !dbg !4452
  br i1 %9, label %panic8, label %bb12, !dbg !4452

bb10:                                             ; preds = %bb7
  %10 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !4453
  %_19 = load ptr, ptr %10, align 8, !dbg !4453, !nonnull !19, !align !1073, !noundef !19
  %value4 = load i64, ptr %_19, align 8, !dbg !4453, !noundef !19
  store i64 %value4, ptr %value.dbg.spill5, align 8, !dbg !4453
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill5, metadata !4429, metadata !DIExpression()), !dbg !4454
  store i64 %value4, ptr %end, align 8, !dbg !4455
  br label %bb13, !dbg !4456

bb9:                                              ; preds = %bb7
  store i64 %bit_length, ptr %end, align 8, !dbg !4457
  br label %bb13, !dbg !4457

bb13:                                             ; preds = %bb12, %bb10, %bb9
  %_15 = load i64, ptr %start1, align 8, !dbg !4458, !noundef !19
  %_16 = load i64, ptr %end, align 8, !dbg !4459, !noundef !19
  store i64 %_15, ptr %0, align 8, !dbg !4458
  %11 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4458
  store i64 %_16, ptr %11, align 8, !dbg !4458
  %12 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4460
  %13 = load i64, ptr %12, align 8, !dbg !4460, !noundef !19
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4460
  %15 = load i64, ptr %14, align 8, !dbg !4460, !noundef !19
  %16 = insertvalue { i64, i64 } poison, i64 %13, 0, !dbg !4460
  %17 = insertvalue { i64, i64 } %16, i64 %15, 1, !dbg !4460
  ret { i64, i64 } %17, !dbg !4460

bb12:                                             ; preds = %bb11
  store i64 %_14.0, ptr %end, align 8, !dbg !4452
  br label %bb13, !dbg !4461

panic8:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_efe1e6a48fa3a413ecf51e8ad59c6144) #9, !dbg !4452
  unreachable, !dbg !4452
}

; <x86_64::addr::VirtAddrNotValid as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN67_$LT$x86_64..addr..VirtAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h952e3aaa2216715aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4462 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca i8, align 1
  %_20 = alloca %"core::fmt::rt::Placeholder", align 8
  %_19 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4469, metadata !DIExpression()), !dbg !4471
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4470, metadata !DIExpression()), !dbg !4472
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h0c2891e4ced4a898E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_dc945488582c36a112c04f49aea120e4, i64 16) #8, !dbg !4473
  store ptr %self, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !4474, metadata !DIExpression()), !dbg !4479
  store ptr %self, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !4481, metadata !DIExpression()), !dbg !4488
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !4487, metadata !DIExpression()), !dbg !4490
  store ptr %self, ptr %0, align 8, !dbg !4491
  %1 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !4491
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E", ptr %1, align 8, !dbg !4491
  %2 = load ptr, ptr %0, align 8, !dbg !4492, !nonnull !19, !align !4493, !noundef !19
  %3 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !4492
  %4 = load ptr, ptr %3, align 8, !dbg !4492, !nonnull !19, !noundef !19
  %5 = insertvalue { ptr, ptr } poison, ptr %2, 0, !dbg !4492
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !4492
  %7 = extractvalue { ptr, ptr } %6, 0, !dbg !4494
  %8 = extractvalue { ptr, ptr } %6, 1, !dbg !4494
  %_15.0 = extractvalue { ptr, ptr } %6, 0, !dbg !4495
  %_15.1 = extractvalue { ptr, ptr } %6, 1, !dbg !4495
  %9 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !4495
  %10 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 0, !dbg !4495
  store ptr %_15.0, ptr %10, align 8, !dbg !4495
  %11 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 1, !dbg !4495
  store ptr %_15.1, ptr %11, align 8, !dbg !4495
  store i8 3, ptr %_21, align 1, !dbg !4495
  store i64 2, ptr %_22, align 8, !dbg !4495
  store i64 2, ptr %_23, align 8, !dbg !4495
  %12 = load i8, ptr %_21, align 1, !dbg !4495, !range !3113, !noundef !19
  %13 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !4495
  %14 = load i64, ptr %13, align 8, !dbg !4495, !range !929, !noundef !19
  %15 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !4495
  %16 = load i64, ptr %15, align 8, !dbg !4495
  %17 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !4495
  %18 = load i64, ptr %17, align 8, !dbg !4495, !range !929, !noundef !19
  %19 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !4495
  %20 = load i64, ptr %19, align 8, !dbg !4495
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4496, metadata !DIExpression()), !dbg !4506
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4501, metadata !DIExpression()), !dbg !4508
  store i8 %12, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4502, metadata !DIExpression()), !dbg !4509
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4503, metadata !DIExpression()), !dbg !4510
  store i64 %14, ptr %precision.dbg.spill.i, align 8
  %21 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %16, ptr %21, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4504, metadata !DIExpression()), !dbg !4511
  store i64 %18, ptr %width.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %20, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4505, metadata !DIExpression()), !dbg !4512
  %23 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 2, !dbg !4513
  store i64 0, ptr %23, align 8, !dbg !4513
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 4, !dbg !4513
  store i32 32, ptr %24, align 4, !dbg !4513
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 5, !dbg !4513
  store i8 %12, ptr %25, align 8, !dbg !4513
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 3, !dbg !4513
  store i32 4, ptr %26, align 8, !dbg !4513
  store i64 %14, ptr %_20, align 8, !dbg !4513
  %27 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !4513
  store i64 %16, ptr %27, align 8, !dbg !4513
  %28 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 1, !dbg !4513
  store i64 %18, ptr %28, align 8, !dbg !4513
  %29 = getelementptr inbounds { i64, i64 }, ptr %28, i32 0, i32 1, !dbg !4513
  store i64 %20, ptr %29, align 8, !dbg !4513
  %30 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_19, i64 0, i64 0, !dbg !4495
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %30, ptr align 8 %_20, i64 56, i1 false), !dbg !4495
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h7163cdcd6c3efec5E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !4495
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17hc075728ce50a277cE(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !4473
; call core::fmt::builders::DebugTuple::finish
  %31 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h91331aa4deeeb5c8E(ptr align 8 %_4) #8, !dbg !4473
  ret i1 %31, !dbg !4514
}

; x86_64::addr::VirtAddr::new
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr3new17h258d29005223b242E(i64 %addr) unnamed_addr #0 !dbg !4515 {
start:
  %addr.dbg.spill = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4519, metadata !DIExpression()), !dbg !4520
; call x86_64::addr::VirtAddr::try_new
  %0 = call { i64, i64 } @_ZN6x86_644addr8VirtAddr7try_new17h07d7272a93b722eaE(i64 %addr) #8, !dbg !4521
  %_2.0 = extractvalue { i64, i64 } %0, 0, !dbg !4521
  %_2.1 = extractvalue { i64, i64 } %0, 1, !dbg !4521
; call core::result::Result<T,E>::expect
  %1 = call i64 @"_ZN4core6result19Result$LT$T$C$E$GT$6expect17h50e8494b9a2c9d97E"(i64 %_2.0, i64 %_2.1, ptr align 1 @alloc_3b30f3c2fe1935017d2714aa9952ea95, i64 74, ptr align 8 @alloc_6918487e00f1778b5f784ee4db0636b1) #8, !dbg !4521
  ret i64 %1, !dbg !4522
}

; x86_64::addr::VirtAddr::try_new
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @_ZN6x86_644addr8VirtAddr7try_new17h07d7272a93b722eaE(i64 %0) unnamed_addr #0 !dbg !4523 {
start:
  %_7 = alloca i64, align 8
  %_5 = alloca i64, align 8
  %_4 = alloca { i64, i64 }, align 8
  %1 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  store i64 %0, ptr %addr, align 8
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !4527, metadata !DIExpression()), !dbg !4528
  store i64 47, ptr %_4, align 8, !dbg !4529
  %2 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !4529
  store i64 64, ptr %2, align 8, !dbg !4529
  %3 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 0, !dbg !4530
  %4 = load i64, ptr %3, align 8, !dbg !4530, !noundef !19
  %5 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !4530
  %6 = load i64, ptr %5, align 8, !dbg !4530, !noundef !19
; call <u64 as bit_field::BitField>::get_bits
  %_2 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h10649821d5cc63acE"(ptr align 8 %addr, i64 %4, i64 %6) #8, !dbg !4530
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 131071, label %bb3
    i64 1, label %bb4
  ], !dbg !4531

bb2:                                              ; preds = %start
  %7 = load i64, ptr %addr, align 8, !dbg !4532, !noundef !19
  store i64 %7, ptr %_7, align 8, !dbg !4532
  %8 = load i64, ptr %_7, align 8, !dbg !4533, !noundef !19
  %9 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4533
  store i64 %8, ptr %9, align 8, !dbg !4533
  store i64 1, ptr %1, align 8, !dbg !4533
  br label %bb6, !dbg !4534

bb3:                                              ; preds = %start, %start
  %10 = load i64, ptr %addr, align 8, !dbg !4535, !noundef !19
  store i64 %10, ptr %_5, align 8, !dbg !4535
  %11 = load i64, ptr %_5, align 8, !dbg !4536, !noundef !19
  %12 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4536
  store i64 %11, ptr %12, align 8, !dbg !4536
  store i64 0, ptr %1, align 8, !dbg !4536
  br label %bb6, !dbg !4537

bb4:                                              ; preds = %start
  %13 = load i64, ptr %addr, align 8, !dbg !4538, !noundef !19
; call x86_64::addr::VirtAddr::new_truncate
  %_6 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h07e17b0de6e6f194E(i64 %13) #8, !dbg !4538
  %14 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4539
  store i64 %_6, ptr %14, align 8, !dbg !4539
  store i64 0, ptr %1, align 8, !dbg !4539
  br label %bb6, !dbg !4540

bb6:                                              ; preds = %bb3, %bb4, %bb2
  %15 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !4541
  %16 = load i64, ptr %15, align 8, !dbg !4541, !range !1853, !noundef !19
  %17 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4541
  %18 = load i64, ptr %17, align 8, !dbg !4541, !noundef !19
  %19 = insertvalue { i64, i64 } poison, i64 %16, 0, !dbg !4541
  %20 = insertvalue { i64, i64 } %19, i64 %18, 1, !dbg !4541
  ret { i64, i64 } %20, !dbg !4541
}

; x86_64::addr::VirtAddr::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h07e17b0de6e6f194E(i64 %addr) unnamed_addr #0 !dbg !4542 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4544, metadata !DIExpression()), !dbg !4545
  %_5 = shl i64 %addr, 16, !dbg !4546
  %_3 = ashr i64 %_5, 16, !dbg !4547
  store i64 %_3, ptr %0, align 8, !dbg !4548
  %1 = load i64, ptr %0, align 8, !dbg !4549, !noundef !19
  ret i64 %1, !dbg !4549
}

; x86_64::addr::VirtAddr::new_unsafe
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr10new_unsafe17hdcae78cf87e500e0E(i64 %addr) unnamed_addr #0 !dbg !4550 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4552, metadata !DIExpression()), !dbg !4553
  store i64 %addr, ptr %0, align 8, !dbg !4554
  %1 = load i64, ptr %0, align 8, !dbg !4555, !noundef !19
  ret i64 %1, !dbg !4555
}

; x86_64::addr::VirtAddr::as_u64
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr6as_u6417hd59810f57450c621E(i64 %self) unnamed_addr #0 !dbg !4556 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4560, metadata !DIExpression()), !dbg !4561
  ret i64 %self, !dbg !4562
}

; x86_64::addr::VirtAddr::as_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_644addr8VirtAddr6as_ptr17h2be2a25d11ebe31aE(i64 %self) unnamed_addr #0 !dbg !4563 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4568, metadata !DIExpression()), !dbg !4569
; call x86_64::addr::VirtAddr::as_u64
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417hd59810f57450c621E(i64 %self) #8, !dbg !4570
  %0 = inttoptr i64 %_2 to ptr, !dbg !4570
  ret ptr %0, !dbg !4571
}

; x86_64::addr::VirtAddr::as_mut_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h83dfd1c1f8fb528aE(i64 %self) unnamed_addr #0 !dbg !4572 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4577, metadata !DIExpression()), !dbg !4578
; call x86_64::addr::VirtAddr::as_ptr
  %_2 = call ptr @_ZN6x86_644addr8VirtAddr6as_ptr17h2be2a25d11ebe31aE(i64 %self) #8, !dbg !4579
  ret ptr %_2, !dbg !4580
}

; x86_64::addr::VirtAddr::align_down
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_644addr8VirtAddr10align_down17hfcbe1b2c18c4d490E(i64 %self, i64 %align) unnamed_addr #0 !dbg !4581 {
start:
  %align.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4585, metadata !DIExpression()), !dbg !4588
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !4586, metadata !DIExpression()), !dbg !4589
; call <T as core::convert::Into<U>>::into
  %_5 = call i64 @"_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h0c5d226dd582c2f6E"(i64 %align) #8, !dbg !4590
; call x86_64::addr::align_down
  %_3 = call i64 @_ZN6x86_644addr10align_down17h3c0dc97447b3114aE(i64 %self, i64 %_5) #8, !dbg !4591
; call x86_64::addr::VirtAddr::new_truncate
  %0 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h07e17b0de6e6f194E(i64 %_3) #8, !dbg !4592
  ret i64 %0, !dbg !4593
}

; x86_64::addr::VirtAddr::page_offset
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr11page_offset17h6468a3f0e4ddf21aE(i64 %self) unnamed_addr #0 !dbg !4594 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4601, metadata !DIExpression()), !dbg !4602
  %_2 = trunc i64 %self to i16, !dbg !4603
; call x86_64::structures::paging::page_table::PageOffset::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table10PageOffset12new_truncate17h057128183d41f8deE(i16 %_2) #8, !dbg !4604
  ret i16 %0, !dbg !4605
}

; x86_64::addr::VirtAddr::p1_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p1_index17h4da83fd312115359E(i64 %self) unnamed_addr #0 !dbg !4606 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4610, metadata !DIExpression()), !dbg !4611
  %_3 = lshr i64 %self, 12, !dbg !4612
  %_2 = trunc i64 %_3 to i16, !dbg !4612
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17he5520eb8745db5c6E(i16 %_2) #8, !dbg !4613
  ret i16 %0, !dbg !4614
}

; x86_64::addr::VirtAddr::p2_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p2_index17hd489bd151df2395eE(i64 %self) unnamed_addr #0 !dbg !4615 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4617, metadata !DIExpression()), !dbg !4618
  %_4 = lshr i64 %self, 12, !dbg !4619
  %_3 = lshr i64 %_4, 9, !dbg !4620
  %_2 = trunc i64 %_3 to i16, !dbg !4620
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17he5520eb8745db5c6E(i16 %_2) #8, !dbg !4621
  ret i16 %0, !dbg !4622
}

; x86_64::addr::VirtAddr::p3_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p3_index17hd5a1185bec630e2dE(i64 %self) unnamed_addr #0 !dbg !4623 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4625, metadata !DIExpression()), !dbg !4626
  %_5 = lshr i64 %self, 12, !dbg !4627
  %_4 = lshr i64 %_5, 9, !dbg !4627
  %_3 = lshr i64 %_4, 9, !dbg !4628
  %_2 = trunc i64 %_3 to i16, !dbg !4628
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17he5520eb8745db5c6E(i16 %_2) #8, !dbg !4629
  ret i16 %0, !dbg !4630
}

; x86_64::addr::VirtAddr::p4_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p4_index17h75a3ef3fc98cbab0E(i64 %self) unnamed_addr #0 !dbg !4631 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4633, metadata !DIExpression()), !dbg !4634
  %_6 = lshr i64 %self, 12, !dbg !4635
  %_5 = lshr i64 %_6, 9, !dbg !4635
  %_4 = lshr i64 %_5, 9, !dbg !4635
  %_3 = lshr i64 %_4, 9, !dbg !4636
  %_2 = trunc i64 %_3 to i16, !dbg !4636
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17he5520eb8745db5c6E(i16 %_2) #8, !dbg !4637
  ret i16 %0, !dbg !4638
}

; <x86_64::addr::VirtAddr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hb536aac599383bf2E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4639 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca i8, align 1
  %_20 = alloca %"core::fmt::rt::Placeholder", align 8
  %_19 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4644, metadata !DIExpression()), !dbg !4646
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4645, metadata !DIExpression()), !dbg !4647
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h0c2891e4ced4a898E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_267cc841a759909b7b242b44dbf10212, i64 8) #8, !dbg !4648
  store ptr %self, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !4474, metadata !DIExpression()), !dbg !4649
  store ptr %self, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !4481, metadata !DIExpression()), !dbg !4651
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !4487, metadata !DIExpression()), !dbg !4653
  store ptr %self, ptr %0, align 8, !dbg !4654
  %1 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !4654
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E", ptr %1, align 8, !dbg !4654
  %2 = load ptr, ptr %0, align 8, !dbg !4655, !nonnull !19, !align !4493, !noundef !19
  %3 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !4655
  %4 = load ptr, ptr %3, align 8, !dbg !4655, !nonnull !19, !noundef !19
  %5 = insertvalue { ptr, ptr } poison, ptr %2, 0, !dbg !4655
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !4655
  %7 = extractvalue { ptr, ptr } %6, 0, !dbg !4656
  %8 = extractvalue { ptr, ptr } %6, 1, !dbg !4656
  %_15.0 = extractvalue { ptr, ptr } %6, 0, !dbg !4657
  %_15.1 = extractvalue { ptr, ptr } %6, 1, !dbg !4657
  %9 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !4657
  %10 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 0, !dbg !4657
  store ptr %_15.0, ptr %10, align 8, !dbg !4657
  %11 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 1, !dbg !4657
  store ptr %_15.1, ptr %11, align 8, !dbg !4657
  store i8 3, ptr %_21, align 1, !dbg !4657
  store i64 2, ptr %_22, align 8, !dbg !4657
  store i64 2, ptr %_23, align 8, !dbg !4657
  %12 = load i8, ptr %_21, align 1, !dbg !4657, !range !3113, !noundef !19
  %13 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !4657
  %14 = load i64, ptr %13, align 8, !dbg !4657, !range !929, !noundef !19
  %15 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !4657
  %16 = load i64, ptr %15, align 8, !dbg !4657
  %17 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !4657
  %18 = load i64, ptr %17, align 8, !dbg !4657, !range !929, !noundef !19
  %19 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !4657
  %20 = load i64, ptr %19, align 8, !dbg !4657
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4496, metadata !DIExpression()), !dbg !4658
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4501, metadata !DIExpression()), !dbg !4660
  store i8 %12, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4502, metadata !DIExpression()), !dbg !4661
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4503, metadata !DIExpression()), !dbg !4662
  store i64 %14, ptr %precision.dbg.spill.i, align 8
  %21 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %16, ptr %21, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4504, metadata !DIExpression()), !dbg !4663
  store i64 %18, ptr %width.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %20, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4505, metadata !DIExpression()), !dbg !4664
  %23 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 2, !dbg !4665
  store i64 0, ptr %23, align 8, !dbg !4665
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 4, !dbg !4665
  store i32 32, ptr %24, align 4, !dbg !4665
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 5, !dbg !4665
  store i8 %12, ptr %25, align 8, !dbg !4665
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 3, !dbg !4665
  store i32 4, ptr %26, align 8, !dbg !4665
  store i64 %14, ptr %_20, align 8, !dbg !4665
  %27 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !4665
  store i64 %16, ptr %27, align 8, !dbg !4665
  %28 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 1, !dbg !4665
  store i64 %18, ptr %28, align 8, !dbg !4665
  %29 = getelementptr inbounds { i64, i64 }, ptr %28, i32 0, i32 1, !dbg !4665
  store i64 %20, ptr %29, align 8, !dbg !4665
  %30 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_19, i64 0, i64 0, !dbg !4657
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %30, ptr align 8 %_20, i64 56, i1 false), !dbg !4657
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h7163cdcd6c3efec5E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !4657
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17hc075728ce50a277cE(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !4648
; call core::fmt::builders::DebugTuple::finish
  %31 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h91331aa4deeeb5c8E(ptr align 8 %_4) #8, !dbg !4648
  ret i1 %31, !dbg !4666
}

; <x86_64::addr::VirtAddr as core::fmt::LowerHex>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17he3c7a3101a782fc4E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #0 !dbg !4667 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4670, metadata !DIExpression()), !dbg !4672
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4671, metadata !DIExpression()), !dbg !4673
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !4674
  ret i1 %0, !dbg !4675
}

; <x86_64::addr::VirtAddr as core::ops::arith::Add<u64>>::add
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN75_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..ops..arith..Add$LT$u64$GT$$GT$3add17h65727866ca344b82E"(i64 %self, i64 %rhs) unnamed_addr #0 !dbg !4676 {
start:
  %rhs.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4679, metadata !DIExpression()), !dbg !4681
  store i64 %rhs, ptr %rhs.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill, metadata !4680, metadata !DIExpression()), !dbg !4682
  %0 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %rhs), !dbg !4683
  %_5.0 = extractvalue { i64, i1 } %0, 0, !dbg !4683
  %_5.1 = extractvalue { i64, i1 } %0, 1, !dbg !4683
  %1 = call i1 @llvm.expect.i1(i1 %_5.1, i1 false), !dbg !4683
  br i1 %1, label %panic, label %bb1, !dbg !4683

bb1:                                              ; preds = %start
; call x86_64::addr::VirtAddr::new
  %2 = call i64 @_ZN6x86_644addr8VirtAddr3new17h258d29005223b242E(i64 %_5.0) #8, !dbg !4684
  ret i64 %2, !dbg !4685

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_3d3eb5c560ed88996f412367f383dbd0) #9, !dbg !4683
  unreachable, !dbg !4683
}

; <x86_64::addr::VirtAddr as core::iter::range::Step>::steps_between
; Function Attrs: noredzone nounwind
define { i64, i64 } @"_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$13steps_between17h4fda9f3583ec1c4cE"(ptr align 8 %start1, ptr align 8 %end) unnamed_addr #1 !dbg !4686 {
start:
  %val.dbg.spill = alloca i64, align 8
  %end.dbg.spill = alloca ptr, align 8
  %start.dbg.spill = alloca ptr, align 8
  %_10 = alloca i8, align 1
  %_4 = alloca { i64, i64 }, align 8
  %steps = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4695, metadata !DIExpression()), !dbg !4699
  store ptr %start1, ptr %start.dbg.spill, align 8, !dbg !4699
  call void @llvm.dbg.declare(metadata ptr %start.dbg.spill, metadata !4691, metadata !DIExpression()), !dbg !4700
  store ptr %end, ptr %end.dbg.spill, align 8, !dbg !4699
  call void @llvm.dbg.declare(metadata ptr %end.dbg.spill, metadata !4692, metadata !DIExpression()), !dbg !4701
  call void @llvm.dbg.declare(metadata ptr %steps, metadata !4693, metadata !DIExpression()), !dbg !4702
  %_6 = load i64, ptr %end, align 8, !dbg !4703, !noundef !19
  %_7 = load i64, ptr %start1, align 8, !dbg !4704, !noundef !19
; call core::num::<impl u64>::checked_sub
  %1 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h87fa59ce5dd9e1e9E"(i64 %_6, i64 %_7) #8, !dbg !4703
  %_5.0 = extractvalue { i64, i64 } %1, 0, !dbg !4703
  %_5.1 = extractvalue { i64, i64 } %1, 1, !dbg !4703
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %2 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17haa7c0ed1e07b5c1dE"(i64 %_5.0, i64 %_5.1) #8, !dbg !4703
  store { i64, i64 } %2, ptr %_4, align 8, !dbg !4703
  %_8 = load i64, ptr %_4, align 8, !dbg !4703, !range !1853, !noundef !19
  %3 = icmp eq i64 %_8, 0, !dbg !4703
  br i1 %3, label %bb3, label %bb5, !dbg !4703

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !4703
  %val = load i64, ptr %4, align 8, !dbg !4703, !noundef !19
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !4703
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !4697, metadata !DIExpression()), !dbg !4705
  store i64 %val, ptr %steps, align 8, !dbg !4705
; call <u64 as bit_field::BitField>::get_bit
  %_11 = call zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17h5b76c4ad61ae1b1eE"(ptr align 8 %end, i64 47) #8, !dbg !4706
  br i1 %_11, label %bb7, label %bb6, !dbg !4706

bb5:                                              ; preds = %start
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %5 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h64e8ecc0e7ce1f0eE"() #8, !dbg !4707
  store { i64, i64 } %5, ptr %0, align 8, !dbg !4707
  br label %bb16, !dbg !4707

bb4:                                              ; No predecessors!
  unreachable, !dbg !4703

bb16:                                             ; preds = %bb14, %bb5
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4708
  %7 = load i64, ptr %6, align 8, !dbg !4708, !range !1853, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4708
  %9 = load i64, ptr %8, align 8, !dbg !4708
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !4708
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !4708
  ret { i64, i64 } %11, !dbg !4708

bb6:                                              ; preds = %bb3
  store i8 0, ptr %_10, align 1, !dbg !4706
  br label %bb8, !dbg !4706

bb7:                                              ; preds = %bb3
; call <u64 as bit_field::BitField>::get_bit
  %_14 = call zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17h5b76c4ad61ae1b1eE"(ptr align 8 %start1, i64 47) #8, !dbg !4709
  %_13 = xor i1 %_14, true, !dbg !4710
  %12 = zext i1 %_13 to i8, !dbg !4706
  store i8 %12, ptr %_10, align 1, !dbg !4706
  br label %bb8, !dbg !4706

bb8:                                              ; preds = %bb6, %bb7
  %13 = load i8, ptr %_10, align 1, !dbg !4706, !range !1562, !noundef !19
  %14 = trunc i8 %13 to i1, !dbg !4706
  br i1 %14, label %bb11, label %bb14, !dbg !4706

bb14:                                             ; preds = %bb11, %bb8
  %_20 = load i64, ptr %steps, align 8, !dbg !4711, !noundef !19
; call core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<u64> for usize>::try_from
  %15 = call { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$u64$GT$$u20$for$u20$usize$GT$8try_from17h54fd66e07cae6c14E"(i64 %_20) #8, !dbg !4712
  %_19.0 = extractvalue { i64, i64 } %15, 0, !dbg !4712
  %_19.1 = extractvalue { i64, i64 } %15, 1, !dbg !4712
; call core::result::Result<T,E>::ok
  %16 = call { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17hfdb11cff93046f81E"(i64 %_19.0, i64 %_19.1) #8, !dbg !4712
  store { i64, i64 } %16, ptr %0, align 8, !dbg !4712
  br label %bb16, !dbg !4712

bb11:                                             ; preds = %bb8
  %_18 = load i64, ptr %steps, align 8, !dbg !4713, !noundef !19
; call core::num::<impl u64>::checked_sub
  %17 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h87fa59ce5dd9e1e9E"(i64 %_18, i64 -281474976710656) #8, !dbg !4713
  %_17.0 = extractvalue { i64, i64 } %17, 0, !dbg !4713
  %_17.1 = extractvalue { i64, i64 } %17, 1, !dbg !4713
; call core::option::Option<T>::unwrap
  %_16 = call i64 @"_ZN4core6option15Option$LT$T$GT$6unwrap17he417925dd30d50f4E"(i64 %_17.0, i64 %_17.1, ptr align 8 @alloc_bbd2b91df7b01a348143948f46e658c3) #8, !dbg !4713
  store i64 %_16, ptr %steps, align 8, !dbg !4714
  br label %bb14, !dbg !4715
}

; <x86_64::addr::VirtAddr as core::iter::range::Step>::forward_checked
; Function Attrs: noredzone nounwind
define { i64, i64 } @"_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$15forward_checked17h64c115dc7675a1b4E"(i64 %start2, i64 %count) unnamed_addr #1 !dbg !4716 {
start:
  %val.dbg.spill = alloca i64, align 8
  %offset.dbg.spill = alloca i64, align 8
  %count.dbg.spill = alloca i64, align 8
  %start.dbg.spill = alloca i64, align 8
  %_20 = alloca i64, align 8
  %_17 = alloca i64, align 8
  %_10 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  %_3 = alloca { i64, i64 }, align 8
  %0 = alloca { i64, i64 }, align 8
  %residual.dbg.spill1 = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4724, metadata !DIExpression()), !dbg !4734
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !4730, metadata !DIExpression()), !dbg !4735
  store i64 %start2, ptr %start.dbg.spill, align 8, !dbg !4735
  call void @llvm.dbg.declare(metadata ptr %start.dbg.spill, metadata !4720, metadata !DIExpression()), !dbg !4736
  store i64 %count, ptr %count.dbg.spill, align 8, !dbg !4735
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill, metadata !4721, metadata !DIExpression()), !dbg !4737
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !4728, metadata !DIExpression()), !dbg !4738
; call core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u64>::try_from
  %1 = call { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17h4fa13405bc2c82b3E"(i64 %count) #8, !dbg !4739
  %_5.0 = extractvalue { i64, i64 } %1, 0, !dbg !4739
  %_5.1 = extractvalue { i64, i64 } %1, 1, !dbg !4739
; call core::result::Result<T,E>::ok
  %2 = call { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17hd8e931e56454444cE"(i64 %_5.0, i64 %_5.1) #8, !dbg !4739
  %_4.0 = extractvalue { i64, i64 } %2, 0, !dbg !4739
  %_4.1 = extractvalue { i64, i64 } %2, 1, !dbg !4739
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %3 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17haa7c0ed1e07b5c1dE"(i64 %_4.0, i64 %_4.1) #8, !dbg !4739
  store { i64, i64 } %3, ptr %_3, align 8, !dbg !4739
  %_6 = load i64, ptr %_3, align 8, !dbg !4739, !range !1853, !noundef !19
  %4 = icmp eq i64 %_6, 0, !dbg !4739
  br i1 %4, label %bb4, label %bb6, !dbg !4739

bb4:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !4739
  %offset = load i64, ptr %5, align 8, !dbg !4739, !noundef !19
  store i64 %offset, ptr %offset.dbg.spill, align 8, !dbg !4739
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4722, metadata !DIExpression()), !dbg !4740
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4726, metadata !DIExpression()), !dbg !4741
  %_8 = icmp ugt i64 %offset, 281474976710656, !dbg !4742
  br i1 %_8, label %bb7, label %bb8, !dbg !4742

bb6:                                              ; preds = %start
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %6 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h8ca47a963197c6d4E"() #8, !dbg !4743
  store { i64, i64 } %6, ptr %0, align 8, !dbg !4743
  br label %bb18, !dbg !4743

bb18:                                             ; preds = %bb16, %bb15, %bb12, %bb7, %bb6
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4744
  %8 = load i64, ptr %7, align 8, !dbg !4744, !range !1853, !noundef !19
  %9 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4744
  %10 = load i64, ptr %9, align 8, !dbg !4744
  %11 = insertvalue { i64, i64 } poison, i64 %8, 0, !dbg !4744
  %12 = insertvalue { i64, i64 } %11, i64 %10, 1, !dbg !4744
  ret { i64, i64 } %12, !dbg !4744

bb8:                                              ; preds = %bb4
; call core::num::<impl u64>::checked_add
  %13 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_add17ha4b5c75cc579bb83E"(i64 %start2, i64 %offset) #8, !dbg !4745
  %_11.0 = extractvalue { i64, i64 } %13, 0, !dbg !4745
  %_11.1 = extractvalue { i64, i64 } %13, 1, !dbg !4745
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %14 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17haa7c0ed1e07b5c1dE"(i64 %_11.0, i64 %_11.1) #8, !dbg !4745
  store { i64, i64 } %14, ptr %_10, align 8, !dbg !4745
  %_13 = load i64, ptr %_10, align 8, !dbg !4745, !range !1853, !noundef !19
  %15 = icmp eq i64 %_13, 0, !dbg !4745
  br i1 %15, label %bb11, label %bb12, !dbg !4745

bb7:                                              ; preds = %bb4
  store i64 0, ptr %0, align 8, !dbg !4746
  br label %bb18, !dbg !4747

bb11:                                             ; preds = %bb8
  %16 = getelementptr inbounds { i64, i64 }, ptr %_10, i32 0, i32 1, !dbg !4745
  %val = load i64, ptr %16, align 8, !dbg !4745, !noundef !19
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !4745
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !4732, metadata !DIExpression()), !dbg !4750
  store i64 %val, ptr %addr, align 8, !dbg !4750
  store i64 47, ptr %_17, align 8, !dbg !4751
  %17 = load i64, ptr %_17, align 8, !dbg !4752, !noundef !19
; call <u64 as bit_field::BitField>::get_bits
  %_15 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17hdf6797fc60a4e504E"(ptr align 8 %addr, i64 %17) #8, !dbg !4752
  switch i64 %_15, label %bb16 [
    i64 1, label %bb14
    i64 2, label %bb15
  ], !dbg !4753

bb12:                                             ; preds = %bb8
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %18 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h8ca47a963197c6d4E"() #8, !dbg !4754
  store { i64, i64 } %18, ptr %0, align 8, !dbg !4754
  br label %bb18, !dbg !4754

bb5:                                              ; No predecessors!
  unreachable, !dbg !4739

bb16:                                             ; preds = %bb14, %bb11
  %_22 = load i64, ptr %addr, align 8, !dbg !4755, !noundef !19
; call x86_64::addr::VirtAddr::new
  %_21 = call i64 @_ZN6x86_644addr8VirtAddr3new17h258d29005223b242E(i64 %_22) #8, !dbg !4756
  %19 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4757
  store i64 %_21, ptr %19, align 8, !dbg !4757
  store i64 1, ptr %0, align 8, !dbg !4757
  br label %bb18, !dbg !4744

bb14:                                             ; preds = %bb11
  store i64 47, ptr %_20, align 8, !dbg !4758
  %20 = load i64, ptr %_20, align 8, !dbg !4759, !noundef !19
; call <u64 as bit_field::BitField>::set_bits
  %_18 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he1d6f46380e177b9E"(ptr align 8 %addr, i64 %20, i64 131071) #8, !dbg !4759
  br label %bb16, !dbg !4759

bb15:                                             ; preds = %bb11
  store i64 0, ptr %0, align 8, !dbg !4760
  br label %bb18, !dbg !4761
}

; <x86_64::addr::VirtAddr as core::iter::range::Step>::backward_checked
; Function Attrs: noredzone nounwind
define { i64, i64 } @"_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$16backward_checked17hdf2b36b126070ea1E"(i64 %start2, i64 %count) unnamed_addr #1 !dbg !4763 {
start:
  %val.dbg.spill = alloca i64, align 8
  %offset.dbg.spill = alloca i64, align 8
  %count.dbg.spill = alloca i64, align 8
  %start.dbg.spill = alloca i64, align 8
  %_20 = alloca i64, align 8
  %_17 = alloca i64, align 8
  %_10 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  %_3 = alloca { i64, i64 }, align 8
  %0 = alloca { i64, i64 }, align 8
  %residual.dbg.spill1 = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4769, metadata !DIExpression()), !dbg !4779
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !4775, metadata !DIExpression()), !dbg !4780
  store i64 %start2, ptr %start.dbg.spill, align 8, !dbg !4780
  call void @llvm.dbg.declare(metadata ptr %start.dbg.spill, metadata !4765, metadata !DIExpression()), !dbg !4781
  store i64 %count, ptr %count.dbg.spill, align 8, !dbg !4780
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill, metadata !4766, metadata !DIExpression()), !dbg !4782
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !4773, metadata !DIExpression()), !dbg !4783
; call core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u64>::try_from
  %1 = call { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17h4fa13405bc2c82b3E"(i64 %count) #8, !dbg !4784
  %_5.0 = extractvalue { i64, i64 } %1, 0, !dbg !4784
  %_5.1 = extractvalue { i64, i64 } %1, 1, !dbg !4784
; call core::result::Result<T,E>::ok
  %2 = call { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17hd8e931e56454444cE"(i64 %_5.0, i64 %_5.1) #8, !dbg !4784
  %_4.0 = extractvalue { i64, i64 } %2, 0, !dbg !4784
  %_4.1 = extractvalue { i64, i64 } %2, 1, !dbg !4784
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %3 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17haa7c0ed1e07b5c1dE"(i64 %_4.0, i64 %_4.1) #8, !dbg !4784
  store { i64, i64 } %3, ptr %_3, align 8, !dbg !4784
  %_6 = load i64, ptr %_3, align 8, !dbg !4784, !range !1853, !noundef !19
  %4 = icmp eq i64 %_6, 0, !dbg !4784
  br i1 %4, label %bb4, label %bb6, !dbg !4784

bb4:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !4784
  %offset = load i64, ptr %5, align 8, !dbg !4784, !noundef !19
  store i64 %offset, ptr %offset.dbg.spill, align 8, !dbg !4784
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4767, metadata !DIExpression()), !dbg !4785
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4771, metadata !DIExpression()), !dbg !4786
  %_8 = icmp ugt i64 %offset, 281474976710656, !dbg !4787
  br i1 %_8, label %bb7, label %bb8, !dbg !4787

bb6:                                              ; preds = %start
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %6 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h8ca47a963197c6d4E"() #8, !dbg !4788
  store { i64, i64 } %6, ptr %0, align 8, !dbg !4788
  br label %bb18, !dbg !4788

bb18:                                             ; preds = %bb16, %bb15, %bb12, %bb7, %bb6
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4789
  %8 = load i64, ptr %7, align 8, !dbg !4789, !range !1853, !noundef !19
  %9 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4789
  %10 = load i64, ptr %9, align 8, !dbg !4789
  %11 = insertvalue { i64, i64 } poison, i64 %8, 0, !dbg !4789
  %12 = insertvalue { i64, i64 } %11, i64 %10, 1, !dbg !4789
  ret { i64, i64 } %12, !dbg !4789

bb8:                                              ; preds = %bb4
; call core::num::<impl u64>::checked_sub
  %13 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h87fa59ce5dd9e1e9E"(i64 %start2, i64 %offset) #8, !dbg !4790
  %_11.0 = extractvalue { i64, i64 } %13, 0, !dbg !4790
  %_11.1 = extractvalue { i64, i64 } %13, 1, !dbg !4790
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %14 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17haa7c0ed1e07b5c1dE"(i64 %_11.0, i64 %_11.1) #8, !dbg !4790
  store { i64, i64 } %14, ptr %_10, align 8, !dbg !4790
  %_13 = load i64, ptr %_10, align 8, !dbg !4790, !range !1853, !noundef !19
  %15 = icmp eq i64 %_13, 0, !dbg !4790
  br i1 %15, label %bb11, label %bb12, !dbg !4790

bb7:                                              ; preds = %bb4
  store i64 0, ptr %0, align 8, !dbg !4791
  br label %bb18, !dbg !4792

bb11:                                             ; preds = %bb8
  %16 = getelementptr inbounds { i64, i64 }, ptr %_10, i32 0, i32 1, !dbg !4790
  %val = load i64, ptr %16, align 8, !dbg !4790, !noundef !19
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !4790
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !4777, metadata !DIExpression()), !dbg !4794
  store i64 %val, ptr %addr, align 8, !dbg !4794
  store i64 47, ptr %_17, align 8, !dbg !4795
  %17 = load i64, ptr %_17, align 8, !dbg !4796, !noundef !19
; call <u64 as bit_field::BitField>::get_bits
  %_15 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17hdf6797fc60a4e504E"(ptr align 8 %addr, i64 %17) #8, !dbg !4796
  switch i64 %_15, label %bb16 [
    i64 131070, label %bb14
    i64 131069, label %bb15
  ], !dbg !4797

bb12:                                             ; preds = %bb8
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %18 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h8ca47a963197c6d4E"() #8, !dbg !4798
  store { i64, i64 } %18, ptr %0, align 8, !dbg !4798
  br label %bb18, !dbg !4798

bb5:                                              ; No predecessors!
  unreachable, !dbg !4784

bb16:                                             ; preds = %bb14, %bb11
  %_22 = load i64, ptr %addr, align 8, !dbg !4799, !noundef !19
; call x86_64::addr::VirtAddr::new
  %_21 = call i64 @_ZN6x86_644addr8VirtAddr3new17h258d29005223b242E(i64 %_22) #8, !dbg !4800
  %19 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4801
  store i64 %_21, ptr %19, align 8, !dbg !4801
  store i64 1, ptr %0, align 8, !dbg !4801
  br label %bb18, !dbg !4789

bb14:                                             ; preds = %bb11
  store i64 47, ptr %_20, align 8, !dbg !4802
  %20 = load i64, ptr %_20, align 8, !dbg !4803, !noundef !19
; call <u64 as bit_field::BitField>::set_bits
  %_18 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he1d6f46380e177b9E"(ptr align 8 %addr, i64 %20, i64 0) #8, !dbg !4803
  br label %bb16, !dbg !4803

bb15:                                             ; preds = %bb11
  store i64 0, ptr %0, align 8, !dbg !4804
  br label %bb18, !dbg !4805
}

; <x86_64::addr::PhysAddrNotValid as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN67_$LT$x86_64..addr..PhysAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h56a0d7b27669c76cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4807 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca i8, align 1
  %_20 = alloca %"core::fmt::rt::Placeholder", align 8
  %_19 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4816, metadata !DIExpression()), !dbg !4818
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4817, metadata !DIExpression()), !dbg !4819
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h0c2891e4ced4a898E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_51f6f672d92676f883a0556ba9651a0b, i64 16) #8, !dbg !4820
  store ptr %self, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !4474, metadata !DIExpression()), !dbg !4821
  store ptr %self, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !4481, metadata !DIExpression()), !dbg !4823
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !4487, metadata !DIExpression()), !dbg !4825
  store ptr %self, ptr %0, align 8, !dbg !4826
  %1 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !4826
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E", ptr %1, align 8, !dbg !4826
  %2 = load ptr, ptr %0, align 8, !dbg !4827, !nonnull !19, !align !4493, !noundef !19
  %3 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !4827
  %4 = load ptr, ptr %3, align 8, !dbg !4827, !nonnull !19, !noundef !19
  %5 = insertvalue { ptr, ptr } poison, ptr %2, 0, !dbg !4827
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !4827
  %7 = extractvalue { ptr, ptr } %6, 0, !dbg !4828
  %8 = extractvalue { ptr, ptr } %6, 1, !dbg !4828
  %_15.0 = extractvalue { ptr, ptr } %6, 0, !dbg !4829
  %_15.1 = extractvalue { ptr, ptr } %6, 1, !dbg !4829
  %9 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !4829
  %10 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 0, !dbg !4829
  store ptr %_15.0, ptr %10, align 8, !dbg !4829
  %11 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 1, !dbg !4829
  store ptr %_15.1, ptr %11, align 8, !dbg !4829
  store i8 3, ptr %_21, align 1, !dbg !4829
  store i64 2, ptr %_22, align 8, !dbg !4829
  store i64 2, ptr %_23, align 8, !dbg !4829
  %12 = load i8, ptr %_21, align 1, !dbg !4829, !range !3113, !noundef !19
  %13 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !4829
  %14 = load i64, ptr %13, align 8, !dbg !4829, !range !929, !noundef !19
  %15 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !4829
  %16 = load i64, ptr %15, align 8, !dbg !4829
  %17 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !4829
  %18 = load i64, ptr %17, align 8, !dbg !4829, !range !929, !noundef !19
  %19 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !4829
  %20 = load i64, ptr %19, align 8, !dbg !4829
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4496, metadata !DIExpression()), !dbg !4830
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4501, metadata !DIExpression()), !dbg !4832
  store i8 %12, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4502, metadata !DIExpression()), !dbg !4833
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4503, metadata !DIExpression()), !dbg !4834
  store i64 %14, ptr %precision.dbg.spill.i, align 8
  %21 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %16, ptr %21, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4504, metadata !DIExpression()), !dbg !4835
  store i64 %18, ptr %width.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %20, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4505, metadata !DIExpression()), !dbg !4836
  %23 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 2, !dbg !4837
  store i64 0, ptr %23, align 8, !dbg !4837
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 4, !dbg !4837
  store i32 32, ptr %24, align 4, !dbg !4837
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 5, !dbg !4837
  store i8 %12, ptr %25, align 8, !dbg !4837
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 3, !dbg !4837
  store i32 4, ptr %26, align 8, !dbg !4837
  store i64 %14, ptr %_20, align 8, !dbg !4837
  %27 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !4837
  store i64 %16, ptr %27, align 8, !dbg !4837
  %28 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 1, !dbg !4837
  store i64 %18, ptr %28, align 8, !dbg !4837
  %29 = getelementptr inbounds { i64, i64 }, ptr %28, i32 0, i32 1, !dbg !4837
  store i64 %20, ptr %29, align 8, !dbg !4837
  %30 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_19, i64 0, i64 0, !dbg !4829
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %30, ptr align 8 %_20, i64 56, i1 false), !dbg !4829
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h7163cdcd6c3efec5E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !4829
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17hc075728ce50a277cE(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !4820
; call core::fmt::builders::DebugTuple::finish
  %31 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h91331aa4deeeb5c8E(ptr align 8 %_4) #8, !dbg !4820
  ret i1 %31, !dbg !4838
}

; x86_64::addr::PhysAddr::new
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8PhysAddr3new17h7951dd8f647be1a2E(i64 %addr) unnamed_addr #0 !dbg !4839 {
start:
  %0 = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  %_2 = alloca { i64, i64 }, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4843, metadata !DIExpression()), !dbg !4846
; call x86_64::addr::PhysAddr::try_new
  %1 = call { i64, i64 } @_ZN6x86_644addr8PhysAddr7try_new17ha8067a167b42b4a4E(i64 %addr) #8, !dbg !4847
  store { i64, i64 } %1, ptr %_2, align 8, !dbg !4847
  %_3 = load i64, ptr %_2, align 8, !dbg !4847, !range !1853, !noundef !19
  %2 = icmp eq i64 %_3, 0, !dbg !4848
  br i1 %2, label %bb4, label %bb2, !dbg !4848

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, i64 }, ptr %_2, i32 0, i32 1, !dbg !4849
  %4 = load i64, ptr %3, align 8, !dbg !4849, !noundef !19
  store i64 %4, ptr %0, align 8, !dbg !4849
  call void @llvm.dbg.declare(metadata ptr %0, metadata !4844, metadata !DIExpression()), !dbg !4850
  ret i64 %4, !dbg !4851

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @alloc_4c32dd8753956934854651344030b372, i64 67, ptr align 8 @alloc_6b3cbf07f263ead70067ad39fb864d53) #9, !dbg !4852
  unreachable, !dbg !4852

bb3:                                              ; No predecessors!
  unreachable, !dbg !4847
}

; x86_64::addr::PhysAddr::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8PhysAddr12new_truncate17hee41234d1ea75a99E(i64 %addr) unnamed_addr #0 !dbg !4853 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4855, metadata !DIExpression()), !dbg !4856
  %_2 = urem i64 %addr, 4503599627370496, !dbg !4857
  store i64 %_2, ptr %0, align 8, !dbg !4858
  %1 = load i64, ptr %0, align 8, !dbg !4859, !noundef !19
  ret i64 %1, !dbg !4859
}

; x86_64::addr::PhysAddr::try_new
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @_ZN6x86_644addr8PhysAddr7try_new17ha8067a167b42b4a4E(i64 %addr) unnamed_addr #0 !dbg !4860 {
start:
  %p.dbg.spill = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  %_6 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4879, metadata !DIExpression()), !dbg !4882
; call x86_64::addr::PhysAddr::new_truncate
  %p = call i64 @_ZN6x86_644addr8PhysAddr12new_truncate17hee41234d1ea75a99E(i64 %addr) #8, !dbg !4883
  store i64 %p, ptr %p.dbg.spill, align 8, !dbg !4883
  call void @llvm.dbg.declare(metadata ptr %p.dbg.spill, metadata !4880, metadata !DIExpression()), !dbg !4884
  %_3 = icmp eq i64 %p, %addr, !dbg !4885
  br i1 %_3, label %bb2, label %bb3, !dbg !4885

bb3:                                              ; preds = %start
  store i64 %addr, ptr %_6, align 8, !dbg !4886
  %1 = load i64, ptr %_6, align 8, !dbg !4887, !noundef !19
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4887
  store i64 %1, ptr %2, align 8, !dbg !4887
  store i64 1, ptr %0, align 8, !dbg !4887
  br label %bb4, !dbg !4888

bb2:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4889
  store i64 %p, ptr %3, align 8, !dbg !4889
  store i64 0, ptr %0, align 8, !dbg !4889
  br label %bb4, !dbg !4888

bb4:                                              ; preds = %bb3, %bb2
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4890
  %5 = load i64, ptr %4, align 8, !dbg !4890, !range !1853, !noundef !19
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4890
  %7 = load i64, ptr %6, align 8, !dbg !4890, !noundef !19
  %8 = insertvalue { i64, i64 } poison, i64 %5, 0, !dbg !4890
  %9 = insertvalue { i64, i64 } %8, i64 %7, 1, !dbg !4890
  ret { i64, i64 } %9, !dbg !4890
}

; x86_64::addr::PhysAddr::as_u64
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8PhysAddr6as_u6417h09d596f30bb85b40E(i64 %self) unnamed_addr #0 !dbg !4891 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4895, metadata !DIExpression()), !dbg !4896
  ret i64 %self, !dbg !4897
}

; x86_64::addr::PhysAddr::align_down
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_644addr8PhysAddr10align_down17hce3d8fa6f55e3f34E(i64 %self, i64 %align) unnamed_addr #0 !dbg !4898 {
start:
  %align.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4902, metadata !DIExpression()), !dbg !4904
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !4903, metadata !DIExpression()), !dbg !4905
; call <T as core::convert::Into<U>>::into
  %_5 = call i64 @"_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h0c5d226dd582c2f6E"(i64 %align) #8, !dbg !4906
; call x86_64::addr::align_down
  %_3 = call i64 @_ZN6x86_644addr10align_down17h3c0dc97447b3114aE(i64 %self, i64 %_5) #8, !dbg !4907
  store i64 %_3, ptr %0, align 8, !dbg !4908
  %1 = load i64, ptr %0, align 8, !dbg !4909, !noundef !19
  ret i64 %1, !dbg !4909
}

; x86_64::addr::PhysAddr::is_aligned
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17h1f8bdc59dff80046E(i64 %0, i64 %align) unnamed_addr #0 !dbg !4910 {
start:
  %align.dbg.spill = alloca i64, align 8
  %_4 = alloca i64, align 8
  %self = alloca i64, align 8
  store i64 %0, ptr %self, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !4914, metadata !DIExpression()), !dbg !4916
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !4915, metadata !DIExpression()), !dbg !4917
  %1 = load i64, ptr %self, align 8, !dbg !4918, !noundef !19
; call x86_64::addr::PhysAddr::align_down
  %2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17hce3d8fa6f55e3f34E(i64 %1, i64 %align) #8, !dbg !4918
  store i64 %2, ptr %_4, align 8, !dbg !4918
; call <x86_64::addr::PhysAddr as core::cmp::PartialEq>::eq
  %3 = call zeroext i1 @"_ZN63_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h17bdb2da82cb6cf7E"(ptr align 8 %_4, ptr align 8 %self) #8, !dbg !4918
  ret i1 %3, !dbg !4919
}

; <x86_64::addr::PhysAddr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hb383e3d2e62086e3E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4920 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca i8, align 1
  %_20 = alloca %"core::fmt::rt::Placeholder", align 8
  %_19 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4925, metadata !DIExpression()), !dbg !4927
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4926, metadata !DIExpression()), !dbg !4928
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h0c2891e4ced4a898E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_0b79a4417984a643d0aaf7a6d6a8e288, i64 8) #8, !dbg !4929
  store ptr %self, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !4474, metadata !DIExpression()), !dbg !4930
  store ptr %self, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !4481, metadata !DIExpression()), !dbg !4932
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !4487, metadata !DIExpression()), !dbg !4934
  store ptr %self, ptr %0, align 8, !dbg !4935
  %1 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !4935
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E", ptr %1, align 8, !dbg !4935
  %2 = load ptr, ptr %0, align 8, !dbg !4936, !nonnull !19, !align !4493, !noundef !19
  %3 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !4936
  %4 = load ptr, ptr %3, align 8, !dbg !4936, !nonnull !19, !noundef !19
  %5 = insertvalue { ptr, ptr } poison, ptr %2, 0, !dbg !4936
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !4936
  %7 = extractvalue { ptr, ptr } %6, 0, !dbg !4937
  %8 = extractvalue { ptr, ptr } %6, 1, !dbg !4937
  %_15.0 = extractvalue { ptr, ptr } %6, 0, !dbg !4938
  %_15.1 = extractvalue { ptr, ptr } %6, 1, !dbg !4938
  %9 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !4938
  %10 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 0, !dbg !4938
  store ptr %_15.0, ptr %10, align 8, !dbg !4938
  %11 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 1, !dbg !4938
  store ptr %_15.1, ptr %11, align 8, !dbg !4938
  store i8 3, ptr %_21, align 1, !dbg !4938
  store i64 2, ptr %_22, align 8, !dbg !4938
  store i64 2, ptr %_23, align 8, !dbg !4938
  %12 = load i8, ptr %_21, align 1, !dbg !4938, !range !3113, !noundef !19
  %13 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !4938
  %14 = load i64, ptr %13, align 8, !dbg !4938, !range !929, !noundef !19
  %15 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !4938
  %16 = load i64, ptr %15, align 8, !dbg !4938
  %17 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !4938
  %18 = load i64, ptr %17, align 8, !dbg !4938, !range !929, !noundef !19
  %19 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !4938
  %20 = load i64, ptr %19, align 8, !dbg !4938
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4496, metadata !DIExpression()), !dbg !4939
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4501, metadata !DIExpression()), !dbg !4941
  store i8 %12, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4502, metadata !DIExpression()), !dbg !4942
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4503, metadata !DIExpression()), !dbg !4943
  store i64 %14, ptr %precision.dbg.spill.i, align 8
  %21 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %16, ptr %21, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4504, metadata !DIExpression()), !dbg !4944
  store i64 %18, ptr %width.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %20, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4505, metadata !DIExpression()), !dbg !4945
  %23 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 2, !dbg !4946
  store i64 0, ptr %23, align 8, !dbg !4946
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 4, !dbg !4946
  store i32 32, ptr %24, align 4, !dbg !4946
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 5, !dbg !4946
  store i8 %12, ptr %25, align 8, !dbg !4946
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 3, !dbg !4946
  store i32 4, ptr %26, align 8, !dbg !4946
  store i64 %14, ptr %_20, align 8, !dbg !4946
  %27 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !4946
  store i64 %16, ptr %27, align 8, !dbg !4946
  %28 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 1, !dbg !4946
  store i64 %18, ptr %28, align 8, !dbg !4946
  %29 = getelementptr inbounds { i64, i64 }, ptr %28, i32 0, i32 1, !dbg !4946
  store i64 %20, ptr %29, align 8, !dbg !4946
  %30 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_19, i64 0, i64 0, !dbg !4938
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %30, ptr align 8 %_20, i64 56, i1 false), !dbg !4938
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h7163cdcd6c3efec5E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !4938
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17hc075728ce50a277cE(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !4929
; call core::fmt::builders::DebugTuple::finish
  %31 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h91331aa4deeeb5c8E(ptr align 8 %_4) #8, !dbg !4929
  ret i1 %31, !dbg !4947
}

; x86_64::addr::align_down
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr10align_down17h3c0dc97447b3114aE(i64 %addr, i64 %align) unnamed_addr #0 !dbg !4948 {
start:
  %0 = alloca i64, align 8
  %self.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i = alloca i64, align 8
  %align.dbg.spill = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4952, metadata !DIExpression()), !dbg !4954
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !4953, metadata !DIExpression()), !dbg !4955
  store i64 %align, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4956, metadata !DIExpression()), !dbg !4961
  store i64 %align, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4963, metadata !DIExpression()), !dbg !4968
  %1 = call i64 @llvm.ctpop.i64(i64 %align), !dbg !4970
  store i64 %1, ptr %0, align 8, !dbg !4970
  %_2.i.i = load i64, ptr %0, align 8, !dbg !4970, !noundef !19
  %2 = trunc i64 %_2.i.i to i32, !dbg !4970
  %3 = icmp eq i32 %2, 1, !dbg !4971
  %_3 = xor i1 %3, true, !dbg !4972
  br i1 %_3, label %bb2, label %bb3, !dbg !4972

bb3:                                              ; preds = %start
  %_8.0 = sub i64 %align, 1, !dbg !4973
  %_8.1 = icmp ult i64 %align, 1, !dbg !4973
  %4 = call i1 @llvm.expect.i1(i1 %_8.1, i1 false), !dbg !4973
  br i1 %4, label %panic, label %bb4, !dbg !4973

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @alloc_1dd227ab452b26fb141a985f487cd916, i64 30, ptr align 8 @alloc_08b13c9e01ea58d326fde16f43de4d77) #9, !dbg !4972
  unreachable, !dbg !4972

bb4:                                              ; preds = %bb3
  %_6 = xor i64 %_8.0, -1, !dbg !4974
  %5 = and i64 %addr, %_6, !dbg !4975
  ret i64 %5, !dbg !4976

panic:                                            ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_dcf4a231b15b9b7c33e0581769121491) #9, !dbg !4973
  unreachable, !dbg !4973
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::CS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7set_reg17h95a496258d7b1a9fE"(i16 %sel) unnamed_addr #1 !dbg !4977 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !4988, metadata !DIExpression()), !dbg !4989
  store i16 %sel, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !4990, metadata !DIExpression()), !dbg !4996
  %0 = zext i16 %sel to i64, !dbg !4998
  %1 = call i32 asm sideeffect alignstack inteldialect "push ${1:q}\0Alea ${0:q}, [1f + rip]\0Apush ${0:q}\0Aretfq\0A1:", "=r,r,~{memory}"(i64 %0), !dbg !4999, !srcloc !5000
  ret void, !dbg !5001
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::GS>::swap
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation53_$LT$impl$u20$x86_64..registers..segmentation..GS$GT$4swap17hc0e768e0acb42c43E"() unnamed_addr #1 !dbg !5002 {
start:
  call void asm sideeffect inteldialect "swapgs", "~{memory}"(), !dbg !5006, !srcloc !5007
  ret void, !dbg !5008
}

; x86_64::instructions::tlb::Pcid::new
; Function Attrs: noredzone nounwind
define void @_ZN6x86_6412instructions3tlb4Pcid3new17h59fce3a625ff4c7eE(ptr sret(%"core::result::Result<instructions::tlb::Pcid, &str>") %0, i16 %pcid) unnamed_addr #1 !dbg !5009 {
start:
  %pcid.dbg.spill = alloca i16, align 2
  %_4 = alloca i16, align 2
  store i16 %pcid, ptr %pcid.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %pcid.dbg.spill, metadata !5029, metadata !DIExpression()), !dbg !5030
  %_2 = icmp uge i16 %pcid, 4096, !dbg !5031
  br i1 %_2, label %bb1, label %bb2, !dbg !5031

bb2:                                              ; preds = %start
  store i16 %pcid, ptr %_4, align 2, !dbg !5032
  %1 = load i16, ptr %_4, align 2, !dbg !5033, !noundef !19
  %2 = getelementptr inbounds %"core::result::Result<instructions::tlb::Pcid, &str>::Ok", ptr %0, i32 0, i32 1, !dbg !5033
  store i16 %1, ptr %2, align 8, !dbg !5033
  store ptr null, ptr %0, align 8, !dbg !5033
  br label %bb3, !dbg !5034

bb1:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 0, !dbg !5035
  store ptr @alloc_7254953a5374c7a7a7fc525c828c4afa, ptr %3, align 8, !dbg !5035
  %4 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 1, !dbg !5035
  store i64 22, ptr %4, align 8, !dbg !5035
  br label %bb3, !dbg !5034

bb3:                                              ; preds = %bb2, %bb1
  ret void, !dbg !5036
}

; x86_64::instructions::tlb::Pcid::value
; Function Attrs: noredzone nounwind
define i16 @_ZN6x86_6412instructions3tlb4Pcid5value17h012a502a9d68481bE(ptr align 2 %self) unnamed_addr #1 !dbg !5037 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5041, metadata !DIExpression()), !dbg !5042
  %0 = load i16, ptr %self, align 2, !dbg !5043, !noundef !19
  ret i16 %0, !dbg !5044
}

; x86_64::registers::debug::DebugAddressRegisterNumber::new
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3new17had6bb94a051ac4daE(i8 %n) unnamed_addr #1 !dbg !5045 {
start:
  %n.dbg.spill = alloca i8, align 1
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5063, metadata !DIExpression()), !dbg !5064
  switch i8 %n, label %bb1 [
    i8 0, label %bb2
    i8 1, label %bb3
    i8 2, label %bb4
    i8 3, label %bb5
  ], !dbg !5065

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5066
  br label %bb6, !dbg !5066

bb2:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !5067
  %1 = load i8, ptr %_2, align 1, !dbg !5068, !range !3113, !noundef !19
  store i8 %1, ptr %0, align 1, !dbg !5068
  br label %bb6, !dbg !5069

bb3:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !5070
  %2 = load i8, ptr %_3, align 1, !dbg !5071, !range !3113, !noundef !19
  store i8 %2, ptr %0, align 1, !dbg !5071
  br label %bb6, !dbg !5072

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !5073
  %3 = load i8, ptr %_4, align 1, !dbg !5074, !range !3113, !noundef !19
  store i8 %3, ptr %0, align 1, !dbg !5074
  br label %bb6, !dbg !5075

bb5:                                              ; preds = %start
  store i8 3, ptr %_5, align 1, !dbg !5076
  %4 = load i8, ptr %_5, align 1, !dbg !5077, !range !3113, !noundef !19
  store i8 %4, ptr %0, align 1, !dbg !5077
  br label %bb6, !dbg !5078

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %5 = load i8, ptr %0, align 1, !dbg !5079, !range !3109, !noundef !19
  ret i8 %5, !dbg !5079
}

; x86_64::registers::debug::DebugAddressRegisterNumber::get
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17hc6b1e17a8b4221ecE(i8 %0) unnamed_addr #1 !dbg !5080 {
start:
  %1 = alloca i8, align 1
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !5084, metadata !DIExpression()), !dbg !5085
  %2 = load i8, ptr %self, align 1, !dbg !5086, !range !3113, !noundef !19
  %_2 = zext i8 %2 to i64, !dbg !5086
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5087

bb2:                                              ; preds = %start
  unreachable, !dbg !5086

bb3:                                              ; preds = %start
  store i8 0, ptr %1, align 1, !dbg !5088
  br label %bb6, !dbg !5088

bb4:                                              ; preds = %start
  store i8 1, ptr %1, align 1, !dbg !5089
  br label %bb6, !dbg !5089

bb5:                                              ; preds = %start
  store i8 2, ptr %1, align 1, !dbg !5090
  br label %bb6, !dbg !5090

bb1:                                              ; preds = %start
  store i8 3, ptr %1, align 1, !dbg !5091
  br label %bb6, !dbg !5091

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i8, ptr %1, align 1, !dbg !5092, !noundef !19
  ret i8 %3, !dbg !5092
}

; x86_64::registers::debug::Dr6Flags::trap
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr6Flags4trap17h8872e9b85dfefe9eE(i8 %0) unnamed_addr #1 !dbg !5093 {
start:
  %1 = alloca i64, align 8
  %n = alloca i8, align 1
  store i8 %0, ptr %n, align 1
  call void @llvm.dbg.declare(metadata ptr %n, metadata !5100, metadata !DIExpression()), !dbg !5101
  %2 = load i8, ptr %n, align 1, !dbg !5102, !range !3113, !noundef !19
  %_2 = zext i8 %2 to i64, !dbg !5102
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5103

bb2:                                              ; preds = %start
  unreachable, !dbg !5102

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !5104
  br label %bb6, !dbg !5104

bb4:                                              ; preds = %start
  store i64 2, ptr %1, align 8, !dbg !5105
  br label %bb6, !dbg !5105

bb5:                                              ; preds = %start
  store i64 4, ptr %1, align 8, !dbg !5106
  br label %bb6, !dbg !5106

bb1:                                              ; preds = %start
  store i64 8, ptr %1, align 8, !dbg !5107
  br label %bb6, !dbg !5107

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i64, ptr %1, align 8, !dbg !5108, !noundef !19
  ret i64 %3, !dbg !5108
}

; x86_64::registers::debug::Dr7Flags::local_breakpoint_enable
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr7Flags23local_breakpoint_enable17h837cdc6e79dad690E(i8 %0) unnamed_addr #1 !dbg !5109 {
start:
  %1 = alloca i64, align 8
  %n = alloca i8, align 1
  store i8 %0, ptr %n, align 1
  call void @llvm.dbg.declare(metadata ptr %n, metadata !5116, metadata !DIExpression()), !dbg !5117
  %2 = load i8, ptr %n, align 1, !dbg !5118, !range !3113, !noundef !19
  %_2 = zext i8 %2 to i64, !dbg !5118
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5119

bb2:                                              ; preds = %start
  unreachable, !dbg !5118

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !5120
  br label %bb6, !dbg !5120

bb4:                                              ; preds = %start
  store i64 4, ptr %1, align 8, !dbg !5121
  br label %bb6, !dbg !5121

bb5:                                              ; preds = %start
  store i64 16, ptr %1, align 8, !dbg !5122
  br label %bb6, !dbg !5122

bb1:                                              ; preds = %start
  store i64 64, ptr %1, align 8, !dbg !5123
  br label %bb6, !dbg !5123

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i64, ptr %1, align 8, !dbg !5124, !noundef !19
  ret i64 %3, !dbg !5124
}

; x86_64::registers::debug::Dr7Flags::global_breakpoint_enable
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr7Flags24global_breakpoint_enable17hcfb1c555928073bfE(i8 %0) unnamed_addr #1 !dbg !5125 {
start:
  %1 = alloca i64, align 8
  %n = alloca i8, align 1
  store i8 %0, ptr %n, align 1
  call void @llvm.dbg.declare(metadata ptr %n, metadata !5127, metadata !DIExpression()), !dbg !5128
  %2 = load i8, ptr %n, align 1, !dbg !5129, !range !3113, !noundef !19
  %_2 = zext i8 %2 to i64, !dbg !5129
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5130

bb2:                                              ; preds = %start
  unreachable, !dbg !5129

bb3:                                              ; preds = %start
  store i64 2, ptr %1, align 8, !dbg !5131
  br label %bb6, !dbg !5131

bb4:                                              ; preds = %start
  store i64 8, ptr %1, align 8, !dbg !5132
  br label %bb6, !dbg !5132

bb5:                                              ; preds = %start
  store i64 32, ptr %1, align 8, !dbg !5133
  br label %bb6, !dbg !5133

bb1:                                              ; preds = %start
  store i64 128, ptr %1, align 8, !dbg !5134
  br label %bb6, !dbg !5134

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i64, ptr %1, align 8, !dbg !5135, !noundef !19
  ret i64 %3, !dbg !5135
}

; x86_64::registers::debug::BreakpointCondition::from_bits
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug19BreakpointCondition9from_bits17hd88227cce82eb14fE(i64 %bits) unnamed_addr #1 !dbg !5136 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !5140, metadata !DIExpression()), !dbg !5141
  switch i64 %bits, label %bb1 [
    i64 0, label %bb2
    i64 1, label %bb3
    i64 2, label %bb4
    i64 3, label %bb5
  ], !dbg !5142

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5143
  br label %bb6, !dbg !5143

bb2:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !5144
  %1 = load i8, ptr %_2, align 1, !dbg !5145, !range !3113, !noundef !19
  store i8 %1, ptr %0, align 1, !dbg !5145
  br label %bb6, !dbg !5146

bb3:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !5147
  %2 = load i8, ptr %_3, align 1, !dbg !5148, !range !3113, !noundef !19
  store i8 %2, ptr %0, align 1, !dbg !5148
  br label %bb6, !dbg !5149

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !5150
  %3 = load i8, ptr %_4, align 1, !dbg !5151, !range !3113, !noundef !19
  store i8 %3, ptr %0, align 1, !dbg !5151
  br label %bb6, !dbg !5152

bb5:                                              ; preds = %start
  store i8 3, ptr %_5, align 1, !dbg !5153
  %4 = load i8, ptr %_5, align 1, !dbg !5154, !range !3113, !noundef !19
  store i8 %4, ptr %0, align 1, !dbg !5154
  br label %bb6, !dbg !5155

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %5 = load i8, ptr %0, align 1, !dbg !5156, !range !3109, !noundef !19
  ret i8 %5, !dbg !5156
}

; x86_64::registers::debug::BreakpointCondition::bit_range
; Function Attrs: noredzone nounwind
define internal { i64, i64 } @_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h8e678041a6d95afbE(i8 %n) unnamed_addr #1 !dbg !5157 {
start:
  %lsb.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %0 = alloca { i64, i64 }, align 8
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5161, metadata !DIExpression()), !dbg !5164
; call x86_64::registers::debug::DebugAddressRegisterNumber::get
  %_5 = call i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17hc6b1e17a8b4221ecE(i8 %n) #8, !dbg !5165
  %1 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 4, i8 %_5), !dbg !5166
  %_6.0 = extractvalue { i8, i1 } %1, 0, !dbg !5166
  %_6.1 = extractvalue { i8, i1 } %1, 1, !dbg !5166
  %2 = call i1 @llvm.expect.i1(i1 %_6.1, i1 false), !dbg !5166
  br i1 %2, label %panic, label %bb2, !dbg !5166

bb2:                                              ; preds = %start
  %3 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 16, i8 %_6.0), !dbg !5167
  %_7.0 = extractvalue { i8, i1 } %3, 0, !dbg !5167
  %_7.1 = extractvalue { i8, i1 } %3, 1, !dbg !5167
  %4 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !5167
  br i1 %4, label %panic1, label %bb3, !dbg !5167

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_13d948e797d3694374429c3a938ca8f7) #9, !dbg !5166
  unreachable, !dbg !5166

bb3:                                              ; preds = %bb2
  %lsb = zext i8 %_7.0 to i64, !dbg !5167
  store i64 %lsb, ptr %lsb.dbg.spill, align 8, !dbg !5167
  call void @llvm.dbg.declare(metadata ptr %lsb.dbg.spill, metadata !5162, metadata !DIExpression()), !dbg !5168
  %5 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %lsb, i64 2), !dbg !5169
  %_9.0 = extractvalue { i64, i1 } %5, 0, !dbg !5169
  %_9.1 = extractvalue { i64, i1 } %5, 1, !dbg !5169
  %6 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !5169
  br i1 %6, label %panic2, label %bb4, !dbg !5169

panic1:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_0fe610ff7590c82191b1e5648c46cdd1) #9, !dbg !5167
  unreachable, !dbg !5167

bb4:                                              ; preds = %bb3
  store i64 %lsb, ptr %0, align 8, !dbg !5170
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5170
  store i64 %_9.0, ptr %7, align 8, !dbg !5170
  %8 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !5171
  %9 = load i64, ptr %8, align 8, !dbg !5171, !noundef !19
  %10 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5171
  %11 = load i64, ptr %10, align 8, !dbg !5171, !noundef !19
  %12 = insertvalue { i64, i64 } poison, i64 %9, 0, !dbg !5171
  %13 = insertvalue { i64, i64 } %12, i64 %11, 1, !dbg !5171
  ret { i64, i64 } %13, !dbg !5171

panic2:                                           ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_d034d979382ae7927c9a0cc74333cbc5) #9, !dbg !5169
  unreachable, !dbg !5169
}

; x86_64::registers::debug::BreakpointSize::new
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug14BreakpointSize3new17h8385107efa92f8fdE(i64 %size) unnamed_addr #1 !dbg !5172 {
start:
  %size.dbg.spill = alloca i64, align 8
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store i64 %size, ptr %size.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %size.dbg.spill, metadata !5176, metadata !DIExpression()), !dbg !5177
  switch i64 %size, label %bb1 [
    i64 1, label %bb2
    i64 2, label %bb3
    i64 8, label %bb4
    i64 4, label %bb5
  ], !dbg !5178

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5179
  br label %bb6, !dbg !5179

bb2:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !5180
  %1 = load i8, ptr %_2, align 1, !dbg !5181, !range !3113, !noundef !19
  store i8 %1, ptr %0, align 1, !dbg !5181
  br label %bb6, !dbg !5182

bb3:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !5183
  %2 = load i8, ptr %_3, align 1, !dbg !5184, !range !3113, !noundef !19
  store i8 %2, ptr %0, align 1, !dbg !5184
  br label %bb6, !dbg !5185

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !5186
  %3 = load i8, ptr %_4, align 1, !dbg !5187, !range !3113, !noundef !19
  store i8 %3, ptr %0, align 1, !dbg !5187
  br label %bb6, !dbg !5188

bb5:                                              ; preds = %start
  store i8 3, ptr %_5, align 1, !dbg !5189
  %4 = load i8, ptr %_5, align 1, !dbg !5190, !range !3113, !noundef !19
  store i8 %4, ptr %0, align 1, !dbg !5190
  br label %bb6, !dbg !5191

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %5 = load i8, ptr %0, align 1, !dbg !5192, !range !3109, !noundef !19
  ret i8 %5, !dbg !5192
}

; x86_64::registers::debug::BreakpointSize::from_bits
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug14BreakpointSize9from_bits17h320164266d62840dE(i64 %bits) unnamed_addr #1 !dbg !5193 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !5197, metadata !DIExpression()), !dbg !5198
  switch i64 %bits, label %bb1 [
    i64 0, label %bb2
    i64 1, label %bb3
    i64 2, label %bb4
    i64 3, label %bb5
  ], !dbg !5199

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5200
  br label %bb6, !dbg !5200

bb2:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !5201
  %1 = load i8, ptr %_2, align 1, !dbg !5202, !range !3113, !noundef !19
  store i8 %1, ptr %0, align 1, !dbg !5202
  br label %bb6, !dbg !5203

bb3:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !5204
  %2 = load i8, ptr %_3, align 1, !dbg !5205, !range !3113, !noundef !19
  store i8 %2, ptr %0, align 1, !dbg !5205
  br label %bb6, !dbg !5206

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !5207
  %3 = load i8, ptr %_4, align 1, !dbg !5208, !range !3113, !noundef !19
  store i8 %3, ptr %0, align 1, !dbg !5208
  br label %bb6, !dbg !5209

bb5:                                              ; preds = %start
  store i8 3, ptr %_5, align 1, !dbg !5210
  %4 = load i8, ptr %_5, align 1, !dbg !5211, !range !3113, !noundef !19
  store i8 %4, ptr %0, align 1, !dbg !5211
  br label %bb6, !dbg !5212

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %5 = load i8, ptr %0, align 1, !dbg !5213, !range !3109, !noundef !19
  ret i8 %5, !dbg !5213
}

; x86_64::registers::debug::BreakpointSize::bit_range
; Function Attrs: noredzone nounwind
define internal { i64, i64 } @_ZN6x86_649registers5debug14BreakpointSize9bit_range17h00aa6cd86266a79cE(i8 %n) unnamed_addr #1 !dbg !5214 {
start:
  %lsb.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %0 = alloca { i64, i64 }, align 8
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5216, metadata !DIExpression()), !dbg !5219
; call x86_64::registers::debug::DebugAddressRegisterNumber::get
  %_5 = call i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17hc6b1e17a8b4221ecE(i8 %n) #8, !dbg !5220
  %1 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 4, i8 %_5), !dbg !5221
  %_6.0 = extractvalue { i8, i1 } %1, 0, !dbg !5221
  %_6.1 = extractvalue { i8, i1 } %1, 1, !dbg !5221
  %2 = call i1 @llvm.expect.i1(i1 %_6.1, i1 false), !dbg !5221
  br i1 %2, label %panic, label %bb2, !dbg !5221

bb2:                                              ; preds = %start
  %3 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 18, i8 %_6.0), !dbg !5222
  %_7.0 = extractvalue { i8, i1 } %3, 0, !dbg !5222
  %_7.1 = extractvalue { i8, i1 } %3, 1, !dbg !5222
  %4 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !5222
  br i1 %4, label %panic1, label %bb3, !dbg !5222

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_ff0bc940585e76f908cabf47d2ac8531) #9, !dbg !5221
  unreachable, !dbg !5221

bb3:                                              ; preds = %bb2
  %lsb = zext i8 %_7.0 to i64, !dbg !5222
  store i64 %lsb, ptr %lsb.dbg.spill, align 8, !dbg !5222
  call void @llvm.dbg.declare(metadata ptr %lsb.dbg.spill, metadata !5217, metadata !DIExpression()), !dbg !5223
  %5 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %lsb, i64 2), !dbg !5224
  %_9.0 = extractvalue { i64, i1 } %5, 0, !dbg !5224
  %_9.1 = extractvalue { i64, i1 } %5, 1, !dbg !5224
  %6 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !5224
  br i1 %6, label %panic2, label %bb4, !dbg !5224

panic1:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_be7a26ba1dc8a11180f0964335b9b8a3) #9, !dbg !5222
  unreachable, !dbg !5222

bb4:                                              ; preds = %bb3
  store i64 %lsb, ptr %0, align 8, !dbg !5225
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5225
  store i64 %_9.0, ptr %7, align 8, !dbg !5225
  %8 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !5226
  %9 = load i64, ptr %8, align 8, !dbg !5226, !noundef !19
  %10 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5226
  %11 = load i64, ptr %10, align 8, !dbg !5226, !noundef !19
  %12 = insertvalue { i64, i64 } poison, i64 %9, 0, !dbg !5226
  %13 = insertvalue { i64, i64 } %12, i64 %11, 1, !dbg !5226
  ret { i64, i64 } %13, !dbg !5226

panic2:                                           ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_a8f5db7067e5f5644320e9995e2e2466) #9, !dbg !5224
  unreachable, !dbg !5224
}

; <x86_64::registers::debug::Dr7Value as core::convert::From<x86_64::registers::debug::Dr7Flags>>::from
; Function Attrs: noredzone nounwind
define i64 @"_ZN116_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..convert..From$LT$x86_64..registers..debug..Dr7Flags$GT$$GT$4from17h61cada18606fcf9eE"(i64 %0) unnamed_addr #1 !dbg !5227 {
start:
  %dr7_flags = alloca i64, align 8
  store i64 %0, ptr %dr7_flags, align 8
  call void @llvm.dbg.declare(metadata ptr %dr7_flags, metadata !5235, metadata !DIExpression()), !dbg !5236
; call x86_64::registers::debug::Dr7Flags::bits
  %_2 = call i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17h0db2ed16cd514237E(ptr align 8 %dr7_flags) #8, !dbg !5237
; call x86_64::registers::debug::Dr7Value::from_bits_truncate
  %1 = call i64 @_ZN6x86_649registers5debug8Dr7Value18from_bits_truncate17h880fc8b2002f10f8E(i64 %_2) #8, !dbg !5238
  ret i64 %1, !dbg !5239
}

; x86_64::registers::debug::Dr7Value::valid_bits
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr7Value10valid_bits17h759be66b08fbea40E() unnamed_addr #1 !dbg !5240 {
start:
  %flag_valid_bits.dbg.spill = alloca i64, align 8
  %field_valid_bits.dbg.spill = alloca i64, align 8
  %_11 = alloca i64, align 8
  store i64 4294901760, ptr %field_valid_bits.dbg.spill, align 8, !dbg !5248
  call void @llvm.dbg.declare(metadata ptr %field_valid_bits.dbg.spill, metadata !5244, metadata !DIExpression()), !dbg !5249
; call x86_64::registers::debug::Dr7Flags::all
  %0 = call i64 @_ZN6x86_649registers5debug8Dr7Flags3all17had1ac5d7f38630f3E() #8, !dbg !5250
  store i64 %0, ptr %_11, align 8, !dbg !5250
; call x86_64::registers::debug::Dr7Flags::bits
  %flag_valid_bits = call i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17h0db2ed16cd514237E(ptr align 8 %_11) #8, !dbg !5250
  store i64 %flag_valid_bits, ptr %flag_valid_bits.dbg.spill, align 8, !dbg !5250
  call void @llvm.dbg.declare(metadata ptr %flag_valid_bits.dbg.spill, metadata !5246, metadata !DIExpression()), !dbg !5251
  %1 = or i64 4294901760, %flag_valid_bits, !dbg !5252
  ret i64 %1, !dbg !5253
}

; x86_64::registers::debug::Dr7Value::from_bits_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr7Value18from_bits_truncate17h880fc8b2002f10f8E(i64 %bits) unnamed_addr #0 !dbg !5254 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !5258, metadata !DIExpression()), !dbg !5259
; call x86_64::registers::debug::Dr7Value::valid_bits
  %_3 = call i64 @_ZN6x86_649registers5debug8Dr7Value10valid_bits17h759be66b08fbea40E() #8, !dbg !5260
  %_2 = and i64 %bits, %_3, !dbg !5261
  store i64 %_2, ptr %0, align 8, !dbg !5262
  %1 = load i64, ptr %0, align 8, !dbg !5263, !noundef !19
  ret i64 %1, !dbg !5263
}

; x86_64::registers::debug::Dr7Value::condition
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug8Dr7Value9condition17hbe8a44edb4c0d7deE(ptr align 8 %self, i8 %n) unnamed_addr #1 !dbg !5264 {
start:
  %condition.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5269, metadata !DIExpression()), !dbg !5273
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5270, metadata !DIExpression()), !dbg !5274
; call x86_64::registers::debug::BreakpointCondition::bit_range
  %0 = call { i64, i64 } @_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h8e678041a6d95afbE(i8 %n) #8, !dbg !5275
  %_5.0 = extractvalue { i64, i64 } %0, 0, !dbg !5275
  %_5.1 = extractvalue { i64, i64 } %0, 1, !dbg !5275
; call <u64 as bit_field::BitField>::get_bits
  %condition = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h10649821d5cc63acE"(ptr align 8 %self, i64 %_5.0, i64 %_5.1) #8, !dbg !5276
  store i64 %condition, ptr %condition.dbg.spill, align 8, !dbg !5276
  call void @llvm.dbg.declare(metadata ptr %condition.dbg.spill, metadata !5271, metadata !DIExpression()), !dbg !5277
; call x86_64::registers::debug::BreakpointCondition::from_bits
  %_6 = call i8 @_ZN6x86_649registers5debug19BreakpointCondition9from_bits17hd88227cce82eb14fE(i64 %condition) #8, !dbg !5278, !range !3109
; call core::option::Option<T>::expect
  %1 = call i8 @"_ZN4core6option15Option$LT$T$GT$6expect17hf367ebc9fda3b6c1E"(i8 %_6, ptr align 1 @alloc_f6e17cc11903d760053855980425f176, i64 32, ptr align 8 @alloc_b62770e8f7745eb66ffb9e68a475712f) #8, !dbg !5278, !range !3113
  ret i8 %1, !dbg !5279
}

; x86_64::registers::debug::Dr7Value::set_condition
; Function Attrs: noredzone nounwind
define void @_ZN6x86_649registers5debug8Dr7Value13set_condition17hfc31cce57b4c6d02E(ptr align 8 %self, i8 %n, i8 %0) unnamed_addr #1 !dbg !5280 {
start:
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  %condition = alloca i8, align 1
  store i8 %0, ptr %condition, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5285, metadata !DIExpression()), !dbg !5288
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5286, metadata !DIExpression()), !dbg !5289
  call void @llvm.dbg.declare(metadata ptr %condition, metadata !5287, metadata !DIExpression()), !dbg !5290
; call x86_64::registers::debug::BreakpointCondition::bit_range
  %1 = call { i64, i64 } @_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h8e678041a6d95afbE(i8 %n) #8, !dbg !5291
  %_6.0 = extractvalue { i64, i64 } %1, 0, !dbg !5291
  %_6.1 = extractvalue { i64, i64 } %1, 1, !dbg !5291
  %_8 = load i8, ptr %condition, align 1, !dbg !5292, !range !3113, !noundef !19
  %_9 = icmp uge i8 3, %_8, !dbg !5292
  call void @llvm.assume(i1 %_9), !dbg !5292
  %_10 = icmp ule i8 0, %_8, !dbg !5292
  call void @llvm.assume(i1 %_10), !dbg !5292
  %_7 = zext i8 %_8 to i64, !dbg !5292
; call <u64 as bit_field::BitField>::set_bits
  %_4 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hdd453f2e6ea910f6E"(ptr align 8 %self, i64 %_6.0, i64 %_6.1, i64 %_7) #8, !dbg !5293
  ret void, !dbg !5294
}

; x86_64::registers::debug::Dr7Value::size
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug8Dr7Value4size17h22eac3b310be78fdE(ptr align 8 %self, i8 %n) unnamed_addr #1 !dbg !5295 {
start:
  %size.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5299, metadata !DIExpression()), !dbg !5303
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5300, metadata !DIExpression()), !dbg !5304
; call x86_64::registers::debug::BreakpointSize::bit_range
  %0 = call { i64, i64 } @_ZN6x86_649registers5debug14BreakpointSize9bit_range17h00aa6cd86266a79cE(i8 %n) #8, !dbg !5305
  %_5.0 = extractvalue { i64, i64 } %0, 0, !dbg !5305
  %_5.1 = extractvalue { i64, i64 } %0, 1, !dbg !5305
; call <u64 as bit_field::BitField>::get_bits
  %size = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h10649821d5cc63acE"(ptr align 8 %self, i64 %_5.0, i64 %_5.1) #8, !dbg !5306
  store i64 %size, ptr %size.dbg.spill, align 8, !dbg !5306
  call void @llvm.dbg.declare(metadata ptr %size.dbg.spill, metadata !5301, metadata !DIExpression()), !dbg !5307
; call x86_64::registers::debug::BreakpointSize::from_bits
  %_6 = call i8 @_ZN6x86_649registers5debug14BreakpointSize9from_bits17h320164266d62840dE(i64 %size) #8, !dbg !5308, !range !3109
; call core::option::Option<T>::expect
  %1 = call i8 @"_ZN4core6option15Option$LT$T$GT$6expect17h70a91fc90d1e0006E"(i8 %_6, ptr align 1 @alloc_f6e17cc11903d760053855980425f176, i64 32, ptr align 8 @alloc_53e61b04acf9ee54cc3439795aa00b55) #8, !dbg !5308, !range !3113
  ret i8 %1, !dbg !5309
}

; x86_64::registers::debug::Dr7Value::set_size
; Function Attrs: noredzone nounwind
define void @_ZN6x86_649registers5debug8Dr7Value8set_size17hd7d660a19124076aE(ptr align 8 %self, i8 %n, i8 %0) unnamed_addr #1 !dbg !5310 {
start:
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  %size = alloca i8, align 1
  store i8 %0, ptr %size, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5314, metadata !DIExpression()), !dbg !5317
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5315, metadata !DIExpression()), !dbg !5318
  call void @llvm.dbg.declare(metadata ptr %size, metadata !5316, metadata !DIExpression()), !dbg !5319
; call x86_64::registers::debug::BreakpointSize::bit_range
  %1 = call { i64, i64 } @_ZN6x86_649registers5debug14BreakpointSize9bit_range17h00aa6cd86266a79cE(i8 %n) #8, !dbg !5320
  %_6.0 = extractvalue { i64, i64 } %1, 0, !dbg !5320
  %_6.1 = extractvalue { i64, i64 } %1, 1, !dbg !5320
  %_8 = load i8, ptr %size, align 1, !dbg !5321, !range !3113, !noundef !19
  %_9 = icmp uge i8 3, %_8, !dbg !5321
  call void @llvm.assume(i1 %_9), !dbg !5321
  %_10 = icmp ule i8 0, %_8, !dbg !5321
  call void @llvm.assume(i1 %_10), !dbg !5321
  %_7 = zext i8 %_8 to i64, !dbg !5321
; call <u64 as bit_field::BitField>::set_bits
  %_4 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hdd453f2e6ea910f6E"(ptr align 8 %self, i64 %_6.0, i64 %_6.1, i64 %_7) #8, !dbg !5322
  ret void, !dbg !5323
}

; x86_64::registers::segmentation::SegmentSelector::index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_649registers12segmentation15SegmentSelector5index17hb741d2b9cf464ab9E(i16 %self) unnamed_addr #0 !dbg !5324 {
start:
  %self.dbg.spill = alloca i16, align 2
  store i16 %self, ptr %self.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5329, metadata !DIExpression()), !dbg !5330
  %0 = lshr i16 %self, 3, !dbg !5331
  ret i16 %0, !dbg !5332
}

; x86_64::registers::segmentation::SegmentSelector::rpl
; Function Attrs: inlinehint noredzone nounwind
define internal i8 @_ZN6x86_649registers12segmentation15SegmentSelector3rpl17hff9a3da59942b9beE(i16 %0) unnamed_addr #0 !dbg !5333 {
start:
  %_4 = alloca { i64, i64 }, align 8
  %self = alloca i16, align 2
  store i16 %0, ptr %self, align 2
  call void @llvm.dbg.declare(metadata ptr %self, metadata !5337, metadata !DIExpression()), !dbg !5338
  store i64 0, ptr %_4, align 8, !dbg !5339
  %1 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5339
  store i64 2, ptr %1, align 8, !dbg !5339
  %2 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 0, !dbg !5340
  %3 = load i64, ptr %2, align 8, !dbg !5340, !noundef !19
  %4 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5340
  %5 = load i64, ptr %4, align 8, !dbg !5340, !noundef !19
; call <u16 as bit_field::BitField>::get_bits
  %_2 = call i16 @"_ZN43_$LT$u16$u20$as$u20$bit_field..BitField$GT$8get_bits17h6e433958e6c7ce9bE"(ptr align 2 %self, i64 %3, i64 %5) #8, !dbg !5340
; call x86_64::PrivilegeLevel::from_u16
  %6 = call i8 @_ZN6x86_6414PrivilegeLevel8from_u1617hecdb388af53d9093E(i16 %_2) #8, !dbg !5341, !range !3113
  ret i8 %6, !dbg !5342
}

; <x86_64::registers::segmentation::SegmentSelector as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN85_$LT$x86_64..registers..segmentation..SegmentSelector$u20$as$u20$core..fmt..Debug$GT$3fmt17h399f1275ba817986E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5343 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_17 = alloca i8, align 1
  %_10 = alloca i16, align 2
  %s = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5349, metadata !DIExpression()), !dbg !5358
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5350, metadata !DIExpression()), !dbg !5359
  call void @llvm.dbg.declare(metadata ptr %s, metadata !5351, metadata !DIExpression()), !dbg !5360
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h47f70bb519b0f8d7E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %s, ptr align 8 %f, ptr align 1 @alloc_68b53946c4c55386499e149134f17041, i64 15) #8, !dbg !5361
  %_11 = load i16, ptr %self, align 2, !dbg !5362, !noundef !19
; call x86_64::registers::segmentation::SegmentSelector::index
  %0 = call i16 @_ZN6x86_649registers12segmentation15SegmentSelector5index17hb741d2b9cf464ab9E(i16 %_11) #8, !dbg !5362
  store i16 %0, ptr %_10, align 2, !dbg !5362
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h0af38efc8b97226cE(ptr align 8 %s, ptr align 1 @alloc_ce52de59c922b8759e2388a62b9c641f, i64 5, ptr align 1 %_10, ptr align 8 @vtable.b) #8, !dbg !5363
  %_18 = load i16, ptr %self, align 2, !dbg !5364, !noundef !19
; call x86_64::registers::segmentation::SegmentSelector::rpl
  %1 = call i8 @_ZN6x86_649registers12segmentation15SegmentSelector3rpl17hff9a3da59942b9beE(i16 %_18) #8, !dbg !5364, !range !3113
  store i8 %1, ptr %_17, align 1, !dbg !5364
; call core::fmt::builders::DebugStruct::field
  %_12 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h0af38efc8b97226cE(ptr align 8 %s, ptr align 1 @alloc_e86631b0558238251612cc9fea7a4632, i64 3, ptr align 1 %_17, ptr align 8 @vtable.c) #8, !dbg !5365
; call core::fmt::builders::DebugStruct::finish
  %2 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h0aaa7eb44837eb54E(ptr align 8 %s) #8, !dbg !5366
  ret i1 %2, !dbg !5367
}

; x86_64::structures::gdt::GlobalDescriptorTable::pointer
; Function Attrs: noredzone nounwind
define void @_ZN6x86_6410structures3gdt21GlobalDescriptorTable7pointer17h03b07cbd356af4ffE(ptr sret(%"structures::DescriptorTablePointer") %0, ptr align 8 %self) unnamed_addr #1 !dbg !5368 {
start:
  %self.dbg.spill.i = alloca { ptr, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5383, metadata !DIExpression()), !dbg !5384
  store ptr %self, ptr %self.dbg.spill.i, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i, i32 0, i32 1
  store i64 8, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2792, metadata !DIExpression()), !dbg !5385
  %_3 = ptrtoint ptr %self to i64, !dbg !5387
; call x86_64::addr::VirtAddr::new
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr3new17h258d29005223b242E(i64 %_3) #8, !dbg !5388
  %2 = getelementptr inbounds %"structures::gdt::GlobalDescriptorTable", ptr %self, i32 0, i32 1, !dbg !5389
  %_10 = load i64, ptr %2, align 8, !dbg !5389, !noundef !19
  %3 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 %_10, i64 8), !dbg !5389
  %_12.0 = extractvalue { i64, i1 } %3, 0, !dbg !5389
  %_12.1 = extractvalue { i64, i1 } %3, 1, !dbg !5389
  %4 = call i1 @llvm.expect.i1(i1 %_12.1, i1 false), !dbg !5389
  br i1 %4, label %panic, label %bb4, !dbg !5389

bb4:                                              ; preds = %start
  %_13.0 = sub i64 %_12.0, 1, !dbg !5390
  %_13.1 = icmp ult i64 %_12.0, 1, !dbg !5390
  %5 = call i1 @llvm.expect.i1(i1 %_13.1, i1 false), !dbg !5390
  br i1 %5, label %panic1, label %bb5, !dbg !5390

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_dd554e7f79648186da0f0bea6c2d968c) #9, !dbg !5389
  unreachable, !dbg !5389

bb5:                                              ; preds = %bb4
  %_7 = trunc i64 %_13.0 to i16, !dbg !5390
  store i16 %_7, ptr %0, align 2, !dbg !5391
  %6 = getelementptr inbounds %"structures::DescriptorTablePointer", ptr %0, i32 0, i32 1, !dbg !5391
  store i64 %_2, ptr %6, align 2, !dbg !5391
  ret void, !dbg !5392

panic1:                                           ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_19026ea6d406f3723e38a7b6d4ee430b) #9, !dbg !5390
  unreachable, !dbg !5390
}

; x86_64::structures::idt::InterruptDescriptorTable::pointer
; Function Attrs: noredzone nounwind
define void @_ZN6x86_6410structures3idt24InterruptDescriptorTable7pointer17h140f2a99a2f7eeb2E(ptr sret(%"structures::DescriptorTablePointer") %0, ptr align 16 %self) unnamed_addr #1 !dbg !5393 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5427, metadata !DIExpression()), !dbg !5428
  %_3 = ptrtoint ptr %self to i64, !dbg !5429
; call x86_64::addr::VirtAddr::new
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr3new17h258d29005223b242E(i64 %_3) #8, !dbg !5430
  %_8.0 = sub i64 4096, 1, !dbg !5431
  %_8.1 = icmp ult i64 4096, 1, !dbg !5431
  %1 = call i1 @llvm.expect.i1(i1 %_8.1, i1 false), !dbg !5431
  br i1 %1, label %panic, label %bb3, !dbg !5431

bb3:                                              ; preds = %start
  %_5 = trunc i64 %_8.0 to i16, !dbg !5431
  store i16 %_5, ptr %0, align 2, !dbg !5432
  %2 = getelementptr inbounds %"structures::DescriptorTablePointer", ptr %0, i32 0, i32 1, !dbg !5432
  store i64 %_2, ptr %2, align 2, !dbg !5432
  ret void, !dbg !5433

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_e47e48d51c5b2e21b8ffef7f2cf178ef) #9, !dbg !5431
  unreachable, !dbg !5431
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h2c4c71325262d41aE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5434 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_27 = alloca i8, align 1
  %_26 = alloca %"core::fmt::rt::Placeholder", align 8
  %_25 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5440, metadata !DIExpression()), !dbg !5442
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5441, metadata !DIExpression()), !dbg !5443
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h47f70bb519b0f8d7E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f68c91b1fe55d32f1f776cd5a9203358, i64 5) #8, !dbg !5444
; call x86_64::structures::idt::Entry<F>::handler_addr
  %1 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hc69bededac3e901aE"(ptr align 4 %self) #8, !dbg !5445
  store i64 %1, ptr %_22, align 8, !dbg !5445
  store ptr %_22, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !5446, metadata !DIExpression()), !dbg !5451
  store ptr %_22, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !5453, metadata !DIExpression()), !dbg !5460
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17he3c7a3101a782fc4E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !5459, metadata !DIExpression()), !dbg !5462
  store ptr %_22, ptr %0, align 8, !dbg !5463
  %2 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5463
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17he3c7a3101a782fc4E", ptr %2, align 8, !dbg !5463
  %3 = load ptr, ptr %0, align 8, !dbg !5464, !nonnull !19, !align !4493, !noundef !19
  %4 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5464
  %5 = load ptr, ptr %4, align 8, !dbg !5464, !nonnull !19, !noundef !19
  %6 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !5464
  %7 = insertvalue { ptr, ptr } %6, ptr %5, 1, !dbg !5464
  %8 = extractvalue { ptr, ptr } %7, 0, !dbg !5465
  %9 = extractvalue { ptr, ptr } %7, 1, !dbg !5465
  %_20.0 = extractvalue { ptr, ptr } %7, 0, !dbg !5466
  %_20.1 = extractvalue { ptr, ptr } %7, 1, !dbg !5466
  %10 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5466
  %11 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 0, !dbg !5466
  store ptr %_20.0, ptr %11, align 8, !dbg !5466
  %12 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 1, !dbg !5466
  store ptr %_20.1, ptr %12, align 8, !dbg !5466
  store i8 3, ptr %_27, align 1, !dbg !5466
  store i64 2, ptr %_28, align 8, !dbg !5466
  store i64 2, ptr %_29, align 8, !dbg !5466
  %13 = load i8, ptr %_27, align 1, !dbg !5466, !range !3113, !noundef !19
  %14 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5466
  %15 = load i64, ptr %14, align 8, !dbg !5466, !range !929, !noundef !19
  %16 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5466
  %17 = load i64, ptr %16, align 8, !dbg !5466
  %18 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5466
  %19 = load i64, ptr %18, align 8, !dbg !5466, !range !929, !noundef !19
  %20 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5466
  %21 = load i64, ptr %20, align 8, !dbg !5466
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4496, metadata !DIExpression()), !dbg !5467
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4501, metadata !DIExpression()), !dbg !5469
  store i8 %13, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4502, metadata !DIExpression()), !dbg !5470
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4503, metadata !DIExpression()), !dbg !5471
  store i64 %15, ptr %precision.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %17, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4504, metadata !DIExpression()), !dbg !5472
  store i64 %19, ptr %width.dbg.spill.i, align 8
  %23 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %21, ptr %23, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4505, metadata !DIExpression()), !dbg !5473
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 2, !dbg !5474
  store i64 0, ptr %24, align 8, !dbg !5474
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 4, !dbg !5474
  store i32 32, ptr %25, align 4, !dbg !5474
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 5, !dbg !5474
  store i8 %13, ptr %26, align 8, !dbg !5474
  %27 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 3, !dbg !5474
  store i32 4, ptr %27, align 8, !dbg !5474
  store i64 %15, ptr %_26, align 8, !dbg !5474
  %28 = getelementptr inbounds { i64, i64 }, ptr %_26, i32 0, i32 1, !dbg !5474
  store i64 %17, ptr %28, align 8, !dbg !5474
  %29 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 1, !dbg !5474
  store i64 %19, ptr %29, align 8, !dbg !5474
  %30 = getelementptr inbounds { i64, i64 }, ptr %29, i32 0, i32 1, !dbg !5474
  store i64 %21, ptr %30, align 8, !dbg !5474
  %31 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_25, i64 0, i64 0, !dbg !5466
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %31, ptr align 8 %_26, i64 56, i1 false), !dbg !5466
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h7163cdcd6c3efec5E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5466
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h0af38efc8b97226cE(ptr align 8 %_10, ptr align 1 @alloc_844546bcd63c4682852ccf14fd8e8cdf, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5444
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 1, !dbg !5475
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h0af38efc8b97226cE(ptr align 8 %_8, ptr align 1 @alloc_bad851b0c8a6beeb1e6da7856cc05ed8, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5444
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 2, !dbg !5476
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h0af38efc8b97226cE(ptr align 8 %_6, ptr align 1 @alloc_da763c3f38b1c7702de074f090d41442, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5444
; call core::fmt::builders::DebugStruct::finish
  %32 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h0aaa7eb44837eb54E(ptr align 8 %_4) #8, !dbg !5444
  ret i1 %32, !dbg !5477
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h311e32a50966aad6E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5478 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_27 = alloca i8, align 1
  %_26 = alloca %"core::fmt::rt::Placeholder", align 8
  %_25 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5482, metadata !DIExpression()), !dbg !5484
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5483, metadata !DIExpression()), !dbg !5485
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h47f70bb519b0f8d7E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f68c91b1fe55d32f1f776cd5a9203358, i64 5) #8, !dbg !5486
; call x86_64::structures::idt::Entry<F>::handler_addr
  %1 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hbc39af3138878199E"(ptr align 4 %self) #8, !dbg !5487
  store i64 %1, ptr %_22, align 8, !dbg !5487
  store ptr %_22, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !5446, metadata !DIExpression()), !dbg !5488
  store ptr %_22, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !5453, metadata !DIExpression()), !dbg !5490
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17he3c7a3101a782fc4E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !5459, metadata !DIExpression()), !dbg !5492
  store ptr %_22, ptr %0, align 8, !dbg !5493
  %2 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5493
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17he3c7a3101a782fc4E", ptr %2, align 8, !dbg !5493
  %3 = load ptr, ptr %0, align 8, !dbg !5494, !nonnull !19, !align !4493, !noundef !19
  %4 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5494
  %5 = load ptr, ptr %4, align 8, !dbg !5494, !nonnull !19, !noundef !19
  %6 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !5494
  %7 = insertvalue { ptr, ptr } %6, ptr %5, 1, !dbg !5494
  %8 = extractvalue { ptr, ptr } %7, 0, !dbg !5495
  %9 = extractvalue { ptr, ptr } %7, 1, !dbg !5495
  %_20.0 = extractvalue { ptr, ptr } %7, 0, !dbg !5496
  %_20.1 = extractvalue { ptr, ptr } %7, 1, !dbg !5496
  %10 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5496
  %11 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 0, !dbg !5496
  store ptr %_20.0, ptr %11, align 8, !dbg !5496
  %12 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 1, !dbg !5496
  store ptr %_20.1, ptr %12, align 8, !dbg !5496
  store i8 3, ptr %_27, align 1, !dbg !5496
  store i64 2, ptr %_28, align 8, !dbg !5496
  store i64 2, ptr %_29, align 8, !dbg !5496
  %13 = load i8, ptr %_27, align 1, !dbg !5496, !range !3113, !noundef !19
  %14 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5496
  %15 = load i64, ptr %14, align 8, !dbg !5496, !range !929, !noundef !19
  %16 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5496
  %17 = load i64, ptr %16, align 8, !dbg !5496
  %18 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5496
  %19 = load i64, ptr %18, align 8, !dbg !5496, !range !929, !noundef !19
  %20 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5496
  %21 = load i64, ptr %20, align 8, !dbg !5496
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4496, metadata !DIExpression()), !dbg !5497
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4501, metadata !DIExpression()), !dbg !5499
  store i8 %13, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4502, metadata !DIExpression()), !dbg !5500
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4503, metadata !DIExpression()), !dbg !5501
  store i64 %15, ptr %precision.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %17, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4504, metadata !DIExpression()), !dbg !5502
  store i64 %19, ptr %width.dbg.spill.i, align 8
  %23 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %21, ptr %23, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4505, metadata !DIExpression()), !dbg !5503
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 2, !dbg !5504
  store i64 0, ptr %24, align 8, !dbg !5504
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 4, !dbg !5504
  store i32 32, ptr %25, align 4, !dbg !5504
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 5, !dbg !5504
  store i8 %13, ptr %26, align 8, !dbg !5504
  %27 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 3, !dbg !5504
  store i32 4, ptr %27, align 8, !dbg !5504
  store i64 %15, ptr %_26, align 8, !dbg !5504
  %28 = getelementptr inbounds { i64, i64 }, ptr %_26, i32 0, i32 1, !dbg !5504
  store i64 %17, ptr %28, align 8, !dbg !5504
  %29 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 1, !dbg !5504
  store i64 %19, ptr %29, align 8, !dbg !5504
  %30 = getelementptr inbounds { i64, i64 }, ptr %29, i32 0, i32 1, !dbg !5504
  store i64 %21, ptr %30, align 8, !dbg !5504
  %31 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_25, i64 0, i64 0, !dbg !5496
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %31, ptr align 8 %_26, i64 56, i1 false), !dbg !5496
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h7163cdcd6c3efec5E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5496
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h0af38efc8b97226cE(ptr align 8 %_10, ptr align 1 @alloc_844546bcd63c4682852ccf14fd8e8cdf, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5486
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 1, !dbg !5505
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h0af38efc8b97226cE(ptr align 8 %_8, ptr align 1 @alloc_bad851b0c8a6beeb1e6da7856cc05ed8, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5486
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 2, !dbg !5506
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h0af38efc8b97226cE(ptr align 8 %_6, ptr align 1 @alloc_da763c3f38b1c7702de074f090d41442, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5486
; call core::fmt::builders::DebugStruct::finish
  %32 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h0aaa7eb44837eb54E(ptr align 8 %_4) #8, !dbg !5486
  ret i1 %32, !dbg !5507
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9634400558b158d1E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5508 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_27 = alloca i8, align 1
  %_26 = alloca %"core::fmt::rt::Placeholder", align 8
  %_25 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5513, metadata !DIExpression()), !dbg !5515
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5514, metadata !DIExpression()), !dbg !5516
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h47f70bb519b0f8d7E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f68c91b1fe55d32f1f776cd5a9203358, i64 5) #8, !dbg !5517
; call x86_64::structures::idt::Entry<F>::handler_addr
  %1 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h82b08c77861b7503E"(ptr align 4 %self) #8, !dbg !5518
  store i64 %1, ptr %_22, align 8, !dbg !5518
  store ptr %_22, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !5446, metadata !DIExpression()), !dbg !5519
  store ptr %_22, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !5453, metadata !DIExpression()), !dbg !5521
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17he3c7a3101a782fc4E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !5459, metadata !DIExpression()), !dbg !5523
  store ptr %_22, ptr %0, align 8, !dbg !5524
  %2 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5524
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17he3c7a3101a782fc4E", ptr %2, align 8, !dbg !5524
  %3 = load ptr, ptr %0, align 8, !dbg !5525, !nonnull !19, !align !4493, !noundef !19
  %4 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5525
  %5 = load ptr, ptr %4, align 8, !dbg !5525, !nonnull !19, !noundef !19
  %6 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !5525
  %7 = insertvalue { ptr, ptr } %6, ptr %5, 1, !dbg !5525
  %8 = extractvalue { ptr, ptr } %7, 0, !dbg !5526
  %9 = extractvalue { ptr, ptr } %7, 1, !dbg !5526
  %_20.0 = extractvalue { ptr, ptr } %7, 0, !dbg !5527
  %_20.1 = extractvalue { ptr, ptr } %7, 1, !dbg !5527
  %10 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5527
  %11 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 0, !dbg !5527
  store ptr %_20.0, ptr %11, align 8, !dbg !5527
  %12 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 1, !dbg !5527
  store ptr %_20.1, ptr %12, align 8, !dbg !5527
  store i8 3, ptr %_27, align 1, !dbg !5527
  store i64 2, ptr %_28, align 8, !dbg !5527
  store i64 2, ptr %_29, align 8, !dbg !5527
  %13 = load i8, ptr %_27, align 1, !dbg !5527, !range !3113, !noundef !19
  %14 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5527
  %15 = load i64, ptr %14, align 8, !dbg !5527, !range !929, !noundef !19
  %16 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5527
  %17 = load i64, ptr %16, align 8, !dbg !5527
  %18 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5527
  %19 = load i64, ptr %18, align 8, !dbg !5527, !range !929, !noundef !19
  %20 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5527
  %21 = load i64, ptr %20, align 8, !dbg !5527
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4496, metadata !DIExpression()), !dbg !5528
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4501, metadata !DIExpression()), !dbg !5530
  store i8 %13, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4502, metadata !DIExpression()), !dbg !5531
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4503, metadata !DIExpression()), !dbg !5532
  store i64 %15, ptr %precision.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %17, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4504, metadata !DIExpression()), !dbg !5533
  store i64 %19, ptr %width.dbg.spill.i, align 8
  %23 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %21, ptr %23, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4505, metadata !DIExpression()), !dbg !5534
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 2, !dbg !5535
  store i64 0, ptr %24, align 8, !dbg !5535
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 4, !dbg !5535
  store i32 32, ptr %25, align 4, !dbg !5535
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 5, !dbg !5535
  store i8 %13, ptr %26, align 8, !dbg !5535
  %27 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 3, !dbg !5535
  store i32 4, ptr %27, align 8, !dbg !5535
  store i64 %15, ptr %_26, align 8, !dbg !5535
  %28 = getelementptr inbounds { i64, i64 }, ptr %_26, i32 0, i32 1, !dbg !5535
  store i64 %17, ptr %28, align 8, !dbg !5535
  %29 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 1, !dbg !5535
  store i64 %19, ptr %29, align 8, !dbg !5535
  %30 = getelementptr inbounds { i64, i64 }, ptr %29, i32 0, i32 1, !dbg !5535
  store i64 %21, ptr %30, align 8, !dbg !5535
  %31 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_25, i64 0, i64 0, !dbg !5527
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %31, ptr align 8 %_26, i64 56, i1 false), !dbg !5527
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h7163cdcd6c3efec5E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5527
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h0af38efc8b97226cE(ptr align 8 %_10, ptr align 1 @alloc_844546bcd63c4682852ccf14fd8e8cdf, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5517
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 1, !dbg !5536
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h0af38efc8b97226cE(ptr align 8 %_8, ptr align 1 @alloc_bad851b0c8a6beeb1e6da7856cc05ed8, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5517
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 2, !dbg !5537
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h0af38efc8b97226cE(ptr align 8 %_6, ptr align 1 @alloc_da763c3f38b1c7702de074f090d41442, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5517
; call core::fmt::builders::DebugStruct::finish
  %32 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h0aaa7eb44837eb54E(ptr align 8 %_4) #8, !dbg !5517
  ret i1 %32, !dbg !5538
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hb6b8f6be791583c1E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5539 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_27 = alloca i8, align 1
  %_26 = alloca %"core::fmt::rt::Placeholder", align 8
  %_25 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5544, metadata !DIExpression()), !dbg !5546
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5545, metadata !DIExpression()), !dbg !5547
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h47f70bb519b0f8d7E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f68c91b1fe55d32f1f776cd5a9203358, i64 5) #8, !dbg !5548
; call x86_64::structures::idt::Entry<F>::handler_addr
  %1 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h40546e3917114f09E"(ptr align 4 %self) #8, !dbg !5549
  store i64 %1, ptr %_22, align 8, !dbg !5549
  store ptr %_22, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !5446, metadata !DIExpression()), !dbg !5550
  store ptr %_22, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !5453, metadata !DIExpression()), !dbg !5552
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17he3c7a3101a782fc4E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !5459, metadata !DIExpression()), !dbg !5554
  store ptr %_22, ptr %0, align 8, !dbg !5555
  %2 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5555
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17he3c7a3101a782fc4E", ptr %2, align 8, !dbg !5555
  %3 = load ptr, ptr %0, align 8, !dbg !5556, !nonnull !19, !align !4493, !noundef !19
  %4 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5556
  %5 = load ptr, ptr %4, align 8, !dbg !5556, !nonnull !19, !noundef !19
  %6 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !5556
  %7 = insertvalue { ptr, ptr } %6, ptr %5, 1, !dbg !5556
  %8 = extractvalue { ptr, ptr } %7, 0, !dbg !5557
  %9 = extractvalue { ptr, ptr } %7, 1, !dbg !5557
  %_20.0 = extractvalue { ptr, ptr } %7, 0, !dbg !5558
  %_20.1 = extractvalue { ptr, ptr } %7, 1, !dbg !5558
  %10 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5558
  %11 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 0, !dbg !5558
  store ptr %_20.0, ptr %11, align 8, !dbg !5558
  %12 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 1, !dbg !5558
  store ptr %_20.1, ptr %12, align 8, !dbg !5558
  store i8 3, ptr %_27, align 1, !dbg !5558
  store i64 2, ptr %_28, align 8, !dbg !5558
  store i64 2, ptr %_29, align 8, !dbg !5558
  %13 = load i8, ptr %_27, align 1, !dbg !5558, !range !3113, !noundef !19
  %14 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5558
  %15 = load i64, ptr %14, align 8, !dbg !5558, !range !929, !noundef !19
  %16 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5558
  %17 = load i64, ptr %16, align 8, !dbg !5558
  %18 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5558
  %19 = load i64, ptr %18, align 8, !dbg !5558, !range !929, !noundef !19
  %20 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5558
  %21 = load i64, ptr %20, align 8, !dbg !5558
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4496, metadata !DIExpression()), !dbg !5559
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4501, metadata !DIExpression()), !dbg !5561
  store i8 %13, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4502, metadata !DIExpression()), !dbg !5562
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4503, metadata !DIExpression()), !dbg !5563
  store i64 %15, ptr %precision.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %17, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4504, metadata !DIExpression()), !dbg !5564
  store i64 %19, ptr %width.dbg.spill.i, align 8
  %23 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %21, ptr %23, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4505, metadata !DIExpression()), !dbg !5565
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 2, !dbg !5566
  store i64 0, ptr %24, align 8, !dbg !5566
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 4, !dbg !5566
  store i32 32, ptr %25, align 4, !dbg !5566
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 5, !dbg !5566
  store i8 %13, ptr %26, align 8, !dbg !5566
  %27 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 3, !dbg !5566
  store i32 4, ptr %27, align 8, !dbg !5566
  store i64 %15, ptr %_26, align 8, !dbg !5566
  %28 = getelementptr inbounds { i64, i64 }, ptr %_26, i32 0, i32 1, !dbg !5566
  store i64 %17, ptr %28, align 8, !dbg !5566
  %29 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 1, !dbg !5566
  store i64 %19, ptr %29, align 8, !dbg !5566
  %30 = getelementptr inbounds { i64, i64 }, ptr %29, i32 0, i32 1, !dbg !5566
  store i64 %21, ptr %30, align 8, !dbg !5566
  %31 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_25, i64 0, i64 0, !dbg !5558
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %31, ptr align 8 %_26, i64 56, i1 false), !dbg !5558
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h7163cdcd6c3efec5E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5558
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h0af38efc8b97226cE(ptr align 8 %_10, ptr align 1 @alloc_844546bcd63c4682852ccf14fd8e8cdf, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5548
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 1, !dbg !5567
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h0af38efc8b97226cE(ptr align 8 %_8, ptr align 1 @alloc_bad851b0c8a6beeb1e6da7856cc05ed8, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5548
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 2, !dbg !5568
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h0af38efc8b97226cE(ptr align 8 %_6, ptr align 1 @alloc_da763c3f38b1c7702de074f090d41442, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5548
; call core::fmt::builders::DebugStruct::finish
  %32 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h0aaa7eb44837eb54E(ptr align 8 %_4) #8, !dbg !5548
  ret i1 %32, !dbg !5569
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc7d633577d1565aE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5570 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_27 = alloca i8, align 1
  %_26 = alloca %"core::fmt::rt::Placeholder", align 8
  %_25 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5575, metadata !DIExpression()), !dbg !5577
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5576, metadata !DIExpression()), !dbg !5578
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h47f70bb519b0f8d7E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f68c91b1fe55d32f1f776cd5a9203358, i64 5) #8, !dbg !5579
; call x86_64::structures::idt::Entry<F>::handler_addr
  %1 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h9cb886e355573268E"(ptr align 4 %self) #8, !dbg !5580
  store i64 %1, ptr %_22, align 8, !dbg !5580
  store ptr %_22, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !5446, metadata !DIExpression()), !dbg !5581
  store ptr %_22, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !5453, metadata !DIExpression()), !dbg !5583
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17he3c7a3101a782fc4E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !5459, metadata !DIExpression()), !dbg !5585
  store ptr %_22, ptr %0, align 8, !dbg !5586
  %2 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5586
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17he3c7a3101a782fc4E", ptr %2, align 8, !dbg !5586
  %3 = load ptr, ptr %0, align 8, !dbg !5587, !nonnull !19, !align !4493, !noundef !19
  %4 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5587
  %5 = load ptr, ptr %4, align 8, !dbg !5587, !nonnull !19, !noundef !19
  %6 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !5587
  %7 = insertvalue { ptr, ptr } %6, ptr %5, 1, !dbg !5587
  %8 = extractvalue { ptr, ptr } %7, 0, !dbg !5588
  %9 = extractvalue { ptr, ptr } %7, 1, !dbg !5588
  %_20.0 = extractvalue { ptr, ptr } %7, 0, !dbg !5589
  %_20.1 = extractvalue { ptr, ptr } %7, 1, !dbg !5589
  %10 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5589
  %11 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 0, !dbg !5589
  store ptr %_20.0, ptr %11, align 8, !dbg !5589
  %12 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 1, !dbg !5589
  store ptr %_20.1, ptr %12, align 8, !dbg !5589
  store i8 3, ptr %_27, align 1, !dbg !5589
  store i64 2, ptr %_28, align 8, !dbg !5589
  store i64 2, ptr %_29, align 8, !dbg !5589
  %13 = load i8, ptr %_27, align 1, !dbg !5589, !range !3113, !noundef !19
  %14 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5589
  %15 = load i64, ptr %14, align 8, !dbg !5589, !range !929, !noundef !19
  %16 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5589
  %17 = load i64, ptr %16, align 8, !dbg !5589
  %18 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5589
  %19 = load i64, ptr %18, align 8, !dbg !5589, !range !929, !noundef !19
  %20 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5589
  %21 = load i64, ptr %20, align 8, !dbg !5589
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4496, metadata !DIExpression()), !dbg !5590
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4501, metadata !DIExpression()), !dbg !5592
  store i8 %13, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4502, metadata !DIExpression()), !dbg !5593
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4503, metadata !DIExpression()), !dbg !5594
  store i64 %15, ptr %precision.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %17, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4504, metadata !DIExpression()), !dbg !5595
  store i64 %19, ptr %width.dbg.spill.i, align 8
  %23 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %21, ptr %23, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4505, metadata !DIExpression()), !dbg !5596
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 2, !dbg !5597
  store i64 0, ptr %24, align 8, !dbg !5597
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 4, !dbg !5597
  store i32 32, ptr %25, align 4, !dbg !5597
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 5, !dbg !5597
  store i8 %13, ptr %26, align 8, !dbg !5597
  %27 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 3, !dbg !5597
  store i32 4, ptr %27, align 8, !dbg !5597
  store i64 %15, ptr %_26, align 8, !dbg !5597
  %28 = getelementptr inbounds { i64, i64 }, ptr %_26, i32 0, i32 1, !dbg !5597
  store i64 %17, ptr %28, align 8, !dbg !5597
  %29 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 1, !dbg !5597
  store i64 %19, ptr %29, align 8, !dbg !5597
  %30 = getelementptr inbounds { i64, i64 }, ptr %29, i32 0, i32 1, !dbg !5597
  store i64 %21, ptr %30, align 8, !dbg !5597
  %31 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_25, i64 0, i64 0, !dbg !5589
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %31, ptr align 8 %_26, i64 56, i1 false), !dbg !5589
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h7163cdcd6c3efec5E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5589
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h0af38efc8b97226cE(ptr align 8 %_10, ptr align 1 @alloc_844546bcd63c4682852ccf14fd8e8cdf, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5579
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 1, !dbg !5598
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h0af38efc8b97226cE(ptr align 8 %_8, ptr align 1 @alloc_bad851b0c8a6beeb1e6da7856cc05ed8, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5579
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 2, !dbg !5599
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h0af38efc8b97226cE(ptr align 8 %_6, ptr align 1 @alloc_da763c3f38b1c7702de074f090d41442, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5579
; call core::fmt::builders::DebugStruct::finish
  %32 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h0aaa7eb44837eb54E(ptr align 8 %_4) #8, !dbg !5579
  ret i1 %32, !dbg !5600
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h40546e3917114f09E"(ptr align 4 %self) unnamed_addr #0 !dbg !5601 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5605, metadata !DIExpression()), !dbg !5608
  %_5 = load i16, ptr %self, align 4, !dbg !5609, !noundef !19
  %_4 = zext i16 %_5 to i64, !dbg !5609
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 3, !dbg !5610
  %_8 = load i16, ptr %0, align 2, !dbg !5610, !noundef !19
  %_7 = zext i16 %_8 to i64, !dbg !5611
  %_6 = shl i64 %_7, 16, !dbg !5611
  %_3 = or i64 %_4, %_6, !dbg !5609
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 4, !dbg !5612
  %_13 = load i32, ptr %1, align 4, !dbg !5612, !noundef !19
  %_12 = zext i32 %_13 to i64, !dbg !5613
  %_11 = shl i64 %_12, 32, !dbg !5613
  %addr = or i64 %_3, %_11, !dbg !5609
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5609
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5606, metadata !DIExpression()), !dbg !5614
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h07e17b0de6e6f194E(i64 %addr) #8, !dbg !5615
  ret i64 %2, !dbg !5616
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h82b08c77861b7503E"(ptr align 4 %self) unnamed_addr #0 !dbg !5617 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5621, metadata !DIExpression()), !dbg !5624
  %_5 = load i16, ptr %self, align 4, !dbg !5625, !noundef !19
  %_4 = zext i16 %_5 to i64, !dbg !5625
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 3, !dbg !5626
  %_8 = load i16, ptr %0, align 2, !dbg !5626, !noundef !19
  %_7 = zext i16 %_8 to i64, !dbg !5627
  %_6 = shl i64 %_7, 16, !dbg !5627
  %_3 = or i64 %_4, %_6, !dbg !5625
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 4, !dbg !5628
  %_13 = load i32, ptr %1, align 4, !dbg !5628, !noundef !19
  %_12 = zext i32 %_13 to i64, !dbg !5629
  %_11 = shl i64 %_12, 32, !dbg !5629
  %addr = or i64 %_3, %_11, !dbg !5625
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5625
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5622, metadata !DIExpression()), !dbg !5630
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h07e17b0de6e6f194E(i64 %addr) #8, !dbg !5631
  ret i64 %2, !dbg !5632
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h9cb886e355573268E"(ptr align 4 %self) unnamed_addr #0 !dbg !5633 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5637, metadata !DIExpression()), !dbg !5640
  %_5 = load i16, ptr %self, align 4, !dbg !5641, !noundef !19
  %_4 = zext i16 %_5 to i64, !dbg !5641
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 3, !dbg !5642
  %_8 = load i16, ptr %0, align 2, !dbg !5642, !noundef !19
  %_7 = zext i16 %_8 to i64, !dbg !5643
  %_6 = shl i64 %_7, 16, !dbg !5643
  %_3 = or i64 %_4, %_6, !dbg !5641
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 4, !dbg !5644
  %_13 = load i32, ptr %1, align 4, !dbg !5644, !noundef !19
  %_12 = zext i32 %_13 to i64, !dbg !5645
  %_11 = shl i64 %_12, 32, !dbg !5645
  %addr = or i64 %_3, %_11, !dbg !5641
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5641
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5638, metadata !DIExpression()), !dbg !5646
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h07e17b0de6e6f194E(i64 %addr) #8, !dbg !5647
  ret i64 %2, !dbg !5648
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hbc39af3138878199E"(ptr align 4 %self) unnamed_addr #0 !dbg !5649 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5653, metadata !DIExpression()), !dbg !5656
  %_5 = load i16, ptr %self, align 4, !dbg !5657, !noundef !19
  %_4 = zext i16 %_5 to i64, !dbg !5657
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 3, !dbg !5658
  %_8 = load i16, ptr %0, align 2, !dbg !5658, !noundef !19
  %_7 = zext i16 %_8 to i64, !dbg !5659
  %_6 = shl i64 %_7, 16, !dbg !5659
  %_3 = or i64 %_4, %_6, !dbg !5657
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 4, !dbg !5660
  %_13 = load i32, ptr %1, align 4, !dbg !5660, !noundef !19
  %_12 = zext i32 %_13 to i64, !dbg !5661
  %_11 = shl i64 %_12, 32, !dbg !5661
  %addr = or i64 %_3, %_11, !dbg !5657
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5657
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5654, metadata !DIExpression()), !dbg !5662
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h07e17b0de6e6f194E(i64 %addr) #8, !dbg !5663
  ret i64 %2, !dbg !5664
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hc69bededac3e901aE"(ptr align 4 %self) unnamed_addr #0 !dbg !5665 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5669, metadata !DIExpression()), !dbg !5672
  %_5 = load i16, ptr %self, align 4, !dbg !5673, !noundef !19
  %_4 = zext i16 %_5 to i64, !dbg !5673
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 3, !dbg !5674
  %_8 = load i16, ptr %0, align 2, !dbg !5674, !noundef !19
  %_7 = zext i16 %_8 to i64, !dbg !5675
  %_6 = shl i64 %_7, 16, !dbg !5675
  %_3 = or i64 %_4, %_6, !dbg !5673
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 4, !dbg !5676
  %_13 = load i32, ptr %1, align 4, !dbg !5676, !noundef !19
  %_12 = zext i32 %_13 to i64, !dbg !5677
  %_11 = shl i64 %_12, 32, !dbg !5677
  %addr = or i64 %_3, %_11, !dbg !5673
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5673
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5670, metadata !DIExpression()), !dbg !5678
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17h07e17b0de6e6f194E(i64 %addr) #8, !dbg !5679
  ret i64 %2, !dbg !5680
}

; <x86_64::structures::idt::EntryOptions as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..structures..idt..EntryOptions$u20$as$u20$core..fmt..Debug$GT$3fmt17h8ac1bb842bc9d299E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5681 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca i8, align 1
  %_20 = alloca %"core::fmt::rt::Placeholder", align 8
  %_19 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5687, metadata !DIExpression()), !dbg !5689
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5688, metadata !DIExpression()), !dbg !5690
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h0c2891e4ced4a898E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_e4f31a51fd47bc2f17c44c45ea3d42a8, i64 12) #8, !dbg !5691
  store ptr %self, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !5692, metadata !DIExpression()), !dbg !5697
  store ptr %self, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !5699, metadata !DIExpression()), !dbg !5706
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u16$GT$3fmt17h5a0038ca223103fdE", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !5705, metadata !DIExpression()), !dbg !5708
  store ptr %self, ptr %0, align 8, !dbg !5709
  %1 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5709
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u16$GT$3fmt17h5a0038ca223103fdE", ptr %1, align 8, !dbg !5709
  %2 = load ptr, ptr %0, align 8, !dbg !5710, !nonnull !19, !align !4493, !noundef !19
  %3 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5710
  %4 = load ptr, ptr %3, align 8, !dbg !5710, !nonnull !19, !noundef !19
  %5 = insertvalue { ptr, ptr } poison, ptr %2, 0, !dbg !5710
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !5710
  %7 = extractvalue { ptr, ptr } %6, 0, !dbg !5711
  %8 = extractvalue { ptr, ptr } %6, 1, !dbg !5711
  %_15.0 = extractvalue { ptr, ptr } %6, 0, !dbg !5712
  %_15.1 = extractvalue { ptr, ptr } %6, 1, !dbg !5712
  %9 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !5712
  %10 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 0, !dbg !5712
  store ptr %_15.0, ptr %10, align 8, !dbg !5712
  %11 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 1, !dbg !5712
  store ptr %_15.1, ptr %11, align 8, !dbg !5712
  store i8 3, ptr %_21, align 1, !dbg !5712
  store i64 2, ptr %_22, align 8, !dbg !5712
; call core::fmt::rt::Count::Is
  %12 = call { i64, i64 } @_ZN4core3fmt2rt5Count2Is17h99d22f0f0d23e294E(i64 6) #8, !dbg !5712
  %_23.0 = extractvalue { i64, i64 } %12, 0, !dbg !5712
  %_23.1 = extractvalue { i64, i64 } %12, 1, !dbg !5712
  %13 = load i8, ptr %_21, align 1, !dbg !5712, !range !3113, !noundef !19
  %14 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !5712
  %15 = load i64, ptr %14, align 8, !dbg !5712, !range !929, !noundef !19
  %16 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !5712
  %17 = load i64, ptr %16, align 8, !dbg !5712
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4496, metadata !DIExpression()), !dbg !5713
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4501, metadata !DIExpression()), !dbg !5715
  store i8 %13, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4502, metadata !DIExpression()), !dbg !5716
  store i32 12, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4503, metadata !DIExpression()), !dbg !5717
  store i64 %15, ptr %precision.dbg.spill.i, align 8
  %18 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %17, ptr %18, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4504, metadata !DIExpression()), !dbg !5718
  store i64 %_23.0, ptr %width.dbg.spill.i, align 8
  %19 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %_23.1, ptr %19, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4505, metadata !DIExpression()), !dbg !5719
  %20 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 2, !dbg !5720
  store i64 0, ptr %20, align 8, !dbg !5720
  %21 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 4, !dbg !5720
  store i32 32, ptr %21, align 4, !dbg !5720
  %22 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 5, !dbg !5720
  store i8 %13, ptr %22, align 8, !dbg !5720
  %23 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 3, !dbg !5720
  store i32 12, ptr %23, align 8, !dbg !5720
  store i64 %15, ptr %_20, align 8, !dbg !5720
  %24 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !5720
  store i64 %17, ptr %24, align 8, !dbg !5720
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 1, !dbg !5720
  store i64 %_23.0, ptr %25, align 8, !dbg !5720
  %26 = getelementptr inbounds { i64, i64 }, ptr %25, i32 0, i32 1, !dbg !5720
  store i64 %_23.1, ptr %26, align 8, !dbg !5720
  %27 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_19, i64 0, i64 0, !dbg !5712
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %27, ptr align 8 %_20, i64 56, i1 false), !dbg !5712
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h7163cdcd6c3efec5E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !5712
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17hc075728ce50a277cE(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !5691
; call core::fmt::builders::DebugTuple::finish
  %28 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h91331aa4deeeb5c8E(ptr align 8 %_4) #8, !dbg !5691
  ret i1 %28, !dbg !5721
}

; <x86_64::structures::idt::InterruptStackFrameValue as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN86_$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$3fmt17h843ac11ca75377cbE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5722 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_20 = alloca i64, align 8
  %s = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5727, metadata !DIExpression()), !dbg !5731
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5728, metadata !DIExpression()), !dbg !5732
  call void @llvm.dbg.declare(metadata ptr %s, metadata !5729, metadata !DIExpression()), !dbg !5733
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h47f70bb519b0f8d7E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %s, ptr align 8 %f, ptr align 1 @alloc_e71a923bae6df041e4ac800a90cb99ae, i64 19) #8, !dbg !5734
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h0af38efc8b97226cE(ptr align 8 %s, ptr align 1 @alloc_0108bad256caff3a6d09567ec08a0c56, i64 19, ptr align 1 %self, ptr align 8 @vtable.e) #8, !dbg !5735
  %_14 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 1, !dbg !5736
; call core::fmt::builders::DebugStruct::field
  %_10 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h0af38efc8b97226cE(ptr align 8 %s, ptr align 1 @alloc_02bbc211fe818b05a25d8f6c720e2768, i64 12, ptr align 1 %_14, ptr align 8 @vtable.f) #8, !dbg !5737
  %0 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 2, !dbg !5738
  %_21 = load i64, ptr %0, align 8, !dbg !5738, !noundef !19
  store i64 %_21, ptr %_20, align 8, !dbg !5739
; call core::fmt::builders::DebugStruct::field
  %_15 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h0af38efc8b97226cE(ptr align 8 %s, ptr align 1 @alloc_2f98d55e1b5aebe56034024a66fad658, i64 9, ptr align 1 %_20, ptr align 8 @vtable.g) #8, !dbg !5740
  %_26 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 3, !dbg !5741
; call core::fmt::builders::DebugStruct::field
  %_22 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h0af38efc8b97226cE(ptr align 8 %s, ptr align 1 @alloc_9cbc566b638aecc8681b4c3c80402332, i64 13, ptr align 1 %_26, ptr align 8 @vtable.e) #8, !dbg !5742
  %_31 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 4, !dbg !5743
; call core::fmt::builders::DebugStruct::field
  %_27 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h0af38efc8b97226cE(ptr align 8 %s, ptr align 1 @alloc_de03fddf23205a05ee3f3983d6bd1aa4, i64 13, ptr align 1 %_31, ptr align 8 @vtable.f) #8, !dbg !5744
; call core::fmt::builders::DebugStruct::finish
  %1 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h0aaa7eb44837eb54E(ptr align 8 %s) #8, !dbg !5745
  ret i1 %1, !dbg !5746
}

; <<x86_64::structures::idt::InterruptStackFrameValue as core::fmt::Debug>::fmt::Hex as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN132_$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$u20$as$u20$core..fmt..Debug$GT$3fmt17h140d8eaf8971d3c2E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5747 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_16 = alloca { i64, i64 }, align 8
  %_15 = alloca { i64, i64 }, align 8
  %_14 = alloca i8, align 1
  %_13 = alloca %"core::fmt::rt::Placeholder", align 8
  %_12 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_7 = alloca [1 x { ptr, ptr }], align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5753, metadata !DIExpression()), !dbg !5755
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5754, metadata !DIExpression()), !dbg !5756
  store ptr %self, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !4474, metadata !DIExpression()), !dbg !5757
  store ptr %self, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !4481, metadata !DIExpression()), !dbg !5759
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !4487, metadata !DIExpression()), !dbg !5761
  store ptr %self, ptr %0, align 8, !dbg !5762
  %1 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5762
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E", ptr %1, align 8, !dbg !5762
  %2 = load ptr, ptr %0, align 8, !dbg !5763, !nonnull !19, !align !4493, !noundef !19
  %3 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5763
  %4 = load ptr, ptr %3, align 8, !dbg !5763, !nonnull !19, !noundef !19
  %5 = insertvalue { ptr, ptr } poison, ptr %2, 0, !dbg !5763
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !5763
  %7 = extractvalue { ptr, ptr } %6, 0, !dbg !5764
  %8 = extractvalue { ptr, ptr } %6, 1, !dbg !5764
  %_8.0 = extractvalue { ptr, ptr } %6, 0, !dbg !5765
  %_8.1 = extractvalue { ptr, ptr } %6, 1, !dbg !5765
  %9 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_7, i64 0, i64 0, !dbg !5765
  %10 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 0, !dbg !5765
  store ptr %_8.0, ptr %10, align 8, !dbg !5765
  %11 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 1, !dbg !5765
  store ptr %_8.1, ptr %11, align 8, !dbg !5765
  store i8 3, ptr %_14, align 1, !dbg !5765
  store i64 2, ptr %_15, align 8, !dbg !5765
  store i64 2, ptr %_16, align 8, !dbg !5765
  %12 = load i8, ptr %_14, align 1, !dbg !5765, !range !3113, !noundef !19
  %13 = getelementptr inbounds { i64, i64 }, ptr %_15, i32 0, i32 0, !dbg !5765
  %14 = load i64, ptr %13, align 8, !dbg !5765, !range !929, !noundef !19
  %15 = getelementptr inbounds { i64, i64 }, ptr %_15, i32 0, i32 1, !dbg !5765
  %16 = load i64, ptr %15, align 8, !dbg !5765
  %17 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 0, !dbg !5765
  %18 = load i64, ptr %17, align 8, !dbg !5765, !range !929, !noundef !19
  %19 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 1, !dbg !5765
  %20 = load i64, ptr %19, align 8, !dbg !5765
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4496, metadata !DIExpression()), !dbg !5766
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4501, metadata !DIExpression()), !dbg !5768
  store i8 %12, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4502, metadata !DIExpression()), !dbg !5769
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4503, metadata !DIExpression()), !dbg !5770
  store i64 %14, ptr %precision.dbg.spill.i, align 8
  %21 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %16, ptr %21, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4504, metadata !DIExpression()), !dbg !5771
  store i64 %18, ptr %width.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %20, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4505, metadata !DIExpression()), !dbg !5772
  %23 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_13, i32 0, i32 2, !dbg !5773
  store i64 0, ptr %23, align 8, !dbg !5773
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_13, i32 0, i32 4, !dbg !5773
  store i32 32, ptr %24, align 4, !dbg !5773
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_13, i32 0, i32 5, !dbg !5773
  store i8 %12, ptr %25, align 8, !dbg !5773
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_13, i32 0, i32 3, !dbg !5773
  store i32 4, ptr %26, align 8, !dbg !5773
  store i64 %14, ptr %_13, align 8, !dbg !5773
  %27 = getelementptr inbounds { i64, i64 }, ptr %_13, i32 0, i32 1, !dbg !5773
  store i64 %16, ptr %27, align 8, !dbg !5773
  %28 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_13, i32 0, i32 1, !dbg !5773
  store i64 %18, ptr %28, align 8, !dbg !5773
  %29 = getelementptr inbounds { i64, i64 }, ptr %28, i32 0, i32 1, !dbg !5773
  store i64 %20, ptr %29, align 8, !dbg !5773
  %30 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_12, i64 0, i64 0, !dbg !5765
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %30, ptr align 8 %_13, i64 56, i1 false), !dbg !5765
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h7163cdcd6c3efec5E(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_7, i64 1, ptr align 8 %_12, i64 1) #8, !dbg !5765
; call core::fmt::Formatter::write_fmt
  %31 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h07bff8451d2c096fE(ptr align 8 %f, ptr %_3) #8, !dbg !5765
  ret i1 %31, !dbg !5774
}

; x86_64::structures::idt::SelectorErrorCode::new
; Function Attrs: noredzone nounwind
define { i64, i64 } @_ZN6x86_6410structures3idt17SelectorErrorCode3new17h8c82537a5455724cE(i64 %value) unnamed_addr #1 !dbg !5775 {
start:
  %value.dbg.spill = alloca i64, align 8
  %_4 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !5795, metadata !DIExpression()), !dbg !5796
  %_2 = icmp ugt i64 %value, 65535, !dbg !5797
  br i1 %_2, label %bb1, label %bb2, !dbg !5797

bb2:                                              ; preds = %start
  store i64 %value, ptr %_4, align 8, !dbg !5798
  %1 = load i64, ptr %_4, align 8, !dbg !5799, !noundef !19
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5799
  store i64 %1, ptr %2, align 8, !dbg !5799
  store i64 1, ptr %0, align 8, !dbg !5799
  br label %bb3, !dbg !5800

bb1:                                              ; preds = %start
  store i64 0, ptr %0, align 8, !dbg !5801
  br label %bb3, !dbg !5800

bb3:                                              ; preds = %bb2, %bb1
  %3 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !5802
  %4 = load i64, ptr %3, align 8, !dbg !5802, !range !1853, !noundef !19
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5802
  %6 = load i64, ptr %5, align 8, !dbg !5802
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !5802
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !5802
  ret { i64, i64 } %8, !dbg !5802
}

; x86_64::structures::idt::SelectorErrorCode::new_truncate
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures3idt17SelectorErrorCode12new_truncate17ha32e9a4b68449257E(i64 %value) unnamed_addr #1 !dbg !5803 {
start:
  %value.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !5807, metadata !DIExpression()), !dbg !5808
  %_3 = trunc i64 %value to i16, !dbg !5809
  %_2 = zext i16 %_3 to i64, !dbg !5809
  store i64 %_2, ptr %0, align 8, !dbg !5810
  %1 = load i64, ptr %0, align 8, !dbg !5811, !noundef !19
  ret i64 %1, !dbg !5811
}

; x86_64::structures::idt::SelectorErrorCode::external
; Function Attrs: noredzone nounwind
define zeroext i1 @_ZN6x86_6410structures3idt17SelectorErrorCode8external17h55eeef8eba105561E(ptr align 8 %self) unnamed_addr #1 !dbg !5812 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5817, metadata !DIExpression()), !dbg !5818
; call <u64 as bit_field::BitField>::get_bit
  %0 = call zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17h5b76c4ad61ae1b1eE"(ptr align 8 %self, i64 0) #8, !dbg !5819
  ret i1 %0, !dbg !5820
}

; x86_64::structures::idt::SelectorErrorCode::descriptor_table
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_6410structures3idt17SelectorErrorCode16descriptor_table17h2d746690cce9708eE(ptr align 8 %self) unnamed_addr #1 !dbg !5821 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { i64, i64 }, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5825, metadata !DIExpression()), !dbg !5826
  store i64 1, ptr %_4, align 8, !dbg !5827
  %1 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5827
  store i64 3, ptr %1, align 8, !dbg !5827
  %2 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 0, !dbg !5828
  %3 = load i64, ptr %2, align 8, !dbg !5828, !noundef !19
  %4 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5828
  %5 = load i64, ptr %4, align 8, !dbg !5828, !noundef !19
; call <u64 as bit_field::BitField>::get_bits
  %_2 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h10649821d5cc63acE"(ptr align 8 %self, i64 %3, i64 %5) #8, !dbg !5828
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb6
  ], !dbg !5829

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @alloc_a500d906b91607583596fa15e63c2ada, i64 40, ptr align 8 @alloc_e372999cc8dcf8407e31d1400e62547b) #9, !dbg !5830
  unreachable, !dbg !5830

bb3:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !5831
  br label %bb7, !dbg !5831

bb4:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !5832
  br label %bb7, !dbg !5832

bb5:                                              ; preds = %start
  store i8 2, ptr %0, align 1, !dbg !5833
  br label %bb7, !dbg !5833

bb6:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !5834
  br label %bb7, !dbg !5834

bb7:                                              ; preds = %bb3, %bb4, %bb5, %bb6
  %6 = load i8, ptr %0, align 1, !dbg !5835, !range !5836, !noundef !19
  ret i8 %6, !dbg !5835
}

; x86_64::structures::idt::SelectorErrorCode::index
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures3idt17SelectorErrorCode5index17ha728e956acd32648E(ptr align 8 %self) unnamed_addr #1 !dbg !5837 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { i64, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5841, metadata !DIExpression()), !dbg !5842
  store i64 3, ptr %_3, align 8, !dbg !5843
  %0 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !5843
  store i64 16, ptr %0, align 8, !dbg !5843
  %1 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 0, !dbg !5844
  %2 = load i64, ptr %1, align 8, !dbg !5844, !noundef !19
  %3 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !5844
  %4 = load i64, ptr %3, align 8, !dbg !5844, !noundef !19
; call <u64 as bit_field::BitField>::get_bits
  %5 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h10649821d5cc63acE"(ptr align 8 %self, i64 %2, i64 %4) #8, !dbg !5844
  ret i64 %5, !dbg !5845
}

; x86_64::structures::idt::SelectorErrorCode::is_null
; Function Attrs: noredzone nounwind
define zeroext i1 @_ZN6x86_6410structures3idt17SelectorErrorCode7is_null17hcc9d823e05781068E(ptr align 8 %self) unnamed_addr #1 !dbg !5846 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5848, metadata !DIExpression()), !dbg !5849
  %_2 = load i64, ptr %self, align 8, !dbg !5850, !noundef !19
  %0 = icmp eq i64 %_2, 0, !dbg !5850
  ret i1 %0, !dbg !5851
}

; <x86_64::structures::idt::SelectorErrorCode as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..idt..SelectorErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17hec4157a46784244dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5852 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_22 = alloca i64, align 8
  %_16 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %s = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5857, metadata !DIExpression()), !dbg !5861
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5858, metadata !DIExpression()), !dbg !5862
  call void @llvm.dbg.declare(metadata ptr %s, metadata !5859, metadata !DIExpression()), !dbg !5863
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h47f70bb519b0f8d7E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %s, ptr align 8 %f, ptr align 1 @alloc_a6367da77e994b4ff0ea0619c8436d5c, i64 14) #8, !dbg !5864
; call x86_64::structures::idt::SelectorErrorCode::external
  %0 = call zeroext i1 @_ZN6x86_6410structures3idt17SelectorErrorCode8external17h55eeef8eba105561E(ptr align 8 %self) #8, !dbg !5865
  %1 = zext i1 %0 to i8, !dbg !5865
  store i8 %1, ptr %_10, align 1, !dbg !5865
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h0af38efc8b97226cE(ptr align 8 %s, ptr align 1 @alloc_2fe3f31e15728c16b767e62bf0bf59e0, i64 8, ptr align 1 %_10, ptr align 8 @vtable.h) #8, !dbg !5866
; call x86_64::structures::idt::SelectorErrorCode::descriptor_table
  %2 = call i8 @_ZN6x86_6410structures3idt17SelectorErrorCode16descriptor_table17h2d746690cce9708eE(ptr align 8 %self) #8, !dbg !5867, !range !5836
  store i8 %2, ptr %_16, align 1, !dbg !5867
; call core::fmt::builders::DebugStruct::field
  %_11 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h0af38efc8b97226cE(ptr align 8 %s, ptr align 1 @alloc_dbb756e1649e203c973403d51947dc78, i64 16, ptr align 1 %_16, ptr align 8 @vtable.i) #8, !dbg !5868
; call x86_64::structures::idt::SelectorErrorCode::index
  %3 = call i64 @_ZN6x86_6410structures3idt17SelectorErrorCode5index17ha728e956acd32648E(ptr align 8 %self) #8, !dbg !5869
  store i64 %3, ptr %_22, align 8, !dbg !5869
; call core::fmt::builders::DebugStruct::field
  %_17 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h0af38efc8b97226cE(ptr align 8 %s, ptr align 1 @alloc_ce52de59c922b8759e2388a62b9c641f, i64 5, ptr align 1 %_22, ptr align 8 @vtable.f) #8, !dbg !5870
; call core::fmt::builders::DebugStruct::finish
  %4 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h0aaa7eb44837eb54E(ptr align 8 %s) #8, !dbg !5871
  ret i1 %4, !dbg !5872
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h7ec1dae514fd87f1E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>") %0, i64 %address) unnamed_addr #0 !dbg !5873 {
start:
  %1 = alloca i64, align 8
  %address.dbg.spill = alloca i64, align 8
  %_4 = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5878, metadata !DIExpression()), !dbg !5879
; call x86_64::addr::PhysAddr::is_aligned
  %_3 = call zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17h1f8bdc59dff80046E(i64 %address, i64 4096) #8, !dbg !5880
  %_2 = xor i1 %_3, true, !dbg !5881
  br i1 %_2, label %bb2, label %bb3, !dbg !5881

bb3:                                              ; preds = %start
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
  %2 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h4b24396061bdfd0cE"(i64 %address) #8, !dbg !5882
  store i64 %2, ptr %1, align 8, !dbg !5882
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !5882
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok", ptr %0, i32 0, i32 1, !dbg !5883
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %_4, i64 8, i1 false), !dbg !5883
  store i64 0, ptr %0, align 8, !dbg !5883
  br label %bb5, !dbg !5884

bb2:                                              ; preds = %start
  store i64 1, ptr %0, align 8, !dbg !5885
  br label %bb5, !dbg !5884

bb5:                                              ; preds = %bb3, %bb2
  ret void, !dbg !5884
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h8816313954abc676E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>") %0, i64 %address) unnamed_addr #0 !dbg !5886 {
start:
  %1 = alloca i64, align 8
  %address.dbg.spill = alloca i64, align 8
  %_4 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5890, metadata !DIExpression()), !dbg !5891
; call x86_64::addr::PhysAddr::is_aligned
  %_3 = call zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17h1f8bdc59dff80046E(i64 %address, i64 2097152) #8, !dbg !5892
  %_2 = xor i1 %_3, true, !dbg !5893
  br i1 %_2, label %bb2, label %bb3, !dbg !5893

bb3:                                              ; preds = %start
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
  %2 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h50cfb52b470fd100E"(i64 %address) #8, !dbg !5894
  store i64 %2, ptr %1, align 8, !dbg !5894
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !5894
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %0, i32 0, i32 1, !dbg !5895
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %_4, i64 8, i1 false), !dbg !5895
  store i64 0, ptr %0, align 8, !dbg !5895
  br label %bb5, !dbg !5896

bb2:                                              ; preds = %start
  store i64 1, ptr %0, align 8, !dbg !5897
  br label %bb5, !dbg !5896

bb5:                                              ; preds = %bb3, %bb2
  ret void, !dbg !5896
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hc5d2957f42903c33E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>") %0, i64 %address) unnamed_addr #0 !dbg !5898 {
start:
  %1 = alloca i64, align 8
  %address.dbg.spill = alloca i64, align 8
  %_4 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5902, metadata !DIExpression()), !dbg !5903
; call x86_64::addr::PhysAddr::is_aligned
  %_3 = call zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17h1f8bdc59dff80046E(i64 %address, i64 1073741824) #8, !dbg !5904
  %_2 = xor i1 %_3, true, !dbg !5905
  br i1 %_2, label %bb2, label %bb3, !dbg !5905

bb3:                                              ; preds = %start
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
  %2 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h8bd36db40768173cE"(i64 %address) #8, !dbg !5906
  store i64 %2, ptr %1, align 8, !dbg !5906
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !5906
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %0, i32 0, i32 1, !dbg !5907
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %_4, i64 8, i1 false), !dbg !5907
  store i64 0, ptr %0, align 8, !dbg !5907
  br label %bb5, !dbg !5908

bb2:                                              ; preds = %start
  store i64 1, ptr %0, align 8, !dbg !5909
  br label %bb5, !dbg !5908

bb5:                                              ; preds = %bb3, %bb2
  ret void, !dbg !5908
}

; x86_64::structures::paging::frame::PhysFrame<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h5b5556f791c2da92E"(i64 %address) unnamed_addr #0 !dbg !5910 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5914, metadata !DIExpression()), !dbg !5915
; call x86_64::addr::PhysAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17hce3d8fa6f55e3f34E(i64 %address, i64 1073741824) #8, !dbg !5916
  store i64 %_2, ptr %0, align 8, !dbg !5917
  %1 = load i64, ptr %0, align 8, !dbg !5918
  ret i64 %1, !dbg !5918
}

; x86_64::structures::paging::frame::PhysFrame<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17ha169c9d2ac6a3362E"(i64 %address) unnamed_addr #0 !dbg !5919 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5923, metadata !DIExpression()), !dbg !5924
; call x86_64::addr::PhysAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17hce3d8fa6f55e3f34E(i64 %address, i64 4096) #8, !dbg !5925
  store i64 %_2, ptr %0, align 8, !dbg !5926
  %1 = load i64, ptr %0, align 8, !dbg !5927
  ret i64 %1, !dbg !5927
}

; x86_64::structures::paging::frame::PhysFrame<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17hc2cb3a41fb2a2014E"(i64 %address) unnamed_addr #0 !dbg !5928 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5932, metadata !DIExpression()), !dbg !5933
; call x86_64::addr::PhysAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17hce3d8fa6f55e3f34E(i64 %address, i64 2097152) #8, !dbg !5934
  store i64 %_2, ptr %0, align 8, !dbg !5935
  %1 = load i64, ptr %0, align 8, !dbg !5936
  ret i64 %1, !dbg !5936
}

; <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h000fc81827362d4cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5937 {
start:
  %f.dbg.spill.i9 = alloca ptr, align 8
  %x.dbg.spill.i10 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i8 = alloca ptr, align 8
  %1 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i7 = alloca ptr, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i1 = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i2 = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i3 = alloca i32, align 4
  %align.dbg.spill.i4 = alloca i8, align 1
  %fill.dbg.spill.i5 = alloca i32, align 4
  %position.dbg.spill.i6 = alloca i64, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_24 = alloca { i64, i64 }, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca i8, align 1
  %_21 = alloca %"core::fmt::rt::Placeholder", align 8
  %_20 = alloca { i64, i64 }, align 8
  %_19 = alloca { i64, i64 }, align 8
  %_18 = alloca i8, align 1
  %_17 = alloca %"core::fmt::rt::Placeholder", align 8
  %_16 = alloca [2 x %"core::fmt::rt::Placeholder"], align 8
  %_13 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_11 = alloca i64, align 8
  %_7 = alloca [2 x { ptr, ptr }], align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5942, metadata !DIExpression()), !dbg !5944
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5943, metadata !DIExpression()), !dbg !5945
  store ptr @alloc_f1029fdadd6e02ba62cce1778e85ba8f, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !5946, metadata !DIExpression()), !dbg !5954
  store ptr @alloc_f1029fdadd6e02ba62cce1778e85ba8f, ptr %x.dbg.spill.i10, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i10, metadata !5956, metadata !DIExpression()), !dbg !5965
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hd942c18cd27f55ccE", ptr %f.dbg.spill.i9, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i9, metadata !5964, metadata !DIExpression()), !dbg !5967
  store ptr @alloc_f1029fdadd6e02ba62cce1778e85ba8f, ptr %0, align 8, !dbg !5968
  %2 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5968
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hd942c18cd27f55ccE", ptr %2, align 8, !dbg !5968
  %3 = load ptr, ptr %0, align 8, !dbg !5969, !nonnull !19, !align !4493, !noundef !19
  %4 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5969
  %5 = load ptr, ptr %4, align 8, !dbg !5969, !nonnull !19, !noundef !19
  %6 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !5969
  %7 = insertvalue { ptr, ptr } %6, ptr %5, 1, !dbg !5969
  %8 = extractvalue { ptr, ptr } %7, 0, !dbg !5970
  %9 = extractvalue { ptr, ptr } %7, 1, !dbg !5970
  %_8.0 = extractvalue { ptr, ptr } %7, 0, !dbg !5971
  %_8.1 = extractvalue { ptr, ptr } %7, 1, !dbg !5971
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_13, ptr align 8 %self, i64 8, i1 false), !dbg !5972
  %10 = load i64, ptr %_13, align 8, !dbg !5972
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_12 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hbfbd20a092c87589E"(i64 %10) #8, !dbg !5972
; call x86_64::addr::PhysAddr::as_u64
  %11 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h09d596f30bb85b40E(i64 %_12) #8, !dbg !5972
  store i64 %11, ptr %_11, align 8, !dbg !5972
  store ptr %_11, ptr %x.dbg.spill.i7, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i7, metadata !4474, metadata !DIExpression()), !dbg !5973
  store ptr %_11, ptr %x.dbg.spill.i8, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i8, metadata !4481, metadata !DIExpression()), !dbg !5975
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !4487, metadata !DIExpression()), !dbg !5977
  store ptr %_11, ptr %1, align 8, !dbg !5978
  %12 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !5978
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E", ptr %12, align 8, !dbg !5978
  %13 = load ptr, ptr %1, align 8, !dbg !5979, !nonnull !19, !align !4493, !noundef !19
  %14 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !5979
  %15 = load ptr, ptr %14, align 8, !dbg !5979, !nonnull !19, !noundef !19
  %16 = insertvalue { ptr, ptr } poison, ptr %13, 0, !dbg !5979
  %17 = insertvalue { ptr, ptr } %16, ptr %15, 1, !dbg !5979
  %18 = extractvalue { ptr, ptr } %17, 0, !dbg !5980
  %19 = extractvalue { ptr, ptr } %17, 1, !dbg !5980
  %_9.0 = extractvalue { ptr, ptr } %17, 0, !dbg !5971
  %_9.1 = extractvalue { ptr, ptr } %17, 1, !dbg !5971
  %20 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 0, !dbg !5971
  %21 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 0, !dbg !5971
  store ptr %_8.0, ptr %21, align 8, !dbg !5971
  %22 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 1, !dbg !5971
  store ptr %_8.1, ptr %22, align 8, !dbg !5971
  %23 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 1, !dbg !5971
  %24 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 0, !dbg !5971
  store ptr %_9.0, ptr %24, align 8, !dbg !5971
  %25 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 1, !dbg !5971
  store ptr %_9.1, ptr %25, align 8, !dbg !5971
  store i8 3, ptr %_18, align 1, !dbg !5971
  store i64 2, ptr %_19, align 8, !dbg !5971
  store i64 2, ptr %_20, align 8, !dbg !5971
  %26 = load i8, ptr %_18, align 1, !dbg !5971, !range !3113, !noundef !19
  %27 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 0, !dbg !5971
  %28 = load i64, ptr %27, align 8, !dbg !5971, !range !929, !noundef !19
  %29 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 1, !dbg !5971
  %30 = load i64, ptr %29, align 8, !dbg !5971
  %31 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 0, !dbg !5971
  %32 = load i64, ptr %31, align 8, !dbg !5971, !range !929, !noundef !19
  %33 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !5971
  %34 = load i64, ptr %33, align 8, !dbg !5971
  store i64 0, ptr %position.dbg.spill.i6, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i6, metadata !4496, metadata !DIExpression()), !dbg !5981
  store i32 32, ptr %fill.dbg.spill.i5, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i5, metadata !4501, metadata !DIExpression()), !dbg !5983
  store i8 %26, ptr %align.dbg.spill.i4, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i4, metadata !4502, metadata !DIExpression()), !dbg !5984
  store i32 0, ptr %flags.dbg.spill.i3, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i3, metadata !4503, metadata !DIExpression()), !dbg !5985
  store i64 %28, ptr %precision.dbg.spill.i2, align 8
  %35 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i2, i32 0, i32 1
  store i64 %30, ptr %35, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i2, metadata !4504, metadata !DIExpression()), !dbg !5986
  store i64 %32, ptr %width.dbg.spill.i1, align 8
  %36 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i1, i32 0, i32 1
  store i64 %34, ptr %36, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i1, metadata !4505, metadata !DIExpression()), !dbg !5987
  %37 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 2, !dbg !5988
  store i64 0, ptr %37, align 8, !dbg !5988
  %38 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 4, !dbg !5988
  store i32 32, ptr %38, align 4, !dbg !5988
  %39 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 5, !dbg !5988
  store i8 %26, ptr %39, align 8, !dbg !5988
  %40 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 3, !dbg !5988
  store i32 0, ptr %40, align 8, !dbg !5988
  store i64 %28, ptr %_17, align 8, !dbg !5988
  %41 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !5988
  store i64 %30, ptr %41, align 8, !dbg !5988
  %42 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 1, !dbg !5988
  store i64 %32, ptr %42, align 8, !dbg !5988
  %43 = getelementptr inbounds { i64, i64 }, ptr %42, i32 0, i32 1, !dbg !5988
  store i64 %34, ptr %43, align 8, !dbg !5988
  store i8 3, ptr %_22, align 1, !dbg !5971
  store i64 2, ptr %_23, align 8, !dbg !5971
  store i64 2, ptr %_24, align 8, !dbg !5971
  %44 = load i8, ptr %_22, align 1, !dbg !5971, !range !3113, !noundef !19
  %45 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !5971
  %46 = load i64, ptr %45, align 8, !dbg !5971, !range !929, !noundef !19
  %47 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !5971
  %48 = load i64, ptr %47, align 8, !dbg !5971
  %49 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 0, !dbg !5971
  %50 = load i64, ptr %49, align 8, !dbg !5971, !range !929, !noundef !19
  %51 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 1, !dbg !5971
  %52 = load i64, ptr %51, align 8, !dbg !5971
  store i64 1, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4496, metadata !DIExpression()), !dbg !5989
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4501, metadata !DIExpression()), !dbg !5991
  store i8 %44, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4502, metadata !DIExpression()), !dbg !5992
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4503, metadata !DIExpression()), !dbg !5993
  store i64 %46, ptr %precision.dbg.spill.i, align 8
  %53 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %48, ptr %53, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4504, metadata !DIExpression()), !dbg !5994
  store i64 %50, ptr %width.dbg.spill.i, align 8
  %54 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %52, ptr %54, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4505, metadata !DIExpression()), !dbg !5995
  %55 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 2, !dbg !5996
  store i64 1, ptr %55, align 8, !dbg !5996
  %56 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 4, !dbg !5996
  store i32 32, ptr %56, align 4, !dbg !5996
  %57 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 5, !dbg !5996
  store i8 %44, ptr %57, align 8, !dbg !5996
  %58 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 3, !dbg !5996
  store i32 4, ptr %58, align 8, !dbg !5996
  store i64 %46, ptr %_21, align 8, !dbg !5996
  %59 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 1, !dbg !5996
  store i64 %48, ptr %59, align 8, !dbg !5996
  %60 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 1, !dbg !5996
  store i64 %50, ptr %60, align 8, !dbg !5996
  %61 = getelementptr inbounds { i64, i64 }, ptr %60, i32 0, i32 1, !dbg !5996
  store i64 %52, ptr %61, align 8, !dbg !5996
  %62 = getelementptr inbounds [2 x %"core::fmt::rt::Placeholder"], ptr %_16, i64 0, i64 0, !dbg !5971
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %62, ptr align 8 %_17, i64 56, i1 false), !dbg !5971
  %63 = getelementptr inbounds [2 x %"core::fmt::rt::Placeholder"], ptr %_16, i64 0, i64 1, !dbg !5971
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %63, ptr align 8 %_21, i64 56, i1 false), !dbg !5971
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h7163cdcd6c3efec5E(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_cacf685ea14e679c7dda5fbf204ebab4, i64 3, ptr align 8 %_7, i64 2, ptr align 8 %_16, i64 2) #8, !dbg !5971
; call core::fmt::Formatter::write_fmt
  %64 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h07bff8451d2c096fE(ptr align 8 %f, ptr %_3) #8, !dbg !5997
  ret i1 %64, !dbg !5998
}

; <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h61340082453e27a4E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5999 {
start:
  %f.dbg.spill.i9 = alloca ptr, align 8
  %x.dbg.spill.i10 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i8 = alloca ptr, align 8
  %1 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i7 = alloca ptr, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i1 = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i2 = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i3 = alloca i32, align 4
  %align.dbg.spill.i4 = alloca i8, align 1
  %fill.dbg.spill.i5 = alloca i32, align 4
  %position.dbg.spill.i6 = alloca i64, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_24 = alloca { i64, i64 }, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca i8, align 1
  %_21 = alloca %"core::fmt::rt::Placeholder", align 8
  %_20 = alloca { i64, i64 }, align 8
  %_19 = alloca { i64, i64 }, align 8
  %_18 = alloca i8, align 1
  %_17 = alloca %"core::fmt::rt::Placeholder", align 8
  %_16 = alloca [2 x %"core::fmt::rt::Placeholder"], align 8
  %_13 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_11 = alloca i64, align 8
  %_7 = alloca [2 x { ptr, ptr }], align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6003, metadata !DIExpression()), !dbg !6005
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !6004, metadata !DIExpression()), !dbg !6006
  store ptr @alloc_91221bf8b03d178b33e1b4ad68c5ad2f, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !5946, metadata !DIExpression()), !dbg !6007
  store ptr @alloc_91221bf8b03d178b33e1b4ad68c5ad2f, ptr %x.dbg.spill.i10, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i10, metadata !5956, metadata !DIExpression()), !dbg !6009
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hd942c18cd27f55ccE", ptr %f.dbg.spill.i9, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i9, metadata !5964, metadata !DIExpression()), !dbg !6011
  store ptr @alloc_91221bf8b03d178b33e1b4ad68c5ad2f, ptr %0, align 8, !dbg !6012
  %2 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !6012
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hd942c18cd27f55ccE", ptr %2, align 8, !dbg !6012
  %3 = load ptr, ptr %0, align 8, !dbg !6013, !nonnull !19, !align !4493, !noundef !19
  %4 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !6013
  %5 = load ptr, ptr %4, align 8, !dbg !6013, !nonnull !19, !noundef !19
  %6 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !6013
  %7 = insertvalue { ptr, ptr } %6, ptr %5, 1, !dbg !6013
  %8 = extractvalue { ptr, ptr } %7, 0, !dbg !6014
  %9 = extractvalue { ptr, ptr } %7, 1, !dbg !6014
  %_8.0 = extractvalue { ptr, ptr } %7, 0, !dbg !6015
  %_8.1 = extractvalue { ptr, ptr } %7, 1, !dbg !6015
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_13, ptr align 8 %self, i64 8, i1 false), !dbg !6016
  %10 = load i64, ptr %_13, align 8, !dbg !6016
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_12 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h5e953c7c5c5dcacdE"(i64 %10) #8, !dbg !6016
; call x86_64::addr::PhysAddr::as_u64
  %11 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h09d596f30bb85b40E(i64 %_12) #8, !dbg !6016
  store i64 %11, ptr %_11, align 8, !dbg !6016
  store ptr %_11, ptr %x.dbg.spill.i7, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i7, metadata !4474, metadata !DIExpression()), !dbg !6017
  store ptr %_11, ptr %x.dbg.spill.i8, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i8, metadata !4481, metadata !DIExpression()), !dbg !6019
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !4487, metadata !DIExpression()), !dbg !6021
  store ptr %_11, ptr %1, align 8, !dbg !6022
  %12 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !6022
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E", ptr %12, align 8, !dbg !6022
  %13 = load ptr, ptr %1, align 8, !dbg !6023, !nonnull !19, !align !4493, !noundef !19
  %14 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !6023
  %15 = load ptr, ptr %14, align 8, !dbg !6023, !nonnull !19, !noundef !19
  %16 = insertvalue { ptr, ptr } poison, ptr %13, 0, !dbg !6023
  %17 = insertvalue { ptr, ptr } %16, ptr %15, 1, !dbg !6023
  %18 = extractvalue { ptr, ptr } %17, 0, !dbg !6024
  %19 = extractvalue { ptr, ptr } %17, 1, !dbg !6024
  %_9.0 = extractvalue { ptr, ptr } %17, 0, !dbg !6015
  %_9.1 = extractvalue { ptr, ptr } %17, 1, !dbg !6015
  %20 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 0, !dbg !6015
  %21 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 0, !dbg !6015
  store ptr %_8.0, ptr %21, align 8, !dbg !6015
  %22 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 1, !dbg !6015
  store ptr %_8.1, ptr %22, align 8, !dbg !6015
  %23 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 1, !dbg !6015
  %24 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 0, !dbg !6015
  store ptr %_9.0, ptr %24, align 8, !dbg !6015
  %25 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 1, !dbg !6015
  store ptr %_9.1, ptr %25, align 8, !dbg !6015
  store i8 3, ptr %_18, align 1, !dbg !6015
  store i64 2, ptr %_19, align 8, !dbg !6015
  store i64 2, ptr %_20, align 8, !dbg !6015
  %26 = load i8, ptr %_18, align 1, !dbg !6015, !range !3113, !noundef !19
  %27 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 0, !dbg !6015
  %28 = load i64, ptr %27, align 8, !dbg !6015, !range !929, !noundef !19
  %29 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 1, !dbg !6015
  %30 = load i64, ptr %29, align 8, !dbg !6015
  %31 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 0, !dbg !6015
  %32 = load i64, ptr %31, align 8, !dbg !6015, !range !929, !noundef !19
  %33 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !6015
  %34 = load i64, ptr %33, align 8, !dbg !6015
  store i64 0, ptr %position.dbg.spill.i6, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i6, metadata !4496, metadata !DIExpression()), !dbg !6025
  store i32 32, ptr %fill.dbg.spill.i5, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i5, metadata !4501, metadata !DIExpression()), !dbg !6027
  store i8 %26, ptr %align.dbg.spill.i4, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i4, metadata !4502, metadata !DIExpression()), !dbg !6028
  store i32 0, ptr %flags.dbg.spill.i3, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i3, metadata !4503, metadata !DIExpression()), !dbg !6029
  store i64 %28, ptr %precision.dbg.spill.i2, align 8
  %35 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i2, i32 0, i32 1
  store i64 %30, ptr %35, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i2, metadata !4504, metadata !DIExpression()), !dbg !6030
  store i64 %32, ptr %width.dbg.spill.i1, align 8
  %36 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i1, i32 0, i32 1
  store i64 %34, ptr %36, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i1, metadata !4505, metadata !DIExpression()), !dbg !6031
  %37 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 2, !dbg !6032
  store i64 0, ptr %37, align 8, !dbg !6032
  %38 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 4, !dbg !6032
  store i32 32, ptr %38, align 4, !dbg !6032
  %39 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 5, !dbg !6032
  store i8 %26, ptr %39, align 8, !dbg !6032
  %40 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 3, !dbg !6032
  store i32 0, ptr %40, align 8, !dbg !6032
  store i64 %28, ptr %_17, align 8, !dbg !6032
  %41 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !6032
  store i64 %30, ptr %41, align 8, !dbg !6032
  %42 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 1, !dbg !6032
  store i64 %32, ptr %42, align 8, !dbg !6032
  %43 = getelementptr inbounds { i64, i64 }, ptr %42, i32 0, i32 1, !dbg !6032
  store i64 %34, ptr %43, align 8, !dbg !6032
  store i8 3, ptr %_22, align 1, !dbg !6015
  store i64 2, ptr %_23, align 8, !dbg !6015
  store i64 2, ptr %_24, align 8, !dbg !6015
  %44 = load i8, ptr %_22, align 1, !dbg !6015, !range !3113, !noundef !19
  %45 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !6015
  %46 = load i64, ptr %45, align 8, !dbg !6015, !range !929, !noundef !19
  %47 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !6015
  %48 = load i64, ptr %47, align 8, !dbg !6015
  %49 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 0, !dbg !6015
  %50 = load i64, ptr %49, align 8, !dbg !6015, !range !929, !noundef !19
  %51 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 1, !dbg !6015
  %52 = load i64, ptr %51, align 8, !dbg !6015
  store i64 1, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4496, metadata !DIExpression()), !dbg !6033
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4501, metadata !DIExpression()), !dbg !6035
  store i8 %44, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4502, metadata !DIExpression()), !dbg !6036
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4503, metadata !DIExpression()), !dbg !6037
  store i64 %46, ptr %precision.dbg.spill.i, align 8
  %53 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %48, ptr %53, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4504, metadata !DIExpression()), !dbg !6038
  store i64 %50, ptr %width.dbg.spill.i, align 8
  %54 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %52, ptr %54, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4505, metadata !DIExpression()), !dbg !6039
  %55 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 2, !dbg !6040
  store i64 1, ptr %55, align 8, !dbg !6040
  %56 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 4, !dbg !6040
  store i32 32, ptr %56, align 4, !dbg !6040
  %57 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 5, !dbg !6040
  store i8 %44, ptr %57, align 8, !dbg !6040
  %58 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 3, !dbg !6040
  store i32 4, ptr %58, align 8, !dbg !6040
  store i64 %46, ptr %_21, align 8, !dbg !6040
  %59 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 1, !dbg !6040
  store i64 %48, ptr %59, align 8, !dbg !6040
  %60 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 1, !dbg !6040
  store i64 %50, ptr %60, align 8, !dbg !6040
  %61 = getelementptr inbounds { i64, i64 }, ptr %60, i32 0, i32 1, !dbg !6040
  store i64 %52, ptr %61, align 8, !dbg !6040
  %62 = getelementptr inbounds [2 x %"core::fmt::rt::Placeholder"], ptr %_16, i64 0, i64 0, !dbg !6015
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %62, ptr align 8 %_17, i64 56, i1 false), !dbg !6015
  %63 = getelementptr inbounds [2 x %"core::fmt::rt::Placeholder"], ptr %_16, i64 0, i64 1, !dbg !6015
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %63, ptr align 8 %_21, i64 56, i1 false), !dbg !6015
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h7163cdcd6c3efec5E(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_cacf685ea14e679c7dda5fbf204ebab4, i64 3, ptr align 8 %_7, i64 2, ptr align 8 %_16, i64 2) #8, !dbg !6015
; call core::fmt::Formatter::write_fmt
  %64 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h07bff8451d2c096fE(ptr align 8 %f, ptr %_3) #8, !dbg !6041
  ret i1 %64, !dbg !6042
}

; <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h728deaddf4b38728E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !6043 {
start:
  %f.dbg.spill.i9 = alloca ptr, align 8
  %x.dbg.spill.i10 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i8 = alloca ptr, align 8
  %1 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i7 = alloca ptr, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i1 = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i2 = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i3 = alloca i32, align 4
  %align.dbg.spill.i4 = alloca i8, align 1
  %fill.dbg.spill.i5 = alloca i32, align 4
  %position.dbg.spill.i6 = alloca i64, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_24 = alloca { i64, i64 }, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca i8, align 1
  %_21 = alloca %"core::fmt::rt::Placeholder", align 8
  %_20 = alloca { i64, i64 }, align 8
  %_19 = alloca { i64, i64 }, align 8
  %_18 = alloca i8, align 1
  %_17 = alloca %"core::fmt::rt::Placeholder", align 8
  %_16 = alloca [2 x %"core::fmt::rt::Placeholder"], align 8
  %_13 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_11 = alloca i64, align 8
  %_7 = alloca [2 x { ptr, ptr }], align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6047, metadata !DIExpression()), !dbg !6049
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !6048, metadata !DIExpression()), !dbg !6050
  store ptr @alloc_1914a9e91283e9898b71d35cec735d27, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !5946, metadata !DIExpression()), !dbg !6051
  store ptr @alloc_1914a9e91283e9898b71d35cec735d27, ptr %x.dbg.spill.i10, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i10, metadata !5956, metadata !DIExpression()), !dbg !6053
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hd942c18cd27f55ccE", ptr %f.dbg.spill.i9, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i9, metadata !5964, metadata !DIExpression()), !dbg !6055
  store ptr @alloc_1914a9e91283e9898b71d35cec735d27, ptr %0, align 8, !dbg !6056
  %2 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !6056
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hd942c18cd27f55ccE", ptr %2, align 8, !dbg !6056
  %3 = load ptr, ptr %0, align 8, !dbg !6057, !nonnull !19, !align !4493, !noundef !19
  %4 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !6057
  %5 = load ptr, ptr %4, align 8, !dbg !6057, !nonnull !19, !noundef !19
  %6 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !6057
  %7 = insertvalue { ptr, ptr } %6, ptr %5, 1, !dbg !6057
  %8 = extractvalue { ptr, ptr } %7, 0, !dbg !6058
  %9 = extractvalue { ptr, ptr } %7, 1, !dbg !6058
  %_8.0 = extractvalue { ptr, ptr } %7, 0, !dbg !6059
  %_8.1 = extractvalue { ptr, ptr } %7, 1, !dbg !6059
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_13, ptr align 8 %self, i64 8, i1 false), !dbg !6060
  %10 = load i64, ptr %_13, align 8, !dbg !6060
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_12 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hc314dae5e560f833E"(i64 %10) #8, !dbg !6060
; call x86_64::addr::PhysAddr::as_u64
  %11 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h09d596f30bb85b40E(i64 %_12) #8, !dbg !6060
  store i64 %11, ptr %_11, align 8, !dbg !6060
  store ptr %_11, ptr %x.dbg.spill.i7, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i7, metadata !4474, metadata !DIExpression()), !dbg !6061
  store ptr %_11, ptr %x.dbg.spill.i8, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i8, metadata !4481, metadata !DIExpression()), !dbg !6063
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !4487, metadata !DIExpression()), !dbg !6065
  store ptr %_11, ptr %1, align 8, !dbg !6066
  %12 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !6066
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E", ptr %12, align 8, !dbg !6066
  %13 = load ptr, ptr %1, align 8, !dbg !6067, !nonnull !19, !align !4493, !noundef !19
  %14 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !6067
  %15 = load ptr, ptr %14, align 8, !dbg !6067, !nonnull !19, !noundef !19
  %16 = insertvalue { ptr, ptr } poison, ptr %13, 0, !dbg !6067
  %17 = insertvalue { ptr, ptr } %16, ptr %15, 1, !dbg !6067
  %18 = extractvalue { ptr, ptr } %17, 0, !dbg !6068
  %19 = extractvalue { ptr, ptr } %17, 1, !dbg !6068
  %_9.0 = extractvalue { ptr, ptr } %17, 0, !dbg !6059
  %_9.1 = extractvalue { ptr, ptr } %17, 1, !dbg !6059
  %20 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 0, !dbg !6059
  %21 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 0, !dbg !6059
  store ptr %_8.0, ptr %21, align 8, !dbg !6059
  %22 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 1, !dbg !6059
  store ptr %_8.1, ptr %22, align 8, !dbg !6059
  %23 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 1, !dbg !6059
  %24 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 0, !dbg !6059
  store ptr %_9.0, ptr %24, align 8, !dbg !6059
  %25 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 1, !dbg !6059
  store ptr %_9.1, ptr %25, align 8, !dbg !6059
  store i8 3, ptr %_18, align 1, !dbg !6059
  store i64 2, ptr %_19, align 8, !dbg !6059
  store i64 2, ptr %_20, align 8, !dbg !6059
  %26 = load i8, ptr %_18, align 1, !dbg !6059, !range !3113, !noundef !19
  %27 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 0, !dbg !6059
  %28 = load i64, ptr %27, align 8, !dbg !6059, !range !929, !noundef !19
  %29 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 1, !dbg !6059
  %30 = load i64, ptr %29, align 8, !dbg !6059
  %31 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 0, !dbg !6059
  %32 = load i64, ptr %31, align 8, !dbg !6059, !range !929, !noundef !19
  %33 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !6059
  %34 = load i64, ptr %33, align 8, !dbg !6059
  store i64 0, ptr %position.dbg.spill.i6, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i6, metadata !4496, metadata !DIExpression()), !dbg !6069
  store i32 32, ptr %fill.dbg.spill.i5, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i5, metadata !4501, metadata !DIExpression()), !dbg !6071
  store i8 %26, ptr %align.dbg.spill.i4, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i4, metadata !4502, metadata !DIExpression()), !dbg !6072
  store i32 0, ptr %flags.dbg.spill.i3, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i3, metadata !4503, metadata !DIExpression()), !dbg !6073
  store i64 %28, ptr %precision.dbg.spill.i2, align 8
  %35 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i2, i32 0, i32 1
  store i64 %30, ptr %35, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i2, metadata !4504, metadata !DIExpression()), !dbg !6074
  store i64 %32, ptr %width.dbg.spill.i1, align 8
  %36 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i1, i32 0, i32 1
  store i64 %34, ptr %36, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i1, metadata !4505, metadata !DIExpression()), !dbg !6075
  %37 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 2, !dbg !6076
  store i64 0, ptr %37, align 8, !dbg !6076
  %38 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 4, !dbg !6076
  store i32 32, ptr %38, align 4, !dbg !6076
  %39 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 5, !dbg !6076
  store i8 %26, ptr %39, align 8, !dbg !6076
  %40 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 3, !dbg !6076
  store i32 0, ptr %40, align 8, !dbg !6076
  store i64 %28, ptr %_17, align 8, !dbg !6076
  %41 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !6076
  store i64 %30, ptr %41, align 8, !dbg !6076
  %42 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 1, !dbg !6076
  store i64 %32, ptr %42, align 8, !dbg !6076
  %43 = getelementptr inbounds { i64, i64 }, ptr %42, i32 0, i32 1, !dbg !6076
  store i64 %34, ptr %43, align 8, !dbg !6076
  store i8 3, ptr %_22, align 1, !dbg !6059
  store i64 2, ptr %_23, align 8, !dbg !6059
  store i64 2, ptr %_24, align 8, !dbg !6059
  %44 = load i8, ptr %_22, align 1, !dbg !6059, !range !3113, !noundef !19
  %45 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !6059
  %46 = load i64, ptr %45, align 8, !dbg !6059, !range !929, !noundef !19
  %47 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !6059
  %48 = load i64, ptr %47, align 8, !dbg !6059
  %49 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 0, !dbg !6059
  %50 = load i64, ptr %49, align 8, !dbg !6059, !range !929, !noundef !19
  %51 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 1, !dbg !6059
  %52 = load i64, ptr %51, align 8, !dbg !6059
  store i64 1, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4496, metadata !DIExpression()), !dbg !6077
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4501, metadata !DIExpression()), !dbg !6079
  store i8 %44, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4502, metadata !DIExpression()), !dbg !6080
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4503, metadata !DIExpression()), !dbg !6081
  store i64 %46, ptr %precision.dbg.spill.i, align 8
  %53 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %48, ptr %53, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4504, metadata !DIExpression()), !dbg !6082
  store i64 %50, ptr %width.dbg.spill.i, align 8
  %54 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %52, ptr %54, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4505, metadata !DIExpression()), !dbg !6083
  %55 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 2, !dbg !6084
  store i64 1, ptr %55, align 8, !dbg !6084
  %56 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 4, !dbg !6084
  store i32 32, ptr %56, align 4, !dbg !6084
  %57 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 5, !dbg !6084
  store i8 %44, ptr %57, align 8, !dbg !6084
  %58 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 3, !dbg !6084
  store i32 4, ptr %58, align 8, !dbg !6084
  store i64 %46, ptr %_21, align 8, !dbg !6084
  %59 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 1, !dbg !6084
  store i64 %48, ptr %59, align 8, !dbg !6084
  %60 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 1, !dbg !6084
  store i64 %50, ptr %60, align 8, !dbg !6084
  %61 = getelementptr inbounds { i64, i64 }, ptr %60, i32 0, i32 1, !dbg !6084
  store i64 %52, ptr %61, align 8, !dbg !6084
  %62 = getelementptr inbounds [2 x %"core::fmt::rt::Placeholder"], ptr %_16, i64 0, i64 0, !dbg !6059
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %62, ptr align 8 %_17, i64 56, i1 false), !dbg !6059
  %63 = getelementptr inbounds [2 x %"core::fmt::rt::Placeholder"], ptr %_16, i64 0, i64 1, !dbg !6059
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %63, ptr align 8 %_21, i64 56, i1 false), !dbg !6059
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h7163cdcd6c3efec5E(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_cacf685ea14e679c7dda5fbf204ebab4, i64 3, ptr align 8 %_7, i64 2, ptr align 8 %_16, i64 2) #8, !dbg !6059
; call core::fmt::Formatter::write_fmt
  %64 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h07bff8451d2c096fE(ptr align 8 %f, ptr %_3) #8, !dbg !6085
  ret i1 %64, !dbg !6086
}

; x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::level_4_table
; Function Attrs: noredzone nounwind
define align 4096 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$13level_4_table17hcd8df16bc177551eE"(ptr align 8 %self) unnamed_addr #1 !dbg !6087 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6093, metadata !DIExpression()), !dbg !6094
  %_2 = getelementptr inbounds { i64, ptr }, ptr %self, i32 0, i32 1, !dbg !6095
  %0 = load ptr, ptr %_2, align 8, !dbg !6095, !nonnull !19, !align !3787, !noundef !19
  ret ptr %0, !dbg !6096
}

; x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::page_table_frame_mapping
; Function Attrs: noredzone nounwind
define align 8 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$24page_table_frame_mapping17h643100f1218a38a4E"(ptr align 8 %self) unnamed_addr #1 !dbg !6097 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6101, metadata !DIExpression()), !dbg !6102
  ret ptr %self, !dbg !6103
}

; x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable::level_4_table
; Function Attrs: noredzone nounwind
define align 4096 ptr @_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable13level_4_table17h143aca182947fc8fE(ptr align 8 %self) unnamed_addr #1 !dbg !6104 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6113, metadata !DIExpression()), !dbg !6114
; call x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::level_4_table
  %_2 = call align 4096 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$13level_4_table17hcd8df16bc177551eE"(ptr align 8 %self) #8, !dbg !6115
  ret ptr %_2, !dbg !6116
}

; x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable::phys_offset
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable11phys_offset17hf4cad518282bd1fdE(ptr align 8 %self) unnamed_addr #1 !dbg !6117 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6122, metadata !DIExpression()), !dbg !6123
; call x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::page_table_frame_mapping
  %_2 = call align 8 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$24page_table_frame_mapping17h643100f1218a38a4E"(ptr align 8 %self) #8, !dbg !6124
  %0 = load i64, ptr %_2, align 8, !dbg !6124, !noundef !19
  ret i64 %0, !dbg !6125
}

; <x86_64::structures::paging::mapper::offset_page_table::PhysOffset as x86_64::structures::paging::mapper::mapped_page_table::PageTableFrameMapping>::frame_to_pointer
; Function Attrs: noredzone nounwind
define ptr @"_ZN162_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$x86_64..structures..paging..mapper..mapped_page_table..PageTableFrameMapping$GT$16frame_to_pointer17h1746732ea3042557E"(ptr align 8 %self, i64 %0) unnamed_addr #1 !dbg !6126 {
start:
  %virt.dbg.spill = alloca i64, align 8
  %1 = alloca %"structures::paging::frame::PhysFrame", align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca i64, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6131, metadata !DIExpression()), !dbg !6135
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6132, metadata !DIExpression()), !dbg !6136
  %_4 = load i64, ptr %self, align 8, !dbg !6137, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %frame, i64 8, i1 false), !dbg !6138
  %3 = load i64, ptr %1, align 8, !dbg !6138
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_6 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h5e953c7c5c5dcacdE"(i64 %3) #8, !dbg !6138
; call x86_64::addr::PhysAddr::as_u64
  %_5 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h09d596f30bb85b40E(i64 %_6) #8, !dbg !6138
; call <x86_64::addr::VirtAddr as core::ops::arith::Add<u64>>::add
  %virt = call i64 @"_ZN75_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..ops..arith..Add$LT$u64$GT$$GT$3add17h65727866ca344b82E"(i64 %_4, i64 %_5) #8, !dbg !6137
  store i64 %virt, ptr %virt.dbg.spill, align 8, !dbg !6137
  call void @llvm.dbg.declare(metadata ptr %virt.dbg.spill, metadata !6133, metadata !DIExpression()), !dbg !6139
; call x86_64::addr::VirtAddr::as_mut_ptr
  %4 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h83dfd1c1f8fb528aE(i64 %virt) #8, !dbg !6140
  ret ptr %4, !dbg !6141
}

; x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable::level_4_table
; Function Attrs: noredzone nounwind
define align 4096 ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table18RecursivePageTable13level_4_table17he4f6946e4b98eafeE(ptr align 8 %self) unnamed_addr #1 !dbg !6142 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6152, metadata !DIExpression()), !dbg !6153
  %0 = load ptr, ptr %self, align 8, !dbg !6154, !nonnull !19, !align !3787, !noundef !19
  ret ptr %0, !dbg !6155
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap17hafea647ae292f631E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6156 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %residual.dbg.spill3 = alloca { i64, i64 }, align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %residual.dbg.spill = alloca { i64, i64 }, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_42 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>", align 8
  %_41 = alloca { %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" }, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_35 = alloca ptr, align 8
  %_32 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>", align 8
  %_31 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>", align 8
  %_30 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>", align 8
  %_29 = alloca { i64, i64 }, align 8
  %_25 = alloca { i64, i64 }, align 8
  %flags = alloca i64, align 8
  %p3_entry = alloca ptr, align 8
  %val = alloca %"structures::paging::frame::PhysFrame", align 8
  %_10 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_9 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_8 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %7 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %1, ptr %7, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %7, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6160, metadata !DIExpression()), !dbg !6183
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6161, metadata !DIExpression()), !dbg !6184
  call void @llvm.dbg.declare(metadata ptr %val, metadata !6169, metadata !DIExpression()), !dbg !6185
  call void @llvm.dbg.declare(metadata ptr %p3_entry, metadata !6173, metadata !DIExpression()), !dbg !6186
  call void @llvm.dbg.declare(metadata ptr %flags, metadata !6175, metadata !DIExpression()), !dbg !6187
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6177, metadata !DIExpression()), !dbg !6188
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6181, metadata !DIExpression()), !dbg !6189
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6190
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6162, metadata !DIExpression()), !dbg !6191
  %_43 = load ptr, ptr %self, align 8, !dbg !6192, !nonnull !19, !align !3787, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6193
  %8 = load i64, ptr %6, align 8, !dbg !6193
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h5f831c7ce06ceb99E"(i64 %8) #8, !dbg !6193
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_5 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_43, i16 %_7, ptr align 8 @alloc_a95a0b457629b417ac8fd8f8d1908034) #8, !dbg !6192
  store ptr %_5, ptr %p4_entry.dbg.spill, align 8, !dbg !6194
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6165, metadata !DIExpression()), !dbg !6195
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h5d7ffa12923a91cfE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_10, ptr align 8 %_5) #8, !dbg !6196
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h35a6dc119181b6b8E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_9, ptr %_10) #8, !dbg !6196
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf56cd8bbee75483eE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_8, ptr %_9) #8, !dbg !6196
  %9 = load i64, ptr %_8, align 8, !dbg !6196, !range !3871, !noundef !19
  %10 = icmp eq i64 %9, 3, !dbg !6196
  %_11 = select i1 %10, i64 0, i64 1, !dbg !6196
  %11 = icmp eq i64 %_11, 0, !dbg !6196
  br i1 %11, label %bb6, label %bb8, !dbg !6196

bb6:                                              ; preds = %start
  %12 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_8, i32 0, i32 1, !dbg !6196
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val, ptr align 8 %12, i64 8, i1 false), !dbg !6196
  %13 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6197
  %_16 = load i16, ptr %13, align 8, !dbg !6197, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6198
  %14 = load i64, ptr %5, align 8, !dbg !6198
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_15 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h15ca291a635430afE(i64 %14, i16 %_16) #8, !dbg !6198
  store ptr %_15, ptr %p3.dbg.spill, align 8, !dbg !6199
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6171, metadata !DIExpression()), !dbg !6200
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6201
  %15 = load i64, ptr %4, align 8, !dbg !6201
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_19 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h9c0f0b43afba0313E"(i64 %15) #8, !dbg !6201
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_18 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17heaae314eb32f3db4E"(ptr align 4096 %_15, i16 %_19, ptr align 8 @alloc_9a6189aa2753cf588fe3471d39d7ee62) #8, !dbg !6202
  store ptr %_18, ptr %p3_entry, align 8, !dbg !6203
  %_21 = load ptr, ptr %p3_entry, align 8, !dbg !6204, !nonnull !19, !align !1073, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %16 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h7a607bba8cfc69bdE(ptr align 8 %_21) #8, !dbg !6204
  store i64 %16, ptr %flags, align 8, !dbg !6204
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_23 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h9705d5788c1c2c00E(ptr align 8 %flags, i64 1) #8, !dbg !6205
  %_22 = xor i1 %_23, true, !dbg !6206
  br i1 %_22, label %bb14, label %bb15, !dbg !6206

bb8:                                              ; preds = %start
  %17 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !6207
  %residual.0 = load i64, ptr %17, align 8, !dbg !6207, !range !929, !noundef !19
  %18 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !6207
  %residual.1 = load i64, ptr %18, align 8, !dbg !6207
  %19 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 0, !dbg !6207
  store i64 %residual.0, ptr %19, align 8, !dbg !6207
  %20 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 1, !dbg !6207
  store i64 %residual.1, ptr %20, align 8, !dbg !6207
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !6167, metadata !DIExpression()), !dbg !6208
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h48a32338777f8291E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.0, i64 %residual.1, ptr align 8 @alloc_f9486180d201020833fe27c8c979c972) #8, !dbg !6209
  br label %bb27, !dbg !6209

bb27:                                             ; preds = %bb23, %bb24, %bb17, %bb14, %bb8
  ret void, !dbg !6210

bb15:                                             ; preds = %bb6
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_27 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h9705d5788c1c2c00E(ptr align 8 %flags, i64 128) #8, !dbg !6211
  %_26 = xor i1 %_27, true, !dbg !6212
  br i1 %_26, label %bb17, label %bb18, !dbg !6212

bb14:                                             ; preds = %bb6
  store i64 1, ptr %_25, align 8, !dbg !6213
  %21 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 0, !dbg !6214
  %22 = load i64, ptr %21, align 8, !dbg !6214, !range !929, !noundef !19
  %23 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 1, !dbg !6214
  %24 = load i64, ptr %23, align 8, !dbg !6214
  %25 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6214
  %26 = getelementptr inbounds { i64, i64 }, ptr %25, i32 0, i32 0, !dbg !6214
  store i64 %22, ptr %26, align 8, !dbg !6214
  %27 = getelementptr inbounds { i64, i64 }, ptr %25, i32 0, i32 1, !dbg !6214
  store i64 %24, ptr %27, align 8, !dbg !6214
  store i64 1, ptr %0, align 8, !dbg !6214
  br label %bb27, !dbg !6215

bb18:                                             ; preds = %bb15
  %_34 = load ptr, ptr %p3_entry, align 8, !dbg !6217, !nonnull !19, !align !1073, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_33 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hf5b7a30e35c9c943E(ptr align 8 %_34) #8, !dbg !6217
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hc5d2957f42903c33E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>") %_32, i64 %_33) #8, !dbg !6218
  store ptr %p3_entry, ptr %_35, align 8, !dbg !6219
  %28 = load ptr, ptr %_35, align 8, !dbg !6218, !nonnull !19, !align !1073, !noundef !19
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hfc5b97d54ad9d5ddE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>") %_31, ptr %_32, ptr align 8 %28) #8, !dbg !6218
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd9dc3c1495865aa5E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>") %_30, ptr %_31) #8, !dbg !6218
  %29 = load i64, ptr %_30, align 8, !dbg !6218, !range !3871, !noundef !19
  %30 = icmp eq i64 %29, 3, !dbg !6218
  %_37 = select i1 %30, i64 0, i64 1, !dbg !6218
  %31 = icmp eq i64 %_37, 0, !dbg !6218
  br i1 %31, label %bb23, label %bb24, !dbg !6218

bb17:                                             ; preds = %bb15
  store i64 0, ptr %_29, align 8, !dbg !6220
  %32 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !6221
  %33 = load i64, ptr %32, align 8, !dbg !6221, !range !929, !noundef !19
  %34 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !6221
  %35 = load i64, ptr %34, align 8, !dbg !6221
  %36 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6221
  %37 = getelementptr inbounds { i64, i64 }, ptr %36, i32 0, i32 0, !dbg !6221
  store i64 %33, ptr %37, align 8, !dbg !6221
  %38 = getelementptr inbounds { i64, i64 }, ptr %36, i32 0, i32 1, !dbg !6221
  store i64 %35, ptr %38, align 8, !dbg !6221
  store i64 1, ptr %0, align 8, !dbg !6221
  br label %bb27, !dbg !6215

bb23:                                             ; preds = %bb18
  %39 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>::Continue", ptr %_30, i32 0, i32 1, !dbg !6218
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %39, i64 8, i1 false), !dbg !6218
  %40 = load ptr, ptr %p3_entry, align 8, !dbg !6222, !nonnull !19, !align !1073, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::set_unused
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17heaa55d76ec14a7c3E(ptr align 8 %40) #8, !dbg !6222
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6223
  %41 = load i64, ptr %3, align 8, !dbg !6223
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %42 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h1c71fdfe1838ab6bE"(i64 %41) #8, !dbg !6223
  store i64 %42, ptr %2, align 8, !dbg !6223
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_42, ptr align 8 %2, i64 8, i1 false), !dbg !6223
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_41, ptr align 8 %frame, i64 8, i1 false), !dbg !6224
  %43 = getelementptr inbounds { %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" }, ptr %_41, i32 0, i32 1, !dbg !6224
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %43, ptr align 8 %_42, i64 8, i1 false), !dbg !6224
  %44 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !6225
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %44, ptr align 8 %_41, i64 16, i1 false), !dbg !6225
  store i64 0, ptr %0, align 8, !dbg !6225
  br label %bb27, !dbg !6210

bb24:                                             ; preds = %bb18
  %45 = getelementptr inbounds { i64, i64 }, ptr %_30, i32 0, i32 0, !dbg !6226
  %residual.01 = load i64, ptr %45, align 8, !dbg !6226, !range !929, !noundef !19
  %46 = getelementptr inbounds { i64, i64 }, ptr %_30, i32 0, i32 1, !dbg !6226
  %residual.12 = load i64, ptr %46, align 8, !dbg !6226
  %47 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill3, i32 0, i32 0, !dbg !6226
  store i64 %residual.01, ptr %47, align 8, !dbg !6226
  %48 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill3, i32 0, i32 1, !dbg !6226
  store i64 %residual.12, ptr %48, align 8, !dbg !6226
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !6179, metadata !DIExpression()), !dbg !6227
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h48a32338777f8291E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.01, i64 %residual.12, ptr align 8 @alloc_e687f8d1399596590849290cb1ca609e) #8, !dbg !6228
  br label %bb27, !dbg !6228

bb7:                                              ; No predecessors!
  unreachable, !dbg !6196
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hd35f19569093ff75E"(i1 zeroext %0) unnamed_addr #0 !dbg !6229 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:314:34: 314:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6234, metadata !DIExpression()), !dbg !6235
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6233, metadata !DIExpression()), !dbg !6236
  %3 = load i8, ptr %err, align 1, !dbg !6237, !range !1562, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !6237
  %_3 = zext i1 %4 to i64, !dbg !6237
  %5 = icmp eq i64 %_3, 0, !dbg !6238
  br i1 %5, label %bb3, label %bb1, !dbg !6238

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6239
  br label %bb4, !dbg !6239

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6240
  br label %bb4, !dbg !6240

bb2:                                              ; No predecessors!
  unreachable, !dbg !6237

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6241
  %7 = load i64, ptr %6, align 8, !dbg !6241, !range !929, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6241
  %9 = load i64, ptr %8, align 8, !dbg !6241
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6241
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6241
  ret { i64, i64 } %11, !dbg !6241
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h297820c5fb8646f2E"(ptr align 8 %0) unnamed_addr #0 !dbg !6242 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6246, metadata !DIExpression(DW_OP_deref)), !dbg !6248
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6247, metadata !DIExpression()), !dbg !6249
  %_5 = load ptr, ptr %_1, align 8, !dbg !6250, !nonnull !19, !align !1073, !noundef !19
  %_6 = load ptr, ptr %_5, align 8, !dbg !6250, !nonnull !19, !align !1073, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hf5b7a30e35c9c943E(ptr align 8 %_6) #8, !dbg !6250
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6251
  store i64 %_3, ptr %2, align 8, !dbg !6251
  store i64 2, ptr %1, align 8, !dbg !6251
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6252
  %4 = load i64, ptr %3, align 8, !dbg !6252, !range !929, !noundef !19
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6252
  %6 = load i64, ptr %5, align 8, !dbg !6252
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !6252
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6252
  ret { i64, i64 } %8, !dbg !6252
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::update_flags
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$12update_flags17h51d6cceb07602fc9E"(ptr sret(%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>") %0, ptr align 8 %self, i64 %1, i64 %flags) unnamed_addr #1 !dbg !6253 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %7 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_25 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>", align 8
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %8 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %1, ptr %8, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %8, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6273, metadata !DIExpression()), !dbg !6280
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6274, metadata !DIExpression()), !dbg !6281
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6275, metadata !DIExpression()), !dbg !6282
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6283
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6276, metadata !DIExpression()), !dbg !6284
  %_26 = load ptr, ptr %self, align 8, !dbg !6285, !nonnull !19, !align !3787, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6286
  %9 = load i64, ptr %7, align 8, !dbg !6286
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h5f831c7ce06ceb99E"(i64 %9) #8, !dbg !6286
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_26, i16 %_9, ptr align 8 @alloc_624920e76d8e77f63974df8962c5c2fd) #8, !dbg !6285
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %_7) #8, !dbg !6285
  br i1 %_5, label %bb4, label %bb5, !dbg !6285

bb5:                                              ; preds = %start
  %10 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6287
  %_13 = load i16, ptr %10, align 8, !dbg !6287, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6288
  %11 = load i64, ptr %6, align 8, !dbg !6288
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h15ca291a635430afE(i64 %11, i16 %_13) #8, !dbg !6288
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6289
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6278, metadata !DIExpression()), !dbg !6290
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6291
  %12 = load i64, ptr %5, align 8, !dbg !6291
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h9c0f0b43afba0313E"(i64 %12) #8, !dbg !6291
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_16 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_12, i16 %_18, ptr align 8 @alloc_0fa731dfaef3d7160024590042e153b6) #8, !dbg !6292
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_14 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %_16) #8, !dbg !6292
  br i1 %_14, label %bb10, label %bb11, !dbg !6292

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6293
  %13 = load i8, ptr %_10, align 1, !dbg !6294, !range !1562, !noundef !19
  %14 = trunc i8 %13 to i1, !dbg !6294
  %15 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6294
  %16 = zext i1 %14 to i8, !dbg !6294
  store i8 %16, ptr %15, align 1, !dbg !6294
  store i8 1, ptr %0, align 8, !dbg !6294
  br label %bb17, !dbg !6295

bb17:                                             ; preds = %bb11, %bb10, %bb4
  ret void, !dbg !6297

bb11:                                             ; preds = %bb5
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6298
  %17 = load i64, ptr %4, align 8, !dbg !6298
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_23 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h9c0f0b43afba0313E"(i64 %17) #8, !dbg !6298
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_22 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17heaae314eb32f3db4E"(ptr align 4096 %_12, i16 %_23, ptr align 8 @alloc_3cfb63368972b7688adac51ffad6ea71) #8, !dbg !6299
; call <x86_64::structures::paging::page_table::PageTableFlags as core::ops::bit::BitOr>::bitor
  %_24 = call i64 @"_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h621a9a76a717adb3E"(i64 %flags, i64 128) #8, !dbg !6300
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hc81808496a183eb3E(ptr align 8 %_22, i64 %_24) #8, !dbg !6299
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6301
  %18 = load i64, ptr %3, align 8, !dbg !6301
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %19 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h1c71fdfe1838ab6bE"(i64 %18) #8, !dbg !6301
  store i64 %19, ptr %2, align 8, !dbg !6301
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_25, ptr align 8 %2, i64 8, i1 false), !dbg !6301
  %20 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Ok", ptr %0, i32 0, i32 1, !dbg !6302
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %20, ptr align 8 %_25, i64 8, i1 false), !dbg !6302
  store i8 0, ptr %0, align 8, !dbg !6302
  br label %bb17, !dbg !6297

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !6303
  %21 = load i8, ptr %_19, align 1, !dbg !6304, !range !1562, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !6304
  %23 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6304
  %24 = zext i1 %22 to i8, !dbg !6304
  store i8 %24, ptr %23, align 1, !dbg !6304
  store i8 1, ptr %0, align 8, !dbg !6304
  br label %bb17, !dbg !6295
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::set_flags_p4_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p4_entry17h6719f580bc7be949E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6305 {
start:
  %p4_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca i8, align 1
  %2 = alloca i8, align 1
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6327, metadata !DIExpression()), !dbg !6334
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6328, metadata !DIExpression()), !dbg !6335
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6329, metadata !DIExpression()), !dbg !6336
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6337
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6330, metadata !DIExpression()), !dbg !6338
  %_13 = load ptr, ptr %self, align 8, !dbg !6339, !nonnull !19, !align !3787, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6340
  %4 = load i64, ptr %1, align 8, !dbg !6340
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h5f831c7ce06ceb99E"(i64 %4) #8, !dbg !6340
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_6 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17heaae314eb32f3db4E"(ptr align 4096 %_13, i16 %_7, ptr align 8 @alloc_0c6e74810f23b59e34001235df6da1d7) #8, !dbg !6339
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !6341
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6332, metadata !DIExpression()), !dbg !6342
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_8 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %_6) #8, !dbg !6343
  br i1 %_8, label %bb4, label %bb5, !dbg !6343

bb5:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hc81808496a183eb3E(ptr align 8 %_6, i64 %flags) #8, !dbg !6344
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hb9dda0cc9ed43171E() #8, !dbg !6345
  store i8 2, ptr %2, align 1, !dbg !6346
  br label %bb8, !dbg !6347

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6348
  %5 = load i8, ptr %_10, align 1, !dbg !6349, !range !1562, !noundef !19
  %6 = trunc i8 %5 to i1, !dbg !6349
  %7 = zext i1 %6 to i8, !dbg !6349
  store i8 %7, ptr %2, align 1, !dbg !6349
  br label %bb8, !dbg !6347

bb8:                                              ; preds = %bb5, %bb4
  %8 = load i8, ptr %2, align 1, !dbg !6347, !range !5836, !noundef !19
  ret i8 %8, !dbg !6347
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::set_flags_p3_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p3_entry17h059b2d113fed12a8E"(ptr align 8 %self, i64 %0, i64 %_flags) unnamed_addr #1 !dbg !6350 {
start:
  %_flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca i8, align 1
  %1 = alloca i8, align 1
  %2 = alloca i64, align 8
  %_page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_page, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6352, metadata !DIExpression()), !dbg !6355
  call void @llvm.dbg.declare(metadata ptr %_page, metadata !6353, metadata !DIExpression()), !dbg !6356
  store i64 %_flags, ptr %_flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_flags.dbg.spill, metadata !6354, metadata !DIExpression()), !dbg !6357
  store i8 1, ptr %_4, align 1, !dbg !6358
  %3 = load i8, ptr %_4, align 1, !dbg !6359, !range !1562, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !6359
  %5 = zext i1 %4 to i8, !dbg !6359
  store i8 %5, ptr %1, align 1, !dbg !6359
  %6 = load i8, ptr %1, align 1, !dbg !6360, !range !5836, !noundef !19
  ret i8 %6, !dbg !6360
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::set_flags_p2_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p2_entry17h2cdf67d6b169405eE"(ptr align 8 %self, i64 %0, i64 %_flags) unnamed_addr #1 !dbg !6361 {
start:
  %_flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca i8, align 1
  %1 = alloca i8, align 1
  %2 = alloca i64, align 8
  %_page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_page, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6363, metadata !DIExpression()), !dbg !6366
  call void @llvm.dbg.declare(metadata ptr %_page, metadata !6364, metadata !DIExpression()), !dbg !6367
  store i64 %_flags, ptr %_flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_flags.dbg.spill, metadata !6365, metadata !DIExpression()), !dbg !6368
  store i8 1, ptr %_4, align 1, !dbg !6369
  %3 = load i8, ptr %_4, align 1, !dbg !6370, !range !1562, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !6370
  %5 = zext i1 %4 to i8, !dbg !6370
  store i8 %5, ptr %1, align 1, !dbg !6370
  %6 = load i8, ptr %1, align 1, !dbg !6371, !range !5836, !noundef !19
  ret i8 %6, !dbg !6371
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::translate_page
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page17he2c651bf59e25ca6E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6372 {
start:
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_20 = alloca ptr, align 8
  %_18 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>", align 8
  %_17 = alloca { i64, i64 }, align 8
  %p3_entry = alloca ptr, align 8
  %_9 = alloca { i64, i64 }, align 8
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %1, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6377, metadata !DIExpression()), !dbg !6386
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6378, metadata !DIExpression()), !dbg !6387
  call void @llvm.dbg.declare(metadata ptr %p3_entry, metadata !6384, metadata !DIExpression()), !dbg !6388
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6389
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6379, metadata !DIExpression()), !dbg !6390
  %_22 = load ptr, ptr %self, align 8, !dbg !6391, !nonnull !19, !align !3787, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6392
  %6 = load i64, ptr %4, align 8, !dbg !6392
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h5f831c7ce06ceb99E"(i64 %6) #8, !dbg !6392
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_22, i16 %_8, ptr align 8 @alloc_f96c32de213dd37d4af7c80bf5305335) #8, !dbg !6391
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_4 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %_6) #8, !dbg !6391
  br i1 %_4, label %bb4, label %bb5, !dbg !6391

bb5:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6393
  %_12 = load i16, ptr %7, align 8, !dbg !6393, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6394
  %8 = load i64, ptr %3, align 8, !dbg !6394
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h15ca291a635430afE(i64 %8, i16 %_12) #8, !dbg !6394
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !6395
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6381, metadata !DIExpression()), !dbg !6396
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !6397
  %9 = load i64, ptr %2, align 8, !dbg !6397
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_15 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h9c0f0b43afba0313E"(i64 %9) #8, !dbg !6397
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_14 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_11, i16 %_15, ptr align 8 @alloc_a012a2d5568931ba7759dec8b79e6300) #8, !dbg !6398
  store ptr %_14, ptr %p3_entry, align 8, !dbg !6399
  %10 = load ptr, ptr %p3_entry, align 8, !dbg !6400, !nonnull !19, !align !1073, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_16 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %10) #8, !dbg !6400
  br i1 %_16, label %bb10, label %bb11, !dbg !6400

bb4:                                              ; preds = %start
  store i64 0, ptr %_9, align 8, !dbg !6401
  %11 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 0, !dbg !6402
  %12 = load i64, ptr %11, align 8, !dbg !6402, !range !929, !noundef !19
  %13 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 1, !dbg !6402
  %14 = load i64, ptr %13, align 8, !dbg !6402
  %15 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6402
  store i64 %12, ptr %15, align 8, !dbg !6402
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6402
  store i64 %14, ptr %16, align 8, !dbg !6402
  br label %bb14, !dbg !6403

bb14:                                             ; preds = %bb11, %bb10, %bb4
  ret void, !dbg !6405

bb11:                                             ; preds = %bb5
  %17 = load ptr, ptr %p3_entry, align 8, !dbg !6406, !nonnull !19, !align !1073, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_19 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hf5b7a30e35c9c943E(ptr align 8 %17) #8, !dbg !6406
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hc5d2957f42903c33E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>") %_18, i64 %_19) #8, !dbg !6407
  store ptr %p3_entry, ptr %_20, align 8, !dbg !6408
  %18 = load ptr, ptr %_20, align 8, !dbg !6407, !nonnull !19, !align !1073, !noundef !19
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hc7a1edf191c79228E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>") %0, ptr %_18, ptr align 8 %18) #8, !dbg !6407
  br label %bb14, !dbg !6407

bb10:                                             ; preds = %bb5
  store i64 0, ptr %_17, align 8, !dbg !6409
  %19 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 0, !dbg !6410
  %20 = load i64, ptr %19, align 8, !dbg !6410, !range !929, !noundef !19
  %21 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !6410
  %22 = load i64, ptr %21, align 8, !dbg !6410
  %23 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6410
  store i64 %20, ptr %23, align 8, !dbg !6410
  %24 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6410
  store i64 %22, ptr %24, align 8, !dbg !6410
  br label %bb14, !dbg !6403
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::translate_page::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h3887cf82234eb977E"(ptr align 8 %0) unnamed_addr #0 !dbg !6411 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6415, metadata !DIExpression(DW_OP_deref)), !dbg !6417
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6416, metadata !DIExpression()), !dbg !6418
  %_4 = load ptr, ptr %_1, align 8, !dbg !6419, !nonnull !19, !align !1073, !noundef !19
  %_5 = load ptr, ptr %_4, align 8, !dbg !6419, !nonnull !19, !align !1073, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hf5b7a30e35c9c943E(ptr align 8 %_5) #8, !dbg !6419
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6420
  store i64 %_3, ptr %2, align 8, !dbg !6420
  store i64 2, ptr %1, align 8, !dbg !6420
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6421
  %4 = load i64, ptr %3, align 8, !dbg !6421, !range !929, !noundef !19
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6421
  %6 = load i64, ptr %5, align 8, !dbg !6421
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !6421
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6421
  ret { i64, i64 } %8, !dbg !6421
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap17h28bb182c5f34757eE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6422 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %residual.dbg.spill7 = alloca { i64, i64 }, align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %residual.dbg.spill4 = alloca { i64, i64 }, align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %7 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %residual.dbg.spill = alloca { i64, i64 }, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %8 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_55 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>", align 8
  %_54 = alloca { %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" }, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_48 = alloca ptr, align 8
  %_45 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>", align 8
  %_44 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>", align 8
  %_43 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>", align 8
  %_42 = alloca { i64, i64 }, align 8
  %_38 = alloca { i64, i64 }, align 8
  %flags = alloca i64, align 8
  %p2_entry = alloca ptr, align 8
  %val1 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_23 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_22 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_21 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val = alloca %"structures::paging::frame::PhysFrame", align 8
  %_10 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_9 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_8 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %9 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %1, ptr %9, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %9, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6426, metadata !DIExpression()), !dbg !6456
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6427, metadata !DIExpression()), !dbg !6457
  call void @llvm.dbg.declare(metadata ptr %val, metadata !6434, metadata !DIExpression()), !dbg !6458
  call void @llvm.dbg.declare(metadata ptr %val1, metadata !6442, metadata !DIExpression()), !dbg !6459
  call void @llvm.dbg.declare(metadata ptr %p2_entry, metadata !6446, metadata !DIExpression()), !dbg !6460
  call void @llvm.dbg.declare(metadata ptr %flags, metadata !6448, metadata !DIExpression()), !dbg !6461
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6450, metadata !DIExpression()), !dbg !6462
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6454, metadata !DIExpression()), !dbg !6463
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6464
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6428, metadata !DIExpression()), !dbg !6465
  %_56 = load ptr, ptr %self, align 8, !dbg !6466, !nonnull !19, !align !3787, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !6467
  %10 = load i64, ptr %8, align 8, !dbg !6467
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h50efa2d089993c6eE"(i64 %10) #8, !dbg !6467
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_5 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_56, i16 %_7, ptr align 8 @alloc_e49d7f54d596c71961c7d084000f6b96) #8, !dbg !6466
  store ptr %_5, ptr %p4_entry.dbg.spill, align 8, !dbg !6468
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6430, metadata !DIExpression()), !dbg !6469
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h5d7ffa12923a91cfE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_10, ptr align 8 %_5) #8, !dbg !6470
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h109e515128ad2499E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_9, ptr %_10) #8, !dbg !6470
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf56cd8bbee75483eE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_8, ptr %_9) #8, !dbg !6470
  %11 = load i64, ptr %_8, align 8, !dbg !6470, !range !3871, !noundef !19
  %12 = icmp eq i64 %11, 3, !dbg !6470
  %_11 = select i1 %12, i64 0, i64 1, !dbg !6470
  %13 = icmp eq i64 %_11, 0, !dbg !6470
  br i1 %13, label %bb6, label %bb8, !dbg !6470

bb6:                                              ; preds = %start
  %14 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_8, i32 0, i32 1, !dbg !6470
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val, ptr align 8 %14, i64 8, i1 false), !dbg !6470
  %15 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6471
  %_16 = load i16, ptr %15, align 8, !dbg !6471, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6472
  %16 = load i64, ptr %7, align 8, !dbg !6472
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_15 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17had077ac26c7328f3E(i64 %16, i16 %_16) #8, !dbg !6472
  store ptr %_15, ptr %p3.dbg.spill, align 8, !dbg !6473
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6436, metadata !DIExpression()), !dbg !6474
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6475
  %17 = load i64, ptr %6, align 8, !dbg !6475
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_20 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h9ecb4c00c8ee3461E"(i64 %17) #8, !dbg !6475
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_18 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_15, i16 %_20, ptr align 8 @alloc_cceb61b1de929d354e2be5200b3c24e5) #8, !dbg !6476
  store ptr %_18, ptr %p3_entry.dbg.spill, align 8, !dbg !6477
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6438, metadata !DIExpression()), !dbg !6478
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h5d7ffa12923a91cfE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_23, ptr align 8 %_18) #8, !dbg !6479
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hb73a361dc4087276E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_22, ptr %_23) #8, !dbg !6479
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf56cd8bbee75483eE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_21, ptr %_22) #8, !dbg !6479
  %18 = load i64, ptr %_21, align 8, !dbg !6479, !range !3871, !noundef !19
  %19 = icmp eq i64 %18, 3, !dbg !6479
  %_24 = select i1 %19, i64 0, i64 1, !dbg !6479
  %20 = icmp eq i64 %_24, 0, !dbg !6479
  br i1 %20, label %bb15, label %bb16, !dbg !6479

bb8:                                              ; preds = %start
  %21 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !6480
  %residual.0 = load i64, ptr %21, align 8, !dbg !6480, !range !929, !noundef !19
  %22 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !6480
  %residual.1 = load i64, ptr %22, align 8, !dbg !6480
  %23 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 0, !dbg !6480
  store i64 %residual.0, ptr %23, align 8, !dbg !6480
  %24 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 1, !dbg !6480
  store i64 %residual.1, ptr %24, align 8, !dbg !6480
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !6432, metadata !DIExpression()), !dbg !6481
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h3b12601177521ae8E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.0, i64 %residual.1, ptr align 8 @alloc_4661768543da789cc4a50e3b8e5eab6f) #8, !dbg !6482
  br label %bb35, !dbg !6482

bb35:                                             ; preds = %bb31, %bb32, %bb25, %bb22, %bb16, %bb8
  ret void, !dbg !6483

bb15:                                             ; preds = %bb6
  %25 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_21, i32 0, i32 1, !dbg !6479
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val1, ptr align 8 %25, i64 8, i1 false), !dbg !6479
  %26 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6484
  %_29 = load i16, ptr %26, align 8, !dbg !6484, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6485
  %27 = load i64, ptr %5, align 8, !dbg !6485
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_28 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h54fcde006a0de1caE(i64 %27, i16 %_29) #8, !dbg !6485
  store ptr %_28, ptr %p2.dbg.spill, align 8, !dbg !6486
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6444, metadata !DIExpression()), !dbg !6487
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6488
  %28 = load i64, ptr %4, align 8, !dbg !6488
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_32 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h126647c6c6ccbbcfE"(i64 %28) #8, !dbg !6488
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_31 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17heaae314eb32f3db4E"(ptr align 4096 %_28, i16 %_32, ptr align 8 @alloc_25524b0dfb2b035253b2ca52ffb32881) #8, !dbg !6489
  store ptr %_31, ptr %p2_entry, align 8, !dbg !6490
  %_34 = load ptr, ptr %p2_entry, align 8, !dbg !6491, !nonnull !19, !align !1073, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %29 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h7a607bba8cfc69bdE(ptr align 8 %_34) #8, !dbg !6491
  store i64 %29, ptr %flags, align 8, !dbg !6491
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_36 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h9705d5788c1c2c00E(ptr align 8 %flags, i64 1) #8, !dbg !6492
  %_35 = xor i1 %_36, true, !dbg !6493
  br i1 %_35, label %bb22, label %bb23, !dbg !6493

bb16:                                             ; preds = %bb6
  %30 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 0, !dbg !6494
  %residual.02 = load i64, ptr %30, align 8, !dbg !6494, !range !929, !noundef !19
  %31 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 1, !dbg !6494
  %residual.13 = load i64, ptr %31, align 8, !dbg !6494
  %32 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill4, i32 0, i32 0, !dbg !6494
  store i64 %residual.02, ptr %32, align 8, !dbg !6494
  %33 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill4, i32 0, i32 1, !dbg !6494
  store i64 %residual.13, ptr %33, align 8, !dbg !6494
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill4, metadata !6440, metadata !DIExpression()), !dbg !6495
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h3b12601177521ae8E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.02, i64 %residual.13, ptr align 8 @alloc_dc791151ff68a4fc763c6c07843994e6) #8, !dbg !6496
  br label %bb35, !dbg !6496

bb23:                                             ; preds = %bb15
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_40 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h9705d5788c1c2c00E(ptr align 8 %flags, i64 128) #8, !dbg !6497
  %_39 = xor i1 %_40, true, !dbg !6498
  br i1 %_39, label %bb25, label %bb26, !dbg !6498

bb22:                                             ; preds = %bb15
  store i64 1, ptr %_38, align 8, !dbg !6499
  %34 = getelementptr inbounds { i64, i64 }, ptr %_38, i32 0, i32 0, !dbg !6500
  %35 = load i64, ptr %34, align 8, !dbg !6500, !range !929, !noundef !19
  %36 = getelementptr inbounds { i64, i64 }, ptr %_38, i32 0, i32 1, !dbg !6500
  %37 = load i64, ptr %36, align 8, !dbg !6500
  %38 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6500
  %39 = getelementptr inbounds { i64, i64 }, ptr %38, i32 0, i32 0, !dbg !6500
  store i64 %35, ptr %39, align 8, !dbg !6500
  %40 = getelementptr inbounds { i64, i64 }, ptr %38, i32 0, i32 1, !dbg !6500
  store i64 %37, ptr %40, align 8, !dbg !6500
  store i64 1, ptr %0, align 8, !dbg !6500
  br label %bb35, !dbg !6501

bb26:                                             ; preds = %bb23
  %_47 = load ptr, ptr %p2_entry, align 8, !dbg !6503, !nonnull !19, !align !1073, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_46 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hf5b7a30e35c9c943E(ptr align 8 %_47) #8, !dbg !6503
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h8816313954abc676E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>") %_45, i64 %_46) #8, !dbg !6504
  store ptr %p2_entry, ptr %_48, align 8, !dbg !6505
  %41 = load ptr, ptr %_48, align 8, !dbg !6504, !nonnull !19, !align !1073, !noundef !19
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h5200ee21d858a337E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>") %_44, ptr %_45, ptr align 8 %41) #8, !dbg !6504
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h4aea4de2c9ba4560E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>") %_43, ptr %_44) #8, !dbg !6504
  %42 = load i64, ptr %_43, align 8, !dbg !6504, !range !3871, !noundef !19
  %43 = icmp eq i64 %42, 3, !dbg !6504
  %_50 = select i1 %43, i64 0, i64 1, !dbg !6504
  %44 = icmp eq i64 %_50, 0, !dbg !6504
  br i1 %44, label %bb31, label %bb32, !dbg !6504

bb25:                                             ; preds = %bb23
  store i64 0, ptr %_42, align 8, !dbg !6506
  %45 = getelementptr inbounds { i64, i64 }, ptr %_42, i32 0, i32 0, !dbg !6507
  %46 = load i64, ptr %45, align 8, !dbg !6507, !range !929, !noundef !19
  %47 = getelementptr inbounds { i64, i64 }, ptr %_42, i32 0, i32 1, !dbg !6507
  %48 = load i64, ptr %47, align 8, !dbg !6507
  %49 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6507
  %50 = getelementptr inbounds { i64, i64 }, ptr %49, i32 0, i32 0, !dbg !6507
  store i64 %46, ptr %50, align 8, !dbg !6507
  %51 = getelementptr inbounds { i64, i64 }, ptr %49, i32 0, i32 1, !dbg !6507
  store i64 %48, ptr %51, align 8, !dbg !6507
  store i64 1, ptr %0, align 8, !dbg !6507
  br label %bb35, !dbg !6501

bb31:                                             ; preds = %bb26
  %52 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>::Continue", ptr %_43, i32 0, i32 1, !dbg !6504
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %52, i64 8, i1 false), !dbg !6504
  %53 = load ptr, ptr %p2_entry, align 8, !dbg !6508, !nonnull !19, !align !1073, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::set_unused
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17heaa55d76ec14a7c3E(ptr align 8 %53) #8, !dbg !6508
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6509
  %54 = load i64, ptr %3, align 8, !dbg !6509
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %55 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h6b13c10d88f77732E"(i64 %54) #8, !dbg !6509
  store i64 %55, ptr %2, align 8, !dbg !6509
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_55, ptr align 8 %2, i64 8, i1 false), !dbg !6509
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_54, ptr align 8 %frame, i64 8, i1 false), !dbg !6510
  %56 = getelementptr inbounds { %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" }, ptr %_54, i32 0, i32 1, !dbg !6510
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %56, ptr align 8 %_55, i64 8, i1 false), !dbg !6510
  %57 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !6511
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %57, ptr align 8 %_54, i64 16, i1 false), !dbg !6511
  store i64 0, ptr %0, align 8, !dbg !6511
  br label %bb35, !dbg !6483

bb32:                                             ; preds = %bb26
  %58 = getelementptr inbounds { i64, i64 }, ptr %_43, i32 0, i32 0, !dbg !6512
  %residual.05 = load i64, ptr %58, align 8, !dbg !6512, !range !929, !noundef !19
  %59 = getelementptr inbounds { i64, i64 }, ptr %_43, i32 0, i32 1, !dbg !6512
  %residual.16 = load i64, ptr %59, align 8, !dbg !6512
  %60 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill7, i32 0, i32 0, !dbg !6512
  store i64 %residual.05, ptr %60, align 8, !dbg !6512
  %61 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill7, i32 0, i32 1, !dbg !6512
  store i64 %residual.16, ptr %61, align 8, !dbg !6512
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !6452, metadata !DIExpression()), !dbg !6513
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h3b12601177521ae8E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.05, i64 %residual.16, ptr align 8 @alloc_cd732a78ef33ed91abc10c53bd468d57) #8, !dbg !6514
  br label %bb35, !dbg !6514

bb7:                                              ; No predecessors!
  unreachable, !dbg !6470
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h724134d6da943fb8E"(i1 zeroext %0) unnamed_addr #0 !dbg !6515 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:433:34: 433:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6520, metadata !DIExpression()), !dbg !6521
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6519, metadata !DIExpression()), !dbg !6522
  %3 = load i8, ptr %err, align 1, !dbg !6523, !range !1562, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !6523
  %_3 = zext i1 %4 to i64, !dbg !6523
  %5 = icmp eq i64 %_3, 0, !dbg !6524
  br i1 %5, label %bb3, label %bb1, !dbg !6524

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6525
  br label %bb4, !dbg !6525

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6526
  br label %bb4, !dbg !6526

bb2:                                              ; No predecessors!
  unreachable, !dbg !6523

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6527
  %7 = load i64, ptr %6, align 8, !dbg !6527, !range !929, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6527
  %9 = load i64, ptr %8, align 8, !dbg !6527
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6527
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6527
  ret { i64, i64 } %11, !dbg !6527
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h978a4840fe1cfc11E"(i1 zeroext %0) unnamed_addr #0 !dbg !6528 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:440:34: 440:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6533, metadata !DIExpression()), !dbg !6534
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6532, metadata !DIExpression()), !dbg !6535
  %3 = load i8, ptr %err, align 1, !dbg !6536, !range !1562, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !6536
  %_3 = zext i1 %4 to i64, !dbg !6536
  %5 = icmp eq i64 %_3, 0, !dbg !6537
  br i1 %5, label %bb3, label %bb1, !dbg !6537

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6538
  br label %bb4, !dbg !6538

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6539
  br label %bb4, !dbg !6539

bb2:                                              ; No predecessors!
  unreachable, !dbg !6536

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6540
  %7 = load i64, ptr %6, align 8, !dbg !6540, !range !929, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6540
  %9 = load i64, ptr %8, align 8, !dbg !6540
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6540
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6540
  ret { i64, i64 } %11, !dbg !6540
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hb670919267de9d3cE"(ptr align 8 %0) unnamed_addr #0 !dbg !6541 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6545, metadata !DIExpression(DW_OP_deref)), !dbg !6547
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6546, metadata !DIExpression()), !dbg !6548
  %_5 = load ptr, ptr %_1, align 8, !dbg !6549, !nonnull !19, !align !1073, !noundef !19
  %_6 = load ptr, ptr %_5, align 8, !dbg !6549, !nonnull !19, !align !1073, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hf5b7a30e35c9c943E(ptr align 8 %_6) #8, !dbg !6549
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6550
  store i64 %_3, ptr %2, align 8, !dbg !6550
  store i64 2, ptr %1, align 8, !dbg !6550
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6551
  %4 = load i64, ptr %3, align 8, !dbg !6551, !range !929, !noundef !19
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6551
  %6 = load i64, ptr %5, align 8, !dbg !6551
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !6551
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6551
  ret { i64, i64 } %8, !dbg !6551
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::update_flags
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$12update_flags17h425e8ea7ab72fc91E"(ptr sret(%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>") %0, ptr align 8 %self, i64 %1, i64 %flags) unnamed_addr #1 !dbg !6552 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %7 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %8 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %9 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_34 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>", align 8
  %_28 = alloca i8, align 1
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %10 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %1, ptr %10, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %10, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6571, metadata !DIExpression()), !dbg !6580
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6572, metadata !DIExpression()), !dbg !6581
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6573, metadata !DIExpression()), !dbg !6582
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6583
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6574, metadata !DIExpression()), !dbg !6584
  %_35 = load ptr, ptr %self, align 8, !dbg !6585, !nonnull !19, !align !3787, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %9, ptr align 8 %page, i64 8, i1 false), !dbg !6586
  %11 = load i64, ptr %9, align 8, !dbg !6586
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h50efa2d089993c6eE"(i64 %11) #8, !dbg !6586
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_35, i16 %_9, ptr align 8 @alloc_8e19c7ddee1c871107f69dec7426ca28) #8, !dbg !6585
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %_7) #8, !dbg !6585
  br i1 %_5, label %bb4, label %bb5, !dbg !6585

bb5:                                              ; preds = %start
  %12 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6587
  %_13 = load i16, ptr %12, align 8, !dbg !6587, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !6588
  %13 = load i64, ptr %8, align 8, !dbg !6588
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17had077ac26c7328f3E(i64 %13, i16 %_13) #8, !dbg !6588
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6589
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6576, metadata !DIExpression()), !dbg !6590
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6591
  %14 = load i64, ptr %7, align 8, !dbg !6591
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h9ecb4c00c8ee3461E"(i64 %14) #8, !dbg !6591
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_16 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_12, i16 %_18, ptr align 8 @alloc_b657a4c4ff5efe93cec2fba755fee7c1) #8, !dbg !6592
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_14 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %_16) #8, !dbg !6592
  br i1 %_14, label %bb10, label %bb11, !dbg !6592

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6593
  %15 = load i8, ptr %_10, align 1, !dbg !6594, !range !1562, !noundef !19
  %16 = trunc i8 %15 to i1, !dbg !6594
  %17 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6594
  %18 = zext i1 %16 to i8, !dbg !6594
  store i8 %18, ptr %17, align 1, !dbg !6594
  store i8 1, ptr %0, align 8, !dbg !6594
  br label %bb23, !dbg !6595

bb23:                                             ; preds = %bb17, %bb16, %bb10, %bb4
  ret void, !dbg !6597

bb11:                                             ; preds = %bb5
  %19 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6598
  %_22 = load i16, ptr %19, align 8, !dbg !6598, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6599
  %20 = load i64, ptr %6, align 8, !dbg !6599
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_21 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h54fcde006a0de1caE(i64 %20, i16 %_22) #8, !dbg !6599
  store ptr %_21, ptr %p2.dbg.spill, align 8, !dbg !6600
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6578, metadata !DIExpression()), !dbg !6601
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6602
  %21 = load i64, ptr %5, align 8, !dbg !6602
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_27 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h126647c6c6ccbbcfE"(i64 %21) #8, !dbg !6602
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_25 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_21, i16 %_27, ptr align 8 @alloc_4340c41f255aac2350e63ddfd307faf3) #8, !dbg !6603
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_23 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %_25) #8, !dbg !6603
  br i1 %_23, label %bb16, label %bb17, !dbg !6603

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !6604
  %22 = load i8, ptr %_19, align 1, !dbg !6605, !range !1562, !noundef !19
  %23 = trunc i8 %22 to i1, !dbg !6605
  %24 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6605
  %25 = zext i1 %23 to i8, !dbg !6605
  store i8 %25, ptr %24, align 1, !dbg !6605
  store i8 1, ptr %0, align 8, !dbg !6605
  br label %bb23, !dbg !6606

bb17:                                             ; preds = %bb11
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6608
  %26 = load i64, ptr %4, align 8, !dbg !6608
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_32 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h126647c6c6ccbbcfE"(i64 %26) #8, !dbg !6608
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_31 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17heaae314eb32f3db4E"(ptr align 4096 %_21, i16 %_32, ptr align 8 @alloc_9a4d86002eabb22cf4f7e6b375735891) #8, !dbg !6609
; call <x86_64::structures::paging::page_table::PageTableFlags as core::ops::bit::BitOr>::bitor
  %_33 = call i64 @"_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h621a9a76a717adb3E"(i64 %flags, i64 128) #8, !dbg !6610
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hc81808496a183eb3E(ptr align 8 %_31, i64 %_33) #8, !dbg !6609
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6611
  %27 = load i64, ptr %3, align 8, !dbg !6611
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %28 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h6b13c10d88f77732E"(i64 %27) #8, !dbg !6611
  store i64 %28, ptr %2, align 8, !dbg !6611
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_34, ptr align 8 %2, i64 8, i1 false), !dbg !6611
  %29 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Ok", ptr %0, i32 0, i32 1, !dbg !6612
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %29, ptr align 8 %_34, i64 8, i1 false), !dbg !6612
  store i8 0, ptr %0, align 8, !dbg !6612
  br label %bb23, !dbg !6597

bb16:                                             ; preds = %bb11
  store i8 0, ptr %_28, align 1, !dbg !6613
  %30 = load i8, ptr %_28, align 1, !dbg !6614, !range !1562, !noundef !19
  %31 = trunc i8 %30 to i1, !dbg !6614
  %32 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6614
  %33 = zext i1 %31 to i8, !dbg !6614
  store i8 %33, ptr %32, align 1, !dbg !6614
  store i8 1, ptr %0, align 8, !dbg !6614
  br label %bb23, !dbg !6606
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::set_flags_p4_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p4_entry17h5251ea956fa4deacE"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6615 {
start:
  %p4_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca i8, align 1
  %2 = alloca i8, align 1
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6619, metadata !DIExpression()), !dbg !6626
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6620, metadata !DIExpression()), !dbg !6627
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6621, metadata !DIExpression()), !dbg !6628
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6629
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6622, metadata !DIExpression()), !dbg !6630
  %_13 = load ptr, ptr %self, align 8, !dbg !6631, !nonnull !19, !align !3787, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6632
  %4 = load i64, ptr %1, align 8, !dbg !6632
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h50efa2d089993c6eE"(i64 %4) #8, !dbg !6632
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_6 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17heaae314eb32f3db4E"(ptr align 4096 %_13, i16 %_7, ptr align 8 @alloc_94216e6a87fa8579761092081f231f87) #8, !dbg !6631
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !6633
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6624, metadata !DIExpression()), !dbg !6634
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_8 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %_6) #8, !dbg !6635
  br i1 %_8, label %bb4, label %bb5, !dbg !6635

bb5:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hc81808496a183eb3E(ptr align 8 %_6, i64 %flags) #8, !dbg !6636
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hb9dda0cc9ed43171E() #8, !dbg !6637
  store i8 2, ptr %2, align 1, !dbg !6638
  br label %bb8, !dbg !6639

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6640
  %5 = load i8, ptr %_10, align 1, !dbg !6641, !range !1562, !noundef !19
  %6 = trunc i8 %5 to i1, !dbg !6641
  %7 = zext i1 %6 to i8, !dbg !6641
  store i8 %7, ptr %2, align 1, !dbg !6641
  br label %bb8, !dbg !6639

bb8:                                              ; preds = %bb5, %bb4
  %8 = load i8, ptr %2, align 1, !dbg !6639, !range !5836, !noundef !19
  ret i8 %8, !dbg !6639
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::set_flags_p3_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p3_entry17h9b32cab53cb49221E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6642 {
start:
  %p3_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %4 = alloca i8, align 1
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6644, metadata !DIExpression()), !dbg !6653
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6645, metadata !DIExpression()), !dbg !6654
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6646, metadata !DIExpression()), !dbg !6655
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6656
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6647, metadata !DIExpression()), !dbg !6657
  %_22 = load ptr, ptr %self, align 8, !dbg !6658, !nonnull !19, !align !3787, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6659
  %6 = load i64, ptr %3, align 8, !dbg !6659
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h50efa2d089993c6eE"(i64 %6) #8, !dbg !6659
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_22, i16 %_9, ptr align 8 @alloc_b2bf25620c79aaf77c930b672db4afde) #8, !dbg !6658
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %_7) #8, !dbg !6658
  br i1 %_5, label %bb4, label %bb5, !dbg !6658

bb5:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6660
  %_13 = load i16, ptr %7, align 8, !dbg !6660, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !6661
  %8 = load i64, ptr %2, align 8, !dbg !6661
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17had077ac26c7328f3E(i64 %8, i16 %_13) #8, !dbg !6661
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6662
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6649, metadata !DIExpression()), !dbg !6663
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6664
  %9 = load i64, ptr %1, align 8, !dbg !6664
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_16 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h9ecb4c00c8ee3461E"(i64 %9) #8, !dbg !6664
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_15 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17heaae314eb32f3db4E"(ptr align 4096 %_12, i16 %_16, ptr align 8 @alloc_afe0fc63a63662a583b80b14f6ebf31a) #8, !dbg !6665
  store ptr %_15, ptr %p3_entry.dbg.spill, align 8, !dbg !6666
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6651, metadata !DIExpression()), !dbg !6667
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_17 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %_15) #8, !dbg !6668
  br i1 %_17, label %bb10, label %bb11, !dbg !6668

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6669
  %10 = load i8, ptr %_10, align 1, !dbg !6670, !range !1562, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !6670
  %12 = zext i1 %11 to i8, !dbg !6670
  store i8 %12, ptr %4, align 1, !dbg !6670
  br label %bb14, !dbg !6671

bb14:                                             ; preds = %bb11, %bb10, %bb4
  %13 = load i8, ptr %4, align 1, !dbg !6673, !range !5836, !noundef !19
  ret i8 %13, !dbg !6673

bb11:                                             ; preds = %bb5
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hc81808496a183eb3E(ptr align 8 %_15, i64 %flags) #8, !dbg !6674
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hb9dda0cc9ed43171E() #8, !dbg !6675
  store i8 2, ptr %4, align 1, !dbg !6676
  br label %bb14, !dbg !6673

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !6677
  %14 = load i8, ptr %_19, align 1, !dbg !6678, !range !1562, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !6678
  %16 = zext i1 %15 to i8, !dbg !6678
  store i8 %16, ptr %4, align 1, !dbg !6678
  br label %bb14, !dbg !6671
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::set_flags_p2_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p2_entry17haaedc59600516a6dE"(ptr align 8 %self, i64 %0, i64 %_flags) unnamed_addr #1 !dbg !6679 {
start:
  %_flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca i8, align 1
  %1 = alloca i8, align 1
  %2 = alloca i64, align 8
  %_page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_page, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6681, metadata !DIExpression()), !dbg !6684
  call void @llvm.dbg.declare(metadata ptr %_page, metadata !6682, metadata !DIExpression()), !dbg !6685
  store i64 %_flags, ptr %_flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_flags.dbg.spill, metadata !6683, metadata !DIExpression()), !dbg !6686
  store i8 1, ptr %_4, align 1, !dbg !6687
  %3 = load i8, ptr %_4, align 1, !dbg !6688, !range !1562, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !6688
  %5 = zext i1 %4 to i8, !dbg !6688
  store i8 %5, ptr %1, align 1, !dbg !6688
  %6 = load i8, ptr %1, align 1, !dbg !6689, !range !5836, !noundef !19
  ret i8 %6, !dbg !6689
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::translate_page
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page17hdd81787429586767E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6690 {
start:
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_28 = alloca ptr, align 8
  %_26 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>", align 8
  %_25 = alloca { i64, i64 }, align 8
  %p2_entry = alloca ptr, align 8
  %_17 = alloca { i64, i64 }, align 8
  %_9 = alloca { i64, i64 }, align 8
  %7 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %1, ptr %7, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %7, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6694, metadata !DIExpression()), !dbg !6706
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6695, metadata !DIExpression()), !dbg !6707
  call void @llvm.dbg.declare(metadata ptr %p2_entry, metadata !6704, metadata !DIExpression()), !dbg !6708
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6709
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6696, metadata !DIExpression()), !dbg !6710
  %_30 = load ptr, ptr %self, align 8, !dbg !6711, !nonnull !19, !align !3787, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6712
  %8 = load i64, ptr %6, align 8, !dbg !6712
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h50efa2d089993c6eE"(i64 %8) #8, !dbg !6712
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_30, i16 %_8, ptr align 8 @alloc_05063ac544da63e4a10ea91a23a48449) #8, !dbg !6711
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_4 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %_6) #8, !dbg !6711
  br i1 %_4, label %bb4, label %bb5, !dbg !6711

bb5:                                              ; preds = %start
  %9 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6713
  %_12 = load i16, ptr %9, align 8, !dbg !6713, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6714
  %10 = load i64, ptr %5, align 8, !dbg !6714
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17had077ac26c7328f3E(i64 %10, i16 %_12) #8, !dbg !6714
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !6715
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6698, metadata !DIExpression()), !dbg !6716
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6717
  %11 = load i64, ptr %4, align 8, !dbg !6717
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_15 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h9ecb4c00c8ee3461E"(i64 %11) #8, !dbg !6717
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_14 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_11, i16 %_15, ptr align 8 @alloc_1e78a03426b39f1d05f856c7cf10b4f6) #8, !dbg !6718
  store ptr %_14, ptr %p3_entry.dbg.spill, align 8, !dbg !6719
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6700, metadata !DIExpression()), !dbg !6720
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_16 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %_14) #8, !dbg !6721
  br i1 %_16, label %bb10, label %bb11, !dbg !6721

bb4:                                              ; preds = %start
  store i64 0, ptr %_9, align 8, !dbg !6722
  %12 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 0, !dbg !6723
  %13 = load i64, ptr %12, align 8, !dbg !6723, !range !929, !noundef !19
  %14 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 1, !dbg !6723
  %15 = load i64, ptr %14, align 8, !dbg !6723
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6723
  store i64 %13, ptr %16, align 8, !dbg !6723
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6723
  store i64 %15, ptr %17, align 8, !dbg !6723
  br label %bb20, !dbg !6724

bb20:                                             ; preds = %bb17, %bb16, %bb10, %bb4
  ret void, !dbg !6726

bb11:                                             ; preds = %bb5
  %18 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6727
  %_20 = load i16, ptr %18, align 8, !dbg !6727, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6728
  %19 = load i64, ptr %3, align 8, !dbg !6728
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_19 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h54fcde006a0de1caE(i64 %19, i16 %_20) #8, !dbg !6728
  store ptr %_19, ptr %p2.dbg.spill, align 8, !dbg !6729
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6702, metadata !DIExpression()), !dbg !6730
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !6731
  %20 = load i64, ptr %2, align 8, !dbg !6731
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_23 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h126647c6c6ccbbcfE"(i64 %20) #8, !dbg !6731
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_22 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_19, i16 %_23, ptr align 8 @alloc_7ddd4296b0cca063206382ee2adee55b) #8, !dbg !6732
  store ptr %_22, ptr %p2_entry, align 8, !dbg !6733
  %21 = load ptr, ptr %p2_entry, align 8, !dbg !6734, !nonnull !19, !align !1073, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_24 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %21) #8, !dbg !6734
  br i1 %_24, label %bb16, label %bb17, !dbg !6734

bb10:                                             ; preds = %bb5
  store i64 0, ptr %_17, align 8, !dbg !6735
  %22 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 0, !dbg !6736
  %23 = load i64, ptr %22, align 8, !dbg !6736, !range !929, !noundef !19
  %24 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !6736
  %25 = load i64, ptr %24, align 8, !dbg !6736
  %26 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6736
  store i64 %23, ptr %26, align 8, !dbg !6736
  %27 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6736
  store i64 %25, ptr %27, align 8, !dbg !6736
  br label %bb20, !dbg !6737

bb17:                                             ; preds = %bb11
  %28 = load ptr, ptr %p2_entry, align 8, !dbg !6739, !nonnull !19, !align !1073, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_27 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hf5b7a30e35c9c943E(ptr align 8 %28) #8, !dbg !6739
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h8816313954abc676E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>") %_26, i64 %_27) #8, !dbg !6740
  store ptr %p2_entry, ptr %_28, align 8, !dbg !6741
  %29 = load ptr, ptr %_28, align 8, !dbg !6740, !nonnull !19, !align !1073, !noundef !19
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h7f503295b63f26f0E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>") %0, ptr %_26, ptr align 8 %29) #8, !dbg !6740
  br label %bb20, !dbg !6740

bb16:                                             ; preds = %bb11
  store i64 0, ptr %_25, align 8, !dbg !6742
  %30 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 0, !dbg !6743
  %31 = load i64, ptr %30, align 8, !dbg !6743, !range !929, !noundef !19
  %32 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 1, !dbg !6743
  %33 = load i64, ptr %32, align 8, !dbg !6743
  %34 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6743
  store i64 %31, ptr %34, align 8, !dbg !6743
  %35 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6743
  store i64 %33, ptr %35, align 8, !dbg !6743
  br label %bb20, !dbg !6737
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::translate_page::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17hd6dfeb432f494796E"(ptr align 8 %0) unnamed_addr #0 !dbg !6744 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6748, metadata !DIExpression(DW_OP_deref)), !dbg !6750
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6749, metadata !DIExpression()), !dbg !6751
  %_4 = load ptr, ptr %_1, align 8, !dbg !6752, !nonnull !19, !align !1073, !noundef !19
  %_5 = load ptr, ptr %_4, align 8, !dbg !6752, !nonnull !19, !align !1073, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hf5b7a30e35c9c943E(ptr align 8 %_5) #8, !dbg !6752
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6753
  store i64 %_3, ptr %2, align 8, !dbg !6753
  store i64 2, ptr %1, align 8, !dbg !6753
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6754
  %4 = load i64, ptr %3, align 8, !dbg !6754, !range !929, !noundef !19
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6754
  %6 = load i64, ptr %5, align 8, !dbg !6754
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !6754
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6754
  ret { i64, i64 } %8, !dbg !6754
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap17h32cd21393263bd7aE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6755 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %residual.dbg.spill11 = alloca { i64, i64 }, align 8
  %p1_entry.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %p1.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %residual.dbg.spill8 = alloca { i64, i64 }, align 8
  %p2_entry.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %7 = alloca %"structures::paging::page::Page", align 8
  %residual.dbg.spill5 = alloca { i64, i64 }, align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %8 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %9 = alloca %"structures::paging::page::Page", align 8
  %residual.dbg.spill = alloca { i64, i64 }, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %10 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_55 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>", align 8
  %_54 = alloca { %"structures::paging::frame::PhysFrame", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" }, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame", align 8
  %_48 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_47 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_46 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val2 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_36 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_35 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_34 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val1 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_23 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_22 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_21 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val = alloca %"structures::paging::frame::PhysFrame", align 8
  %_10 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_9 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_8 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %11 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %1, ptr %11, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %11, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6759, metadata !DIExpression()), !dbg !6795
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6760, metadata !DIExpression()), !dbg !6796
  call void @llvm.dbg.declare(metadata ptr %val, metadata !6767, metadata !DIExpression()), !dbg !6797
  call void @llvm.dbg.declare(metadata ptr %val1, metadata !6775, metadata !DIExpression()), !dbg !6798
  call void @llvm.dbg.declare(metadata ptr %val2, metadata !6783, metadata !DIExpression()), !dbg !6799
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6789, metadata !DIExpression()), !dbg !6800
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6793, metadata !DIExpression()), !dbg !6801
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6802
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6761, metadata !DIExpression()), !dbg !6803
  %_56 = load ptr, ptr %self, align 8, !dbg !6804, !nonnull !19, !align !3787, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %10, ptr align 8 %page, i64 8, i1 false), !dbg !6805
  %12 = load i64, ptr %10, align 8, !dbg !6805
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h0be6d3ba22152b13E"(i64 %12) #8, !dbg !6805
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_5 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_56, i16 %_7, ptr align 8 @alloc_d9313b2ffffcd4fc73f17c8ae390507d) #8, !dbg !6804
  store ptr %_5, ptr %p4_entry.dbg.spill, align 8, !dbg !6806
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6763, metadata !DIExpression()), !dbg !6807
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h5d7ffa12923a91cfE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_10, ptr align 8 %_5) #8, !dbg !6808
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17he304188f4ef444e1E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_9, ptr %_10) #8, !dbg !6808
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf56cd8bbee75483eE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_8, ptr %_9) #8, !dbg !6808
  %13 = load i64, ptr %_8, align 8, !dbg !6808, !range !3871, !noundef !19
  %14 = icmp eq i64 %13, 3, !dbg !6808
  %_11 = select i1 %14, i64 0, i64 1, !dbg !6808
  %15 = icmp eq i64 %_11, 0, !dbg !6808
  br i1 %15, label %bb6, label %bb8, !dbg !6808

bb6:                                              ; preds = %start
  %16 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_8, i32 0, i32 1, !dbg !6808
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val, ptr align 8 %16, i64 8, i1 false), !dbg !6808
  %17 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6809
  %_16 = load i16, ptr %17, align 8, !dbg !6809, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %9, ptr align 8 %page, i64 8, i1 false), !dbg !6810
  %18 = load i64, ptr %9, align 8, !dbg !6810
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_15 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17he8d7b0b1dc699bd0E(i64 %18, i16 %_16) #8, !dbg !6810
  store ptr %_15, ptr %p3.dbg.spill, align 8, !dbg !6811
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6769, metadata !DIExpression()), !dbg !6812
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !6813
  %19 = load i64, ptr %8, align 8, !dbg !6813
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_20 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h62f6e5f6d625356cE"(i64 %19) #8, !dbg !6813
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_18 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_15, i16 %_20, ptr align 8 @alloc_e16e50f882c154e653680e69a6f45ac6) #8, !dbg !6814
  store ptr %_18, ptr %p3_entry.dbg.spill, align 8, !dbg !6815
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6771, metadata !DIExpression()), !dbg !6816
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h5d7ffa12923a91cfE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_23, ptr align 8 %_18) #8, !dbg !6817
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h14ba0d427ccbdf73E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_22, ptr %_23) #8, !dbg !6817
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf56cd8bbee75483eE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_21, ptr %_22) #8, !dbg !6817
  %20 = load i64, ptr %_21, align 8, !dbg !6817, !range !3871, !noundef !19
  %21 = icmp eq i64 %20, 3, !dbg !6817
  %_24 = select i1 %21, i64 0, i64 1, !dbg !6817
  %22 = icmp eq i64 %_24, 0, !dbg !6817
  br i1 %22, label %bb15, label %bb16, !dbg !6817

bb8:                                              ; preds = %start
  %23 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !6818
  %residual.0 = load i64, ptr %23, align 8, !dbg !6818, !range !929, !noundef !19
  %24 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !6818
  %residual.1 = load i64, ptr %24, align 8, !dbg !6818
  %25 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 0, !dbg !6818
  store i64 %residual.0, ptr %25, align 8, !dbg !6818
  %26 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 1, !dbg !6818
  store i64 %residual.1, ptr %26, align 8, !dbg !6818
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !6765, metadata !DIExpression()), !dbg !6819
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hdc9023e1ef589474E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.0, i64 %residual.1, ptr align 8 @alloc_3e881621e5965f0bbfb6b77f1bffa15c) #8, !dbg !6820
  br label %bb35, !dbg !6820

bb35:                                             ; preds = %bb31, %bb32, %bb24, %bb16, %bb8
  ret void, !dbg !6821

bb15:                                             ; preds = %bb6
  %27 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_21, i32 0, i32 1, !dbg !6817
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val1, ptr align 8 %27, i64 8, i1 false), !dbg !6817
  %28 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6822
  %_29 = load i16, ptr %28, align 8, !dbg !6822, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6823
  %29 = load i64, ptr %7, align 8, !dbg !6823
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_28 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17hf659ea904b1883b8E(i64 %29, i16 %_29) #8, !dbg !6823
  store ptr %_28, ptr %p2.dbg.spill, align 8, !dbg !6824
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6777, metadata !DIExpression()), !dbg !6825
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6826
  %30 = load i64, ptr %6, align 8, !dbg !6826
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_33 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h0b0c64aec47c5a03E"(i64 %30) #8, !dbg !6826
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_31 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_28, i16 %_33, ptr align 8 @alloc_b3d7a6a870c080dc69e1211d679611af) #8, !dbg !6827
  store ptr %_31, ptr %p2_entry.dbg.spill, align 8, !dbg !6828
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !6779, metadata !DIExpression()), !dbg !6829
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h5d7ffa12923a91cfE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_36, ptr align 8 %_31) #8, !dbg !6830
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h25c722ec02251d07E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_35, ptr %_36) #8, !dbg !6830
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf56cd8bbee75483eE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_34, ptr %_35) #8, !dbg !6830
  %31 = load i64, ptr %_34, align 8, !dbg !6830, !range !3871, !noundef !19
  %32 = icmp eq i64 %31, 3, !dbg !6830
  %_37 = select i1 %32, i64 0, i64 1, !dbg !6830
  %33 = icmp eq i64 %_37, 0, !dbg !6830
  br i1 %33, label %bb23, label %bb24, !dbg !6830

bb16:                                             ; preds = %bb6
  %34 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 0, !dbg !6831
  %residual.03 = load i64, ptr %34, align 8, !dbg !6831, !range !929, !noundef !19
  %35 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 1, !dbg !6831
  %residual.14 = load i64, ptr %35, align 8, !dbg !6831
  %36 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill5, i32 0, i32 0, !dbg !6831
  store i64 %residual.03, ptr %36, align 8, !dbg !6831
  %37 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill5, i32 0, i32 1, !dbg !6831
  store i64 %residual.14, ptr %37, align 8, !dbg !6831
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !6773, metadata !DIExpression()), !dbg !6832
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hdc9023e1ef589474E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.03, i64 %residual.14, ptr align 8 @alloc_4a0622e8c74313de8bfb323fc5a25d4f) #8, !dbg !6833
  br label %bb35, !dbg !6833

bb23:                                             ; preds = %bb15
  %38 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_34, i32 0, i32 1, !dbg !6830
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val2, ptr align 8 %38, i64 8, i1 false), !dbg !6830
  %39 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6834
  %_42 = load i16, ptr %39, align 8, !dbg !6834, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6835
  %40 = load i64, ptr %5, align 8, !dbg !6835
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_41 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h9df005a8a8239ae1E(i64 %40, i16 %_42) #8, !dbg !6835
  store ptr %_41, ptr %p1.dbg.spill, align 8, !dbg !6836
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !6785, metadata !DIExpression()), !dbg !6837
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6838
  %41 = load i64, ptr %4, align 8, !dbg !6838
; call x86_64::structures::paging::page::Page::p1_index
  %_45 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17hbbeb6800b01173c4E(i64 %41) #8, !dbg !6838
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_44 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17heaae314eb32f3db4E"(ptr align 4096 %_41, i16 %_45, ptr align 8 @alloc_2b21cdc598fa161ed73f5f1354396b78) #8, !dbg !6839
  store ptr %_44, ptr %p1_entry.dbg.spill, align 8, !dbg !6840
  call void @llvm.dbg.declare(metadata ptr %p1_entry.dbg.spill, metadata !6787, metadata !DIExpression()), !dbg !6841
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h5d7ffa12923a91cfE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_48, ptr align 8 %_44) #8, !dbg !6842
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h1b9ab45d773305b4E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_47, ptr %_48) #8, !dbg !6842
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf56cd8bbee75483eE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_46, ptr %_47) #8, !dbg !6842
  %42 = load i64, ptr %_46, align 8, !dbg !6842, !range !3871, !noundef !19
  %43 = icmp eq i64 %42, 3, !dbg !6842
  %_50 = select i1 %43, i64 0, i64 1, !dbg !6842
  %44 = icmp eq i64 %_50, 0, !dbg !6842
  br i1 %44, label %bb31, label %bb32, !dbg !6842

bb24:                                             ; preds = %bb15
  %45 = getelementptr inbounds { i64, i64 }, ptr %_34, i32 0, i32 0, !dbg !6843
  %residual.06 = load i64, ptr %45, align 8, !dbg !6843, !range !929, !noundef !19
  %46 = getelementptr inbounds { i64, i64 }, ptr %_34, i32 0, i32 1, !dbg !6843
  %residual.17 = load i64, ptr %46, align 8, !dbg !6843
  %47 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill8, i32 0, i32 0, !dbg !6843
  store i64 %residual.06, ptr %47, align 8, !dbg !6843
  %48 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill8, i32 0, i32 1, !dbg !6843
  store i64 %residual.17, ptr %48, align 8, !dbg !6843
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill8, metadata !6781, metadata !DIExpression()), !dbg !6844
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hdc9023e1ef589474E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.06, i64 %residual.17, ptr align 8 @alloc_e507f10f0ccb9a77ee68db163ad2a418) #8, !dbg !6845
  br label %bb35, !dbg !6845

bb31:                                             ; preds = %bb23
  %49 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_46, i32 0, i32 1, !dbg !6842
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %49, i64 8, i1 false), !dbg !6842
; call x86_64::structures::paging::page_table::PageTableEntry::set_unused
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17heaa55d76ec14a7c3E(ptr align 8 %_44) #8, !dbg !6846
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6847
  %50 = load i64, ptr %3, align 8, !dbg !6847
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %51 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h85eac440d669ad89E"(i64 %50) #8, !dbg !6847
  store i64 %51, ptr %2, align 8, !dbg !6847
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_55, ptr align 8 %2, i64 8, i1 false), !dbg !6847
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_54, ptr align 8 %frame, i64 8, i1 false), !dbg !6848
  %52 = getelementptr inbounds { %"structures::paging::frame::PhysFrame", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" }, ptr %_54, i32 0, i32 1, !dbg !6848
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %52, ptr align 8 %_55, i64 8, i1 false), !dbg !6848
  %53 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !6849
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %53, ptr align 8 %_54, i64 16, i1 false), !dbg !6849
  store i64 0, ptr %0, align 8, !dbg !6849
  br label %bb35, !dbg !6821

bb32:                                             ; preds = %bb23
  %54 = getelementptr inbounds { i64, i64 }, ptr %_46, i32 0, i32 0, !dbg !6850
  %residual.09 = load i64, ptr %54, align 8, !dbg !6850, !range !929, !noundef !19
  %55 = getelementptr inbounds { i64, i64 }, ptr %_46, i32 0, i32 1, !dbg !6850
  %residual.110 = load i64, ptr %55, align 8, !dbg !6850
  %56 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill11, i32 0, i32 0, !dbg !6850
  store i64 %residual.09, ptr %56, align 8, !dbg !6850
  %57 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill11, i32 0, i32 1, !dbg !6850
  store i64 %residual.110, ptr %57, align 8, !dbg !6850
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !6791, metadata !DIExpression()), !dbg !6851
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hdc9023e1ef589474E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.09, i64 %residual.110, ptr align 8 @alloc_88a00d696d08d55bd1b7ea18548e6dc7) #8, !dbg !6852
  br label %bb35, !dbg !6852

bb7:                                              ; No predecessors!
  unreachable, !dbg !6808
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h3ae4e6719807eca6E"(i1 zeroext %0) unnamed_addr #0 !dbg !6853 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:588:34: 588:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6858, metadata !DIExpression()), !dbg !6859
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6857, metadata !DIExpression()), !dbg !6860
  %3 = load i8, ptr %err, align 1, !dbg !6861, !range !1562, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !6861
  %_3 = zext i1 %4 to i64, !dbg !6861
  %5 = icmp eq i64 %_3, 0, !dbg !6862
  br i1 %5, label %bb3, label %bb1, !dbg !6862

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6863
  br label %bb4, !dbg !6863

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6864
  br label %bb4, !dbg !6864

bb2:                                              ; No predecessors!
  unreachable, !dbg !6861

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6865
  %7 = load i64, ptr %6, align 8, !dbg !6865, !range !929, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6865
  %9 = load i64, ptr %8, align 8, !dbg !6865
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6865
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6865
  ret { i64, i64 } %11, !dbg !6865
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hce1fe54d3262b1a4E"(i1 zeroext %0) unnamed_addr #0 !dbg !6866 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:595:34: 595:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6871, metadata !DIExpression()), !dbg !6872
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6870, metadata !DIExpression()), !dbg !6873
  %3 = load i8, ptr %err, align 1, !dbg !6874, !range !1562, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !6874
  %_3 = zext i1 %4 to i64, !dbg !6874
  %5 = icmp eq i64 %_3, 0, !dbg !6875
  br i1 %5, label %bb3, label %bb1, !dbg !6875

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6876
  br label %bb4, !dbg !6876

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6877
  br label %bb4, !dbg !6877

bb2:                                              ; No predecessors!
  unreachable, !dbg !6874

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6878
  %7 = load i64, ptr %6, align 8, !dbg !6878, !range !929, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6878
  %9 = load i64, ptr %8, align 8, !dbg !6878
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6878
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6878
  ret { i64, i64 } %11, !dbg !6878
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hb3d19752aa802e0fE"(i1 zeroext %0) unnamed_addr #0 !dbg !6879 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:602:34: 602:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6884, metadata !DIExpression()), !dbg !6885
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6883, metadata !DIExpression()), !dbg !6886
  %3 = load i8, ptr %err, align 1, !dbg !6887, !range !1562, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !6887
  %_3 = zext i1 %4 to i64, !dbg !6887
  %5 = icmp eq i64 %_3, 0, !dbg !6888
  br i1 %5, label %bb3, label %bb1, !dbg !6888

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6889
  br label %bb4, !dbg !6889

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6890
  br label %bb4, !dbg !6890

bb2:                                              ; No predecessors!
  unreachable, !dbg !6887

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6891
  %7 = load i64, ptr %6, align 8, !dbg !6891, !range !929, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6891
  %9 = load i64, ptr %8, align 8, !dbg !6891
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6891
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6891
  ret { i64, i64 } %11, !dbg !6891
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h43a150eea3155e56E"(i1 zeroext %0) unnamed_addr #0 !dbg !6892 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:610:46: 610:51]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6897, metadata !DIExpression()), !dbg !6898
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6896, metadata !DIExpression()), !dbg !6899
  %3 = load i8, ptr %err, align 1, !dbg !6900, !range !1562, !noundef !19
  %4 = trunc i8 %3 to i1, !dbg !6900
  %_3 = zext i1 %4 to i64, !dbg !6900
  %5 = icmp eq i64 %_3, 0, !dbg !6901
  br i1 %5, label %bb3, label %bb1, !dbg !6901

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6902
  br label %bb4, !dbg !6902

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6903
  br label %bb4, !dbg !6903

bb2:                                              ; No predecessors!
  unreachable, !dbg !6900

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6904
  %7 = load i64, ptr %6, align 8, !dbg !6904, !range !929, !noundef !19
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6904
  %9 = load i64, ptr %8, align 8, !dbg !6904
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6904
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6904
  ret { i64, i64 } %11, !dbg !6904
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::update_flags
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$12update_flags17h6640de2bce7a1d6cE"(ptr sret(%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>") %0, ptr align 8 %self, i64 %1, i64 %flags) unnamed_addr #1 !dbg !6905 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %p1.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page", align 8
  %7 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %8 = alloca %"structures::paging::page::Page", align 8
  %9 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %10 = alloca %"structures::paging::page::Page", align 8
  %11 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_42 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>", align 8
  %_37 = alloca i8, align 1
  %_28 = alloca i8, align 1
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %12 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %1, ptr %12, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %12, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6924, metadata !DIExpression()), !dbg !6935
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6925, metadata !DIExpression()), !dbg !6936
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6926, metadata !DIExpression()), !dbg !6937
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6938
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6927, metadata !DIExpression()), !dbg !6939
  %_43 = load ptr, ptr %self, align 8, !dbg !6940, !nonnull !19, !align !3787, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %11, ptr align 8 %page, i64 8, i1 false), !dbg !6941
  %13 = load i64, ptr %11, align 8, !dbg !6941
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h0be6d3ba22152b13E"(i64 %13) #8, !dbg !6941
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_43, i16 %_9, ptr align 8 @alloc_32243c10459a9b9325d7e418fe9e9451) #8, !dbg !6940
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %_7) #8, !dbg !6940
  br i1 %_5, label %bb4, label %bb5, !dbg !6940

bb5:                                              ; preds = %start
  %14 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6942
  %_13 = load i16, ptr %14, align 8, !dbg !6942, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %10, ptr align 8 %page, i64 8, i1 false), !dbg !6943
  %15 = load i64, ptr %10, align 8, !dbg !6943
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17he8d7b0b1dc699bd0E(i64 %15, i16 %_13) #8, !dbg !6943
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6944
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6929, metadata !DIExpression()), !dbg !6945
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %9, ptr align 8 %page, i64 8, i1 false), !dbg !6946
  %16 = load i64, ptr %9, align 8, !dbg !6946
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h62f6e5f6d625356cE"(i64 %16) #8, !dbg !6946
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_16 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_12, i16 %_18, ptr align 8 @alloc_fd35f70f3dac313b5537a0c60b38dc2a) #8, !dbg !6947
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_14 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %_16) #8, !dbg !6947
  br i1 %_14, label %bb10, label %bb11, !dbg !6947

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6948
  %17 = load i8, ptr %_10, align 1, !dbg !6949, !range !1562, !noundef !19
  %18 = trunc i8 %17 to i1, !dbg !6949
  %19 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6949
  %20 = zext i1 %18 to i8, !dbg !6949
  store i8 %20, ptr %19, align 1, !dbg !6949
  store i8 1, ptr %0, align 8, !dbg !6949
  br label %bb28, !dbg !6950

bb28:                                             ; preds = %bb23, %bb22, %bb16, %bb10, %bb4
  ret void, !dbg !6952

bb11:                                             ; preds = %bb5
  %21 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6953
  %_22 = load i16, ptr %21, align 8, !dbg !6953, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !6954
  %22 = load i64, ptr %8, align 8, !dbg !6954
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_21 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17hf659ea904b1883b8E(i64 %22, i16 %_22) #8, !dbg !6954
  store ptr %_21, ptr %p2.dbg.spill, align 8, !dbg !6955
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6931, metadata !DIExpression()), !dbg !6956
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6957
  %23 = load i64, ptr %7, align 8, !dbg !6957
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_27 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h0b0c64aec47c5a03E"(i64 %23) #8, !dbg !6957
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_25 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_21, i16 %_27, ptr align 8 @alloc_32343ff7cb6f0452cbb142ce175f9440) #8, !dbg !6958
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_23 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %_25) #8, !dbg !6958
  br i1 %_23, label %bb16, label %bb17, !dbg !6958

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !6959
  %24 = load i8, ptr %_19, align 1, !dbg !6960, !range !1562, !noundef !19
  %25 = trunc i8 %24 to i1, !dbg !6960
  %26 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6960
  %27 = zext i1 %25 to i8, !dbg !6960
  store i8 %27, ptr %26, align 1, !dbg !6960
  store i8 1, ptr %0, align 8, !dbg !6960
  br label %bb28, !dbg !6961

bb17:                                             ; preds = %bb11
  %28 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6963
  %_31 = load i16, ptr %28, align 8, !dbg !6963, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6964
  %29 = load i64, ptr %6, align 8, !dbg !6964
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_30 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h9df005a8a8239ae1E(i64 %29, i16 %_31) #8, !dbg !6964
  store ptr %_30, ptr %p1.dbg.spill, align 8, !dbg !6965
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !6933, metadata !DIExpression()), !dbg !6966
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6967
  %30 = load i64, ptr %5, align 8, !dbg !6967
; call x86_64::structures::paging::page::Page::p1_index
  %_36 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17hbbeb6800b01173c4E(i64 %30) #8, !dbg !6967
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_34 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_30, i16 %_36, ptr align 8 @alloc_bd4a02a435fafe76386072a956fea121) #8, !dbg !6968
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_32 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %_34) #8, !dbg !6968
  br i1 %_32, label %bb22, label %bb23, !dbg !6968

bb16:                                             ; preds = %bb11
  store i8 0, ptr %_28, align 1, !dbg !6969
  %31 = load i8, ptr %_28, align 1, !dbg !6970, !range !1562, !noundef !19
  %32 = trunc i8 %31 to i1, !dbg !6970
  %33 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6970
  %34 = zext i1 %32 to i8, !dbg !6970
  store i8 %34, ptr %33, align 1, !dbg !6970
  store i8 1, ptr %0, align 8, !dbg !6970
  br label %bb28, !dbg !6971

bb23:                                             ; preds = %bb17
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6973
  %35 = load i64, ptr %4, align 8, !dbg !6973
; call x86_64::structures::paging::page::Page::p1_index
  %_41 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17hbbeb6800b01173c4E(i64 %35) #8, !dbg !6973
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_40 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17heaae314eb32f3db4E"(ptr align 4096 %_30, i16 %_41, ptr align 8 @alloc_b3bf8d7543f26ffb7c2ea11b0c6bbf40) #8, !dbg !6974
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hc81808496a183eb3E(ptr align 8 %_40, i64 %flags) #8, !dbg !6974
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6975
  %36 = load i64, ptr %3, align 8, !dbg !6975
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %37 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h85eac440d669ad89E"(i64 %36) #8, !dbg !6975
  store i64 %37, ptr %2, align 8, !dbg !6975
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_42, ptr align 8 %2, i64 8, i1 false), !dbg !6975
  %38 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Ok", ptr %0, i32 0, i32 1, !dbg !6976
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %38, ptr align 8 %_42, i64 8, i1 false), !dbg !6976
  store i8 0, ptr %0, align 8, !dbg !6976
  br label %bb28, !dbg !6952

bb22:                                             ; preds = %bb17
  store i8 0, ptr %_37, align 1, !dbg !6977
  %39 = load i8, ptr %_37, align 1, !dbg !6978, !range !1562, !noundef !19
  %40 = trunc i8 %39 to i1, !dbg !6978
  %41 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6978
  %42 = zext i1 %40 to i8, !dbg !6978
  store i8 %42, ptr %41, align 1, !dbg !6978
  store i8 1, ptr %0, align 8, !dbg !6978
  br label %bb28, !dbg !6971
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::set_flags_p4_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p4_entry17h3cd5087c8f1680ceE"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6979 {
start:
  %p4_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca i8, align 1
  %2 = alloca i8, align 1
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6983, metadata !DIExpression()), !dbg !6990
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6984, metadata !DIExpression()), !dbg !6991
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6985, metadata !DIExpression()), !dbg !6992
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6993
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6986, metadata !DIExpression()), !dbg !6994
  %_13 = load ptr, ptr %self, align 8, !dbg !6995, !nonnull !19, !align !3787, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6996
  %4 = load i64, ptr %1, align 8, !dbg !6996
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h0be6d3ba22152b13E"(i64 %4) #8, !dbg !6996
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_6 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17heaae314eb32f3db4E"(ptr align 4096 %_13, i16 %_7, ptr align 8 @alloc_2dd32a027b2d765ba8c1071a94cf5c65) #8, !dbg !6995
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !6997
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6988, metadata !DIExpression()), !dbg !6998
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_8 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %_6) #8, !dbg !6999
  br i1 %_8, label %bb4, label %bb5, !dbg !6999

bb5:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hc81808496a183eb3E(ptr align 8 %_6, i64 %flags) #8, !dbg !7000
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hb9dda0cc9ed43171E() #8, !dbg !7001
  store i8 2, ptr %2, align 1, !dbg !7002
  br label %bb8, !dbg !7003

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !7004
  %5 = load i8, ptr %_10, align 1, !dbg !7005, !range !1562, !noundef !19
  %6 = trunc i8 %5 to i1, !dbg !7005
  %7 = zext i1 %6 to i8, !dbg !7005
  store i8 %7, ptr %2, align 1, !dbg !7005
  br label %bb8, !dbg !7003

bb8:                                              ; preds = %bb5, %bb4
  %8 = load i8, ptr %2, align 1, !dbg !7003, !range !5836, !noundef !19
  ret i8 %8, !dbg !7003
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::set_flags_p3_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p3_entry17h4e38319dbacf4bc8E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !7006 {
start:
  %p3_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %4 = alloca i8, align 1
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7008, metadata !DIExpression()), !dbg !7017
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7009, metadata !DIExpression()), !dbg !7018
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !7010, metadata !DIExpression()), !dbg !7019
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !7020
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !7011, metadata !DIExpression()), !dbg !7021
  %_22 = load ptr, ptr %self, align 8, !dbg !7022, !nonnull !19, !align !3787, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7023
  %6 = load i64, ptr %3, align 8, !dbg !7023
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h0be6d3ba22152b13E"(i64 %6) #8, !dbg !7023
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_22, i16 %_9, ptr align 8 @alloc_70b7457eef065696772809dc8627c201) #8, !dbg !7022
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %_7) #8, !dbg !7022
  br i1 %_5, label %bb4, label %bb5, !dbg !7022

bb5:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7024
  %_13 = load i16, ptr %7, align 8, !dbg !7024, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7025
  %8 = load i64, ptr %2, align 8, !dbg !7025
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17he8d7b0b1dc699bd0E(i64 %8, i16 %_13) #8, !dbg !7025
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !7026
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !7013, metadata !DIExpression()), !dbg !7027
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !7028
  %9 = load i64, ptr %1, align 8, !dbg !7028
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_16 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h62f6e5f6d625356cE"(i64 %9) #8, !dbg !7028
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_15 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17heaae314eb32f3db4E"(ptr align 4096 %_12, i16 %_16, ptr align 8 @alloc_b8c2770e6920350a995e6226693d2797) #8, !dbg !7029
  store ptr %_15, ptr %p3_entry.dbg.spill, align 8, !dbg !7030
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !7015, metadata !DIExpression()), !dbg !7031
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_17 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %_15) #8, !dbg !7032
  br i1 %_17, label %bb10, label %bb11, !dbg !7032

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !7033
  %10 = load i8, ptr %_10, align 1, !dbg !7034, !range !1562, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !7034
  %12 = zext i1 %11 to i8, !dbg !7034
  store i8 %12, ptr %4, align 1, !dbg !7034
  br label %bb14, !dbg !7035

bb14:                                             ; preds = %bb11, %bb10, %bb4
  %13 = load i8, ptr %4, align 1, !dbg !7037, !range !5836, !noundef !19
  ret i8 %13, !dbg !7037

bb11:                                             ; preds = %bb5
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hc81808496a183eb3E(ptr align 8 %_15, i64 %flags) #8, !dbg !7038
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hb9dda0cc9ed43171E() #8, !dbg !7039
  store i8 2, ptr %4, align 1, !dbg !7040
  br label %bb14, !dbg !7037

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !7041
  %14 = load i8, ptr %_19, align 1, !dbg !7042, !range !1562, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !7042
  %16 = zext i1 %15 to i8, !dbg !7042
  store i8 %16, ptr %4, align 1, !dbg !7042
  br label %bb14, !dbg !7035
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::set_flags_p2_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p2_entry17h99975c05c063ebf3E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !7043 {
start:
  %p2_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_28 = alloca i8, align 1
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %6 = alloca i8, align 1
  %7 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %7, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %7, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7045, metadata !DIExpression()), !dbg !7056
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7046, metadata !DIExpression()), !dbg !7057
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !7047, metadata !DIExpression()), !dbg !7058
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !7059
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !7048, metadata !DIExpression()), !dbg !7060
  %_31 = load ptr, ptr %self, align 8, !dbg !7061, !nonnull !19, !align !3787, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !7062
  %8 = load i64, ptr %5, align 8, !dbg !7062
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h0be6d3ba22152b13E"(i64 %8) #8, !dbg !7062
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_31, i16 %_9, ptr align 8 @alloc_776034be02dff32e0e9e0ce3a158360b) #8, !dbg !7061
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %_7) #8, !dbg !7061
  br i1 %_5, label %bb4, label %bb5, !dbg !7061

bb5:                                              ; preds = %start
  %9 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7063
  %_13 = load i16, ptr %9, align 8, !dbg !7063, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !7064
  %10 = load i64, ptr %4, align 8, !dbg !7064
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17he8d7b0b1dc699bd0E(i64 %10, i16 %_13) #8, !dbg !7064
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !7065
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !7050, metadata !DIExpression()), !dbg !7066
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7067
  %11 = load i64, ptr %3, align 8, !dbg !7067
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h62f6e5f6d625356cE"(i64 %11) #8, !dbg !7067
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_16 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_12, i16 %_18, ptr align 8 @alloc_2b6f60439f0df9b04fb5dc8699720cb3) #8, !dbg !7068
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_14 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %_16) #8, !dbg !7068
  br i1 %_14, label %bb10, label %bb11, !dbg !7068

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !7069
  %12 = load i8, ptr %_10, align 1, !dbg !7070, !range !1562, !noundef !19
  %13 = trunc i8 %12 to i1, !dbg !7070
  %14 = zext i1 %13 to i8, !dbg !7070
  store i8 %14, ptr %6, align 1, !dbg !7070
  br label %bb20, !dbg !7071

bb20:                                             ; preds = %bb17, %bb16, %bb10, %bb4
  %15 = load i8, ptr %6, align 1, !dbg !7073, !range !5836, !noundef !19
  ret i8 %15, !dbg !7073

bb11:                                             ; preds = %bb5
  %16 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7074
  %_22 = load i16, ptr %16, align 8, !dbg !7074, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7075
  %17 = load i64, ptr %2, align 8, !dbg !7075
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_21 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17hf659ea904b1883b8E(i64 %17, i16 %_22) #8, !dbg !7075
  store ptr %_21, ptr %p2.dbg.spill, align 8, !dbg !7076
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !7052, metadata !DIExpression()), !dbg !7077
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !7078
  %18 = load i64, ptr %1, align 8, !dbg !7078
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_25 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h0b0c64aec47c5a03E"(i64 %18) #8, !dbg !7078
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_24 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17heaae314eb32f3db4E"(ptr align 4096 %_21, i16 %_25, ptr align 8 @alloc_7ed56fb6be1c30407296140d4be4e11c) #8, !dbg !7079
  store ptr %_24, ptr %p2_entry.dbg.spill, align 8, !dbg !7080
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !7054, metadata !DIExpression()), !dbg !7081
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_26 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %_24) #8, !dbg !7082
  br i1 %_26, label %bb16, label %bb17, !dbg !7082

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !7083
  %19 = load i8, ptr %_19, align 1, !dbg !7084, !range !1562, !noundef !19
  %20 = trunc i8 %19 to i1, !dbg !7084
  %21 = zext i1 %20 to i8, !dbg !7084
  store i8 %21, ptr %6, align 1, !dbg !7084
  br label %bb20, !dbg !7085

bb17:                                             ; preds = %bb11
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hc81808496a183eb3E(ptr align 8 %_24, i64 %flags) #8, !dbg !7087
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hb9dda0cc9ed43171E() #8, !dbg !7088
  store i8 2, ptr %6, align 1, !dbg !7089
  br label %bb20, !dbg !7073

bb16:                                             ; preds = %bb11
  store i8 0, ptr %_28, align 1, !dbg !7090
  %22 = load i8, ptr %_28, align 1, !dbg !7091, !range !1562, !noundef !19
  %23 = trunc i8 %22 to i1, !dbg !7091
  %24 = zext i1 %23 to i8, !dbg !7091
  store i8 %24, ptr %6, align 1, !dbg !7091
  br label %bb20, !dbg !7085
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::translate_page
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page17hd373ce810351491dE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !7092 {
start:
  %2 = alloca %"structures::paging::page::Page", align 8
  %p1.dbg.spill = alloca ptr, align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %p2_entry.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %7 = alloca %"structures::paging::page::Page", align 8
  %8 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_36 = alloca ptr, align 8
  %_34 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>", align 8
  %_33 = alloca { i64, i64 }, align 8
  %p1_entry = alloca ptr, align 8
  %_25 = alloca { i64, i64 }, align 8
  %_17 = alloca { i64, i64 }, align 8
  %_9 = alloca { i64, i64 }, align 8
  %9 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %1, ptr %9, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %9, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7096, metadata !DIExpression()), !dbg !7112
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7097, metadata !DIExpression()), !dbg !7113
  call void @llvm.dbg.declare(metadata ptr %p1_entry, metadata !7110, metadata !DIExpression()), !dbg !7114
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !7115
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !7098, metadata !DIExpression()), !dbg !7116
  %_38 = load ptr, ptr %self, align 8, !dbg !7117, !nonnull !19, !align !3787, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !7118
  %10 = load i64, ptr %8, align 8, !dbg !7118
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h0be6d3ba22152b13E"(i64 %10) #8, !dbg !7118
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_38, i16 %_8, ptr align 8 @alloc_336c3aafbdaf40076c012509ce3bb908) #8, !dbg !7117
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_4 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %_6) #8, !dbg !7117
  br i1 %_4, label %bb4, label %bb5, !dbg !7117

bb5:                                              ; preds = %start
  %11 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7119
  %_12 = load i16, ptr %11, align 8, !dbg !7119, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !7120
  %12 = load i64, ptr %7, align 8, !dbg !7120
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17he8d7b0b1dc699bd0E(i64 %12, i16 %_12) #8, !dbg !7120
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !7121
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !7100, metadata !DIExpression()), !dbg !7122
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !7123
  %13 = load i64, ptr %6, align 8, !dbg !7123
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_15 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h62f6e5f6d625356cE"(i64 %13) #8, !dbg !7123
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_14 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_11, i16 %_15, ptr align 8 @alloc_3e0f59a5e7e7affb24d3914df566861e) #8, !dbg !7124
  store ptr %_14, ptr %p3_entry.dbg.spill, align 8, !dbg !7125
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !7102, metadata !DIExpression()), !dbg !7126
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_16 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %_14) #8, !dbg !7127
  br i1 %_16, label %bb10, label %bb11, !dbg !7127

bb4:                                              ; preds = %start
  store i64 0, ptr %_9, align 8, !dbg !7128
  %14 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 0, !dbg !7129
  %15 = load i64, ptr %14, align 8, !dbg !7129, !range !929, !noundef !19
  %16 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 1, !dbg !7129
  %17 = load i64, ptr %16, align 8, !dbg !7129
  %18 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7129
  store i64 %15, ptr %18, align 8, !dbg !7129
  %19 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7129
  store i64 %17, ptr %19, align 8, !dbg !7129
  br label %bb26, !dbg !7130

bb26:                                             ; preds = %bb23, %bb22, %bb16, %bb10, %bb4
  ret void, !dbg !7132

bb11:                                             ; preds = %bb5
  %20 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7133
  %_20 = load i16, ptr %20, align 8, !dbg !7133, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !7134
  %21 = load i64, ptr %5, align 8, !dbg !7134
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_19 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17hf659ea904b1883b8E(i64 %21, i16 %_20) #8, !dbg !7134
  store ptr %_19, ptr %p2.dbg.spill, align 8, !dbg !7135
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !7104, metadata !DIExpression()), !dbg !7136
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !7137
  %22 = load i64, ptr %4, align 8, !dbg !7137
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_23 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h0b0c64aec47c5a03E"(i64 %22) #8, !dbg !7137
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_22 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_19, i16 %_23, ptr align 8 @alloc_0bc66bbda974f4d70fdb35c285cabacc) #8, !dbg !7138
  store ptr %_22, ptr %p2_entry.dbg.spill, align 8, !dbg !7139
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !7106, metadata !DIExpression()), !dbg !7140
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_24 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %_22) #8, !dbg !7141
  br i1 %_24, label %bb16, label %bb17, !dbg !7141

bb10:                                             ; preds = %bb5
  store i64 0, ptr %_17, align 8, !dbg !7142
  %23 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 0, !dbg !7143
  %24 = load i64, ptr %23, align 8, !dbg !7143, !range !929, !noundef !19
  %25 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !7143
  %26 = load i64, ptr %25, align 8, !dbg !7143
  %27 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7143
  store i64 %24, ptr %27, align 8, !dbg !7143
  %28 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7143
  store i64 %26, ptr %28, align 8, !dbg !7143
  br label %bb26, !dbg !7144

bb17:                                             ; preds = %bb11
  %29 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7146
  %_28 = load i16, ptr %29, align 8, !dbg !7146, !noundef !19
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7147
  %30 = load i64, ptr %3, align 8, !dbg !7147
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_27 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h9df005a8a8239ae1E(i64 %30, i16 %_28) #8, !dbg !7147
  store ptr %_27, ptr %p1.dbg.spill, align 8, !dbg !7148
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !7108, metadata !DIExpression()), !dbg !7149
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7150
  %31 = load i64, ptr %2, align 8, !dbg !7150
; call x86_64::structures::paging::page::Page::p1_index
  %_31 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17hbbeb6800b01173c4E(i64 %31) #8, !dbg !7150
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_30 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_27, i16 %_31, ptr align 8 @alloc_d970ea7651e239fffa929a725f65e56a) #8, !dbg !7151
  store ptr %_30, ptr %p1_entry, align 8, !dbg !7152
  %32 = load ptr, ptr %p1_entry, align 8, !dbg !7153, !nonnull !19, !align !1073, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_32 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %32) #8, !dbg !7153
  br i1 %_32, label %bb22, label %bb23, !dbg !7153

bb16:                                             ; preds = %bb11
  store i64 0, ptr %_25, align 8, !dbg !7154
  %33 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 0, !dbg !7155
  %34 = load i64, ptr %33, align 8, !dbg !7155, !range !929, !noundef !19
  %35 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 1, !dbg !7155
  %36 = load i64, ptr %35, align 8, !dbg !7155
  %37 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7155
  store i64 %34, ptr %37, align 8, !dbg !7155
  %38 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7155
  store i64 %36, ptr %38, align 8, !dbg !7155
  br label %bb26, !dbg !7156

bb23:                                             ; preds = %bb17
  %39 = load ptr, ptr %p1_entry, align 8, !dbg !7158, !nonnull !19, !align !1073, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_35 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hf5b7a30e35c9c943E(ptr align 8 %39) #8, !dbg !7158
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h7ec1dae514fd87f1E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>") %_34, i64 %_35) #8, !dbg !7159
  store ptr %p1_entry, ptr %_36, align 8, !dbg !7160
  %40 = load ptr, ptr %_36, align 8, !dbg !7159, !nonnull !19, !align !1073, !noundef !19
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h20463ba4983262e0E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>") %0, ptr %_34, ptr align 8 %40) #8, !dbg !7159
  br label %bb26, !dbg !7159

bb22:                                             ; preds = %bb17
  store i64 0, ptr %_33, align 8, !dbg !7161
  %41 = getelementptr inbounds { i64, i64 }, ptr %_33, i32 0, i32 0, !dbg !7162
  %42 = load i64, ptr %41, align 8, !dbg !7162, !range !929, !noundef !19
  %43 = getelementptr inbounds { i64, i64 }, ptr %_33, i32 0, i32 1, !dbg !7162
  %44 = load i64, ptr %43, align 8, !dbg !7162
  %45 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7162
  store i64 %42, ptr %45, align 8, !dbg !7162
  %46 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7162
  store i64 %44, ptr %46, align 8, !dbg !7162
  br label %bb26, !dbg !7156
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::translate_page::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h9b8bf1ff8d5d84e6E"(ptr align 8 %0) unnamed_addr #0 !dbg !7163 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !7167, metadata !DIExpression(DW_OP_deref)), !dbg !7169
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !7168, metadata !DIExpression()), !dbg !7170
  %_4 = load ptr, ptr %_1, align 8, !dbg !7171, !nonnull !19, !align !1073, !noundef !19
  %_5 = load ptr, ptr %_4, align 8, !dbg !7171, !nonnull !19, !align !1073, !noundef !19
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hf5b7a30e35c9c943E(ptr align 8 %_5) #8, !dbg !7171
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !7172
  store i64 %_3, ptr %2, align 8, !dbg !7172
  store i64 2, ptr %1, align 8, !dbg !7172
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !7173
  %4 = load i64, ptr %3, align 8, !dbg !7173, !range !929, !noundef !19
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !7173
  %6 = load i64, ptr %5, align 8, !dbg !7173
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !7173
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !7173
  ret { i64, i64 } %8, !dbg !7173
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Translate>::translate
; Function Attrs: noredzone nounwind
define void @"_ZN142_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Translate$GT$9translate17h80f369b090d3f9a5E"(ptr sret(%"structures::paging::mapper::TranslateResult") %0, ptr align 8 %self, i64 %addr) unnamed_addr #1 !dbg !7174 {
start:
  %flags.dbg.spill11 = alloca i64, align 8
  %offset.dbg.spill9 = alloca i64, align 8
  %p1_entry.dbg.spill = alloca ptr, align 8
  %p1.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill7 = alloca i64, align 8
  %offset.dbg.spill5 = alloca i64, align 8
  %1 = alloca i64, align 8
  %entry.dbg.spill3 = alloca ptr, align 8
  %p2_entry.dbg.spill = alloca ptr, align 8
  %p2.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %offset.dbg.spill = alloca i64, align 8
  %2 = alloca i64, align 8
  %entry.dbg.spill = alloca ptr, align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %p3.dbg.spill = alloca ptr, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %p4.dbg.spill = alloca ptr, align 8
  %3 = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_78 = alloca %"structures::paging::mapper::MappedFrame", align 8
  %frame2 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_70 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>", align 8
  %_68 = alloca i64, align 8
  %_60 = alloca %"structures::paging::page::Page", align 8
  %_56 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_55 = alloca %"structures::paging::mapper::MappedFrame", align 8
  %frame1 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_46 = alloca i64, align 8
  %_38 = alloca %"structures::paging::page::Page", align 8
  %_34 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_33 = alloca %"structures::paging::mapper::MappedFrame", align 8
  %frame = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_24 = alloca i64, align 8
  %_16 = alloca %"structures::paging::page::Page", align 8
  %_12 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7196, metadata !DIExpression()), !dbg !7240
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !7197, metadata !DIExpression()), !dbg !7241
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7198, metadata !DIExpression()), !dbg !7242
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !7210, metadata !DIExpression()), !dbg !7243
  call void @llvm.dbg.declare(metadata ptr %frame1, metadata !7222, metadata !DIExpression()), !dbg !7244
  call void @llvm.dbg.declare(metadata ptr %frame2, metadata !7232, metadata !DIExpression()), !dbg !7245
  call void @llvm.dbg.declare(metadata ptr %frame2, metadata !7234, metadata !DIExpression()), !dbg !7246
; call x86_64::structures::paging::page::Page<S>::containing_address
  %4 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17h12de18586983311fE"(i64 %addr) #8, !dbg !7247
  store i64 %4, ptr %3, align 8, !dbg !7247
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false), !dbg !7247
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !7248
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !7200, metadata !DIExpression()), !dbg !7249
  %_81 = load ptr, ptr %self, align 8, !dbg !7250, !nonnull !19, !align !3787, !noundef !19
; call x86_64::addr::VirtAddr::p4_index
  %_8 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17h75a3ef3fc98cbab0E(i64 %addr) #8, !dbg !7251
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_81, i16 %_8, ptr align 8 @alloc_6c6eb9e7c7312ea44202867f8fb72046) #8, !dbg !7250
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !7252
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !7202, metadata !DIExpression()), !dbg !7253
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_9 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %_6) #8, !dbg !7254
  br i1 %_9, label %bb5, label %bb7, !dbg !7254

bb7:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %5 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h7a607bba8cfc69bdE(ptr align 8 %_6) #8, !dbg !7255
  store i64 %5, ptr %_12, align 8, !dbg !7255
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_10 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h9705d5788c1c2c00E(ptr align 8 %_12, i64 128) #8, !dbg !7255
  br i1 %_10, label %bb10, label %bb11, !dbg !7255

bb5:                                              ; preds = %start
  store i64 3, ptr %0, align 8, !dbg !7256
  br label %bb62, !dbg !7257

bb62:                                             ; preds = %bb57, %bb56, %bb48, %bb36, %bb32, %bb20, %bb16, %bb5
  ret void, !dbg !7259

bb11:                                             ; preds = %bb7
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_16, ptr align 8 %page, i64 8, i1 false), !dbg !7260
  %6 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7261
  %_17 = load i16, ptr %6, align 8, !dbg !7261, !noundef !19
  %7 = load i64, ptr %_16, align 8, !dbg !7262
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_15 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17he8d7b0b1dc699bd0E(i64 %7, i16 %_17) #8, !dbg !7262
  store ptr %_15, ptr %p3.dbg.spill, align 8, !dbg !7263
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !7204, metadata !DIExpression()), !dbg !7264
; call x86_64::addr::VirtAddr::p3_index
  %_20 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17hd5a1185bec630e2dE(i64 %addr) #8, !dbg !7265
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_19 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_15, i16 %_20, ptr align 8 @alloc_14fa683fb883b9547f78c2d1380aafc1) #8, !dbg !7266
  store ptr %_19, ptr %p3_entry.dbg.spill, align 8, !dbg !7267
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !7206, metadata !DIExpression()), !dbg !7268
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_21 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %_19) #8, !dbg !7269
  br i1 %_21, label %bb16, label %bb17, !dbg !7269

bb10:                                             ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @alloc_ddc88da32b2765c7908fb63b2dcf7726, i64 35, ptr align 8 @alloc_c2d13148eed7844dbcf0e57fd1f8caaf) #9, !dbg !7270
  unreachable, !dbg !7270

bb17:                                             ; preds = %bb11
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %8 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h7a607bba8cfc69bdE(ptr align 8 %_19) #8, !dbg !7271
  store i64 %8, ptr %_24, align 8, !dbg !7271
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_22 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h9705d5788c1c2c00E(ptr align 8 %_24, i64 128) #8, !dbg !7271
  br i1 %_22, label %bb20, label %bb27, !dbg !7271

bb16:                                             ; preds = %bb11
  store i64 3, ptr %0, align 8, !dbg !7272
  br label %bb62, !dbg !7273

bb27:                                             ; preds = %bb17
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_38, ptr align 8 %page, i64 8, i1 false), !dbg !7275
  %9 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7276
  %_39 = load i16, ptr %9, align 8, !dbg !7276, !noundef !19
  %10 = load i64, ptr %_38, align 8, !dbg !7277
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_37 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17hf659ea904b1883b8E(i64 %10, i16 %_39) #8, !dbg !7277
  store ptr %_37, ptr %p2.dbg.spill, align 8, !dbg !7278
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !7216, metadata !DIExpression()), !dbg !7279
; call x86_64::addr::VirtAddr::p2_index
  %_42 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17hd489bd151df2395eE(i64 %addr) #8, !dbg !7280
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_41 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_37, i16 %_42, ptr align 8 @alloc_74f79559ac794d7ddbe9f6789bd0ee06) #8, !dbg !7281
  store ptr %_41, ptr %p2_entry.dbg.spill, align 8, !dbg !7282
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !7218, metadata !DIExpression()), !dbg !7283
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_43 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %_41) #8, !dbg !7284
  br i1 %_43, label %bb32, label %bb33, !dbg !7284

bb20:                                             ; preds = %bb17
; call x86_64::addr::VirtAddr::p3_index
  %_27 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17hd5a1185bec630e2dE(i64 %addr) #8, !dbg !7285
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_26 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_15, i16 %_27, ptr align 8 @alloc_3bc6ce6d73639fb10dc0fff7e4f5036a) #8, !dbg !7286
  store ptr %_26, ptr %entry.dbg.spill, align 8, !dbg !7287
  call void @llvm.dbg.declare(metadata ptr %entry.dbg.spill, metadata !7208, metadata !DIExpression()), !dbg !7288
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_29 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hf5b7a30e35c9c943E(ptr align 8 %_26) #8, !dbg !7289
; call x86_64::structures::paging::frame::PhysFrame<S>::containing_address
  %11 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h5b5556f791c2da92E"(i64 %_29) #8, !dbg !7290
  store i64 %11, ptr %2, align 8, !dbg !7290
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %2, i64 8, i1 false), !dbg !7290
; call x86_64::addr::VirtAddr::as_u64
  %_31 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417hd59810f57450c621E(i64 %addr) #8, !dbg !7291
  %offset = and i64 %_31, 1073741823, !dbg !7291
  store i64 %offset, ptr %offset.dbg.spill, align 8, !dbg !7291
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !7212, metadata !DIExpression()), !dbg !7292
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %flags = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h7a607bba8cfc69bdE(ptr align 8 %_26) #8, !dbg !7293
  store i64 %flags, ptr %flags.dbg.spill, align 8, !dbg !7293
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !7214, metadata !DIExpression()), !dbg !7294
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_34, ptr align 8 %frame, i64 8, i1 false), !dbg !7295
  %12 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size1GiB", ptr %_33, i32 0, i32 1, !dbg !7296
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %12, ptr align 8 %_34, i64 8, i1 false), !dbg !7296
  store i64 2, ptr %_33, align 8, !dbg !7296
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %0, ptr align 8 %_33, i64 16, i1 false), !dbg !7297
  %13 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 1, !dbg !7297
  store i64 %offset, ptr %13, align 8, !dbg !7297
  %14 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 2, !dbg !7297
  store i64 %flags, ptr %14, align 8, !dbg !7297
  br label %bb62, !dbg !7273

bb33:                                             ; preds = %bb27
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %15 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h7a607bba8cfc69bdE(ptr align 8 %_41) #8, !dbg !7298
  store i64 %15, ptr %_46, align 8, !dbg !7298
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_44 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h9705d5788c1c2c00E(ptr align 8 %_46, i64 128) #8, !dbg !7298
  br i1 %_44, label %bb36, label %bb43, !dbg !7298

bb32:                                             ; preds = %bb27
  store i64 3, ptr %0, align 8, !dbg !7299
  br label %bb62, !dbg !7300

bb43:                                             ; preds = %bb33
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_60, ptr align 8 %page, i64 8, i1 false), !dbg !7302
  %16 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7303
  %_61 = load i16, ptr %16, align 8, !dbg !7303, !noundef !19
  %17 = load i64, ptr %_60, align 8, !dbg !7304
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_59 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h9df005a8a8239ae1E(i64 %17, i16 %_61) #8, !dbg !7304
  store ptr %_59, ptr %p1.dbg.spill, align 8, !dbg !7305
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !7228, metadata !DIExpression()), !dbg !7306
; call x86_64::addr::VirtAddr::p1_index
  %_64 = call i16 @_ZN6x86_644addr8VirtAddr8p1_index17h4da83fd312115359E(i64 %addr) #8, !dbg !7307
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_63 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_59, i16 %_64, ptr align 8 @alloc_cb57162efb264f51503bfcc4762e6dd5) #8, !dbg !7308
  store ptr %_63, ptr %p1_entry.dbg.spill, align 8, !dbg !7309
  call void @llvm.dbg.declare(metadata ptr %p1_entry.dbg.spill, metadata !7230, metadata !DIExpression()), !dbg !7310
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_65 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %_63) #8, !dbg !7311
  br i1 %_65, label %bb48, label %bb49, !dbg !7311

bb36:                                             ; preds = %bb33
; call x86_64::addr::VirtAddr::p2_index
  %_49 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17hd489bd151df2395eE(i64 %addr) #8, !dbg !7312
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_48 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %_37, i16 %_49, ptr align 8 @alloc_95da37d02c5de4915c7b700b83493d72) #8, !dbg !7313
  store ptr %_48, ptr %entry.dbg.spill3, align 8, !dbg !7314
  call void @llvm.dbg.declare(metadata ptr %entry.dbg.spill3, metadata !7220, metadata !DIExpression()), !dbg !7315
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_51 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hf5b7a30e35c9c943E(ptr align 8 %_48) #8, !dbg !7316
; call x86_64::structures::paging::frame::PhysFrame<S>::containing_address
  %18 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17hc2cb3a41fb2a2014E"(i64 %_51) #8, !dbg !7317
  store i64 %18, ptr %1, align 8, !dbg !7317
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame1, ptr align 8 %1, i64 8, i1 false), !dbg !7317
; call x86_64::addr::VirtAddr::as_u64
  %_53 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417hd59810f57450c621E(i64 %addr) #8, !dbg !7318
  %offset4 = and i64 %_53, 2097151, !dbg !7318
  store i64 %offset4, ptr %offset.dbg.spill5, align 8, !dbg !7318
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill5, metadata !7224, metadata !DIExpression()), !dbg !7319
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %flags6 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h7a607bba8cfc69bdE(ptr align 8 %_48) #8, !dbg !7320
  store i64 %flags6, ptr %flags.dbg.spill7, align 8, !dbg !7320
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill7, metadata !7226, metadata !DIExpression()), !dbg !7321
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_56, ptr align 8 %frame1, i64 8, i1 false), !dbg !7322
  %19 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size2MiB", ptr %_55, i32 0, i32 1, !dbg !7323
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %19, ptr align 8 %_56, i64 8, i1 false), !dbg !7323
  store i64 1, ptr %_55, align 8, !dbg !7323
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %0, ptr align 8 %_55, i64 16, i1 false), !dbg !7324
  %20 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 1, !dbg !7324
  store i64 %offset4, ptr %20, align 8, !dbg !7324
  %21 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 2, !dbg !7324
  store i64 %flags6, ptr %21, align 8, !dbg !7324
  br label %bb62, !dbg !7300

bb49:                                             ; preds = %bb43
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %22 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h7a607bba8cfc69bdE(ptr align 8 %_63) #8, !dbg !7325
  store i64 %22, ptr %_68, align 8, !dbg !7325
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_66 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h9705d5788c1c2c00E(ptr align 8 %_68, i64 128) #8, !dbg !7325
  br i1 %_66, label %bb52, label %bb53, !dbg !7325

bb48:                                             ; preds = %bb43
  store i64 3, ptr %0, align 8, !dbg !7326
  br label %bb62, !dbg !7327

bb53:                                             ; preds = %bb49
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_71 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hf5b7a30e35c9c943E(ptr align 8 %_63) #8, !dbg !7329
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h7ec1dae514fd87f1E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>") %_70, i64 %_71) #8, !dbg !7330
  %_72 = load i64, ptr %_70, align 8, !dbg !7330, !range !1853, !noundef !19
  %23 = icmp eq i64 %_72, 0, !dbg !7331
  br i1 %23, label %bb57, label %bb56, !dbg !7331

bb52:                                             ; preds = %bb49
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @alloc_aa3962a8c3b27ab7223cf1f939656dd1, i64 35, ptr align 8 @alloc_e7306704ecde77a3b68666ca399c777d) #9, !dbg !7332
  unreachable, !dbg !7332

bb57:                                             ; preds = %bb53
  %24 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok", ptr %_70, i32 0, i32 1, !dbg !7333
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame2, ptr align 8 %24, i64 8, i1 false), !dbg !7333
; call x86_64::addr::VirtAddr::page_offset
  %_76 = call i16 @_ZN6x86_644addr8VirtAddr11page_offset17h6468a3f0e4ddf21aE(i64 %addr) #8, !dbg !7334
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageOffset> for u64>::from
  %offset8 = call i64 @"_ZN6x86_6410structures6paging10page_table111_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageOffset$GT$$u20$for$u20$u64$GT$4from17h053d6fac42943485E"(i16 %_76) #8, !dbg !7335
  store i64 %offset8, ptr %offset.dbg.spill9, align 8, !dbg !7335
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill9, metadata !7236, metadata !DIExpression()), !dbg !7336
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %flags10 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h7a607bba8cfc69bdE(ptr align 8 %_63) #8, !dbg !7337
  store i64 %flags10, ptr %flags.dbg.spill11, align 8, !dbg !7337
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill11, metadata !7238, metadata !DIExpression()), !dbg !7338
  %25 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size4KiB", ptr %_78, i32 0, i32 1, !dbg !7339
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %25, ptr align 8 %frame2, i64 8, i1 false), !dbg !7339
  store i64 0, ptr %_78, align 8, !dbg !7339
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %0, ptr align 8 %_78, i64 16, i1 false), !dbg !7340
  %26 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 1, !dbg !7340
  store i64 %offset8, ptr %26, align 8, !dbg !7340
  %27 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 2, !dbg !7340
  store i64 %flags10, ptr %27, align 8, !dbg !7340
  br label %bb62, !dbg !7259

bb56:                                             ; preds = %bb53
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_74 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hf5b7a30e35c9c943E(ptr align 8 %_63) #8, !dbg !7341
  %28 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::InvalidFrameAddress", ptr %0, i32 0, i32 1, !dbg !7342
  store i64 %_74, ptr %28, align 8, !dbg !7342
  store i64 4, ptr %0, align 8, !dbg !7342
  br label %bb62, !dbg !7327

bb6:                                              ; No predecessors!
  unreachable, !dbg !7343
}

; <x86_64::structures::paging::mapper::recursive_page_table::InvalidPageTable as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Display$GT$3fmt17hcae3bd37c8607b6eE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7344 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca %"core::fmt::Arguments<'_>", align 8
  %_4 = alloca %"core::fmt::Arguments<'_>", align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7350, metadata !DIExpression()), !dbg !7352
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7351, metadata !DIExpression()), !dbg !7353
  %1 = load i8, ptr %self, align 1, !dbg !7354, !range !1562, !noundef !19
  %2 = trunc i8 %1 to i1, !dbg !7354
  %_3 = zext i1 %2 to i64, !dbg !7354
  %3 = icmp eq i64 %_3, 0, !dbg !7355
  br i1 %3, label %bb3, label %bb1, !dbg !7355

bb3:                                              ; preds = %start
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17h7be25b041f495c0bE(ptr sret(%"core::fmt::Arguments<'_>") %_4, ptr align 8 @alloc_b94af50a7a28aa2c31ad841ef89794a1, i64 1) #8, !dbg !7356
; call core::fmt::Formatter::write_fmt
  %4 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h07bff8451d2c096fE(ptr align 8 %f, ptr %_4) #8, !dbg !7356
  %5 = zext i1 %4 to i8, !dbg !7356
  store i8 %5, ptr %0, align 1, !dbg !7356
  br label %bb6, !dbg !7356

bb1:                                              ; preds = %start
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17h7be25b041f495c0bE(ptr sret(%"core::fmt::Arguments<'_>") %_6, ptr align 8 @alloc_07a2bee958e26c1662e05027929cc0c4, i64 1) #8, !dbg !7357
; call core::fmt::Formatter::write_fmt
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h07bff8451d2c096fE(ptr align 8 %f, ptr %_6) #8, !dbg !7357
  %7 = zext i1 %6 to i8, !dbg !7357
  store i8 %7, ptr %0, align 1, !dbg !7357
  br label %bb6, !dbg !7357

bb2:                                              ; No predecessors!
  unreachable, !dbg !7354

bb6:                                              ; preds = %bb3, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !7358, !range !1562, !noundef !19
  %9 = trunc i8 %8 to i1, !dbg !7358
  ret i1 %9, !dbg !7358
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h15ca291a635430afE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7359 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7363, metadata !DIExpression()), !dbg !7365
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7364, metadata !DIExpression()), !dbg !7366
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7367
  %4 = load i64, ptr %2, align 8, !dbg !7367
; call x86_64::structures::paging::mapper::recursive_page_table::p3_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h203ec7a5d020d823E(i64 %4, i16 %recursive_index) #8, !dbg !7367
  store i64 %5, ptr %1, align 8, !dbg !7367
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7367
  %6 = load i64, ptr %_4, align 8, !dbg !7367
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h33490a236e82b611E"(i64 %6) #8, !dbg !7367
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h83dfd1c1f8fb528aE(i64 %_3) #8, !dbg !7367
  ret ptr %7, !dbg !7368
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17had077ac26c7328f3E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7369 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7373, metadata !DIExpression()), !dbg !7375
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7374, metadata !DIExpression()), !dbg !7376
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7377
  %4 = load i64, ptr %2, align 8, !dbg !7377
; call x86_64::structures::paging::mapper::recursive_page_table::p3_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17hb30172d76400bc8dE(i64 %4, i16 %recursive_index) #8, !dbg !7377
  store i64 %5, ptr %1, align 8, !dbg !7377
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7377
  %6 = load i64, ptr %_4, align 8, !dbg !7377
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h33490a236e82b611E"(i64 %6) #8, !dbg !7377
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h83dfd1c1f8fb528aE(i64 %_3) #8, !dbg !7377
  ret ptr %7, !dbg !7378
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17he8d7b0b1dc699bd0E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7379 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7383, metadata !DIExpression()), !dbg !7385
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7384, metadata !DIExpression()), !dbg !7386
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7387
  %4 = load i64, ptr %2, align 8, !dbg !7387
; call x86_64::structures::paging::mapper::recursive_page_table::p3_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h6698decc626e28fbE(i64 %4, i16 %recursive_index) #8, !dbg !7387
  store i64 %5, ptr %1, align 8, !dbg !7387
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7387
  %6 = load i64, ptr %_4, align 8, !dbg !7387
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h33490a236e82b611E"(i64 %6) #8, !dbg !7387
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h83dfd1c1f8fb528aE(i64 %_3) #8, !dbg !7387
  ret ptr %7, !dbg !7388
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h203ec7a5d020d823E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7389 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %4, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %4, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7393, metadata !DIExpression()), !dbg !7395
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7394, metadata !DIExpression()), !dbg !7396
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7397
  %5 = load i64, ptr %2, align 8, !dbg !7397
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h5f831c7ce06ceb99E"(i64 %5) #8, !dbg !7397
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %6 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17hdc95718c0c427db3E(i16 %recursive_index, i16 %recursive_index, i16 %recursive_index, i16 %_3) #8, !dbg !7398
  store i64 %6, ptr %1, align 8, !dbg !7398
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %1, i64 8, i1 false), !dbg !7398
  %7 = load i64, ptr %3, align 8, !dbg !7399
  ret i64 %7, !dbg !7399
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h6698decc626e28fbE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7400 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %4, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %4, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7404, metadata !DIExpression()), !dbg !7406
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7405, metadata !DIExpression()), !dbg !7407
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7408
  %5 = load i64, ptr %2, align 8, !dbg !7408
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h0be6d3ba22152b13E"(i64 %5) #8, !dbg !7408
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %6 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17hdc95718c0c427db3E(i16 %recursive_index, i16 %recursive_index, i16 %recursive_index, i16 %_3) #8, !dbg !7409
  store i64 %6, ptr %1, align 8, !dbg !7409
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %1, i64 8, i1 false), !dbg !7409
  %7 = load i64, ptr %3, align 8, !dbg !7410
  ret i64 %7, !dbg !7410
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17hb30172d76400bc8dE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7411 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %4, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %4, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7415, metadata !DIExpression()), !dbg !7417
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7416, metadata !DIExpression()), !dbg !7418
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7419
  %5 = load i64, ptr %2, align 8, !dbg !7419
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h50efa2d089993c6eE"(i64 %5) #8, !dbg !7419
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %6 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17hdc95718c0c427db3E(i16 %recursive_index, i16 %recursive_index, i16 %recursive_index, i16 %_3) #8, !dbg !7420
  store i64 %6, ptr %1, align 8, !dbg !7420
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %1, i64 8, i1 false), !dbg !7420
  %7 = load i64, ptr %3, align 8, !dbg !7421
  ret i64 %7, !dbg !7421
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h54fcde006a0de1caE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7422 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7424, metadata !DIExpression()), !dbg !7426
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7425, metadata !DIExpression()), !dbg !7427
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7428
  %4 = load i64, ptr %2, align 8, !dbg !7428
; call x86_64::structures::paging::mapper::recursive_page_table::p2_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h17e4a9059091d602E(i64 %4, i16 %recursive_index) #8, !dbg !7428
  store i64 %5, ptr %1, align 8, !dbg !7428
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7428
  %6 = load i64, ptr %_4, align 8, !dbg !7428
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h33490a236e82b611E"(i64 %6) #8, !dbg !7428
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h83dfd1c1f8fb528aE(i64 %_3) #8, !dbg !7428
  ret ptr %7, !dbg !7429
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17hf659ea904b1883b8E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7430 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7432, metadata !DIExpression()), !dbg !7434
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7433, metadata !DIExpression()), !dbg !7435
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7436
  %4 = load i64, ptr %2, align 8, !dbg !7436
; call x86_64::structures::paging::mapper::recursive_page_table::p2_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17hfd02a35db24e8fe6E(i64 %4, i16 %recursive_index) #8, !dbg !7436
  store i64 %5, ptr %1, align 8, !dbg !7436
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7436
  %6 = load i64, ptr %_4, align 8, !dbg !7436
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h33490a236e82b611E"(i64 %6) #8, !dbg !7436
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h83dfd1c1f8fb528aE(i64 %_3) #8, !dbg !7436
  ret ptr %7, !dbg !7437
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h17e4a9059091d602E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7438 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %4 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7440, metadata !DIExpression()), !dbg !7442
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7441, metadata !DIExpression()), !dbg !7443
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7444
  %6 = load i64, ptr %3, align 8, !dbg !7444
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h50efa2d089993c6eE"(i64 %6) #8, !dbg !7444
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7445
  %7 = load i64, ptr %2, align 8, !dbg !7445
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_4 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h9ecb4c00c8ee3461E"(i64 %7) #8, !dbg !7445
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %8 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17hdc95718c0c427db3E(i16 %recursive_index, i16 %recursive_index, i16 %_3, i16 %_4) #8, !dbg !7446
  store i64 %8, ptr %1, align 8, !dbg !7446
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %1, i64 8, i1 false), !dbg !7446
  %9 = load i64, ptr %4, align 8, !dbg !7447
  ret i64 %9, !dbg !7447
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17hfd02a35db24e8fe6E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7448 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %4 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7450, metadata !DIExpression()), !dbg !7452
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7451, metadata !DIExpression()), !dbg !7453
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7454
  %6 = load i64, ptr %3, align 8, !dbg !7454
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h0be6d3ba22152b13E"(i64 %6) #8, !dbg !7454
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7455
  %7 = load i64, ptr %2, align 8, !dbg !7455
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_4 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h62f6e5f6d625356cE"(i64 %7) #8, !dbg !7455
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %8 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17hdc95718c0c427db3E(i16 %recursive_index, i16 %recursive_index, i16 %_3, i16 %_4) #8, !dbg !7456
  store i64 %8, ptr %1, align 8, !dbg !7456
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %1, i64 8, i1 false), !dbg !7456
  %9 = load i64, ptr %4, align 8, !dbg !7457
  ret i64 %9, !dbg !7457
}

; x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
; Function Attrs: inlinehint noredzone nounwind
define internal ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h9df005a8a8239ae1E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7458 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7460, metadata !DIExpression()), !dbg !7462
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7461, metadata !DIExpression()), !dbg !7463
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7464
  %4 = load i64, ptr %2, align 8, !dbg !7464
; call x86_64::structures::paging::mapper::recursive_page_table::p1_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p1_page17hb6d0ede9e577ddf3E(i64 %4, i16 %recursive_index) #8, !dbg !7464
  store i64 %5, ptr %1, align 8, !dbg !7464
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7464
  %6 = load i64, ptr %_4, align 8, !dbg !7464
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h33490a236e82b611E"(i64 %6) #8, !dbg !7464
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h83dfd1c1f8fb528aE(i64 %_3) #8, !dbg !7464
  ret ptr %7, !dbg !7465
}

; x86_64::structures::paging::mapper::recursive_page_table::p1_page
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p1_page17hb6d0ede9e577ddf3E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7466 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %5 = alloca %"structures::paging::page::Page", align 8
  %6 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %6, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %6, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7468, metadata !DIExpression()), !dbg !7470
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7469, metadata !DIExpression()), !dbg !7471
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !7472
  %7 = load i64, ptr %4, align 8, !dbg !7472
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h0be6d3ba22152b13E"(i64 %7) #8, !dbg !7472
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7473
  %8 = load i64, ptr %3, align 8, !dbg !7473
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_4 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h62f6e5f6d625356cE"(i64 %8) #8, !dbg !7473
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7474
  %9 = load i64, ptr %2, align 8, !dbg !7474
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_5 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h0b0c64aec47c5a03E"(i64 %9) #8, !dbg !7474
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %10 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17hdc95718c0c427db3E(i16 %recursive_index, i16 %_3, i16 %_4, i16 %_5) #8, !dbg !7475
  store i64 %10, ptr %1, align 8, !dbg !7475
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %1, i64 8, i1 false), !dbg !7475
  %11 = load i64, ptr %5, align 8, !dbg !7476
  ret i64 %11, !dbg !7476
}

; x86_64::structures::paging::mapper::MappedFrame::start_address
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper11MappedFrame13start_address17he6f13d3aa13868c1E(ptr align 8 %self) unnamed_addr #1 !dbg !7477 {
start:
  %frame.dbg.spill4 = alloca ptr, align 8
  %frame.dbg.spill2 = alloca ptr, align 8
  %frame.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i64, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7482, metadata !DIExpression()), !dbg !7489
  %_2 = load i64, ptr %self, align 8, !dbg !7490, !range !929, !noundef !19
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !7491

bb2:                                              ; preds = %start
  unreachable, !dbg !7490

bb3:                                              ; preds = %start
  %frame3 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size4KiB", ptr %self, i32 0, i32 1, !dbg !7492
  store ptr %frame3, ptr %frame.dbg.spill4, align 8, !dbg !7492
  call void @llvm.dbg.declare(metadata ptr %frame.dbg.spill4, metadata !7483, metadata !DIExpression()), !dbg !7493
  %1 = load i64, ptr %frame3, align 8, !dbg !7494, !noundef !19
  store i64 %1, ptr %0, align 8, !dbg !7494
  br label %bb5, !dbg !7495

bb4:                                              ; preds = %start
  %frame1 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size2MiB", ptr %self, i32 0, i32 1, !dbg !7496
  store ptr %frame1, ptr %frame.dbg.spill2, align 8, !dbg !7496
  call void @llvm.dbg.declare(metadata ptr %frame.dbg.spill2, metadata !7485, metadata !DIExpression()), !dbg !7497
  %2 = load i64, ptr %frame1, align 8, !dbg !7498, !noundef !19
  store i64 %2, ptr %0, align 8, !dbg !7498
  br label %bb5, !dbg !7499

bb1:                                              ; preds = %start
  %frame = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size1GiB", ptr %self, i32 0, i32 1, !dbg !7500
  store ptr %frame, ptr %frame.dbg.spill, align 8, !dbg !7500
  call void @llvm.dbg.declare(metadata ptr %frame.dbg.spill, metadata !7487, metadata !DIExpression()), !dbg !7501
  %3 = load i64, ptr %frame, align 8, !dbg !7502, !noundef !19
  store i64 %3, ptr %0, align 8, !dbg !7502
  br label %bb5, !dbg !7503

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %4 = load i64, ptr %0, align 8, !dbg !7504, !noundef !19
  ret i64 %4, !dbg !7504
}

; x86_64::structures::paging::mapper::MappedFrame::size
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper11MappedFrame4size17hb229af94e341fb51E(ptr align 8 %self) unnamed_addr #1 !dbg !7505 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i64, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7509, metadata !DIExpression()), !dbg !7510
  %_2 = load i64, ptr %self, align 8, !dbg !7511, !range !929, !noundef !19
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !7512

bb2:                                              ; preds = %start
  unreachable, !dbg !7511

bb3:                                              ; preds = %start
  store i64 4096, ptr %0, align 8, !dbg !7513
  br label %bb5, !dbg !7513

bb4:                                              ; preds = %start
  store i64 2097152, ptr %0, align 8, !dbg !7514
  br label %bb5, !dbg !7514

bb1:                                              ; preds = %start
  store i64 1073741824, ptr %0, align 8, !dbg !7515
  br label %bb5, !dbg !7515

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %1 = load i64, ptr %0, align 8, !dbg !7516, !noundef !19
  ret i64 %1, !dbg !7516
}

; x86_64::structures::paging::mapper::MapperFlush<S>::new
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h1c71fdfe1838ab6bE"(i64 %0) unnamed_addr #0 !dbg !7517 {
start:
  %1 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7521, metadata !DIExpression()), !dbg !7522
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !7523
  %3 = load i64, ptr %1, align 8, !dbg !7524
  ret i64 %3, !dbg !7524
}

; x86_64::structures::paging::mapper::MapperFlush<S>::new
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h6b13c10d88f77732E"(i64 %0) unnamed_addr #0 !dbg !7525 {
start:
  %1 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7529, metadata !DIExpression()), !dbg !7530
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !7531
  %3 = load i64, ptr %1, align 8, !dbg !7532
  ret i64 %3, !dbg !7532
}

; x86_64::structures::paging::mapper::MapperFlush<S>::new
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h85eac440d669ad89E"(i64 %0) unnamed_addr #0 !dbg !7533 {
start:
  %1 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7537, metadata !DIExpression()), !dbg !7538
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !7539
  %3 = load i64, ptr %1, align 8, !dbg !7540
  ret i64 %3, !dbg !7540
}

; x86_64::structures::paging::mapper::MapperFlushAll::new
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hb9dda0cc9ed43171E() unnamed_addr #0 !dbg !7541 {
start:
  ret void, !dbg !7542
}

; x86_64::structures::paging::page::Page<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17h12de18586983311fE"(i64 %address) unnamed_addr #0 !dbg !7543 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::page::Page", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !7548, metadata !DIExpression()), !dbg !7549
; call x86_64::addr::VirtAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr10align_down17hfcbe1b2c18c4d490E(i64 %address, i64 4096) #8, !dbg !7550
  store i64 %_2, ptr %0, align 8, !dbg !7551
  %1 = load i64, ptr %0, align 8, !dbg !7552
  ret i64 %1, !dbg !7552
}

; x86_64::structures::paging::page::Page::from_page_table_indices
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17hdc95718c0c427db3E(i16 %p4_index, i16 %p3_index, i16 %p2_index, i16 %p1_index) unnamed_addr #0 !dbg !7553 {
start:
  %0 = alloca i64, align 8
  %p1_index.dbg.spill = alloca i16, align 2
  %p2_index.dbg.spill = alloca i16, align 2
  %p3_index.dbg.spill = alloca i16, align 2
  %p4_index.dbg.spill = alloca i16, align 2
  %_20 = alloca { i64, i64 }, align 8
  %_16 = alloca { i64, i64 }, align 8
  %_12 = alloca { i64, i64 }, align 8
  %_8 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  store i16 %p4_index, ptr %p4_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p4_index.dbg.spill, metadata !7557, metadata !DIExpression()), !dbg !7563
  store i16 %p3_index, ptr %p3_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p3_index.dbg.spill, metadata !7558, metadata !DIExpression()), !dbg !7564
  store i16 %p2_index, ptr %p2_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p2_index.dbg.spill, metadata !7559, metadata !DIExpression()), !dbg !7565
  store i16 %p1_index, ptr %p1_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p1_index.dbg.spill, metadata !7560, metadata !DIExpression()), !dbg !7566
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !7561, metadata !DIExpression()), !dbg !7567
  store i64 0, ptr %addr, align 8, !dbg !7568
  store i64 39, ptr %_8, align 8, !dbg !7569
  %2 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !7569
  store i64 48, ptr %2, align 8, !dbg !7569
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_9 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17hde78868aba7e80a5E"(i16 %p4_index) #8, !dbg !7570
  %3 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !7571
  %4 = load i64, ptr %3, align 8, !dbg !7571, !noundef !19
  %5 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !7571
  %6 = load i64, ptr %5, align 8, !dbg !7571, !noundef !19
; call <u64 as bit_field::BitField>::set_bits
  %_6 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hdd453f2e6ea910f6E"(ptr align 8 %addr, i64 %4, i64 %6, i64 %_9) #8, !dbg !7571
  store i64 30, ptr %_12, align 8, !dbg !7572
  %7 = getelementptr inbounds { i64, i64 }, ptr %_12, i32 0, i32 1, !dbg !7572
  store i64 39, ptr %7, align 8, !dbg !7572
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_13 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17hde78868aba7e80a5E"(i16 %p3_index) #8, !dbg !7573
  %8 = getelementptr inbounds { i64, i64 }, ptr %_12, i32 0, i32 0, !dbg !7574
  %9 = load i64, ptr %8, align 8, !dbg !7574, !noundef !19
  %10 = getelementptr inbounds { i64, i64 }, ptr %_12, i32 0, i32 1, !dbg !7574
  %11 = load i64, ptr %10, align 8, !dbg !7574, !noundef !19
; call <u64 as bit_field::BitField>::set_bits
  %_10 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hdd453f2e6ea910f6E"(ptr align 8 %addr, i64 %9, i64 %11, i64 %_13) #8, !dbg !7574
  store i64 21, ptr %_16, align 8, !dbg !7575
  %12 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 1, !dbg !7575
  store i64 30, ptr %12, align 8, !dbg !7575
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_17 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17hde78868aba7e80a5E"(i16 %p2_index) #8, !dbg !7576
  %13 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 0, !dbg !7577
  %14 = load i64, ptr %13, align 8, !dbg !7577, !noundef !19
  %15 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 1, !dbg !7577
  %16 = load i64, ptr %15, align 8, !dbg !7577, !noundef !19
; call <u64 as bit_field::BitField>::set_bits
  %_14 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hdd453f2e6ea910f6E"(ptr align 8 %addr, i64 %14, i64 %16, i64 %_17) #8, !dbg !7577
  store i64 12, ptr %_20, align 8, !dbg !7578
  %17 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !7578
  store i64 21, ptr %17, align 8, !dbg !7578
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_21 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17hde78868aba7e80a5E"(i16 %p1_index) #8, !dbg !7579
  %18 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 0, !dbg !7580
  %19 = load i64, ptr %18, align 8, !dbg !7580, !noundef !19
  %20 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !7580
  %21 = load i64, ptr %20, align 8, !dbg !7580, !noundef !19
; call <u64 as bit_field::BitField>::set_bits
  %_18 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hdd453f2e6ea910f6E"(ptr align 8 %addr, i64 %19, i64 %21, i64 %_21) #8, !dbg !7580
  %_23 = load i64, ptr %addr, align 8, !dbg !7581, !noundef !19
; call x86_64::addr::VirtAddr::new
  %_22 = call i64 @_ZN6x86_644addr8VirtAddr3new17h258d29005223b242E(i64 %_23) #8, !dbg !7582
; call x86_64::structures::paging::page::Page<S>::containing_address
  %22 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17h12de18586983311fE"(i64 %_22) #8, !dbg !7583
  store i64 %22, ptr %0, align 8, !dbg !7583
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %0, i64 8, i1 false), !dbg !7583
  %23 = load i64, ptr %1, align 8, !dbg !7584
  ret i64 %23, !dbg !7584
}

; x86_64::structures::paging::page::Page::p1_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17hbbeb6800b01173c4E(i64 %0) unnamed_addr #0 !dbg !7585 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7589, metadata !DIExpression()), !dbg !7590
  %_2 = load i64, ptr %self, align 8, !dbg !7591, !noundef !19
; call x86_64::addr::VirtAddr::p1_index
  %2 = call i16 @_ZN6x86_644addr8VirtAddr8p1_index17h4da83fd312115359E(i64 %_2) #8, !dbg !7591
  ret i16 %2, !dbg !7592
}

; <x86_64::structures::paging::page::AddressNotAligned as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Display$GT$3fmt17hbc61877c0a154d51E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7593 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7599, metadata !DIExpression()), !dbg !7601
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7600, metadata !DIExpression()), !dbg !7602
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17h7be25b041f495c0bE(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_9adaaeda530e60a914b4b1a812b64ee9, i64 1) #8, !dbg !7603
; call core::fmt::Formatter::write_fmt
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h07bff8451d2c096fE(ptr align 8 %f, ptr %_3) #8, !dbg !7603
  ret i1 %0, !dbg !7604
}

; x86_64::structures::paging::page_table::PageTableEntry::is_unused
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E(ptr align 8 %self) unnamed_addr #0 !dbg !7605 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7610, metadata !DIExpression()), !dbg !7611
  %_2 = load i64, ptr %self, align 8, !dbg !7612, !noundef !19
  %0 = icmp eq i64 %_2, 0, !dbg !7612
  ret i1 %0, !dbg !7613
}

; x86_64::structures::paging::page_table::PageTableEntry::set_unused
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17heaa55d76ec14a7c3E(ptr align 8 %self) unnamed_addr #0 !dbg !7614 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7618, metadata !DIExpression()), !dbg !7619
  store i64 0, ptr %self, align 8, !dbg !7620
  ret void, !dbg !7621
}

; x86_64::structures::paging::page_table::PageTableEntry::flags
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h7a607bba8cfc69bdE(ptr align 8 %self) unnamed_addr #0 !dbg !7622 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7626, metadata !DIExpression()), !dbg !7627
  %_2 = load i64, ptr %self, align 8, !dbg !7628, !noundef !19
; call x86_64::structures::paging::page_table::PageTableFlags::from_bits_truncate
  %0 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags18from_bits_truncate17hde6db8740e7c32b6E(i64 %_2) #8, !dbg !7629
  ret i64 %0, !dbg !7630
}

; x86_64::structures::paging::page_table::PageTableEntry::addr
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hf5b7a30e35c9c943E(ptr align 8 %self) unnamed_addr #0 !dbg !7631 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7635, metadata !DIExpression()), !dbg !7636
  %_3 = load i64, ptr %self, align 8, !dbg !7637, !noundef !19
  %_2 = and i64 %_3, 4503599627366400, !dbg !7637
; call x86_64::addr::PhysAddr::new
  %0 = call i64 @_ZN6x86_644addr8PhysAddr3new17h7951dd8f647be1a2E(i64 %_2) #8, !dbg !7638
  ret i64 %0, !dbg !7639
}

; x86_64::structures::paging::page_table::PageTableEntry::frame
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h5d7ffa12923a91cfE(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %0, ptr align 8 %self) unnamed_addr #0 !dbg !7640 {
start:
  %1 = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_11 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_10 = alloca i8, align 1
  %_9 = alloca i64, align 8
  %_6 = alloca i8, align 1
  %_5 = alloca i64, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7644, metadata !DIExpression()), !dbg !7645
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %2 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h7a607bba8cfc69bdE(ptr align 8 %self) #8, !dbg !7646
  store i64 %2, ptr %_5, align 8, !dbg !7646
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_3 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h9705d5788c1c2c00E(ptr align 8 %_5, i64 1) #8, !dbg !7646
  %_2 = xor i1 %_3, true, !dbg !7647
  br i1 %_2, label %bb3, label %bb4, !dbg !7647

bb4:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h7a607bba8cfc69bdE(ptr align 8 %self) #8, !dbg !7648
  store i64 %3, ptr %_9, align 8, !dbg !7648
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_7 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h9705d5788c1c2c00E(ptr align 8 %_9, i64 128) #8, !dbg !7648
  br i1 %_7, label %bb7, label %bb8, !dbg !7648

bb3:                                              ; preds = %start
  store i8 0, ptr %_6, align 1, !dbg !7649
  %4 = load i8, ptr %_6, align 1, !dbg !7650, !range !1562, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !7650
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %0, i32 0, i32 1, !dbg !7650
  %7 = zext i1 %5 to i8, !dbg !7650
  store i8 %7, ptr %6, align 1, !dbg !7650
  store i8 1, ptr %0, align 8, !dbg !7650
  br label %bb11, !dbg !7651

bb11:                                             ; preds = %bb8, %bb7, %bb3
  ret void, !dbg !7652

bb8:                                              ; preds = %bb4
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_12 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hf5b7a30e35c9c943E(ptr align 8 %self) #8, !dbg !7653
; call x86_64::structures::paging::frame::PhysFrame<S>::containing_address
  %8 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17ha169c9d2ac6a3362E"(i64 %_12) #8, !dbg !7654
  store i64 %8, ptr %1, align 8, !dbg !7654
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_11, ptr align 8 %1, i64 8, i1 false), !dbg !7654
  %9 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %0, i32 0, i32 1, !dbg !7655
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %9, ptr align 8 %_11, i64 8, i1 false), !dbg !7655
  store i8 0, ptr %0, align 8, !dbg !7655
  br label %bb11, !dbg !7656

bb7:                                              ; preds = %bb4
  store i8 1, ptr %_10, align 1, !dbg !7657
  %10 = load i8, ptr %_10, align 1, !dbg !7658, !range !1562, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !7658
  %12 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %0, i32 0, i32 1, !dbg !7658
  %13 = zext i1 %11 to i8, !dbg !7658
  store i8 %13, ptr %12, align 1, !dbg !7658
  store i8 1, ptr %0, align 8, !dbg !7658
  br label %bb11, !dbg !7656
}

; x86_64::structures::paging::page_table::PageTableEntry::set_flags
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hc81808496a183eb3E(ptr align 8 %self, i64 %0) unnamed_addr #0 !dbg !7659 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %flags = alloca i64, align 8
  store i64 %0, ptr %flags, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7663, metadata !DIExpression()), !dbg !7665
  call void @llvm.dbg.declare(metadata ptr %flags, metadata !7664, metadata !DIExpression()), !dbg !7666
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_4 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hf5b7a30e35c9c943E(ptr align 8 %self) #8, !dbg !7667
; call x86_64::addr::PhysAddr::as_u64
  %_3 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h09d596f30bb85b40E(i64 %_4) #8, !dbg !7667
; call x86_64::structures::paging::page_table::PageTableFlags::bits
  %_6 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17h6743cfc5ef723361E(ptr align 8 %flags) #8, !dbg !7668
  %1 = or i64 %_3, %_6, !dbg !7669
  store i64 %1, ptr %self, align 8, !dbg !7669
  ret void, !dbg !7670
}

; <x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableEntry$u20$as$u20$core..fmt..Debug$GT$3fmt17ha22d52e49a7ace48E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7671 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_16 = alloca i64, align 8
  %_10 = alloca i64, align 8
  %f1 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7676, metadata !DIExpression()), !dbg !7680
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7677, metadata !DIExpression()), !dbg !7681
  call void @llvm.dbg.declare(metadata ptr %f1, metadata !7678, metadata !DIExpression()), !dbg !7682
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17h47f70bb519b0f8d7E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %f1, ptr align 8 %f, ptr align 1 @alloc_e637f9181b11d437b46a3b229f90ff2d, i64 14) #8, !dbg !7683
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %0 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hf5b7a30e35c9c943E(ptr align 8 %self) #8, !dbg !7684
  store i64 %0, ptr %_10, align 8, !dbg !7684
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h0af38efc8b97226cE(ptr align 8 %f1, ptr align 1 @alloc_54a7bb754f73cc19a80f411dbaeede2b, i64 4, ptr align 1 %_10, ptr align 8 @vtable.j) #8, !dbg !7685
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %1 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h7a607bba8cfc69bdE(ptr align 8 %self) #8, !dbg !7686
  store i64 %1, ptr %_16, align 8, !dbg !7686
; call core::fmt::builders::DebugStruct::field
  %_11 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h0af38efc8b97226cE(ptr align 8 %f1, ptr align 1 @alloc_33b38ed17f811d2d9c0ae72269382e55, i64 5, ptr align 1 %_16, ptr align 8 @vtable.k) #8, !dbg !7687
; call core::fmt::builders::DebugStruct::finish
  %2 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h0aaa7eb44837eb54E(ptr align 8 %f1) #8, !dbg !7688
  ret i1 %2, !dbg !7689
}

; x86_64::structures::paging::page_table::PageTable::new
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table9PageTable3new17hc5aed9d7aa7c6957E(ptr sret(%"structures::paging::page_table::PageTable") %0) unnamed_addr #0 !dbg !7690 {
start:
  %_1 = alloca [512 x i64], align 8
  %1 = getelementptr inbounds [512 x i64], ptr %_1, i64 0, i64 0, !dbg !7693
  call void @llvm.memset.p0.i64(ptr align 8 %1, i8 0, i64 4096, i1 false), !dbg !7693
  call void @llvm.memcpy.p0.p0.i64(ptr align 4096 %0, ptr align 8 %_1, i64 4096, i1 false), !dbg !7694
  ret void, !dbg !7695
}

; <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
; Function Attrs: inlinehint noredzone nounwind
define internal align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E"(ptr align 4096 %self, i16 %index, ptr align 8 %0) unnamed_addr #0 !dbg !7696 {
start:
  %index.dbg.spill = alloca i16, align 2
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7701, metadata !DIExpression()), !dbg !7703
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7702, metadata !DIExpression()), !dbg !7704
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for usize>::from
  %_3 = call i64 @"_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h8e23c345155daf6eE"(i16 %index) #8, !dbg !7705
  %_5 = icmp ult i64 %_3, 512, !dbg !7706
  %1 = call i1 @llvm.expect.i1(i1 %_5, i1 true), !dbg !7706
  br i1 %1, label %bb2, label %panic, !dbg !7706

bb2:                                              ; preds = %start
  %2 = getelementptr inbounds [512 x i64], ptr %self, i64 0, i64 %_3, !dbg !7707
  ret ptr %2, !dbg !7708

panic:                                            ; preds = %start
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17hfc0bdb80f7cb0255E(i64 %_3, i64 512, ptr align 8 %0) #9, !dbg !7706
  unreachable, !dbg !7706
}

; <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
; Function Attrs: inlinehint noredzone nounwind
define internal align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17heaae314eb32f3db4E"(ptr align 4096 %self, i16 %index, ptr align 8 %0) unnamed_addr #0 !dbg !7709 {
start:
  %index.dbg.spill = alloca i16, align 2
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7714, metadata !DIExpression()), !dbg !7716
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7715, metadata !DIExpression()), !dbg !7717
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for usize>::from
  %_3 = call i64 @"_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h8e23c345155daf6eE"(i16 %index) #8, !dbg !7718
  %_5 = icmp ult i64 %_3, 512, !dbg !7719
  %1 = call i1 @llvm.expect.i1(i1 %_5, i1 true), !dbg !7719
  br i1 %1, label %bb2, label %panic, !dbg !7719

bb2:                                              ; preds = %start
  %2 = getelementptr inbounds [512 x i64], ptr %self, i64 0, i64 %_3, !dbg !7720
  ret ptr %2, !dbg !7721

panic:                                            ; preds = %start
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17hfc0bdb80f7cb0255E(i64 %_3, i64 512, ptr align 8 %0) #9, !dbg !7719
  unreachable, !dbg !7719
}

; <x86_64::structures::paging::page_table::PageTable as core::default::Default>::default
; Function Attrs: noredzone nounwind
define void @"_ZN92_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..default..Default$GT$7default17h0cc227943a2062c8E"(ptr sret(%"structures::paging::page_table::PageTable") %0) unnamed_addr #1 !dbg !7722 {
start:
; call x86_64::structures::paging::page_table::PageTable::new
  call void @_ZN6x86_6410structures6paging10page_table9PageTable3new17hc5aed9d7aa7c6957E(ptr sret(%"structures::paging::page_table::PageTable") %0) #8, !dbg !7724
  ret void, !dbg !7725
}

; <x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN86_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h49f200b4e55a0c1eE"(ptr align 4096 %self, ptr align 8 %f) unnamed_addr #0 !dbg !7726 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7731, metadata !DIExpression()), !dbg !7733
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7732, metadata !DIExpression()), !dbg !7734
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hf9180b0c75d4fe56E"(ptr align 8 %self, ptr align 8 @alloc_323efa96658456ae93519ffa98d2fb0f) #8, !dbg !7735
  %_4.0 = extractvalue { ptr, i64 } %0, 0, !dbg !7735
  %_4.1 = extractvalue { ptr, i64 } %0, 1, !dbg !7735
; call <[T] as core::fmt::Debug>::fmt
  %1 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h03a8bece2f65f7ebE"(ptr align 8 %_4.0, i64 %_4.1, ptr align 8 %f) #8, !dbg !7735
  ret i1 %1, !dbg !7736
}

; x86_64::structures::paging::page_table::PageTableIndex::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17he5520eb8745db5c6E(i16 %index) unnamed_addr #0 !dbg !7737 {
start:
  %index.dbg.spill = alloca i16, align 2
  %0 = alloca i16, align 2
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7741, metadata !DIExpression()), !dbg !7742
  %_2 = urem i16 %index, 512, !dbg !7743
  store i16 %_2, ptr %0, align 2, !dbg !7744
  %1 = load i16, ptr %0, align 2, !dbg !7745, !noundef !19
  ret i16 %1, !dbg !7745
}

; x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17hde78868aba7e80a5E"(i16 %index) unnamed_addr #0 !dbg !7746 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %index.dbg.spill = alloca i16, align 2
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7751, metadata !DIExpression()), !dbg !7752
  store i16 %index, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !4990, metadata !DIExpression()), !dbg !7753
  %0 = zext i16 %index to i64, !dbg !7755
  ret i64 %0, !dbg !7756
}

; x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for usize>::from
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h8e23c345155daf6eE"(i16 %index) unnamed_addr #0 !dbg !7757 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %index.dbg.spill = alloca i16, align 2
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7762, metadata !DIExpression()), !dbg !7763
  store i16 %index, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !7764, metadata !DIExpression()), !dbg !7770
  %0 = zext i16 %index to i64, !dbg !7772
  ret i64 %0, !dbg !7773
}

; x86_64::structures::paging::page_table::PageOffset::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_6410structures6paging10page_table10PageOffset12new_truncate17h057128183d41f8deE(i16 %offset) unnamed_addr #0 !dbg !7774 {
start:
  %offset.dbg.spill = alloca i16, align 2
  %0 = alloca i16, align 2
  store i16 %offset, ptr %offset.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !7778, metadata !DIExpression()), !dbg !7779
  %_2 = urem i16 %offset, 4096, !dbg !7780
  store i16 %_2, ptr %0, align 2, !dbg !7781
  %1 = load i16, ptr %0, align 2, !dbg !7782, !noundef !19
  ret i16 %1, !dbg !7782
}

; x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageOffset> for u64>::from
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN6x86_6410structures6paging10page_table111_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageOffset$GT$$u20$for$u20$u64$GT$4from17h053d6fac42943485E"(i16 %offset) unnamed_addr #0 !dbg !7783 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %offset.dbg.spill = alloca i16, align 2
  store i16 %offset, ptr %offset.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !7788, metadata !DIExpression()), !dbg !7789
  store i16 %offset, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !4990, metadata !DIExpression()), !dbg !7790
  %0 = zext i16 %offset to i64, !dbg !7792
  ret i64 %0, !dbg !7793
}

; x86_64::structures::paging::page_table::PageTableLevel::next_lower_level
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_6410structures6paging10page_table14PageTableLevel16next_lower_level17h1347a3071e758cbaE(i8 %0) unnamed_addr #1 !dbg !7794 {
start:
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %1 = alloca i8, align 1
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7811, metadata !DIExpression()), !dbg !7812
  %2 = load i8, ptr %self, align 1, !dbg !7813, !range !7814, !noundef !19
  %_2 = zext i8 %2 to i64, !dbg !7813
  switch i64 %_2, label %bb2 [
    i64 1, label %bb1
    i64 2, label %bb5
    i64 3, label %bb4
    i64 4, label %bb3
  ], !dbg !7815

bb2:                                              ; preds = %start
  unreachable, !dbg !7813

bb1:                                              ; preds = %start
  store i8 0, ptr %1, align 1, !dbg !7816
  br label %bb6, !dbg !7816

bb5:                                              ; preds = %start
  store i8 1, ptr %_5, align 1, !dbg !7817
  %3 = load i8, ptr %_5, align 1, !dbg !7818, !range !7814, !noundef !19
  store i8 %3, ptr %1, align 1, !dbg !7818
  br label %bb6, !dbg !7819

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !7820
  %4 = load i8, ptr %_4, align 1, !dbg !7821, !range !7814, !noundef !19
  store i8 %4, ptr %1, align 1, !dbg !7821
  br label %bb6, !dbg !7822

bb3:                                              ; preds = %start
  store i8 3, ptr %_3, align 1, !dbg !7823
  %5 = load i8, ptr %_3, align 1, !dbg !7824, !range !7814, !noundef !19
  store i8 %5, ptr %1, align 1, !dbg !7824
  br label %bb6, !dbg !7825

bb6:                                              ; preds = %bb1, %bb5, %bb4, %bb3
  %6 = load i8, ptr %1, align 1, !dbg !7826, !range !3109, !noundef !19
  ret i8 %6, !dbg !7826
}

; x86_64::structures::paging::page_table::PageTableLevel::table_address_space_alignment
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging10page_table14PageTableLevel29table_address_space_alignment17hbaedaa108573721fE(i8 %0) unnamed_addr #1 !dbg !7827 {
start:
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7831, metadata !DIExpression()), !dbg !7832
  %1 = load i8, ptr %self, align 1, !dbg !7833, !range !7814, !noundef !19
  %_5 = zext i8 %1 to i64, !dbg !7833
  %_6 = icmp sge i64 4, %_5, !dbg !7833
  call void @llvm.assume(i1 %_6), !dbg !7833
  %_7 = icmp sle i64 1, %_5, !dbg !7833
  call void @llvm.assume(i1 %_7), !dbg !7833
  %_4 = trunc i64 %_5 to i8, !dbg !7833
  %2 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 %_4, i8 9), !dbg !7833
  %_8.0 = extractvalue { i8, i1 } %2, 0, !dbg !7833
  %_8.1 = extractvalue { i8, i1 } %2, 1, !dbg !7833
  %3 = call i1 @llvm.expect.i1(i1 %_8.1, i1 false), !dbg !7833
  br i1 %3, label %panic, label %bb1, !dbg !7833

bb1:                                              ; preds = %start
  %4 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 %_8.0, i8 12), !dbg !7834
  %_9.0 = extractvalue { i8, i1 } %4, 0, !dbg !7834
  %_9.1 = extractvalue { i8, i1 } %4, 1, !dbg !7834
  %5 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !7834
  br i1 %5, label %panic1, label %bb2, !dbg !7834

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_650203527b15c64a4f753ab85d5e73c4) #9, !dbg !7833
  unreachable, !dbg !7833

bb2:                                              ; preds = %bb1
  %_10 = icmp ult i8 %_9.0, 64, !dbg !7835
  %6 = call i1 @llvm.expect.i1(i1 %_10, i1 true), !dbg !7835
  br i1 %6, label %bb3, label %panic2, !dbg !7835

panic1:                                           ; preds = %bb1
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_cf562a9d5b72243d076045b937719af5) #9, !dbg !7834
  unreachable, !dbg !7834

bb3:                                              ; preds = %bb2
  %7 = zext i8 %_9.0 to i64, !dbg !7835
  %8 = and i64 %7, 63, !dbg !7835
  %9 = shl i64 1, %8, !dbg !7835
  ret i64 %9, !dbg !7836

panic2:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_62dee01d13712bc34b376dfcbf090a7a) #9, !dbg !7835
  unreachable, !dbg !7835
}

; x86_64::structures::paging::page_table::PageTableLevel::entry_address_space_alignment
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging10page_table14PageTableLevel29entry_address_space_alignment17hb9a7b1b61ba180f9E(i8 %0) unnamed_addr #1 !dbg !7837 {
start:
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7839, metadata !DIExpression()), !dbg !7840
  %1 = load i8, ptr %self, align 1, !dbg !7841, !range !7814, !noundef !19
  %_6 = zext i8 %1 to i64, !dbg !7841
  %_7 = icmp sge i64 4, %_6, !dbg !7841
  call void @llvm.assume(i1 %_7), !dbg !7841
  %_8 = icmp sle i64 1, %_6, !dbg !7841
  call void @llvm.assume(i1 %_8), !dbg !7841
  %_5 = trunc i64 %_6 to i8, !dbg !7841
  %_9.0 = sub i8 %_5, 1, !dbg !7842
  %_9.1 = icmp ult i8 %_5, 1, !dbg !7842
  %2 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !7842
  br i1 %2, label %panic, label %bb1, !dbg !7842

bb1:                                              ; preds = %start
  %3 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 %_9.0, i8 9), !dbg !7843
  %_10.0 = extractvalue { i8, i1 } %3, 0, !dbg !7843
  %_10.1 = extractvalue { i8, i1 } %3, 1, !dbg !7843
  %4 = call i1 @llvm.expect.i1(i1 %_10.1, i1 false), !dbg !7843
  br i1 %4, label %panic1, label %bb2, !dbg !7843

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_d4b0545f0e3b7f4d725224c8d0ecd2f4) #9, !dbg !7842
  unreachable, !dbg !7842

bb2:                                              ; preds = %bb1
  %5 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 %_10.0, i8 12), !dbg !7844
  %_11.0 = extractvalue { i8, i1 } %5, 0, !dbg !7844
  %_11.1 = extractvalue { i8, i1 } %5, 1, !dbg !7844
  %6 = call i1 @llvm.expect.i1(i1 %_11.1, i1 false), !dbg !7844
  br i1 %6, label %panic2, label %bb3, !dbg !7844

panic1:                                           ; preds = %bb1
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_ab4ab28bf2d8b2394bee482a63379ea3) #9, !dbg !7843
  unreachable, !dbg !7843

bb3:                                              ; preds = %bb2
  %_12 = icmp ult i8 %_11.0, 64, !dbg !7845
  %7 = call i1 @llvm.expect.i1(i1 %_12, i1 true), !dbg !7845
  br i1 %7, label %bb4, label %panic3, !dbg !7845

panic2:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_fa8ce10a02406d536f81a6d1a34f5dae) #9, !dbg !7844
  unreachable, !dbg !7844

bb4:                                              ; preds = %bb3
  %8 = zext i8 %_11.0 to i64, !dbg !7845
  %9 = and i64 %8, 63, !dbg !7845
  %10 = shl i64 1, %9, !dbg !7845
  ret i64 %10, !dbg !7846

panic3:                                           ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_ea811f8279ca741649d285690a060206) #9, !dbg !7845
  unreachable, !dbg !7845
}

; x86_64::PrivilegeLevel::from_u16
; Function Attrs: inlinehint noredzone nounwind
define internal i8 @_ZN6x86_6414PrivilegeLevel8from_u1617hecdb388af53d9093E(i16 %value) unnamed_addr #0 !dbg !7847 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %value.dbg.spill = alloca i16, align 2
  %_8 = alloca [1 x { ptr, ptr }], align 8
  %_4 = alloca %"core::fmt::Arguments<'_>", align 8
  %i = alloca i16, align 2
  %1 = alloca i8, align 1
  store i16 %value, ptr %value.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !7851, metadata !DIExpression()), !dbg !7854
  call void @llvm.dbg.declare(metadata ptr %i, metadata !7852, metadata !DIExpression()), !dbg !7855
  switch i16 %value, label %bb1 [
    i16 0, label %bb2
    i16 1, label %bb3
    i16 2, label %bb4
    i16 3, label %bb5
  ], !dbg !7856

bb1:                                              ; preds = %start
  store i16 %value, ptr %i, align 2, !dbg !7857
  store ptr %i, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !7858, metadata !DIExpression()), !dbg !7861
  store ptr %i, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !5699, metadata !DIExpression()), !dbg !7863
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h97a59e5ad04b9a28E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !5705, metadata !DIExpression()), !dbg !7865
  store ptr %i, ptr %0, align 8, !dbg !7866
  %2 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !7866
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h97a59e5ad04b9a28E", ptr %2, align 8, !dbg !7866
  %3 = load ptr, ptr %0, align 8, !dbg !7867, !nonnull !19, !align !4493, !noundef !19
  %4 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !7867
  %5 = load ptr, ptr %4, align 8, !dbg !7867, !nonnull !19, !noundef !19
  %6 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !7867
  %7 = insertvalue { ptr, ptr } %6, ptr %5, 1, !dbg !7867
  %8 = extractvalue { ptr, ptr } %7, 0, !dbg !7868
  %9 = extractvalue { ptr, ptr } %7, 1, !dbg !7868
  %_9.0 = extractvalue { ptr, ptr } %7, 0, !dbg !7869
  %_9.1 = extractvalue { ptr, ptr } %7, 1, !dbg !7869
  %10 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_8, i64 0, i64 0, !dbg !7869
  %11 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 0, !dbg !7869
  store ptr %_9.0, ptr %11, align 8, !dbg !7869
  %12 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 1, !dbg !7869
  store ptr %_9.1, ptr %12, align 8, !dbg !7869
; call core::fmt::Arguments::new_v1
  call void @_ZN4core3fmt9Arguments6new_v117h7f724d6b21a864d3E(ptr sret(%"core::fmt::Arguments<'_>") %_4, ptr align 8 @alloc_a80c07b965f7afb785a543a0ed99a28d, i64 2, ptr align 8 %_8, i64 1) #8, !dbg !7869
; call core::panicking::panic_fmt
  call void @_ZN4core9panicking9panic_fmt17hcc3c3e2c718b0327E(ptr %_4, ptr align 8 @alloc_394c49cb3b968ab3294627bd400b6bcd) #9, !dbg !7869
  unreachable, !dbg !7869

bb2:                                              ; preds = %start
  store i8 0, ptr %1, align 1, !dbg !7870
  br label %bb8, !dbg !7870

bb3:                                              ; preds = %start
  store i8 1, ptr %1, align 1, !dbg !7871
  br label %bb8, !dbg !7871

bb4:                                              ; preds = %start
  store i8 2, ptr %1, align 1, !dbg !7872
  br label %bb8, !dbg !7872

bb5:                                              ; preds = %start
  store i8 3, ptr %1, align 1, !dbg !7873
  br label %bb8, !dbg !7873

bb8:                                              ; preds = %bb2, %bb3, %bb4, %bb5
  %13 = load i8, ptr %1, align 1, !dbg !7874, !range !3113, !noundef !19
  ret i8 %13, !dbg !7874
}

; <x86_64::addr::PhysAddr as core::cmp::PartialEq>::eq
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN63_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h17bdb2da82cb6cf7E"(ptr align 8 %self, ptr align 8 %other) unnamed_addr #0 !dbg !7875 {
start:
  %other.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7880, metadata !DIExpression()), !dbg !7882
  store ptr %other, ptr %other.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %other.dbg.spill, metadata !7881, metadata !DIExpression()), !dbg !7882
  %_3 = load i64, ptr %self, align 8, !dbg !7883, !noundef !19
  %_4 = load i64, ptr %other, align 8, !dbg !7883, !noundef !19
  %0 = icmp eq i64 %_3, %_4, !dbg !7883
  ret i1 %0, !dbg !7884
}

; <x86_64::instructions::port::ReadOnlyAccess as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..instructions..port..ReadOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h240e78b7da136bc3E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7885 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7896, metadata !DIExpression()), !dbg !7898
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7897, metadata !DIExpression()), !dbg !7898
  store ptr %self, ptr %_6, align 8, !dbg !7899
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hee47b2ae583d8c1bE(ptr align 8 %f, ptr align 1 @alloc_7dbf889c4646f27498b04e74a893bfc9, i64 14, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !7898
  ret i1 %0, !dbg !7900
}

; <x86_64::instructions::port::WriteOnlyAccess as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..instructions..port..WriteOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17he1f2623464710f73E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7901 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7910, metadata !DIExpression()), !dbg !7912
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7911, metadata !DIExpression()), !dbg !7912
  store ptr %self, ptr %_6, align 8, !dbg !7913
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hee47b2ae583d8c1bE(ptr align 8 %f, ptr align 1 @alloc_80c09ca433ea81d6b3a0264c44de55ca, i64 15, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !7912
  ret i1 %0, !dbg !7914
}

; <x86_64::instructions::port::ReadWriteAccess as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..instructions..port..ReadWriteAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h6b1f0b8a252da709E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7915 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7924, metadata !DIExpression()), !dbg !7926
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7925, metadata !DIExpression()), !dbg !7926
  store ptr %self, ptr %_6, align 8, !dbg !7927
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hee47b2ae583d8c1bE(ptr align 8 %f, ptr align 1 @alloc_b457e14e532e5df6d1dd610fea8f93c5, i64 15, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !7926
  ret i1 %0, !dbg !7928
}

; <x86_64::instructions::random::RdRand as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..instructions..random..RdRand$u20$as$u20$core..fmt..Debug$GT$3fmt17he3474461646bb3f7E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7929 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7940, metadata !DIExpression()), !dbg !7942
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7941, metadata !DIExpression()), !dbg !7942
  store ptr %self, ptr %_6, align 8, !dbg !7943
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hee47b2ae583d8c1bE(ptr align 8 %f, ptr align 1 @alloc_8414242f6e692d2a9968f50684dee321, i64 6, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !7942
  ret i1 %0, !dbg !7944
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::CS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7get_reg17hbccd1f07738255bbE"() unnamed_addr #1 !dbg !7945 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7949, metadata !DIExpression()), !dbg !7951
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, cs", "=&r"() #10, !dbg !7952, !srcloc !7953
  store i16 %1, ptr %segment, align 2, !dbg !7952
  %_2 = load i16, ptr %segment, align 2, !dbg !7954, !noundef !19
  store i16 %_2, ptr %0, align 2, !dbg !7955
  %2 = load i16, ptr %0, align 2, !dbg !7956, !noundef !19
  ret i16 %2, !dbg !7956
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::SS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7set_reg17h5caad344dbbcbd4bE"(i16 %sel) unnamed_addr #1 !dbg !7957 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7960, metadata !DIExpression()), !dbg !7961
  call void asm sideeffect inteldialect "mov ss, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7962, !srcloc !7963
  ret void, !dbg !7964
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::SS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7get_reg17h76dfaa850937c941E"() unnamed_addr #1 !dbg !7965 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7967, metadata !DIExpression()), !dbg !7969
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, ss", "=&r"() #10, !dbg !7970, !srcloc !7953
  store i16 %1, ptr %segment, align 2, !dbg !7970
  %_2 = load i16, ptr %segment, align 2, !dbg !7971, !noundef !19
  store i16 %_2, ptr %0, align 2, !dbg !7972
  %2 = load i16, ptr %0, align 2, !dbg !7973, !noundef !19
  ret i16 %2, !dbg !7973
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::DS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7set_reg17h71f73de6d30b11b6E"(i16 %sel) unnamed_addr #1 !dbg !7974 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7977, metadata !DIExpression()), !dbg !7978
  call void asm sideeffect inteldialect "mov ds, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7979, !srcloc !7963
  ret void, !dbg !7980
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::DS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7get_reg17h59135c91d95a18cdE"() unnamed_addr #1 !dbg !7981 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7983, metadata !DIExpression()), !dbg !7985
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, ds", "=&r"() #10, !dbg !7986, !srcloc !7953
  store i16 %1, ptr %segment, align 2, !dbg !7986
  %_2 = load i16, ptr %segment, align 2, !dbg !7987, !noundef !19
  store i16 %_2, ptr %0, align 2, !dbg !7988
  %2 = load i16, ptr %0, align 2, !dbg !7989, !noundef !19
  ret i16 %2, !dbg !7989
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::ES>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7set_reg17h6a6af3f6d6c347a6E"(i16 %sel) unnamed_addr #1 !dbg !7990 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7993, metadata !DIExpression()), !dbg !7994
  call void asm sideeffect inteldialect "mov es, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7995, !srcloc !7963
  ret void, !dbg !7996
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::ES>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7get_reg17h2f621c09ee8ce977E"() unnamed_addr #1 !dbg !7997 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7999, metadata !DIExpression()), !dbg !8001
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, es", "=&r"() #10, !dbg !8002, !srcloc !7953
  store i16 %1, ptr %segment, align 2, !dbg !8002
  %_2 = load i16, ptr %segment, align 2, !dbg !8003, !noundef !19
  store i16 %_2, ptr %0, align 2, !dbg !8004
  %2 = load i16, ptr %0, align 2, !dbg !8005, !noundef !19
  ret i16 %2, !dbg !8005
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::FS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7set_reg17heeac8b7774444c8eE"(i16 %sel) unnamed_addr #1 !dbg !8006 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !8009, metadata !DIExpression()), !dbg !8010
  call void asm sideeffect inteldialect "mov fs, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !8011, !srcloc !7963
  ret void, !dbg !8012
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::FS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7get_reg17h49993b9869569990E"() unnamed_addr #1 !dbg !8013 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !8015, metadata !DIExpression()), !dbg !8017
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, fs", "=&r"() #10, !dbg !8018, !srcloc !7953
  store i16 %1, ptr %segment, align 2, !dbg !8018
  %_2 = load i16, ptr %segment, align 2, !dbg !8019, !noundef !19
  store i16 %_2, ptr %0, align 2, !dbg !8020
  %2 = load i16, ptr %0, align 2, !dbg !8021, !noundef !19
  ret i16 %2, !dbg !8021
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::FS>::read_base
; Function Attrs: noredzone nounwind
define i64 @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$9read_base17hbf0ed28f038880b0E"() unnamed_addr #1 !dbg !8022 {
start:
  %val = alloca i64, align 8
  call void @llvm.dbg.declare(metadata ptr %val, metadata !8027, metadata !DIExpression()), !dbg !8029
  %0 = call i64 asm sideeffect inteldialect "rdfsbase ${0:q}", "=&r"() #10, !dbg !8030, !srcloc !8031
  store i64 %0, ptr %val, align 8, !dbg !8030
  %_2 = load i64, ptr %val, align 8, !dbg !8032, !noundef !19
; call x86_64::addr::VirtAddr::new_unsafe
  %1 = call i64 @_ZN6x86_644addr8VirtAddr10new_unsafe17hdcae78cf87e500e0E(i64 %_2) #8, !dbg !8033
  ret i64 %1, !dbg !8034
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::FS>::write_base
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$10write_base17h4d2fd8f856657134E"(i64 %base) unnamed_addr #1 !dbg !8035 {
start:
  %base.dbg.spill = alloca i64, align 8
  store i64 %base, ptr %base.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %base.dbg.spill, metadata !8039, metadata !DIExpression()), !dbg !8040
; call x86_64::addr::VirtAddr::as_u64
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417hd59810f57450c621E(i64 %base) #8, !dbg !8041
  call void asm sideeffect inteldialect "wrfsbase ${0:q}", "r,~{memory}"(i64 %_2), !dbg !8042, !srcloc !8043
  ret void, !dbg !8044
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::GS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7set_reg17ha4de5f899730ef75E"(i16 %sel) unnamed_addr #1 !dbg !8045 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !8048, metadata !DIExpression()), !dbg !8049
  call void asm sideeffect inteldialect "mov gs, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !8050, !srcloc !7963
  ret void, !dbg !8051
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::GS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7get_reg17he6ceac78dbad5d31E"() unnamed_addr #1 !dbg !8052 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !8054, metadata !DIExpression()), !dbg !8056
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, gs", "=&r"() #10, !dbg !8057, !srcloc !7953
  store i16 %1, ptr %segment, align 2, !dbg !8057
  %_2 = load i16, ptr %segment, align 2, !dbg !8058, !noundef !19
  store i16 %_2, ptr %0, align 2, !dbg !8059
  %2 = load i16, ptr %0, align 2, !dbg !8060, !noundef !19
  ret i16 %2, !dbg !8060
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::GS>::read_base
; Function Attrs: noredzone nounwind
define i64 @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$9read_base17hf80559ddd033d2f8E"() unnamed_addr #1 !dbg !8061 {
start:
  %val = alloca i64, align 8
  call void @llvm.dbg.declare(metadata ptr %val, metadata !8064, metadata !DIExpression()), !dbg !8066
  %0 = call i64 asm sideeffect inteldialect "rdgsbase ${0:q}", "=&r"() #10, !dbg !8067, !srcloc !8031
  store i64 %0, ptr %val, align 8, !dbg !8067
  %_2 = load i64, ptr %val, align 8, !dbg !8068, !noundef !19
; call x86_64::addr::VirtAddr::new_unsafe
  %1 = call i64 @_ZN6x86_644addr8VirtAddr10new_unsafe17hdcae78cf87e500e0E(i64 %_2) #8, !dbg !8069
  ret i64 %1, !dbg !8070
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::GS>::write_base
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$10write_base17hc98e9dce73fb530dE"(i64 %base) unnamed_addr #1 !dbg !8071 {
start:
  %base.dbg.spill = alloca i64, align 8
  store i64 %base, ptr %base.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %base.dbg.spill, metadata !8073, metadata !DIExpression()), !dbg !8074
; call x86_64::addr::VirtAddr::as_u64
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417hd59810f57450c621E(i64 %base) #8, !dbg !8075
  call void asm sideeffect inteldialect "wrgsbase ${0:q}", "r,~{memory}"(i64 %_2), !dbg !8076, !srcloc !8043
  ret void, !dbg !8077
}

; <x86_64::instructions::tlb::InvPicdCommand as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..instructions..tlb..InvPicdCommand$u20$as$u20$core..fmt..Debug$GT$3fmt17h6b54e2aa3374ad75E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8078 {
start:
  %__self_0.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %__self_1 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8102, metadata !DIExpression()), !dbg !8109
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8103, metadata !DIExpression()), !dbg !8109
  call void @llvm.dbg.declare(metadata ptr %__self_1, metadata !8106, metadata !DIExpression()), !dbg !8110
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !8107, metadata !DIExpression()), !dbg !8111
  %1 = load i16, ptr %self, align 8, !dbg !8109, !range !8112, !noundef !19
  %_3 = zext i16 %1 to i64, !dbg !8109
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !8109

bb2:                                              ; preds = %start
  unreachable, !dbg !8109

bb3:                                              ; preds = %start
  %__self_01 = getelementptr inbounds %"instructions::tlb::InvPicdCommand::Address", ptr %self, i32 0, i32 3, !dbg !8113
  store ptr %__self_01, ptr %__self_0.dbg.spill, align 8, !dbg !8113
  call void @llvm.dbg.declare(metadata ptr %__self_0.dbg.spill, metadata !8104, metadata !DIExpression()), !dbg !8114
  %2 = getelementptr inbounds %"instructions::tlb::InvPicdCommand::Address", ptr %self, i32 0, i32 1, !dbg !8115
  store ptr %2, ptr %__self_1, align 8, !dbg !8115
; call core::fmt::Formatter::debug_tuple_field2_finish
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field2_finish17h8b6c906ca03066d1E(ptr align 8 %f, ptr align 1 @alloc_e586c157db65a89a65447732bfda5e04, i64 7, ptr align 1 %__self_01, ptr align 8 @vtable.e, ptr align 1 %__self_1, ptr align 8 @vtable.m) #8, !dbg !8116
  %4 = zext i1 %3 to i8, !dbg !8116
  store i8 %4, ptr %0, align 1, !dbg !8116
  br label %bb6, !dbg !8116

bb4:                                              ; preds = %start
  %5 = getelementptr inbounds %"instructions::tlb::InvPicdCommand::Single", ptr %self, i32 0, i32 1, !dbg !8117
  store ptr %5, ptr %__self_0, align 8, !dbg !8117
; call core::fmt::Formatter::debug_tuple_field1_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hee47b2ae583d8c1bE(ptr align 8 %f, ptr align 1 @alloc_036f2d6762fc914bd663145cc8efae12, i64 6, ptr align 1 %__self_0, ptr align 8 @vtable.m) #8, !dbg !8118
  %7 = zext i1 %6 to i8, !dbg !8118
  store i8 %7, ptr %0, align 1, !dbg !8118
  br label %bb6, !dbg !8118

bb5:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_c35a81c35ed8801894f4dd4be694cdd4, i64 3) #8, !dbg !8109
  %9 = zext i1 %8 to i8, !dbg !8109
  store i8 %9, ptr %0, align 1, !dbg !8109
  br label %bb6, !dbg !8109

bb1:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %10 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_4d5c031864f12060c5e19e58d795833f, i64 15) #8, !dbg !8109
  %11 = zext i1 %10 to i8, !dbg !8109
  store i8 %11, ptr %0, align 1, !dbg !8109
  br label %bb6, !dbg !8109

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %12 = load i8, ptr %0, align 1, !dbg !8119, !range !1562, !noundef !19
  %13 = trunc i8 %12 to i1, !dbg !8119
  ret i1 %13, !dbg !8119
}

; <x86_64::instructions::tlb::InvpcidDescriptor as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..instructions..tlb..InvpcidDescriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc849ee71f33859cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8120 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8130, metadata !DIExpression()), !dbg !8132
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8131, metadata !DIExpression()), !dbg !8132
  %0 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !8133
  store ptr %0, ptr %_10, align 8, !dbg !8133
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17hfb775bcb5230b168E(ptr align 8 %f, ptr align 1 @alloc_0d5cb03592b112afbbe1a94eb903b132, i64 17, ptr align 1 @alloc_dd8936737fe83d3ca2c12c3e57f06e7d, i64 7, ptr align 1 %self, ptr align 8 @vtable.f, ptr align 1 @alloc_5e7dcbf984fd5f356e631e4f53bf4c8f, i64 4, ptr align 1 %_10, ptr align 8 @vtable.4) #8, !dbg !8132
  ret i1 %1, !dbg !8134
}

; <x86_64::instructions::tlb::Pcid as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..instructions..tlb..Pcid$u20$as$u20$core..fmt..Debug$GT$3fmt17hcd0b6f0d66ec2297E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8135 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8140, metadata !DIExpression()), !dbg !8142
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8141, metadata !DIExpression()), !dbg !8142
  store ptr %self, ptr %_6, align 8, !dbg !8143
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hee47b2ae583d8c1bE(ptr align 8 %f, ptr align 1 @alloc_93bed4b718694894d6a4be8b6e3bc00c, i64 4, ptr align 1 %_6, ptr align 8 @vtable.n) #8, !dbg !8142
  ret i1 %0, !dbg !8144
}

; <x86_64::registers::control::Cr0 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr0$u20$as$u20$core..fmt..Debug$GT$3fmt17hfe76eae32b47b61eE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8145 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8154, metadata !DIExpression()), !dbg !8156
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8155, metadata !DIExpression()), !dbg !8156
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_64ab1085534fe63b16468acc37de6316, i64 3) #8, !dbg !8156
  ret i1 %0, !dbg !8157
}

; <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hafa675c84c1da8eeE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8158 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_146 = alloca i8, align 1
  %_141 = alloca i8, align 1
  %_137 = alloca i8, align 1
  %_133 = alloca i8, align 1
  %_130 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !8172, metadata !DIExpression()), !dbg !8291
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !8187, metadata !DIExpression()), !dbg !8292
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !8189, metadata !DIExpression()), !dbg !8293
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !8191, metadata !DIExpression()), !dbg !8294
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !8193, metadata !DIExpression()), !dbg !8295
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !8195, metadata !DIExpression()), !dbg !8296
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !8197, metadata !DIExpression()), !dbg !8297
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !8199, metadata !DIExpression()), !dbg !8298
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !8201, metadata !DIExpression()), !dbg !8299
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !8203, metadata !DIExpression()), !dbg !8300
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !8205, metadata !DIExpression()), !dbg !8301
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !8207, metadata !DIExpression()), !dbg !8302
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !8209, metadata !DIExpression()), !dbg !8303
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !8211, metadata !DIExpression()), !dbg !8304
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !8213, metadata !DIExpression()), !dbg !8305
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !8215, metadata !DIExpression()), !dbg !8306
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !8217, metadata !DIExpression()), !dbg !8307
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !8219, metadata !DIExpression()), !dbg !8308
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !8221, metadata !DIExpression()), !dbg !8309
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !8223, metadata !DIExpression()), !dbg !8310
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !8225, metadata !DIExpression()), !dbg !8311
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !8227, metadata !DIExpression()), !dbg !8312
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !8229, metadata !DIExpression()), !dbg !8313
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !8231, metadata !DIExpression()), !dbg !8314
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !8233, metadata !DIExpression()), !dbg !8315
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !8235, metadata !DIExpression()), !dbg !8316
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !8237, metadata !DIExpression()), !dbg !8317
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !8239, metadata !DIExpression()), !dbg !8318
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !8241, metadata !DIExpression()), !dbg !8319
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !8243, metadata !DIExpression()), !dbg !8320
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !8245, metadata !DIExpression()), !dbg !8321
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !8247, metadata !DIExpression()), !dbg !8322
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !8249, metadata !DIExpression()), !dbg !8323
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !8251, metadata !DIExpression()), !dbg !8324
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !8253, metadata !DIExpression()), !dbg !8325
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !8255, metadata !DIExpression()), !dbg !8326
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !8257, metadata !DIExpression()), !dbg !8327
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !8259, metadata !DIExpression()), !dbg !8328
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !8261, metadata !DIExpression()), !dbg !8329
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !8263, metadata !DIExpression()), !dbg !8330
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !8265, metadata !DIExpression()), !dbg !8331
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !8267, metadata !DIExpression()), !dbg !8332
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !8269, metadata !DIExpression()), !dbg !8333
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !8271, metadata !DIExpression()), !dbg !8334
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !8275, metadata !DIExpression()), !dbg !8335
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !8277, metadata !DIExpression()), !dbg !8336
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !8279, metadata !DIExpression()), !dbg !8337
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !8281, metadata !DIExpression()), !dbg !8338
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !8283, metadata !DIExpression()), !dbg !8339
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !8285, metadata !DIExpression()), !dbg !8340
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !8287, metadata !DIExpression()), !dbg !8341
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !8289, metadata !DIExpression()), !dbg !8342
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !8342
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8168, metadata !DIExpression()), !dbg !8343
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !8342
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8169, metadata !DIExpression()), !dbg !8344
  call void @llvm.dbg.declare(metadata ptr %first, metadata !8170, metadata !DIExpression()), !dbg !8345
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !8273, metadata !DIExpression()), !dbg !8346
  store i8 1, ptr %first, align 1, !dbg !8347
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_ENABLE
  %_4 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21PROTECTED_MODE_ENABLE17h12f3b8c70a32efb2E"(ptr align 8 %self) #8, !dbg !8348
  br i1 %_4, label %bb2, label %bb12, !dbg !8348

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MONITOR_COPROCESSOR
  %_15 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19MONITOR_COPROCESSOR17h47ac68455bf87515E"(ptr align 8 %self) #8, !dbg !8348
  br i1 %_15, label %bb14, label %bb23, !dbg !8348

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !8349, !range !1562, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !8349
  %_5 = xor i1 %_6, true, !dbg !8350
  br i1 %_5, label %bb3, label %bb8, !dbg !8350

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !8351
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_7e8830758d595aa86401bc31236e70d9, i64 21) #8, !dbg !8352
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_12) #8, !dbg !8352
  %3 = zext i1 %2 to i8, !dbg !8352
  store i8 %3, ptr %_11, align 1, !dbg !8352
  %4 = load i8, ptr %_11, align 1, !dbg !8352, !range !1562, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !8352
  %_14 = zext i1 %5 to i64, !dbg !8352
  %6 = icmp eq i64 %_14, 0, !dbg !8352
  br i1 %6, label %bb12, label %bb11, !dbg !8352

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_8) #8, !dbg !8353
  %8 = zext i1 %7 to i8, !dbg !8353
  store i8 %8, ptr %_7, align 1, !dbg !8353
  %9 = load i8, ptr %_7, align 1, !dbg !8353, !range !1562, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !8353
  %_10 = zext i1 %10 to i64, !dbg !8353
  %11 = icmp eq i64 %_10, 0, !dbg !8353
  br i1 %11, label %bb8, label %bb7, !dbg !8353

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8354
  %13 = zext i1 %12 to i8, !dbg !8354
  store i8 %13, ptr %0, align 1, !dbg !8354
  br label %bb144, !dbg !8354

bb144:                                            ; preds = %bb143, %bb142, %bb137, %bb134, %bb129, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !8355, !range !1562, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !8355
  ret i1 %15, !dbg !8355

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8356
  %17 = zext i1 %16 to i8, !dbg !8356
  store i8 %17, ptr %0, align 1, !dbg !8356
  br label %bb144, !dbg !8356

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EMULATE_COPROCESSOR
  %_26 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19EMULATE_COPROCESSOR17h8e5f07cb17eb19f7E"(ptr align 8 %self) #8, !dbg !8348
  br i1 %_26, label %bb25, label %bb34, !dbg !8348

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !8349, !range !1562, !noundef !19
  %_17 = trunc i8 %18 to i1, !dbg !8349
  %_16 = xor i1 %_17, true, !dbg !8350
  br i1 %_16, label %bb15, label %bb19, !dbg !8350

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !8351
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_1dcbb5ce5e627d83962a48ab5b2d30e8, i64 19) #8, !dbg !8352
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_23) #8, !dbg !8352
  %20 = zext i1 %19 to i8, !dbg !8352
  store i8 %20, ptr %_22, align 1, !dbg !8352
  %21 = load i8, ptr %_22, align 1, !dbg !8352, !range !1562, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !8352
  %_25 = zext i1 %22 to i64, !dbg !8352
  %23 = icmp eq i64 %_25, 0, !dbg !8352
  br i1 %23, label %bb23, label %bb22, !dbg !8352

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_19) #8, !dbg !8353
  %25 = zext i1 %24 to i8, !dbg !8353
  store i8 %25, ptr %_18, align 1, !dbg !8353
  %26 = load i8, ptr %_18, align 1, !dbg !8353, !range !1562, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !8353
  %_21 = zext i1 %27 to i64, !dbg !8353
  %28 = icmp eq i64 %_21, 0, !dbg !8353
  br i1 %28, label %bb19, label %bb18, !dbg !8353

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8357
  %30 = zext i1 %29 to i8, !dbg !8357
  store i8 %30, ptr %0, align 1, !dbg !8357
  br label %bb144, !dbg !8357

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8358
  %32 = zext i1 %31 to i8, !dbg !8358
  store i8 %32, ptr %0, align 1, !dbg !8358
  br label %bb144, !dbg !8358

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::TASK_SWITCHED
  %_37 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13TASK_SWITCHED17h97b4c23eb99d3befE"(ptr align 8 %self) #8, !dbg !8348
  br i1 %_37, label %bb36, label %bb45, !dbg !8348

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !8349, !range !1562, !noundef !19
  %_28 = trunc i8 %33 to i1, !dbg !8349
  %_27 = xor i1 %_28, true, !dbg !8350
  br i1 %_27, label %bb26, label %bb30, !dbg !8350

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !8351
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_99d26c0b219874888717d899ebef9310, i64 19) #8, !dbg !8352
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_34) #8, !dbg !8352
  %35 = zext i1 %34 to i8, !dbg !8352
  store i8 %35, ptr %_33, align 1, !dbg !8352
  %36 = load i8, ptr %_33, align 1, !dbg !8352, !range !1562, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !8352
  %_36 = zext i1 %37 to i64, !dbg !8352
  %38 = icmp eq i64 %_36, 0, !dbg !8352
  br i1 %38, label %bb34, label %bb33, !dbg !8352

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_30) #8, !dbg !8353
  %40 = zext i1 %39 to i8, !dbg !8353
  store i8 %40, ptr %_29, align 1, !dbg !8353
  %41 = load i8, ptr %_29, align 1, !dbg !8353, !range !1562, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !8353
  %_32 = zext i1 %42 to i64, !dbg !8353
  %43 = icmp eq i64 %_32, 0, !dbg !8353
  br i1 %43, label %bb30, label %bb29, !dbg !8353

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8359
  %45 = zext i1 %44 to i8, !dbg !8359
  store i8 %45, ptr %0, align 1, !dbg !8359
  br label %bb144, !dbg !8359

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8360
  %47 = zext i1 %46 to i8, !dbg !8360
  store i8 %47, ptr %0, align 1, !dbg !8360
  br label %bb144, !dbg !8360

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EXTENSION_TYPE
  %_48 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14EXTENSION_TYPE17h285b4c0044482e06E"(ptr align 8 %self) #8, !dbg !8348
  br i1 %_48, label %bb47, label %bb56, !dbg !8348

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !8349, !range !1562, !noundef !19
  %_39 = trunc i8 %48 to i1, !dbg !8349
  %_38 = xor i1 %_39, true, !dbg !8350
  br i1 %_38, label %bb37, label %bb41, !dbg !8350

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !8351
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_836b1ca50347c7608571a510a04af5d2, i64 13) #8, !dbg !8352
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_45) #8, !dbg !8352
  %50 = zext i1 %49 to i8, !dbg !8352
  store i8 %50, ptr %_44, align 1, !dbg !8352
  %51 = load i8, ptr %_44, align 1, !dbg !8352, !range !1562, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !8352
  %_47 = zext i1 %52 to i64, !dbg !8352
  %53 = icmp eq i64 %_47, 0, !dbg !8352
  br i1 %53, label %bb45, label %bb44, !dbg !8352

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_41) #8, !dbg !8353
  %55 = zext i1 %54 to i8, !dbg !8353
  store i8 %55, ptr %_40, align 1, !dbg !8353
  %56 = load i8, ptr %_40, align 1, !dbg !8353, !range !1562, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !8353
  %_43 = zext i1 %57 to i64, !dbg !8353
  %58 = icmp eq i64 %_43, 0, !dbg !8353
  br i1 %58, label %bb41, label %bb40, !dbg !8353

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8361
  %60 = zext i1 %59 to i8, !dbg !8361
  store i8 %60, ptr %0, align 1, !dbg !8361
  br label %bb144, !dbg !8361

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8362
  %62 = zext i1 %61 to i8, !dbg !8362
  store i8 %62, ptr %0, align 1, !dbg !8362
  br label %bb144, !dbg !8362

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NUMERIC_ERROR
  %_59 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13NUMERIC_ERROR17heaa47fba68a5e8abE"(ptr align 8 %self) #8, !dbg !8348
  br i1 %_59, label %bb58, label %bb67, !dbg !8348

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !8349, !range !1562, !noundef !19
  %_50 = trunc i8 %63 to i1, !dbg !8349
  %_49 = xor i1 %_50, true, !dbg !8350
  br i1 %_49, label %bb48, label %bb52, !dbg !8350

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !8351
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_df65a33fc906122276c2373cf3dadfe0, i64 14) #8, !dbg !8352
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_56) #8, !dbg !8352
  %65 = zext i1 %64 to i8, !dbg !8352
  store i8 %65, ptr %_55, align 1, !dbg !8352
  %66 = load i8, ptr %_55, align 1, !dbg !8352, !range !1562, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !8352
  %_58 = zext i1 %67 to i64, !dbg !8352
  %68 = icmp eq i64 %_58, 0, !dbg !8352
  br i1 %68, label %bb56, label %bb55, !dbg !8352

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_52) #8, !dbg !8353
  %70 = zext i1 %69 to i8, !dbg !8353
  store i8 %70, ptr %_51, align 1, !dbg !8353
  %71 = load i8, ptr %_51, align 1, !dbg !8353, !range !1562, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !8353
  %_54 = zext i1 %72 to i64, !dbg !8353
  %73 = icmp eq i64 %_54, 0, !dbg !8353
  br i1 %73, label %bb52, label %bb51, !dbg !8353

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8363
  %75 = zext i1 %74 to i8, !dbg !8363
  store i8 %75, ptr %0, align 1, !dbg !8363
  br label %bb144, !dbg !8363

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8364
  %77 = zext i1 %76 to i8, !dbg !8364
  store i8 %77, ptr %0, align 1, !dbg !8364
  br label %bb144, !dbg !8364

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_PROTECT
  %_70 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_PROTECT17hed380ccd580d75cdE"(ptr align 8 %self) #8, !dbg !8348
  br i1 %_70, label %bb69, label %bb78, !dbg !8348

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !8349, !range !1562, !noundef !19
  %_61 = trunc i8 %78 to i1, !dbg !8349
  %_60 = xor i1 %_61, true, !dbg !8350
  br i1 %_60, label %bb59, label %bb63, !dbg !8350

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !8351
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_bf838bd6df4c9d16cc7dfb4d9bdbb737, i64 13) #8, !dbg !8352
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_67) #8, !dbg !8352
  %80 = zext i1 %79 to i8, !dbg !8352
  store i8 %80, ptr %_66, align 1, !dbg !8352
  %81 = load i8, ptr %_66, align 1, !dbg !8352, !range !1562, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !8352
  %_69 = zext i1 %82 to i64, !dbg !8352
  %83 = icmp eq i64 %_69, 0, !dbg !8352
  br i1 %83, label %bb67, label %bb66, !dbg !8352

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_63) #8, !dbg !8353
  %85 = zext i1 %84 to i8, !dbg !8353
  store i8 %85, ptr %_62, align 1, !dbg !8353
  %86 = load i8, ptr %_62, align 1, !dbg !8353, !range !1562, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !8353
  %_65 = zext i1 %87 to i64, !dbg !8353
  %88 = icmp eq i64 %_65, 0, !dbg !8353
  br i1 %88, label %bb63, label %bb62, !dbg !8353

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8365
  %90 = zext i1 %89 to i8, !dbg !8365
  store i8 %90, ptr %0, align 1, !dbg !8365
  br label %bb144, !dbg !8365

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8366
  %92 = zext i1 %91 to i8, !dbg !8366
  store i8 %92, ptr %0, align 1, !dbg !8366
  br label %bb144, !dbg !8366

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_MASK
  %_81 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14ALIGNMENT_MASK17hac22bf739de7891cE"(ptr align 8 %self) #8, !dbg !8348
  br i1 %_81, label %bb80, label %bb89, !dbg !8348

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !8349, !range !1562, !noundef !19
  %_72 = trunc i8 %93 to i1, !dbg !8349
  %_71 = xor i1 %_72, true, !dbg !8350
  br i1 %_71, label %bb70, label %bb74, !dbg !8350

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !8351
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_0fd2cf5449c379fb2d1dfa8653b93d33, i64 13) #8, !dbg !8352
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_78) #8, !dbg !8352
  %95 = zext i1 %94 to i8, !dbg !8352
  store i8 %95, ptr %_77, align 1, !dbg !8352
  %96 = load i8, ptr %_77, align 1, !dbg !8352, !range !1562, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !8352
  %_80 = zext i1 %97 to i64, !dbg !8352
  %98 = icmp eq i64 %_80, 0, !dbg !8352
  br i1 %98, label %bb78, label %bb77, !dbg !8352

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_74) #8, !dbg !8353
  %100 = zext i1 %99 to i8, !dbg !8353
  store i8 %100, ptr %_73, align 1, !dbg !8353
  %101 = load i8, ptr %_73, align 1, !dbg !8353, !range !1562, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !8353
  %_76 = zext i1 %102 to i64, !dbg !8353
  %103 = icmp eq i64 %_76, 0, !dbg !8353
  br i1 %103, label %bb74, label %bb73, !dbg !8353

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8367
  %105 = zext i1 %104 to i8, !dbg !8367
  store i8 %105, ptr %0, align 1, !dbg !8367
  br label %bb144, !dbg !8367

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8368
  %107 = zext i1 %106 to i8, !dbg !8368
  store i8 %107, ptr %0, align 1, !dbg !8368
  br label %bb144, !dbg !8368

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NOT_WRITE_THROUGH
  %_92 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NOT_WRITE_THROUGH17h110227906dd7a223E"(ptr align 8 %self) #8, !dbg !8348
  br i1 %_92, label %bb91, label %bb100, !dbg !8348

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !8349, !range !1562, !noundef !19
  %_83 = trunc i8 %108 to i1, !dbg !8349
  %_82 = xor i1 %_83, true, !dbg !8350
  br i1 %_82, label %bb81, label %bb85, !dbg !8350

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !8351
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_099f47db483af288584cccd2e6cd45c0, i64 14) #8, !dbg !8352
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_89) #8, !dbg !8352
  %110 = zext i1 %109 to i8, !dbg !8352
  store i8 %110, ptr %_88, align 1, !dbg !8352
  %111 = load i8, ptr %_88, align 1, !dbg !8352, !range !1562, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !8352
  %_91 = zext i1 %112 to i64, !dbg !8352
  %113 = icmp eq i64 %_91, 0, !dbg !8352
  br i1 %113, label %bb89, label %bb88, !dbg !8352

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_85) #8, !dbg !8353
  %115 = zext i1 %114 to i8, !dbg !8353
  store i8 %115, ptr %_84, align 1, !dbg !8353
  %116 = load i8, ptr %_84, align 1, !dbg !8353, !range !1562, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !8353
  %_87 = zext i1 %117 to i64, !dbg !8353
  %118 = icmp eq i64 %_87, 0, !dbg !8353
  br i1 %118, label %bb85, label %bb84, !dbg !8353

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8369
  %120 = zext i1 %119 to i8, !dbg !8369
  store i8 %120, ptr %0, align 1, !dbg !8369
  br label %bb144, !dbg !8369

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8370
  %122 = zext i1 %121 to i8, !dbg !8370
  store i8 %122, ptr %0, align 1, !dbg !8370
  br label %bb144, !dbg !8370

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::CACHE_DISABLE
  %_103 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13CACHE_DISABLE17h9e591d862c3568c5E"(ptr align 8 %self) #8, !dbg !8348
  br i1 %_103, label %bb102, label %bb111, !dbg !8348

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !8349, !range !1562, !noundef !19
  %_94 = trunc i8 %123 to i1, !dbg !8349
  %_93 = xor i1 %_94, true, !dbg !8350
  br i1 %_93, label %bb92, label %bb96, !dbg !8350

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !8351
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_73fed57ecdfc0c8a6e01700927922fee, i64 17) #8, !dbg !8352
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_100) #8, !dbg !8352
  %125 = zext i1 %124 to i8, !dbg !8352
  store i8 %125, ptr %_99, align 1, !dbg !8352
  %126 = load i8, ptr %_99, align 1, !dbg !8352, !range !1562, !noundef !19
  %127 = trunc i8 %126 to i1, !dbg !8352
  %_102 = zext i1 %127 to i64, !dbg !8352
  %128 = icmp eq i64 %_102, 0, !dbg !8352
  br i1 %128, label %bb100, label %bb99, !dbg !8352

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_96) #8, !dbg !8353
  %130 = zext i1 %129 to i8, !dbg !8353
  store i8 %130, ptr %_95, align 1, !dbg !8353
  %131 = load i8, ptr %_95, align 1, !dbg !8353, !range !1562, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !8353
  %_98 = zext i1 %132 to i64, !dbg !8353
  %133 = icmp eq i64 %_98, 0, !dbg !8353
  br i1 %133, label %bb96, label %bb95, !dbg !8353

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8371
  %135 = zext i1 %134 to i8, !dbg !8371
  store i8 %135, ptr %0, align 1, !dbg !8371
  br label %bb144, !dbg !8371

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8372
  %137 = zext i1 %136 to i8, !dbg !8372
  store i8 %137, ptr %0, align 1, !dbg !8372
  br label %bb144, !dbg !8372

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGING
  %_114 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6PAGING17h803b7b3192e4f284E"(ptr align 8 %self) #8, !dbg !8348
  br i1 %_114, label %bb113, label %bb122, !dbg !8348

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !8349, !range !1562, !noundef !19
  %_105 = trunc i8 %138 to i1, !dbg !8349
  %_104 = xor i1 %_105, true, !dbg !8350
  br i1 %_104, label %bb103, label %bb107, !dbg !8350

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !8351
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_423f67172ab1c61bf609b1b5979c7904, i64 13) #8, !dbg !8352
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_111) #8, !dbg !8352
  %140 = zext i1 %139 to i8, !dbg !8352
  store i8 %140, ptr %_110, align 1, !dbg !8352
  %141 = load i8, ptr %_110, align 1, !dbg !8352, !range !1562, !noundef !19
  %142 = trunc i8 %141 to i1, !dbg !8352
  %_113 = zext i1 %142 to i64, !dbg !8352
  %143 = icmp eq i64 %_113, 0, !dbg !8352
  br i1 %143, label %bb111, label %bb110, !dbg !8352

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_107) #8, !dbg !8353
  %145 = zext i1 %144 to i8, !dbg !8353
  store i8 %145, ptr %_106, align 1, !dbg !8353
  %146 = load i8, ptr %_106, align 1, !dbg !8353, !range !1562, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !8353
  %_109 = zext i1 %147 to i64, !dbg !8353
  %148 = icmp eq i64 %_109, 0, !dbg !8353
  br i1 %148, label %bb107, label %bb106, !dbg !8353

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8373
  %150 = zext i1 %149 to i8, !dbg !8373
  store i8 %150, ptr %0, align 1, !dbg !8373
  br label %bb144, !dbg !8373

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8374
  %152 = zext i1 %151 to i8, !dbg !8374
  store i8 %152, ptr %0, align 1, !dbg !8374
  br label %bb144, !dbg !8374

bb122:                                            ; preds = %bb118, %bb111
  %_126 = load i64, ptr %self, align 8, !dbg !8375, !noundef !19
; call x86_64::registers::control::Cr0Flags::all
  %153 = call i64 @_ZN6x86_649registers7control8Cr0Flags3all17h42462ea88afc04edE() #8, !dbg !8376
  store i64 %153, ptr %_130, align 8, !dbg !8376
; call x86_64::registers::control::Cr0Flags::bits
  %_128 = call i64 @_ZN6x86_649registers7control8Cr0Flags4bits17h5234b42c4f04016aE(ptr align 8 %_130) #8, !dbg !8376
  %_127 = xor i64 %_128, -1, !dbg !8377
  %154 = and i64 %_126, %_127, !dbg !8375
  store i64 %154, ptr %extra_bits, align 8, !dbg !8375
  %155 = load i64, ptr %extra_bits, align 8, !dbg !8378, !noundef !19
  %156 = icmp eq i64 %155, 0, !dbg !8378
  br i1 %156, label %bb138, label %bb125, !dbg !8378

bb113:                                            ; preds = %bb111
  %157 = load i8, ptr %first, align 1, !dbg !8349, !range !1562, !noundef !19
  %_116 = trunc i8 %157 to i1, !dbg !8349
  %_115 = xor i1 %_116, true, !dbg !8350
  br i1 %_115, label %bb114, label %bb118, !dbg !8350

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !8351
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_bd0d7a11d94f110b224bededd3eea615, i64 6) #8, !dbg !8352
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %158 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_122) #8, !dbg !8352
  %159 = zext i1 %158 to i8, !dbg !8352
  store i8 %159, ptr %_121, align 1, !dbg !8352
  %160 = load i8, ptr %_121, align 1, !dbg !8352, !range !1562, !noundef !19
  %161 = trunc i8 %160 to i1, !dbg !8352
  %_124 = zext i1 %161 to i64, !dbg !8352
  %162 = icmp eq i64 %_124, 0, !dbg !8352
  br i1 %162, label %bb122, label %bb121, !dbg !8352

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %163 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_118) #8, !dbg !8353
  %164 = zext i1 %163 to i8, !dbg !8353
  store i8 %164, ptr %_117, align 1, !dbg !8353
  %165 = load i8, ptr %_117, align 1, !dbg !8353, !range !1562, !noundef !19
  %166 = trunc i8 %165 to i1, !dbg !8353
  %_120 = zext i1 %166 to i64, !dbg !8353
  %167 = icmp eq i64 %_120, 0, !dbg !8353
  br i1 %167, label %bb118, label %bb117, !dbg !8353

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %168 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8379
  %169 = zext i1 %168 to i8, !dbg !8379
  store i8 %169, ptr %0, align 1, !dbg !8379
  br label %bb144, !dbg !8379

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %170 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8380
  %171 = zext i1 %170 to i8, !dbg !8380
  store i8 %171, ptr %0, align 1, !dbg !8380
  br label %bb144, !dbg !8380

bb138:                                            ; preds = %bb133, %bb122
  %172 = load i8, ptr %first, align 1, !dbg !8381, !range !1562, !noundef !19
  %_145 = trunc i8 %172 to i1, !dbg !8381
  br i1 %_145, label %bb139, label %bb143, !dbg !8381

bb125:                                            ; preds = %bb122
  %173 = load i8, ptr %first, align 1, !dbg !8382, !range !1562, !noundef !19
  %_132 = trunc i8 %173 to i1, !dbg !8382
  %_131 = xor i1 %_132, true, !dbg !8383
  br i1 %_131, label %bb126, label %bb130, !dbg !8383

bb130:                                            ; preds = %bb126, %bb125
  store i8 0, ptr %first, align 1, !dbg !8384
; call core::fmt::Formatter::write_str
  %_138 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !8385
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_138) #8, !dbg !8385
  %175 = zext i1 %174 to i8, !dbg !8385
  store i8 %175, ptr %_137, align 1, !dbg !8385
  %176 = load i8, ptr %_137, align 1, !dbg !8385, !range !1562, !noundef !19
  %177 = trunc i8 %176 to i1, !dbg !8385
  %_140 = zext i1 %177 to i64, !dbg !8385
  %178 = icmp eq i64 %_140, 0, !dbg !8385
  br i1 %178, label %bb133, label %bb134, !dbg !8385

bb126:                                            ; preds = %bb125
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8386
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %179 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_134) #8, !dbg !8386
  %180 = zext i1 %179 to i8, !dbg !8386
  store i8 %180, ptr %_133, align 1, !dbg !8386
  %181 = load i8, ptr %_133, align 1, !dbg !8386, !range !1562, !noundef !19
  %182 = trunc i8 %181 to i1, !dbg !8386
  %_136 = zext i1 %182 to i64, !dbg !8386
  %183 = icmp eq i64 %_136, 0, !dbg !8386
  br i1 %183, label %bb130, label %bb129, !dbg !8386

bb129:                                            ; preds = %bb126
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %184 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8387
  %185 = zext i1 %184 to i8, !dbg !8387
  store i8 %185, ptr %0, align 1, !dbg !8387
  br label %bb144, !dbg !8387

bb133:                                            ; preds = %bb130
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_142 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !8388
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %186 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_142) #8, !dbg !8388
  %187 = zext i1 %186 to i8, !dbg !8388
  store i8 %187, ptr %_141, align 1, !dbg !8388
  %188 = load i8, ptr %_141, align 1, !dbg !8388, !range !1562, !noundef !19
  %189 = trunc i8 %188 to i1, !dbg !8388
  %_144 = zext i1 %189 to i64, !dbg !8388
  %190 = icmp eq i64 %_144, 0, !dbg !8388
  br i1 %190, label %bb138, label %bb137, !dbg !8388

bb134:                                            ; preds = %bb130
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %191 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8389
  %192 = zext i1 %191 to i8, !dbg !8389
  store i8 %192, ptr %0, align 1, !dbg !8389
  br label %bb144, !dbg !8389

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %193 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8390
  %194 = zext i1 %193 to i8, !dbg !8390
  store i8 %194, ptr %0, align 1, !dbg !8390
  br label %bb144, !dbg !8390

bb143:                                            ; preds = %bb139, %bb138
  store i8 0, ptr %0, align 1, !dbg !8391
  br label %bb144, !dbg !8355

bb139:                                            ; preds = %bb138
; call core::fmt::Formatter::write_str
  %_147 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !8392
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %195 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_147) #8, !dbg !8392
  %196 = zext i1 %195 to i8, !dbg !8392
  store i8 %196, ptr %_146, align 1, !dbg !8392
  %197 = load i8, ptr %_146, align 1, !dbg !8392, !range !1562, !noundef !19
  %198 = trunc i8 %197 to i1, !dbg !8392
  %_149 = zext i1 %198 to i64, !dbg !8392
  %199 = icmp eq i64 %_149, 0, !dbg !8392
  br i1 %199, label %bb143, label %bb142, !dbg !8392

bb142:                                            ; preds = %bb139
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %200 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8393
  %201 = zext i1 %200 to i8, !dbg !8393
  store i8 %201, ptr %0, align 1, !dbg !8393
  br label %bb144, !dbg !8393

bb6:                                              ; No predecessors!
  unreachable, !dbg !8353
}

; <x86_64::registers::control::Cr0Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h6e95653329aec9eeE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8394 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8397, metadata !DIExpression()), !dbg !8399
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8398, metadata !DIExpression()), !dbg !8400
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h5f0c4b4d1421fd03E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8401
  ret i1 %0, !dbg !8402
}

; <x86_64::registers::control::Cr0Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h38d87135f8858ed0E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8403 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8406, metadata !DIExpression()), !dbg !8408
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8407, metadata !DIExpression()), !dbg !8409
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hf60dbb16d29a8181E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8410
  ret i1 %0, !dbg !8411
}

; <x86_64::registers::control::Cr0Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h498c2d619981da19E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8412 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8415, metadata !DIExpression()), !dbg !8417
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8416, metadata !DIExpression()), !dbg !8418
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8419
  ret i1 %0, !dbg !8420
}

; <x86_64::registers::control::Cr0Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17ha267cacab3b85592E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8421 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8424, metadata !DIExpression()), !dbg !8426
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8425, metadata !DIExpression()), !dbg !8427
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h4da77c41649bbbeaE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8428
  ret i1 %0, !dbg !8429
}

; x86_64::registers::control::Cr0Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr0Flags3all17h42462ea88afc04edE() unnamed_addr #0 !dbg !8430 {
start:
  %0 = alloca i64, align 8
  store i64 3758424127, ptr %0, align 8, !dbg !8433
  %1 = load i64, ptr %0, align 8, !dbg !8434, !noundef !19
  ret i64 %1, !dbg !8434
}

; x86_64::registers::control::Cr0Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr0Flags4bits17h5234b42c4f04016aE(ptr align 8 %self) unnamed_addr #0 !dbg !8435 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8439, metadata !DIExpression()), !dbg !8440
  %0 = load i64, ptr %self, align 8, !dbg !8441, !noundef !19
  ret i64 %0, !dbg !8442
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21PROTECTED_MODE_ENABLE17h12f3b8c70a32efb2E"(ptr align 8 %self) unnamed_addr #0 !dbg !8443 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8449, metadata !DIExpression()), !dbg !8451
  br i1 false, label %bb2, label %bb1, !dbg !8451

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8451, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !8451
  %1 = zext i1 %_5 to i8, !dbg !8451
  store i8 %1, ptr %_2, align 1, !dbg !8451
  br label %bb3, !dbg !8451

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8451
  br label %bb3, !dbg !8451

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8451, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !8451
  br i1 %3, label %bb4, label %bb5, !dbg !8451

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8451, !noundef !19
  %_7 = and i64 %_8, 1, !dbg !8451
  %4 = icmp eq i64 %_7, 1, !dbg !8451
  %5 = zext i1 %4 to i8, !dbg !8451
  store i8 %5, ptr %0, align 1, !dbg !8451
  br label %bb6, !dbg !8451

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8451
  br label %bb6, !dbg !8451

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8452, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !8452
  ret i1 %7, !dbg !8452
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MONITOR_COPROCESSOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19MONITOR_COPROCESSOR17h47ac68455bf87515E"(ptr align 8 %self) unnamed_addr #0 !dbg !8453 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8455, metadata !DIExpression()), !dbg !8457
  br i1 false, label %bb2, label %bb1, !dbg !8457

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8457, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !8457
  %1 = zext i1 %_5 to i8, !dbg !8457
  store i8 %1, ptr %_2, align 1, !dbg !8457
  br label %bb3, !dbg !8457

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8457
  br label %bb3, !dbg !8457

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8457, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !8457
  br i1 %3, label %bb4, label %bb5, !dbg !8457

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8457, !noundef !19
  %_7 = and i64 %_8, 2, !dbg !8457
  %4 = icmp eq i64 %_7, 2, !dbg !8457
  %5 = zext i1 %4 to i8, !dbg !8457
  store i8 %5, ptr %0, align 1, !dbg !8457
  br label %bb6, !dbg !8457

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8457
  br label %bb6, !dbg !8457

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8458, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !8458
  ret i1 %7, !dbg !8458
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EMULATE_COPROCESSOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19EMULATE_COPROCESSOR17h8e5f07cb17eb19f7E"(ptr align 8 %self) unnamed_addr #0 !dbg !8459 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8461, metadata !DIExpression()), !dbg !8463
  br i1 false, label %bb2, label %bb1, !dbg !8463

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8463, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !8463
  %1 = zext i1 %_5 to i8, !dbg !8463
  store i8 %1, ptr %_2, align 1, !dbg !8463
  br label %bb3, !dbg !8463

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8463
  br label %bb3, !dbg !8463

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8463, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !8463
  br i1 %3, label %bb4, label %bb5, !dbg !8463

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8463, !noundef !19
  %_7 = and i64 %_8, 4, !dbg !8463
  %4 = icmp eq i64 %_7, 4, !dbg !8463
  %5 = zext i1 %4 to i8, !dbg !8463
  store i8 %5, ptr %0, align 1, !dbg !8463
  br label %bb6, !dbg !8463

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8463
  br label %bb6, !dbg !8463

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8464, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !8464
  ret i1 %7, !dbg !8464
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::TASK_SWITCHED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13TASK_SWITCHED17h97b4c23eb99d3befE"(ptr align 8 %self) unnamed_addr #0 !dbg !8465 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8467, metadata !DIExpression()), !dbg !8469
  br i1 false, label %bb2, label %bb1, !dbg !8469

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8469, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !8469
  %1 = zext i1 %_5 to i8, !dbg !8469
  store i8 %1, ptr %_2, align 1, !dbg !8469
  br label %bb3, !dbg !8469

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8469
  br label %bb3, !dbg !8469

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8469, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !8469
  br i1 %3, label %bb4, label %bb5, !dbg !8469

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8469, !noundef !19
  %_7 = and i64 %_8, 8, !dbg !8469
  %4 = icmp eq i64 %_7, 8, !dbg !8469
  %5 = zext i1 %4 to i8, !dbg !8469
  store i8 %5, ptr %0, align 1, !dbg !8469
  br label %bb6, !dbg !8469

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8469
  br label %bb6, !dbg !8469

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8470, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !8470
  ret i1 %7, !dbg !8470
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EXTENSION_TYPE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14EXTENSION_TYPE17h285b4c0044482e06E"(ptr align 8 %self) unnamed_addr #0 !dbg !8471 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8473, metadata !DIExpression()), !dbg !8475
  br i1 false, label %bb2, label %bb1, !dbg !8475

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8475, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !8475
  %1 = zext i1 %_5 to i8, !dbg !8475
  store i8 %1, ptr %_2, align 1, !dbg !8475
  br label %bb3, !dbg !8475

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8475
  br label %bb3, !dbg !8475

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8475, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !8475
  br i1 %3, label %bb4, label %bb5, !dbg !8475

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8475, !noundef !19
  %_7 = and i64 %_8, 16, !dbg !8475
  %4 = icmp eq i64 %_7, 16, !dbg !8475
  %5 = zext i1 %4 to i8, !dbg !8475
  store i8 %5, ptr %0, align 1, !dbg !8475
  br label %bb6, !dbg !8475

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8475
  br label %bb6, !dbg !8475

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8476, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !8476
  ret i1 %7, !dbg !8476
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NUMERIC_ERROR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13NUMERIC_ERROR17heaa47fba68a5e8abE"(ptr align 8 %self) unnamed_addr #0 !dbg !8477 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8479, metadata !DIExpression()), !dbg !8481
  br i1 false, label %bb2, label %bb1, !dbg !8481

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8481, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !8481
  %1 = zext i1 %_5 to i8, !dbg !8481
  store i8 %1, ptr %_2, align 1, !dbg !8481
  br label %bb3, !dbg !8481

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8481
  br label %bb3, !dbg !8481

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8481, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !8481
  br i1 %3, label %bb4, label %bb5, !dbg !8481

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8481, !noundef !19
  %_7 = and i64 %_8, 32, !dbg !8481
  %4 = icmp eq i64 %_7, 32, !dbg !8481
  %5 = zext i1 %4 to i8, !dbg !8481
  store i8 %5, ptr %0, align 1, !dbg !8481
  br label %bb6, !dbg !8481

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8481
  br label %bb6, !dbg !8481

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8482, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !8482
  ret i1 %7, !dbg !8482
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_PROTECT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_PROTECT17hed380ccd580d75cdE"(ptr align 8 %self) unnamed_addr #0 !dbg !8483 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8485, metadata !DIExpression()), !dbg !8487
  br i1 false, label %bb2, label %bb1, !dbg !8487

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8487, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !8487
  %1 = zext i1 %_5 to i8, !dbg !8487
  store i8 %1, ptr %_2, align 1, !dbg !8487
  br label %bb3, !dbg !8487

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8487
  br label %bb3, !dbg !8487

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8487, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !8487
  br i1 %3, label %bb4, label %bb5, !dbg !8487

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8487, !noundef !19
  %_7 = and i64 %_8, 65536, !dbg !8487
  %4 = icmp eq i64 %_7, 65536, !dbg !8487
  %5 = zext i1 %4 to i8, !dbg !8487
  store i8 %5, ptr %0, align 1, !dbg !8487
  br label %bb6, !dbg !8487

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8487
  br label %bb6, !dbg !8487

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8488, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !8488
  ret i1 %7, !dbg !8488
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14ALIGNMENT_MASK17hac22bf739de7891cE"(ptr align 8 %self) unnamed_addr #0 !dbg !8489 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8491, metadata !DIExpression()), !dbg !8493
  br i1 false, label %bb2, label %bb1, !dbg !8493

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8493, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !8493
  %1 = zext i1 %_5 to i8, !dbg !8493
  store i8 %1, ptr %_2, align 1, !dbg !8493
  br label %bb3, !dbg !8493

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8493
  br label %bb3, !dbg !8493

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8493, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !8493
  br i1 %3, label %bb4, label %bb5, !dbg !8493

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8493, !noundef !19
  %_7 = and i64 %_8, 262144, !dbg !8493
  %4 = icmp eq i64 %_7, 262144, !dbg !8493
  %5 = zext i1 %4 to i8, !dbg !8493
  store i8 %5, ptr %0, align 1, !dbg !8493
  br label %bb6, !dbg !8493

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8493
  br label %bb6, !dbg !8493

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8494, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !8494
  ret i1 %7, !dbg !8494
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NOT_WRITE_THROUGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NOT_WRITE_THROUGH17h110227906dd7a223E"(ptr align 8 %self) unnamed_addr #0 !dbg !8495 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8497, metadata !DIExpression()), !dbg !8499
  br i1 false, label %bb2, label %bb1, !dbg !8499

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8499, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !8499
  %1 = zext i1 %_5 to i8, !dbg !8499
  store i8 %1, ptr %_2, align 1, !dbg !8499
  br label %bb3, !dbg !8499

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8499
  br label %bb3, !dbg !8499

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8499, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !8499
  br i1 %3, label %bb4, label %bb5, !dbg !8499

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8499, !noundef !19
  %_7 = and i64 %_8, 536870912, !dbg !8499
  %4 = icmp eq i64 %_7, 536870912, !dbg !8499
  %5 = zext i1 %4 to i8, !dbg !8499
  store i8 %5, ptr %0, align 1, !dbg !8499
  br label %bb6, !dbg !8499

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8499
  br label %bb6, !dbg !8499

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8500, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !8500
  ret i1 %7, !dbg !8500
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::CACHE_DISABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13CACHE_DISABLE17h9e591d862c3568c5E"(ptr align 8 %self) unnamed_addr #0 !dbg !8501 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8503, metadata !DIExpression()), !dbg !8505
  br i1 false, label %bb2, label %bb1, !dbg !8505

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8505, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !8505
  %1 = zext i1 %_5 to i8, !dbg !8505
  store i8 %1, ptr %_2, align 1, !dbg !8505
  br label %bb3, !dbg !8505

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8505
  br label %bb3, !dbg !8505

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8505, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !8505
  br i1 %3, label %bb4, label %bb5, !dbg !8505

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8505, !noundef !19
  %_7 = and i64 %_8, 1073741824, !dbg !8505
  %4 = icmp eq i64 %_7, 1073741824, !dbg !8505
  %5 = zext i1 %4 to i8, !dbg !8505
  store i8 %5, ptr %0, align 1, !dbg !8505
  br label %bb6, !dbg !8505

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8505
  br label %bb6, !dbg !8505

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8506, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !8506
  ret i1 %7, !dbg !8506
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6PAGING17h803b7b3192e4f284E"(ptr align 8 %self) unnamed_addr #0 !dbg !8507 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8509, metadata !DIExpression()), !dbg !8511
  br i1 false, label %bb2, label %bb1, !dbg !8511

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8511, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !8511
  %1 = zext i1 %_5 to i8, !dbg !8511
  store i8 %1, ptr %_2, align 1, !dbg !8511
  br label %bb3, !dbg !8511

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8511
  br label %bb3, !dbg !8511

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8511, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !8511
  br i1 %3, label %bb4, label %bb5, !dbg !8511

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8511, !noundef !19
  %_7 = and i64 %_8, 2147483648, !dbg !8511
  %4 = icmp eq i64 %_7, 2147483648, !dbg !8511
  %5 = zext i1 %4 to i8, !dbg !8511
  store i8 %5, ptr %0, align 1, !dbg !8511
  br label %bb6, !dbg !8511

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8511
  br label %bb6, !dbg !8511

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8512, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !8512
  ret i1 %7, !dbg !8512
}

; <x86_64::registers::control::Cr2 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr2$u20$as$u20$core..fmt..Debug$GT$3fmt17h8500153cb8111087E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8513 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8520, metadata !DIExpression()), !dbg !8522
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8521, metadata !DIExpression()), !dbg !8522
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_04e6946a1fbfee24491af9ce7d6beabc, i64 3) #8, !dbg !8522
  ret i1 %0, !dbg !8523
}

; <x86_64::registers::control::Cr3 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr3$u20$as$u20$core..fmt..Debug$GT$3fmt17h3021d5fba62ef9d9E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8524 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8531, metadata !DIExpression()), !dbg !8533
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8532, metadata !DIExpression()), !dbg !8533
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_591edd8428415594649dd0765e61c1bd, i64 3) #8, !dbg !8533
  ret i1 %0, !dbg !8534
}

; <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hb11470d382547aebE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8535 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_47 = alloca i8, align 1
  %_42 = alloca i8, align 1
  %_38 = alloca i8, align 1
  %_34 = alloca i8, align 1
  %_31 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !8548, metadata !DIExpression()), !dbg !8582
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !8550, metadata !DIExpression()), !dbg !8583
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !8552, metadata !DIExpression()), !dbg !8584
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !8554, metadata !DIExpression()), !dbg !8585
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !8556, metadata !DIExpression()), !dbg !8586
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !8558, metadata !DIExpression()), !dbg !8587
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !8560, metadata !DIExpression()), !dbg !8588
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !8562, metadata !DIExpression()), !dbg !8589
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !8566, metadata !DIExpression()), !dbg !8590
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !8568, metadata !DIExpression()), !dbg !8591
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !8570, metadata !DIExpression()), !dbg !8592
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !8572, metadata !DIExpression()), !dbg !8593
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !8574, metadata !DIExpression()), !dbg !8594
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !8576, metadata !DIExpression()), !dbg !8595
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !8578, metadata !DIExpression()), !dbg !8596
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !8580, metadata !DIExpression()), !dbg !8597
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !8597
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8544, metadata !DIExpression()), !dbg !8598
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !8597
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8545, metadata !DIExpression()), !dbg !8599
  call void @llvm.dbg.declare(metadata ptr %first, metadata !8546, metadata !DIExpression()), !dbg !8600
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !8564, metadata !DIExpression()), !dbg !8601
  store i8 1, ptr %first, align 1, !dbg !8602
; call <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_WRITETHROUGH
  %_4 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23PAGE_LEVEL_WRITETHROUGH17h333cc8075a5cc299E"(ptr align 8 %self) #8, !dbg !8603
  br i1 %_4, label %bb2, label %bb12, !dbg !8603

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_CACHE_DISABLE
  %_15 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24PAGE_LEVEL_CACHE_DISABLE17h0c2926df4d4c288aE"(ptr align 8 %self) #8, !dbg !8603
  br i1 %_15, label %bb14, label %bb23, !dbg !8603

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !8604, !range !1562, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !8604
  %_5 = xor i1 %_6, true, !dbg !8605
  br i1 %_5, label %bb3, label %bb8, !dbg !8605

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !8606
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_8473f1e8c1559de425fef5632049d3ec, i64 23) #8, !dbg !8607
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_12) #8, !dbg !8607
  %3 = zext i1 %2 to i8, !dbg !8607
  store i8 %3, ptr %_11, align 1, !dbg !8607
  %4 = load i8, ptr %_11, align 1, !dbg !8607, !range !1562, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !8607
  %_14 = zext i1 %5 to i64, !dbg !8607
  %6 = icmp eq i64 %_14, 0, !dbg !8607
  br i1 %6, label %bb12, label %bb11, !dbg !8607

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8608
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_8) #8, !dbg !8608
  %8 = zext i1 %7 to i8, !dbg !8608
  store i8 %8, ptr %_7, align 1, !dbg !8608
  %9 = load i8, ptr %_7, align 1, !dbg !8608, !range !1562, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !8608
  %_10 = zext i1 %10 to i64, !dbg !8608
  %11 = icmp eq i64 %_10, 0, !dbg !8608
  br i1 %11, label %bb8, label %bb7, !dbg !8608

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8609
  %13 = zext i1 %12 to i8, !dbg !8609
  store i8 %13, ptr %0, align 1, !dbg !8609
  br label %bb45, !dbg !8609

bb45:                                             ; preds = %bb44, %bb43, %bb38, %bb35, %bb30, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !8610, !range !1562, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !8610
  ret i1 %15, !dbg !8610

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8611
  %17 = zext i1 %16 to i8, !dbg !8611
  store i8 %17, ptr %0, align 1, !dbg !8611
  br label %bb45, !dbg !8611

bb23:                                             ; preds = %bb19, %bb12
  %_27 = load i64, ptr %self, align 8, !dbg !8612, !noundef !19
; call x86_64::registers::control::Cr3Flags::all
  %18 = call i64 @_ZN6x86_649registers7control8Cr3Flags3all17h8c69fafe1b40938eE() #8, !dbg !8613
  store i64 %18, ptr %_31, align 8, !dbg !8613
; call x86_64::registers::control::Cr3Flags::bits
  %_29 = call i64 @_ZN6x86_649registers7control8Cr3Flags4bits17h5082622974273f72E(ptr align 8 %_31) #8, !dbg !8613
  %_28 = xor i64 %_29, -1, !dbg !8614
  %19 = and i64 %_27, %_28, !dbg !8612
  store i64 %19, ptr %extra_bits, align 8, !dbg !8612
  %20 = load i64, ptr %extra_bits, align 8, !dbg !8615, !noundef !19
  %21 = icmp eq i64 %20, 0, !dbg !8615
  br i1 %21, label %bb39, label %bb26, !dbg !8615

bb14:                                             ; preds = %bb12
  %22 = load i8, ptr %first, align 1, !dbg !8604, !range !1562, !noundef !19
  %_17 = trunc i8 %22 to i1, !dbg !8604
  %_16 = xor i1 %_17, true, !dbg !8605
  br i1 %_16, label %bb15, label %bb19, !dbg !8605

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !8606
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_72562398d85991dd2b9fa08410339493, i64 24) #8, !dbg !8607
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %23 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_23) #8, !dbg !8607
  %24 = zext i1 %23 to i8, !dbg !8607
  store i8 %24, ptr %_22, align 1, !dbg !8607
  %25 = load i8, ptr %_22, align 1, !dbg !8607, !range !1562, !noundef !19
  %26 = trunc i8 %25 to i1, !dbg !8607
  %_25 = zext i1 %26 to i64, !dbg !8607
  %27 = icmp eq i64 %_25, 0, !dbg !8607
  br i1 %27, label %bb23, label %bb22, !dbg !8607

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8608
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %28 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_19) #8, !dbg !8608
  %29 = zext i1 %28 to i8, !dbg !8608
  store i8 %29, ptr %_18, align 1, !dbg !8608
  %30 = load i8, ptr %_18, align 1, !dbg !8608, !range !1562, !noundef !19
  %31 = trunc i8 %30 to i1, !dbg !8608
  %_21 = zext i1 %31 to i64, !dbg !8608
  %32 = icmp eq i64 %_21, 0, !dbg !8608
  br i1 %32, label %bb19, label %bb18, !dbg !8608

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %33 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8616
  %34 = zext i1 %33 to i8, !dbg !8616
  store i8 %34, ptr %0, align 1, !dbg !8616
  br label %bb45, !dbg !8616

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %35 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8617
  %36 = zext i1 %35 to i8, !dbg !8617
  store i8 %36, ptr %0, align 1, !dbg !8617
  br label %bb45, !dbg !8617

bb39:                                             ; preds = %bb34, %bb23
  %37 = load i8, ptr %first, align 1, !dbg !8618, !range !1562, !noundef !19
  %_46 = trunc i8 %37 to i1, !dbg !8618
  br i1 %_46, label %bb40, label %bb44, !dbg !8618

bb26:                                             ; preds = %bb23
  %38 = load i8, ptr %first, align 1, !dbg !8619, !range !1562, !noundef !19
  %_33 = trunc i8 %38 to i1, !dbg !8619
  %_32 = xor i1 %_33, true, !dbg !8620
  br i1 %_32, label %bb27, label %bb31, !dbg !8620

bb31:                                             ; preds = %bb27, %bb26
  store i8 0, ptr %first, align 1, !dbg !8621
; call core::fmt::Formatter::write_str
  %_39 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !8622
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_39) #8, !dbg !8622
  %40 = zext i1 %39 to i8, !dbg !8622
  store i8 %40, ptr %_38, align 1, !dbg !8622
  %41 = load i8, ptr %_38, align 1, !dbg !8622, !range !1562, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !8622
  %_41 = zext i1 %42 to i64, !dbg !8622
  %43 = icmp eq i64 %_41, 0, !dbg !8622
  br i1 %43, label %bb34, label %bb35, !dbg !8622

bb27:                                             ; preds = %bb26
; call core::fmt::Formatter::write_str
  %_35 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8623
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %44 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_35) #8, !dbg !8623
  %45 = zext i1 %44 to i8, !dbg !8623
  store i8 %45, ptr %_34, align 1, !dbg !8623
  %46 = load i8, ptr %_34, align 1, !dbg !8623, !range !1562, !noundef !19
  %47 = trunc i8 %46 to i1, !dbg !8623
  %_37 = zext i1 %47 to i64, !dbg !8623
  %48 = icmp eq i64 %_37, 0, !dbg !8623
  br i1 %48, label %bb31, label %bb30, !dbg !8623

bb30:                                             ; preds = %bb27
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %49 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8624
  %50 = zext i1 %49 to i8, !dbg !8624
  store i8 %50, ptr %0, align 1, !dbg !8624
  br label %bb45, !dbg !8624

bb34:                                             ; preds = %bb31
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_43 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !8625
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %51 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_43) #8, !dbg !8625
  %52 = zext i1 %51 to i8, !dbg !8625
  store i8 %52, ptr %_42, align 1, !dbg !8625
  %53 = load i8, ptr %_42, align 1, !dbg !8625, !range !1562, !noundef !19
  %54 = trunc i8 %53 to i1, !dbg !8625
  %_45 = zext i1 %54 to i64, !dbg !8625
  %55 = icmp eq i64 %_45, 0, !dbg !8625
  br i1 %55, label %bb39, label %bb38, !dbg !8625

bb35:                                             ; preds = %bb31
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %56 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8626
  %57 = zext i1 %56 to i8, !dbg !8626
  store i8 %57, ptr %0, align 1, !dbg !8626
  br label %bb45, !dbg !8626

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %58 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8627
  %59 = zext i1 %58 to i8, !dbg !8627
  store i8 %59, ptr %0, align 1, !dbg !8627
  br label %bb45, !dbg !8627

bb44:                                             ; preds = %bb40, %bb39
  store i8 0, ptr %0, align 1, !dbg !8628
  br label %bb45, !dbg !8610

bb40:                                             ; preds = %bb39
; call core::fmt::Formatter::write_str
  %_48 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !8629
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %60 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_48) #8, !dbg !8629
  %61 = zext i1 %60 to i8, !dbg !8629
  store i8 %61, ptr %_47, align 1, !dbg !8629
  %62 = load i8, ptr %_47, align 1, !dbg !8629, !range !1562, !noundef !19
  %63 = trunc i8 %62 to i1, !dbg !8629
  %_50 = zext i1 %63 to i64, !dbg !8629
  %64 = icmp eq i64 %_50, 0, !dbg !8629
  br i1 %64, label %bb44, label %bb43, !dbg !8629

bb43:                                             ; preds = %bb40
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %65 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8630
  %66 = zext i1 %65 to i8, !dbg !8630
  store i8 %66, ptr %0, align 1, !dbg !8630
  br label %bb45, !dbg !8630

bb6:                                              ; No predecessors!
  unreachable, !dbg !8608
}

; <x86_64::registers::control::Cr3Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h827257e82aa9fbddE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8631 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8634, metadata !DIExpression()), !dbg !8636
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8635, metadata !DIExpression()), !dbg !8637
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h5f0c4b4d1421fd03E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8638
  ret i1 %0, !dbg !8639
}

; <x86_64::registers::control::Cr3Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h2b2b1ebbd344b9c3E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8640 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8643, metadata !DIExpression()), !dbg !8645
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8644, metadata !DIExpression()), !dbg !8646
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hf60dbb16d29a8181E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8647
  ret i1 %0, !dbg !8648
}

; <x86_64::registers::control::Cr3Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hf9f49210ff686a3cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8649 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8652, metadata !DIExpression()), !dbg !8654
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8653, metadata !DIExpression()), !dbg !8655
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8656
  ret i1 %0, !dbg !8657
}

; <x86_64::registers::control::Cr3Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h6a6126cf7e480542E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8658 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8661, metadata !DIExpression()), !dbg !8663
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8662, metadata !DIExpression()), !dbg !8664
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h4da77c41649bbbeaE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8665
  ret i1 %0, !dbg !8666
}

; x86_64::registers::control::Cr3Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr3Flags3all17h8c69fafe1b40938eE() unnamed_addr #0 !dbg !8667 {
start:
  %0 = alloca i64, align 8
  store i64 24, ptr %0, align 8, !dbg !8670
  %1 = load i64, ptr %0, align 8, !dbg !8671, !noundef !19
  ret i64 %1, !dbg !8671
}

; x86_64::registers::control::Cr3Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr3Flags4bits17h5082622974273f72E(ptr align 8 %self) unnamed_addr #0 !dbg !8672 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8676, metadata !DIExpression()), !dbg !8677
  %0 = load i64, ptr %self, align 8, !dbg !8678, !noundef !19
  ret i64 %0, !dbg !8679
}

; <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_WRITETHROUGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23PAGE_LEVEL_WRITETHROUGH17h333cc8075a5cc299E"(ptr align 8 %self) unnamed_addr #0 !dbg !8680 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8686, metadata !DIExpression()), !dbg !8688
  br i1 false, label %bb2, label %bb1, !dbg !8688

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8688, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !8688
  %1 = zext i1 %_5 to i8, !dbg !8688
  store i8 %1, ptr %_2, align 1, !dbg !8688
  br label %bb3, !dbg !8688

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8688
  br label %bb3, !dbg !8688

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8688, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !8688
  br i1 %3, label %bb4, label %bb5, !dbg !8688

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8688, !noundef !19
  %_7 = and i64 %_8, 8, !dbg !8688
  %4 = icmp eq i64 %_7, 8, !dbg !8688
  %5 = zext i1 %4 to i8, !dbg !8688
  store i8 %5, ptr %0, align 1, !dbg !8688
  br label %bb6, !dbg !8688

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8688
  br label %bb6, !dbg !8688

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8689, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !8689
  ret i1 %7, !dbg !8689
}

; <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_CACHE_DISABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24PAGE_LEVEL_CACHE_DISABLE17h0c2926df4d4c288aE"(ptr align 8 %self) unnamed_addr #0 !dbg !8690 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8692, metadata !DIExpression()), !dbg !8694
  br i1 false, label %bb2, label %bb1, !dbg !8694

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8694, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !8694
  %1 = zext i1 %_5 to i8, !dbg !8694
  store i8 %1, ptr %_2, align 1, !dbg !8694
  br label %bb3, !dbg !8694

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8694
  br label %bb3, !dbg !8694

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8694, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !8694
  br i1 %3, label %bb4, label %bb5, !dbg !8694

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8694, !noundef !19
  %_7 = and i64 %_8, 16, !dbg !8694
  %4 = icmp eq i64 %_7, 16, !dbg !8694
  %5 = zext i1 %4 to i8, !dbg !8694
  store i8 %5, ptr %0, align 1, !dbg !8694
  br label %bb6, !dbg !8694

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8694
  br label %bb6, !dbg !8694

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8695, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !8695
  ret i1 %7, !dbg !8695
}

; <x86_64::registers::control::Cr4 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr4$u20$as$u20$core..fmt..Debug$GT$3fmt17hd5372982f29001e4E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8696 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8703, metadata !DIExpression()), !dbg !8705
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8704, metadata !DIExpression()), !dbg !8705
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_d1adf407ba86cd0b0853ef4b7c3df042, i64 3) #8, !dbg !8705
  ret i1 %0, !dbg !8706
}

; <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hc926ec08e0f782c4E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8707 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_300 = alloca i8, align 1
  %_295 = alloca i8, align 1
  %_291 = alloca i8, align 1
  %_287 = alloca i8, align 1
  %_284 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_275 = alloca i8, align 1
  %_271 = alloca i8, align 1
  %_264 = alloca i8, align 1
  %_260 = alloca i8, align 1
  %_253 = alloca i8, align 1
  %_249 = alloca i8, align 1
  %_242 = alloca i8, align 1
  %_238 = alloca i8, align 1
  %_231 = alloca i8, align 1
  %_227 = alloca i8, align 1
  %_220 = alloca i8, align 1
  %_216 = alloca i8, align 1
  %_209 = alloca i8, align 1
  %_205 = alloca i8, align 1
  %_198 = alloca i8, align 1
  %_194 = alloca i8, align 1
  %_187 = alloca i8, align 1
  %_183 = alloca i8, align 1
  %_176 = alloca i8, align 1
  %_172 = alloca i8, align 1
  %_165 = alloca i8, align 1
  %_161 = alloca i8, align 1
  %_154 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_139 = alloca i8, align 1
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill106 = alloca {}, align 1
  %residual.dbg.spill105 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill104 = alloca {}, align 1
  %residual.dbg.spill103 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill102 = alloca {}, align 1
  %residual.dbg.spill101 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill100 = alloca {}, align 1
  %residual.dbg.spill99 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill98 = alloca {}, align 1
  %residual.dbg.spill97 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill96 = alloca {}, align 1
  %residual.dbg.spill95 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill94 = alloca {}, align 1
  %residual.dbg.spill93 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill92 = alloca {}, align 1
  %residual.dbg.spill91 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill90 = alloca {}, align 1
  %residual.dbg.spill89 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill88 = alloca {}, align 1
  %residual.dbg.spill87 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill86 = alloca {}, align 1
  %residual.dbg.spill85 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill84 = alloca {}, align 1
  %residual.dbg.spill83 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill82 = alloca {}, align 1
  %residual.dbg.spill81 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill80 = alloca {}, align 1
  %residual.dbg.spill79 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill78 = alloca {}, align 1
  %residual.dbg.spill77 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill76 = alloca {}, align 1
  %residual.dbg.spill75 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !8720, metadata !DIExpression()), !dbg !8938
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !8722, metadata !DIExpression()), !dbg !8939
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !8724, metadata !DIExpression()), !dbg !8940
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !8726, metadata !DIExpression()), !dbg !8941
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !8728, metadata !DIExpression()), !dbg !8942
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !8730, metadata !DIExpression()), !dbg !8943
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !8732, metadata !DIExpression()), !dbg !8944
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !8734, metadata !DIExpression()), !dbg !8945
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !8736, metadata !DIExpression()), !dbg !8946
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !8738, metadata !DIExpression()), !dbg !8947
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !8740, metadata !DIExpression()), !dbg !8948
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !8742, metadata !DIExpression()), !dbg !8949
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !8744, metadata !DIExpression()), !dbg !8950
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !8746, metadata !DIExpression()), !dbg !8951
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !8748, metadata !DIExpression()), !dbg !8952
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !8750, metadata !DIExpression()), !dbg !8953
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !8752, metadata !DIExpression()), !dbg !8954
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !8754, metadata !DIExpression()), !dbg !8955
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !8756, metadata !DIExpression()), !dbg !8956
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !8758, metadata !DIExpression()), !dbg !8957
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !8760, metadata !DIExpression()), !dbg !8958
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !8762, metadata !DIExpression()), !dbg !8959
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !8764, metadata !DIExpression()), !dbg !8960
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !8766, metadata !DIExpression()), !dbg !8961
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !8768, metadata !DIExpression()), !dbg !8962
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !8770, metadata !DIExpression()), !dbg !8963
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !8772, metadata !DIExpression()), !dbg !8964
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !8774, metadata !DIExpression()), !dbg !8965
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !8776, metadata !DIExpression()), !dbg !8966
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !8778, metadata !DIExpression()), !dbg !8967
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !8780, metadata !DIExpression()), !dbg !8968
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !8782, metadata !DIExpression()), !dbg !8969
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !8784, metadata !DIExpression()), !dbg !8970
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !8786, metadata !DIExpression()), !dbg !8971
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !8788, metadata !DIExpression()), !dbg !8972
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !8790, metadata !DIExpression()), !dbg !8973
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !8792, metadata !DIExpression()), !dbg !8974
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !8794, metadata !DIExpression()), !dbg !8975
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !8796, metadata !DIExpression()), !dbg !8976
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !8798, metadata !DIExpression()), !dbg !8977
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !8800, metadata !DIExpression()), !dbg !8978
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !8802, metadata !DIExpression()), !dbg !8979
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !8804, metadata !DIExpression()), !dbg !8980
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !8806, metadata !DIExpression()), !dbg !8981
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !8808, metadata !DIExpression()), !dbg !8982
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !8810, metadata !DIExpression()), !dbg !8983
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !8812, metadata !DIExpression()), !dbg !8984
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !8814, metadata !DIExpression()), !dbg !8985
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !8816, metadata !DIExpression()), !dbg !8986
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !8818, metadata !DIExpression()), !dbg !8987
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !8820, metadata !DIExpression()), !dbg !8988
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !8822, metadata !DIExpression()), !dbg !8989
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !8824, metadata !DIExpression()), !dbg !8990
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !8826, metadata !DIExpression()), !dbg !8991
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !8828, metadata !DIExpression()), !dbg !8992
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !8830, metadata !DIExpression()), !dbg !8993
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !8832, metadata !DIExpression()), !dbg !8994
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !8834, metadata !DIExpression()), !dbg !8995
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !8836, metadata !DIExpression()), !dbg !8996
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !8838, metadata !DIExpression()), !dbg !8997
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !8840, metadata !DIExpression()), !dbg !8998
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !8842, metadata !DIExpression()), !dbg !8999
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !8844, metadata !DIExpression()), !dbg !9000
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !8846, metadata !DIExpression()), !dbg !9001
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !8848, metadata !DIExpression()), !dbg !9002
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !8850, metadata !DIExpression()), !dbg !9003
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !8852, metadata !DIExpression()), !dbg !9004
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !8854, metadata !DIExpression()), !dbg !9005
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !8856, metadata !DIExpression()), !dbg !9006
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !8858, metadata !DIExpression()), !dbg !9007
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !8860, metadata !DIExpression()), !dbg !9008
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !8862, metadata !DIExpression()), !dbg !9009
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !8864, metadata !DIExpression()), !dbg !9010
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !8866, metadata !DIExpression()), !dbg !9011
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !8868, metadata !DIExpression()), !dbg !9012
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !8870, metadata !DIExpression()), !dbg !9013
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill75, metadata !8872, metadata !DIExpression()), !dbg !9014
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill76, metadata !8874, metadata !DIExpression()), !dbg !9015
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill77, metadata !8876, metadata !DIExpression()), !dbg !9016
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill78, metadata !8878, metadata !DIExpression()), !dbg !9017
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill79, metadata !8880, metadata !DIExpression()), !dbg !9018
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill80, metadata !8882, metadata !DIExpression()), !dbg !9019
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill81, metadata !8884, metadata !DIExpression()), !dbg !9020
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill82, metadata !8886, metadata !DIExpression()), !dbg !9021
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill83, metadata !8888, metadata !DIExpression()), !dbg !9022
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill84, metadata !8890, metadata !DIExpression()), !dbg !9023
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill85, metadata !8892, metadata !DIExpression()), !dbg !9024
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill86, metadata !8894, metadata !DIExpression()), !dbg !9025
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill87, metadata !8896, metadata !DIExpression()), !dbg !9026
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill88, metadata !8898, metadata !DIExpression()), !dbg !9027
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill89, metadata !8900, metadata !DIExpression()), !dbg !9028
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill90, metadata !8902, metadata !DIExpression()), !dbg !9029
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill91, metadata !8904, metadata !DIExpression()), !dbg !9030
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill92, metadata !8906, metadata !DIExpression()), !dbg !9031
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill93, metadata !8908, metadata !DIExpression()), !dbg !9032
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill94, metadata !8910, metadata !DIExpression()), !dbg !9033
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill95, metadata !8912, metadata !DIExpression()), !dbg !9034
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill96, metadata !8914, metadata !DIExpression()), !dbg !9035
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill97, metadata !8916, metadata !DIExpression()), !dbg !9036
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill98, metadata !8918, metadata !DIExpression()), !dbg !9037
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill99, metadata !8922, metadata !DIExpression()), !dbg !9038
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill100, metadata !8924, metadata !DIExpression()), !dbg !9039
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill101, metadata !8926, metadata !DIExpression()), !dbg !9040
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill102, metadata !8928, metadata !DIExpression()), !dbg !9041
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill103, metadata !8930, metadata !DIExpression()), !dbg !9042
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill104, metadata !8932, metadata !DIExpression()), !dbg !9043
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill105, metadata !8934, metadata !DIExpression()), !dbg !9044
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill106, metadata !8936, metadata !DIExpression()), !dbg !9045
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !9045
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8716, metadata !DIExpression()), !dbg !9046
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !9045
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8717, metadata !DIExpression()), !dbg !9047
  call void @llvm.dbg.declare(metadata ptr %first, metadata !8718, metadata !DIExpression()), !dbg !9048
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !8920, metadata !DIExpression()), !dbg !9049
  store i8 1, ptr %first, align 1, !dbg !9050
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE_EXTENSIONS
  %_4 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$28VIRTUAL_8086_MODE_EXTENSIONS17hcda93f83091509f1E"(ptr align 8 %self) #8, !dbg !9051
  br i1 %_4, label %bb2, label %bb12, !dbg !9051

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_VIRTUAL_INTERRUPTS
  %_15 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33PROTECTED_MODE_VIRTUAL_INTERRUPTS17h9a9a5d46fe5262daE"(ptr align 8 %self) #8, !dbg !9051
  br i1 %_15, label %bb14, label %bb23, !dbg !9051

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !9052, !range !1562, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !9052
  %_5 = xor i1 %_6, true, !dbg !9053
  br i1 %_5, label %bb3, label %bb8, !dbg !9053

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !9054
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_3cd17770600203f1f0a6125e01528d48, i64 28) #8, !dbg !9055
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_12) #8, !dbg !9055
  %3 = zext i1 %2 to i8, !dbg !9055
  store i8 %3, ptr %_11, align 1, !dbg !9055
  %4 = load i8, ptr %_11, align 1, !dbg !9055, !range !1562, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !9055
  %_14 = zext i1 %5 to i64, !dbg !9055
  %6 = icmp eq i64 %_14, 0, !dbg !9055
  br i1 %6, label %bb12, label %bb11, !dbg !9055

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_8) #8, !dbg !9056
  %8 = zext i1 %7 to i8, !dbg !9056
  store i8 %8, ptr %_7, align 1, !dbg !9056
  %9 = load i8, ptr %_7, align 1, !dbg !9056, !range !1562, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !9056
  %_10 = zext i1 %10 to i64, !dbg !9056
  %11 = icmp eq i64 %_10, 0, !dbg !9056
  br i1 %11, label %bb8, label %bb7, !dbg !9056

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9057
  %13 = zext i1 %12 to i8, !dbg !9057
  store i8 %13, ptr %0, align 1, !dbg !9057
  br label %bb298, !dbg !9057

bb298:                                            ; preds = %bb297, %bb296, %bb291, %bb288, %bb283, %bb275, %bb271, %bb264, %bb260, %bb253, %bb249, %bb242, %bb238, %bb231, %bb227, %bb220, %bb216, %bb209, %bb205, %bb198, %bb194, %bb187, %bb183, %bb176, %bb172, %bb165, %bb161, %bb154, %bb150, %bb143, %bb139, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !9058, !range !1562, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !9058
  ret i1 %15, !dbg !9058

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9059
  %17 = zext i1 %16 to i8, !dbg !9059
  store i8 %17, ptr %0, align 1, !dbg !9059
  br label %bb298, !dbg !9059

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::TIMESTAMP_DISABLE
  %_26 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17TIMESTAMP_DISABLE17hb7287461e3bf78eeE"(ptr align 8 %self) #8, !dbg !9051
  br i1 %_26, label %bb25, label %bb34, !dbg !9051

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !9052, !range !1562, !noundef !19
  %_17 = trunc i8 %18 to i1, !dbg !9052
  %_16 = xor i1 %_17, true, !dbg !9053
  br i1 %_16, label %bb15, label %bb19, !dbg !9053

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !9054
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_0f019e3d47fd6e39c8f6e394ac082682, i64 33) #8, !dbg !9055
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_23) #8, !dbg !9055
  %20 = zext i1 %19 to i8, !dbg !9055
  store i8 %20, ptr %_22, align 1, !dbg !9055
  %21 = load i8, ptr %_22, align 1, !dbg !9055, !range !1562, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !9055
  %_25 = zext i1 %22 to i64, !dbg !9055
  %23 = icmp eq i64 %_25, 0, !dbg !9055
  br i1 %23, label %bb23, label %bb22, !dbg !9055

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_19) #8, !dbg !9056
  %25 = zext i1 %24 to i8, !dbg !9056
  store i8 %25, ptr %_18, align 1, !dbg !9056
  %26 = load i8, ptr %_18, align 1, !dbg !9056, !range !1562, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !9056
  %_21 = zext i1 %27 to i64, !dbg !9056
  %28 = icmp eq i64 %_21, 0, !dbg !9056
  br i1 %28, label %bb19, label %bb18, !dbg !9056

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9060
  %30 = zext i1 %29 to i8, !dbg !9060
  store i8 %30, ptr %0, align 1, !dbg !9060
  br label %bb298, !dbg !9060

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9061
  %32 = zext i1 %31 to i8, !dbg !9061
  store i8 %32, ptr %0, align 1, !dbg !9061
  br label %bb298, !dbg !9061

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::DEBUGGING_EXTENSIONS
  %_37 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20DEBUGGING_EXTENSIONS17h1bb8c8af31010f4aE"(ptr align 8 %self) #8, !dbg !9051
  br i1 %_37, label %bb36, label %bb45, !dbg !9051

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !9052, !range !1562, !noundef !19
  %_28 = trunc i8 %33 to i1, !dbg !9052
  %_27 = xor i1 %_28, true, !dbg !9053
  br i1 %_27, label %bb26, label %bb30, !dbg !9053

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !9054
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_803a549ea6bd4b6d2f54e32af9154475, i64 17) #8, !dbg !9055
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_34) #8, !dbg !9055
  %35 = zext i1 %34 to i8, !dbg !9055
  store i8 %35, ptr %_33, align 1, !dbg !9055
  %36 = load i8, ptr %_33, align 1, !dbg !9055, !range !1562, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !9055
  %_36 = zext i1 %37 to i64, !dbg !9055
  %38 = icmp eq i64 %_36, 0, !dbg !9055
  br i1 %38, label %bb34, label %bb33, !dbg !9055

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_30) #8, !dbg !9056
  %40 = zext i1 %39 to i8, !dbg !9056
  store i8 %40, ptr %_29, align 1, !dbg !9056
  %41 = load i8, ptr %_29, align 1, !dbg !9056, !range !1562, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !9056
  %_32 = zext i1 %42 to i64, !dbg !9056
  %43 = icmp eq i64 %_32, 0, !dbg !9056
  br i1 %43, label %bb30, label %bb29, !dbg !9056

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9062
  %45 = zext i1 %44 to i8, !dbg !9062
  store i8 %45, ptr %0, align 1, !dbg !9062
  br label %bb298, !dbg !9062

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9063
  %47 = zext i1 %46 to i8, !dbg !9063
  store i8 %47, ptr %0, align 1, !dbg !9063
  br label %bb298, !dbg !9063

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_SIZE_EXTENSION
  %_48 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PAGE_SIZE_EXTENSION17h5aaa2a31b77ba32cE"(ptr align 8 %self) #8, !dbg !9051
  br i1 %_48, label %bb47, label %bb56, !dbg !9051

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !9052, !range !1562, !noundef !19
  %_39 = trunc i8 %48 to i1, !dbg !9052
  %_38 = xor i1 %_39, true, !dbg !9053
  br i1 %_38, label %bb37, label %bb41, !dbg !9053

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !9054
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_3130e5922af1666981d4b1a92c1c9c90, i64 20) #8, !dbg !9055
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_45) #8, !dbg !9055
  %50 = zext i1 %49 to i8, !dbg !9055
  store i8 %50, ptr %_44, align 1, !dbg !9055
  %51 = load i8, ptr %_44, align 1, !dbg !9055, !range !1562, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !9055
  %_47 = zext i1 %52 to i64, !dbg !9055
  %53 = icmp eq i64 %_47, 0, !dbg !9055
  br i1 %53, label %bb45, label %bb44, !dbg !9055

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_41) #8, !dbg !9056
  %55 = zext i1 %54 to i8, !dbg !9056
  store i8 %55, ptr %_40, align 1, !dbg !9056
  %56 = load i8, ptr %_40, align 1, !dbg !9056, !range !1562, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !9056
  %_43 = zext i1 %57 to i64, !dbg !9056
  %58 = icmp eq i64 %_43, 0, !dbg !9056
  br i1 %58, label %bb41, label %bb40, !dbg !9056

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9064
  %60 = zext i1 %59 to i8, !dbg !9064
  store i8 %60, ptr %0, align 1, !dbg !9064
  br label %bb298, !dbg !9064

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9065
  %62 = zext i1 %61 to i8, !dbg !9065
  store i8 %62, ptr %0, align 1, !dbg !9065
  br label %bb298, !dbg !9065

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PHYSICAL_ADDRESS_EXTENSION
  %_59 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26PHYSICAL_ADDRESS_EXTENSION17h081b0b73e9640997E"(ptr align 8 %self) #8, !dbg !9051
  br i1 %_59, label %bb58, label %bb67, !dbg !9051

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !9052, !range !1562, !noundef !19
  %_50 = trunc i8 %63 to i1, !dbg !9052
  %_49 = xor i1 %_50, true, !dbg !9053
  br i1 %_49, label %bb48, label %bb52, !dbg !9053

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !9054
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_d50af00c2ad521c84f7380b8be63c1e8, i64 19) #8, !dbg !9055
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_56) #8, !dbg !9055
  %65 = zext i1 %64 to i8, !dbg !9055
  store i8 %65, ptr %_55, align 1, !dbg !9055
  %66 = load i8, ptr %_55, align 1, !dbg !9055, !range !1562, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !9055
  %_58 = zext i1 %67 to i64, !dbg !9055
  %68 = icmp eq i64 %_58, 0, !dbg !9055
  br i1 %68, label %bb56, label %bb55, !dbg !9055

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_52) #8, !dbg !9056
  %70 = zext i1 %69 to i8, !dbg !9056
  store i8 %70, ptr %_51, align 1, !dbg !9056
  %71 = load i8, ptr %_51, align 1, !dbg !9056, !range !1562, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !9056
  %_54 = zext i1 %72 to i64, !dbg !9056
  %73 = icmp eq i64 %_54, 0, !dbg !9056
  br i1 %73, label %bb52, label %bb51, !dbg !9056

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9066
  %75 = zext i1 %74 to i8, !dbg !9066
  store i8 %75, ptr %0, align 1, !dbg !9066
  br label %bb298, !dbg !9066

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9067
  %77 = zext i1 %76 to i8, !dbg !9067
  store i8 %77, ptr %0, align 1, !dbg !9067
  br label %bb298, !dbg !9067

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::MACHINE_CHECK_EXCEPTION
  %_70 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23MACHINE_CHECK_EXCEPTION17hfa38459dcdde95b4E"(ptr align 8 %self) #8, !dbg !9051
  br i1 %_70, label %bb69, label %bb78, !dbg !9051

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !9052, !range !1562, !noundef !19
  %_61 = trunc i8 %78 to i1, !dbg !9052
  %_60 = xor i1 %_61, true, !dbg !9053
  br i1 %_60, label %bb59, label %bb63, !dbg !9053

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !9054
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_7e69978ff0c9547827e6c2a1a1a42624, i64 26) #8, !dbg !9055
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_67) #8, !dbg !9055
  %80 = zext i1 %79 to i8, !dbg !9055
  store i8 %80, ptr %_66, align 1, !dbg !9055
  %81 = load i8, ptr %_66, align 1, !dbg !9055, !range !1562, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !9055
  %_69 = zext i1 %82 to i64, !dbg !9055
  %83 = icmp eq i64 %_69, 0, !dbg !9055
  br i1 %83, label %bb67, label %bb66, !dbg !9055

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_63) #8, !dbg !9056
  %85 = zext i1 %84 to i8, !dbg !9056
  store i8 %85, ptr %_62, align 1, !dbg !9056
  %86 = load i8, ptr %_62, align 1, !dbg !9056, !range !1562, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !9056
  %_65 = zext i1 %87 to i64, !dbg !9056
  %88 = icmp eq i64 %_65, 0, !dbg !9056
  br i1 %88, label %bb63, label %bb62, !dbg !9056

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9068
  %90 = zext i1 %89 to i8, !dbg !9068
  store i8 %90, ptr %0, align 1, !dbg !9068
  br label %bb298, !dbg !9068

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9069
  %92 = zext i1 %91 to i8, !dbg !9069
  store i8 %92, ptr %0, align 1, !dbg !9069
  br label %bb298, !dbg !9069

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_GLOBAL
  %_81 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PAGE_GLOBAL17h991b89400aed3d17E"(ptr align 8 %self) #8, !dbg !9051
  br i1 %_81, label %bb80, label %bb89, !dbg !9051

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !9052, !range !1562, !noundef !19
  %_72 = trunc i8 %93 to i1, !dbg !9052
  %_71 = xor i1 %_72, true, !dbg !9053
  br i1 %_71, label %bb70, label %bb74, !dbg !9053

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !9054
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_b91b344ee8d65b8a5808acbd4c8793c0, i64 23) #8, !dbg !9055
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_78) #8, !dbg !9055
  %95 = zext i1 %94 to i8, !dbg !9055
  store i8 %95, ptr %_77, align 1, !dbg !9055
  %96 = load i8, ptr %_77, align 1, !dbg !9055, !range !1562, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !9055
  %_80 = zext i1 %97 to i64, !dbg !9055
  %98 = icmp eq i64 %_80, 0, !dbg !9055
  br i1 %98, label %bb78, label %bb77, !dbg !9055

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_74) #8, !dbg !9056
  %100 = zext i1 %99 to i8, !dbg !9056
  store i8 %100, ptr %_73, align 1, !dbg !9056
  %101 = load i8, ptr %_73, align 1, !dbg !9056, !range !1562, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !9056
  %_76 = zext i1 %102 to i64, !dbg !9056
  %103 = icmp eq i64 %_76, 0, !dbg !9056
  br i1 %103, label %bb74, label %bb73, !dbg !9056

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9070
  %105 = zext i1 %104 to i8, !dbg !9070
  store i8 %105, ptr %0, align 1, !dbg !9070
  br label %bb298, !dbg !9070

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9071
  %107 = zext i1 %106 to i8, !dbg !9071
  store i8 %107, ptr %0, align 1, !dbg !9071
  br label %bb298, !dbg !9071

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PERFORMANCE_MONITOR_COUNTER
  %_92 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27PERFORMANCE_MONITOR_COUNTER17h9a95f3d2548988b6E"(ptr align 8 %self) #8, !dbg !9051
  br i1 %_92, label %bb91, label %bb100, !dbg !9051

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !9052, !range !1562, !noundef !19
  %_83 = trunc i8 %108 to i1, !dbg !9052
  %_82 = xor i1 %_83, true, !dbg !9053
  br i1 %_82, label %bb81, label %bb85, !dbg !9053

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !9054
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_56210cd2eda51a0897d4a8ae05ba739a, i64 11) #8, !dbg !9055
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_89) #8, !dbg !9055
  %110 = zext i1 %109 to i8, !dbg !9055
  store i8 %110, ptr %_88, align 1, !dbg !9055
  %111 = load i8, ptr %_88, align 1, !dbg !9055, !range !1562, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !9055
  %_91 = zext i1 %112 to i64, !dbg !9055
  %113 = icmp eq i64 %_91, 0, !dbg !9055
  br i1 %113, label %bb89, label %bb88, !dbg !9055

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_85) #8, !dbg !9056
  %115 = zext i1 %114 to i8, !dbg !9056
  store i8 %115, ptr %_84, align 1, !dbg !9056
  %116 = load i8, ptr %_84, align 1, !dbg !9056, !range !1562, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !9056
  %_87 = zext i1 %117 to i64, !dbg !9056
  %118 = icmp eq i64 %_87, 0, !dbg !9056
  br i1 %118, label %bb85, label %bb84, !dbg !9056

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9072
  %120 = zext i1 %119 to i8, !dbg !9072
  store i8 %120, ptr %0, align 1, !dbg !9072
  br label %bb298, !dbg !9072

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9073
  %122 = zext i1 %121 to i8, !dbg !9073
  store i8 %122, ptr %0, align 1, !dbg !9073
  br label %bb298, !dbg !9073

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSFXSR
  %_103 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OSFXSR17h23a0b97962d3d989E"(ptr align 8 %self) #8, !dbg !9051
  br i1 %_103, label %bb102, label %bb111, !dbg !9051

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !9052, !range !1562, !noundef !19
  %_94 = trunc i8 %123 to i1, !dbg !9052
  %_93 = xor i1 %_94, true, !dbg !9053
  br i1 %_93, label %bb92, label %bb96, !dbg !9053

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !9054
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_b60833dfe9d7152efab861bc89ea0c54, i64 27) #8, !dbg !9055
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_100) #8, !dbg !9055
  %125 = zext i1 %124 to i8, !dbg !9055
  store i8 %125, ptr %_99, align 1, !dbg !9055
  %126 = load i8, ptr %_99, align 1, !dbg !9055, !range !1562, !noundef !19
  %127 = trunc i8 %126 to i1, !dbg !9055
  %_102 = zext i1 %127 to i64, !dbg !9055
  %128 = icmp eq i64 %_102, 0, !dbg !9055
  br i1 %128, label %bb100, label %bb99, !dbg !9055

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_96) #8, !dbg !9056
  %130 = zext i1 %129 to i8, !dbg !9056
  store i8 %130, ptr %_95, align 1, !dbg !9056
  %131 = load i8, ptr %_95, align 1, !dbg !9056, !range !1562, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !9056
  %_98 = zext i1 %132 to i64, !dbg !9056
  %133 = icmp eq i64 %_98, 0, !dbg !9056
  br i1 %133, label %bb96, label %bb95, !dbg !9056

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9074
  %135 = zext i1 %134 to i8, !dbg !9074
  store i8 %135, ptr %0, align 1, !dbg !9074
  br label %bb298, !dbg !9074

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9075
  %137 = zext i1 %136 to i8, !dbg !9075
  store i8 %137, ptr %0, align 1, !dbg !9075
  br label %bb298, !dbg !9075

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXMMEXCPT_ENABLE
  %_114 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17OSXMMEXCPT_ENABLE17ha2fd548996452d10E"(ptr align 8 %self) #8, !dbg !9051
  br i1 %_114, label %bb113, label %bb122, !dbg !9051

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !9052, !range !1562, !noundef !19
  %_105 = trunc i8 %138 to i1, !dbg !9052
  %_104 = xor i1 %_105, true, !dbg !9053
  br i1 %_104, label %bb103, label %bb107, !dbg !9053

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !9054
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_5eb94a964f4e44a57663de8f144dc156, i64 6) #8, !dbg !9055
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_111) #8, !dbg !9055
  %140 = zext i1 %139 to i8, !dbg !9055
  store i8 %140, ptr %_110, align 1, !dbg !9055
  %141 = load i8, ptr %_110, align 1, !dbg !9055, !range !1562, !noundef !19
  %142 = trunc i8 %141 to i1, !dbg !9055
  %_113 = zext i1 %142 to i64, !dbg !9055
  %143 = icmp eq i64 %_113, 0, !dbg !9055
  br i1 %143, label %bb111, label %bb110, !dbg !9055

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_107) #8, !dbg !9056
  %145 = zext i1 %144 to i8, !dbg !9056
  store i8 %145, ptr %_106, align 1, !dbg !9056
  %146 = load i8, ptr %_106, align 1, !dbg !9056, !range !1562, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !9056
  %_109 = zext i1 %147 to i64, !dbg !9056
  %148 = icmp eq i64 %_109, 0, !dbg !9056
  br i1 %148, label %bb107, label %bb106, !dbg !9056

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9076
  %150 = zext i1 %149 to i8, !dbg !9076
  store i8 %150, ptr %0, align 1, !dbg !9076
  br label %bb298, !dbg !9076

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9077
  %152 = zext i1 %151 to i8, !dbg !9077
  store i8 %152, ptr %0, align 1, !dbg !9077
  br label %bb298, !dbg !9077

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE_INSTRUCTION_PREVENTION
  %_125 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$32USER_MODE_INSTRUCTION_PREVENTION17h0df4dbe207307e42E"(ptr align 8 %self) #8, !dbg !9051
  br i1 %_125, label %bb124, label %bb133, !dbg !9051

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !9052, !range !1562, !noundef !19
  %_116 = trunc i8 %153 to i1, !dbg !9052
  %_115 = xor i1 %_116, true, !dbg !9053
  br i1 %_115, label %bb114, label %bb118, !dbg !9053

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !9054
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_593defa7938df50164d817f0cfd4d23a, i64 17) #8, !dbg !9055
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_122) #8, !dbg !9055
  %155 = zext i1 %154 to i8, !dbg !9055
  store i8 %155, ptr %_121, align 1, !dbg !9055
  %156 = load i8, ptr %_121, align 1, !dbg !9055, !range !1562, !noundef !19
  %157 = trunc i8 %156 to i1, !dbg !9055
  %_124 = zext i1 %157 to i64, !dbg !9055
  %158 = icmp eq i64 %_124, 0, !dbg !9055
  br i1 %158, label %bb122, label %bb121, !dbg !9055

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_118) #8, !dbg !9056
  %160 = zext i1 %159 to i8, !dbg !9056
  store i8 %160, ptr %_117, align 1, !dbg !9056
  %161 = load i8, ptr %_117, align 1, !dbg !9056, !range !1562, !noundef !19
  %162 = trunc i8 %161 to i1, !dbg !9056
  %_120 = zext i1 %162 to i64, !dbg !9056
  %163 = icmp eq i64 %_120, 0, !dbg !9056
  br i1 %163, label %bb118, label %bb117, !dbg !9056

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9078
  %165 = zext i1 %164 to i8, !dbg !9078
  store i8 %165, ptr %0, align 1, !dbg !9078
  br label %bb298, !dbg !9078

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9079
  %167 = zext i1 %166 to i8, !dbg !9079
  store i8 %167, ptr %0, align 1, !dbg !9079
  br label %bb298, !dbg !9079

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::L5_PAGING
  %_136 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9L5_PAGING17h6bf359dc1221acf0E"(ptr align 8 %self) #8, !dbg !9051
  br i1 %_136, label %bb135, label %bb144, !dbg !9051

bb124:                                            ; preds = %bb122
  %168 = load i8, ptr %first, align 1, !dbg !9052, !range !1562, !noundef !19
  %_127 = trunc i8 %168 to i1, !dbg !9052
  %_126 = xor i1 %_127, true, !dbg !9053
  br i1 %_126, label %bb125, label %bb129, !dbg !9053

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !9054
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_8d53f88f3d7a93cc8e077ad1f33a9104, i64 32) #8, !dbg !9055
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_133) #8, !dbg !9055
  %170 = zext i1 %169 to i8, !dbg !9055
  store i8 %170, ptr %_132, align 1, !dbg !9055
  %171 = load i8, ptr %_132, align 1, !dbg !9055, !range !1562, !noundef !19
  %172 = trunc i8 %171 to i1, !dbg !9055
  %_135 = zext i1 %172 to i64, !dbg !9055
  %173 = icmp eq i64 %_135, 0, !dbg !9055
  br i1 %173, label %bb133, label %bb132, !dbg !9055

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_129) #8, !dbg !9056
  %175 = zext i1 %174 to i8, !dbg !9056
  store i8 %175, ptr %_128, align 1, !dbg !9056
  %176 = load i8, ptr %_128, align 1, !dbg !9056, !range !1562, !noundef !19
  %177 = trunc i8 %176 to i1, !dbg !9056
  %_131 = zext i1 %177 to i64, !dbg !9056
  %178 = icmp eq i64 %_131, 0, !dbg !9056
  br i1 %178, label %bb129, label %bb128, !dbg !9056

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9080
  %180 = zext i1 %179 to i8, !dbg !9080
  store i8 %180, ptr %0, align 1, !dbg !9080
  br label %bb298, !dbg !9080

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9081
  %182 = zext i1 %181 to i8, !dbg !9081
  store i8 %182, ptr %0, align 1, !dbg !9081
  br label %bb298, !dbg !9081

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_MACHINE_EXTENSIONS
  %_147 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26VIRTUAL_MACHINE_EXTENSIONS17h57ed232949e25c29E"(ptr align 8 %self) #8, !dbg !9051
  br i1 %_147, label %bb146, label %bb155, !dbg !9051

bb135:                                            ; preds = %bb133
  %183 = load i8, ptr %first, align 1, !dbg !9052, !range !1562, !noundef !19
  %_138 = trunc i8 %183 to i1, !dbg !9052
  %_137 = xor i1 %_138, true, !dbg !9053
  br i1 %_137, label %bb136, label %bb140, !dbg !9053

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !9054
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_1df2c1684cada007b2ee85606d3db575, i64 9) #8, !dbg !9055
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_144) #8, !dbg !9055
  %185 = zext i1 %184 to i8, !dbg !9055
  store i8 %185, ptr %_143, align 1, !dbg !9055
  %186 = load i8, ptr %_143, align 1, !dbg !9055, !range !1562, !noundef !19
  %187 = trunc i8 %186 to i1, !dbg !9055
  %_146 = zext i1 %187 to i64, !dbg !9055
  %188 = icmp eq i64 %_146, 0, !dbg !9055
  br i1 %188, label %bb144, label %bb143, !dbg !9055

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_140 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_140) #8, !dbg !9056
  %190 = zext i1 %189 to i8, !dbg !9056
  store i8 %190, ptr %_139, align 1, !dbg !9056
  %191 = load i8, ptr %_139, align 1, !dbg !9056, !range !1562, !noundef !19
  %192 = trunc i8 %191 to i1, !dbg !9056
  %_142 = zext i1 %192 to i64, !dbg !9056
  %193 = icmp eq i64 %_142, 0, !dbg !9056
  br i1 %193, label %bb140, label %bb139, !dbg !9056

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9082
  %195 = zext i1 %194 to i8, !dbg !9082
  store i8 %195, ptr %0, align 1, !dbg !9082
  br label %bb298, !dbg !9082

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9083
  %197 = zext i1 %196 to i8, !dbg !9083
  store i8 %197, ptr %0, align 1, !dbg !9083
  br label %bb298, !dbg !9083

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SAFER_MODE_EXTENSIONS
  %_158 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21SAFER_MODE_EXTENSIONS17h6b9eaab1fd87d79aE"(ptr align 8 %self) #8, !dbg !9051
  br i1 %_158, label %bb157, label %bb166, !dbg !9051

bb146:                                            ; preds = %bb144
  %198 = load i8, ptr %first, align 1, !dbg !9052, !range !1562, !noundef !19
  %_149 = trunc i8 %198 to i1, !dbg !9052
  %_148 = xor i1 %_149, true, !dbg !9053
  br i1 %_148, label %bb147, label %bb151, !dbg !9053

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !9054
; call core::fmt::Formatter::write_str
  %_155 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_6ba0ccf4bc0e7147ad03b9a461c3b871, i64 26) #8, !dbg !9055
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_155) #8, !dbg !9055
  %200 = zext i1 %199 to i8, !dbg !9055
  store i8 %200, ptr %_154, align 1, !dbg !9055
  %201 = load i8, ptr %_154, align 1, !dbg !9055, !range !1562, !noundef !19
  %202 = trunc i8 %201 to i1, !dbg !9055
  %_157 = zext i1 %202 to i64, !dbg !9055
  %203 = icmp eq i64 %_157, 0, !dbg !9055
  br i1 %203, label %bb155, label %bb154, !dbg !9055

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_151) #8, !dbg !9056
  %205 = zext i1 %204 to i8, !dbg !9056
  store i8 %205, ptr %_150, align 1, !dbg !9056
  %206 = load i8, ptr %_150, align 1, !dbg !9056, !range !1562, !noundef !19
  %207 = trunc i8 %206 to i1, !dbg !9056
  %_153 = zext i1 %207 to i64, !dbg !9056
  %208 = icmp eq i64 %_153, 0, !dbg !9056
  br i1 %208, label %bb151, label %bb150, !dbg !9056

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9084
  %210 = zext i1 %209 to i8, !dbg !9084
  store i8 %210, ptr %0, align 1, !dbg !9084
  br label %bb298, !dbg !9084

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9085
  %212 = zext i1 %211 to i8, !dbg !9085
  store i8 %212, ptr %0, align 1, !dbg !9085
  br label %bb298, !dbg !9085

bb166:                                            ; preds = %bb162, %bb155
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::FSGSBASE
  %_169 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8FSGSBASE17h4cfd01f9e883731bE"(ptr align 8 %self) #8, !dbg !9051
  br i1 %_169, label %bb168, label %bb177, !dbg !9051

bb157:                                            ; preds = %bb155
  %213 = load i8, ptr %first, align 1, !dbg !9052, !range !1562, !noundef !19
  %_160 = trunc i8 %213 to i1, !dbg !9052
  %_159 = xor i1 %_160, true, !dbg !9053
  br i1 %_159, label %bb158, label %bb162, !dbg !9053

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !9054
; call core::fmt::Formatter::write_str
  %_166 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_17d7257c05cbd2a0f0325627d40d56e5, i64 21) #8, !dbg !9055
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_166) #8, !dbg !9055
  %215 = zext i1 %214 to i8, !dbg !9055
  store i8 %215, ptr %_165, align 1, !dbg !9055
  %216 = load i8, ptr %_165, align 1, !dbg !9055, !range !1562, !noundef !19
  %217 = trunc i8 %216 to i1, !dbg !9055
  %_168 = zext i1 %217 to i64, !dbg !9055
  %218 = icmp eq i64 %_168, 0, !dbg !9055
  br i1 %218, label %bb166, label %bb165, !dbg !9055

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_162 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_162) #8, !dbg !9056
  %220 = zext i1 %219 to i8, !dbg !9056
  store i8 %220, ptr %_161, align 1, !dbg !9056
  %221 = load i8, ptr %_161, align 1, !dbg !9056, !range !1562, !noundef !19
  %222 = trunc i8 %221 to i1, !dbg !9056
  %_164 = zext i1 %222 to i64, !dbg !9056
  %223 = icmp eq i64 %_164, 0, !dbg !9056
  br i1 %223, label %bb162, label %bb161, !dbg !9056

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9086
  %225 = zext i1 %224 to i8, !dbg !9086
  store i8 %225, ptr %0, align 1, !dbg !9086
  br label %bb298, !dbg !9086

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9087
  %227 = zext i1 %226 to i8, !dbg !9087
  store i8 %227, ptr %0, align 1, !dbg !9087
  br label %bb298, !dbg !9087

bb177:                                            ; preds = %bb173, %bb166
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PCID
  %_180 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4PCID17h54617ffa4f975c7aE"(ptr align 8 %self) #8, !dbg !9051
  br i1 %_180, label %bb179, label %bb188, !dbg !9051

bb168:                                            ; preds = %bb166
  %228 = load i8, ptr %first, align 1, !dbg !9052, !range !1562, !noundef !19
  %_171 = trunc i8 %228 to i1, !dbg !9052
  %_170 = xor i1 %_171, true, !dbg !9053
  br i1 %_170, label %bb169, label %bb173, !dbg !9053

bb173:                                            ; preds = %bb169, %bb168
  store i8 0, ptr %first, align 1, !dbg !9054
; call core::fmt::Formatter::write_str
  %_177 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_06b7117b18584b484638bd2e31f2c0da, i64 8) #8, !dbg !9055
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_177) #8, !dbg !9055
  %230 = zext i1 %229 to i8, !dbg !9055
  store i8 %230, ptr %_176, align 1, !dbg !9055
  %231 = load i8, ptr %_176, align 1, !dbg !9055, !range !1562, !noundef !19
  %232 = trunc i8 %231 to i1, !dbg !9055
  %_179 = zext i1 %232 to i64, !dbg !9055
  %233 = icmp eq i64 %_179, 0, !dbg !9055
  br i1 %233, label %bb177, label %bb176, !dbg !9055

bb169:                                            ; preds = %bb168
; call core::fmt::Formatter::write_str
  %_173 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_173) #8, !dbg !9056
  %235 = zext i1 %234 to i8, !dbg !9056
  store i8 %235, ptr %_172, align 1, !dbg !9056
  %236 = load i8, ptr %_172, align 1, !dbg !9056, !range !1562, !noundef !19
  %237 = trunc i8 %236 to i1, !dbg !9056
  %_175 = zext i1 %237 to i64, !dbg !9056
  %238 = icmp eq i64 %_175, 0, !dbg !9056
  br i1 %238, label %bb173, label %bb172, !dbg !9056

bb172:                                            ; preds = %bb169
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9088
  %240 = zext i1 %239 to i8, !dbg !9088
  store i8 %240, ptr %0, align 1, !dbg !9088
  br label %bb298, !dbg !9088

bb176:                                            ; preds = %bb173
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9089
  %242 = zext i1 %241 to i8, !dbg !9089
  store i8 %242, ptr %0, align 1, !dbg !9089
  br label %bb298, !dbg !9089

bb188:                                            ; preds = %bb184, %bb177
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXSAVE
  %_191 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7OSXSAVE17h4f57faba3a88d9b1E"(ptr align 8 %self) #8, !dbg !9051
  br i1 %_191, label %bb190, label %bb199, !dbg !9051

bb179:                                            ; preds = %bb177
  %243 = load i8, ptr %first, align 1, !dbg !9052, !range !1562, !noundef !19
  %_182 = trunc i8 %243 to i1, !dbg !9052
  %_181 = xor i1 %_182, true, !dbg !9053
  br i1 %_181, label %bb180, label %bb184, !dbg !9053

bb184:                                            ; preds = %bb180, %bb179
  store i8 0, ptr %first, align 1, !dbg !9054
; call core::fmt::Formatter::write_str
  %_188 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_04eb80e29d7a8a2546c9d4a57ad0a35e, i64 4) #8, !dbg !9055
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %244 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_188) #8, !dbg !9055
  %245 = zext i1 %244 to i8, !dbg !9055
  store i8 %245, ptr %_187, align 1, !dbg !9055
  %246 = load i8, ptr %_187, align 1, !dbg !9055, !range !1562, !noundef !19
  %247 = trunc i8 %246 to i1, !dbg !9055
  %_190 = zext i1 %247 to i64, !dbg !9055
  %248 = icmp eq i64 %_190, 0, !dbg !9055
  br i1 %248, label %bb188, label %bb187, !dbg !9055

bb180:                                            ; preds = %bb179
; call core::fmt::Formatter::write_str
  %_184 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %249 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_184) #8, !dbg !9056
  %250 = zext i1 %249 to i8, !dbg !9056
  store i8 %250, ptr %_183, align 1, !dbg !9056
  %251 = load i8, ptr %_183, align 1, !dbg !9056, !range !1562, !noundef !19
  %252 = trunc i8 %251 to i1, !dbg !9056
  %_186 = zext i1 %252 to i64, !dbg !9056
  %253 = icmp eq i64 %_186, 0, !dbg !9056
  br i1 %253, label %bb184, label %bb183, !dbg !9056

bb183:                                            ; preds = %bb180
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %254 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9090
  %255 = zext i1 %254 to i8, !dbg !9090
  store i8 %255, ptr %0, align 1, !dbg !9090
  br label %bb298, !dbg !9090

bb187:                                            ; preds = %bb184
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %256 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9091
  %257 = zext i1 %256 to i8, !dbg !9091
  store i8 %257, ptr %0, align 1, !dbg !9091
  br label %bb298, !dbg !9091

bb199:                                            ; preds = %bb195, %bb188
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::KEY_LOCKER
  %_202 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10KEY_LOCKER17h73d458a1e21a5ffbE"(ptr align 8 %self) #8, !dbg !9051
  br i1 %_202, label %bb201, label %bb210, !dbg !9051

bb190:                                            ; preds = %bb188
  %258 = load i8, ptr %first, align 1, !dbg !9052, !range !1562, !noundef !19
  %_193 = trunc i8 %258 to i1, !dbg !9052
  %_192 = xor i1 %_193, true, !dbg !9053
  br i1 %_192, label %bb191, label %bb195, !dbg !9053

bb195:                                            ; preds = %bb191, %bb190
  store i8 0, ptr %first, align 1, !dbg !9054
; call core::fmt::Formatter::write_str
  %_199 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_2167d3afaab2d6be8311548a92f121fd, i64 7) #8, !dbg !9055
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %259 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_199) #8, !dbg !9055
  %260 = zext i1 %259 to i8, !dbg !9055
  store i8 %260, ptr %_198, align 1, !dbg !9055
  %261 = load i8, ptr %_198, align 1, !dbg !9055, !range !1562, !noundef !19
  %262 = trunc i8 %261 to i1, !dbg !9055
  %_201 = zext i1 %262 to i64, !dbg !9055
  %263 = icmp eq i64 %_201, 0, !dbg !9055
  br i1 %263, label %bb199, label %bb198, !dbg !9055

bb191:                                            ; preds = %bb190
; call core::fmt::Formatter::write_str
  %_195 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %264 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_195) #8, !dbg !9056
  %265 = zext i1 %264 to i8, !dbg !9056
  store i8 %265, ptr %_194, align 1, !dbg !9056
  %266 = load i8, ptr %_194, align 1, !dbg !9056, !range !1562, !noundef !19
  %267 = trunc i8 %266 to i1, !dbg !9056
  %_197 = zext i1 %267 to i64, !dbg !9056
  %268 = icmp eq i64 %_197, 0, !dbg !9056
  br i1 %268, label %bb195, label %bb194, !dbg !9056

bb194:                                            ; preds = %bb191
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %269 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9092
  %270 = zext i1 %269 to i8, !dbg !9092
  store i8 %270, ptr %0, align 1, !dbg !9092
  br label %bb298, !dbg !9092

bb198:                                            ; preds = %bb195
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %271 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9093
  %272 = zext i1 %271 to i8, !dbg !9093
  store i8 %272, ptr %0, align 1, !dbg !9093
  br label %bb298, !dbg !9093

bb210:                                            ; preds = %bb206, %bb199
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_EXECUTION_PROTECTION
  %_213 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$36SUPERVISOR_MODE_EXECUTION_PROTECTION17h2bfe5d94660a7985E"(ptr align 8 %self) #8, !dbg !9051
  br i1 %_213, label %bb212, label %bb221, !dbg !9051

bb201:                                            ; preds = %bb199
  %273 = load i8, ptr %first, align 1, !dbg !9052, !range !1562, !noundef !19
  %_204 = trunc i8 %273 to i1, !dbg !9052
  %_203 = xor i1 %_204, true, !dbg !9053
  br i1 %_203, label %bb202, label %bb206, !dbg !9053

bb206:                                            ; preds = %bb202, %bb201
  store i8 0, ptr %first, align 1, !dbg !9054
; call core::fmt::Formatter::write_str
  %_210 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_637e3d682feeec8699edeaa487077351, i64 10) #8, !dbg !9055
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %274 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_210) #8, !dbg !9055
  %275 = zext i1 %274 to i8, !dbg !9055
  store i8 %275, ptr %_209, align 1, !dbg !9055
  %276 = load i8, ptr %_209, align 1, !dbg !9055, !range !1562, !noundef !19
  %277 = trunc i8 %276 to i1, !dbg !9055
  %_212 = zext i1 %277 to i64, !dbg !9055
  %278 = icmp eq i64 %_212, 0, !dbg !9055
  br i1 %278, label %bb210, label %bb209, !dbg !9055

bb202:                                            ; preds = %bb201
; call core::fmt::Formatter::write_str
  %_206 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %279 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_206) #8, !dbg !9056
  %280 = zext i1 %279 to i8, !dbg !9056
  store i8 %280, ptr %_205, align 1, !dbg !9056
  %281 = load i8, ptr %_205, align 1, !dbg !9056, !range !1562, !noundef !19
  %282 = trunc i8 %281 to i1, !dbg !9056
  %_208 = zext i1 %282 to i64, !dbg !9056
  %283 = icmp eq i64 %_208, 0, !dbg !9056
  br i1 %283, label %bb206, label %bb205, !dbg !9056

bb205:                                            ; preds = %bb202
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %284 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9094
  %285 = zext i1 %284 to i8, !dbg !9094
  store i8 %285, ptr %0, align 1, !dbg !9094
  br label %bb298, !dbg !9094

bb209:                                            ; preds = %bb206
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %286 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9095
  %287 = zext i1 %286 to i8, !dbg !9095
  store i8 %287, ptr %0, align 1, !dbg !9095
  br label %bb298, !dbg !9095

bb221:                                            ; preds = %bb217, %bb210
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_ACCESS_PREVENTION
  %_224 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33SUPERVISOR_MODE_ACCESS_PREVENTION17h996b523010d9c7d6E"(ptr align 8 %self) #8, !dbg !9051
  br i1 %_224, label %bb223, label %bb232, !dbg !9051

bb212:                                            ; preds = %bb210
  %288 = load i8, ptr %first, align 1, !dbg !9052, !range !1562, !noundef !19
  %_215 = trunc i8 %288 to i1, !dbg !9052
  %_214 = xor i1 %_215, true, !dbg !9053
  br i1 %_214, label %bb213, label %bb217, !dbg !9053

bb217:                                            ; preds = %bb213, %bb212
  store i8 0, ptr %first, align 1, !dbg !9054
; call core::fmt::Formatter::write_str
  %_221 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_565fbeee76b78f614b45f0e4de60d327, i64 36) #8, !dbg !9055
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %289 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_221) #8, !dbg !9055
  %290 = zext i1 %289 to i8, !dbg !9055
  store i8 %290, ptr %_220, align 1, !dbg !9055
  %291 = load i8, ptr %_220, align 1, !dbg !9055, !range !1562, !noundef !19
  %292 = trunc i8 %291 to i1, !dbg !9055
  %_223 = zext i1 %292 to i64, !dbg !9055
  %293 = icmp eq i64 %_223, 0, !dbg !9055
  br i1 %293, label %bb221, label %bb220, !dbg !9055

bb213:                                            ; preds = %bb212
; call core::fmt::Formatter::write_str
  %_217 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %294 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_217) #8, !dbg !9056
  %295 = zext i1 %294 to i8, !dbg !9056
  store i8 %295, ptr %_216, align 1, !dbg !9056
  %296 = load i8, ptr %_216, align 1, !dbg !9056, !range !1562, !noundef !19
  %297 = trunc i8 %296 to i1, !dbg !9056
  %_219 = zext i1 %297 to i64, !dbg !9056
  %298 = icmp eq i64 %_219, 0, !dbg !9056
  br i1 %298, label %bb217, label %bb216, !dbg !9056

bb216:                                            ; preds = %bb213
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %299 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9096
  %300 = zext i1 %299 to i8, !dbg !9096
  store i8 %300, ptr %0, align 1, !dbg !9096
  br label %bb298, !dbg !9096

bb220:                                            ; preds = %bb217
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %301 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9097
  %302 = zext i1 %301 to i8, !dbg !9097
  store i8 %302, ptr %0, align 1, !dbg !9097
  br label %bb298, !dbg !9097

bb232:                                            ; preds = %bb228, %bb221
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_USER
  %_235 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PROTECTION_KEY_USER17h736f112e758f0d2fE"(ptr align 8 %self) #8, !dbg !9051
  br i1 %_235, label %bb234, label %bb243, !dbg !9051

bb223:                                            ; preds = %bb221
  %303 = load i8, ptr %first, align 1, !dbg !9052, !range !1562, !noundef !19
  %_226 = trunc i8 %303 to i1, !dbg !9052
  %_225 = xor i1 %_226, true, !dbg !9053
  br i1 %_225, label %bb224, label %bb228, !dbg !9053

bb228:                                            ; preds = %bb224, %bb223
  store i8 0, ptr %first, align 1, !dbg !9054
; call core::fmt::Formatter::write_str
  %_232 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_9cab844b3adefa1cf8a3e1fb50b53e8b, i64 33) #8, !dbg !9055
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %304 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_232) #8, !dbg !9055
  %305 = zext i1 %304 to i8, !dbg !9055
  store i8 %305, ptr %_231, align 1, !dbg !9055
  %306 = load i8, ptr %_231, align 1, !dbg !9055, !range !1562, !noundef !19
  %307 = trunc i8 %306 to i1, !dbg !9055
  %_234 = zext i1 %307 to i64, !dbg !9055
  %308 = icmp eq i64 %_234, 0, !dbg !9055
  br i1 %308, label %bb232, label %bb231, !dbg !9055

bb224:                                            ; preds = %bb223
; call core::fmt::Formatter::write_str
  %_228 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %309 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_228) #8, !dbg !9056
  %310 = zext i1 %309 to i8, !dbg !9056
  store i8 %310, ptr %_227, align 1, !dbg !9056
  %311 = load i8, ptr %_227, align 1, !dbg !9056, !range !1562, !noundef !19
  %312 = trunc i8 %311 to i1, !dbg !9056
  %_230 = zext i1 %312 to i64, !dbg !9056
  %313 = icmp eq i64 %_230, 0, !dbg !9056
  br i1 %313, label %bb228, label %bb227, !dbg !9056

bb227:                                            ; preds = %bb224
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %314 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9098
  %315 = zext i1 %314 to i8, !dbg !9098
  store i8 %315, ptr %0, align 1, !dbg !9098
  br label %bb298, !dbg !9098

bb231:                                            ; preds = %bb228
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %316 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9099
  %317 = zext i1 %316 to i8, !dbg !9099
  store i8 %317, ptr %0, align 1, !dbg !9099
  br label %bb298, !dbg !9099

bb243:                                            ; preds = %bb239, %bb232
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
  %_246 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17had09c684a4045badE"(ptr align 8 %self) #8, !dbg !9051
  br i1 %_246, label %bb245, label %bb254, !dbg !9051

bb234:                                            ; preds = %bb232
  %318 = load i8, ptr %first, align 1, !dbg !9052, !range !1562, !noundef !19
  %_237 = trunc i8 %318 to i1, !dbg !9052
  %_236 = xor i1 %_237, true, !dbg !9053
  br i1 %_236, label %bb235, label %bb239, !dbg !9053

bb239:                                            ; preds = %bb235, %bb234
  store i8 0, ptr %first, align 1, !dbg !9054
; call core::fmt::Formatter::write_str
  %_243 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_3f25cddaa33e0015fc60a6f4108cdb86, i64 19) #8, !dbg !9055
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %319 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_243) #8, !dbg !9055
  %320 = zext i1 %319 to i8, !dbg !9055
  store i8 %320, ptr %_242, align 1, !dbg !9055
  %321 = load i8, ptr %_242, align 1, !dbg !9055, !range !1562, !noundef !19
  %322 = trunc i8 %321 to i1, !dbg !9055
  %_245 = zext i1 %322 to i64, !dbg !9055
  %323 = icmp eq i64 %_245, 0, !dbg !9055
  br i1 %323, label %bb243, label %bb242, !dbg !9055

bb235:                                            ; preds = %bb234
; call core::fmt::Formatter::write_str
  %_239 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %324 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_239) #8, !dbg !9056
  %325 = zext i1 %324 to i8, !dbg !9056
  store i8 %325, ptr %_238, align 1, !dbg !9056
  %326 = load i8, ptr %_238, align 1, !dbg !9056, !range !1562, !noundef !19
  %327 = trunc i8 %326 to i1, !dbg !9056
  %_241 = zext i1 %327 to i64, !dbg !9056
  %328 = icmp eq i64 %_241, 0, !dbg !9056
  br i1 %328, label %bb239, label %bb238, !dbg !9056

bb238:                                            ; preds = %bb235
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %329 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9100
  %330 = zext i1 %329 to i8, !dbg !9100
  store i8 %330, ptr %0, align 1, !dbg !9100
  br label %bb298, !dbg !9100

bb242:                                            ; preds = %bb239
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %331 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9101
  %332 = zext i1 %331 to i8, !dbg !9101
  store i8 %332, ptr %0, align 1, !dbg !9101
  br label %bb298, !dbg !9101

bb254:                                            ; preds = %bb250, %bb243
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::CONTROL_FLOW_ENFORCEMENT
  %_257 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24CONTROL_FLOW_ENFORCEMENT17h3c42a48a58608319E"(ptr align 8 %self) #8, !dbg !9051
  br i1 %_257, label %bb256, label %bb265, !dbg !9051

bb245:                                            ; preds = %bb243
  %333 = load i8, ptr %first, align 1, !dbg !9052, !range !1562, !noundef !19
  %_248 = trunc i8 %333 to i1, !dbg !9052
  %_247 = xor i1 %_248, true, !dbg !9053
  br i1 %_247, label %bb246, label %bb250, !dbg !9053

bb250:                                            ; preds = %bb246, %bb245
  store i8 0, ptr %first, align 1, !dbg !9054
; call core::fmt::Formatter::write_str
  %_254 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_e0f4f3e313283630a9b8570ed4004a61, i64 14) #8, !dbg !9055
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %334 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_254) #8, !dbg !9055
  %335 = zext i1 %334 to i8, !dbg !9055
  store i8 %335, ptr %_253, align 1, !dbg !9055
  %336 = load i8, ptr %_253, align 1, !dbg !9055, !range !1562, !noundef !19
  %337 = trunc i8 %336 to i1, !dbg !9055
  %_256 = zext i1 %337 to i64, !dbg !9055
  %338 = icmp eq i64 %_256, 0, !dbg !9055
  br i1 %338, label %bb254, label %bb253, !dbg !9055

bb246:                                            ; preds = %bb245
; call core::fmt::Formatter::write_str
  %_250 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %339 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_250) #8, !dbg !9056
  %340 = zext i1 %339 to i8, !dbg !9056
  store i8 %340, ptr %_249, align 1, !dbg !9056
  %341 = load i8, ptr %_249, align 1, !dbg !9056, !range !1562, !noundef !19
  %342 = trunc i8 %341 to i1, !dbg !9056
  %_252 = zext i1 %342 to i64, !dbg !9056
  %343 = icmp eq i64 %_252, 0, !dbg !9056
  br i1 %343, label %bb250, label %bb249, !dbg !9056

bb249:                                            ; preds = %bb246
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %344 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9102
  %345 = zext i1 %344 to i8, !dbg !9102
  store i8 %345, ptr %0, align 1, !dbg !9102
  br label %bb298, !dbg !9102

bb253:                                            ; preds = %bb250
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %346 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9103
  %347 = zext i1 %346 to i8, !dbg !9103
  store i8 %347, ptr %0, align 1, !dbg !9103
  br label %bb298, !dbg !9103

bb265:                                            ; preds = %bb261, %bb254
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_SUPERVISOR
  %_268 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25PROTECTION_KEY_SUPERVISOR17h1556176ddbaabda9E"(ptr align 8 %self) #8, !dbg !9051
  br i1 %_268, label %bb267, label %bb276, !dbg !9051

bb256:                                            ; preds = %bb254
  %348 = load i8, ptr %first, align 1, !dbg !9052, !range !1562, !noundef !19
  %_259 = trunc i8 %348 to i1, !dbg !9052
  %_258 = xor i1 %_259, true, !dbg !9053
  br i1 %_258, label %bb257, label %bb261, !dbg !9053

bb261:                                            ; preds = %bb257, %bb256
  store i8 0, ptr %first, align 1, !dbg !9054
; call core::fmt::Formatter::write_str
  %_265 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_878468e6ca3ee071fdc9642b45f9e302, i64 24) #8, !dbg !9055
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %349 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_265) #8, !dbg !9055
  %350 = zext i1 %349 to i8, !dbg !9055
  store i8 %350, ptr %_264, align 1, !dbg !9055
  %351 = load i8, ptr %_264, align 1, !dbg !9055, !range !1562, !noundef !19
  %352 = trunc i8 %351 to i1, !dbg !9055
  %_267 = zext i1 %352 to i64, !dbg !9055
  %353 = icmp eq i64 %_267, 0, !dbg !9055
  br i1 %353, label %bb265, label %bb264, !dbg !9055

bb257:                                            ; preds = %bb256
; call core::fmt::Formatter::write_str
  %_261 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %354 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_261) #8, !dbg !9056
  %355 = zext i1 %354 to i8, !dbg !9056
  store i8 %355, ptr %_260, align 1, !dbg !9056
  %356 = load i8, ptr %_260, align 1, !dbg !9056, !range !1562, !noundef !19
  %357 = trunc i8 %356 to i1, !dbg !9056
  %_263 = zext i1 %357 to i64, !dbg !9056
  %358 = icmp eq i64 %_263, 0, !dbg !9056
  br i1 %358, label %bb261, label %bb260, !dbg !9056

bb260:                                            ; preds = %bb257
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %359 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9104
  %360 = zext i1 %359 to i8, !dbg !9104
  store i8 %360, ptr %0, align 1, !dbg !9104
  br label %bb298, !dbg !9104

bb264:                                            ; preds = %bb261
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %361 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9105
  %362 = zext i1 %361 to i8, !dbg !9105
  store i8 %362, ptr %0, align 1, !dbg !9105
  br label %bb298, !dbg !9105

bb276:                                            ; preds = %bb272, %bb265
  %_280 = load i64, ptr %self, align 8, !dbg !9106, !noundef !19
; call x86_64::registers::control::Cr4Flags::all
  %363 = call i64 @_ZN6x86_649registers7control8Cr4Flags3all17h9534d7968c9288f9E() #8, !dbg !9107
  store i64 %363, ptr %_284, align 8, !dbg !9107
; call x86_64::registers::control::Cr4Flags::bits
  %_282 = call i64 @_ZN6x86_649registers7control8Cr4Flags4bits17h675059462ed98b3fE(ptr align 8 %_284) #8, !dbg !9107
  %_281 = xor i64 %_282, -1, !dbg !9108
  %364 = and i64 %_280, %_281, !dbg !9106
  store i64 %364, ptr %extra_bits, align 8, !dbg !9106
  %365 = load i64, ptr %extra_bits, align 8, !dbg !9109, !noundef !19
  %366 = icmp eq i64 %365, 0, !dbg !9109
  br i1 %366, label %bb292, label %bb279, !dbg !9109

bb267:                                            ; preds = %bb265
  %367 = load i8, ptr %first, align 1, !dbg !9052, !range !1562, !noundef !19
  %_270 = trunc i8 %367 to i1, !dbg !9052
  %_269 = xor i1 %_270, true, !dbg !9053
  br i1 %_269, label %bb268, label %bb272, !dbg !9053

bb272:                                            ; preds = %bb268, %bb267
  store i8 0, ptr %first, align 1, !dbg !9054
; call core::fmt::Formatter::write_str
  %_276 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_de1297b283ef11133563bc0f4439f8ff, i64 25) #8, !dbg !9055
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %368 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_276) #8, !dbg !9055
  %369 = zext i1 %368 to i8, !dbg !9055
  store i8 %369, ptr %_275, align 1, !dbg !9055
  %370 = load i8, ptr %_275, align 1, !dbg !9055, !range !1562, !noundef !19
  %371 = trunc i8 %370 to i1, !dbg !9055
  %_278 = zext i1 %371 to i64, !dbg !9055
  %372 = icmp eq i64 %_278, 0, !dbg !9055
  br i1 %372, label %bb276, label %bb275, !dbg !9055

bb268:                                            ; preds = %bb267
; call core::fmt::Formatter::write_str
  %_272 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %373 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_272) #8, !dbg !9056
  %374 = zext i1 %373 to i8, !dbg !9056
  store i8 %374, ptr %_271, align 1, !dbg !9056
  %375 = load i8, ptr %_271, align 1, !dbg !9056, !range !1562, !noundef !19
  %376 = trunc i8 %375 to i1, !dbg !9056
  %_274 = zext i1 %376 to i64, !dbg !9056
  %377 = icmp eq i64 %_274, 0, !dbg !9056
  br i1 %377, label %bb272, label %bb271, !dbg !9056

bb271:                                            ; preds = %bb268
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %378 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9110
  %379 = zext i1 %378 to i8, !dbg !9110
  store i8 %379, ptr %0, align 1, !dbg !9110
  br label %bb298, !dbg !9110

bb275:                                            ; preds = %bb272
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %380 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9111
  %381 = zext i1 %380 to i8, !dbg !9111
  store i8 %381, ptr %0, align 1, !dbg !9111
  br label %bb298, !dbg !9111

bb292:                                            ; preds = %bb287, %bb276
  %382 = load i8, ptr %first, align 1, !dbg !9112, !range !1562, !noundef !19
  %_299 = trunc i8 %382 to i1, !dbg !9112
  br i1 %_299, label %bb293, label %bb297, !dbg !9112

bb279:                                            ; preds = %bb276
  %383 = load i8, ptr %first, align 1, !dbg !9113, !range !1562, !noundef !19
  %_286 = trunc i8 %383 to i1, !dbg !9113
  %_285 = xor i1 %_286, true, !dbg !9114
  br i1 %_285, label %bb280, label %bb284, !dbg !9114

bb284:                                            ; preds = %bb280, %bb279
  store i8 0, ptr %first, align 1, !dbg !9115
; call core::fmt::Formatter::write_str
  %_292 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !9116
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %384 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_292) #8, !dbg !9116
  %385 = zext i1 %384 to i8, !dbg !9116
  store i8 %385, ptr %_291, align 1, !dbg !9116
  %386 = load i8, ptr %_291, align 1, !dbg !9116, !range !1562, !noundef !19
  %387 = trunc i8 %386 to i1, !dbg !9116
  %_294 = zext i1 %387 to i64, !dbg !9116
  %388 = icmp eq i64 %_294, 0, !dbg !9116
  br i1 %388, label %bb287, label %bb288, !dbg !9116

bb280:                                            ; preds = %bb279
; call core::fmt::Formatter::write_str
  %_288 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9117
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %389 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_288) #8, !dbg !9117
  %390 = zext i1 %389 to i8, !dbg !9117
  store i8 %390, ptr %_287, align 1, !dbg !9117
  %391 = load i8, ptr %_287, align 1, !dbg !9117, !range !1562, !noundef !19
  %392 = trunc i8 %391 to i1, !dbg !9117
  %_290 = zext i1 %392 to i64, !dbg !9117
  %393 = icmp eq i64 %_290, 0, !dbg !9117
  br i1 %393, label %bb284, label %bb283, !dbg !9117

bb283:                                            ; preds = %bb280
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %394 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9118
  %395 = zext i1 %394 to i8, !dbg !9118
  store i8 %395, ptr %0, align 1, !dbg !9118
  br label %bb298, !dbg !9118

bb287:                                            ; preds = %bb284
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_296 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !9119
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %396 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_296) #8, !dbg !9119
  %397 = zext i1 %396 to i8, !dbg !9119
  store i8 %397, ptr %_295, align 1, !dbg !9119
  %398 = load i8, ptr %_295, align 1, !dbg !9119, !range !1562, !noundef !19
  %399 = trunc i8 %398 to i1, !dbg !9119
  %_298 = zext i1 %399 to i64, !dbg !9119
  %400 = icmp eq i64 %_298, 0, !dbg !9119
  br i1 %400, label %bb292, label %bb291, !dbg !9119

bb288:                                            ; preds = %bb284
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %401 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9120
  %402 = zext i1 %401 to i8, !dbg !9120
  store i8 %402, ptr %0, align 1, !dbg !9120
  br label %bb298, !dbg !9120

bb291:                                            ; preds = %bb287
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %403 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9121
  %404 = zext i1 %403 to i8, !dbg !9121
  store i8 %404, ptr %0, align 1, !dbg !9121
  br label %bb298, !dbg !9121

bb297:                                            ; preds = %bb293, %bb292
  store i8 0, ptr %0, align 1, !dbg !9122
  br label %bb298, !dbg !9058

bb293:                                            ; preds = %bb292
; call core::fmt::Formatter::write_str
  %_301 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !9123
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %405 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_301) #8, !dbg !9123
  %406 = zext i1 %405 to i8, !dbg !9123
  store i8 %406, ptr %_300, align 1, !dbg !9123
  %407 = load i8, ptr %_300, align 1, !dbg !9123, !range !1562, !noundef !19
  %408 = trunc i8 %407 to i1, !dbg !9123
  %_303 = zext i1 %408 to i64, !dbg !9123
  %409 = icmp eq i64 %_303, 0, !dbg !9123
  br i1 %409, label %bb297, label %bb296, !dbg !9123

bb296:                                            ; preds = %bb293
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %410 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9124
  %411 = zext i1 %410 to i8, !dbg !9124
  store i8 %411, ptr %0, align 1, !dbg !9124
  br label %bb298, !dbg !9124

bb6:                                              ; No predecessors!
  unreachable, !dbg !9056
}

; <x86_64::registers::control::Cr4Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h149e6c7a94728f83E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9125 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9128, metadata !DIExpression()), !dbg !9130
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9129, metadata !DIExpression()), !dbg !9131
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h5f0c4b4d1421fd03E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9132
  ret i1 %0, !dbg !9133
}

; <x86_64::registers::control::Cr4Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17ha37370e80c999a5cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9134 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9137, metadata !DIExpression()), !dbg !9139
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9138, metadata !DIExpression()), !dbg !9140
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hf60dbb16d29a8181E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9141
  ret i1 %0, !dbg !9142
}

; <x86_64::registers::control::Cr4Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h8ddf8a4ee97ad243E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9143 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9146, metadata !DIExpression()), !dbg !9148
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9147, metadata !DIExpression()), !dbg !9149
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9150
  ret i1 %0, !dbg !9151
}

; <x86_64::registers::control::Cr4Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h95aedf2b9a45e918E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9152 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9155, metadata !DIExpression()), !dbg !9157
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9156, metadata !DIExpression()), !dbg !9158
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h4da77c41649bbbeaE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9159
  ret i1 %0, !dbg !9160
}

; x86_64::registers::control::Cr4Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr4Flags3all17h9534d7968c9288f9E() unnamed_addr #0 !dbg !9161 {
start:
  %0 = alloca i64, align 8
  store i64 33521663, ptr %0, align 8, !dbg !9164
  %1 = load i64, ptr %0, align 8, !dbg !9165, !noundef !19
  ret i64 %1, !dbg !9165
}

; x86_64::registers::control::Cr4Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr4Flags4bits17h675059462ed98b3fE(ptr align 8 %self) unnamed_addr #0 !dbg !9166 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9170, metadata !DIExpression()), !dbg !9171
  %0 = load i64, ptr %self, align 8, !dbg !9172, !noundef !19
  ret i64 %0, !dbg !9173
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$28VIRTUAL_8086_MODE_EXTENSIONS17hcda93f83091509f1E"(ptr align 8 %self) unnamed_addr #0 !dbg !9174 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9180, metadata !DIExpression()), !dbg !9182
  br i1 false, label %bb2, label %bb1, !dbg !9182

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9182, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9182
  %1 = zext i1 %_5 to i8, !dbg !9182
  store i8 %1, ptr %_2, align 1, !dbg !9182
  br label %bb3, !dbg !9182

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9182
  br label %bb3, !dbg !9182

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9182, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9182
  br i1 %3, label %bb4, label %bb5, !dbg !9182

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9182, !noundef !19
  %_7 = and i64 %_8, 1, !dbg !9182
  %4 = icmp eq i64 %_7, 1, !dbg !9182
  %5 = zext i1 %4 to i8, !dbg !9182
  store i8 %5, ptr %0, align 1, !dbg !9182
  br label %bb6, !dbg !9182

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9182
  br label %bb6, !dbg !9182

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9183, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9183
  ret i1 %7, !dbg !9183
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_VIRTUAL_INTERRUPTS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33PROTECTED_MODE_VIRTUAL_INTERRUPTS17h9a9a5d46fe5262daE"(ptr align 8 %self) unnamed_addr #0 !dbg !9184 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9186, metadata !DIExpression()), !dbg !9188
  br i1 false, label %bb2, label %bb1, !dbg !9188

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9188, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9188
  %1 = zext i1 %_5 to i8, !dbg !9188
  store i8 %1, ptr %_2, align 1, !dbg !9188
  br label %bb3, !dbg !9188

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9188
  br label %bb3, !dbg !9188

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9188, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9188
  br i1 %3, label %bb4, label %bb5, !dbg !9188

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9188, !noundef !19
  %_7 = and i64 %_8, 2, !dbg !9188
  %4 = icmp eq i64 %_7, 2, !dbg !9188
  %5 = zext i1 %4 to i8, !dbg !9188
  store i8 %5, ptr %0, align 1, !dbg !9188
  br label %bb6, !dbg !9188

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9188
  br label %bb6, !dbg !9188

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9189, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9189
  ret i1 %7, !dbg !9189
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::TIMESTAMP_DISABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17TIMESTAMP_DISABLE17hb7287461e3bf78eeE"(ptr align 8 %self) unnamed_addr #0 !dbg !9190 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9192, metadata !DIExpression()), !dbg !9194
  br i1 false, label %bb2, label %bb1, !dbg !9194

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9194, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9194
  %1 = zext i1 %_5 to i8, !dbg !9194
  store i8 %1, ptr %_2, align 1, !dbg !9194
  br label %bb3, !dbg !9194

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9194
  br label %bb3, !dbg !9194

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9194, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9194
  br i1 %3, label %bb4, label %bb5, !dbg !9194

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9194, !noundef !19
  %_7 = and i64 %_8, 4, !dbg !9194
  %4 = icmp eq i64 %_7, 4, !dbg !9194
  %5 = zext i1 %4 to i8, !dbg !9194
  store i8 %5, ptr %0, align 1, !dbg !9194
  br label %bb6, !dbg !9194

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9194
  br label %bb6, !dbg !9194

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9195, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9195
  ret i1 %7, !dbg !9195
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::DEBUGGING_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20DEBUGGING_EXTENSIONS17h1bb8c8af31010f4aE"(ptr align 8 %self) unnamed_addr #0 !dbg !9196 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9198, metadata !DIExpression()), !dbg !9200
  br i1 false, label %bb2, label %bb1, !dbg !9200

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9200, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9200
  %1 = zext i1 %_5 to i8, !dbg !9200
  store i8 %1, ptr %_2, align 1, !dbg !9200
  br label %bb3, !dbg !9200

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9200
  br label %bb3, !dbg !9200

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9200, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9200
  br i1 %3, label %bb4, label %bb5, !dbg !9200

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9200, !noundef !19
  %_7 = and i64 %_8, 8, !dbg !9200
  %4 = icmp eq i64 %_7, 8, !dbg !9200
  %5 = zext i1 %4 to i8, !dbg !9200
  store i8 %5, ptr %0, align 1, !dbg !9200
  br label %bb6, !dbg !9200

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9200
  br label %bb6, !dbg !9200

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9201, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9201
  ret i1 %7, !dbg !9201
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_SIZE_EXTENSION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PAGE_SIZE_EXTENSION17h5aaa2a31b77ba32cE"(ptr align 8 %self) unnamed_addr #0 !dbg !9202 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9204, metadata !DIExpression()), !dbg !9206
  br i1 false, label %bb2, label %bb1, !dbg !9206

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9206, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9206
  %1 = zext i1 %_5 to i8, !dbg !9206
  store i8 %1, ptr %_2, align 1, !dbg !9206
  br label %bb3, !dbg !9206

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9206
  br label %bb3, !dbg !9206

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9206, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9206
  br i1 %3, label %bb4, label %bb5, !dbg !9206

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9206, !noundef !19
  %_7 = and i64 %_8, 16, !dbg !9206
  %4 = icmp eq i64 %_7, 16, !dbg !9206
  %5 = zext i1 %4 to i8, !dbg !9206
  store i8 %5, ptr %0, align 1, !dbg !9206
  br label %bb6, !dbg !9206

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9206
  br label %bb6, !dbg !9206

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9207, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9207
  ret i1 %7, !dbg !9207
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PHYSICAL_ADDRESS_EXTENSION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26PHYSICAL_ADDRESS_EXTENSION17h081b0b73e9640997E"(ptr align 8 %self) unnamed_addr #0 !dbg !9208 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9210, metadata !DIExpression()), !dbg !9212
  br i1 false, label %bb2, label %bb1, !dbg !9212

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9212, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9212
  %1 = zext i1 %_5 to i8, !dbg !9212
  store i8 %1, ptr %_2, align 1, !dbg !9212
  br label %bb3, !dbg !9212

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9212
  br label %bb3, !dbg !9212

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9212, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9212
  br i1 %3, label %bb4, label %bb5, !dbg !9212

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9212, !noundef !19
  %_7 = and i64 %_8, 32, !dbg !9212
  %4 = icmp eq i64 %_7, 32, !dbg !9212
  %5 = zext i1 %4 to i8, !dbg !9212
  store i8 %5, ptr %0, align 1, !dbg !9212
  br label %bb6, !dbg !9212

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9212
  br label %bb6, !dbg !9212

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9213, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9213
  ret i1 %7, !dbg !9213
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::MACHINE_CHECK_EXCEPTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23MACHINE_CHECK_EXCEPTION17hfa38459dcdde95b4E"(ptr align 8 %self) unnamed_addr #0 !dbg !9214 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9216, metadata !DIExpression()), !dbg !9218
  br i1 false, label %bb2, label %bb1, !dbg !9218

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9218, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9218
  %1 = zext i1 %_5 to i8, !dbg !9218
  store i8 %1, ptr %_2, align 1, !dbg !9218
  br label %bb3, !dbg !9218

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9218
  br label %bb3, !dbg !9218

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9218, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9218
  br i1 %3, label %bb4, label %bb5, !dbg !9218

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9218, !noundef !19
  %_7 = and i64 %_8, 64, !dbg !9218
  %4 = icmp eq i64 %_7, 64, !dbg !9218
  %5 = zext i1 %4 to i8, !dbg !9218
  store i8 %5, ptr %0, align 1, !dbg !9218
  br label %bb6, !dbg !9218

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9218
  br label %bb6, !dbg !9218

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9219, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9219
  ret i1 %7, !dbg !9219
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_GLOBAL
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PAGE_GLOBAL17h991b89400aed3d17E"(ptr align 8 %self) unnamed_addr #0 !dbg !9220 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9222, metadata !DIExpression()), !dbg !9224
  br i1 false, label %bb2, label %bb1, !dbg !9224

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9224, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9224
  %1 = zext i1 %_5 to i8, !dbg !9224
  store i8 %1, ptr %_2, align 1, !dbg !9224
  br label %bb3, !dbg !9224

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9224
  br label %bb3, !dbg !9224

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9224, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9224
  br i1 %3, label %bb4, label %bb5, !dbg !9224

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9224, !noundef !19
  %_7 = and i64 %_8, 128, !dbg !9224
  %4 = icmp eq i64 %_7, 128, !dbg !9224
  %5 = zext i1 %4 to i8, !dbg !9224
  store i8 %5, ptr %0, align 1, !dbg !9224
  br label %bb6, !dbg !9224

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9224
  br label %bb6, !dbg !9224

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9225, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9225
  ret i1 %7, !dbg !9225
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PERFORMANCE_MONITOR_COUNTER
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27PERFORMANCE_MONITOR_COUNTER17h9a95f3d2548988b6E"(ptr align 8 %self) unnamed_addr #0 !dbg !9226 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9228, metadata !DIExpression()), !dbg !9230
  br i1 false, label %bb2, label %bb1, !dbg !9230

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9230, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9230
  %1 = zext i1 %_5 to i8, !dbg !9230
  store i8 %1, ptr %_2, align 1, !dbg !9230
  br label %bb3, !dbg !9230

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9230
  br label %bb3, !dbg !9230

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9230, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9230
  br i1 %3, label %bb4, label %bb5, !dbg !9230

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9230, !noundef !19
  %_7 = and i64 %_8, 256, !dbg !9230
  %4 = icmp eq i64 %_7, 256, !dbg !9230
  %5 = zext i1 %4 to i8, !dbg !9230
  store i8 %5, ptr %0, align 1, !dbg !9230
  br label %bb6, !dbg !9230

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9230
  br label %bb6, !dbg !9230

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9231, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9231
  ret i1 %7, !dbg !9231
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSFXSR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OSFXSR17h23a0b97962d3d989E"(ptr align 8 %self) unnamed_addr #0 !dbg !9232 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9234, metadata !DIExpression()), !dbg !9236
  br i1 false, label %bb2, label %bb1, !dbg !9236

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9236, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9236
  %1 = zext i1 %_5 to i8, !dbg !9236
  store i8 %1, ptr %_2, align 1, !dbg !9236
  br label %bb3, !dbg !9236

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9236
  br label %bb3, !dbg !9236

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9236, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9236
  br i1 %3, label %bb4, label %bb5, !dbg !9236

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9236, !noundef !19
  %_7 = and i64 %_8, 512, !dbg !9236
  %4 = icmp eq i64 %_7, 512, !dbg !9236
  %5 = zext i1 %4 to i8, !dbg !9236
  store i8 %5, ptr %0, align 1, !dbg !9236
  br label %bb6, !dbg !9236

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9236
  br label %bb6, !dbg !9236

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9237, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9237
  ret i1 %7, !dbg !9237
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXMMEXCPT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17OSXMMEXCPT_ENABLE17ha2fd548996452d10E"(ptr align 8 %self) unnamed_addr #0 !dbg !9238 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9240, metadata !DIExpression()), !dbg !9242
  br i1 false, label %bb2, label %bb1, !dbg !9242

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9242, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9242
  %1 = zext i1 %_5 to i8, !dbg !9242
  store i8 %1, ptr %_2, align 1, !dbg !9242
  br label %bb3, !dbg !9242

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9242
  br label %bb3, !dbg !9242

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9242, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9242
  br i1 %3, label %bb4, label %bb5, !dbg !9242

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9242, !noundef !19
  %_7 = and i64 %_8, 1024, !dbg !9242
  %4 = icmp eq i64 %_7, 1024, !dbg !9242
  %5 = zext i1 %4 to i8, !dbg !9242
  store i8 %5, ptr %0, align 1, !dbg !9242
  br label %bb6, !dbg !9242

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9242
  br label %bb6, !dbg !9242

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9243, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9243
  ret i1 %7, !dbg !9243
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE_INSTRUCTION_PREVENTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$32USER_MODE_INSTRUCTION_PREVENTION17h0df4dbe207307e42E"(ptr align 8 %self) unnamed_addr #0 !dbg !9244 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9246, metadata !DIExpression()), !dbg !9248
  br i1 false, label %bb2, label %bb1, !dbg !9248

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9248, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9248
  %1 = zext i1 %_5 to i8, !dbg !9248
  store i8 %1, ptr %_2, align 1, !dbg !9248
  br label %bb3, !dbg !9248

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9248
  br label %bb3, !dbg !9248

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9248, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9248
  br i1 %3, label %bb4, label %bb5, !dbg !9248

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9248, !noundef !19
  %_7 = and i64 %_8, 2048, !dbg !9248
  %4 = icmp eq i64 %_7, 2048, !dbg !9248
  %5 = zext i1 %4 to i8, !dbg !9248
  store i8 %5, ptr %0, align 1, !dbg !9248
  br label %bb6, !dbg !9248

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9248
  br label %bb6, !dbg !9248

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9249, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9249
  ret i1 %7, !dbg !9249
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::L5_PAGING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9L5_PAGING17h6bf359dc1221acf0E"(ptr align 8 %self) unnamed_addr #0 !dbg !9250 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9252, metadata !DIExpression()), !dbg !9254
  br i1 false, label %bb2, label %bb1, !dbg !9254

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9254, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9254
  %1 = zext i1 %_5 to i8, !dbg !9254
  store i8 %1, ptr %_2, align 1, !dbg !9254
  br label %bb3, !dbg !9254

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9254
  br label %bb3, !dbg !9254

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9254, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9254
  br i1 %3, label %bb4, label %bb5, !dbg !9254

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9254, !noundef !19
  %_7 = and i64 %_8, 4096, !dbg !9254
  %4 = icmp eq i64 %_7, 4096, !dbg !9254
  %5 = zext i1 %4 to i8, !dbg !9254
  store i8 %5, ptr %0, align 1, !dbg !9254
  br label %bb6, !dbg !9254

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9254
  br label %bb6, !dbg !9254

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9255, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9255
  ret i1 %7, !dbg !9255
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_MACHINE_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26VIRTUAL_MACHINE_EXTENSIONS17h57ed232949e25c29E"(ptr align 8 %self) unnamed_addr #0 !dbg !9256 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9258, metadata !DIExpression()), !dbg !9260
  br i1 false, label %bb2, label %bb1, !dbg !9260

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9260, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9260
  %1 = zext i1 %_5 to i8, !dbg !9260
  store i8 %1, ptr %_2, align 1, !dbg !9260
  br label %bb3, !dbg !9260

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9260
  br label %bb3, !dbg !9260

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9260, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9260
  br i1 %3, label %bb4, label %bb5, !dbg !9260

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9260, !noundef !19
  %_7 = and i64 %_8, 8192, !dbg !9260
  %4 = icmp eq i64 %_7, 8192, !dbg !9260
  %5 = zext i1 %4 to i8, !dbg !9260
  store i8 %5, ptr %0, align 1, !dbg !9260
  br label %bb6, !dbg !9260

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9260
  br label %bb6, !dbg !9260

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9261, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9261
  ret i1 %7, !dbg !9261
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SAFER_MODE_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21SAFER_MODE_EXTENSIONS17h6b9eaab1fd87d79aE"(ptr align 8 %self) unnamed_addr #0 !dbg !9262 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9264, metadata !DIExpression()), !dbg !9266
  br i1 false, label %bb2, label %bb1, !dbg !9266

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9266, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9266
  %1 = zext i1 %_5 to i8, !dbg !9266
  store i8 %1, ptr %_2, align 1, !dbg !9266
  br label %bb3, !dbg !9266

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9266
  br label %bb3, !dbg !9266

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9266, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9266
  br i1 %3, label %bb4, label %bb5, !dbg !9266

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9266, !noundef !19
  %_7 = and i64 %_8, 16384, !dbg !9266
  %4 = icmp eq i64 %_7, 16384, !dbg !9266
  %5 = zext i1 %4 to i8, !dbg !9266
  store i8 %5, ptr %0, align 1, !dbg !9266
  br label %bb6, !dbg !9266

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9266
  br label %bb6, !dbg !9266

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9267, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9267
  ret i1 %7, !dbg !9267
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::FSGSBASE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8FSGSBASE17h4cfd01f9e883731bE"(ptr align 8 %self) unnamed_addr #0 !dbg !9268 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9270, metadata !DIExpression()), !dbg !9272
  br i1 false, label %bb2, label %bb1, !dbg !9272

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9272, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9272
  %1 = zext i1 %_5 to i8, !dbg !9272
  store i8 %1, ptr %_2, align 1, !dbg !9272
  br label %bb3, !dbg !9272

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9272
  br label %bb3, !dbg !9272

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9272, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9272
  br i1 %3, label %bb4, label %bb5, !dbg !9272

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9272, !noundef !19
  %_7 = and i64 %_8, 65536, !dbg !9272
  %4 = icmp eq i64 %_7, 65536, !dbg !9272
  %5 = zext i1 %4 to i8, !dbg !9272
  store i8 %5, ptr %0, align 1, !dbg !9272
  br label %bb6, !dbg !9272

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9272
  br label %bb6, !dbg !9272

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9273, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9273
  ret i1 %7, !dbg !9273
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PCID
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4PCID17h54617ffa4f975c7aE"(ptr align 8 %self) unnamed_addr #0 !dbg !9274 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9276, metadata !DIExpression()), !dbg !9278
  br i1 false, label %bb2, label %bb1, !dbg !9278

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9278, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9278
  %1 = zext i1 %_5 to i8, !dbg !9278
  store i8 %1, ptr %_2, align 1, !dbg !9278
  br label %bb3, !dbg !9278

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9278
  br label %bb3, !dbg !9278

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9278, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9278
  br i1 %3, label %bb4, label %bb5, !dbg !9278

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9278, !noundef !19
  %_7 = and i64 %_8, 131072, !dbg !9278
  %4 = icmp eq i64 %_7, 131072, !dbg !9278
  %5 = zext i1 %4 to i8, !dbg !9278
  store i8 %5, ptr %0, align 1, !dbg !9278
  br label %bb6, !dbg !9278

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9278
  br label %bb6, !dbg !9278

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9279, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9279
  ret i1 %7, !dbg !9279
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXSAVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7OSXSAVE17h4f57faba3a88d9b1E"(ptr align 8 %self) unnamed_addr #0 !dbg !9280 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9282, metadata !DIExpression()), !dbg !9284
  br i1 false, label %bb2, label %bb1, !dbg !9284

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9284, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9284
  %1 = zext i1 %_5 to i8, !dbg !9284
  store i8 %1, ptr %_2, align 1, !dbg !9284
  br label %bb3, !dbg !9284

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9284
  br label %bb3, !dbg !9284

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9284, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9284
  br i1 %3, label %bb4, label %bb5, !dbg !9284

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9284, !noundef !19
  %_7 = and i64 %_8, 262144, !dbg !9284
  %4 = icmp eq i64 %_7, 262144, !dbg !9284
  %5 = zext i1 %4 to i8, !dbg !9284
  store i8 %5, ptr %0, align 1, !dbg !9284
  br label %bb6, !dbg !9284

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9284
  br label %bb6, !dbg !9284

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9285, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9285
  ret i1 %7, !dbg !9285
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::KEY_LOCKER
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10KEY_LOCKER17h73d458a1e21a5ffbE"(ptr align 8 %self) unnamed_addr #0 !dbg !9286 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9288, metadata !DIExpression()), !dbg !9290
  br i1 false, label %bb2, label %bb1, !dbg !9290

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9290, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9290
  %1 = zext i1 %_5 to i8, !dbg !9290
  store i8 %1, ptr %_2, align 1, !dbg !9290
  br label %bb3, !dbg !9290

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9290
  br label %bb3, !dbg !9290

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9290, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9290
  br i1 %3, label %bb4, label %bb5, !dbg !9290

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9290, !noundef !19
  %_7 = and i64 %_8, 524288, !dbg !9290
  %4 = icmp eq i64 %_7, 524288, !dbg !9290
  %5 = zext i1 %4 to i8, !dbg !9290
  store i8 %5, ptr %0, align 1, !dbg !9290
  br label %bb6, !dbg !9290

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9290
  br label %bb6, !dbg !9290

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9291, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9291
  ret i1 %7, !dbg !9291
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_EXECUTION_PROTECTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$36SUPERVISOR_MODE_EXECUTION_PROTECTION17h2bfe5d94660a7985E"(ptr align 8 %self) unnamed_addr #0 !dbg !9292 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9294, metadata !DIExpression()), !dbg !9296
  br i1 false, label %bb2, label %bb1, !dbg !9296

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9296, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9296
  %1 = zext i1 %_5 to i8, !dbg !9296
  store i8 %1, ptr %_2, align 1, !dbg !9296
  br label %bb3, !dbg !9296

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9296
  br label %bb3, !dbg !9296

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9296, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9296
  br i1 %3, label %bb4, label %bb5, !dbg !9296

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9296, !noundef !19
  %_7 = and i64 %_8, 1048576, !dbg !9296
  %4 = icmp eq i64 %_7, 1048576, !dbg !9296
  %5 = zext i1 %4 to i8, !dbg !9296
  store i8 %5, ptr %0, align 1, !dbg !9296
  br label %bb6, !dbg !9296

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9296
  br label %bb6, !dbg !9296

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9297, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9297
  ret i1 %7, !dbg !9297
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_ACCESS_PREVENTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33SUPERVISOR_MODE_ACCESS_PREVENTION17h996b523010d9c7d6E"(ptr align 8 %self) unnamed_addr #0 !dbg !9298 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9300, metadata !DIExpression()), !dbg !9302
  br i1 false, label %bb2, label %bb1, !dbg !9302

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9302, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9302
  %1 = zext i1 %_5 to i8, !dbg !9302
  store i8 %1, ptr %_2, align 1, !dbg !9302
  br label %bb3, !dbg !9302

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9302
  br label %bb3, !dbg !9302

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9302, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9302
  br i1 %3, label %bb4, label %bb5, !dbg !9302

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9302, !noundef !19
  %_7 = and i64 %_8, 2097152, !dbg !9302
  %4 = icmp eq i64 %_7, 2097152, !dbg !9302
  %5 = zext i1 %4 to i8, !dbg !9302
  store i8 %5, ptr %0, align 1, !dbg !9302
  br label %bb6, !dbg !9302

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9302
  br label %bb6, !dbg !9302

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9303, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9303
  ret i1 %7, !dbg !9303
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_USER
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PROTECTION_KEY_USER17h736f112e758f0d2fE"(ptr align 8 %self) unnamed_addr #0 !dbg !9304 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9306, metadata !DIExpression()), !dbg !9308
  br i1 false, label %bb2, label %bb1, !dbg !9308

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9308, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9308
  %1 = zext i1 %_5 to i8, !dbg !9308
  store i8 %1, ptr %_2, align 1, !dbg !9308
  br label %bb3, !dbg !9308

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9308
  br label %bb3, !dbg !9308

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9308, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9308
  br i1 %3, label %bb4, label %bb5, !dbg !9308

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9308, !noundef !19
  %_7 = and i64 %_8, 4194304, !dbg !9308
  %4 = icmp eq i64 %_7, 4194304, !dbg !9308
  %5 = zext i1 %4 to i8, !dbg !9308
  store i8 %5, ptr %0, align 1, !dbg !9308
  br label %bb6, !dbg !9308

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9308
  br label %bb6, !dbg !9308

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9309, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9309
  ret i1 %7, !dbg !9309
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17had09c684a4045badE"(ptr align 8 %self) unnamed_addr #0 !dbg !9310 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9312, metadata !DIExpression()), !dbg !9314
  br i1 false, label %bb2, label %bb1, !dbg !9314

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9314, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9314
  %1 = zext i1 %_5 to i8, !dbg !9314
  store i8 %1, ptr %_2, align 1, !dbg !9314
  br label %bb3, !dbg !9314

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9314
  br label %bb3, !dbg !9314

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9314, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9314
  br i1 %3, label %bb4, label %bb5, !dbg !9314

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9314, !noundef !19
  %_7 = and i64 %_8, 4194304, !dbg !9314
  %4 = icmp eq i64 %_7, 4194304, !dbg !9314
  %5 = zext i1 %4 to i8, !dbg !9314
  store i8 %5, ptr %0, align 1, !dbg !9314
  br label %bb6, !dbg !9314

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9314
  br label %bb6, !dbg !9314

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9315, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9315
  ret i1 %7, !dbg !9315
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::CONTROL_FLOW_ENFORCEMENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24CONTROL_FLOW_ENFORCEMENT17h3c42a48a58608319E"(ptr align 8 %self) unnamed_addr #0 !dbg !9316 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9318, metadata !DIExpression()), !dbg !9320
  br i1 false, label %bb2, label %bb1, !dbg !9320

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9320, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9320
  %1 = zext i1 %_5 to i8, !dbg !9320
  store i8 %1, ptr %_2, align 1, !dbg !9320
  br label %bb3, !dbg !9320

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9320
  br label %bb3, !dbg !9320

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9320, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9320
  br i1 %3, label %bb4, label %bb5, !dbg !9320

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9320, !noundef !19
  %_7 = and i64 %_8, 8388608, !dbg !9320
  %4 = icmp eq i64 %_7, 8388608, !dbg !9320
  %5 = zext i1 %4 to i8, !dbg !9320
  store i8 %5, ptr %0, align 1, !dbg !9320
  br label %bb6, !dbg !9320

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9320
  br label %bb6, !dbg !9320

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9321, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9321
  ret i1 %7, !dbg !9321
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_SUPERVISOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25PROTECTION_KEY_SUPERVISOR17h1556176ddbaabda9E"(ptr align 8 %self) unnamed_addr #0 !dbg !9322 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9324, metadata !DIExpression()), !dbg !9326
  br i1 false, label %bb2, label %bb1, !dbg !9326

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9326, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9326
  %1 = zext i1 %_5 to i8, !dbg !9326
  store i8 %1, ptr %_2, align 1, !dbg !9326
  br label %bb3, !dbg !9326

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9326
  br label %bb3, !dbg !9326

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9326, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9326
  br i1 %3, label %bb4, label %bb5, !dbg !9326

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9326, !noundef !19
  %_7 = and i64 %_8, 16777216, !dbg !9326
  %4 = icmp eq i64 %_7, 16777216, !dbg !9326
  %5 = zext i1 %4 to i8, !dbg !9326
  store i8 %5, ptr %0, align 1, !dbg !9326
  br label %bb6, !dbg !9326

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9326
  br label %bb6, !dbg !9326

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9327, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9327
  ret i1 %7, !dbg !9327
}

; <x86_64::registers::debug::Dr0 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr0$u20$as$u20$core..fmt..Debug$GT$3fmt17haa9792d74748e608E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9328 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9335, metadata !DIExpression()), !dbg !9337
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9336, metadata !DIExpression()), !dbg !9337
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_ef3cf46842062f323c057a8121f9703e, i64 3) #8, !dbg !9337
  ret i1 %0, !dbg !9338
}

; <x86_64::registers::debug::Dr1 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr1$u20$as$u20$core..fmt..Debug$GT$3fmt17h54d67e514909ccbeE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9339 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9346, metadata !DIExpression()), !dbg !9348
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9347, metadata !DIExpression()), !dbg !9348
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_83d91b9c784bde285b1963f8558d3383, i64 3) #8, !dbg !9348
  ret i1 %0, !dbg !9349
}

; <x86_64::registers::debug::Dr2 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr2$u20$as$u20$core..fmt..Debug$GT$3fmt17hf0c5a9ffef3ae936E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9350 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9357, metadata !DIExpression()), !dbg !9359
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9358, metadata !DIExpression()), !dbg !9359
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_377b59473549406b6f1ec59b10a6f930, i64 3) #8, !dbg !9359
  ret i1 %0, !dbg !9360
}

; <x86_64::registers::debug::Dr3 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr3$u20$as$u20$core..fmt..Debug$GT$3fmt17hf24690fc064187f9E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9361 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9368, metadata !DIExpression()), !dbg !9370
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9369, metadata !DIExpression()), !dbg !9370
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_19d3e50ce6abf7d70e04aa8f2b4cd021, i64 3) #8, !dbg !9370
  ret i1 %0, !dbg !9371
}

; <x86_64::registers::debug::DebugAddressRegisterNumber as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN89_$LT$x86_64..registers..debug..DebugAddressRegisterNumber$u20$as$u20$core..fmt..Debug$GT$3fmt17h8c958d07f709f0daE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9372 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9378, metadata !DIExpression()), !dbg !9380
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9379, metadata !DIExpression()), !dbg !9380
  %0 = load i8, ptr %self, align 1, !dbg !9380, !range !3113, !noundef !19
  %_4 = zext i8 %0 to i64, !dbg !9380
  switch i64 %_4, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !9380

bb2:                                              ; preds = %start
  unreachable, !dbg !9380

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9380
  store ptr @alloc_ef3cf46842062f323c057a8121f9703e, ptr %1, align 8, !dbg !9380
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9380
  store i64 3, ptr %2, align 8, !dbg !9380
  br label %bb6, !dbg !9381

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9380
  store ptr @alloc_83d91b9c784bde285b1963f8558d3383, ptr %3, align 8, !dbg !9380
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9380
  store i64 3, ptr %4, align 8, !dbg !9380
  br label %bb6, !dbg !9381

bb5:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9380
  store ptr @alloc_377b59473549406b6f1ec59b10a6f930, ptr %5, align 8, !dbg !9380
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9380
  store i64 3, ptr %6, align 8, !dbg !9380
  br label %bb6, !dbg !9381

bb1:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9380
  store ptr @alloc_19d3e50ce6abf7d70e04aa8f2b4cd021, ptr %7, align 8, !dbg !9380
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9380
  store i64 3, ptr %8, align 8, !dbg !9380
  br label %bb6, !dbg !9381

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9380
  %10 = load ptr, ptr %9, align 8, !dbg !9380, !nonnull !19, !align !4493, !noundef !19
  %11 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9380
  %12 = load i64, ptr %11, align 8, !dbg !9380, !noundef !19
; call core::fmt::Formatter::write_str
  %13 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 %10, i64 %12) #8, !dbg !9380
  ret i1 %13, !dbg !9382
}

; <x86_64::registers::debug::Dr6 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr6$u20$as$u20$core..fmt..Debug$GT$3fmt17h7337da7dce8e535aE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9383 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9390, metadata !DIExpression()), !dbg !9392
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9391, metadata !DIExpression()), !dbg !9392
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_dc90d5a02695d507dad390ccee86a9a4, i64 3) #8, !dbg !9392
  ret i1 %0, !dbg !9393
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h1e8c1546c6adfdfbE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9394 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_124 = alloca i8, align 1
  %_119 = alloca i8, align 1
  %_115 = alloca i8, align 1
  %_111 = alloca i8, align 1
  %_108 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !9404, metadata !DIExpression()), !dbg !9494
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !9406, metadata !DIExpression()), !dbg !9495
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !9408, metadata !DIExpression()), !dbg !9496
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !9410, metadata !DIExpression()), !dbg !9497
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !9412, metadata !DIExpression()), !dbg !9498
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !9414, metadata !DIExpression()), !dbg !9499
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !9416, metadata !DIExpression()), !dbg !9500
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !9418, metadata !DIExpression()), !dbg !9501
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !9420, metadata !DIExpression()), !dbg !9502
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !9422, metadata !DIExpression()), !dbg !9503
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !9424, metadata !DIExpression()), !dbg !9504
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !9426, metadata !DIExpression()), !dbg !9505
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !9428, metadata !DIExpression()), !dbg !9506
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !9430, metadata !DIExpression()), !dbg !9507
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !9432, metadata !DIExpression()), !dbg !9508
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !9434, metadata !DIExpression()), !dbg !9509
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !9436, metadata !DIExpression()), !dbg !9510
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !9438, metadata !DIExpression()), !dbg !9511
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !9440, metadata !DIExpression()), !dbg !9512
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !9442, metadata !DIExpression()), !dbg !9513
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !9444, metadata !DIExpression()), !dbg !9514
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !9446, metadata !DIExpression()), !dbg !9515
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !9448, metadata !DIExpression()), !dbg !9516
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !9450, metadata !DIExpression()), !dbg !9517
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !9452, metadata !DIExpression()), !dbg !9518
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !9454, metadata !DIExpression()), !dbg !9519
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !9456, metadata !DIExpression()), !dbg !9520
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !9458, metadata !DIExpression()), !dbg !9521
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !9460, metadata !DIExpression()), !dbg !9522
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !9462, metadata !DIExpression()), !dbg !9523
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !9464, metadata !DIExpression()), !dbg !9524
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !9466, metadata !DIExpression()), !dbg !9525
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !9468, metadata !DIExpression()), !dbg !9526
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !9470, metadata !DIExpression()), !dbg !9527
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !9472, metadata !DIExpression()), !dbg !9528
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !9474, metadata !DIExpression()), !dbg !9529
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !9478, metadata !DIExpression()), !dbg !9530
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !9480, metadata !DIExpression()), !dbg !9531
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !9482, metadata !DIExpression()), !dbg !9532
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !9484, metadata !DIExpression()), !dbg !9533
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !9486, metadata !DIExpression()), !dbg !9534
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !9488, metadata !DIExpression()), !dbg !9535
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !9490, metadata !DIExpression()), !dbg !9536
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !9492, metadata !DIExpression()), !dbg !9537
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !9537
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9400, metadata !DIExpression()), !dbg !9538
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !9537
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9401, metadata !DIExpression()), !dbg !9539
  call void @llvm.dbg.declare(metadata ptr %first, metadata !9402, metadata !DIExpression()), !dbg !9540
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !9476, metadata !DIExpression()), !dbg !9541
  store i8 1, ptr %first, align 1, !dbg !9542
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP0
  %_4 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP017h12ff73e72e762dfbE"(ptr align 8 %self) #8, !dbg !9543
  br i1 %_4, label %bb2, label %bb12, !dbg !9543

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP1
  %_15 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP117hf3959eac19034482E"(ptr align 8 %self) #8, !dbg !9543
  br i1 %_15, label %bb14, label %bb23, !dbg !9543

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !9544, !range !1562, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !9544
  %_5 = xor i1 %_6, true, !dbg !9545
  br i1 %_5, label %bb3, label %bb8, !dbg !9545

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !9546
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_45c100c2168fcc3a2c8e8658d8fa72d9, i64 5) #8, !dbg !9547
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_12) #8, !dbg !9547
  %3 = zext i1 %2 to i8, !dbg !9547
  store i8 %3, ptr %_11, align 1, !dbg !9547
  %4 = load i8, ptr %_11, align 1, !dbg !9547, !range !1562, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !9547
  %_14 = zext i1 %5 to i64, !dbg !9547
  %6 = icmp eq i64 %_14, 0, !dbg !9547
  br i1 %6, label %bb12, label %bb11, !dbg !9547

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9548
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_8) #8, !dbg !9548
  %8 = zext i1 %7 to i8, !dbg !9548
  store i8 %8, ptr %_7, align 1, !dbg !9548
  %9 = load i8, ptr %_7, align 1, !dbg !9548, !range !1562, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !9548
  %_10 = zext i1 %10 to i64, !dbg !9548
  %11 = icmp eq i64 %_10, 0, !dbg !9548
  br i1 %11, label %bb8, label %bb7, !dbg !9548

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9549
  %13 = zext i1 %12 to i8, !dbg !9549
  store i8 %13, ptr %0, align 1, !dbg !9549
  br label %bb122, !dbg !9549

bb122:                                            ; preds = %bb121, %bb120, %bb115, %bb112, %bb107, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !9550, !range !1562, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !9550
  ret i1 %15, !dbg !9550

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9551
  %17 = zext i1 %16 to i8, !dbg !9551
  store i8 %17, ptr %0, align 1, !dbg !9551
  br label %bb122, !dbg !9551

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP2
  %_26 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP217h10826704a4da9ca0E"(ptr align 8 %self) #8, !dbg !9543
  br i1 %_26, label %bb25, label %bb34, !dbg !9543

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !9544, !range !1562, !noundef !19
  %_17 = trunc i8 %18 to i1, !dbg !9544
  %_16 = xor i1 %_17, true, !dbg !9545
  br i1 %_16, label %bb15, label %bb19, !dbg !9545

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !9546
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_3c836bdcb4a2196d4444e3ee070e29d4, i64 5) #8, !dbg !9547
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_23) #8, !dbg !9547
  %20 = zext i1 %19 to i8, !dbg !9547
  store i8 %20, ptr %_22, align 1, !dbg !9547
  %21 = load i8, ptr %_22, align 1, !dbg !9547, !range !1562, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !9547
  %_25 = zext i1 %22 to i64, !dbg !9547
  %23 = icmp eq i64 %_25, 0, !dbg !9547
  br i1 %23, label %bb23, label %bb22, !dbg !9547

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9548
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_19) #8, !dbg !9548
  %25 = zext i1 %24 to i8, !dbg !9548
  store i8 %25, ptr %_18, align 1, !dbg !9548
  %26 = load i8, ptr %_18, align 1, !dbg !9548, !range !1562, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !9548
  %_21 = zext i1 %27 to i64, !dbg !9548
  %28 = icmp eq i64 %_21, 0, !dbg !9548
  br i1 %28, label %bb19, label %bb18, !dbg !9548

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9552
  %30 = zext i1 %29 to i8, !dbg !9552
  store i8 %30, ptr %0, align 1, !dbg !9552
  br label %bb122, !dbg !9552

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9553
  %32 = zext i1 %31 to i8, !dbg !9553
  store i8 %32, ptr %0, align 1, !dbg !9553
  br label %bb122, !dbg !9553

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP3
  %_37 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP317h17eebbb78f93d6e4E"(ptr align 8 %self) #8, !dbg !9543
  br i1 %_37, label %bb36, label %bb45, !dbg !9543

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !9544, !range !1562, !noundef !19
  %_28 = trunc i8 %33 to i1, !dbg !9544
  %_27 = xor i1 %_28, true, !dbg !9545
  br i1 %_27, label %bb26, label %bb30, !dbg !9545

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !9546
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_85e5c2d27dd4c283004b374e4e05a65b, i64 5) #8, !dbg !9547
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_34) #8, !dbg !9547
  %35 = zext i1 %34 to i8, !dbg !9547
  store i8 %35, ptr %_33, align 1, !dbg !9547
  %36 = load i8, ptr %_33, align 1, !dbg !9547, !range !1562, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !9547
  %_36 = zext i1 %37 to i64, !dbg !9547
  %38 = icmp eq i64 %_36, 0, !dbg !9547
  br i1 %38, label %bb34, label %bb33, !dbg !9547

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9548
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_30) #8, !dbg !9548
  %40 = zext i1 %39 to i8, !dbg !9548
  store i8 %40, ptr %_29, align 1, !dbg !9548
  %41 = load i8, ptr %_29, align 1, !dbg !9548, !range !1562, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !9548
  %_32 = zext i1 %42 to i64, !dbg !9548
  %43 = icmp eq i64 %_32, 0, !dbg !9548
  br i1 %43, label %bb30, label %bb29, !dbg !9548

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9554
  %45 = zext i1 %44 to i8, !dbg !9554
  store i8 %45, ptr %0, align 1, !dbg !9554
  br label %bb122, !dbg !9554

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9555
  %47 = zext i1 %46 to i8, !dbg !9555
  store i8 %47, ptr %0, align 1, !dbg !9555
  br label %bb122, !dbg !9555

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP
  %_48 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4TRAP17h8ab1a35ee1b510b5E"(ptr align 8 %self) #8, !dbg !9543
  br i1 %_48, label %bb47, label %bb56, !dbg !9543

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !9544, !range !1562, !noundef !19
  %_39 = trunc i8 %48 to i1, !dbg !9544
  %_38 = xor i1 %_39, true, !dbg !9545
  br i1 %_38, label %bb37, label %bb41, !dbg !9545

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !9546
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_42f9c29b8076e7504fa2e943015ad085, i64 5) #8, !dbg !9547
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_45) #8, !dbg !9547
  %50 = zext i1 %49 to i8, !dbg !9547
  store i8 %50, ptr %_44, align 1, !dbg !9547
  %51 = load i8, ptr %_44, align 1, !dbg !9547, !range !1562, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !9547
  %_47 = zext i1 %52 to i64, !dbg !9547
  %53 = icmp eq i64 %_47, 0, !dbg !9547
  br i1 %53, label %bb45, label %bb44, !dbg !9547

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9548
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_41) #8, !dbg !9548
  %55 = zext i1 %54 to i8, !dbg !9548
  store i8 %55, ptr %_40, align 1, !dbg !9548
  %56 = load i8, ptr %_40, align 1, !dbg !9548, !range !1562, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !9548
  %_43 = zext i1 %57 to i64, !dbg !9548
  %58 = icmp eq i64 %_43, 0, !dbg !9548
  br i1 %58, label %bb41, label %bb40, !dbg !9548

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9556
  %60 = zext i1 %59 to i8, !dbg !9556
  store i8 %60, ptr %0, align 1, !dbg !9556
  br label %bb122, !dbg !9556

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9557
  %62 = zext i1 %61 to i8, !dbg !9557
  store i8 %62, ptr %0, align 1, !dbg !9557
  br label %bb122, !dbg !9557

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::ACCESS_DETECTED
  %_59 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ACCESS_DETECTED17h6237f62cf059bcabE"(ptr align 8 %self) #8, !dbg !9543
  br i1 %_59, label %bb58, label %bb67, !dbg !9543

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !9544, !range !1562, !noundef !19
  %_50 = trunc i8 %63 to i1, !dbg !9544
  %_49 = xor i1 %_50, true, !dbg !9545
  br i1 %_49, label %bb48, label %bb52, !dbg !9545

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !9546
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_e01af9736b524006e5fb45ad54018c38, i64 4) #8, !dbg !9547
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_56) #8, !dbg !9547
  %65 = zext i1 %64 to i8, !dbg !9547
  store i8 %65, ptr %_55, align 1, !dbg !9547
  %66 = load i8, ptr %_55, align 1, !dbg !9547, !range !1562, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !9547
  %_58 = zext i1 %67 to i64, !dbg !9547
  %68 = icmp eq i64 %_58, 0, !dbg !9547
  br i1 %68, label %bb56, label %bb55, !dbg !9547

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9548
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_52) #8, !dbg !9548
  %70 = zext i1 %69 to i8, !dbg !9548
  store i8 %70, ptr %_51, align 1, !dbg !9548
  %71 = load i8, ptr %_51, align 1, !dbg !9548, !range !1562, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !9548
  %_54 = zext i1 %72 to i64, !dbg !9548
  %73 = icmp eq i64 %_54, 0, !dbg !9548
  br i1 %73, label %bb52, label %bb51, !dbg !9548

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9558
  %75 = zext i1 %74 to i8, !dbg !9558
  store i8 %75, ptr %0, align 1, !dbg !9558
  br label %bb122, !dbg !9558

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9559
  %77 = zext i1 %76 to i8, !dbg !9559
  store i8 %77, ptr %0, align 1, !dbg !9559
  br label %bb122, !dbg !9559

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::STEP
  %_70 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4STEP17hcff794d7dace4537E"(ptr align 8 %self) #8, !dbg !9543
  br i1 %_70, label %bb69, label %bb78, !dbg !9543

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !9544, !range !1562, !noundef !19
  %_61 = trunc i8 %78 to i1, !dbg !9544
  %_60 = xor i1 %_61, true, !dbg !9545
  br i1 %_60, label %bb59, label %bb63, !dbg !9545

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !9546
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_13c8bdb08f493416890b902d07d83f53, i64 15) #8, !dbg !9547
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_67) #8, !dbg !9547
  %80 = zext i1 %79 to i8, !dbg !9547
  store i8 %80, ptr %_66, align 1, !dbg !9547
  %81 = load i8, ptr %_66, align 1, !dbg !9547, !range !1562, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !9547
  %_69 = zext i1 %82 to i64, !dbg !9547
  %83 = icmp eq i64 %_69, 0, !dbg !9547
  br i1 %83, label %bb67, label %bb66, !dbg !9547

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9548
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_63) #8, !dbg !9548
  %85 = zext i1 %84 to i8, !dbg !9548
  store i8 %85, ptr %_62, align 1, !dbg !9548
  %86 = load i8, ptr %_62, align 1, !dbg !9548, !range !1562, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !9548
  %_65 = zext i1 %87 to i64, !dbg !9548
  %88 = icmp eq i64 %_65, 0, !dbg !9548
  br i1 %88, label %bb63, label %bb62, !dbg !9548

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9560
  %90 = zext i1 %89 to i8, !dbg !9560
  store i8 %90, ptr %0, align 1, !dbg !9560
  br label %bb122, !dbg !9560

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9561
  %92 = zext i1 %91 to i8, !dbg !9561
  store i8 %92, ptr %0, align 1, !dbg !9561
  br label %bb122, !dbg !9561

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::SWITCH
  %_81 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6SWITCH17h98d0372265faaf39E"(ptr align 8 %self) #8, !dbg !9543
  br i1 %_81, label %bb80, label %bb89, !dbg !9543

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !9544, !range !1562, !noundef !19
  %_72 = trunc i8 %93 to i1, !dbg !9544
  %_71 = xor i1 %_72, true, !dbg !9545
  br i1 %_71, label %bb70, label %bb74, !dbg !9545

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !9546
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_c63ced38b85c362fb8956d2e446283a2, i64 4) #8, !dbg !9547
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_78) #8, !dbg !9547
  %95 = zext i1 %94 to i8, !dbg !9547
  store i8 %95, ptr %_77, align 1, !dbg !9547
  %96 = load i8, ptr %_77, align 1, !dbg !9547, !range !1562, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !9547
  %_80 = zext i1 %97 to i64, !dbg !9547
  %98 = icmp eq i64 %_80, 0, !dbg !9547
  br i1 %98, label %bb78, label %bb77, !dbg !9547

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9548
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_74) #8, !dbg !9548
  %100 = zext i1 %99 to i8, !dbg !9548
  store i8 %100, ptr %_73, align 1, !dbg !9548
  %101 = load i8, ptr %_73, align 1, !dbg !9548, !range !1562, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !9548
  %_76 = zext i1 %102 to i64, !dbg !9548
  %103 = icmp eq i64 %_76, 0, !dbg !9548
  br i1 %103, label %bb74, label %bb73, !dbg !9548

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9562
  %105 = zext i1 %104 to i8, !dbg !9562
  store i8 %105, ptr %0, align 1, !dbg !9562
  br label %bb122, !dbg !9562

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9563
  %107 = zext i1 %106 to i8, !dbg !9563
  store i8 %107, ptr %0, align 1, !dbg !9563
  br label %bb122, !dbg !9563

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::RTM
  %_92 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RTM17he9b2a3a74dd3b1f0E"(ptr align 8 %self) #8, !dbg !9543
  br i1 %_92, label %bb91, label %bb100, !dbg !9543

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !9544, !range !1562, !noundef !19
  %_83 = trunc i8 %108 to i1, !dbg !9544
  %_82 = xor i1 %_83, true, !dbg !9545
  br i1 %_82, label %bb81, label %bb85, !dbg !9545

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !9546
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_213388318503421ba921859d9840e0d0, i64 6) #8, !dbg !9547
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_89) #8, !dbg !9547
  %110 = zext i1 %109 to i8, !dbg !9547
  store i8 %110, ptr %_88, align 1, !dbg !9547
  %111 = load i8, ptr %_88, align 1, !dbg !9547, !range !1562, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !9547
  %_91 = zext i1 %112 to i64, !dbg !9547
  %113 = icmp eq i64 %_91, 0, !dbg !9547
  br i1 %113, label %bb89, label %bb88, !dbg !9547

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9548
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_85) #8, !dbg !9548
  %115 = zext i1 %114 to i8, !dbg !9548
  store i8 %115, ptr %_84, align 1, !dbg !9548
  %116 = load i8, ptr %_84, align 1, !dbg !9548, !range !1562, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !9548
  %_87 = zext i1 %117 to i64, !dbg !9548
  %118 = icmp eq i64 %_87, 0, !dbg !9548
  br i1 %118, label %bb85, label %bb84, !dbg !9548

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9564
  %120 = zext i1 %119 to i8, !dbg !9564
  store i8 %120, ptr %0, align 1, !dbg !9564
  br label %bb122, !dbg !9564

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9565
  %122 = zext i1 %121 to i8, !dbg !9565
  store i8 %122, ptr %0, align 1, !dbg !9565
  br label %bb122, !dbg !9565

bb100:                                            ; preds = %bb96, %bb89
  %_104 = load i64, ptr %self, align 8, !dbg !9566, !noundef !19
; call x86_64::registers::debug::Dr6Flags::all
  %123 = call i64 @_ZN6x86_649registers5debug8Dr6Flags3all17h49c8fca45bfd49cfE() #8, !dbg !9567
  store i64 %123, ptr %_108, align 8, !dbg !9567
; call x86_64::registers::debug::Dr6Flags::bits
  %_106 = call i64 @_ZN6x86_649registers5debug8Dr6Flags4bits17h4091ea7e8e0e8a11E(ptr align 8 %_108) #8, !dbg !9567
  %_105 = xor i64 %_106, -1, !dbg !9568
  %124 = and i64 %_104, %_105, !dbg !9566
  store i64 %124, ptr %extra_bits, align 8, !dbg !9566
  %125 = load i64, ptr %extra_bits, align 8, !dbg !9569, !noundef !19
  %126 = icmp eq i64 %125, 0, !dbg !9569
  br i1 %126, label %bb116, label %bb103, !dbg !9569

bb91:                                             ; preds = %bb89
  %127 = load i8, ptr %first, align 1, !dbg !9544, !range !1562, !noundef !19
  %_94 = trunc i8 %127 to i1, !dbg !9544
  %_93 = xor i1 %_94, true, !dbg !9545
  br i1 %_93, label %bb92, label %bb96, !dbg !9545

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !9546
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_0d9a022618f873ac219bcced4b49b3c4, i64 3) #8, !dbg !9547
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %128 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_100) #8, !dbg !9547
  %129 = zext i1 %128 to i8, !dbg !9547
  store i8 %129, ptr %_99, align 1, !dbg !9547
  %130 = load i8, ptr %_99, align 1, !dbg !9547, !range !1562, !noundef !19
  %131 = trunc i8 %130 to i1, !dbg !9547
  %_102 = zext i1 %131 to i64, !dbg !9547
  %132 = icmp eq i64 %_102, 0, !dbg !9547
  br i1 %132, label %bb100, label %bb99, !dbg !9547

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9548
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %133 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_96) #8, !dbg !9548
  %134 = zext i1 %133 to i8, !dbg !9548
  store i8 %134, ptr %_95, align 1, !dbg !9548
  %135 = load i8, ptr %_95, align 1, !dbg !9548, !range !1562, !noundef !19
  %136 = trunc i8 %135 to i1, !dbg !9548
  %_98 = zext i1 %136 to i64, !dbg !9548
  %137 = icmp eq i64 %_98, 0, !dbg !9548
  br i1 %137, label %bb96, label %bb95, !dbg !9548

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %138 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9570
  %139 = zext i1 %138 to i8, !dbg !9570
  store i8 %139, ptr %0, align 1, !dbg !9570
  br label %bb122, !dbg !9570

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %140 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9571
  %141 = zext i1 %140 to i8, !dbg !9571
  store i8 %141, ptr %0, align 1, !dbg !9571
  br label %bb122, !dbg !9571

bb116:                                            ; preds = %bb111, %bb100
  %142 = load i8, ptr %first, align 1, !dbg !9572, !range !1562, !noundef !19
  %_123 = trunc i8 %142 to i1, !dbg !9572
  br i1 %_123, label %bb117, label %bb121, !dbg !9572

bb103:                                            ; preds = %bb100
  %143 = load i8, ptr %first, align 1, !dbg !9573, !range !1562, !noundef !19
  %_110 = trunc i8 %143 to i1, !dbg !9573
  %_109 = xor i1 %_110, true, !dbg !9574
  br i1 %_109, label %bb104, label %bb108, !dbg !9574

bb108:                                            ; preds = %bb104, %bb103
  store i8 0, ptr %first, align 1, !dbg !9575
; call core::fmt::Formatter::write_str
  %_116 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !9576
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_116) #8, !dbg !9576
  %145 = zext i1 %144 to i8, !dbg !9576
  store i8 %145, ptr %_115, align 1, !dbg !9576
  %146 = load i8, ptr %_115, align 1, !dbg !9576, !range !1562, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !9576
  %_118 = zext i1 %147 to i64, !dbg !9576
  %148 = icmp eq i64 %_118, 0, !dbg !9576
  br i1 %148, label %bb111, label %bb112, !dbg !9576

bb104:                                            ; preds = %bb103
; call core::fmt::Formatter::write_str
  %_112 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9577
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %149 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_112) #8, !dbg !9577
  %150 = zext i1 %149 to i8, !dbg !9577
  store i8 %150, ptr %_111, align 1, !dbg !9577
  %151 = load i8, ptr %_111, align 1, !dbg !9577, !range !1562, !noundef !19
  %152 = trunc i8 %151 to i1, !dbg !9577
  %_114 = zext i1 %152 to i64, !dbg !9577
  %153 = icmp eq i64 %_114, 0, !dbg !9577
  br i1 %153, label %bb108, label %bb107, !dbg !9577

bb107:                                            ; preds = %bb104
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %154 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9578
  %155 = zext i1 %154 to i8, !dbg !9578
  store i8 %155, ptr %0, align 1, !dbg !9578
  br label %bb122, !dbg !9578

bb111:                                            ; preds = %bb108
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_120 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !9579
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %156 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_120) #8, !dbg !9579
  %157 = zext i1 %156 to i8, !dbg !9579
  store i8 %157, ptr %_119, align 1, !dbg !9579
  %158 = load i8, ptr %_119, align 1, !dbg !9579, !range !1562, !noundef !19
  %159 = trunc i8 %158 to i1, !dbg !9579
  %_122 = zext i1 %159 to i64, !dbg !9579
  %160 = icmp eq i64 %_122, 0, !dbg !9579
  br i1 %160, label %bb116, label %bb115, !dbg !9579

bb112:                                            ; preds = %bb108
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %161 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9580
  %162 = zext i1 %161 to i8, !dbg !9580
  store i8 %162, ptr %0, align 1, !dbg !9580
  br label %bb122, !dbg !9580

bb115:                                            ; preds = %bb111
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %163 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9581
  %164 = zext i1 %163 to i8, !dbg !9581
  store i8 %164, ptr %0, align 1, !dbg !9581
  br label %bb122, !dbg !9581

bb121:                                            ; preds = %bb117, %bb116
  store i8 0, ptr %0, align 1, !dbg !9582
  br label %bb122, !dbg !9550

bb117:                                            ; preds = %bb116
; call core::fmt::Formatter::write_str
  %_125 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !9583
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %165 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_125) #8, !dbg !9583
  %166 = zext i1 %165 to i8, !dbg !9583
  store i8 %166, ptr %_124, align 1, !dbg !9583
  %167 = load i8, ptr %_124, align 1, !dbg !9583, !range !1562, !noundef !19
  %168 = trunc i8 %167 to i1, !dbg !9583
  %_127 = zext i1 %168 to i64, !dbg !9583
  %169 = icmp eq i64 %_127, 0, !dbg !9583
  br i1 %169, label %bb121, label %bb120, !dbg !9583

bb120:                                            ; preds = %bb117
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %170 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9584
  %171 = zext i1 %170 to i8, !dbg !9584
  store i8 %171, ptr %0, align 1, !dbg !9584
  br label %bb122, !dbg !9584

bb6:                                              ; No predecessors!
  unreachable, !dbg !9548
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h043bbfc1be756796E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9585 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9588, metadata !DIExpression()), !dbg !9590
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9589, metadata !DIExpression()), !dbg !9591
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h5f0c4b4d1421fd03E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9592
  ret i1 %0, !dbg !9593
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h593258805ea0566bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9594 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9597, metadata !DIExpression()), !dbg !9599
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9598, metadata !DIExpression()), !dbg !9600
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hf60dbb16d29a8181E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9601
  ret i1 %0, !dbg !9602
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17ha34931da004eab17E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9603 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9606, metadata !DIExpression()), !dbg !9608
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9607, metadata !DIExpression()), !dbg !9609
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9610
  ret i1 %0, !dbg !9611
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h8aec19bff7466b03E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9612 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9615, metadata !DIExpression()), !dbg !9617
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9616, metadata !DIExpression()), !dbg !9618
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h4da77c41649bbbeaE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9619
  ret i1 %0, !dbg !9620
}

; x86_64::registers::debug::Dr6Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr6Flags3all17h49c8fca45bfd49cfE() unnamed_addr #0 !dbg !9621 {
start:
  %0 = alloca i64, align 8
  store i64 122895, ptr %0, align 8, !dbg !9624
  %1 = load i64, ptr %0, align 8, !dbg !9625, !noundef !19
  ret i64 %1, !dbg !9625
}

; x86_64::registers::debug::Dr6Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr6Flags4bits17h4091ea7e8e0e8a11E(ptr align 8 %self) unnamed_addr #0 !dbg !9626 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9630, metadata !DIExpression()), !dbg !9631
  %0 = load i64, ptr %self, align 8, !dbg !9632, !noundef !19
  ret i64 %0, !dbg !9633
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP0
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP017h12ff73e72e762dfbE"(ptr align 8 %self) unnamed_addr #0 !dbg !9634 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9640, metadata !DIExpression()), !dbg !9642
  br i1 false, label %bb2, label %bb1, !dbg !9642

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9642, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9642
  %1 = zext i1 %_5 to i8, !dbg !9642
  store i8 %1, ptr %_2, align 1, !dbg !9642
  br label %bb3, !dbg !9642

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9642
  br label %bb3, !dbg !9642

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9642, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9642
  br i1 %3, label %bb4, label %bb5, !dbg !9642

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9642, !noundef !19
  %_7 = and i64 %_8, 1, !dbg !9642
  %4 = icmp eq i64 %_7, 1, !dbg !9642
  %5 = zext i1 %4 to i8, !dbg !9642
  store i8 %5, ptr %0, align 1, !dbg !9642
  br label %bb6, !dbg !9642

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9642
  br label %bb6, !dbg !9642

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9643, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9643
  ret i1 %7, !dbg !9643
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP1
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP117hf3959eac19034482E"(ptr align 8 %self) unnamed_addr #0 !dbg !9644 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9646, metadata !DIExpression()), !dbg !9648
  br i1 false, label %bb2, label %bb1, !dbg !9648

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9648, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9648
  %1 = zext i1 %_5 to i8, !dbg !9648
  store i8 %1, ptr %_2, align 1, !dbg !9648
  br label %bb3, !dbg !9648

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9648
  br label %bb3, !dbg !9648

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9648, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9648
  br i1 %3, label %bb4, label %bb5, !dbg !9648

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9648, !noundef !19
  %_7 = and i64 %_8, 2, !dbg !9648
  %4 = icmp eq i64 %_7, 2, !dbg !9648
  %5 = zext i1 %4 to i8, !dbg !9648
  store i8 %5, ptr %0, align 1, !dbg !9648
  br label %bb6, !dbg !9648

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9648
  br label %bb6, !dbg !9648

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9649, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9649
  ret i1 %7, !dbg !9649
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP2
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP217h10826704a4da9ca0E"(ptr align 8 %self) unnamed_addr #0 !dbg !9650 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9652, metadata !DIExpression()), !dbg !9654
  br i1 false, label %bb2, label %bb1, !dbg !9654

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9654, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9654
  %1 = zext i1 %_5 to i8, !dbg !9654
  store i8 %1, ptr %_2, align 1, !dbg !9654
  br label %bb3, !dbg !9654

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9654
  br label %bb3, !dbg !9654

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9654, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9654
  br i1 %3, label %bb4, label %bb5, !dbg !9654

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9654, !noundef !19
  %_7 = and i64 %_8, 4, !dbg !9654
  %4 = icmp eq i64 %_7, 4, !dbg !9654
  %5 = zext i1 %4 to i8, !dbg !9654
  store i8 %5, ptr %0, align 1, !dbg !9654
  br label %bb6, !dbg !9654

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9654
  br label %bb6, !dbg !9654

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9655, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9655
  ret i1 %7, !dbg !9655
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP3
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP317h17eebbb78f93d6e4E"(ptr align 8 %self) unnamed_addr #0 !dbg !9656 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9658, metadata !DIExpression()), !dbg !9660
  br i1 false, label %bb2, label %bb1, !dbg !9660

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9660, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9660
  %1 = zext i1 %_5 to i8, !dbg !9660
  store i8 %1, ptr %_2, align 1, !dbg !9660
  br label %bb3, !dbg !9660

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9660
  br label %bb3, !dbg !9660

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9660, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9660
  br i1 %3, label %bb4, label %bb5, !dbg !9660

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9660, !noundef !19
  %_7 = and i64 %_8, 8, !dbg !9660
  %4 = icmp eq i64 %_7, 8, !dbg !9660
  %5 = zext i1 %4 to i8, !dbg !9660
  store i8 %5, ptr %0, align 1, !dbg !9660
  br label %bb6, !dbg !9660

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9660
  br label %bb6, !dbg !9660

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9661, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9661
  ret i1 %7, !dbg !9661
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4TRAP17h8ab1a35ee1b510b5E"(ptr align 8 %self) unnamed_addr #0 !dbg !9662 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9664, metadata !DIExpression()), !dbg !9666
  br i1 false, label %bb2, label %bb1, !dbg !9666

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9666, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9666
  %1 = zext i1 %_5 to i8, !dbg !9666
  store i8 %1, ptr %_2, align 1, !dbg !9666
  br label %bb3, !dbg !9666

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9666
  br label %bb3, !dbg !9666

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9666, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9666
  br i1 %3, label %bb4, label %bb5, !dbg !9666

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9666, !noundef !19
  %_7 = and i64 %_8, 15, !dbg !9666
  %4 = icmp eq i64 %_7, 15, !dbg !9666
  %5 = zext i1 %4 to i8, !dbg !9666
  store i8 %5, ptr %0, align 1, !dbg !9666
  br label %bb6, !dbg !9666

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9666
  br label %bb6, !dbg !9666

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9667, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9667
  ret i1 %7, !dbg !9667
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::ACCESS_DETECTED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ACCESS_DETECTED17h6237f62cf059bcabE"(ptr align 8 %self) unnamed_addr #0 !dbg !9668 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9670, metadata !DIExpression()), !dbg !9672
  br i1 false, label %bb2, label %bb1, !dbg !9672

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9672, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9672
  %1 = zext i1 %_5 to i8, !dbg !9672
  store i8 %1, ptr %_2, align 1, !dbg !9672
  br label %bb3, !dbg !9672

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9672
  br label %bb3, !dbg !9672

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9672, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9672
  br i1 %3, label %bb4, label %bb5, !dbg !9672

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9672, !noundef !19
  %_7 = and i64 %_8, 8192, !dbg !9672
  %4 = icmp eq i64 %_7, 8192, !dbg !9672
  %5 = zext i1 %4 to i8, !dbg !9672
  store i8 %5, ptr %0, align 1, !dbg !9672
  br label %bb6, !dbg !9672

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9672
  br label %bb6, !dbg !9672

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9673, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9673
  ret i1 %7, !dbg !9673
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::STEP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4STEP17hcff794d7dace4537E"(ptr align 8 %self) unnamed_addr #0 !dbg !9674 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9676, metadata !DIExpression()), !dbg !9678
  br i1 false, label %bb2, label %bb1, !dbg !9678

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9678, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9678
  %1 = zext i1 %_5 to i8, !dbg !9678
  store i8 %1, ptr %_2, align 1, !dbg !9678
  br label %bb3, !dbg !9678

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9678
  br label %bb3, !dbg !9678

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9678, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9678
  br i1 %3, label %bb4, label %bb5, !dbg !9678

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9678, !noundef !19
  %_7 = and i64 %_8, 16384, !dbg !9678
  %4 = icmp eq i64 %_7, 16384, !dbg !9678
  %5 = zext i1 %4 to i8, !dbg !9678
  store i8 %5, ptr %0, align 1, !dbg !9678
  br label %bb6, !dbg !9678

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9678
  br label %bb6, !dbg !9678

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9679, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9679
  ret i1 %7, !dbg !9679
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::SWITCH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6SWITCH17h98d0372265faaf39E"(ptr align 8 %self) unnamed_addr #0 !dbg !9680 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9682, metadata !DIExpression()), !dbg !9684
  br i1 false, label %bb2, label %bb1, !dbg !9684

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9684, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9684
  %1 = zext i1 %_5 to i8, !dbg !9684
  store i8 %1, ptr %_2, align 1, !dbg !9684
  br label %bb3, !dbg !9684

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9684
  br label %bb3, !dbg !9684

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9684, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9684
  br i1 %3, label %bb4, label %bb5, !dbg !9684

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9684, !noundef !19
  %_7 = and i64 %_8, 32768, !dbg !9684
  %4 = icmp eq i64 %_7, 32768, !dbg !9684
  %5 = zext i1 %4 to i8, !dbg !9684
  store i8 %5, ptr %0, align 1, !dbg !9684
  br label %bb6, !dbg !9684

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9684
  br label %bb6, !dbg !9684

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9685, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9685
  ret i1 %7, !dbg !9685
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::RTM
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RTM17he9b2a3a74dd3b1f0E"(ptr align 8 %self) unnamed_addr #0 !dbg !9686 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9688, metadata !DIExpression()), !dbg !9690
  br i1 false, label %bb2, label %bb1, !dbg !9690

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9690, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9690
  %1 = zext i1 %_5 to i8, !dbg !9690
  store i8 %1, ptr %_2, align 1, !dbg !9690
  br label %bb3, !dbg !9690

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9690
  br label %bb3, !dbg !9690

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9690, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9690
  br i1 %3, label %bb4, label %bb5, !dbg !9690

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9690, !noundef !19
  %_7 = and i64 %_8, 65536, !dbg !9690
  %4 = icmp eq i64 %_7, 65536, !dbg !9690
  %5 = zext i1 %4 to i8, !dbg !9690
  store i8 %5, ptr %0, align 1, !dbg !9690
  br label %bb6, !dbg !9690

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9690
  br label %bb6, !dbg !9690

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9691, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9691
  ret i1 %7, !dbg !9691
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h39e6ed5af271e476E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9692 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_157 = alloca i8, align 1
  %_152 = alloca i8, align 1
  %_148 = alloca i8, align 1
  %_144 = alloca i8, align 1
  %_141 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !9702, metadata !DIExpression()), !dbg !9816
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !9704, metadata !DIExpression()), !dbg !9817
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !9706, metadata !DIExpression()), !dbg !9818
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !9708, metadata !DIExpression()), !dbg !9819
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !9710, metadata !DIExpression()), !dbg !9820
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !9712, metadata !DIExpression()), !dbg !9821
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !9714, metadata !DIExpression()), !dbg !9822
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !9716, metadata !DIExpression()), !dbg !9823
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !9718, metadata !DIExpression()), !dbg !9824
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !9720, metadata !DIExpression()), !dbg !9825
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !9722, metadata !DIExpression()), !dbg !9826
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !9724, metadata !DIExpression()), !dbg !9827
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !9726, metadata !DIExpression()), !dbg !9828
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !9728, metadata !DIExpression()), !dbg !9829
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !9730, metadata !DIExpression()), !dbg !9830
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !9732, metadata !DIExpression()), !dbg !9831
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !9734, metadata !DIExpression()), !dbg !9832
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !9736, metadata !DIExpression()), !dbg !9833
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !9738, metadata !DIExpression()), !dbg !9834
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !9740, metadata !DIExpression()), !dbg !9835
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !9742, metadata !DIExpression()), !dbg !9836
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !9744, metadata !DIExpression()), !dbg !9837
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !9746, metadata !DIExpression()), !dbg !9838
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !9748, metadata !DIExpression()), !dbg !9839
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !9750, metadata !DIExpression()), !dbg !9840
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !9752, metadata !DIExpression()), !dbg !9841
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !9754, metadata !DIExpression()), !dbg !9842
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !9756, metadata !DIExpression()), !dbg !9843
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !9758, metadata !DIExpression()), !dbg !9844
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !9760, metadata !DIExpression()), !dbg !9845
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !9762, metadata !DIExpression()), !dbg !9846
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !9764, metadata !DIExpression()), !dbg !9847
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !9766, metadata !DIExpression()), !dbg !9848
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !9768, metadata !DIExpression()), !dbg !9849
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !9770, metadata !DIExpression()), !dbg !9850
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !9772, metadata !DIExpression()), !dbg !9851
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !9774, metadata !DIExpression()), !dbg !9852
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !9776, metadata !DIExpression()), !dbg !9853
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !9778, metadata !DIExpression()), !dbg !9854
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !9780, metadata !DIExpression()), !dbg !9855
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !9782, metadata !DIExpression()), !dbg !9856
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !9784, metadata !DIExpression()), !dbg !9857
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !9786, metadata !DIExpression()), !dbg !9858
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !9788, metadata !DIExpression()), !dbg !9859
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !9790, metadata !DIExpression()), !dbg !9860
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !9792, metadata !DIExpression()), !dbg !9861
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !9794, metadata !DIExpression()), !dbg !9862
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !9796, metadata !DIExpression()), !dbg !9863
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !9800, metadata !DIExpression()), !dbg !9864
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !9802, metadata !DIExpression()), !dbg !9865
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !9804, metadata !DIExpression()), !dbg !9866
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !9806, metadata !DIExpression()), !dbg !9867
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !9808, metadata !DIExpression()), !dbg !9868
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !9810, metadata !DIExpression()), !dbg !9869
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !9812, metadata !DIExpression()), !dbg !9870
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !9814, metadata !DIExpression()), !dbg !9871
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !9871
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9698, metadata !DIExpression()), !dbg !9872
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !9871
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9699, metadata !DIExpression()), !dbg !9873
  call void @llvm.dbg.declare(metadata ptr %first, metadata !9700, metadata !DIExpression()), !dbg !9874
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !9798, metadata !DIExpression()), !dbg !9875
  store i8 1, ptr %first, align 1, !dbg !9876
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_0_ENABLE
  %_4 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_0_ENABLE17hf7105171f76809d9E"(ptr align 8 %self) #8, !dbg !9877
  br i1 %_4, label %bb2, label %bb12, !dbg !9877

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_1_ENABLE
  %_15 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_1_ENABLE17hac34525623c0046eE"(ptr align 8 %self) #8, !dbg !9877
  br i1 %_15, label %bb14, label %bb23, !dbg !9877

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !9878, !range !1562, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !9878
  %_5 = xor i1 %_6, true, !dbg !9879
  br i1 %_5, label %bb3, label %bb8, !dbg !9879

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !9880
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_617f3d0f9750ad240377121c45925575, i64 25) #8, !dbg !9881
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_12) #8, !dbg !9881
  %3 = zext i1 %2 to i8, !dbg !9881
  store i8 %3, ptr %_11, align 1, !dbg !9881
  %4 = load i8, ptr %_11, align 1, !dbg !9881, !range !1562, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !9881
  %_14 = zext i1 %5 to i64, !dbg !9881
  %6 = icmp eq i64 %_14, 0, !dbg !9881
  br i1 %6, label %bb12, label %bb11, !dbg !9881

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9882
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_8) #8, !dbg !9882
  %8 = zext i1 %7 to i8, !dbg !9882
  store i8 %8, ptr %_7, align 1, !dbg !9882
  %9 = load i8, ptr %_7, align 1, !dbg !9882, !range !1562, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !9882
  %_10 = zext i1 %10 to i64, !dbg !9882
  %11 = icmp eq i64 %_10, 0, !dbg !9882
  br i1 %11, label %bb8, label %bb7, !dbg !9882

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9883
  %13 = zext i1 %12 to i8, !dbg !9883
  store i8 %13, ptr %0, align 1, !dbg !9883
  br label %bb155, !dbg !9883

bb155:                                            ; preds = %bb154, %bb153, %bb148, %bb145, %bb140, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !9884, !range !1562, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !9884
  ret i1 %15, !dbg !9884

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9885
  %17 = zext i1 %16 to i8, !dbg !9885
  store i8 %17, ptr %0, align 1, !dbg !9885
  br label %bb155, !dbg !9885

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_2_ENABLE
  %_26 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_2_ENABLE17hc19994711e90fbb1E"(ptr align 8 %self) #8, !dbg !9877
  br i1 %_26, label %bb25, label %bb34, !dbg !9877

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !9878, !range !1562, !noundef !19
  %_17 = trunc i8 %18 to i1, !dbg !9878
  %_16 = xor i1 %_17, true, !dbg !9879
  br i1 %_16, label %bb15, label %bb19, !dbg !9879

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !9880
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_f41ec3c4ea34f66d1d32be5d0f7d84fa, i64 25) #8, !dbg !9881
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_23) #8, !dbg !9881
  %20 = zext i1 %19 to i8, !dbg !9881
  store i8 %20, ptr %_22, align 1, !dbg !9881
  %21 = load i8, ptr %_22, align 1, !dbg !9881, !range !1562, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !9881
  %_25 = zext i1 %22 to i64, !dbg !9881
  %23 = icmp eq i64 %_25, 0, !dbg !9881
  br i1 %23, label %bb23, label %bb22, !dbg !9881

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9882
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_19) #8, !dbg !9882
  %25 = zext i1 %24 to i8, !dbg !9882
  store i8 %25, ptr %_18, align 1, !dbg !9882
  %26 = load i8, ptr %_18, align 1, !dbg !9882, !range !1562, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !9882
  %_21 = zext i1 %27 to i64, !dbg !9882
  %28 = icmp eq i64 %_21, 0, !dbg !9882
  br i1 %28, label %bb19, label %bb18, !dbg !9882

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9886
  %30 = zext i1 %29 to i8, !dbg !9886
  store i8 %30, ptr %0, align 1, !dbg !9886
  br label %bb155, !dbg !9886

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9887
  %32 = zext i1 %31 to i8, !dbg !9887
  store i8 %32, ptr %0, align 1, !dbg !9887
  br label %bb155, !dbg !9887

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_3_ENABLE
  %_37 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_3_ENABLE17ha1741a76c65156fcE"(ptr align 8 %self) #8, !dbg !9877
  br i1 %_37, label %bb36, label %bb45, !dbg !9877

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !9878, !range !1562, !noundef !19
  %_28 = trunc i8 %33 to i1, !dbg !9878
  %_27 = xor i1 %_28, true, !dbg !9879
  br i1 %_27, label %bb26, label %bb30, !dbg !9879

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !9880
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_18ef5149a91f8fd299f078254cad3180, i64 25) #8, !dbg !9881
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_34) #8, !dbg !9881
  %35 = zext i1 %34 to i8, !dbg !9881
  store i8 %35, ptr %_33, align 1, !dbg !9881
  %36 = load i8, ptr %_33, align 1, !dbg !9881, !range !1562, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !9881
  %_36 = zext i1 %37 to i64, !dbg !9881
  %38 = icmp eq i64 %_36, 0, !dbg !9881
  br i1 %38, label %bb34, label %bb33, !dbg !9881

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9882
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_30) #8, !dbg !9882
  %40 = zext i1 %39 to i8, !dbg !9882
  store i8 %40, ptr %_29, align 1, !dbg !9882
  %41 = load i8, ptr %_29, align 1, !dbg !9882, !range !1562, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !9882
  %_32 = zext i1 %42 to i64, !dbg !9882
  %43 = icmp eq i64 %_32, 0, !dbg !9882
  br i1 %43, label %bb30, label %bb29, !dbg !9882

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9888
  %45 = zext i1 %44 to i8, !dbg !9888
  store i8 %45, ptr %0, align 1, !dbg !9888
  br label %bb155, !dbg !9888

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9889
  %47 = zext i1 %46 to i8, !dbg !9889
  store i8 %47, ptr %0, align 1, !dbg !9889
  br label %bb155, !dbg !9889

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_0_ENABLE
  %_48 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_0_ENABLE17h33bfe28123188980E"(ptr align 8 %self) #8, !dbg !9877
  br i1 %_48, label %bb47, label %bb56, !dbg !9877

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !9878, !range !1562, !noundef !19
  %_39 = trunc i8 %48 to i1, !dbg !9878
  %_38 = xor i1 %_39, true, !dbg !9879
  br i1 %_38, label %bb37, label %bb41, !dbg !9879

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !9880
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_b57d2d50cd4f64d8b73b6b8e0e4d1899, i64 25) #8, !dbg !9881
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_45) #8, !dbg !9881
  %50 = zext i1 %49 to i8, !dbg !9881
  store i8 %50, ptr %_44, align 1, !dbg !9881
  %51 = load i8, ptr %_44, align 1, !dbg !9881, !range !1562, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !9881
  %_47 = zext i1 %52 to i64, !dbg !9881
  %53 = icmp eq i64 %_47, 0, !dbg !9881
  br i1 %53, label %bb45, label %bb44, !dbg !9881

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9882
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_41) #8, !dbg !9882
  %55 = zext i1 %54 to i8, !dbg !9882
  store i8 %55, ptr %_40, align 1, !dbg !9882
  %56 = load i8, ptr %_40, align 1, !dbg !9882, !range !1562, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !9882
  %_43 = zext i1 %57 to i64, !dbg !9882
  %58 = icmp eq i64 %_43, 0, !dbg !9882
  br i1 %58, label %bb41, label %bb40, !dbg !9882

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9890
  %60 = zext i1 %59 to i8, !dbg !9890
  store i8 %60, ptr %0, align 1, !dbg !9890
  br label %bb155, !dbg !9890

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9891
  %62 = zext i1 %61 to i8, !dbg !9891
  store i8 %62, ptr %0, align 1, !dbg !9891
  br label %bb155, !dbg !9891

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_1_ENABLE
  %_59 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_1_ENABLE17haba3d55b08f500fbE"(ptr align 8 %self) #8, !dbg !9877
  br i1 %_59, label %bb58, label %bb67, !dbg !9877

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !9878, !range !1562, !noundef !19
  %_50 = trunc i8 %63 to i1, !dbg !9878
  %_49 = xor i1 %_50, true, !dbg !9879
  br i1 %_49, label %bb48, label %bb52, !dbg !9879

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !9880
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_3e380dd631be11ede75479e8fe00ff1e, i64 26) #8, !dbg !9881
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_56) #8, !dbg !9881
  %65 = zext i1 %64 to i8, !dbg !9881
  store i8 %65, ptr %_55, align 1, !dbg !9881
  %66 = load i8, ptr %_55, align 1, !dbg !9881, !range !1562, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !9881
  %_58 = zext i1 %67 to i64, !dbg !9881
  %68 = icmp eq i64 %_58, 0, !dbg !9881
  br i1 %68, label %bb56, label %bb55, !dbg !9881

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9882
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_52) #8, !dbg !9882
  %70 = zext i1 %69 to i8, !dbg !9882
  store i8 %70, ptr %_51, align 1, !dbg !9882
  %71 = load i8, ptr %_51, align 1, !dbg !9882, !range !1562, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !9882
  %_54 = zext i1 %72 to i64, !dbg !9882
  %73 = icmp eq i64 %_54, 0, !dbg !9882
  br i1 %73, label %bb52, label %bb51, !dbg !9882

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9892
  %75 = zext i1 %74 to i8, !dbg !9892
  store i8 %75, ptr %0, align 1, !dbg !9892
  br label %bb155, !dbg !9892

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9893
  %77 = zext i1 %76 to i8, !dbg !9893
  store i8 %77, ptr %0, align 1, !dbg !9893
  br label %bb155, !dbg !9893

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_2_ENABLE
  %_70 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_2_ENABLE17h9741408792445c3eE"(ptr align 8 %self) #8, !dbg !9877
  br i1 %_70, label %bb69, label %bb78, !dbg !9877

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !9878, !range !1562, !noundef !19
  %_61 = trunc i8 %78 to i1, !dbg !9878
  %_60 = xor i1 %_61, true, !dbg !9879
  br i1 %_60, label %bb59, label %bb63, !dbg !9879

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !9880
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_17a158e6a42a64ac6748510ec26c05ee, i64 26) #8, !dbg !9881
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_67) #8, !dbg !9881
  %80 = zext i1 %79 to i8, !dbg !9881
  store i8 %80, ptr %_66, align 1, !dbg !9881
  %81 = load i8, ptr %_66, align 1, !dbg !9881, !range !1562, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !9881
  %_69 = zext i1 %82 to i64, !dbg !9881
  %83 = icmp eq i64 %_69, 0, !dbg !9881
  br i1 %83, label %bb67, label %bb66, !dbg !9881

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9882
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_63) #8, !dbg !9882
  %85 = zext i1 %84 to i8, !dbg !9882
  store i8 %85, ptr %_62, align 1, !dbg !9882
  %86 = load i8, ptr %_62, align 1, !dbg !9882, !range !1562, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !9882
  %_65 = zext i1 %87 to i64, !dbg !9882
  %88 = icmp eq i64 %_65, 0, !dbg !9882
  br i1 %88, label %bb63, label %bb62, !dbg !9882

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9894
  %90 = zext i1 %89 to i8, !dbg !9894
  store i8 %90, ptr %0, align 1, !dbg !9894
  br label %bb155, !dbg !9894

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9895
  %92 = zext i1 %91 to i8, !dbg !9895
  store i8 %92, ptr %0, align 1, !dbg !9895
  br label %bb155, !dbg !9895

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_3_ENABLE
  %_81 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_3_ENABLE17h407e06976133f610E"(ptr align 8 %self) #8, !dbg !9877
  br i1 %_81, label %bb80, label %bb89, !dbg !9877

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !9878, !range !1562, !noundef !19
  %_72 = trunc i8 %93 to i1, !dbg !9878
  %_71 = xor i1 %_72, true, !dbg !9879
  br i1 %_71, label %bb70, label %bb74, !dbg !9879

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !9880
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_5bba4d24c07a9036ae9233aaff6232c6, i64 26) #8, !dbg !9881
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_78) #8, !dbg !9881
  %95 = zext i1 %94 to i8, !dbg !9881
  store i8 %95, ptr %_77, align 1, !dbg !9881
  %96 = load i8, ptr %_77, align 1, !dbg !9881, !range !1562, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !9881
  %_80 = zext i1 %97 to i64, !dbg !9881
  %98 = icmp eq i64 %_80, 0, !dbg !9881
  br i1 %98, label %bb78, label %bb77, !dbg !9881

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9882
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_74) #8, !dbg !9882
  %100 = zext i1 %99 to i8, !dbg !9882
  store i8 %100, ptr %_73, align 1, !dbg !9882
  %101 = load i8, ptr %_73, align 1, !dbg !9882, !range !1562, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !9882
  %_76 = zext i1 %102 to i64, !dbg !9882
  %103 = icmp eq i64 %_76, 0, !dbg !9882
  br i1 %103, label %bb74, label %bb73, !dbg !9882

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9896
  %105 = zext i1 %104 to i8, !dbg !9896
  store i8 %105, ptr %0, align 1, !dbg !9896
  br label %bb155, !dbg !9896

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9897
  %107 = zext i1 %106 to i8, !dbg !9897
  store i8 %107, ptr %0, align 1, !dbg !9897
  br label %bb155, !dbg !9897

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_EXACT_BREAKPOINT_ENABLE
  %_92 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29LOCAL_EXACT_BREAKPOINT_ENABLE17h66ed423862d3ce4dE"(ptr align 8 %self) #8, !dbg !9877
  br i1 %_92, label %bb91, label %bb100, !dbg !9877

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !9878, !range !1562, !noundef !19
  %_83 = trunc i8 %108 to i1, !dbg !9878
  %_82 = xor i1 %_83, true, !dbg !9879
  br i1 %_82, label %bb81, label %bb85, !dbg !9879

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !9880
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_9d4320166e103e0795016eb938cfd0c7, i64 26) #8, !dbg !9881
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_89) #8, !dbg !9881
  %110 = zext i1 %109 to i8, !dbg !9881
  store i8 %110, ptr %_88, align 1, !dbg !9881
  %111 = load i8, ptr %_88, align 1, !dbg !9881, !range !1562, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !9881
  %_91 = zext i1 %112 to i64, !dbg !9881
  %113 = icmp eq i64 %_91, 0, !dbg !9881
  br i1 %113, label %bb89, label %bb88, !dbg !9881

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9882
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_85) #8, !dbg !9882
  %115 = zext i1 %114 to i8, !dbg !9882
  store i8 %115, ptr %_84, align 1, !dbg !9882
  %116 = load i8, ptr %_84, align 1, !dbg !9882, !range !1562, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !9882
  %_87 = zext i1 %117 to i64, !dbg !9882
  %118 = icmp eq i64 %_87, 0, !dbg !9882
  br i1 %118, label %bb85, label %bb84, !dbg !9882

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9898
  %120 = zext i1 %119 to i8, !dbg !9898
  store i8 %120, ptr %0, align 1, !dbg !9898
  br label %bb155, !dbg !9898

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9899
  %122 = zext i1 %121 to i8, !dbg !9899
  store i8 %122, ptr %0, align 1, !dbg !9899
  br label %bb155, !dbg !9899

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_EXACT_BREAKPOINT_ENABLE
  %_103 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30GLOBAL_EXACT_BREAKPOINT_ENABLE17h1a59325e9fa0f63eE"(ptr align 8 %self) #8, !dbg !9877
  br i1 %_103, label %bb102, label %bb111, !dbg !9877

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !9878, !range !1562, !noundef !19
  %_94 = trunc i8 %123 to i1, !dbg !9878
  %_93 = xor i1 %_94, true, !dbg !9879
  br i1 %_93, label %bb92, label %bb96, !dbg !9879

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !9880
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_f7d8bfadf9baee29aaa910e129a0e64d, i64 29) #8, !dbg !9881
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_100) #8, !dbg !9881
  %125 = zext i1 %124 to i8, !dbg !9881
  store i8 %125, ptr %_99, align 1, !dbg !9881
  %126 = load i8, ptr %_99, align 1, !dbg !9881, !range !1562, !noundef !19
  %127 = trunc i8 %126 to i1, !dbg !9881
  %_102 = zext i1 %127 to i64, !dbg !9881
  %128 = icmp eq i64 %_102, 0, !dbg !9881
  br i1 %128, label %bb100, label %bb99, !dbg !9881

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9882
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_96) #8, !dbg !9882
  %130 = zext i1 %129 to i8, !dbg !9882
  store i8 %130, ptr %_95, align 1, !dbg !9882
  %131 = load i8, ptr %_95, align 1, !dbg !9882, !range !1562, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !9882
  %_98 = zext i1 %132 to i64, !dbg !9882
  %133 = icmp eq i64 %_98, 0, !dbg !9882
  br i1 %133, label %bb96, label %bb95, !dbg !9882

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9900
  %135 = zext i1 %134 to i8, !dbg !9900
  store i8 %135, ptr %0, align 1, !dbg !9900
  br label %bb155, !dbg !9900

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9901
  %137 = zext i1 %136 to i8, !dbg !9901
  store i8 %137, ptr %0, align 1, !dbg !9901
  br label %bb155, !dbg !9901

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::RESTRICTED_TRANSACTIONAL_MEMORY
  %_114 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$31RESTRICTED_TRANSACTIONAL_MEMORY17h8d5c61fcd244defdE"(ptr align 8 %self) #8, !dbg !9877
  br i1 %_114, label %bb113, label %bb122, !dbg !9877

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !9878, !range !1562, !noundef !19
  %_105 = trunc i8 %138 to i1, !dbg !9878
  %_104 = xor i1 %_105, true, !dbg !9879
  br i1 %_104, label %bb103, label %bb107, !dbg !9879

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !9880
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_5be5ea04cc5cae854de752ee6fc0b1f7, i64 30) #8, !dbg !9881
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_111) #8, !dbg !9881
  %140 = zext i1 %139 to i8, !dbg !9881
  store i8 %140, ptr %_110, align 1, !dbg !9881
  %141 = load i8, ptr %_110, align 1, !dbg !9881, !range !1562, !noundef !19
  %142 = trunc i8 %141 to i1, !dbg !9881
  %_113 = zext i1 %142 to i64, !dbg !9881
  %143 = icmp eq i64 %_113, 0, !dbg !9881
  br i1 %143, label %bb111, label %bb110, !dbg !9881

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9882
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_107) #8, !dbg !9882
  %145 = zext i1 %144 to i8, !dbg !9882
  store i8 %145, ptr %_106, align 1, !dbg !9882
  %146 = load i8, ptr %_106, align 1, !dbg !9882, !range !1562, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !9882
  %_109 = zext i1 %147 to i64, !dbg !9882
  %148 = icmp eq i64 %_109, 0, !dbg !9882
  br i1 %148, label %bb107, label %bb106, !dbg !9882

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9902
  %150 = zext i1 %149 to i8, !dbg !9902
  store i8 %150, ptr %0, align 1, !dbg !9902
  br label %bb155, !dbg !9902

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9903
  %152 = zext i1 %151 to i8, !dbg !9903
  store i8 %152, ptr %0, align 1, !dbg !9903
  br label %bb155, !dbg !9903

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GENERAL_DETECT_ENABLE
  %_125 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21GENERAL_DETECT_ENABLE17hb7ecaf284631592aE"(ptr align 8 %self) #8, !dbg !9877
  br i1 %_125, label %bb124, label %bb133, !dbg !9877

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !9878, !range !1562, !noundef !19
  %_116 = trunc i8 %153 to i1, !dbg !9878
  %_115 = xor i1 %_116, true, !dbg !9879
  br i1 %_115, label %bb114, label %bb118, !dbg !9879

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !9880
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_acbe4e59274e5d7b6fea0de428eccbfd, i64 31) #8, !dbg !9881
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_122) #8, !dbg !9881
  %155 = zext i1 %154 to i8, !dbg !9881
  store i8 %155, ptr %_121, align 1, !dbg !9881
  %156 = load i8, ptr %_121, align 1, !dbg !9881, !range !1562, !noundef !19
  %157 = trunc i8 %156 to i1, !dbg !9881
  %_124 = zext i1 %157 to i64, !dbg !9881
  %158 = icmp eq i64 %_124, 0, !dbg !9881
  br i1 %158, label %bb122, label %bb121, !dbg !9881

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9882
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_118) #8, !dbg !9882
  %160 = zext i1 %159 to i8, !dbg !9882
  store i8 %160, ptr %_117, align 1, !dbg !9882
  %161 = load i8, ptr %_117, align 1, !dbg !9882, !range !1562, !noundef !19
  %162 = trunc i8 %161 to i1, !dbg !9882
  %_120 = zext i1 %162 to i64, !dbg !9882
  %163 = icmp eq i64 %_120, 0, !dbg !9882
  br i1 %163, label %bb118, label %bb117, !dbg !9882

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9904
  %165 = zext i1 %164 to i8, !dbg !9904
  store i8 %165, ptr %0, align 1, !dbg !9904
  br label %bb155, !dbg !9904

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9905
  %167 = zext i1 %166 to i8, !dbg !9905
  store i8 %167, ptr %0, align 1, !dbg !9905
  br label %bb155, !dbg !9905

bb133:                                            ; preds = %bb129, %bb122
  %_137 = load i64, ptr %self, align 8, !dbg !9906, !noundef !19
; call x86_64::registers::debug::Dr7Flags::all
  %168 = call i64 @_ZN6x86_649registers5debug8Dr7Flags3all17had1ac5d7f38630f3E() #8, !dbg !9907
  store i64 %168, ptr %_141, align 8, !dbg !9907
; call x86_64::registers::debug::Dr7Flags::bits
  %_139 = call i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17h0db2ed16cd514237E(ptr align 8 %_141) #8, !dbg !9907
  %_138 = xor i64 %_139, -1, !dbg !9908
  %169 = and i64 %_137, %_138, !dbg !9906
  store i64 %169, ptr %extra_bits, align 8, !dbg !9906
  %170 = load i64, ptr %extra_bits, align 8, !dbg !9909, !noundef !19
  %171 = icmp eq i64 %170, 0, !dbg !9909
  br i1 %171, label %bb149, label %bb136, !dbg !9909

bb124:                                            ; preds = %bb122
  %172 = load i8, ptr %first, align 1, !dbg !9878, !range !1562, !noundef !19
  %_127 = trunc i8 %172 to i1, !dbg !9878
  %_126 = xor i1 %_127, true, !dbg !9879
  br i1 %_126, label %bb125, label %bb129, !dbg !9879

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !9880
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_1de5b8b60713a8c97fab0cf672607e09, i64 21) #8, !dbg !9881
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %173 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_133) #8, !dbg !9881
  %174 = zext i1 %173 to i8, !dbg !9881
  store i8 %174, ptr %_132, align 1, !dbg !9881
  %175 = load i8, ptr %_132, align 1, !dbg !9881, !range !1562, !noundef !19
  %176 = trunc i8 %175 to i1, !dbg !9881
  %_135 = zext i1 %176 to i64, !dbg !9881
  %177 = icmp eq i64 %_135, 0, !dbg !9881
  br i1 %177, label %bb133, label %bb132, !dbg !9881

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9882
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %178 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_129) #8, !dbg !9882
  %179 = zext i1 %178 to i8, !dbg !9882
  store i8 %179, ptr %_128, align 1, !dbg !9882
  %180 = load i8, ptr %_128, align 1, !dbg !9882, !range !1562, !noundef !19
  %181 = trunc i8 %180 to i1, !dbg !9882
  %_131 = zext i1 %181 to i64, !dbg !9882
  %182 = icmp eq i64 %_131, 0, !dbg !9882
  br i1 %182, label %bb129, label %bb128, !dbg !9882

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %183 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9910
  %184 = zext i1 %183 to i8, !dbg !9910
  store i8 %184, ptr %0, align 1, !dbg !9910
  br label %bb155, !dbg !9910

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %185 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9911
  %186 = zext i1 %185 to i8, !dbg !9911
  store i8 %186, ptr %0, align 1, !dbg !9911
  br label %bb155, !dbg !9911

bb149:                                            ; preds = %bb144, %bb133
  %187 = load i8, ptr %first, align 1, !dbg !9912, !range !1562, !noundef !19
  %_156 = trunc i8 %187 to i1, !dbg !9912
  br i1 %_156, label %bb150, label %bb154, !dbg !9912

bb136:                                            ; preds = %bb133
  %188 = load i8, ptr %first, align 1, !dbg !9913, !range !1562, !noundef !19
  %_143 = trunc i8 %188 to i1, !dbg !9913
  %_142 = xor i1 %_143, true, !dbg !9914
  br i1 %_142, label %bb137, label %bb141, !dbg !9914

bb141:                                            ; preds = %bb137, %bb136
  store i8 0, ptr %first, align 1, !dbg !9915
; call core::fmt::Formatter::write_str
  %_149 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !9916
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_149) #8, !dbg !9916
  %190 = zext i1 %189 to i8, !dbg !9916
  store i8 %190, ptr %_148, align 1, !dbg !9916
  %191 = load i8, ptr %_148, align 1, !dbg !9916, !range !1562, !noundef !19
  %192 = trunc i8 %191 to i1, !dbg !9916
  %_151 = zext i1 %192 to i64, !dbg !9916
  %193 = icmp eq i64 %_151, 0, !dbg !9916
  br i1 %193, label %bb144, label %bb145, !dbg !9916

bb137:                                            ; preds = %bb136
; call core::fmt::Formatter::write_str
  %_145 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9917
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %194 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_145) #8, !dbg !9917
  %195 = zext i1 %194 to i8, !dbg !9917
  store i8 %195, ptr %_144, align 1, !dbg !9917
  %196 = load i8, ptr %_144, align 1, !dbg !9917, !range !1562, !noundef !19
  %197 = trunc i8 %196 to i1, !dbg !9917
  %_147 = zext i1 %197 to i64, !dbg !9917
  %198 = icmp eq i64 %_147, 0, !dbg !9917
  br i1 %198, label %bb141, label %bb140, !dbg !9917

bb140:                                            ; preds = %bb137
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %199 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9918
  %200 = zext i1 %199 to i8, !dbg !9918
  store i8 %200, ptr %0, align 1, !dbg !9918
  br label %bb155, !dbg !9918

bb144:                                            ; preds = %bb141
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_153 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !9919
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %201 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_153) #8, !dbg !9919
  %202 = zext i1 %201 to i8, !dbg !9919
  store i8 %202, ptr %_152, align 1, !dbg !9919
  %203 = load i8, ptr %_152, align 1, !dbg !9919, !range !1562, !noundef !19
  %204 = trunc i8 %203 to i1, !dbg !9919
  %_155 = zext i1 %204 to i64, !dbg !9919
  %205 = icmp eq i64 %_155, 0, !dbg !9919
  br i1 %205, label %bb149, label %bb148, !dbg !9919

bb145:                                            ; preds = %bb141
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %206 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9920
  %207 = zext i1 %206 to i8, !dbg !9920
  store i8 %207, ptr %0, align 1, !dbg !9920
  br label %bb155, !dbg !9920

bb148:                                            ; preds = %bb144
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %208 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9921
  %209 = zext i1 %208 to i8, !dbg !9921
  store i8 %209, ptr %0, align 1, !dbg !9921
  br label %bb155, !dbg !9921

bb154:                                            ; preds = %bb150, %bb149
  store i8 0, ptr %0, align 1, !dbg !9922
  br label %bb155, !dbg !9884

bb150:                                            ; preds = %bb149
; call core::fmt::Formatter::write_str
  %_158 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !9923
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %210 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_158) #8, !dbg !9923
  %211 = zext i1 %210 to i8, !dbg !9923
  store i8 %211, ptr %_157, align 1, !dbg !9923
  %212 = load i8, ptr %_157, align 1, !dbg !9923, !range !1562, !noundef !19
  %213 = trunc i8 %212 to i1, !dbg !9923
  %_160 = zext i1 %213 to i64, !dbg !9923
  %214 = icmp eq i64 %_160, 0, !dbg !9923
  br i1 %214, label %bb154, label %bb153, !dbg !9923

bb153:                                            ; preds = %bb150
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %215 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9924
  %216 = zext i1 %215 to i8, !dbg !9924
  store i8 %216, ptr %0, align 1, !dbg !9924
  br label %bb155, !dbg !9924

bb6:                                              ; No predecessors!
  unreachable, !dbg !9882
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hab672da3b78dad21E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9925 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9928, metadata !DIExpression()), !dbg !9930
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9929, metadata !DIExpression()), !dbg !9931
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h5f0c4b4d1421fd03E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9932
  ret i1 %0, !dbg !9933
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h8bad57b4b5fcaf89E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9934 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9937, metadata !DIExpression()), !dbg !9939
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9938, metadata !DIExpression()), !dbg !9940
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hf60dbb16d29a8181E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9941
  ret i1 %0, !dbg !9942
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h0f957d2eb5847f21E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9943 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9946, metadata !DIExpression()), !dbg !9948
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9947, metadata !DIExpression()), !dbg !9949
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9950
  ret i1 %0, !dbg !9951
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hc98cf93bf4004655E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9952 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9955, metadata !DIExpression()), !dbg !9957
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9956, metadata !DIExpression()), !dbg !9958
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h4da77c41649bbbeaE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9959
  ret i1 %0, !dbg !9960
}

; x86_64::registers::debug::Dr7Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr7Flags3all17had1ac5d7f38630f3E() unnamed_addr #0 !dbg !9961 {
start:
  %0 = alloca i64, align 8
  store i64 11263, ptr %0, align 8, !dbg !9964
  %1 = load i64, ptr %0, align 8, !dbg !9965, !noundef !19
  ret i64 %1, !dbg !9965
}

; x86_64::registers::debug::Dr7Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17h0db2ed16cd514237E(ptr align 8 %self) unnamed_addr #0 !dbg !9966 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9970, metadata !DIExpression()), !dbg !9971
  %0 = load i64, ptr %self, align 8, !dbg !9972, !noundef !19
  ret i64 %0, !dbg !9973
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_0_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_0_ENABLE17hf7105171f76809d9E"(ptr align 8 %self) unnamed_addr #0 !dbg !9974 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9980, metadata !DIExpression()), !dbg !9982
  br i1 false, label %bb2, label %bb1, !dbg !9982

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9982, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9982
  %1 = zext i1 %_5 to i8, !dbg !9982
  store i8 %1, ptr %_2, align 1, !dbg !9982
  br label %bb3, !dbg !9982

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9982
  br label %bb3, !dbg !9982

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9982, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9982
  br i1 %3, label %bb4, label %bb5, !dbg !9982

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9982, !noundef !19
  %_7 = and i64 %_8, 1, !dbg !9982
  %4 = icmp eq i64 %_7, 1, !dbg !9982
  %5 = zext i1 %4 to i8, !dbg !9982
  store i8 %5, ptr %0, align 1, !dbg !9982
  br label %bb6, !dbg !9982

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9982
  br label %bb6, !dbg !9982

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9983, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9983
  ret i1 %7, !dbg !9983
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_1_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_1_ENABLE17hac34525623c0046eE"(ptr align 8 %self) unnamed_addr #0 !dbg !9984 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9986, metadata !DIExpression()), !dbg !9988
  br i1 false, label %bb2, label %bb1, !dbg !9988

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9988, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9988
  %1 = zext i1 %_5 to i8, !dbg !9988
  store i8 %1, ptr %_2, align 1, !dbg !9988
  br label %bb3, !dbg !9988

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9988
  br label %bb3, !dbg !9988

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9988, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9988
  br i1 %3, label %bb4, label %bb5, !dbg !9988

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9988, !noundef !19
  %_7 = and i64 %_8, 4, !dbg !9988
  %4 = icmp eq i64 %_7, 4, !dbg !9988
  %5 = zext i1 %4 to i8, !dbg !9988
  store i8 %5, ptr %0, align 1, !dbg !9988
  br label %bb6, !dbg !9988

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9988
  br label %bb6, !dbg !9988

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9989, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9989
  ret i1 %7, !dbg !9989
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_2_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_2_ENABLE17hc19994711e90fbb1E"(ptr align 8 %self) unnamed_addr #0 !dbg !9990 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9992, metadata !DIExpression()), !dbg !9994
  br i1 false, label %bb2, label %bb1, !dbg !9994

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9994, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !9994
  %1 = zext i1 %_5 to i8, !dbg !9994
  store i8 %1, ptr %_2, align 1, !dbg !9994
  br label %bb3, !dbg !9994

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9994
  br label %bb3, !dbg !9994

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9994, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !9994
  br i1 %3, label %bb4, label %bb5, !dbg !9994

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9994, !noundef !19
  %_7 = and i64 %_8, 16, !dbg !9994
  %4 = icmp eq i64 %_7, 16, !dbg !9994
  %5 = zext i1 %4 to i8, !dbg !9994
  store i8 %5, ptr %0, align 1, !dbg !9994
  br label %bb6, !dbg !9994

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9994
  br label %bb6, !dbg !9994

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9995, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !9995
  ret i1 %7, !dbg !9995
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_3_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_3_ENABLE17ha1741a76c65156fcE"(ptr align 8 %self) unnamed_addr #0 !dbg !9996 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9998, metadata !DIExpression()), !dbg !10000
  br i1 false, label %bb2, label %bb1, !dbg !10000

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10000, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10000
  %1 = zext i1 %_5 to i8, !dbg !10000
  store i8 %1, ptr %_2, align 1, !dbg !10000
  br label %bb3, !dbg !10000

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10000
  br label %bb3, !dbg !10000

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10000, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10000
  br i1 %3, label %bb4, label %bb5, !dbg !10000

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10000, !noundef !19
  %_7 = and i64 %_8, 64, !dbg !10000
  %4 = icmp eq i64 %_7, 64, !dbg !10000
  %5 = zext i1 %4 to i8, !dbg !10000
  store i8 %5, ptr %0, align 1, !dbg !10000
  br label %bb6, !dbg !10000

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10000
  br label %bb6, !dbg !10000

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10001, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10001
  ret i1 %7, !dbg !10001
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_0_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_0_ENABLE17h33bfe28123188980E"(ptr align 8 %self) unnamed_addr #0 !dbg !10002 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10004, metadata !DIExpression()), !dbg !10006
  br i1 false, label %bb2, label %bb1, !dbg !10006

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10006, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10006
  %1 = zext i1 %_5 to i8, !dbg !10006
  store i8 %1, ptr %_2, align 1, !dbg !10006
  br label %bb3, !dbg !10006

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10006
  br label %bb3, !dbg !10006

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10006, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10006
  br i1 %3, label %bb4, label %bb5, !dbg !10006

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10006, !noundef !19
  %_7 = and i64 %_8, 2, !dbg !10006
  %4 = icmp eq i64 %_7, 2, !dbg !10006
  %5 = zext i1 %4 to i8, !dbg !10006
  store i8 %5, ptr %0, align 1, !dbg !10006
  br label %bb6, !dbg !10006

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10006
  br label %bb6, !dbg !10006

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10007, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10007
  ret i1 %7, !dbg !10007
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_1_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_1_ENABLE17haba3d55b08f500fbE"(ptr align 8 %self) unnamed_addr #0 !dbg !10008 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10010, metadata !DIExpression()), !dbg !10012
  br i1 false, label %bb2, label %bb1, !dbg !10012

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10012, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10012
  %1 = zext i1 %_5 to i8, !dbg !10012
  store i8 %1, ptr %_2, align 1, !dbg !10012
  br label %bb3, !dbg !10012

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10012
  br label %bb3, !dbg !10012

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10012, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10012
  br i1 %3, label %bb4, label %bb5, !dbg !10012

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10012, !noundef !19
  %_7 = and i64 %_8, 8, !dbg !10012
  %4 = icmp eq i64 %_7, 8, !dbg !10012
  %5 = zext i1 %4 to i8, !dbg !10012
  store i8 %5, ptr %0, align 1, !dbg !10012
  br label %bb6, !dbg !10012

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10012
  br label %bb6, !dbg !10012

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10013, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10013
  ret i1 %7, !dbg !10013
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_2_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_2_ENABLE17h9741408792445c3eE"(ptr align 8 %self) unnamed_addr #0 !dbg !10014 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10016, metadata !DIExpression()), !dbg !10018
  br i1 false, label %bb2, label %bb1, !dbg !10018

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10018, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10018
  %1 = zext i1 %_5 to i8, !dbg !10018
  store i8 %1, ptr %_2, align 1, !dbg !10018
  br label %bb3, !dbg !10018

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10018
  br label %bb3, !dbg !10018

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10018, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10018
  br i1 %3, label %bb4, label %bb5, !dbg !10018

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10018, !noundef !19
  %_7 = and i64 %_8, 32, !dbg !10018
  %4 = icmp eq i64 %_7, 32, !dbg !10018
  %5 = zext i1 %4 to i8, !dbg !10018
  store i8 %5, ptr %0, align 1, !dbg !10018
  br label %bb6, !dbg !10018

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10018
  br label %bb6, !dbg !10018

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10019, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10019
  ret i1 %7, !dbg !10019
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_3_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_3_ENABLE17h407e06976133f610E"(ptr align 8 %self) unnamed_addr #0 !dbg !10020 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10022, metadata !DIExpression()), !dbg !10024
  br i1 false, label %bb2, label %bb1, !dbg !10024

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10024, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10024
  %1 = zext i1 %_5 to i8, !dbg !10024
  store i8 %1, ptr %_2, align 1, !dbg !10024
  br label %bb3, !dbg !10024

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10024
  br label %bb3, !dbg !10024

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10024, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10024
  br i1 %3, label %bb4, label %bb5, !dbg !10024

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10024, !noundef !19
  %_7 = and i64 %_8, 128, !dbg !10024
  %4 = icmp eq i64 %_7, 128, !dbg !10024
  %5 = zext i1 %4 to i8, !dbg !10024
  store i8 %5, ptr %0, align 1, !dbg !10024
  br label %bb6, !dbg !10024

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10024
  br label %bb6, !dbg !10024

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10025, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10025
  ret i1 %7, !dbg !10025
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_EXACT_BREAKPOINT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29LOCAL_EXACT_BREAKPOINT_ENABLE17h66ed423862d3ce4dE"(ptr align 8 %self) unnamed_addr #0 !dbg !10026 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10028, metadata !DIExpression()), !dbg !10030
  br i1 false, label %bb2, label %bb1, !dbg !10030

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10030, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10030
  %1 = zext i1 %_5 to i8, !dbg !10030
  store i8 %1, ptr %_2, align 1, !dbg !10030
  br label %bb3, !dbg !10030

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10030
  br label %bb3, !dbg !10030

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10030, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10030
  br i1 %3, label %bb4, label %bb5, !dbg !10030

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10030, !noundef !19
  %_7 = and i64 %_8, 256, !dbg !10030
  %4 = icmp eq i64 %_7, 256, !dbg !10030
  %5 = zext i1 %4 to i8, !dbg !10030
  store i8 %5, ptr %0, align 1, !dbg !10030
  br label %bb6, !dbg !10030

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10030
  br label %bb6, !dbg !10030

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10031, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10031
  ret i1 %7, !dbg !10031
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_EXACT_BREAKPOINT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30GLOBAL_EXACT_BREAKPOINT_ENABLE17h1a59325e9fa0f63eE"(ptr align 8 %self) unnamed_addr #0 !dbg !10032 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10034, metadata !DIExpression()), !dbg !10036
  br i1 false, label %bb2, label %bb1, !dbg !10036

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10036, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10036
  %1 = zext i1 %_5 to i8, !dbg !10036
  store i8 %1, ptr %_2, align 1, !dbg !10036
  br label %bb3, !dbg !10036

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10036
  br label %bb3, !dbg !10036

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10036, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10036
  br i1 %3, label %bb4, label %bb5, !dbg !10036

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10036, !noundef !19
  %_7 = and i64 %_8, 512, !dbg !10036
  %4 = icmp eq i64 %_7, 512, !dbg !10036
  %5 = zext i1 %4 to i8, !dbg !10036
  store i8 %5, ptr %0, align 1, !dbg !10036
  br label %bb6, !dbg !10036

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10036
  br label %bb6, !dbg !10036

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10037, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10037
  ret i1 %7, !dbg !10037
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::RESTRICTED_TRANSACTIONAL_MEMORY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$31RESTRICTED_TRANSACTIONAL_MEMORY17h8d5c61fcd244defdE"(ptr align 8 %self) unnamed_addr #0 !dbg !10038 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10040, metadata !DIExpression()), !dbg !10042
  br i1 false, label %bb2, label %bb1, !dbg !10042

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10042, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10042
  %1 = zext i1 %_5 to i8, !dbg !10042
  store i8 %1, ptr %_2, align 1, !dbg !10042
  br label %bb3, !dbg !10042

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10042
  br label %bb3, !dbg !10042

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10042, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10042
  br i1 %3, label %bb4, label %bb5, !dbg !10042

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10042, !noundef !19
  %_7 = and i64 %_8, 2048, !dbg !10042
  %4 = icmp eq i64 %_7, 2048, !dbg !10042
  %5 = zext i1 %4 to i8, !dbg !10042
  store i8 %5, ptr %0, align 1, !dbg !10042
  br label %bb6, !dbg !10042

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10042
  br label %bb6, !dbg !10042

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10043, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10043
  ret i1 %7, !dbg !10043
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GENERAL_DETECT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21GENERAL_DETECT_ENABLE17hb7ecaf284631592aE"(ptr align 8 %self) unnamed_addr #0 !dbg !10044 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10046, metadata !DIExpression()), !dbg !10048
  br i1 false, label %bb2, label %bb1, !dbg !10048

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10048, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10048
  %1 = zext i1 %_5 to i8, !dbg !10048
  store i8 %1, ptr %_2, align 1, !dbg !10048
  br label %bb3, !dbg !10048

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10048
  br label %bb3, !dbg !10048

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10048, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10048
  br i1 %3, label %bb4, label %bb5, !dbg !10048

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10048, !noundef !19
  %_7 = and i64 %_8, 8192, !dbg !10048
  %4 = icmp eq i64 %_7, 8192, !dbg !10048
  %5 = zext i1 %4 to i8, !dbg !10048
  store i8 %5, ptr %0, align 1, !dbg !10048
  br label %bb6, !dbg !10048

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10048
  br label %bb6, !dbg !10048

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10049, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10049
  ret i1 %7, !dbg !10049
}

; <x86_64::registers::debug::BreakpointCondition as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN82_$LT$x86_64..registers..debug..BreakpointCondition$u20$as$u20$core..fmt..Debug$GT$3fmt17h4ae6b06b0394dde1E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10050 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10056, metadata !DIExpression()), !dbg !10058
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10057, metadata !DIExpression()), !dbg !10058
  %_4 = load i8, ptr %self, align 1, !dbg !10058, !range !3113, !noundef !19
  switch i8 %_4, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb1
  ], !dbg !10058

bb2:                                              ; preds = %start
  unreachable, !dbg !10058

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10058
  store ptr @alloc_313d8bbf74ab73e43c86e40d63f0a272, ptr %0, align 8, !dbg !10058
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10058
  store i64 20, ptr %1, align 8, !dbg !10058
  br label %bb6, !dbg !10059

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10058
  store ptr @alloc_f2d454b829913153a5819081b3682bc7, ptr %2, align 8, !dbg !10058
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10058
  store i64 10, ptr %3, align 8, !dbg !10058
  br label %bb6, !dbg !10059

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10058
  store ptr @alloc_12af9d2367133006951bb8451ee74c9f, ptr %4, align 8, !dbg !10058
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10058
  store i64 13, ptr %5, align 8, !dbg !10058
  br label %bb6, !dbg !10059

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10058
  store ptr @alloc_07796cbc38a891ed9cebb75e2c5679a8, ptr %6, align 8, !dbg !10058
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10058
  store i64 15, ptr %7, align 8, !dbg !10058
  br label %bb6, !dbg !10059

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10058
  %9 = load ptr, ptr %8, align 8, !dbg !10058, !nonnull !19, !align !4493, !noundef !19
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10058
  %11 = load i64, ptr %10, align 8, !dbg !10058, !noundef !19
; call core::fmt::Formatter::write_str
  %12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 %9, i64 %11) #8, !dbg !10058
  ret i1 %12, !dbg !10060
}

; <x86_64::registers::debug::BreakpointSize as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..registers..debug..BreakpointSize$u20$as$u20$core..fmt..Debug$GT$3fmt17hb34148eb1c9bf178E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10061 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10067, metadata !DIExpression()), !dbg !10069
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10068, metadata !DIExpression()), !dbg !10069
  %_4 = load i8, ptr %self, align 1, !dbg !10069, !range !3113, !noundef !19
  switch i8 %_4, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb1
  ], !dbg !10069

bb2:                                              ; preds = %start
  unreachable, !dbg !10069

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10069
  store ptr @alloc_677ed602fede75cd9261793d21eb0813, ptr %0, align 8, !dbg !10069
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10069
  store i64 8, ptr %1, align 8, !dbg !10069
  br label %bb6, !dbg !10070

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10069
  store ptr @alloc_2f4fe2ba8be8857d8d709326c4649a1f, ptr %2, align 8, !dbg !10069
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10069
  store i64 8, ptr %3, align 8, !dbg !10069
  br label %bb6, !dbg !10070

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10069
  store ptr @alloc_65c64021bbb754f8522fbd95db167c02, ptr %4, align 8, !dbg !10069
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10069
  store i64 8, ptr %5, align 8, !dbg !10069
  br label %bb6, !dbg !10070

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10069
  store ptr @alloc_51f9aa5dcaa5b22d835103377a098edb, ptr %6, align 8, !dbg !10069
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10069
  store i64 8, ptr %7, align 8, !dbg !10069
  br label %bb6, !dbg !10070

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10069
  %9 = load ptr, ptr %8, align 8, !dbg !10069, !nonnull !19, !align !4493, !noundef !19
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10069
  %11 = load i64, ptr %10, align 8, !dbg !10069, !noundef !19
; call core::fmt::Formatter::write_str
  %12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 %9, i64 %11) #8, !dbg !10069
  ret i1 %12, !dbg !10071
}

; <x86_64::registers::debug::Dr7Value as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..fmt..Debug$GT$3fmt17h02d6251e656ac794E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10072 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10077, metadata !DIExpression()), !dbg !10079
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10078, metadata !DIExpression()), !dbg !10079
  store ptr %self, ptr %_7, align 8, !dbg !10080
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17hb5171c9fdc372f87E(ptr align 8 %f, ptr align 1 @alloc_f6a9358950ec1349a43e73350c75bce0, i64 8, ptr align 1 @alloc_56410eb15c1a0c73cd1e25e985d77d4e, i64 4, ptr align 1 %_7, ptr align 8 @vtable.4) #8, !dbg !10079
  ret i1 %0, !dbg !10081
}

; <x86_64::registers::debug::Dr7 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr7$u20$as$u20$core..fmt..Debug$GT$3fmt17hb579e83ba38a2efaE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10082 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10089, metadata !DIExpression()), !dbg !10091
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10090, metadata !DIExpression()), !dbg !10091
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a85527125fb9d1b0c401051e6d1e7aa4, i64 3) #8, !dbg !10091
  ret i1 %0, !dbg !10092
}

; <x86_64::registers::model_specific::Msr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN75_$LT$x86_64..registers..model_specific..Msr$u20$as$u20$core..fmt..Debug$GT$3fmt17h74386775cac5139cE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10093 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10104, metadata !DIExpression()), !dbg !10106
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10105, metadata !DIExpression()), !dbg !10106
  store ptr %self, ptr %_6, align 8, !dbg !10107
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hee47b2ae583d8c1bE(ptr align 8 %f, ptr align 1 @alloc_a0116388acdf2b3b6b694c0b90de7fff, i64 3, ptr align 1 %_6, ptr align 8 @vtable.o) #8, !dbg !10106
  ret i1 %0, !dbg !10108
}

; <x86_64::registers::model_specific::Efer as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..Efer$u20$as$u20$core..fmt..Debug$GT$3fmt17hb56d4261492a19d3E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10109 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10116, metadata !DIExpression()), !dbg !10118
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10117, metadata !DIExpression()), !dbg !10118
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_67f33833c579fa50bbf60f379fb4d60e, i64 4) #8, !dbg !10118
  ret i1 %0, !dbg !10119
}

; <x86_64::registers::model_specific::FsBase as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..model_specific..FsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17h360c6953d829de17E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10120 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10127, metadata !DIExpression()), !dbg !10129
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10128, metadata !DIExpression()), !dbg !10129
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_cf30cdee6f4a4930774ceabe6622b7bd, i64 6) #8, !dbg !10129
  ret i1 %0, !dbg !10130
}

; <x86_64::registers::model_specific::GsBase as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..model_specific..GsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17hd250f8b14e6734bdE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10131 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10138, metadata !DIExpression()), !dbg !10140
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10139, metadata !DIExpression()), !dbg !10140
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_cfca1f07d92222b5c97bb5c0de9fcfbb, i64 6) #8, !dbg !10140
  ret i1 %0, !dbg !10141
}

; <x86_64::registers::model_specific::KernelGsBase as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..registers..model_specific..KernelGsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17hc506c5212481963bE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10142 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10149, metadata !DIExpression()), !dbg !10151
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10150, metadata !DIExpression()), !dbg !10151
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_783d816df70f5a5f1f4b396a80dd3305, i64 12) #8, !dbg !10151
  ret i1 %0, !dbg !10152
}

; <x86_64::registers::model_specific::Star as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..Star$u20$as$u20$core..fmt..Debug$GT$3fmt17hf7129e79d019ff72E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10153 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10160, metadata !DIExpression()), !dbg !10162
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10161, metadata !DIExpression()), !dbg !10162
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_85c0d3064aec1b08ba3f573812e15308, i64 4) #8, !dbg !10162
  ret i1 %0, !dbg !10163
}

; <x86_64::registers::model_specific::LStar as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..registers..model_specific..LStar$u20$as$u20$core..fmt..Debug$GT$3fmt17hef1bc3c5f009157bE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10164 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10171, metadata !DIExpression()), !dbg !10173
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10172, metadata !DIExpression()), !dbg !10173
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_932323223ca66329388a60fd4c0ccc09, i64 5) #8, !dbg !10173
  ret i1 %0, !dbg !10174
}

; <x86_64::registers::model_specific::SFMask as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..model_specific..SFMask$u20$as$u20$core..fmt..Debug$GT$3fmt17hb7eaadbd2ca81783E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10175 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10182, metadata !DIExpression()), !dbg !10184
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10183, metadata !DIExpression()), !dbg !10184
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_77d19bb56f4f501426aae6adda6a93ba, i64 6) #8, !dbg !10184
  ret i1 %0, !dbg !10185
}

; <x86_64::registers::model_specific::UCet as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..UCet$u20$as$u20$core..fmt..Debug$GT$3fmt17h99a82ee611642ce0E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10186 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10193, metadata !DIExpression()), !dbg !10195
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10194, metadata !DIExpression()), !dbg !10195
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_32c9e06596222b572d2c0103be8f59b1, i64 4) #8, !dbg !10195
  ret i1 %0, !dbg !10196
}

; <x86_64::registers::model_specific::SCet as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..SCet$u20$as$u20$core..fmt..Debug$GT$3fmt17hd6c35881937a6ec4E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10197 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10204, metadata !DIExpression()), !dbg !10206
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10205, metadata !DIExpression()), !dbg !10206
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_345adc70ced25b29e518d09afb574f88, i64 4) #8, !dbg !10206
  ret i1 %0, !dbg !10207
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h27e46d306ec95224E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10208 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_113 = alloca i8, align 1
  %_108 = alloca i8, align 1
  %_104 = alloca i8, align 1
  %_100 = alloca i8, align 1
  %_97 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !10221, metadata !DIExpression()), !dbg !10303
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !10223, metadata !DIExpression()), !dbg !10304
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !10225, metadata !DIExpression()), !dbg !10305
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !10227, metadata !DIExpression()), !dbg !10306
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !10229, metadata !DIExpression()), !dbg !10307
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !10231, metadata !DIExpression()), !dbg !10308
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !10233, metadata !DIExpression()), !dbg !10309
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !10235, metadata !DIExpression()), !dbg !10310
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !10237, metadata !DIExpression()), !dbg !10311
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !10239, metadata !DIExpression()), !dbg !10312
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !10241, metadata !DIExpression()), !dbg !10313
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !10243, metadata !DIExpression()), !dbg !10314
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !10245, metadata !DIExpression()), !dbg !10315
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !10247, metadata !DIExpression()), !dbg !10316
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !10249, metadata !DIExpression()), !dbg !10317
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !10251, metadata !DIExpression()), !dbg !10318
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !10253, metadata !DIExpression()), !dbg !10319
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !10255, metadata !DIExpression()), !dbg !10320
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !10257, metadata !DIExpression()), !dbg !10321
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !10259, metadata !DIExpression()), !dbg !10322
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !10261, metadata !DIExpression()), !dbg !10323
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !10263, metadata !DIExpression()), !dbg !10324
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !10265, metadata !DIExpression()), !dbg !10325
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !10267, metadata !DIExpression()), !dbg !10326
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !10269, metadata !DIExpression()), !dbg !10327
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !10271, metadata !DIExpression()), !dbg !10328
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !10273, metadata !DIExpression()), !dbg !10329
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !10275, metadata !DIExpression()), !dbg !10330
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !10277, metadata !DIExpression()), !dbg !10331
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !10279, metadata !DIExpression()), !dbg !10332
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !10281, metadata !DIExpression()), !dbg !10333
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !10283, metadata !DIExpression()), !dbg !10334
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !10287, metadata !DIExpression()), !dbg !10335
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !10289, metadata !DIExpression()), !dbg !10336
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !10291, metadata !DIExpression()), !dbg !10337
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !10293, metadata !DIExpression()), !dbg !10338
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !10295, metadata !DIExpression()), !dbg !10339
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !10297, metadata !DIExpression()), !dbg !10340
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !10299, metadata !DIExpression()), !dbg !10341
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !10301, metadata !DIExpression()), !dbg !10342
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !10342
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10217, metadata !DIExpression()), !dbg !10343
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !10342
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10218, metadata !DIExpression()), !dbg !10344
  call void @llvm.dbg.declare(metadata ptr %first, metadata !10219, metadata !DIExpression()), !dbg !10345
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !10285, metadata !DIExpression()), !dbg !10346
  store i8 1, ptr %first, align 1, !dbg !10347
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SYSTEM_CALL_EXTENSIONS
  %_4 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22SYSTEM_CALL_EXTENSIONS17hfafe265797904e36E"(ptr align 8 %self) #8, !dbg !10348
  br i1 %_4, label %bb2, label %bb12, !dbg !10348

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ENABLE
  %_15 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ENABLE17hf5b2ac4898f1e280E"(ptr align 8 %self) #8, !dbg !10348
  br i1 %_15, label %bb14, label %bb23, !dbg !10348

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !10349, !range !1562, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !10349
  %_5 = xor i1 %_6, true, !dbg !10350
  br i1 %_5, label %bb3, label %bb8, !dbg !10350

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !10351
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_ceb3075fefa236549f114873fb6322c5, i64 22) #8, !dbg !10352
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_12) #8, !dbg !10352
  %3 = zext i1 %2 to i8, !dbg !10352
  store i8 %3, ptr %_11, align 1, !dbg !10352
  %4 = load i8, ptr %_11, align 1, !dbg !10352, !range !1562, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !10352
  %_14 = zext i1 %5 to i64, !dbg !10352
  %6 = icmp eq i64 %_14, 0, !dbg !10352
  br i1 %6, label %bb12, label %bb11, !dbg !10352

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_8) #8, !dbg !10353
  %8 = zext i1 %7 to i8, !dbg !10353
  store i8 %8, ptr %_7, align 1, !dbg !10353
  %9 = load i8, ptr %_7, align 1, !dbg !10353, !range !1562, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !10353
  %_10 = zext i1 %10 to i64, !dbg !10353
  %11 = icmp eq i64 %_10, 0, !dbg !10353
  br i1 %11, label %bb8, label %bb7, !dbg !10353

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10354
  %13 = zext i1 %12 to i8, !dbg !10354
  store i8 %13, ptr %0, align 1, !dbg !10354
  br label %bb111, !dbg !10354

bb111:                                            ; preds = %bb110, %bb109, %bb104, %bb101, %bb96, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !10355, !range !1562, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !10355
  ret i1 %15, !dbg !10355

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10356
  %17 = zext i1 %16 to i8, !dbg !10356
  store i8 %17, ptr %0, align 1, !dbg !10356
  br label %bb111, !dbg !10356

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ACTIVE
  %_26 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ACTIVE17h8c6f95a4df8b5924E"(ptr align 8 %self) #8, !dbg !10348
  br i1 %_26, label %bb25, label %bb34, !dbg !10348

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !10349, !range !1562, !noundef !19
  %_17 = trunc i8 %18 to i1, !dbg !10349
  %_16 = xor i1 %_17, true, !dbg !10350
  br i1 %_16, label %bb15, label %bb19, !dbg !10350

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !10351
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_23183917709bfb7b18e2b27e64795080, i64 16) #8, !dbg !10352
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_23) #8, !dbg !10352
  %20 = zext i1 %19 to i8, !dbg !10352
  store i8 %20, ptr %_22, align 1, !dbg !10352
  %21 = load i8, ptr %_22, align 1, !dbg !10352, !range !1562, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !10352
  %_25 = zext i1 %22 to i64, !dbg !10352
  %23 = icmp eq i64 %_25, 0, !dbg !10352
  br i1 %23, label %bb23, label %bb22, !dbg !10352

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_19) #8, !dbg !10353
  %25 = zext i1 %24 to i8, !dbg !10353
  store i8 %25, ptr %_18, align 1, !dbg !10353
  %26 = load i8, ptr %_18, align 1, !dbg !10353, !range !1562, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !10353
  %_21 = zext i1 %27 to i64, !dbg !10353
  %28 = icmp eq i64 %_21, 0, !dbg !10353
  br i1 %28, label %bb19, label %bb18, !dbg !10353

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10357
  %30 = zext i1 %29 to i8, !dbg !10357
  store i8 %30, ptr %0, align 1, !dbg !10357
  br label %bb111, !dbg !10357

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10358
  %32 = zext i1 %31 to i8, !dbg !10358
  store i8 %32, ptr %0, align 1, !dbg !10358
  br label %bb111, !dbg !10358

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE_ENABLE
  %_37 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NO_EXECUTE_ENABLE17h77ada25e5b9d27f6E"(ptr align 8 %self) #8, !dbg !10348
  br i1 %_37, label %bb36, label %bb45, !dbg !10348

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !10349, !range !1562, !noundef !19
  %_28 = trunc i8 %33 to i1, !dbg !10349
  %_27 = xor i1 %_28, true, !dbg !10350
  br i1 %_27, label %bb26, label %bb30, !dbg !10350

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !10351
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_00edffb2880c63885c07b8b63d984171, i64 16) #8, !dbg !10352
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_34) #8, !dbg !10352
  %35 = zext i1 %34 to i8, !dbg !10352
  store i8 %35, ptr %_33, align 1, !dbg !10352
  %36 = load i8, ptr %_33, align 1, !dbg !10352, !range !1562, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !10352
  %_36 = zext i1 %37 to i64, !dbg !10352
  %38 = icmp eq i64 %_36, 0, !dbg !10352
  br i1 %38, label %bb34, label %bb33, !dbg !10352

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_30) #8, !dbg !10353
  %40 = zext i1 %39 to i8, !dbg !10353
  store i8 %40, ptr %_29, align 1, !dbg !10353
  %41 = load i8, ptr %_29, align 1, !dbg !10353, !range !1562, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !10353
  %_32 = zext i1 %42 to i64, !dbg !10353
  %43 = icmp eq i64 %_32, 0, !dbg !10353
  br i1 %43, label %bb30, label %bb29, !dbg !10353

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10359
  %45 = zext i1 %44 to i8, !dbg !10359
  store i8 %45, ptr %0, align 1, !dbg !10359
  br label %bb111, !dbg !10359

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10360
  %47 = zext i1 %46 to i8, !dbg !10360
  store i8 %47, ptr %0, align 1, !dbg !10360
  br label %bb111, !dbg !10360

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SECURE_VIRTUAL_MACHINE_ENABLE
  %_48 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29SECURE_VIRTUAL_MACHINE_ENABLE17he5c044a9e64ad4c9E"(ptr align 8 %self) #8, !dbg !10348
  br i1 %_48, label %bb47, label %bb56, !dbg !10348

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !10349, !range !1562, !noundef !19
  %_39 = trunc i8 %48 to i1, !dbg !10349
  %_38 = xor i1 %_39, true, !dbg !10350
  br i1 %_38, label %bb37, label %bb41, !dbg !10350

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !10351
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a49000a8806776ae52fbedb9a2638ec9, i64 17) #8, !dbg !10352
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_45) #8, !dbg !10352
  %50 = zext i1 %49 to i8, !dbg !10352
  store i8 %50, ptr %_44, align 1, !dbg !10352
  %51 = load i8, ptr %_44, align 1, !dbg !10352, !range !1562, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !10352
  %_47 = zext i1 %52 to i64, !dbg !10352
  %53 = icmp eq i64 %_47, 0, !dbg !10352
  br i1 %53, label %bb45, label %bb44, !dbg !10352

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_41) #8, !dbg !10353
  %55 = zext i1 %54 to i8, !dbg !10353
  store i8 %55, ptr %_40, align 1, !dbg !10353
  %56 = load i8, ptr %_40, align 1, !dbg !10353, !range !1562, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !10353
  %_43 = zext i1 %57 to i64, !dbg !10353
  %58 = icmp eq i64 %_43, 0, !dbg !10353
  br i1 %58, label %bb41, label %bb40, !dbg !10353

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10361
  %60 = zext i1 %59 to i8, !dbg !10361
  store i8 %60, ptr %0, align 1, !dbg !10361
  br label %bb111, !dbg !10361

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10362
  %62 = zext i1 %61 to i8, !dbg !10362
  store i8 %62, ptr %0, align 1, !dbg !10362
  br label %bb111, !dbg !10362

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_SEGMENT_LIMIT_ENABLE
  %_59 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30LONG_MODE_SEGMENT_LIMIT_ENABLE17h36d61202ddfb08c7E"(ptr align 8 %self) #8, !dbg !10348
  br i1 %_59, label %bb58, label %bb67, !dbg !10348

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !10349, !range !1562, !noundef !19
  %_50 = trunc i8 %63 to i1, !dbg !10349
  %_49 = xor i1 %_50, true, !dbg !10350
  br i1 %_49, label %bb48, label %bb52, !dbg !10350

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !10351
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_c5961b0ae9ae4a08564a612c72baa76c, i64 29) #8, !dbg !10352
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_56) #8, !dbg !10352
  %65 = zext i1 %64 to i8, !dbg !10352
  store i8 %65, ptr %_55, align 1, !dbg !10352
  %66 = load i8, ptr %_55, align 1, !dbg !10352, !range !1562, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !10352
  %_58 = zext i1 %67 to i64, !dbg !10352
  %68 = icmp eq i64 %_58, 0, !dbg !10352
  br i1 %68, label %bb56, label %bb55, !dbg !10352

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_52) #8, !dbg !10353
  %70 = zext i1 %69 to i8, !dbg !10353
  store i8 %70, ptr %_51, align 1, !dbg !10353
  %71 = load i8, ptr %_51, align 1, !dbg !10353, !range !1562, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !10353
  %_54 = zext i1 %72 to i64, !dbg !10353
  %73 = icmp eq i64 %_54, 0, !dbg !10353
  br i1 %73, label %bb52, label %bb51, !dbg !10353

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10363
  %75 = zext i1 %74 to i8, !dbg !10363
  store i8 %75, ptr %0, align 1, !dbg !10363
  br label %bb111, !dbg !10363

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10364
  %77 = zext i1 %76 to i8, !dbg !10364
  store i8 %77, ptr %0, align 1, !dbg !10364
  br label %bb111, !dbg !10364

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::FAST_FXSAVE_FXRSTOR
  %_70 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19FAST_FXSAVE_FXRSTOR17ha139efe9a9a6e791E"(ptr align 8 %self) #8, !dbg !10348
  br i1 %_70, label %bb69, label %bb78, !dbg !10348

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !10349, !range !1562, !noundef !19
  %_61 = trunc i8 %78 to i1, !dbg !10349
  %_60 = xor i1 %_61, true, !dbg !10350
  br i1 %_60, label %bb59, label %bb63, !dbg !10350

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !10351
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_4ae9b5b462839d60c41327e34c2f0e10, i64 30) #8, !dbg !10352
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_67) #8, !dbg !10352
  %80 = zext i1 %79 to i8, !dbg !10352
  store i8 %80, ptr %_66, align 1, !dbg !10352
  %81 = load i8, ptr %_66, align 1, !dbg !10352, !range !1562, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !10352
  %_69 = zext i1 %82 to i64, !dbg !10352
  %83 = icmp eq i64 %_69, 0, !dbg !10352
  br i1 %83, label %bb67, label %bb66, !dbg !10352

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_63) #8, !dbg !10353
  %85 = zext i1 %84 to i8, !dbg !10353
  store i8 %85, ptr %_62, align 1, !dbg !10353
  %86 = load i8, ptr %_62, align 1, !dbg !10353, !range !1562, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !10353
  %_65 = zext i1 %87 to i64, !dbg !10353
  %88 = icmp eq i64 %_65, 0, !dbg !10353
  br i1 %88, label %bb63, label %bb62, !dbg !10353

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10365
  %90 = zext i1 %89 to i8, !dbg !10365
  store i8 %90, ptr %0, align 1, !dbg !10365
  br label %bb111, !dbg !10365

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10366
  %92 = zext i1 %91 to i8, !dbg !10366
  store i8 %92, ptr %0, align 1, !dbg !10366
  br label %bb111, !dbg !10366

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::TRANSLATION_CACHE_EXTENSION
  %_81 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27TRANSLATION_CACHE_EXTENSION17h5dc56b359ef60c09E"(ptr align 8 %self) #8, !dbg !10348
  br i1 %_81, label %bb80, label %bb89, !dbg !10348

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !10349, !range !1562, !noundef !19
  %_72 = trunc i8 %93 to i1, !dbg !10349
  %_71 = xor i1 %_72, true, !dbg !10350
  br i1 %_71, label %bb70, label %bb74, !dbg !10350

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !10351
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_85cca595269f62c6435ecb629d2c0750, i64 19) #8, !dbg !10352
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_78) #8, !dbg !10352
  %95 = zext i1 %94 to i8, !dbg !10352
  store i8 %95, ptr %_77, align 1, !dbg !10352
  %96 = load i8, ptr %_77, align 1, !dbg !10352, !range !1562, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !10352
  %_80 = zext i1 %97 to i64, !dbg !10352
  %98 = icmp eq i64 %_80, 0, !dbg !10352
  br i1 %98, label %bb78, label %bb77, !dbg !10352

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_74) #8, !dbg !10353
  %100 = zext i1 %99 to i8, !dbg !10353
  store i8 %100, ptr %_73, align 1, !dbg !10353
  %101 = load i8, ptr %_73, align 1, !dbg !10353, !range !1562, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !10353
  %_76 = zext i1 %102 to i64, !dbg !10353
  %103 = icmp eq i64 %_76, 0, !dbg !10353
  br i1 %103, label %bb74, label %bb73, !dbg !10353

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10367
  %105 = zext i1 %104 to i8, !dbg !10367
  store i8 %105, ptr %0, align 1, !dbg !10367
  br label %bb111, !dbg !10367

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10368
  %107 = zext i1 %106 to i8, !dbg !10368
  store i8 %107, ptr %0, align 1, !dbg !10368
  br label %bb111, !dbg !10368

bb89:                                             ; preds = %bb85, %bb78
  %_93 = load i64, ptr %self, align 8, !dbg !10369, !noundef !19
; call x86_64::registers::model_specific::EferFlags::all
  %108 = call i64 @_ZN6x86_649registers14model_specific9EferFlags3all17h5f5eb8495d6ed053E() #8, !dbg !10370
  store i64 %108, ptr %_97, align 8, !dbg !10370
; call x86_64::registers::model_specific::EferFlags::bits
  %_95 = call i64 @_ZN6x86_649registers14model_specific9EferFlags4bits17h4bcfac4c41082e2bE(ptr align 8 %_97) #8, !dbg !10370
  %_94 = xor i64 %_95, -1, !dbg !10371
  %109 = and i64 %_93, %_94, !dbg !10369
  store i64 %109, ptr %extra_bits, align 8, !dbg !10369
  %110 = load i64, ptr %extra_bits, align 8, !dbg !10372, !noundef !19
  %111 = icmp eq i64 %110, 0, !dbg !10372
  br i1 %111, label %bb105, label %bb92, !dbg !10372

bb80:                                             ; preds = %bb78
  %112 = load i8, ptr %first, align 1, !dbg !10349, !range !1562, !noundef !19
  %_83 = trunc i8 %112 to i1, !dbg !10349
  %_82 = xor i1 %_83, true, !dbg !10350
  br i1 %_82, label %bb81, label %bb85, !dbg !10350

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !10351
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_53cb917c5379fcf43f5faa3b3b79e7e8, i64 27) #8, !dbg !10352
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %113 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_89) #8, !dbg !10352
  %114 = zext i1 %113 to i8, !dbg !10352
  store i8 %114, ptr %_88, align 1, !dbg !10352
  %115 = load i8, ptr %_88, align 1, !dbg !10352, !range !1562, !noundef !19
  %116 = trunc i8 %115 to i1, !dbg !10352
  %_91 = zext i1 %116 to i64, !dbg !10352
  %117 = icmp eq i64 %_91, 0, !dbg !10352
  br i1 %117, label %bb89, label %bb88, !dbg !10352

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %118 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_85) #8, !dbg !10353
  %119 = zext i1 %118 to i8, !dbg !10353
  store i8 %119, ptr %_84, align 1, !dbg !10353
  %120 = load i8, ptr %_84, align 1, !dbg !10353, !range !1562, !noundef !19
  %121 = trunc i8 %120 to i1, !dbg !10353
  %_87 = zext i1 %121 to i64, !dbg !10353
  %122 = icmp eq i64 %_87, 0, !dbg !10353
  br i1 %122, label %bb85, label %bb84, !dbg !10353

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %123 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10373
  %124 = zext i1 %123 to i8, !dbg !10373
  store i8 %124, ptr %0, align 1, !dbg !10373
  br label %bb111, !dbg !10373

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %125 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10374
  %126 = zext i1 %125 to i8, !dbg !10374
  store i8 %126, ptr %0, align 1, !dbg !10374
  br label %bb111, !dbg !10374

bb105:                                            ; preds = %bb100, %bb89
  %127 = load i8, ptr %first, align 1, !dbg !10375, !range !1562, !noundef !19
  %_112 = trunc i8 %127 to i1, !dbg !10375
  br i1 %_112, label %bb106, label %bb110, !dbg !10375

bb92:                                             ; preds = %bb89
  %128 = load i8, ptr %first, align 1, !dbg !10376, !range !1562, !noundef !19
  %_99 = trunc i8 %128 to i1, !dbg !10376
  %_98 = xor i1 %_99, true, !dbg !10377
  br i1 %_98, label %bb93, label %bb97, !dbg !10377

bb97:                                             ; preds = %bb93, %bb92
  store i8 0, ptr %first, align 1, !dbg !10378
; call core::fmt::Formatter::write_str
  %_105 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !10379
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_105) #8, !dbg !10379
  %130 = zext i1 %129 to i8, !dbg !10379
  store i8 %130, ptr %_104, align 1, !dbg !10379
  %131 = load i8, ptr %_104, align 1, !dbg !10379, !range !1562, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !10379
  %_107 = zext i1 %132 to i64, !dbg !10379
  %133 = icmp eq i64 %_107, 0, !dbg !10379
  br i1 %133, label %bb100, label %bb101, !dbg !10379

bb93:                                             ; preds = %bb92
; call core::fmt::Formatter::write_str
  %_101 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10380
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %134 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_101) #8, !dbg !10380
  %135 = zext i1 %134 to i8, !dbg !10380
  store i8 %135, ptr %_100, align 1, !dbg !10380
  %136 = load i8, ptr %_100, align 1, !dbg !10380, !range !1562, !noundef !19
  %137 = trunc i8 %136 to i1, !dbg !10380
  %_103 = zext i1 %137 to i64, !dbg !10380
  %138 = icmp eq i64 %_103, 0, !dbg !10380
  br i1 %138, label %bb97, label %bb96, !dbg !10380

bb96:                                             ; preds = %bb93
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %139 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10381
  %140 = zext i1 %139 to i8, !dbg !10381
  store i8 %140, ptr %0, align 1, !dbg !10381
  br label %bb111, !dbg !10381

bb100:                                            ; preds = %bb97
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_109 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !10382
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %141 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_109) #8, !dbg !10382
  %142 = zext i1 %141 to i8, !dbg !10382
  store i8 %142, ptr %_108, align 1, !dbg !10382
  %143 = load i8, ptr %_108, align 1, !dbg !10382, !range !1562, !noundef !19
  %144 = trunc i8 %143 to i1, !dbg !10382
  %_111 = zext i1 %144 to i64, !dbg !10382
  %145 = icmp eq i64 %_111, 0, !dbg !10382
  br i1 %145, label %bb105, label %bb104, !dbg !10382

bb101:                                            ; preds = %bb97
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %146 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10383
  %147 = zext i1 %146 to i8, !dbg !10383
  store i8 %147, ptr %0, align 1, !dbg !10383
  br label %bb111, !dbg !10383

bb104:                                            ; preds = %bb100
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %148 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10384
  %149 = zext i1 %148 to i8, !dbg !10384
  store i8 %149, ptr %0, align 1, !dbg !10384
  br label %bb111, !dbg !10384

bb110:                                            ; preds = %bb106, %bb105
  store i8 0, ptr %0, align 1, !dbg !10385
  br label %bb111, !dbg !10355

bb106:                                            ; preds = %bb105
; call core::fmt::Formatter::write_str
  %_114 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !10386
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %150 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_114) #8, !dbg !10386
  %151 = zext i1 %150 to i8, !dbg !10386
  store i8 %151, ptr %_113, align 1, !dbg !10386
  %152 = load i8, ptr %_113, align 1, !dbg !10386, !range !1562, !noundef !19
  %153 = trunc i8 %152 to i1, !dbg !10386
  %_116 = zext i1 %153 to i64, !dbg !10386
  %154 = icmp eq i64 %_116, 0, !dbg !10386
  br i1 %154, label %bb110, label %bb109, !dbg !10386

bb109:                                            ; preds = %bb106
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %155 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10387
  %156 = zext i1 %155 to i8, !dbg !10387
  store i8 %156, ptr %0, align 1, !dbg !10387
  br label %bb111, !dbg !10387

bb6:                                              ; No predecessors!
  unreachable, !dbg !10353
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN82_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h04336fabda91cb52E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10388 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10391, metadata !DIExpression()), !dbg !10393
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10392, metadata !DIExpression()), !dbg !10394
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h5f0c4b4d1421fd03E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10395
  ret i1 %0, !dbg !10396
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h3931bf6e6a9ac4ebE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10397 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10400, metadata !DIExpression()), !dbg !10402
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10401, metadata !DIExpression()), !dbg !10403
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hf60dbb16d29a8181E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10404
  ret i1 %0, !dbg !10405
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h91e0b2c654c00482E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10406 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10409, metadata !DIExpression()), !dbg !10411
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10410, metadata !DIExpression()), !dbg !10412
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10413
  ret i1 %0, !dbg !10414
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h3c5576fbeef8941bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10415 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10418, metadata !DIExpression()), !dbg !10420
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10419, metadata !DIExpression()), !dbg !10421
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h4da77c41649bbbeaE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10422
  ret i1 %0, !dbg !10423
}

; x86_64::registers::model_specific::EferFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific9EferFlags3all17h5f5eb8495d6ed053E() unnamed_addr #0 !dbg !10424 {
start:
  %0 = alloca i64, align 8
  store i64 64769, ptr %0, align 8, !dbg !10427
  %1 = load i64, ptr %0, align 8, !dbg !10428, !noundef !19
  ret i64 %1, !dbg !10428
}

; x86_64::registers::model_specific::EferFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific9EferFlags4bits17h4bcfac4c41082e2bE(ptr align 8 %self) unnamed_addr #0 !dbg !10429 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10433, metadata !DIExpression()), !dbg !10434
  %0 = load i64, ptr %self, align 8, !dbg !10435, !noundef !19
  ret i64 %0, !dbg !10436
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SYSTEM_CALL_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22SYSTEM_CALL_EXTENSIONS17hfafe265797904e36E"(ptr align 8 %self) unnamed_addr #0 !dbg !10437 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10443, metadata !DIExpression()), !dbg !10445
  br i1 false, label %bb2, label %bb1, !dbg !10445

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10445, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10445
  %1 = zext i1 %_5 to i8, !dbg !10445
  store i8 %1, ptr %_2, align 1, !dbg !10445
  br label %bb3, !dbg !10445

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10445
  br label %bb3, !dbg !10445

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10445, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10445
  br i1 %3, label %bb4, label %bb5, !dbg !10445

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10445, !noundef !19
  %_7 = and i64 %_8, 1, !dbg !10445
  %4 = icmp eq i64 %_7, 1, !dbg !10445
  %5 = zext i1 %4 to i8, !dbg !10445
  store i8 %5, ptr %0, align 1, !dbg !10445
  br label %bb6, !dbg !10445

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10445
  br label %bb6, !dbg !10445

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10446, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10446
  ret i1 %7, !dbg !10446
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ENABLE17hf5b2ac4898f1e280E"(ptr align 8 %self) unnamed_addr #0 !dbg !10447 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10449, metadata !DIExpression()), !dbg !10451
  br i1 false, label %bb2, label %bb1, !dbg !10451

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10451, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10451
  %1 = zext i1 %_5 to i8, !dbg !10451
  store i8 %1, ptr %_2, align 1, !dbg !10451
  br label %bb3, !dbg !10451

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10451
  br label %bb3, !dbg !10451

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10451, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10451
  br i1 %3, label %bb4, label %bb5, !dbg !10451

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10451, !noundef !19
  %_7 = and i64 %_8, 256, !dbg !10451
  %4 = icmp eq i64 %_7, 256, !dbg !10451
  %5 = zext i1 %4 to i8, !dbg !10451
  store i8 %5, ptr %0, align 1, !dbg !10451
  br label %bb6, !dbg !10451

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10451
  br label %bb6, !dbg !10451

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10452, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10452
  ret i1 %7, !dbg !10452
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ACTIVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ACTIVE17h8c6f95a4df8b5924E"(ptr align 8 %self) unnamed_addr #0 !dbg !10453 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10455, metadata !DIExpression()), !dbg !10457
  br i1 false, label %bb2, label %bb1, !dbg !10457

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10457, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10457
  %1 = zext i1 %_5 to i8, !dbg !10457
  store i8 %1, ptr %_2, align 1, !dbg !10457
  br label %bb3, !dbg !10457

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10457
  br label %bb3, !dbg !10457

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10457, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10457
  br i1 %3, label %bb4, label %bb5, !dbg !10457

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10457, !noundef !19
  %_7 = and i64 %_8, 1024, !dbg !10457
  %4 = icmp eq i64 %_7, 1024, !dbg !10457
  %5 = zext i1 %4 to i8, !dbg !10457
  store i8 %5, ptr %0, align 1, !dbg !10457
  br label %bb6, !dbg !10457

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10457
  br label %bb6, !dbg !10457

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10458, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10458
  ret i1 %7, !dbg !10458
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NO_EXECUTE_ENABLE17h77ada25e5b9d27f6E"(ptr align 8 %self) unnamed_addr #0 !dbg !10459 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10461, metadata !DIExpression()), !dbg !10463
  br i1 false, label %bb2, label %bb1, !dbg !10463

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10463, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10463
  %1 = zext i1 %_5 to i8, !dbg !10463
  store i8 %1, ptr %_2, align 1, !dbg !10463
  br label %bb3, !dbg !10463

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10463
  br label %bb3, !dbg !10463

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10463, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10463
  br i1 %3, label %bb4, label %bb5, !dbg !10463

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10463, !noundef !19
  %_7 = and i64 %_8, 2048, !dbg !10463
  %4 = icmp eq i64 %_7, 2048, !dbg !10463
  %5 = zext i1 %4 to i8, !dbg !10463
  store i8 %5, ptr %0, align 1, !dbg !10463
  br label %bb6, !dbg !10463

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10463
  br label %bb6, !dbg !10463

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10464, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10464
  ret i1 %7, !dbg !10464
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SECURE_VIRTUAL_MACHINE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29SECURE_VIRTUAL_MACHINE_ENABLE17he5c044a9e64ad4c9E"(ptr align 8 %self) unnamed_addr #0 !dbg !10465 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10467, metadata !DIExpression()), !dbg !10469
  br i1 false, label %bb2, label %bb1, !dbg !10469

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10469, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10469
  %1 = zext i1 %_5 to i8, !dbg !10469
  store i8 %1, ptr %_2, align 1, !dbg !10469
  br label %bb3, !dbg !10469

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10469
  br label %bb3, !dbg !10469

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10469, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10469
  br i1 %3, label %bb4, label %bb5, !dbg !10469

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10469, !noundef !19
  %_7 = and i64 %_8, 4096, !dbg !10469
  %4 = icmp eq i64 %_7, 4096, !dbg !10469
  %5 = zext i1 %4 to i8, !dbg !10469
  store i8 %5, ptr %0, align 1, !dbg !10469
  br label %bb6, !dbg !10469

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10469
  br label %bb6, !dbg !10469

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10470, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10470
  ret i1 %7, !dbg !10470
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_SEGMENT_LIMIT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30LONG_MODE_SEGMENT_LIMIT_ENABLE17h36d61202ddfb08c7E"(ptr align 8 %self) unnamed_addr #0 !dbg !10471 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10473, metadata !DIExpression()), !dbg !10475
  br i1 false, label %bb2, label %bb1, !dbg !10475

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10475, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10475
  %1 = zext i1 %_5 to i8, !dbg !10475
  store i8 %1, ptr %_2, align 1, !dbg !10475
  br label %bb3, !dbg !10475

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10475
  br label %bb3, !dbg !10475

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10475, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10475
  br i1 %3, label %bb4, label %bb5, !dbg !10475

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10475, !noundef !19
  %_7 = and i64 %_8, 8192, !dbg !10475
  %4 = icmp eq i64 %_7, 8192, !dbg !10475
  %5 = zext i1 %4 to i8, !dbg !10475
  store i8 %5, ptr %0, align 1, !dbg !10475
  br label %bb6, !dbg !10475

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10475
  br label %bb6, !dbg !10475

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10476, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10476
  ret i1 %7, !dbg !10476
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::FAST_FXSAVE_FXRSTOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19FAST_FXSAVE_FXRSTOR17ha139efe9a9a6e791E"(ptr align 8 %self) unnamed_addr #0 !dbg !10477 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10479, metadata !DIExpression()), !dbg !10481
  br i1 false, label %bb2, label %bb1, !dbg !10481

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10481, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10481
  %1 = zext i1 %_5 to i8, !dbg !10481
  store i8 %1, ptr %_2, align 1, !dbg !10481
  br label %bb3, !dbg !10481

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10481
  br label %bb3, !dbg !10481

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10481, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10481
  br i1 %3, label %bb4, label %bb5, !dbg !10481

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10481, !noundef !19
  %_7 = and i64 %_8, 16384, !dbg !10481
  %4 = icmp eq i64 %_7, 16384, !dbg !10481
  %5 = zext i1 %4 to i8, !dbg !10481
  store i8 %5, ptr %0, align 1, !dbg !10481
  br label %bb6, !dbg !10481

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10481
  br label %bb6, !dbg !10481

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10482, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10482
  ret i1 %7, !dbg !10482
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::TRANSLATION_CACHE_EXTENSION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27TRANSLATION_CACHE_EXTENSION17h5dc56b359ef60c09E"(ptr align 8 %self) unnamed_addr #0 !dbg !10483 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10485, metadata !DIExpression()), !dbg !10487
  br i1 false, label %bb2, label %bb1, !dbg !10487

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10487, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10487
  %1 = zext i1 %_5 to i8, !dbg !10487
  store i8 %1, ptr %_2, align 1, !dbg !10487
  br label %bb3, !dbg !10487

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10487
  br label %bb3, !dbg !10487

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10487, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10487
  br i1 %3, label %bb4, label %bb5, !dbg !10487

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10487, !noundef !19
  %_7 = and i64 %_8, 32768, !dbg !10487
  %4 = icmp eq i64 %_7, 32768, !dbg !10487
  %5 = zext i1 %4 to i8, !dbg !10487
  store i8 %5, ptr %0, align 1, !dbg !10487
  br label %bb6, !dbg !10487

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10487
  br label %bb6, !dbg !10487

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10488, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10488
  ret i1 %7, !dbg !10488
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h2cdcbbc5c49494c6E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10489 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_113 = alloca i8, align 1
  %_108 = alloca i8, align 1
  %_104 = alloca i8, align 1
  %_100 = alloca i8, align 1
  %_97 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !10502, metadata !DIExpression()), !dbg !10584
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !10504, metadata !DIExpression()), !dbg !10585
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !10506, metadata !DIExpression()), !dbg !10586
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !10508, metadata !DIExpression()), !dbg !10587
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !10510, metadata !DIExpression()), !dbg !10588
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !10512, metadata !DIExpression()), !dbg !10589
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !10514, metadata !DIExpression()), !dbg !10590
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !10516, metadata !DIExpression()), !dbg !10591
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !10518, metadata !DIExpression()), !dbg !10592
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !10520, metadata !DIExpression()), !dbg !10593
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !10522, metadata !DIExpression()), !dbg !10594
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !10524, metadata !DIExpression()), !dbg !10595
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !10526, metadata !DIExpression()), !dbg !10596
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !10528, metadata !DIExpression()), !dbg !10597
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !10530, metadata !DIExpression()), !dbg !10598
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !10532, metadata !DIExpression()), !dbg !10599
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !10534, metadata !DIExpression()), !dbg !10600
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !10536, metadata !DIExpression()), !dbg !10601
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !10538, metadata !DIExpression()), !dbg !10602
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !10540, metadata !DIExpression()), !dbg !10603
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !10542, metadata !DIExpression()), !dbg !10604
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !10544, metadata !DIExpression()), !dbg !10605
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !10546, metadata !DIExpression()), !dbg !10606
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !10548, metadata !DIExpression()), !dbg !10607
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !10550, metadata !DIExpression()), !dbg !10608
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !10552, metadata !DIExpression()), !dbg !10609
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !10554, metadata !DIExpression()), !dbg !10610
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !10556, metadata !DIExpression()), !dbg !10611
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !10558, metadata !DIExpression()), !dbg !10612
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !10560, metadata !DIExpression()), !dbg !10613
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !10562, metadata !DIExpression()), !dbg !10614
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !10564, metadata !DIExpression()), !dbg !10615
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !10568, metadata !DIExpression()), !dbg !10616
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !10570, metadata !DIExpression()), !dbg !10617
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !10572, metadata !DIExpression()), !dbg !10618
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !10574, metadata !DIExpression()), !dbg !10619
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !10576, metadata !DIExpression()), !dbg !10620
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !10578, metadata !DIExpression()), !dbg !10621
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !10580, metadata !DIExpression()), !dbg !10622
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !10582, metadata !DIExpression()), !dbg !10623
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !10623
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10498, metadata !DIExpression()), !dbg !10624
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !10623
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10499, metadata !DIExpression()), !dbg !10625
  call void @llvm.dbg.declare(metadata ptr %first, metadata !10500, metadata !DIExpression()), !dbg !10626
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !10566, metadata !DIExpression()), !dbg !10627
  store i8 1, ptr %first, align 1, !dbg !10628
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_ENABLE
  %_4 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SS_ENABLE17ha8106b1c46e77bfdE"(ptr align 8 %self) #8, !dbg !10629
  br i1 %_4, label %bb2, label %bb12, !dbg !10629

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_WRITE_ENABLE
  %_15 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15SS_WRITE_ENABLE17hc2fcfa6b62cc5b88E"(ptr align 8 %self) #8, !dbg !10629
  br i1 %_15, label %bb14, label %bb23, !dbg !10629

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !10630, !range !1562, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !10630
  %_5 = xor i1 %_6, true, !dbg !10631
  br i1 %_5, label %bb3, label %bb8, !dbg !10631

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !10632
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_da3386472e802af11e2daae8d71f4e5f, i64 9) #8, !dbg !10633
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_12) #8, !dbg !10633
  %3 = zext i1 %2 to i8, !dbg !10633
  store i8 %3, ptr %_11, align 1, !dbg !10633
  %4 = load i8, ptr %_11, align 1, !dbg !10633, !range !1562, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !10633
  %_14 = zext i1 %5 to i64, !dbg !10633
  %6 = icmp eq i64 %_14, 0, !dbg !10633
  br i1 %6, label %bb12, label %bb11, !dbg !10633

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10634
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_8) #8, !dbg !10634
  %8 = zext i1 %7 to i8, !dbg !10634
  store i8 %8, ptr %_7, align 1, !dbg !10634
  %9 = load i8, ptr %_7, align 1, !dbg !10634, !range !1562, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !10634
  %_10 = zext i1 %10 to i64, !dbg !10634
  %11 = icmp eq i64 %_10, 0, !dbg !10634
  br i1 %11, label %bb8, label %bb7, !dbg !10634

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10635
  %13 = zext i1 %12 to i8, !dbg !10635
  store i8 %13, ptr %0, align 1, !dbg !10635
  br label %bb111, !dbg !10635

bb111:                                            ; preds = %bb110, %bb109, %bb104, %bb101, %bb96, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !10636, !range !1562, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !10636
  ret i1 %15, !dbg !10636

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10637
  %17 = zext i1 %16 to i8, !dbg !10637
  store i8 %17, ptr %0, align 1, !dbg !10637
  br label %bb111, !dbg !10637

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_ENABLE
  %_26 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10IBT_ENABLE17ha7061cbed9c76f14E"(ptr align 8 %self) #8, !dbg !10629
  br i1 %_26, label %bb25, label %bb34, !dbg !10629

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !10630, !range !1562, !noundef !19
  %_17 = trunc i8 %18 to i1, !dbg !10630
  %_16 = xor i1 %_17, true, !dbg !10631
  br i1 %_16, label %bb15, label %bb19, !dbg !10631

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !10632
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_c5393e416f6a9c358373398c6a9847ba, i64 15) #8, !dbg !10633
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_23) #8, !dbg !10633
  %20 = zext i1 %19 to i8, !dbg !10633
  store i8 %20, ptr %_22, align 1, !dbg !10633
  %21 = load i8, ptr %_22, align 1, !dbg !10633, !range !1562, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !10633
  %_25 = zext i1 %22 to i64, !dbg !10633
  %23 = icmp eq i64 %_25, 0, !dbg !10633
  br i1 %23, label %bb23, label %bb22, !dbg !10633

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10634
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_19) #8, !dbg !10634
  %25 = zext i1 %24 to i8, !dbg !10634
  store i8 %25, ptr %_18, align 1, !dbg !10634
  %26 = load i8, ptr %_18, align 1, !dbg !10634, !range !1562, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !10634
  %_21 = zext i1 %27 to i64, !dbg !10634
  %28 = icmp eq i64 %_21, 0, !dbg !10634
  br i1 %28, label %bb19, label %bb18, !dbg !10634

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10638
  %30 = zext i1 %29 to i8, !dbg !10638
  store i8 %30, ptr %0, align 1, !dbg !10638
  br label %bb111, !dbg !10638

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10639
  %32 = zext i1 %31 to i8, !dbg !10639
  store i8 %32, ptr %0, align 1, !dbg !10639
  br label %bb111, !dbg !10639

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_ENABLE
  %_37 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17IBT_LEGACY_ENABLE17h3bd8198ca606a56bE"(ptr align 8 %self) #8, !dbg !10629
  br i1 %_37, label %bb36, label %bb45, !dbg !10629

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !10630, !range !1562, !noundef !19
  %_28 = trunc i8 %33 to i1, !dbg !10630
  %_27 = xor i1 %_28, true, !dbg !10631
  br i1 %_27, label %bb26, label %bb30, !dbg !10631

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !10632
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_79753b9dc8b617e3709620f1856e0c93, i64 10) #8, !dbg !10633
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_34) #8, !dbg !10633
  %35 = zext i1 %34 to i8, !dbg !10633
  store i8 %35, ptr %_33, align 1, !dbg !10633
  %36 = load i8, ptr %_33, align 1, !dbg !10633, !range !1562, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !10633
  %_36 = zext i1 %37 to i64, !dbg !10633
  %38 = icmp eq i64 %_36, 0, !dbg !10633
  br i1 %38, label %bb34, label %bb33, !dbg !10633

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10634
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_30) #8, !dbg !10634
  %40 = zext i1 %39 to i8, !dbg !10634
  store i8 %40, ptr %_29, align 1, !dbg !10634
  %41 = load i8, ptr %_29, align 1, !dbg !10634, !range !1562, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !10634
  %_32 = zext i1 %42 to i64, !dbg !10634
  %43 = icmp eq i64 %_32, 0, !dbg !10634
  br i1 %43, label %bb30, label %bb29, !dbg !10634

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10640
  %45 = zext i1 %44 to i8, !dbg !10640
  store i8 %45, ptr %0, align 1, !dbg !10640
  br label %bb111, !dbg !10640

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10641
  %47 = zext i1 %46 to i8, !dbg !10641
  store i8 %47, ptr %0, align 1, !dbg !10641
  br label %bb111, !dbg !10641

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_NO_TRACK_ENABLE
  %_48 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_NO_TRACK_ENABLE17he89b479fe848de4dE"(ptr align 8 %self) #8, !dbg !10629
  br i1 %_48, label %bb47, label %bb56, !dbg !10629

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !10630, !range !1562, !noundef !19
  %_39 = trunc i8 %48 to i1, !dbg !10630
  %_38 = xor i1 %_39, true, !dbg !10631
  br i1 %_38, label %bb37, label %bb41, !dbg !10631

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !10632
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_9936f540789596be08e844c2303cb4eb, i64 17) #8, !dbg !10633
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_45) #8, !dbg !10633
  %50 = zext i1 %49 to i8, !dbg !10633
  store i8 %50, ptr %_44, align 1, !dbg !10633
  %51 = load i8, ptr %_44, align 1, !dbg !10633, !range !1562, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !10633
  %_47 = zext i1 %52 to i64, !dbg !10633
  %53 = icmp eq i64 %_47, 0, !dbg !10633
  br i1 %53, label %bb45, label %bb44, !dbg !10633

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10634
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_41) #8, !dbg !10634
  %55 = zext i1 %54 to i8, !dbg !10634
  store i8 %55, ptr %_40, align 1, !dbg !10634
  %56 = load i8, ptr %_40, align 1, !dbg !10634, !range !1562, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !10634
  %_43 = zext i1 %57 to i64, !dbg !10634
  %58 = icmp eq i64 %_43, 0, !dbg !10634
  br i1 %58, label %bb41, label %bb40, !dbg !10634

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10642
  %60 = zext i1 %59 to i8, !dbg !10642
  store i8 %60, ptr %0, align 1, !dbg !10642
  br label %bb111, !dbg !10642

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10643
  %62 = zext i1 %61 to i8, !dbg !10643
  store i8 %62, ptr %0, align 1, !dbg !10643
  br label %bb111, !dbg !10643

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_SUPPRESS_ENABLE
  %_59 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26IBT_LEGACY_SUPPRESS_ENABLE17h0299e512ce9c5cefE"(ptr align 8 %self) #8, !dbg !10629
  br i1 %_59, label %bb58, label %bb67, !dbg !10629

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !10630, !range !1562, !noundef !19
  %_50 = trunc i8 %63 to i1, !dbg !10630
  %_49 = xor i1 %_50, true, !dbg !10631
  br i1 %_49, label %bb48, label %bb52, !dbg !10631

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !10632
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_f5206af8d2786a9a878ae388075bf233, i64 19) #8, !dbg !10633
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_56) #8, !dbg !10633
  %65 = zext i1 %64 to i8, !dbg !10633
  store i8 %65, ptr %_55, align 1, !dbg !10633
  %66 = load i8, ptr %_55, align 1, !dbg !10633, !range !1562, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !10633
  %_58 = zext i1 %67 to i64, !dbg !10633
  %68 = icmp eq i64 %_58, 0, !dbg !10633
  br i1 %68, label %bb56, label %bb55, !dbg !10633

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10634
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_52) #8, !dbg !10634
  %70 = zext i1 %69 to i8, !dbg !10634
  store i8 %70, ptr %_51, align 1, !dbg !10634
  %71 = load i8, ptr %_51, align 1, !dbg !10634, !range !1562, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !10634
  %_54 = zext i1 %72 to i64, !dbg !10634
  %73 = icmp eq i64 %_54, 0, !dbg !10634
  br i1 %73, label %bb52, label %bb51, !dbg !10634

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10644
  %75 = zext i1 %74 to i8, !dbg !10644
  store i8 %75, ptr %0, align 1, !dbg !10644
  br label %bb111, !dbg !10644

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10645
  %77 = zext i1 %76 to i8, !dbg !10645
  store i8 %77, ptr %0, align 1, !dbg !10645
  br label %bb111, !dbg !10645

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_SUPPRESS_ENABLE
  %_70 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_SUPPRESS_ENABLE17hdf75e76f47ea452bE"(ptr align 8 %self) #8, !dbg !10629
  br i1 %_70, label %bb69, label %bb78, !dbg !10629

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !10630, !range !1562, !noundef !19
  %_61 = trunc i8 %78 to i1, !dbg !10630
  %_60 = xor i1 %_61, true, !dbg !10631
  br i1 %_60, label %bb59, label %bb63, !dbg !10631

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !10632
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_7ef313dde9a96c8e9a29e6aa277d98ef, i64 26) #8, !dbg !10633
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_67) #8, !dbg !10633
  %80 = zext i1 %79 to i8, !dbg !10633
  store i8 %80, ptr %_66, align 1, !dbg !10633
  %81 = load i8, ptr %_66, align 1, !dbg !10633, !range !1562, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !10633
  %_69 = zext i1 %82 to i64, !dbg !10633
  %83 = icmp eq i64 %_69, 0, !dbg !10633
  br i1 %83, label %bb67, label %bb66, !dbg !10633

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10634
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_63) #8, !dbg !10634
  %85 = zext i1 %84 to i8, !dbg !10634
  store i8 %85, ptr %_62, align 1, !dbg !10634
  %86 = load i8, ptr %_62, align 1, !dbg !10634, !range !1562, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !10634
  %_65 = zext i1 %87 to i64, !dbg !10634
  %88 = icmp eq i64 %_65, 0, !dbg !10634
  br i1 %88, label %bb63, label %bb62, !dbg !10634

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10646
  %90 = zext i1 %89 to i8, !dbg !10646
  store i8 %90, ptr %0, align 1, !dbg !10646
  br label %bb111, !dbg !10646

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10647
  %92 = zext i1 %91 to i8, !dbg !10647
  store i8 %92, ptr %0, align 1, !dbg !10647
  br label %bb111, !dbg !10647

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_TRACKED
  %_81 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11IBT_TRACKED17hae828dfddcc90f7cE"(ptr align 8 %self) #8, !dbg !10629
  br i1 %_81, label %bb80, label %bb89, !dbg !10629

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !10630, !range !1562, !noundef !19
  %_72 = trunc i8 %93 to i1, !dbg !10630
  %_71 = xor i1 %_72, true, !dbg !10631
  br i1 %_71, label %bb70, label %bb74, !dbg !10631

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !10632
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a94025a2df7033977ee2af5c062317bf, i64 19) #8, !dbg !10633
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_78) #8, !dbg !10633
  %95 = zext i1 %94 to i8, !dbg !10633
  store i8 %95, ptr %_77, align 1, !dbg !10633
  %96 = load i8, ptr %_77, align 1, !dbg !10633, !range !1562, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !10633
  %_80 = zext i1 %97 to i64, !dbg !10633
  %98 = icmp eq i64 %_80, 0, !dbg !10633
  br i1 %98, label %bb78, label %bb77, !dbg !10633

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10634
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_74) #8, !dbg !10634
  %100 = zext i1 %99 to i8, !dbg !10634
  store i8 %100, ptr %_73, align 1, !dbg !10634
  %101 = load i8, ptr %_73, align 1, !dbg !10634, !range !1562, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !10634
  %_76 = zext i1 %102 to i64, !dbg !10634
  %103 = icmp eq i64 %_76, 0, !dbg !10634
  br i1 %103, label %bb74, label %bb73, !dbg !10634

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10648
  %105 = zext i1 %104 to i8, !dbg !10648
  store i8 %105, ptr %0, align 1, !dbg !10648
  br label %bb111, !dbg !10648

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10649
  %107 = zext i1 %106 to i8, !dbg !10649
  store i8 %107, ptr %0, align 1, !dbg !10649
  br label %bb111, !dbg !10649

bb89:                                             ; preds = %bb85, %bb78
  %_93 = load i64, ptr %self, align 8, !dbg !10650, !noundef !19
; call x86_64::registers::model_specific::CetFlags::all
  %108 = call i64 @_ZN6x86_649registers14model_specific8CetFlags3all17hcf590b5f76bbbcb0E() #8, !dbg !10651
  store i64 %108, ptr %_97, align 8, !dbg !10651
; call x86_64::registers::model_specific::CetFlags::bits
  %_95 = call i64 @_ZN6x86_649registers14model_specific8CetFlags4bits17h94dfb729db751ddeE(ptr align 8 %_97) #8, !dbg !10651
  %_94 = xor i64 %_95, -1, !dbg !10652
  %109 = and i64 %_93, %_94, !dbg !10650
  store i64 %109, ptr %extra_bits, align 8, !dbg !10650
  %110 = load i64, ptr %extra_bits, align 8, !dbg !10653, !noundef !19
  %111 = icmp eq i64 %110, 0, !dbg !10653
  br i1 %111, label %bb105, label %bb92, !dbg !10653

bb80:                                             ; preds = %bb78
  %112 = load i8, ptr %first, align 1, !dbg !10630, !range !1562, !noundef !19
  %_83 = trunc i8 %112 to i1, !dbg !10630
  %_82 = xor i1 %_83, true, !dbg !10631
  br i1 %_82, label %bb81, label %bb85, !dbg !10631

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !10632
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_f0eed43fadb3dcdfb9210f44f842ca35, i64 11) #8, !dbg !10633
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %113 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_89) #8, !dbg !10633
  %114 = zext i1 %113 to i8, !dbg !10633
  store i8 %114, ptr %_88, align 1, !dbg !10633
  %115 = load i8, ptr %_88, align 1, !dbg !10633, !range !1562, !noundef !19
  %116 = trunc i8 %115 to i1, !dbg !10633
  %_91 = zext i1 %116 to i64, !dbg !10633
  %117 = icmp eq i64 %_91, 0, !dbg !10633
  br i1 %117, label %bb89, label %bb88, !dbg !10633

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10634
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %118 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_85) #8, !dbg !10634
  %119 = zext i1 %118 to i8, !dbg !10634
  store i8 %119, ptr %_84, align 1, !dbg !10634
  %120 = load i8, ptr %_84, align 1, !dbg !10634, !range !1562, !noundef !19
  %121 = trunc i8 %120 to i1, !dbg !10634
  %_87 = zext i1 %121 to i64, !dbg !10634
  %122 = icmp eq i64 %_87, 0, !dbg !10634
  br i1 %122, label %bb85, label %bb84, !dbg !10634

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %123 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10654
  %124 = zext i1 %123 to i8, !dbg !10654
  store i8 %124, ptr %0, align 1, !dbg !10654
  br label %bb111, !dbg !10654

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %125 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10655
  %126 = zext i1 %125 to i8, !dbg !10655
  store i8 %126, ptr %0, align 1, !dbg !10655
  br label %bb111, !dbg !10655

bb105:                                            ; preds = %bb100, %bb89
  %127 = load i8, ptr %first, align 1, !dbg !10656, !range !1562, !noundef !19
  %_112 = trunc i8 %127 to i1, !dbg !10656
  br i1 %_112, label %bb106, label %bb110, !dbg !10656

bb92:                                             ; preds = %bb89
  %128 = load i8, ptr %first, align 1, !dbg !10657, !range !1562, !noundef !19
  %_99 = trunc i8 %128 to i1, !dbg !10657
  %_98 = xor i1 %_99, true, !dbg !10658
  br i1 %_98, label %bb93, label %bb97, !dbg !10658

bb97:                                             ; preds = %bb93, %bb92
  store i8 0, ptr %first, align 1, !dbg !10659
; call core::fmt::Formatter::write_str
  %_105 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !10660
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_105) #8, !dbg !10660
  %130 = zext i1 %129 to i8, !dbg !10660
  store i8 %130, ptr %_104, align 1, !dbg !10660
  %131 = load i8, ptr %_104, align 1, !dbg !10660, !range !1562, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !10660
  %_107 = zext i1 %132 to i64, !dbg !10660
  %133 = icmp eq i64 %_107, 0, !dbg !10660
  br i1 %133, label %bb100, label %bb101, !dbg !10660

bb93:                                             ; preds = %bb92
; call core::fmt::Formatter::write_str
  %_101 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10661
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %134 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_101) #8, !dbg !10661
  %135 = zext i1 %134 to i8, !dbg !10661
  store i8 %135, ptr %_100, align 1, !dbg !10661
  %136 = load i8, ptr %_100, align 1, !dbg !10661, !range !1562, !noundef !19
  %137 = trunc i8 %136 to i1, !dbg !10661
  %_103 = zext i1 %137 to i64, !dbg !10661
  %138 = icmp eq i64 %_103, 0, !dbg !10661
  br i1 %138, label %bb97, label %bb96, !dbg !10661

bb96:                                             ; preds = %bb93
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %139 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10662
  %140 = zext i1 %139 to i8, !dbg !10662
  store i8 %140, ptr %0, align 1, !dbg !10662
  br label %bb111, !dbg !10662

bb100:                                            ; preds = %bb97
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_109 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !10663
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %141 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_109) #8, !dbg !10663
  %142 = zext i1 %141 to i8, !dbg !10663
  store i8 %142, ptr %_108, align 1, !dbg !10663
  %143 = load i8, ptr %_108, align 1, !dbg !10663, !range !1562, !noundef !19
  %144 = trunc i8 %143 to i1, !dbg !10663
  %_111 = zext i1 %144 to i64, !dbg !10663
  %145 = icmp eq i64 %_111, 0, !dbg !10663
  br i1 %145, label %bb105, label %bb104, !dbg !10663

bb101:                                            ; preds = %bb97
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %146 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10664
  %147 = zext i1 %146 to i8, !dbg !10664
  store i8 %147, ptr %0, align 1, !dbg !10664
  br label %bb111, !dbg !10664

bb104:                                            ; preds = %bb100
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %148 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10665
  %149 = zext i1 %148 to i8, !dbg !10665
  store i8 %149, ptr %0, align 1, !dbg !10665
  br label %bb111, !dbg !10665

bb110:                                            ; preds = %bb106, %bb105
  store i8 0, ptr %0, align 1, !dbg !10666
  br label %bb111, !dbg !10636

bb106:                                            ; preds = %bb105
; call core::fmt::Formatter::write_str
  %_114 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !10667
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %150 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_114) #8, !dbg !10667
  %151 = zext i1 %150 to i8, !dbg !10667
  store i8 %151, ptr %_113, align 1, !dbg !10667
  %152 = load i8, ptr %_113, align 1, !dbg !10667, !range !1562, !noundef !19
  %153 = trunc i8 %152 to i1, !dbg !10667
  %_116 = zext i1 %153 to i64, !dbg !10667
  %154 = icmp eq i64 %_116, 0, !dbg !10667
  br i1 %154, label %bb110, label %bb109, !dbg !10667

bb109:                                            ; preds = %bb106
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %155 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10668
  %156 = zext i1 %155 to i8, !dbg !10668
  store i8 %156, ptr %0, align 1, !dbg !10668
  br label %bb111, !dbg !10668

bb6:                                              ; No predecessors!
  unreachable, !dbg !10634
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hb2fb68e3458b37e3E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10669 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10672, metadata !DIExpression()), !dbg !10674
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10673, metadata !DIExpression()), !dbg !10675
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h5f0c4b4d1421fd03E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10676
  ret i1 %0, !dbg !10677
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hb0ae4dcb191d0f0fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10678 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10681, metadata !DIExpression()), !dbg !10683
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10682, metadata !DIExpression()), !dbg !10684
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hf60dbb16d29a8181E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10685
  ret i1 %0, !dbg !10686
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h6a3a36ece63dfd09E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10687 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10690, metadata !DIExpression()), !dbg !10692
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10691, metadata !DIExpression()), !dbg !10693
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10694
  ret i1 %0, !dbg !10695
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h3f358ddf07c12ee6E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10696 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10699, metadata !DIExpression()), !dbg !10701
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10700, metadata !DIExpression()), !dbg !10702
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h4da77c41649bbbeaE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10703
  ret i1 %0, !dbg !10704
}

; x86_64::registers::model_specific::CetFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific8CetFlags3all17hcf590b5f76bbbcb0E() unnamed_addr #0 !dbg !10705 {
start:
  %0 = alloca i64, align 8
  store i64 3135, ptr %0, align 8, !dbg !10708
  %1 = load i64, ptr %0, align 8, !dbg !10709, !noundef !19
  ret i64 %1, !dbg !10709
}

; x86_64::registers::model_specific::CetFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific8CetFlags4bits17h94dfb729db751ddeE(ptr align 8 %self) unnamed_addr #0 !dbg !10710 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10714, metadata !DIExpression()), !dbg !10715
  %0 = load i64, ptr %self, align 8, !dbg !10716, !noundef !19
  ret i64 %0, !dbg !10717
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SS_ENABLE17ha8106b1c46e77bfdE"(ptr align 8 %self) unnamed_addr #0 !dbg !10718 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10724, metadata !DIExpression()), !dbg !10726
  br i1 false, label %bb2, label %bb1, !dbg !10726

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10726, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10726
  %1 = zext i1 %_5 to i8, !dbg !10726
  store i8 %1, ptr %_2, align 1, !dbg !10726
  br label %bb3, !dbg !10726

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10726
  br label %bb3, !dbg !10726

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10726, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10726
  br i1 %3, label %bb4, label %bb5, !dbg !10726

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10726, !noundef !19
  %_7 = and i64 %_8, 1, !dbg !10726
  %4 = icmp eq i64 %_7, 1, !dbg !10726
  %5 = zext i1 %4 to i8, !dbg !10726
  store i8 %5, ptr %0, align 1, !dbg !10726
  br label %bb6, !dbg !10726

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10726
  br label %bb6, !dbg !10726

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10727, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10727
  ret i1 %7, !dbg !10727
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_WRITE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15SS_WRITE_ENABLE17hc2fcfa6b62cc5b88E"(ptr align 8 %self) unnamed_addr #0 !dbg !10728 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10730, metadata !DIExpression()), !dbg !10732
  br i1 false, label %bb2, label %bb1, !dbg !10732

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10732, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10732
  %1 = zext i1 %_5 to i8, !dbg !10732
  store i8 %1, ptr %_2, align 1, !dbg !10732
  br label %bb3, !dbg !10732

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10732
  br label %bb3, !dbg !10732

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10732, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10732
  br i1 %3, label %bb4, label %bb5, !dbg !10732

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10732, !noundef !19
  %_7 = and i64 %_8, 2, !dbg !10732
  %4 = icmp eq i64 %_7, 2, !dbg !10732
  %5 = zext i1 %4 to i8, !dbg !10732
  store i8 %5, ptr %0, align 1, !dbg !10732
  br label %bb6, !dbg !10732

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10732
  br label %bb6, !dbg !10732

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10733, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10733
  ret i1 %7, !dbg !10733
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10IBT_ENABLE17ha7061cbed9c76f14E"(ptr align 8 %self) unnamed_addr #0 !dbg !10734 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10736, metadata !DIExpression()), !dbg !10738
  br i1 false, label %bb2, label %bb1, !dbg !10738

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10738, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10738
  %1 = zext i1 %_5 to i8, !dbg !10738
  store i8 %1, ptr %_2, align 1, !dbg !10738
  br label %bb3, !dbg !10738

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10738
  br label %bb3, !dbg !10738

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10738, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10738
  br i1 %3, label %bb4, label %bb5, !dbg !10738

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10738, !noundef !19
  %_7 = and i64 %_8, 4, !dbg !10738
  %4 = icmp eq i64 %_7, 4, !dbg !10738
  %5 = zext i1 %4 to i8, !dbg !10738
  store i8 %5, ptr %0, align 1, !dbg !10738
  br label %bb6, !dbg !10738

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10738
  br label %bb6, !dbg !10738

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10739, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10739
  ret i1 %7, !dbg !10739
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17IBT_LEGACY_ENABLE17h3bd8198ca606a56bE"(ptr align 8 %self) unnamed_addr #0 !dbg !10740 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10742, metadata !DIExpression()), !dbg !10744
  br i1 false, label %bb2, label %bb1, !dbg !10744

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10744, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10744
  %1 = zext i1 %_5 to i8, !dbg !10744
  store i8 %1, ptr %_2, align 1, !dbg !10744
  br label %bb3, !dbg !10744

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10744
  br label %bb3, !dbg !10744

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10744, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10744
  br i1 %3, label %bb4, label %bb5, !dbg !10744

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10744, !noundef !19
  %_7 = and i64 %_8, 8, !dbg !10744
  %4 = icmp eq i64 %_7, 8, !dbg !10744
  %5 = zext i1 %4 to i8, !dbg !10744
  store i8 %5, ptr %0, align 1, !dbg !10744
  br label %bb6, !dbg !10744

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10744
  br label %bb6, !dbg !10744

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10745, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10745
  ret i1 %7, !dbg !10745
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_NO_TRACK_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_NO_TRACK_ENABLE17he89b479fe848de4dE"(ptr align 8 %self) unnamed_addr #0 !dbg !10746 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10748, metadata !DIExpression()), !dbg !10750
  br i1 false, label %bb2, label %bb1, !dbg !10750

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10750, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10750
  %1 = zext i1 %_5 to i8, !dbg !10750
  store i8 %1, ptr %_2, align 1, !dbg !10750
  br label %bb3, !dbg !10750

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10750
  br label %bb3, !dbg !10750

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10750, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10750
  br i1 %3, label %bb4, label %bb5, !dbg !10750

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10750, !noundef !19
  %_7 = and i64 %_8, 16, !dbg !10750
  %4 = icmp eq i64 %_7, 16, !dbg !10750
  %5 = zext i1 %4 to i8, !dbg !10750
  store i8 %5, ptr %0, align 1, !dbg !10750
  br label %bb6, !dbg !10750

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10750
  br label %bb6, !dbg !10750

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10751, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10751
  ret i1 %7, !dbg !10751
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_SUPPRESS_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26IBT_LEGACY_SUPPRESS_ENABLE17h0299e512ce9c5cefE"(ptr align 8 %self) unnamed_addr #0 !dbg !10752 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10754, metadata !DIExpression()), !dbg !10756
  br i1 false, label %bb2, label %bb1, !dbg !10756

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10756, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10756
  %1 = zext i1 %_5 to i8, !dbg !10756
  store i8 %1, ptr %_2, align 1, !dbg !10756
  br label %bb3, !dbg !10756

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10756
  br label %bb3, !dbg !10756

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10756, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10756
  br i1 %3, label %bb4, label %bb5, !dbg !10756

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10756, !noundef !19
  %_7 = and i64 %_8, 32, !dbg !10756
  %4 = icmp eq i64 %_7, 32, !dbg !10756
  %5 = zext i1 %4 to i8, !dbg !10756
  store i8 %5, ptr %0, align 1, !dbg !10756
  br label %bb6, !dbg !10756

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10756
  br label %bb6, !dbg !10756

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10757, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10757
  ret i1 %7, !dbg !10757
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_SUPPRESS_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_SUPPRESS_ENABLE17hdf75e76f47ea452bE"(ptr align 8 %self) unnamed_addr #0 !dbg !10758 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10760, metadata !DIExpression()), !dbg !10762
  br i1 false, label %bb2, label %bb1, !dbg !10762

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10762, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10762
  %1 = zext i1 %_5 to i8, !dbg !10762
  store i8 %1, ptr %_2, align 1, !dbg !10762
  br label %bb3, !dbg !10762

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10762
  br label %bb3, !dbg !10762

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10762, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10762
  br i1 %3, label %bb4, label %bb5, !dbg !10762

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10762, !noundef !19
  %_7 = and i64 %_8, 1024, !dbg !10762
  %4 = icmp eq i64 %_7, 1024, !dbg !10762
  %5 = zext i1 %4 to i8, !dbg !10762
  store i8 %5, ptr %0, align 1, !dbg !10762
  br label %bb6, !dbg !10762

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10762
  br label %bb6, !dbg !10762

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10763, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10763
  ret i1 %7, !dbg !10763
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_TRACKED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11IBT_TRACKED17hae828dfddcc90f7cE"(ptr align 8 %self) unnamed_addr #0 !dbg !10764 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10766, metadata !DIExpression()), !dbg !10768
  br i1 false, label %bb2, label %bb1, !dbg !10768

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10768, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !10768
  %1 = zext i1 %_5 to i8, !dbg !10768
  store i8 %1, ptr %_2, align 1, !dbg !10768
  br label %bb3, !dbg !10768

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10768
  br label %bb3, !dbg !10768

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10768, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !10768
  br i1 %3, label %bb4, label %bb5, !dbg !10768

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10768, !noundef !19
  %_7 = and i64 %_8, 2048, !dbg !10768
  %4 = icmp eq i64 %_7, 2048, !dbg !10768
  %5 = zext i1 %4 to i8, !dbg !10768
  store i8 %5, ptr %0, align 1, !dbg !10768
  br label %bb6, !dbg !10768

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10768
  br label %bb6, !dbg !10768

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10769, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !10769
  ret i1 %7, !dbg !10769
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c1951db2bf995c6E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10770 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_212 = alloca i8, align 1
  %_207 = alloca i8, align 1
  %_203 = alloca i8, align 1
  %_199 = alloca i8, align 1
  %_196 = alloca i32, align 4
  %extra_bits = alloca i32, align 4
  %_187 = alloca i8, align 1
  %_183 = alloca i8, align 1
  %_176 = alloca i8, align 1
  %_172 = alloca i8, align 1
  %_165 = alloca i8, align 1
  %_161 = alloca i8, align 1
  %_154 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_139 = alloca i8, align 1
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !10784, metadata !DIExpression()), !dbg !10938
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !10786, metadata !DIExpression()), !dbg !10939
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !10788, metadata !DIExpression()), !dbg !10940
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !10790, metadata !DIExpression()), !dbg !10941
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !10792, metadata !DIExpression()), !dbg !10942
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !10794, metadata !DIExpression()), !dbg !10943
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !10796, metadata !DIExpression()), !dbg !10944
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !10798, metadata !DIExpression()), !dbg !10945
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !10800, metadata !DIExpression()), !dbg !10946
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !10802, metadata !DIExpression()), !dbg !10947
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !10804, metadata !DIExpression()), !dbg !10948
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !10806, metadata !DIExpression()), !dbg !10949
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !10808, metadata !DIExpression()), !dbg !10950
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !10810, metadata !DIExpression()), !dbg !10951
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !10812, metadata !DIExpression()), !dbg !10952
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !10814, metadata !DIExpression()), !dbg !10953
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !10816, metadata !DIExpression()), !dbg !10954
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !10818, metadata !DIExpression()), !dbg !10955
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !10820, metadata !DIExpression()), !dbg !10956
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !10822, metadata !DIExpression()), !dbg !10957
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !10824, metadata !DIExpression()), !dbg !10958
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !10826, metadata !DIExpression()), !dbg !10959
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !10828, metadata !DIExpression()), !dbg !10960
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !10830, metadata !DIExpression()), !dbg !10961
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !10832, metadata !DIExpression()), !dbg !10962
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !10834, metadata !DIExpression()), !dbg !10963
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !10836, metadata !DIExpression()), !dbg !10964
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !10838, metadata !DIExpression()), !dbg !10965
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !10840, metadata !DIExpression()), !dbg !10966
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !10842, metadata !DIExpression()), !dbg !10967
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !10844, metadata !DIExpression()), !dbg !10968
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !10846, metadata !DIExpression()), !dbg !10969
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !10848, metadata !DIExpression()), !dbg !10970
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !10850, metadata !DIExpression()), !dbg !10971
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !10852, metadata !DIExpression()), !dbg !10972
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !10854, metadata !DIExpression()), !dbg !10973
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !10856, metadata !DIExpression()), !dbg !10974
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !10858, metadata !DIExpression()), !dbg !10975
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !10860, metadata !DIExpression()), !dbg !10976
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !10862, metadata !DIExpression()), !dbg !10977
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !10864, metadata !DIExpression()), !dbg !10978
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !10866, metadata !DIExpression()), !dbg !10979
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !10868, metadata !DIExpression()), !dbg !10980
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !10870, metadata !DIExpression()), !dbg !10981
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !10872, metadata !DIExpression()), !dbg !10982
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !10874, metadata !DIExpression()), !dbg !10983
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !10876, metadata !DIExpression()), !dbg !10984
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !10878, metadata !DIExpression()), !dbg !10985
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !10880, metadata !DIExpression()), !dbg !10986
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !10882, metadata !DIExpression()), !dbg !10987
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !10884, metadata !DIExpression()), !dbg !10988
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !10886, metadata !DIExpression()), !dbg !10989
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !10888, metadata !DIExpression()), !dbg !10990
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !10890, metadata !DIExpression()), !dbg !10991
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !10892, metadata !DIExpression()), !dbg !10992
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !10894, metadata !DIExpression()), !dbg !10993
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !10896, metadata !DIExpression()), !dbg !10994
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !10898, metadata !DIExpression()), !dbg !10995
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !10900, metadata !DIExpression()), !dbg !10996
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !10902, metadata !DIExpression()), !dbg !10997
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !10904, metadata !DIExpression()), !dbg !10998
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !10906, metadata !DIExpression()), !dbg !10999
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !10908, metadata !DIExpression()), !dbg !11000
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !10910, metadata !DIExpression()), !dbg !11001
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !10912, metadata !DIExpression()), !dbg !11002
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !10914, metadata !DIExpression()), !dbg !11003
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !10916, metadata !DIExpression()), !dbg !11004
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !10918, metadata !DIExpression()), !dbg !11005
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !10922, metadata !DIExpression()), !dbg !11006
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !10924, metadata !DIExpression()), !dbg !11007
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !10926, metadata !DIExpression()), !dbg !11008
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !10928, metadata !DIExpression()), !dbg !11009
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !10930, metadata !DIExpression()), !dbg !11010
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !10932, metadata !DIExpression()), !dbg !11011
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !10934, metadata !DIExpression()), !dbg !11012
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !10936, metadata !DIExpression()), !dbg !11013
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !11013
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10780, metadata !DIExpression()), !dbg !11014
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !11013
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10781, metadata !DIExpression()), !dbg !11015
  call void @llvm.dbg.declare(metadata ptr %first, metadata !10782, metadata !DIExpression()), !dbg !11016
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !10920, metadata !DIExpression()), !dbg !11017
  store i8 1, ptr %first, align 1, !dbg !11018
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION
  %_4 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INVALID_OPERATION17hd6d9d08a37298335E"(ptr align 4 %self) #8, !dbg !11019
  br i1 %_4, label %bb2, label %bb12, !dbg !11019

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL
  %_15 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8DENORMAL17h065d9fc3b4ab566bE"(ptr align 4 %self) #8, !dbg !11019
  br i1 %_15, label %bb14, label %bb23, !dbg !11019

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !11020, !range !1562, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !11020
  %_5 = xor i1 %_6, true, !dbg !11021
  br i1 %_5, label %bb3, label %bb8, !dbg !11021

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !11022
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_350dbcb10d3dac789bff2c27a189e81f, i64 17) #8, !dbg !11023
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_12) #8, !dbg !11023
  %3 = zext i1 %2 to i8, !dbg !11023
  store i8 %3, ptr %_11, align 1, !dbg !11023
  %4 = load i8, ptr %_11, align 1, !dbg !11023, !range !1562, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !11023
  %_14 = zext i1 %5 to i64, !dbg !11023
  %6 = icmp eq i64 %_14, 0, !dbg !11023
  br i1 %6, label %bb12, label %bb11, !dbg !11023

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_8) #8, !dbg !11024
  %8 = zext i1 %7 to i8, !dbg !11024
  store i8 %8, ptr %_7, align 1, !dbg !11024
  %9 = load i8, ptr %_7, align 1, !dbg !11024, !range !1562, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !11024
  %_10 = zext i1 %10 to i64, !dbg !11024
  %11 = icmp eq i64 %_10, 0, !dbg !11024
  br i1 %11, label %bb8, label %bb7, !dbg !11024

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11025
  %13 = zext i1 %12 to i8, !dbg !11025
  store i8 %13, ptr %0, align 1, !dbg !11025
  br label %bb210, !dbg !11025

bb210:                                            ; preds = %bb209, %bb208, %bb203, %bb200, %bb195, %bb187, %bb183, %bb176, %bb172, %bb165, %bb161, %bb154, %bb150, %bb143, %bb139, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !11026, !range !1562, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !11026
  ret i1 %15, !dbg !11026

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11027
  %17 = zext i1 %16 to i8, !dbg !11027
  store i8 %17, ptr %0, align 1, !dbg !11027
  br label %bb210, !dbg !11027

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO
  %_26 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIVIDE_BY_ZERO17h1af58a179486ffefE"(ptr align 4 %self) #8, !dbg !11019
  br i1 %_26, label %bb25, label %bb34, !dbg !11019

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !11020, !range !1562, !noundef !19
  %_17 = trunc i8 %18 to i1, !dbg !11020
  %_16 = xor i1 %_17, true, !dbg !11021
  br i1 %_16, label %bb15, label %bb19, !dbg !11021

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !11022
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_7ec7b854ddb106bca3d2e3aadc6beb75, i64 8) #8, !dbg !11023
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_23) #8, !dbg !11023
  %20 = zext i1 %19 to i8, !dbg !11023
  store i8 %20, ptr %_22, align 1, !dbg !11023
  %21 = load i8, ptr %_22, align 1, !dbg !11023, !range !1562, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !11023
  %_25 = zext i1 %22 to i64, !dbg !11023
  %23 = icmp eq i64 %_25, 0, !dbg !11023
  br i1 %23, label %bb23, label %bb22, !dbg !11023

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_19) #8, !dbg !11024
  %25 = zext i1 %24 to i8, !dbg !11024
  store i8 %25, ptr %_18, align 1, !dbg !11024
  %26 = load i8, ptr %_18, align 1, !dbg !11024, !range !1562, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !11024
  %_21 = zext i1 %27 to i64, !dbg !11024
  %28 = icmp eq i64 %_21, 0, !dbg !11024
  br i1 %28, label %bb19, label %bb18, !dbg !11024

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11028
  %30 = zext i1 %29 to i8, !dbg !11028
  store i8 %30, ptr %0, align 1, !dbg !11028
  br label %bb210, !dbg !11028

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11029
  %32 = zext i1 %31 to i8, !dbg !11029
  store i8 %32, ptr %0, align 1, !dbg !11029
  br label %bb210, !dbg !11029

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW
  %_37 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8OVERFLOW17h82db2cc6faca880bE"(ptr align 4 %self) #8, !dbg !11019
  br i1 %_37, label %bb36, label %bb45, !dbg !11019

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !11020, !range !1562, !noundef !19
  %_28 = trunc i8 %33 to i1, !dbg !11020
  %_27 = xor i1 %_28, true, !dbg !11021
  br i1 %_27, label %bb26, label %bb30, !dbg !11021

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !11022
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_0698b50985094ab5232d42d450db30cb, i64 14) #8, !dbg !11023
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_34) #8, !dbg !11023
  %35 = zext i1 %34 to i8, !dbg !11023
  store i8 %35, ptr %_33, align 1, !dbg !11023
  %36 = load i8, ptr %_33, align 1, !dbg !11023, !range !1562, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !11023
  %_36 = zext i1 %37 to i64, !dbg !11023
  %38 = icmp eq i64 %_36, 0, !dbg !11023
  br i1 %38, label %bb34, label %bb33, !dbg !11023

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_30) #8, !dbg !11024
  %40 = zext i1 %39 to i8, !dbg !11024
  store i8 %40, ptr %_29, align 1, !dbg !11024
  %41 = load i8, ptr %_29, align 1, !dbg !11024, !range !1562, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !11024
  %_32 = zext i1 %42 to i64, !dbg !11024
  %43 = icmp eq i64 %_32, 0, !dbg !11024
  br i1 %43, label %bb30, label %bb29, !dbg !11024

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11030
  %45 = zext i1 %44 to i8, !dbg !11030
  store i8 %45, ptr %0, align 1, !dbg !11030
  br label %bb210, !dbg !11030

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11031
  %47 = zext i1 %46 to i8, !dbg !11031
  store i8 %47, ptr %0, align 1, !dbg !11031
  br label %bb210, !dbg !11031

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW
  %_48 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9UNDERFLOW17hb6980d9dae1240fcE"(ptr align 4 %self) #8, !dbg !11019
  br i1 %_48, label %bb47, label %bb56, !dbg !11019

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !11020, !range !1562, !noundef !19
  %_39 = trunc i8 %48 to i1, !dbg !11020
  %_38 = xor i1 %_39, true, !dbg !11021
  br i1 %_38, label %bb37, label %bb41, !dbg !11021

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !11022
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_3b8b4793b1ea451345d29976e468891f, i64 8) #8, !dbg !11023
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_45) #8, !dbg !11023
  %50 = zext i1 %49 to i8, !dbg !11023
  store i8 %50, ptr %_44, align 1, !dbg !11023
  %51 = load i8, ptr %_44, align 1, !dbg !11023, !range !1562, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !11023
  %_47 = zext i1 %52 to i64, !dbg !11023
  %53 = icmp eq i64 %_47, 0, !dbg !11023
  br i1 %53, label %bb45, label %bb44, !dbg !11023

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_41) #8, !dbg !11024
  %55 = zext i1 %54 to i8, !dbg !11024
  store i8 %55, ptr %_40, align 1, !dbg !11024
  %56 = load i8, ptr %_40, align 1, !dbg !11024, !range !1562, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !11024
  %_43 = zext i1 %57 to i64, !dbg !11024
  %58 = icmp eq i64 %_43, 0, !dbg !11024
  br i1 %58, label %bb41, label %bb40, !dbg !11024

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11032
  %60 = zext i1 %59 to i8, !dbg !11032
  store i8 %60, ptr %0, align 1, !dbg !11032
  br label %bb210, !dbg !11032

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11033
  %62 = zext i1 %61 to i8, !dbg !11033
  store i8 %62, ptr %0, align 1, !dbg !11033
  br label %bb210, !dbg !11033

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION
  %_59 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9PRECISION17he949839f61c9b7bdE"(ptr align 4 %self) #8, !dbg !11019
  br i1 %_59, label %bb58, label %bb67, !dbg !11019

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !11020, !range !1562, !noundef !19
  %_50 = trunc i8 %63 to i1, !dbg !11020
  %_49 = xor i1 %_50, true, !dbg !11021
  br i1 %_49, label %bb48, label %bb52, !dbg !11021

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !11022
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_7ea326424015707213a4540a6b01ccbc, i64 9) #8, !dbg !11023
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_56) #8, !dbg !11023
  %65 = zext i1 %64 to i8, !dbg !11023
  store i8 %65, ptr %_55, align 1, !dbg !11023
  %66 = load i8, ptr %_55, align 1, !dbg !11023, !range !1562, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !11023
  %_58 = zext i1 %67 to i64, !dbg !11023
  %68 = icmp eq i64 %_58, 0, !dbg !11023
  br i1 %68, label %bb56, label %bb55, !dbg !11023

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_52) #8, !dbg !11024
  %70 = zext i1 %69 to i8, !dbg !11024
  store i8 %70, ptr %_51, align 1, !dbg !11024
  %71 = load i8, ptr %_51, align 1, !dbg !11024, !range !1562, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !11024
  %_54 = zext i1 %72 to i64, !dbg !11024
  %73 = icmp eq i64 %_54, 0, !dbg !11024
  br i1 %73, label %bb52, label %bb51, !dbg !11024

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11034
  %75 = zext i1 %74 to i8, !dbg !11034
  store i8 %75, ptr %0, align 1, !dbg !11034
  br label %bb210, !dbg !11034

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11035
  %77 = zext i1 %76 to i8, !dbg !11035
  store i8 %77, ptr %0, align 1, !dbg !11035
  br label %bb210, !dbg !11035

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMALS_ARE_ZEROS
  %_70 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DENORMALS_ARE_ZEROS17hdf2729ecb9b27663E"(ptr align 4 %self) #8, !dbg !11019
  br i1 %_70, label %bb69, label %bb78, !dbg !11019

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !11020, !range !1562, !noundef !19
  %_61 = trunc i8 %78 to i1, !dbg !11020
  %_60 = xor i1 %_61, true, !dbg !11021
  br i1 %_60, label %bb59, label %bb63, !dbg !11021

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !11022
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_65c8d9334162f88c29e9094988ececd2, i64 9) #8, !dbg !11023
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_67) #8, !dbg !11023
  %80 = zext i1 %79 to i8, !dbg !11023
  store i8 %80, ptr %_66, align 1, !dbg !11023
  %81 = load i8, ptr %_66, align 1, !dbg !11023, !range !1562, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !11023
  %_69 = zext i1 %82 to i64, !dbg !11023
  %83 = icmp eq i64 %_69, 0, !dbg !11023
  br i1 %83, label %bb67, label %bb66, !dbg !11023

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_63) #8, !dbg !11024
  %85 = zext i1 %84 to i8, !dbg !11024
  store i8 %85, ptr %_62, align 1, !dbg !11024
  %86 = load i8, ptr %_62, align 1, !dbg !11024, !range !1562, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !11024
  %_65 = zext i1 %87 to i64, !dbg !11024
  %88 = icmp eq i64 %_65, 0, !dbg !11024
  br i1 %88, label %bb63, label %bb62, !dbg !11024

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11036
  %90 = zext i1 %89 to i8, !dbg !11036
  store i8 %90, ptr %0, align 1, !dbg !11036
  br label %bb210, !dbg !11036

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11037
  %92 = zext i1 %91 to i8, !dbg !11037
  store i8 %92, ptr %0, align 1, !dbg !11037
  br label %bb210, !dbg !11037

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION_MASK
  %_81 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22INVALID_OPERATION_MASK17h25e06327c9eea8bdE"(ptr align 4 %self) #8, !dbg !11019
  br i1 %_81, label %bb80, label %bb89, !dbg !11019

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !11020, !range !1562, !noundef !19
  %_72 = trunc i8 %93 to i1, !dbg !11020
  %_71 = xor i1 %_72, true, !dbg !11021
  br i1 %_71, label %bb70, label %bb74, !dbg !11021

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !11022
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_f71adfd8f709c3a17b5ee7464b0e65a7, i64 19) #8, !dbg !11023
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_78) #8, !dbg !11023
  %95 = zext i1 %94 to i8, !dbg !11023
  store i8 %95, ptr %_77, align 1, !dbg !11023
  %96 = load i8, ptr %_77, align 1, !dbg !11023, !range !1562, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !11023
  %_80 = zext i1 %97 to i64, !dbg !11023
  %98 = icmp eq i64 %_80, 0, !dbg !11023
  br i1 %98, label %bb78, label %bb77, !dbg !11023

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_74) #8, !dbg !11024
  %100 = zext i1 %99 to i8, !dbg !11024
  store i8 %100, ptr %_73, align 1, !dbg !11024
  %101 = load i8, ptr %_73, align 1, !dbg !11024, !range !1562, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !11024
  %_76 = zext i1 %102 to i64, !dbg !11024
  %103 = icmp eq i64 %_76, 0, !dbg !11024
  br i1 %103, label %bb74, label %bb73, !dbg !11024

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11038
  %105 = zext i1 %104 to i8, !dbg !11038
  store i8 %105, ptr %0, align 1, !dbg !11038
  br label %bb210, !dbg !11038

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11039
  %107 = zext i1 %106 to i8, !dbg !11039
  store i8 %107, ptr %0, align 1, !dbg !11039
  br label %bb210, !dbg !11039

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL_MASK
  %_92 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13DENORMAL_MASK17ha457d0bf1cd9bbddE"(ptr align 4 %self) #8, !dbg !11019
  br i1 %_92, label %bb91, label %bb100, !dbg !11019

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !11020, !range !1562, !noundef !19
  %_83 = trunc i8 %108 to i1, !dbg !11020
  %_82 = xor i1 %_83, true, !dbg !11021
  br i1 %_82, label %bb81, label %bb85, !dbg !11021

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !11022
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_9bd11bca8ae23cc51d3a6341c95b96fc, i64 22) #8, !dbg !11023
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_89) #8, !dbg !11023
  %110 = zext i1 %109 to i8, !dbg !11023
  store i8 %110, ptr %_88, align 1, !dbg !11023
  %111 = load i8, ptr %_88, align 1, !dbg !11023, !range !1562, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !11023
  %_91 = zext i1 %112 to i64, !dbg !11023
  %113 = icmp eq i64 %_91, 0, !dbg !11023
  br i1 %113, label %bb89, label %bb88, !dbg !11023

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_85) #8, !dbg !11024
  %115 = zext i1 %114 to i8, !dbg !11024
  store i8 %115, ptr %_84, align 1, !dbg !11024
  %116 = load i8, ptr %_84, align 1, !dbg !11024, !range !1562, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !11024
  %_87 = zext i1 %117 to i64, !dbg !11024
  %118 = icmp eq i64 %_87, 0, !dbg !11024
  br i1 %118, label %bb85, label %bb84, !dbg !11024

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11040
  %120 = zext i1 %119 to i8, !dbg !11040
  store i8 %120, ptr %0, align 1, !dbg !11040
  br label %bb210, !dbg !11040

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11041
  %122 = zext i1 %121 to i8, !dbg !11041
  store i8 %122, ptr %0, align 1, !dbg !11041
  br label %bb210, !dbg !11041

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO_MASK
  %_103 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DIVIDE_BY_ZERO_MASK17h2112fdbbf1655792E"(ptr align 4 %self) #8, !dbg !11019
  br i1 %_103, label %bb102, label %bb111, !dbg !11019

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !11020, !range !1562, !noundef !19
  %_94 = trunc i8 %123 to i1, !dbg !11020
  %_93 = xor i1 %_94, true, !dbg !11021
  br i1 %_93, label %bb92, label %bb96, !dbg !11021

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !11022
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_14a79a8e897526cc9db098787ad82623, i64 13) #8, !dbg !11023
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_100) #8, !dbg !11023
  %125 = zext i1 %124 to i8, !dbg !11023
  store i8 %125, ptr %_99, align 1, !dbg !11023
  %126 = load i8, ptr %_99, align 1, !dbg !11023, !range !1562, !noundef !19
  %127 = trunc i8 %126 to i1, !dbg !11023
  %_102 = zext i1 %127 to i64, !dbg !11023
  %128 = icmp eq i64 %_102, 0, !dbg !11023
  br i1 %128, label %bb100, label %bb99, !dbg !11023

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_96) #8, !dbg !11024
  %130 = zext i1 %129 to i8, !dbg !11024
  store i8 %130, ptr %_95, align 1, !dbg !11024
  %131 = load i8, ptr %_95, align 1, !dbg !11024, !range !1562, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !11024
  %_98 = zext i1 %132 to i64, !dbg !11024
  %133 = icmp eq i64 %_98, 0, !dbg !11024
  br i1 %133, label %bb96, label %bb95, !dbg !11024

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11042
  %135 = zext i1 %134 to i8, !dbg !11042
  store i8 %135, ptr %0, align 1, !dbg !11042
  br label %bb210, !dbg !11042

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11043
  %137 = zext i1 %136 to i8, !dbg !11043
  store i8 %137, ptr %0, align 1, !dbg !11043
  br label %bb210, !dbg !11043

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_MASK
  %_114 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_MASK17h77beddf6313571bfE"(ptr align 4 %self) #8, !dbg !11019
  br i1 %_114, label %bb113, label %bb122, !dbg !11019

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !11020, !range !1562, !noundef !19
  %_105 = trunc i8 %138 to i1, !dbg !11020
  %_104 = xor i1 %_105, true, !dbg !11021
  br i1 %_104, label %bb103, label %bb107, !dbg !11021

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !11022
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_e7459e65b76b299ed2a1432c4b4f7567, i64 19) #8, !dbg !11023
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_111) #8, !dbg !11023
  %140 = zext i1 %139 to i8, !dbg !11023
  store i8 %140, ptr %_110, align 1, !dbg !11023
  %141 = load i8, ptr %_110, align 1, !dbg !11023, !range !1562, !noundef !19
  %142 = trunc i8 %141 to i1, !dbg !11023
  %_113 = zext i1 %142 to i64, !dbg !11023
  %143 = icmp eq i64 %_113, 0, !dbg !11023
  br i1 %143, label %bb111, label %bb110, !dbg !11023

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_107) #8, !dbg !11024
  %145 = zext i1 %144 to i8, !dbg !11024
  store i8 %145, ptr %_106, align 1, !dbg !11024
  %146 = load i8, ptr %_106, align 1, !dbg !11024, !range !1562, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !11024
  %_109 = zext i1 %147 to i64, !dbg !11024
  %148 = icmp eq i64 %_109, 0, !dbg !11024
  br i1 %148, label %bb107, label %bb106, !dbg !11024

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11044
  %150 = zext i1 %149 to i8, !dbg !11044
  store i8 %150, ptr %0, align 1, !dbg !11044
  br label %bb210, !dbg !11044

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11045
  %152 = zext i1 %151 to i8, !dbg !11045
  store i8 %152, ptr %0, align 1, !dbg !11045
  br label %bb210, !dbg !11045

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW_MASK
  %_125 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14UNDERFLOW_MASK17he6eb768bd958df4eE"(ptr align 4 %self) #8, !dbg !11019
  br i1 %_125, label %bb124, label %bb133, !dbg !11019

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !11020, !range !1562, !noundef !19
  %_116 = trunc i8 %153 to i1, !dbg !11020
  %_115 = xor i1 %_116, true, !dbg !11021
  br i1 %_115, label %bb114, label %bb118, !dbg !11021

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !11022
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_23a7a9fd7a65d467bfbc7e54bb2efc1c, i64 13) #8, !dbg !11023
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_122) #8, !dbg !11023
  %155 = zext i1 %154 to i8, !dbg !11023
  store i8 %155, ptr %_121, align 1, !dbg !11023
  %156 = load i8, ptr %_121, align 1, !dbg !11023, !range !1562, !noundef !19
  %157 = trunc i8 %156 to i1, !dbg !11023
  %_124 = zext i1 %157 to i64, !dbg !11023
  %158 = icmp eq i64 %_124, 0, !dbg !11023
  br i1 %158, label %bb122, label %bb121, !dbg !11023

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_118) #8, !dbg !11024
  %160 = zext i1 %159 to i8, !dbg !11024
  store i8 %160, ptr %_117, align 1, !dbg !11024
  %161 = load i8, ptr %_117, align 1, !dbg !11024, !range !1562, !noundef !19
  %162 = trunc i8 %161 to i1, !dbg !11024
  %_120 = zext i1 %162 to i64, !dbg !11024
  %163 = icmp eq i64 %_120, 0, !dbg !11024
  br i1 %163, label %bb118, label %bb117, !dbg !11024

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11046
  %165 = zext i1 %164 to i8, !dbg !11046
  store i8 %165, ptr %0, align 1, !dbg !11046
  br label %bb210, !dbg !11046

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11047
  %167 = zext i1 %166 to i8, !dbg !11047
  store i8 %167, ptr %0, align 1, !dbg !11047
  br label %bb210, !dbg !11047

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION_MASK
  %_136 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PRECISION_MASK17h5d5b9c13b4da5f6cE"(ptr align 4 %self) #8, !dbg !11019
  br i1 %_136, label %bb135, label %bb144, !dbg !11019

bb124:                                            ; preds = %bb122
  %168 = load i8, ptr %first, align 1, !dbg !11020, !range !1562, !noundef !19
  %_127 = trunc i8 %168 to i1, !dbg !11020
  %_126 = xor i1 %_127, true, !dbg !11021
  br i1 %_126, label %bb125, label %bb129, !dbg !11021

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !11022
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_826c9a205ee91afd7a96fabeb2473cae, i64 14) #8, !dbg !11023
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_133) #8, !dbg !11023
  %170 = zext i1 %169 to i8, !dbg !11023
  store i8 %170, ptr %_132, align 1, !dbg !11023
  %171 = load i8, ptr %_132, align 1, !dbg !11023, !range !1562, !noundef !19
  %172 = trunc i8 %171 to i1, !dbg !11023
  %_135 = zext i1 %172 to i64, !dbg !11023
  %173 = icmp eq i64 %_135, 0, !dbg !11023
  br i1 %173, label %bb133, label %bb132, !dbg !11023

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_129) #8, !dbg !11024
  %175 = zext i1 %174 to i8, !dbg !11024
  store i8 %175, ptr %_128, align 1, !dbg !11024
  %176 = load i8, ptr %_128, align 1, !dbg !11024, !range !1562, !noundef !19
  %177 = trunc i8 %176 to i1, !dbg !11024
  %_131 = zext i1 %177 to i64, !dbg !11024
  %178 = icmp eq i64 %_131, 0, !dbg !11024
  br i1 %178, label %bb129, label %bb128, !dbg !11024

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11048
  %180 = zext i1 %179 to i8, !dbg !11048
  store i8 %180, ptr %0, align 1, !dbg !11048
  br label %bb210, !dbg !11048

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11049
  %182 = zext i1 %181 to i8, !dbg !11049
  store i8 %182, ptr %0, align 1, !dbg !11049
  br label %bb210, !dbg !11049

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_NEGATIVE
  %_147 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_NEGATIVE17he5b85d39ca7e1ecaE"(ptr align 4 %self) #8, !dbg !11019
  br i1 %_147, label %bb146, label %bb155, !dbg !11019

bb135:                                            ; preds = %bb133
  %183 = load i8, ptr %first, align 1, !dbg !11020, !range !1562, !noundef !19
  %_138 = trunc i8 %183 to i1, !dbg !11020
  %_137 = xor i1 %_138, true, !dbg !11021
  br i1 %_137, label %bb136, label %bb140, !dbg !11021

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !11022
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_39fe69eff977a9c06b2c3eead5f36a7c, i64 14) #8, !dbg !11023
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_144) #8, !dbg !11023
  %185 = zext i1 %184 to i8, !dbg !11023
  store i8 %185, ptr %_143, align 1, !dbg !11023
  %186 = load i8, ptr %_143, align 1, !dbg !11023, !range !1562, !noundef !19
  %187 = trunc i8 %186 to i1, !dbg !11023
  %_146 = zext i1 %187 to i64, !dbg !11023
  %188 = icmp eq i64 %_146, 0, !dbg !11023
  br i1 %188, label %bb144, label %bb143, !dbg !11023

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_140 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_140) #8, !dbg !11024
  %190 = zext i1 %189 to i8, !dbg !11024
  store i8 %190, ptr %_139, align 1, !dbg !11024
  %191 = load i8, ptr %_139, align 1, !dbg !11024, !range !1562, !noundef !19
  %192 = trunc i8 %191 to i1, !dbg !11024
  %_142 = zext i1 %192 to i64, !dbg !11024
  %193 = icmp eq i64 %_142, 0, !dbg !11024
  br i1 %193, label %bb140, label %bb139, !dbg !11024

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11050
  %195 = zext i1 %194 to i8, !dbg !11050
  store i8 %195, ptr %0, align 1, !dbg !11050
  br label %bb210, !dbg !11050

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11051
  %197 = zext i1 %196 to i8, !dbg !11051
  store i8 %197, ptr %0, align 1, !dbg !11051
  br label %bb210, !dbg !11051

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_POSITIVE
  %_158 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_POSITIVE17he1ba0ecd7379b7e2E"(ptr align 4 %self) #8, !dbg !11019
  br i1 %_158, label %bb157, label %bb166, !dbg !11019

bb146:                                            ; preds = %bb144
  %198 = load i8, ptr %first, align 1, !dbg !11020, !range !1562, !noundef !19
  %_149 = trunc i8 %198 to i1, !dbg !11020
  %_148 = xor i1 %_149, true, !dbg !11021
  br i1 %_148, label %bb147, label %bb151, !dbg !11021

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !11022
; call core::fmt::Formatter::write_str
  %_155 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_6f1c269e29791eb3e3eba5768c9e1567, i64 25) #8, !dbg !11023
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_155) #8, !dbg !11023
  %200 = zext i1 %199 to i8, !dbg !11023
  store i8 %200, ptr %_154, align 1, !dbg !11023
  %201 = load i8, ptr %_154, align 1, !dbg !11023, !range !1562, !noundef !19
  %202 = trunc i8 %201 to i1, !dbg !11023
  %_157 = zext i1 %202 to i64, !dbg !11023
  %203 = icmp eq i64 %_157, 0, !dbg !11023
  br i1 %203, label %bb155, label %bb154, !dbg !11023

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_151) #8, !dbg !11024
  %205 = zext i1 %204 to i8, !dbg !11024
  store i8 %205, ptr %_150, align 1, !dbg !11024
  %206 = load i8, ptr %_150, align 1, !dbg !11024, !range !1562, !noundef !19
  %207 = trunc i8 %206 to i1, !dbg !11024
  %_153 = zext i1 %207 to i64, !dbg !11024
  %208 = icmp eq i64 %_153, 0, !dbg !11024
  br i1 %208, label %bb151, label %bb150, !dbg !11024

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11052
  %210 = zext i1 %209 to i8, !dbg !11052
  store i8 %210, ptr %0, align 1, !dbg !11052
  br label %bb210, !dbg !11052

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11053
  %212 = zext i1 %211 to i8, !dbg !11053
  store i8 %212, ptr %0, align 1, !dbg !11053
  br label %bb210, !dbg !11053

bb166:                                            ; preds = %bb162, %bb155
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_ZERO
  %_169 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21ROUNDING_CONTROL_ZERO17h052c59ca37c8ff53E"(ptr align 4 %self) #8, !dbg !11019
  br i1 %_169, label %bb168, label %bb177, !dbg !11019

bb157:                                            ; preds = %bb155
  %213 = load i8, ptr %first, align 1, !dbg !11020, !range !1562, !noundef !19
  %_160 = trunc i8 %213 to i1, !dbg !11020
  %_159 = xor i1 %_160, true, !dbg !11021
  br i1 %_159, label %bb158, label %bb162, !dbg !11021

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !11022
; call core::fmt::Formatter::write_str
  %_166 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_7bc910930806376fb8f9536a186e7134, i64 25) #8, !dbg !11023
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_166) #8, !dbg !11023
  %215 = zext i1 %214 to i8, !dbg !11023
  store i8 %215, ptr %_165, align 1, !dbg !11023
  %216 = load i8, ptr %_165, align 1, !dbg !11023, !range !1562, !noundef !19
  %217 = trunc i8 %216 to i1, !dbg !11023
  %_168 = zext i1 %217 to i64, !dbg !11023
  %218 = icmp eq i64 %_168, 0, !dbg !11023
  br i1 %218, label %bb166, label %bb165, !dbg !11023

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_162 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_162) #8, !dbg !11024
  %220 = zext i1 %219 to i8, !dbg !11024
  store i8 %220, ptr %_161, align 1, !dbg !11024
  %221 = load i8, ptr %_161, align 1, !dbg !11024, !range !1562, !noundef !19
  %222 = trunc i8 %221 to i1, !dbg !11024
  %_164 = zext i1 %222 to i64, !dbg !11024
  %223 = icmp eq i64 %_164, 0, !dbg !11024
  br i1 %223, label %bb162, label %bb161, !dbg !11024

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11054
  %225 = zext i1 %224 to i8, !dbg !11054
  store i8 %225, ptr %0, align 1, !dbg !11054
  br label %bb210, !dbg !11054

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11055
  %227 = zext i1 %226 to i8, !dbg !11055
  store i8 %227, ptr %0, align 1, !dbg !11055
  br label %bb210, !dbg !11055

bb177:                                            ; preds = %bb173, %bb166
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::FLUSH_TO_ZERO
  %_180 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13FLUSH_TO_ZERO17h25f100b71a6432caE"(ptr align 4 %self) #8, !dbg !11019
  br i1 %_180, label %bb179, label %bb188, !dbg !11019

bb168:                                            ; preds = %bb166
  %228 = load i8, ptr %first, align 1, !dbg !11020, !range !1562, !noundef !19
  %_171 = trunc i8 %228 to i1, !dbg !11020
  %_170 = xor i1 %_171, true, !dbg !11021
  br i1 %_170, label %bb169, label %bb173, !dbg !11021

bb173:                                            ; preds = %bb169, %bb168
  store i8 0, ptr %first, align 1, !dbg !11022
; call core::fmt::Formatter::write_str
  %_177 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_430c7d8c98839de51a05c8fe3af9a348, i64 21) #8, !dbg !11023
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_177) #8, !dbg !11023
  %230 = zext i1 %229 to i8, !dbg !11023
  store i8 %230, ptr %_176, align 1, !dbg !11023
  %231 = load i8, ptr %_176, align 1, !dbg !11023, !range !1562, !noundef !19
  %232 = trunc i8 %231 to i1, !dbg !11023
  %_179 = zext i1 %232 to i64, !dbg !11023
  %233 = icmp eq i64 %_179, 0, !dbg !11023
  br i1 %233, label %bb177, label %bb176, !dbg !11023

bb169:                                            ; preds = %bb168
; call core::fmt::Formatter::write_str
  %_173 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_173) #8, !dbg !11024
  %235 = zext i1 %234 to i8, !dbg !11024
  store i8 %235, ptr %_172, align 1, !dbg !11024
  %236 = load i8, ptr %_172, align 1, !dbg !11024, !range !1562, !noundef !19
  %237 = trunc i8 %236 to i1, !dbg !11024
  %_175 = zext i1 %237 to i64, !dbg !11024
  %238 = icmp eq i64 %_175, 0, !dbg !11024
  br i1 %238, label %bb173, label %bb172, !dbg !11024

bb172:                                            ; preds = %bb169
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11056
  %240 = zext i1 %239 to i8, !dbg !11056
  store i8 %240, ptr %0, align 1, !dbg !11056
  br label %bb210, !dbg !11056

bb176:                                            ; preds = %bb173
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11057
  %242 = zext i1 %241 to i8, !dbg !11057
  store i8 %242, ptr %0, align 1, !dbg !11057
  br label %bb210, !dbg !11057

bb188:                                            ; preds = %bb184, %bb177
  %_192 = load i32, ptr %self, align 4, !dbg !11058, !noundef !19
; call x86_64::registers::mxcsr::MxCsr::all
  %243 = call i32 @_ZN6x86_649registers5mxcsr5MxCsr3all17h78e6265bffc96462E() #8, !dbg !11059
  store i32 %243, ptr %_196, align 4, !dbg !11059
; call x86_64::registers::mxcsr::MxCsr::bits
  %_194 = call i32 @_ZN6x86_649registers5mxcsr5MxCsr4bits17hef08b2b063e1598dE(ptr align 4 %_196) #8, !dbg !11059
  %_193 = xor i32 %_194, -1, !dbg !11060
  %244 = and i32 %_192, %_193, !dbg !11058
  store i32 %244, ptr %extra_bits, align 4, !dbg !11058
  %245 = load i32, ptr %extra_bits, align 4, !dbg !11061, !noundef !19
  %246 = icmp eq i32 %245, 0, !dbg !11061
  br i1 %246, label %bb204, label %bb191, !dbg !11061

bb179:                                            ; preds = %bb177
  %247 = load i8, ptr %first, align 1, !dbg !11020, !range !1562, !noundef !19
  %_182 = trunc i8 %247 to i1, !dbg !11020
  %_181 = xor i1 %_182, true, !dbg !11021
  br i1 %_181, label %bb180, label %bb184, !dbg !11021

bb184:                                            ; preds = %bb180, %bb179
  store i8 0, ptr %first, align 1, !dbg !11022
; call core::fmt::Formatter::write_str
  %_188 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_b9fade50705e3555d0d831a1f9a510ab, i64 13) #8, !dbg !11023
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %248 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_188) #8, !dbg !11023
  %249 = zext i1 %248 to i8, !dbg !11023
  store i8 %249, ptr %_187, align 1, !dbg !11023
  %250 = load i8, ptr %_187, align 1, !dbg !11023, !range !1562, !noundef !19
  %251 = trunc i8 %250 to i1, !dbg !11023
  %_190 = zext i1 %251 to i64, !dbg !11023
  %252 = icmp eq i64 %_190, 0, !dbg !11023
  br i1 %252, label %bb188, label %bb187, !dbg !11023

bb180:                                            ; preds = %bb179
; call core::fmt::Formatter::write_str
  %_184 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %253 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_184) #8, !dbg !11024
  %254 = zext i1 %253 to i8, !dbg !11024
  store i8 %254, ptr %_183, align 1, !dbg !11024
  %255 = load i8, ptr %_183, align 1, !dbg !11024, !range !1562, !noundef !19
  %256 = trunc i8 %255 to i1, !dbg !11024
  %_186 = zext i1 %256 to i64, !dbg !11024
  %257 = icmp eq i64 %_186, 0, !dbg !11024
  br i1 %257, label %bb184, label %bb183, !dbg !11024

bb183:                                            ; preds = %bb180
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %258 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11062
  %259 = zext i1 %258 to i8, !dbg !11062
  store i8 %259, ptr %0, align 1, !dbg !11062
  br label %bb210, !dbg !11062

bb187:                                            ; preds = %bb184
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %260 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11063
  %261 = zext i1 %260 to i8, !dbg !11063
  store i8 %261, ptr %0, align 1, !dbg !11063
  br label %bb210, !dbg !11063

bb204:                                            ; preds = %bb199, %bb188
  %262 = load i8, ptr %first, align 1, !dbg !11064, !range !1562, !noundef !19
  %_211 = trunc i8 %262 to i1, !dbg !11064
  br i1 %_211, label %bb205, label %bb209, !dbg !11064

bb191:                                            ; preds = %bb188
  %263 = load i8, ptr %first, align 1, !dbg !11065, !range !1562, !noundef !19
  %_198 = trunc i8 %263 to i1, !dbg !11065
  %_197 = xor i1 %_198, true, !dbg !11066
  br i1 %_197, label %bb192, label %bb196, !dbg !11066

bb196:                                            ; preds = %bb192, %bb191
  store i8 0, ptr %first, align 1, !dbg !11067
; call core::fmt::Formatter::write_str
  %_204 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !11068
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %264 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_204) #8, !dbg !11068
  %265 = zext i1 %264 to i8, !dbg !11068
  store i8 %265, ptr %_203, align 1, !dbg !11068
  %266 = load i8, ptr %_203, align 1, !dbg !11068, !range !1562, !noundef !19
  %267 = trunc i8 %266 to i1, !dbg !11068
  %_206 = zext i1 %267 to i64, !dbg !11068
  %268 = icmp eq i64 %_206, 0, !dbg !11068
  br i1 %268, label %bb199, label %bb200, !dbg !11068

bb192:                                            ; preds = %bb191
; call core::fmt::Formatter::write_str
  %_200 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11069
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %269 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_200) #8, !dbg !11069
  %270 = zext i1 %269 to i8, !dbg !11069
  store i8 %270, ptr %_199, align 1, !dbg !11069
  %271 = load i8, ptr %_199, align 1, !dbg !11069, !range !1562, !noundef !19
  %272 = trunc i8 %271 to i1, !dbg !11069
  %_202 = zext i1 %272 to i64, !dbg !11069
  %273 = icmp eq i64 %_202, 0, !dbg !11069
  br i1 %273, label %bb196, label %bb195, !dbg !11069

bb195:                                            ; preds = %bb192
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %274 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11070
  %275 = zext i1 %274 to i8, !dbg !11070
  store i8 %275, ptr %0, align 1, !dbg !11070
  br label %bb210, !dbg !11070

bb199:                                            ; preds = %bb196
; call core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
  %_208 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17hcba59fc6d1fdd2feE"(ptr align 4 %extra_bits, ptr align 8 %f) #8, !dbg !11071
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %276 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_208) #8, !dbg !11071
  %277 = zext i1 %276 to i8, !dbg !11071
  store i8 %277, ptr %_207, align 1, !dbg !11071
  %278 = load i8, ptr %_207, align 1, !dbg !11071, !range !1562, !noundef !19
  %279 = trunc i8 %278 to i1, !dbg !11071
  %_210 = zext i1 %279 to i64, !dbg !11071
  %280 = icmp eq i64 %_210, 0, !dbg !11071
  br i1 %280, label %bb204, label %bb203, !dbg !11071

bb200:                                            ; preds = %bb196
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %281 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11072
  %282 = zext i1 %281 to i8, !dbg !11072
  store i8 %282, ptr %0, align 1, !dbg !11072
  br label %bb210, !dbg !11072

bb203:                                            ; preds = %bb199
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %283 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11073
  %284 = zext i1 %283 to i8, !dbg !11073
  store i8 %284, ptr %0, align 1, !dbg !11073
  br label %bb210, !dbg !11073

bb209:                                            ; preds = %bb205, %bb204
  store i8 0, ptr %0, align 1, !dbg !11074
  br label %bb210, !dbg !11026

bb205:                                            ; preds = %bb204
; call core::fmt::Formatter::write_str
  %_213 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !11075
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %285 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_213) #8, !dbg !11075
  %286 = zext i1 %285 to i8, !dbg !11075
  store i8 %286, ptr %_212, align 1, !dbg !11075
  %287 = load i8, ptr %_212, align 1, !dbg !11075, !range !1562, !noundef !19
  %288 = trunc i8 %287 to i1, !dbg !11075
  %_215 = zext i1 %288 to i64, !dbg !11075
  %289 = icmp eq i64 %_215, 0, !dbg !11075
  br i1 %289, label %bb209, label %bb208, !dbg !11075

bb208:                                            ; preds = %bb205
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %290 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11076
  %291 = zext i1 %290 to i8, !dbg !11076
  store i8 %291, ptr %0, align 1, !dbg !11076
  br label %bb210, !dbg !11076

bb6:                                              ; No predecessors!
  unreachable, !dbg !11024
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN69_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Binary$GT$3fmt17h6f3d1f111dc50bf0E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11077 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11080, metadata !DIExpression()), !dbg !11082
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11081, metadata !DIExpression()), !dbg !11083
; call core::fmt::num::<impl core::fmt::Binary for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u32$GT$3fmt17h1aec5c0919d00a53E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !11084
  ret i1 %0, !dbg !11085
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Octal$GT$3fmt17h8cdfa81394b9c9ddE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11086 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11089, metadata !DIExpression()), !dbg !11091
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11090, metadata !DIExpression()), !dbg !11092
; call core::fmt::num::<impl core::fmt::Octal for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u32$GT$3fmt17h1e1aaa0c95747798E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !11093
  ret i1 %0, !dbg !11094
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h5cdcbb5cda458b1fE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11095 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11098, metadata !DIExpression()), !dbg !11100
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11099, metadata !DIExpression()), !dbg !11101
; call core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17hcba59fc6d1fdd2feE"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !11102
  ret i1 %0, !dbg !11103
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h394c02eab8e8c84aE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11104 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11107, metadata !DIExpression()), !dbg !11109
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11108, metadata !DIExpression()), !dbg !11110
; call core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17h45ef34116673d46cE"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !11111
  ret i1 %0, !dbg !11112
}

; x86_64::registers::mxcsr::MxCsr::all
; Function Attrs: inlinehint noredzone nounwind
define internal i32 @_ZN6x86_649registers5mxcsr5MxCsr3all17h78e6265bffc96462E() unnamed_addr #0 !dbg !11113 {
start:
  %0 = alloca i32, align 4
  store i32 65535, ptr %0, align 4, !dbg !11116
  %1 = load i32, ptr %0, align 4, !dbg !11117, !noundef !19
  ret i32 %1, !dbg !11117
}

; x86_64::registers::mxcsr::MxCsr::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i32 @_ZN6x86_649registers5mxcsr5MxCsr4bits17hef08b2b063e1598dE(ptr align 4 %self) unnamed_addr #0 !dbg !11118 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11122, metadata !DIExpression()), !dbg !11123
  %0 = load i32, ptr %self, align 4, !dbg !11124, !noundef !19
  ret i32 %0, !dbg !11125
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INVALID_OPERATION17hd6d9d08a37298335E"(ptr align 4 %self) unnamed_addr #0 !dbg !11126 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11132, metadata !DIExpression()), !dbg !11135
  br i1 false, label %bb2, label %bb1, !dbg !11135

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11135, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11135
  %1 = zext i1 %_5 to i8, !dbg !11135
  store i8 %1, ptr %_2, align 1, !dbg !11135
  br label %bb3, !dbg !11135

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11135
  br label %bb3, !dbg !11135

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11135, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11135
  br i1 %3, label %bb4, label %bb5, !dbg !11135

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11135, !noundef !19
  %_7 = and i32 %_8, 1, !dbg !11135
  %4 = icmp eq i32 %_7, 1, !dbg !11135
  %5 = zext i1 %4 to i8, !dbg !11135
  store i8 %5, ptr %0, align 1, !dbg !11135
  br label %bb6, !dbg !11135

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11135
  br label %bb6, !dbg !11135

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11136, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11136
  ret i1 %7, !dbg !11136
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8DENORMAL17h065d9fc3b4ab566bE"(ptr align 4 %self) unnamed_addr #0 !dbg !11137 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11139, metadata !DIExpression()), !dbg !11141
  br i1 false, label %bb2, label %bb1, !dbg !11141

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11141, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11141
  %1 = zext i1 %_5 to i8, !dbg !11141
  store i8 %1, ptr %_2, align 1, !dbg !11141
  br label %bb3, !dbg !11141

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11141
  br label %bb3, !dbg !11141

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11141, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11141
  br i1 %3, label %bb4, label %bb5, !dbg !11141

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11141, !noundef !19
  %_7 = and i32 %_8, 2, !dbg !11141
  %4 = icmp eq i32 %_7, 2, !dbg !11141
  %5 = zext i1 %4 to i8, !dbg !11141
  store i8 %5, ptr %0, align 1, !dbg !11141
  br label %bb6, !dbg !11141

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11141
  br label %bb6, !dbg !11141

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11142, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11142
  ret i1 %7, !dbg !11142
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIVIDE_BY_ZERO17h1af58a179486ffefE"(ptr align 4 %self) unnamed_addr #0 !dbg !11143 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11145, metadata !DIExpression()), !dbg !11147
  br i1 false, label %bb2, label %bb1, !dbg !11147

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11147, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11147
  %1 = zext i1 %_5 to i8, !dbg !11147
  store i8 %1, ptr %_2, align 1, !dbg !11147
  br label %bb3, !dbg !11147

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11147
  br label %bb3, !dbg !11147

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11147, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11147
  br i1 %3, label %bb4, label %bb5, !dbg !11147

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11147, !noundef !19
  %_7 = and i32 %_8, 4, !dbg !11147
  %4 = icmp eq i32 %_7, 4, !dbg !11147
  %5 = zext i1 %4 to i8, !dbg !11147
  store i8 %5, ptr %0, align 1, !dbg !11147
  br label %bb6, !dbg !11147

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11147
  br label %bb6, !dbg !11147

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11148, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11148
  ret i1 %7, !dbg !11148
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8OVERFLOW17h82db2cc6faca880bE"(ptr align 4 %self) unnamed_addr #0 !dbg !11149 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11151, metadata !DIExpression()), !dbg !11153
  br i1 false, label %bb2, label %bb1, !dbg !11153

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11153, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11153
  %1 = zext i1 %_5 to i8, !dbg !11153
  store i8 %1, ptr %_2, align 1, !dbg !11153
  br label %bb3, !dbg !11153

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11153
  br label %bb3, !dbg !11153

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11153, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11153
  br i1 %3, label %bb4, label %bb5, !dbg !11153

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11153, !noundef !19
  %_7 = and i32 %_8, 8, !dbg !11153
  %4 = icmp eq i32 %_7, 8, !dbg !11153
  %5 = zext i1 %4 to i8, !dbg !11153
  store i8 %5, ptr %0, align 1, !dbg !11153
  br label %bb6, !dbg !11153

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11153
  br label %bb6, !dbg !11153

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11154, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11154
  ret i1 %7, !dbg !11154
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9UNDERFLOW17hb6980d9dae1240fcE"(ptr align 4 %self) unnamed_addr #0 !dbg !11155 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11157, metadata !DIExpression()), !dbg !11159
  br i1 false, label %bb2, label %bb1, !dbg !11159

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11159, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11159
  %1 = zext i1 %_5 to i8, !dbg !11159
  store i8 %1, ptr %_2, align 1, !dbg !11159
  br label %bb3, !dbg !11159

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11159
  br label %bb3, !dbg !11159

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11159, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11159
  br i1 %3, label %bb4, label %bb5, !dbg !11159

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11159, !noundef !19
  %_7 = and i32 %_8, 16, !dbg !11159
  %4 = icmp eq i32 %_7, 16, !dbg !11159
  %5 = zext i1 %4 to i8, !dbg !11159
  store i8 %5, ptr %0, align 1, !dbg !11159
  br label %bb6, !dbg !11159

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11159
  br label %bb6, !dbg !11159

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11160, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11160
  ret i1 %7, !dbg !11160
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9PRECISION17he949839f61c9b7bdE"(ptr align 4 %self) unnamed_addr #0 !dbg !11161 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11163, metadata !DIExpression()), !dbg !11165
  br i1 false, label %bb2, label %bb1, !dbg !11165

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11165, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11165
  %1 = zext i1 %_5 to i8, !dbg !11165
  store i8 %1, ptr %_2, align 1, !dbg !11165
  br label %bb3, !dbg !11165

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11165
  br label %bb3, !dbg !11165

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11165, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11165
  br i1 %3, label %bb4, label %bb5, !dbg !11165

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11165, !noundef !19
  %_7 = and i32 %_8, 32, !dbg !11165
  %4 = icmp eq i32 %_7, 32, !dbg !11165
  %5 = zext i1 %4 to i8, !dbg !11165
  store i8 %5, ptr %0, align 1, !dbg !11165
  br label %bb6, !dbg !11165

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11165
  br label %bb6, !dbg !11165

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11166, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11166
  ret i1 %7, !dbg !11166
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMALS_ARE_ZEROS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DENORMALS_ARE_ZEROS17hdf2729ecb9b27663E"(ptr align 4 %self) unnamed_addr #0 !dbg !11167 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11169, metadata !DIExpression()), !dbg !11171
  br i1 false, label %bb2, label %bb1, !dbg !11171

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11171, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11171
  %1 = zext i1 %_5 to i8, !dbg !11171
  store i8 %1, ptr %_2, align 1, !dbg !11171
  br label %bb3, !dbg !11171

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11171
  br label %bb3, !dbg !11171

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11171, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11171
  br i1 %3, label %bb4, label %bb5, !dbg !11171

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11171, !noundef !19
  %_7 = and i32 %_8, 64, !dbg !11171
  %4 = icmp eq i32 %_7, 64, !dbg !11171
  %5 = zext i1 %4 to i8, !dbg !11171
  store i8 %5, ptr %0, align 1, !dbg !11171
  br label %bb6, !dbg !11171

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11171
  br label %bb6, !dbg !11171

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11172, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11172
  ret i1 %7, !dbg !11172
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22INVALID_OPERATION_MASK17h25e06327c9eea8bdE"(ptr align 4 %self) unnamed_addr #0 !dbg !11173 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11175, metadata !DIExpression()), !dbg !11177
  br i1 false, label %bb2, label %bb1, !dbg !11177

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11177, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11177
  %1 = zext i1 %_5 to i8, !dbg !11177
  store i8 %1, ptr %_2, align 1, !dbg !11177
  br label %bb3, !dbg !11177

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11177
  br label %bb3, !dbg !11177

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11177, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11177
  br i1 %3, label %bb4, label %bb5, !dbg !11177

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11177, !noundef !19
  %_7 = and i32 %_8, 128, !dbg !11177
  %4 = icmp eq i32 %_7, 128, !dbg !11177
  %5 = zext i1 %4 to i8, !dbg !11177
  store i8 %5, ptr %0, align 1, !dbg !11177
  br label %bb6, !dbg !11177

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11177
  br label %bb6, !dbg !11177

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11178, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11178
  ret i1 %7, !dbg !11178
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13DENORMAL_MASK17ha457d0bf1cd9bbddE"(ptr align 4 %self) unnamed_addr #0 !dbg !11179 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11181, metadata !DIExpression()), !dbg !11183
  br i1 false, label %bb2, label %bb1, !dbg !11183

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11183, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11183
  %1 = zext i1 %_5 to i8, !dbg !11183
  store i8 %1, ptr %_2, align 1, !dbg !11183
  br label %bb3, !dbg !11183

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11183
  br label %bb3, !dbg !11183

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11183, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11183
  br i1 %3, label %bb4, label %bb5, !dbg !11183

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11183, !noundef !19
  %_7 = and i32 %_8, 256, !dbg !11183
  %4 = icmp eq i32 %_7, 256, !dbg !11183
  %5 = zext i1 %4 to i8, !dbg !11183
  store i8 %5, ptr %0, align 1, !dbg !11183
  br label %bb6, !dbg !11183

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11183
  br label %bb6, !dbg !11183

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11184, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11184
  ret i1 %7, !dbg !11184
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DIVIDE_BY_ZERO_MASK17h2112fdbbf1655792E"(ptr align 4 %self) unnamed_addr #0 !dbg !11185 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11187, metadata !DIExpression()), !dbg !11189
  br i1 false, label %bb2, label %bb1, !dbg !11189

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11189, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11189
  %1 = zext i1 %_5 to i8, !dbg !11189
  store i8 %1, ptr %_2, align 1, !dbg !11189
  br label %bb3, !dbg !11189

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11189
  br label %bb3, !dbg !11189

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11189, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11189
  br i1 %3, label %bb4, label %bb5, !dbg !11189

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11189, !noundef !19
  %_7 = and i32 %_8, 512, !dbg !11189
  %4 = icmp eq i32 %_7, 512, !dbg !11189
  %5 = zext i1 %4 to i8, !dbg !11189
  store i8 %5, ptr %0, align 1, !dbg !11189
  br label %bb6, !dbg !11189

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11189
  br label %bb6, !dbg !11189

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11190, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11190
  ret i1 %7, !dbg !11190
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_MASK17h77beddf6313571bfE"(ptr align 4 %self) unnamed_addr #0 !dbg !11191 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11193, metadata !DIExpression()), !dbg !11195
  br i1 false, label %bb2, label %bb1, !dbg !11195

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11195, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11195
  %1 = zext i1 %_5 to i8, !dbg !11195
  store i8 %1, ptr %_2, align 1, !dbg !11195
  br label %bb3, !dbg !11195

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11195
  br label %bb3, !dbg !11195

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11195, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11195
  br i1 %3, label %bb4, label %bb5, !dbg !11195

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11195, !noundef !19
  %_7 = and i32 %_8, 1024, !dbg !11195
  %4 = icmp eq i32 %_7, 1024, !dbg !11195
  %5 = zext i1 %4 to i8, !dbg !11195
  store i8 %5, ptr %0, align 1, !dbg !11195
  br label %bb6, !dbg !11195

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11195
  br label %bb6, !dbg !11195

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11196, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11196
  ret i1 %7, !dbg !11196
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14UNDERFLOW_MASK17he6eb768bd958df4eE"(ptr align 4 %self) unnamed_addr #0 !dbg !11197 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11199, metadata !DIExpression()), !dbg !11201
  br i1 false, label %bb2, label %bb1, !dbg !11201

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11201, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11201
  %1 = zext i1 %_5 to i8, !dbg !11201
  store i8 %1, ptr %_2, align 1, !dbg !11201
  br label %bb3, !dbg !11201

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11201
  br label %bb3, !dbg !11201

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11201, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11201
  br i1 %3, label %bb4, label %bb5, !dbg !11201

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11201, !noundef !19
  %_7 = and i32 %_8, 2048, !dbg !11201
  %4 = icmp eq i32 %_7, 2048, !dbg !11201
  %5 = zext i1 %4 to i8, !dbg !11201
  store i8 %5, ptr %0, align 1, !dbg !11201
  br label %bb6, !dbg !11201

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11201
  br label %bb6, !dbg !11201

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11202, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11202
  ret i1 %7, !dbg !11202
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PRECISION_MASK17h5d5b9c13b4da5f6cE"(ptr align 4 %self) unnamed_addr #0 !dbg !11203 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11205, metadata !DIExpression()), !dbg !11207
  br i1 false, label %bb2, label %bb1, !dbg !11207

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11207, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11207
  %1 = zext i1 %_5 to i8, !dbg !11207
  store i8 %1, ptr %_2, align 1, !dbg !11207
  br label %bb3, !dbg !11207

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11207
  br label %bb3, !dbg !11207

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11207, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11207
  br i1 %3, label %bb4, label %bb5, !dbg !11207

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11207, !noundef !19
  %_7 = and i32 %_8, 4096, !dbg !11207
  %4 = icmp eq i32 %_7, 4096, !dbg !11207
  %5 = zext i1 %4 to i8, !dbg !11207
  store i8 %5, ptr %0, align 1, !dbg !11207
  br label %bb6, !dbg !11207

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11207
  br label %bb6, !dbg !11207

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11208, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11208
  ret i1 %7, !dbg !11208
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_NEGATIVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_NEGATIVE17he5b85d39ca7e1ecaE"(ptr align 4 %self) unnamed_addr #0 !dbg !11209 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11211, metadata !DIExpression()), !dbg !11213
  br i1 false, label %bb2, label %bb1, !dbg !11213

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11213, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11213
  %1 = zext i1 %_5 to i8, !dbg !11213
  store i8 %1, ptr %_2, align 1, !dbg !11213
  br label %bb3, !dbg !11213

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11213
  br label %bb3, !dbg !11213

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11213, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11213
  br i1 %3, label %bb4, label %bb5, !dbg !11213

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11213, !noundef !19
  %_7 = and i32 %_8, 8192, !dbg !11213
  %4 = icmp eq i32 %_7, 8192, !dbg !11213
  %5 = zext i1 %4 to i8, !dbg !11213
  store i8 %5, ptr %0, align 1, !dbg !11213
  br label %bb6, !dbg !11213

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11213
  br label %bb6, !dbg !11213

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11214, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11214
  ret i1 %7, !dbg !11214
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_POSITIVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_POSITIVE17he1ba0ecd7379b7e2E"(ptr align 4 %self) unnamed_addr #0 !dbg !11215 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11217, metadata !DIExpression()), !dbg !11219
  br i1 false, label %bb2, label %bb1, !dbg !11219

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11219, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11219
  %1 = zext i1 %_5 to i8, !dbg !11219
  store i8 %1, ptr %_2, align 1, !dbg !11219
  br label %bb3, !dbg !11219

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11219
  br label %bb3, !dbg !11219

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11219, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11219
  br i1 %3, label %bb4, label %bb5, !dbg !11219

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11219, !noundef !19
  %_7 = and i32 %_8, 16384, !dbg !11219
  %4 = icmp eq i32 %_7, 16384, !dbg !11219
  %5 = zext i1 %4 to i8, !dbg !11219
  store i8 %5, ptr %0, align 1, !dbg !11219
  br label %bb6, !dbg !11219

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11219
  br label %bb6, !dbg !11219

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11220, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11220
  ret i1 %7, !dbg !11220
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_ZERO
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21ROUNDING_CONTROL_ZERO17h052c59ca37c8ff53E"(ptr align 4 %self) unnamed_addr #0 !dbg !11221 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11223, metadata !DIExpression()), !dbg !11225
  br i1 false, label %bb2, label %bb1, !dbg !11225

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11225, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11225
  %1 = zext i1 %_5 to i8, !dbg !11225
  store i8 %1, ptr %_2, align 1, !dbg !11225
  br label %bb3, !dbg !11225

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11225
  br label %bb3, !dbg !11225

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11225, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11225
  br i1 %3, label %bb4, label %bb5, !dbg !11225

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11225, !noundef !19
  %_7 = and i32 %_8, 24576, !dbg !11225
  %4 = icmp eq i32 %_7, 24576, !dbg !11225
  %5 = zext i1 %4 to i8, !dbg !11225
  store i8 %5, ptr %0, align 1, !dbg !11225
  br label %bb6, !dbg !11225

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11225
  br label %bb6, !dbg !11225

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11226, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11226
  ret i1 %7, !dbg !11226
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::FLUSH_TO_ZERO
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13FLUSH_TO_ZERO17h25f100b71a6432caE"(ptr align 4 %self) unnamed_addr #0 !dbg !11227 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11229, metadata !DIExpression()), !dbg !11231
  br i1 false, label %bb2, label %bb1, !dbg !11231

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11231, !noundef !19
  %_5 = icmp ne i32 %_6, 0, !dbg !11231
  %1 = zext i1 %_5 to i8, !dbg !11231
  store i8 %1, ptr %_2, align 1, !dbg !11231
  br label %bb3, !dbg !11231

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11231
  br label %bb3, !dbg !11231

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11231, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11231
  br i1 %3, label %bb4, label %bb5, !dbg !11231

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11231, !noundef !19
  %_7 = and i32 %_8, 32768, !dbg !11231
  %4 = icmp eq i32 %_7, 32768, !dbg !11231
  %5 = zext i1 %4 to i8, !dbg !11231
  store i8 %5, ptr %0, align 1, !dbg !11231
  br label %bb6, !dbg !11231

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11231
  br label %bb6, !dbg !11231

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11232, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11232
  ret i1 %7, !dbg !11232
}

; <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17he4ec8107fdccda97E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11233 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_223 = alloca i8, align 1
  %_218 = alloca i8, align 1
  %_214 = alloca i8, align 1
  %_210 = alloca i8, align 1
  %_207 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_198 = alloca i8, align 1
  %_194 = alloca i8, align 1
  %_187 = alloca i8, align 1
  %_183 = alloca i8, align 1
  %_176 = alloca i8, align 1
  %_172 = alloca i8, align 1
  %_165 = alloca i8, align 1
  %_161 = alloca i8, align 1
  %_154 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_139 = alloca i8, align 1
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill78 = alloca {}, align 1
  %residual.dbg.spill77 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill76 = alloca {}, align 1
  %residual.dbg.spill75 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !11247, metadata !DIExpression()), !dbg !11409
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !11249, metadata !DIExpression()), !dbg !11410
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !11251, metadata !DIExpression()), !dbg !11411
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !11253, metadata !DIExpression()), !dbg !11412
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !11255, metadata !DIExpression()), !dbg !11413
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !11257, metadata !DIExpression()), !dbg !11414
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !11259, metadata !DIExpression()), !dbg !11415
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !11261, metadata !DIExpression()), !dbg !11416
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !11263, metadata !DIExpression()), !dbg !11417
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !11265, metadata !DIExpression()), !dbg !11418
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !11267, metadata !DIExpression()), !dbg !11419
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !11269, metadata !DIExpression()), !dbg !11420
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !11271, metadata !DIExpression()), !dbg !11421
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !11273, metadata !DIExpression()), !dbg !11422
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !11275, metadata !DIExpression()), !dbg !11423
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !11277, metadata !DIExpression()), !dbg !11424
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !11279, metadata !DIExpression()), !dbg !11425
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !11281, metadata !DIExpression()), !dbg !11426
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !11283, metadata !DIExpression()), !dbg !11427
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !11285, metadata !DIExpression()), !dbg !11428
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !11287, metadata !DIExpression()), !dbg !11429
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !11289, metadata !DIExpression()), !dbg !11430
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !11291, metadata !DIExpression()), !dbg !11431
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !11293, metadata !DIExpression()), !dbg !11432
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !11295, metadata !DIExpression()), !dbg !11433
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !11297, metadata !DIExpression()), !dbg !11434
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !11299, metadata !DIExpression()), !dbg !11435
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !11301, metadata !DIExpression()), !dbg !11436
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !11303, metadata !DIExpression()), !dbg !11437
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !11305, metadata !DIExpression()), !dbg !11438
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !11307, metadata !DIExpression()), !dbg !11439
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !11309, metadata !DIExpression()), !dbg !11440
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !11311, metadata !DIExpression()), !dbg !11441
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !11313, metadata !DIExpression()), !dbg !11442
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !11315, metadata !DIExpression()), !dbg !11443
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !11317, metadata !DIExpression()), !dbg !11444
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !11319, metadata !DIExpression()), !dbg !11445
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !11321, metadata !DIExpression()), !dbg !11446
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !11323, metadata !DIExpression()), !dbg !11447
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !11325, metadata !DIExpression()), !dbg !11448
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !11327, metadata !DIExpression()), !dbg !11449
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !11329, metadata !DIExpression()), !dbg !11450
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !11331, metadata !DIExpression()), !dbg !11451
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !11333, metadata !DIExpression()), !dbg !11452
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !11335, metadata !DIExpression()), !dbg !11453
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !11337, metadata !DIExpression()), !dbg !11454
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !11339, metadata !DIExpression()), !dbg !11455
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !11341, metadata !DIExpression()), !dbg !11456
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !11343, metadata !DIExpression()), !dbg !11457
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !11345, metadata !DIExpression()), !dbg !11458
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !11347, metadata !DIExpression()), !dbg !11459
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !11349, metadata !DIExpression()), !dbg !11460
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !11351, metadata !DIExpression()), !dbg !11461
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !11353, metadata !DIExpression()), !dbg !11462
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !11355, metadata !DIExpression()), !dbg !11463
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !11357, metadata !DIExpression()), !dbg !11464
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !11359, metadata !DIExpression()), !dbg !11465
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !11361, metadata !DIExpression()), !dbg !11466
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !11363, metadata !DIExpression()), !dbg !11467
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !11365, metadata !DIExpression()), !dbg !11468
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !11367, metadata !DIExpression()), !dbg !11469
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !11369, metadata !DIExpression()), !dbg !11470
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !11371, metadata !DIExpression()), !dbg !11471
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !11373, metadata !DIExpression()), !dbg !11472
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !11375, metadata !DIExpression()), !dbg !11473
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !11377, metadata !DIExpression()), !dbg !11474
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !11379, metadata !DIExpression()), !dbg !11475
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !11381, metadata !DIExpression()), !dbg !11476
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !11383, metadata !DIExpression()), !dbg !11477
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !11385, metadata !DIExpression()), !dbg !11478
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !11387, metadata !DIExpression()), !dbg !11479
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !11389, metadata !DIExpression()), !dbg !11480
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !11393, metadata !DIExpression()), !dbg !11481
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !11395, metadata !DIExpression()), !dbg !11482
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !11397, metadata !DIExpression()), !dbg !11483
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !11399, metadata !DIExpression()), !dbg !11484
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill75, metadata !11401, metadata !DIExpression()), !dbg !11485
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill76, metadata !11403, metadata !DIExpression()), !dbg !11486
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill77, metadata !11405, metadata !DIExpression()), !dbg !11487
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill78, metadata !11407, metadata !DIExpression()), !dbg !11488
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !11488
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11243, metadata !DIExpression()), !dbg !11489
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !11488
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11244, metadata !DIExpression()), !dbg !11490
  call void @llvm.dbg.declare(metadata ptr %first, metadata !11245, metadata !DIExpression()), !dbg !11491
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !11391, metadata !DIExpression()), !dbg !11492
  store i8 1, ptr %first, align 1, !dbg !11493
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ID
  %_4 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$2ID17hc04c7f2e94983af3E"(ptr align 8 %self) #8, !dbg !11494
  br i1 %_4, label %bb2, label %bb12, !dbg !11494

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT_PENDING
  %_15 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25VIRTUAL_INTERRUPT_PENDING17hda249daf871426d2E"(ptr align 8 %self) #8, !dbg !11494
  br i1 %_15, label %bb14, label %bb23, !dbg !11494

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !11495, !range !1562, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !11495
  %_5 = xor i1 %_6, true, !dbg !11496
  br i1 %_5, label %bb3, label %bb8, !dbg !11496

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !11497
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_ec5b1b162c2450c572509f04758eccff, i64 2) #8, !dbg !11498
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_12) #8, !dbg !11498
  %3 = zext i1 %2 to i8, !dbg !11498
  store i8 %3, ptr %_11, align 1, !dbg !11498
  %4 = load i8, ptr %_11, align 1, !dbg !11498, !range !1562, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !11498
  %_14 = zext i1 %5 to i64, !dbg !11498
  %6 = icmp eq i64 %_14, 0, !dbg !11498
  br i1 %6, label %bb12, label %bb11, !dbg !11498

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_8) #8, !dbg !11499
  %8 = zext i1 %7 to i8, !dbg !11499
  store i8 %8, ptr %_7, align 1, !dbg !11499
  %9 = load i8, ptr %_7, align 1, !dbg !11499, !range !1562, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !11499
  %_10 = zext i1 %10 to i64, !dbg !11499
  %11 = icmp eq i64 %_10, 0, !dbg !11499
  br i1 %11, label %bb8, label %bb7, !dbg !11499

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11500
  %13 = zext i1 %12 to i8, !dbg !11500
  store i8 %13, ptr %0, align 1, !dbg !11500
  br label %bb221, !dbg !11500

bb221:                                            ; preds = %bb220, %bb219, %bb214, %bb211, %bb206, %bb198, %bb194, %bb187, %bb183, %bb176, %bb172, %bb165, %bb161, %bb154, %bb150, %bb143, %bb139, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !11501, !range !1562, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !11501
  ret i1 %15, !dbg !11501

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11502
  %17 = zext i1 %16 to i8, !dbg !11502
  store i8 %17, ptr %0, align 1, !dbg !11502
  br label %bb221, !dbg !11502

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT
  %_26 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_INTERRUPT17hafeb3ed303969048E"(ptr align 8 %self) #8, !dbg !11494
  br i1 %_26, label %bb25, label %bb34, !dbg !11494

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !11495, !range !1562, !noundef !19
  %_17 = trunc i8 %18 to i1, !dbg !11495
  %_16 = xor i1 %_17, true, !dbg !11496
  br i1 %_16, label %bb15, label %bb19, !dbg !11496

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !11497
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_c6278bda13d4e203e2ffdae4ef6347fb, i64 25) #8, !dbg !11498
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_23) #8, !dbg !11498
  %20 = zext i1 %19 to i8, !dbg !11498
  store i8 %20, ptr %_22, align 1, !dbg !11498
  %21 = load i8, ptr %_22, align 1, !dbg !11498, !range !1562, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !11498
  %_25 = zext i1 %22 to i64, !dbg !11498
  %23 = icmp eq i64 %_25, 0, !dbg !11498
  br i1 %23, label %bb23, label %bb22, !dbg !11498

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_19) #8, !dbg !11499
  %25 = zext i1 %24 to i8, !dbg !11499
  store i8 %25, ptr %_18, align 1, !dbg !11499
  %26 = load i8, ptr %_18, align 1, !dbg !11499, !range !1562, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !11499
  %_21 = zext i1 %27 to i64, !dbg !11499
  %28 = icmp eq i64 %_21, 0, !dbg !11499
  br i1 %28, label %bb19, label %bb18, !dbg !11499

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11503
  %30 = zext i1 %29 to i8, !dbg !11503
  store i8 %30, ptr %0, align 1, !dbg !11503
  br label %bb221, !dbg !11503

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11504
  %32 = zext i1 %31 to i8, !dbg !11504
  store i8 %32, ptr %0, align 1, !dbg !11504
  br label %bb221, !dbg !11504

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_CHECK
  %_37 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ALIGNMENT_CHECK17h1904890ec28efae1E"(ptr align 8 %self) #8, !dbg !11494
  br i1 %_37, label %bb36, label %bb45, !dbg !11494

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !11495, !range !1562, !noundef !19
  %_28 = trunc i8 %33 to i1, !dbg !11495
  %_27 = xor i1 %_28, true, !dbg !11496
  br i1 %_27, label %bb26, label %bb30, !dbg !11496

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !11497
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_3ebb970fb6c33a3b0fe01f3bf4af376e, i64 17) #8, !dbg !11498
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_34) #8, !dbg !11498
  %35 = zext i1 %34 to i8, !dbg !11498
  store i8 %35, ptr %_33, align 1, !dbg !11498
  %36 = load i8, ptr %_33, align 1, !dbg !11498, !range !1562, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !11498
  %_36 = zext i1 %37 to i64, !dbg !11498
  %38 = icmp eq i64 %_36, 0, !dbg !11498
  br i1 %38, label %bb34, label %bb33, !dbg !11498

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_30) #8, !dbg !11499
  %40 = zext i1 %39 to i8, !dbg !11499
  store i8 %40, ptr %_29, align 1, !dbg !11499
  %41 = load i8, ptr %_29, align 1, !dbg !11499, !range !1562, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !11499
  %_32 = zext i1 %42 to i64, !dbg !11499
  %43 = icmp eq i64 %_32, 0, !dbg !11499
  br i1 %43, label %bb30, label %bb29, !dbg !11499

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11505
  %45 = zext i1 %44 to i8, !dbg !11505
  store i8 %45, ptr %0, align 1, !dbg !11505
  br label %bb221, !dbg !11505

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11506
  %47 = zext i1 %46 to i8, !dbg !11506
  store i8 %47, ptr %0, align 1, !dbg !11506
  br label %bb221, !dbg !11506

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE
  %_48 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_8086_MODE17h17c0ba0bcc66f58dE"(ptr align 8 %self) #8, !dbg !11494
  br i1 %_48, label %bb47, label %bb56, !dbg !11494

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !11495, !range !1562, !noundef !19
  %_39 = trunc i8 %48 to i1, !dbg !11495
  %_38 = xor i1 %_39, true, !dbg !11496
  br i1 %_38, label %bb37, label %bb41, !dbg !11496

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !11497
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_3a1e4c5d12171e7bfcd85ba51395866c, i64 15) #8, !dbg !11498
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_45) #8, !dbg !11498
  %50 = zext i1 %49 to i8, !dbg !11498
  store i8 %50, ptr %_44, align 1, !dbg !11498
  %51 = load i8, ptr %_44, align 1, !dbg !11498, !range !1562, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !11498
  %_47 = zext i1 %52 to i64, !dbg !11498
  %53 = icmp eq i64 %_47, 0, !dbg !11498
  br i1 %53, label %bb45, label %bb44, !dbg !11498

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_41) #8, !dbg !11499
  %55 = zext i1 %54 to i8, !dbg !11499
  store i8 %55, ptr %_40, align 1, !dbg !11499
  %56 = load i8, ptr %_40, align 1, !dbg !11499, !range !1562, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !11499
  %_43 = zext i1 %57 to i64, !dbg !11499
  %58 = icmp eq i64 %_43, 0, !dbg !11499
  br i1 %58, label %bb41, label %bb40, !dbg !11499

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11507
  %60 = zext i1 %59 to i8, !dbg !11507
  store i8 %60, ptr %0, align 1, !dbg !11507
  br label %bb221, !dbg !11507

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11508
  %62 = zext i1 %61 to i8, !dbg !11508
  store i8 %62, ptr %0, align 1, !dbg !11508
  br label %bb221, !dbg !11508

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::RESUME_FLAG
  %_59 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11RESUME_FLAG17h1d31bd80d09df8e9E"(ptr align 8 %self) #8, !dbg !11494
  br i1 %_59, label %bb58, label %bb67, !dbg !11494

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !11495, !range !1562, !noundef !19
  %_50 = trunc i8 %63 to i1, !dbg !11495
  %_49 = xor i1 %_50, true, !dbg !11496
  br i1 %_49, label %bb48, label %bb52, !dbg !11496

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !11497
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_1528d1162bff7baa34e9aa2de578cb61, i64 17) #8, !dbg !11498
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_56) #8, !dbg !11498
  %65 = zext i1 %64 to i8, !dbg !11498
  store i8 %65, ptr %_55, align 1, !dbg !11498
  %66 = load i8, ptr %_55, align 1, !dbg !11498, !range !1562, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !11498
  %_58 = zext i1 %67 to i64, !dbg !11498
  %68 = icmp eq i64 %_58, 0, !dbg !11498
  br i1 %68, label %bb56, label %bb55, !dbg !11498

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_52) #8, !dbg !11499
  %70 = zext i1 %69 to i8, !dbg !11499
  store i8 %70, ptr %_51, align 1, !dbg !11499
  %71 = load i8, ptr %_51, align 1, !dbg !11499, !range !1562, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !11499
  %_54 = zext i1 %72 to i64, !dbg !11499
  %73 = icmp eq i64 %_54, 0, !dbg !11499
  br i1 %73, label %bb52, label %bb51, !dbg !11499

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11509
  %75 = zext i1 %74 to i8, !dbg !11509
  store i8 %75, ptr %0, align 1, !dbg !11509
  br label %bb221, !dbg !11509

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11510
  %77 = zext i1 %76 to i8, !dbg !11510
  store i8 %77, ptr %0, align 1, !dbg !11510
  br label %bb221, !dbg !11510

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::NESTED_TASK
  %_70 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11NESTED_TASK17h08beb38140660cacE"(ptr align 8 %self) #8, !dbg !11494
  br i1 %_70, label %bb69, label %bb78, !dbg !11494

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !11495, !range !1562, !noundef !19
  %_61 = trunc i8 %78 to i1, !dbg !11495
  %_60 = xor i1 %_61, true, !dbg !11496
  br i1 %_60, label %bb59, label %bb63, !dbg !11496

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !11497
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_1d6fa5f529e55e2b73521861ceb2d701, i64 11) #8, !dbg !11498
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_67) #8, !dbg !11498
  %80 = zext i1 %79 to i8, !dbg !11498
  store i8 %80, ptr %_66, align 1, !dbg !11498
  %81 = load i8, ptr %_66, align 1, !dbg !11498, !range !1562, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !11498
  %_69 = zext i1 %82 to i64, !dbg !11498
  %83 = icmp eq i64 %_69, 0, !dbg !11498
  br i1 %83, label %bb67, label %bb66, !dbg !11498

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_63) #8, !dbg !11499
  %85 = zext i1 %84 to i8, !dbg !11499
  store i8 %85, ptr %_62, align 1, !dbg !11499
  %86 = load i8, ptr %_62, align 1, !dbg !11499, !range !1562, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !11499
  %_65 = zext i1 %87 to i64, !dbg !11499
  %88 = icmp eq i64 %_65, 0, !dbg !11499
  br i1 %88, label %bb63, label %bb62, !dbg !11499

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11511
  %90 = zext i1 %89 to i8, !dbg !11511
  store i8 %90, ptr %0, align 1, !dbg !11511
  br label %bb221, !dbg !11511

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11512
  %92 = zext i1 %91 to i8, !dbg !11512
  store i8 %92, ptr %0, align 1, !dbg !11512
  br label %bb221, !dbg !11512

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_HIGH
  %_81 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9IOPL_HIGH17h9f9fbbf89b1d7452E"(ptr align 8 %self) #8, !dbg !11494
  br i1 %_81, label %bb80, label %bb89, !dbg !11494

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !11495, !range !1562, !noundef !19
  %_72 = trunc i8 %93 to i1, !dbg !11495
  %_71 = xor i1 %_72, true, !dbg !11496
  br i1 %_71, label %bb70, label %bb74, !dbg !11496

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !11497
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_48ab5e7fe39f3329897899f9db12fc81, i64 11) #8, !dbg !11498
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_78) #8, !dbg !11498
  %95 = zext i1 %94 to i8, !dbg !11498
  store i8 %95, ptr %_77, align 1, !dbg !11498
  %96 = load i8, ptr %_77, align 1, !dbg !11498, !range !1562, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !11498
  %_80 = zext i1 %97 to i64, !dbg !11498
  %98 = icmp eq i64 %_80, 0, !dbg !11498
  br i1 %98, label %bb78, label %bb77, !dbg !11498

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_74) #8, !dbg !11499
  %100 = zext i1 %99 to i8, !dbg !11499
  store i8 %100, ptr %_73, align 1, !dbg !11499
  %101 = load i8, ptr %_73, align 1, !dbg !11499, !range !1562, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !11499
  %_76 = zext i1 %102 to i64, !dbg !11499
  %103 = icmp eq i64 %_76, 0, !dbg !11499
  br i1 %103, label %bb74, label %bb73, !dbg !11499

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11513
  %105 = zext i1 %104 to i8, !dbg !11513
  store i8 %105, ptr %0, align 1, !dbg !11513
  br label %bb221, !dbg !11513

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11514
  %107 = zext i1 %106 to i8, !dbg !11514
  store i8 %107, ptr %0, align 1, !dbg !11514
  br label %bb221, !dbg !11514

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_LOW
  %_92 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8IOPL_LOW17hb2ffbfe460b36f41E"(ptr align 8 %self) #8, !dbg !11494
  br i1 %_92, label %bb91, label %bb100, !dbg !11494

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !11495, !range !1562, !noundef !19
  %_83 = trunc i8 %108 to i1, !dbg !11495
  %_82 = xor i1 %_83, true, !dbg !11496
  br i1 %_82, label %bb81, label %bb85, !dbg !11496

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !11497
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_9b5da51e8e50cb45b94d88b16558de7d, i64 9) #8, !dbg !11498
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_89) #8, !dbg !11498
  %110 = zext i1 %109 to i8, !dbg !11498
  store i8 %110, ptr %_88, align 1, !dbg !11498
  %111 = load i8, ptr %_88, align 1, !dbg !11498, !range !1562, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !11498
  %_91 = zext i1 %112 to i64, !dbg !11498
  %113 = icmp eq i64 %_91, 0, !dbg !11498
  br i1 %113, label %bb89, label %bb88, !dbg !11498

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_85) #8, !dbg !11499
  %115 = zext i1 %114 to i8, !dbg !11499
  store i8 %115, ptr %_84, align 1, !dbg !11499
  %116 = load i8, ptr %_84, align 1, !dbg !11499, !range !1562, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !11499
  %_87 = zext i1 %117 to i64, !dbg !11499
  %118 = icmp eq i64 %_87, 0, !dbg !11499
  br i1 %118, label %bb85, label %bb84, !dbg !11499

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11515
  %120 = zext i1 %119 to i8, !dbg !11515
  store i8 %120, ptr %0, align 1, !dbg !11515
  br label %bb221, !dbg !11515

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11516
  %122 = zext i1 %121 to i8, !dbg !11516
  store i8 %122, ptr %0, align 1, !dbg !11516
  br label %bb221, !dbg !11516

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_FLAG
  %_103 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_FLAG17hf51098e6bacf577dE"(ptr align 8 %self) #8, !dbg !11494
  br i1 %_103, label %bb102, label %bb111, !dbg !11494

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !11495, !range !1562, !noundef !19
  %_94 = trunc i8 %123 to i1, !dbg !11495
  %_93 = xor i1 %_94, true, !dbg !11496
  br i1 %_93, label %bb92, label %bb96, !dbg !11496

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !11497
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_ca8f9c3c90ddb14657eef011778f0d79, i64 8) #8, !dbg !11498
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_100) #8, !dbg !11498
  %125 = zext i1 %124 to i8, !dbg !11498
  store i8 %125, ptr %_99, align 1, !dbg !11498
  %126 = load i8, ptr %_99, align 1, !dbg !11498, !range !1562, !noundef !19
  %127 = trunc i8 %126 to i1, !dbg !11498
  %_102 = zext i1 %127 to i64, !dbg !11498
  %128 = icmp eq i64 %_102, 0, !dbg !11498
  br i1 %128, label %bb100, label %bb99, !dbg !11498

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_96) #8, !dbg !11499
  %130 = zext i1 %129 to i8, !dbg !11499
  store i8 %130, ptr %_95, align 1, !dbg !11499
  %131 = load i8, ptr %_95, align 1, !dbg !11499, !range !1562, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !11499
  %_98 = zext i1 %132 to i64, !dbg !11499
  %133 = icmp eq i64 %_98, 0, !dbg !11499
  br i1 %133, label %bb96, label %bb95, !dbg !11499

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11517
  %135 = zext i1 %134 to i8, !dbg !11517
  store i8 %135, ptr %0, align 1, !dbg !11517
  br label %bb221, !dbg !11517

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11518
  %137 = zext i1 %136 to i8, !dbg !11518
  store i8 %137, ptr %0, align 1, !dbg !11518
  br label %bb221, !dbg !11518

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRECTION_FLAG
  %_114 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIRECTION_FLAG17h83a8ccf02af5febbE"(ptr align 8 %self) #8, !dbg !11494
  br i1 %_114, label %bb113, label %bb122, !dbg !11494

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !11495, !range !1562, !noundef !19
  %_105 = trunc i8 %138 to i1, !dbg !11495
  %_104 = xor i1 %_105, true, !dbg !11496
  br i1 %_104, label %bb103, label %bb107, !dbg !11496

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !11497
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_248573dbdb1f23c6f8497ef162ca133f, i64 13) #8, !dbg !11498
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_111) #8, !dbg !11498
  %140 = zext i1 %139 to i8, !dbg !11498
  store i8 %140, ptr %_110, align 1, !dbg !11498
  %141 = load i8, ptr %_110, align 1, !dbg !11498, !range !1562, !noundef !19
  %142 = trunc i8 %141 to i1, !dbg !11498
  %_113 = zext i1 %142 to i64, !dbg !11498
  %143 = icmp eq i64 %_113, 0, !dbg !11498
  br i1 %143, label %bb111, label %bb110, !dbg !11498

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_107) #8, !dbg !11499
  %145 = zext i1 %144 to i8, !dbg !11499
  store i8 %145, ptr %_106, align 1, !dbg !11499
  %146 = load i8, ptr %_106, align 1, !dbg !11499, !range !1562, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !11499
  %_109 = zext i1 %147 to i64, !dbg !11499
  %148 = icmp eq i64 %_109, 0, !dbg !11499
  br i1 %148, label %bb107, label %bb106, !dbg !11499

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11519
  %150 = zext i1 %149 to i8, !dbg !11519
  store i8 %150, ptr %0, align 1, !dbg !11519
  br label %bb221, !dbg !11519

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11520
  %152 = zext i1 %151 to i8, !dbg !11520
  store i8 %152, ptr %0, align 1, !dbg !11520
  br label %bb221, !dbg !11520

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::INTERRUPT_FLAG
  %_125 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14INTERRUPT_FLAG17he8edc186cf8d6375E"(ptr align 8 %self) #8, !dbg !11494
  br i1 %_125, label %bb124, label %bb133, !dbg !11494

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !11495, !range !1562, !noundef !19
  %_116 = trunc i8 %153 to i1, !dbg !11495
  %_115 = xor i1 %_116, true, !dbg !11496
  br i1 %_115, label %bb114, label %bb118, !dbg !11496

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !11497
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_33e28c56fe990dd47deb92a17608e414, i64 14) #8, !dbg !11498
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_122) #8, !dbg !11498
  %155 = zext i1 %154 to i8, !dbg !11498
  store i8 %155, ptr %_121, align 1, !dbg !11498
  %156 = load i8, ptr %_121, align 1, !dbg !11498, !range !1562, !noundef !19
  %157 = trunc i8 %156 to i1, !dbg !11498
  %_124 = zext i1 %157 to i64, !dbg !11498
  %158 = icmp eq i64 %_124, 0, !dbg !11498
  br i1 %158, label %bb122, label %bb121, !dbg !11498

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_118) #8, !dbg !11499
  %160 = zext i1 %159 to i8, !dbg !11499
  store i8 %160, ptr %_117, align 1, !dbg !11499
  %161 = load i8, ptr %_117, align 1, !dbg !11499, !range !1562, !noundef !19
  %162 = trunc i8 %161 to i1, !dbg !11499
  %_120 = zext i1 %162 to i64, !dbg !11499
  %163 = icmp eq i64 %_120, 0, !dbg !11499
  br i1 %163, label %bb118, label %bb117, !dbg !11499

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11521
  %165 = zext i1 %164 to i8, !dbg !11521
  store i8 %165, ptr %0, align 1, !dbg !11521
  br label %bb221, !dbg !11521

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11522
  %167 = zext i1 %166 to i8, !dbg !11522
  store i8 %167, ptr %0, align 1, !dbg !11522
  br label %bb221, !dbg !11522

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::TRAP_FLAG
  %_136 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9TRAP_FLAG17h3f86428cc35b2426E"(ptr align 8 %self) #8, !dbg !11494
  br i1 %_136, label %bb135, label %bb144, !dbg !11494

bb124:                                            ; preds = %bb122
  %168 = load i8, ptr %first, align 1, !dbg !11495, !range !1562, !noundef !19
  %_127 = trunc i8 %168 to i1, !dbg !11495
  %_126 = xor i1 %_127, true, !dbg !11496
  br i1 %_126, label %bb125, label %bb129, !dbg !11496

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !11497
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_301ac14af0c7742428f03f6fb56cbb88, i64 14) #8, !dbg !11498
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_133) #8, !dbg !11498
  %170 = zext i1 %169 to i8, !dbg !11498
  store i8 %170, ptr %_132, align 1, !dbg !11498
  %171 = load i8, ptr %_132, align 1, !dbg !11498, !range !1562, !noundef !19
  %172 = trunc i8 %171 to i1, !dbg !11498
  %_135 = zext i1 %172 to i64, !dbg !11498
  %173 = icmp eq i64 %_135, 0, !dbg !11498
  br i1 %173, label %bb133, label %bb132, !dbg !11498

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_129) #8, !dbg !11499
  %175 = zext i1 %174 to i8, !dbg !11499
  store i8 %175, ptr %_128, align 1, !dbg !11499
  %176 = load i8, ptr %_128, align 1, !dbg !11499, !range !1562, !noundef !19
  %177 = trunc i8 %176 to i1, !dbg !11499
  %_131 = zext i1 %177 to i64, !dbg !11499
  %178 = icmp eq i64 %_131, 0, !dbg !11499
  br i1 %178, label %bb129, label %bb128, !dbg !11499

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11523
  %180 = zext i1 %179 to i8, !dbg !11523
  store i8 %180, ptr %0, align 1, !dbg !11523
  br label %bb221, !dbg !11523

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11524
  %182 = zext i1 %181 to i8, !dbg !11524
  store i8 %182, ptr %0, align 1, !dbg !11524
  br label %bb221, !dbg !11524

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::SIGN_FLAG
  %_147 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SIGN_FLAG17had726b778bd65facE"(ptr align 8 %self) #8, !dbg !11494
  br i1 %_147, label %bb146, label %bb155, !dbg !11494

bb135:                                            ; preds = %bb133
  %183 = load i8, ptr %first, align 1, !dbg !11495, !range !1562, !noundef !19
  %_138 = trunc i8 %183 to i1, !dbg !11495
  %_137 = xor i1 %_138, true, !dbg !11496
  br i1 %_137, label %bb136, label %bb140, !dbg !11496

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !11497
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_4a4b1b5fd7f29778851f88943a80f7e2, i64 9) #8, !dbg !11498
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_144) #8, !dbg !11498
  %185 = zext i1 %184 to i8, !dbg !11498
  store i8 %185, ptr %_143, align 1, !dbg !11498
  %186 = load i8, ptr %_143, align 1, !dbg !11498, !range !1562, !noundef !19
  %187 = trunc i8 %186 to i1, !dbg !11498
  %_146 = zext i1 %187 to i64, !dbg !11498
  %188 = icmp eq i64 %_146, 0, !dbg !11498
  br i1 %188, label %bb144, label %bb143, !dbg !11498

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_140 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_140) #8, !dbg !11499
  %190 = zext i1 %189 to i8, !dbg !11499
  store i8 %190, ptr %_139, align 1, !dbg !11499
  %191 = load i8, ptr %_139, align 1, !dbg !11499, !range !1562, !noundef !19
  %192 = trunc i8 %191 to i1, !dbg !11499
  %_142 = zext i1 %192 to i64, !dbg !11499
  %193 = icmp eq i64 %_142, 0, !dbg !11499
  br i1 %193, label %bb140, label %bb139, !dbg !11499

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11525
  %195 = zext i1 %194 to i8, !dbg !11525
  store i8 %195, ptr %0, align 1, !dbg !11525
  br label %bb221, !dbg !11525

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11526
  %197 = zext i1 %196 to i8, !dbg !11526
  store i8 %197, ptr %0, align 1, !dbg !11526
  br label %bb221, !dbg !11526

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ZERO_FLAG
  %_158 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZERO_FLAG17h995a1d83f2653b40E"(ptr align 8 %self) #8, !dbg !11494
  br i1 %_158, label %bb157, label %bb166, !dbg !11494

bb146:                                            ; preds = %bb144
  %198 = load i8, ptr %first, align 1, !dbg !11495, !range !1562, !noundef !19
  %_149 = trunc i8 %198 to i1, !dbg !11495
  %_148 = xor i1 %_149, true, !dbg !11496
  br i1 %_148, label %bb147, label %bb151, !dbg !11496

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !11497
; call core::fmt::Formatter::write_str
  %_155 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_99472ab79f8778654111cd8cd4dce1f6, i64 9) #8, !dbg !11498
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_155) #8, !dbg !11498
  %200 = zext i1 %199 to i8, !dbg !11498
  store i8 %200, ptr %_154, align 1, !dbg !11498
  %201 = load i8, ptr %_154, align 1, !dbg !11498, !range !1562, !noundef !19
  %202 = trunc i8 %201 to i1, !dbg !11498
  %_157 = zext i1 %202 to i64, !dbg !11498
  %203 = icmp eq i64 %_157, 0, !dbg !11498
  br i1 %203, label %bb155, label %bb154, !dbg !11498

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_151) #8, !dbg !11499
  %205 = zext i1 %204 to i8, !dbg !11499
  store i8 %205, ptr %_150, align 1, !dbg !11499
  %206 = load i8, ptr %_150, align 1, !dbg !11499, !range !1562, !noundef !19
  %207 = trunc i8 %206 to i1, !dbg !11499
  %_153 = zext i1 %207 to i64, !dbg !11499
  %208 = icmp eq i64 %_153, 0, !dbg !11499
  br i1 %208, label %bb151, label %bb150, !dbg !11499

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11527
  %210 = zext i1 %209 to i8, !dbg !11527
  store i8 %210, ptr %0, align 1, !dbg !11527
  br label %bb221, !dbg !11527

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11528
  %212 = zext i1 %211 to i8, !dbg !11528
  store i8 %212, ptr %0, align 1, !dbg !11528
  br label %bb221, !dbg !11528

bb166:                                            ; preds = %bb162, %bb155
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::AUXILIARY_CARRY_FLAG
  %_169 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20AUXILIARY_CARRY_FLAG17hb680795184509d60E"(ptr align 8 %self) #8, !dbg !11494
  br i1 %_169, label %bb168, label %bb177, !dbg !11494

bb157:                                            ; preds = %bb155
  %213 = load i8, ptr %first, align 1, !dbg !11495, !range !1562, !noundef !19
  %_160 = trunc i8 %213 to i1, !dbg !11495
  %_159 = xor i1 %_160, true, !dbg !11496
  br i1 %_159, label %bb158, label %bb162, !dbg !11496

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !11497
; call core::fmt::Formatter::write_str
  %_166 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_233a007a17452bb68262e3c1f40af172, i64 9) #8, !dbg !11498
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_166) #8, !dbg !11498
  %215 = zext i1 %214 to i8, !dbg !11498
  store i8 %215, ptr %_165, align 1, !dbg !11498
  %216 = load i8, ptr %_165, align 1, !dbg !11498, !range !1562, !noundef !19
  %217 = trunc i8 %216 to i1, !dbg !11498
  %_168 = zext i1 %217 to i64, !dbg !11498
  %218 = icmp eq i64 %_168, 0, !dbg !11498
  br i1 %218, label %bb166, label %bb165, !dbg !11498

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_162 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_162) #8, !dbg !11499
  %220 = zext i1 %219 to i8, !dbg !11499
  store i8 %220, ptr %_161, align 1, !dbg !11499
  %221 = load i8, ptr %_161, align 1, !dbg !11499, !range !1562, !noundef !19
  %222 = trunc i8 %221 to i1, !dbg !11499
  %_164 = zext i1 %222 to i64, !dbg !11499
  %223 = icmp eq i64 %_164, 0, !dbg !11499
  br i1 %223, label %bb162, label %bb161, !dbg !11499

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11529
  %225 = zext i1 %224 to i8, !dbg !11529
  store i8 %225, ptr %0, align 1, !dbg !11529
  br label %bb221, !dbg !11529

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11530
  %227 = zext i1 %226 to i8, !dbg !11530
  store i8 %227, ptr %0, align 1, !dbg !11530
  br label %bb221, !dbg !11530

bb177:                                            ; preds = %bb173, %bb166
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::PARITY_FLAG
  %_180 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PARITY_FLAG17h02e312bec7ac016eE"(ptr align 8 %self) #8, !dbg !11494
  br i1 %_180, label %bb179, label %bb188, !dbg !11494

bb168:                                            ; preds = %bb166
  %228 = load i8, ptr %first, align 1, !dbg !11495, !range !1562, !noundef !19
  %_171 = trunc i8 %228 to i1, !dbg !11495
  %_170 = xor i1 %_171, true, !dbg !11496
  br i1 %_170, label %bb169, label %bb173, !dbg !11496

bb173:                                            ; preds = %bb169, %bb168
  store i8 0, ptr %first, align 1, !dbg !11497
; call core::fmt::Formatter::write_str
  %_177 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_28c2c26bc7b83b08dda497f27d5e048a, i64 20) #8, !dbg !11498
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_177) #8, !dbg !11498
  %230 = zext i1 %229 to i8, !dbg !11498
  store i8 %230, ptr %_176, align 1, !dbg !11498
  %231 = load i8, ptr %_176, align 1, !dbg !11498, !range !1562, !noundef !19
  %232 = trunc i8 %231 to i1, !dbg !11498
  %_179 = zext i1 %232 to i64, !dbg !11498
  %233 = icmp eq i64 %_179, 0, !dbg !11498
  br i1 %233, label %bb177, label %bb176, !dbg !11498

bb169:                                            ; preds = %bb168
; call core::fmt::Formatter::write_str
  %_173 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_173) #8, !dbg !11499
  %235 = zext i1 %234 to i8, !dbg !11499
  store i8 %235, ptr %_172, align 1, !dbg !11499
  %236 = load i8, ptr %_172, align 1, !dbg !11499, !range !1562, !noundef !19
  %237 = trunc i8 %236 to i1, !dbg !11499
  %_175 = zext i1 %237 to i64, !dbg !11499
  %238 = icmp eq i64 %_175, 0, !dbg !11499
  br i1 %238, label %bb173, label %bb172, !dbg !11499

bb172:                                            ; preds = %bb169
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11531
  %240 = zext i1 %239 to i8, !dbg !11531
  store i8 %240, ptr %0, align 1, !dbg !11531
  br label %bb221, !dbg !11531

bb176:                                            ; preds = %bb173
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11532
  %242 = zext i1 %241 to i8, !dbg !11532
  store i8 %242, ptr %0, align 1, !dbg !11532
  br label %bb221, !dbg !11532

bb188:                                            ; preds = %bb184, %bb177
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::CARRY_FLAG
  %_191 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CARRY_FLAG17h3c834b64c4cf1bd1E"(ptr align 8 %self) #8, !dbg !11494
  br i1 %_191, label %bb190, label %bb199, !dbg !11494

bb179:                                            ; preds = %bb177
  %243 = load i8, ptr %first, align 1, !dbg !11495, !range !1562, !noundef !19
  %_182 = trunc i8 %243 to i1, !dbg !11495
  %_181 = xor i1 %_182, true, !dbg !11496
  br i1 %_181, label %bb180, label %bb184, !dbg !11496

bb184:                                            ; preds = %bb180, %bb179
  store i8 0, ptr %first, align 1, !dbg !11497
; call core::fmt::Formatter::write_str
  %_188 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_4ac2882683871e4ddfd9eb00ed3ca0f8, i64 11) #8, !dbg !11498
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %244 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_188) #8, !dbg !11498
  %245 = zext i1 %244 to i8, !dbg !11498
  store i8 %245, ptr %_187, align 1, !dbg !11498
  %246 = load i8, ptr %_187, align 1, !dbg !11498, !range !1562, !noundef !19
  %247 = trunc i8 %246 to i1, !dbg !11498
  %_190 = zext i1 %247 to i64, !dbg !11498
  %248 = icmp eq i64 %_190, 0, !dbg !11498
  br i1 %248, label %bb188, label %bb187, !dbg !11498

bb180:                                            ; preds = %bb179
; call core::fmt::Formatter::write_str
  %_184 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %249 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_184) #8, !dbg !11499
  %250 = zext i1 %249 to i8, !dbg !11499
  store i8 %250, ptr %_183, align 1, !dbg !11499
  %251 = load i8, ptr %_183, align 1, !dbg !11499, !range !1562, !noundef !19
  %252 = trunc i8 %251 to i1, !dbg !11499
  %_186 = zext i1 %252 to i64, !dbg !11499
  %253 = icmp eq i64 %_186, 0, !dbg !11499
  br i1 %253, label %bb184, label %bb183, !dbg !11499

bb183:                                            ; preds = %bb180
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %254 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11533
  %255 = zext i1 %254 to i8, !dbg !11533
  store i8 %255, ptr %0, align 1, !dbg !11533
  br label %bb221, !dbg !11533

bb187:                                            ; preds = %bb184
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %256 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11534
  %257 = zext i1 %256 to i8, !dbg !11534
  store i8 %257, ptr %0, align 1, !dbg !11534
  br label %bb221, !dbg !11534

bb199:                                            ; preds = %bb195, %bb188
  %_203 = load i64, ptr %self, align 8, !dbg !11535, !noundef !19
; call x86_64::registers::rflags::RFlags::all
  %258 = call i64 @_ZN6x86_649registers6rflags6RFlags3all17hf5e770e9a0530debE() #8, !dbg !11536
  store i64 %258, ptr %_207, align 8, !dbg !11536
; call x86_64::registers::rflags::RFlags::bits
  %_205 = call i64 @_ZN6x86_649registers6rflags6RFlags4bits17h31a9e1ae11420909E(ptr align 8 %_207) #8, !dbg !11536
  %_204 = xor i64 %_205, -1, !dbg !11537
  %259 = and i64 %_203, %_204, !dbg !11535
  store i64 %259, ptr %extra_bits, align 8, !dbg !11535
  %260 = load i64, ptr %extra_bits, align 8, !dbg !11538, !noundef !19
  %261 = icmp eq i64 %260, 0, !dbg !11538
  br i1 %261, label %bb215, label %bb202, !dbg !11538

bb190:                                            ; preds = %bb188
  %262 = load i8, ptr %first, align 1, !dbg !11495, !range !1562, !noundef !19
  %_193 = trunc i8 %262 to i1, !dbg !11495
  %_192 = xor i1 %_193, true, !dbg !11496
  br i1 %_192, label %bb191, label %bb195, !dbg !11496

bb195:                                            ; preds = %bb191, %bb190
  store i8 0, ptr %first, align 1, !dbg !11497
; call core::fmt::Formatter::write_str
  %_199 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_7fde2caa5e786cf03241bc614c426f83, i64 10) #8, !dbg !11498
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %263 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_199) #8, !dbg !11498
  %264 = zext i1 %263 to i8, !dbg !11498
  store i8 %264, ptr %_198, align 1, !dbg !11498
  %265 = load i8, ptr %_198, align 1, !dbg !11498, !range !1562, !noundef !19
  %266 = trunc i8 %265 to i1, !dbg !11498
  %_201 = zext i1 %266 to i64, !dbg !11498
  %267 = icmp eq i64 %_201, 0, !dbg !11498
  br i1 %267, label %bb199, label %bb198, !dbg !11498

bb191:                                            ; preds = %bb190
; call core::fmt::Formatter::write_str
  %_195 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %268 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_195) #8, !dbg !11499
  %269 = zext i1 %268 to i8, !dbg !11499
  store i8 %269, ptr %_194, align 1, !dbg !11499
  %270 = load i8, ptr %_194, align 1, !dbg !11499, !range !1562, !noundef !19
  %271 = trunc i8 %270 to i1, !dbg !11499
  %_197 = zext i1 %271 to i64, !dbg !11499
  %272 = icmp eq i64 %_197, 0, !dbg !11499
  br i1 %272, label %bb195, label %bb194, !dbg !11499

bb194:                                            ; preds = %bb191
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %273 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11539
  %274 = zext i1 %273 to i8, !dbg !11539
  store i8 %274, ptr %0, align 1, !dbg !11539
  br label %bb221, !dbg !11539

bb198:                                            ; preds = %bb195
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %275 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11540
  %276 = zext i1 %275 to i8, !dbg !11540
  store i8 %276, ptr %0, align 1, !dbg !11540
  br label %bb221, !dbg !11540

bb215:                                            ; preds = %bb210, %bb199
  %277 = load i8, ptr %first, align 1, !dbg !11541, !range !1562, !noundef !19
  %_222 = trunc i8 %277 to i1, !dbg !11541
  br i1 %_222, label %bb216, label %bb220, !dbg !11541

bb202:                                            ; preds = %bb199
  %278 = load i8, ptr %first, align 1, !dbg !11542, !range !1562, !noundef !19
  %_209 = trunc i8 %278 to i1, !dbg !11542
  %_208 = xor i1 %_209, true, !dbg !11543
  br i1 %_208, label %bb203, label %bb207, !dbg !11543

bb207:                                            ; preds = %bb203, %bb202
  store i8 0, ptr %first, align 1, !dbg !11544
; call core::fmt::Formatter::write_str
  %_215 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !11545
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %279 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_215) #8, !dbg !11545
  %280 = zext i1 %279 to i8, !dbg !11545
  store i8 %280, ptr %_214, align 1, !dbg !11545
  %281 = load i8, ptr %_214, align 1, !dbg !11545, !range !1562, !noundef !19
  %282 = trunc i8 %281 to i1, !dbg !11545
  %_217 = zext i1 %282 to i64, !dbg !11545
  %283 = icmp eq i64 %_217, 0, !dbg !11545
  br i1 %283, label %bb210, label %bb211, !dbg !11545

bb203:                                            ; preds = %bb202
; call core::fmt::Formatter::write_str
  %_211 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11546
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %284 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_211) #8, !dbg !11546
  %285 = zext i1 %284 to i8, !dbg !11546
  store i8 %285, ptr %_210, align 1, !dbg !11546
  %286 = load i8, ptr %_210, align 1, !dbg !11546, !range !1562, !noundef !19
  %287 = trunc i8 %286 to i1, !dbg !11546
  %_213 = zext i1 %287 to i64, !dbg !11546
  %288 = icmp eq i64 %_213, 0, !dbg !11546
  br i1 %288, label %bb207, label %bb206, !dbg !11546

bb206:                                            ; preds = %bb203
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %289 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11547
  %290 = zext i1 %289 to i8, !dbg !11547
  store i8 %290, ptr %0, align 1, !dbg !11547
  br label %bb221, !dbg !11547

bb210:                                            ; preds = %bb207
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_219 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !11548
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %291 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_219) #8, !dbg !11548
  %292 = zext i1 %291 to i8, !dbg !11548
  store i8 %292, ptr %_218, align 1, !dbg !11548
  %293 = load i8, ptr %_218, align 1, !dbg !11548, !range !1562, !noundef !19
  %294 = trunc i8 %293 to i1, !dbg !11548
  %_221 = zext i1 %294 to i64, !dbg !11548
  %295 = icmp eq i64 %_221, 0, !dbg !11548
  br i1 %295, label %bb215, label %bb214, !dbg !11548

bb211:                                            ; preds = %bb207
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %296 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11549
  %297 = zext i1 %296 to i8, !dbg !11549
  store i8 %297, ptr %0, align 1, !dbg !11549
  br label %bb221, !dbg !11549

bb214:                                            ; preds = %bb210
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %298 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11550
  %299 = zext i1 %298 to i8, !dbg !11550
  store i8 %299, ptr %0, align 1, !dbg !11550
  br label %bb221, !dbg !11550

bb220:                                            ; preds = %bb216, %bb215
  store i8 0, ptr %0, align 1, !dbg !11551
  br label %bb221, !dbg !11501

bb216:                                            ; preds = %bb215
; call core::fmt::Formatter::write_str
  %_224 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !11552
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %300 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_224) #8, !dbg !11552
  %301 = zext i1 %300 to i8, !dbg !11552
  store i8 %301, ptr %_223, align 1, !dbg !11552
  %302 = load i8, ptr %_223, align 1, !dbg !11552, !range !1562, !noundef !19
  %303 = trunc i8 %302 to i1, !dbg !11552
  %_226 = zext i1 %303 to i64, !dbg !11552
  %304 = icmp eq i64 %_226, 0, !dbg !11552
  br i1 %304, label %bb220, label %bb219, !dbg !11552

bb219:                                            ; preds = %bb216
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %305 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11553
  %306 = zext i1 %305 to i8, !dbg !11553
  store i8 %306, ptr %0, align 1, !dbg !11553
  br label %bb221, !dbg !11553

bb6:                                              ; No predecessors!
  unreachable, !dbg !11499
}

; <x86_64::registers::rflags::RFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hbe61e28a08236ee9E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11554 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11557, metadata !DIExpression()), !dbg !11559
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11558, metadata !DIExpression()), !dbg !11560
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h5f0c4b4d1421fd03E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11561
  ret i1 %0, !dbg !11562
}

; <x86_64::registers::rflags::RFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h22814b5c89cc5dd8E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11563 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11566, metadata !DIExpression()), !dbg !11568
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11567, metadata !DIExpression()), !dbg !11569
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hf60dbb16d29a8181E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11570
  ret i1 %0, !dbg !11571
}

; <x86_64::registers::rflags::RFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17ha505d4a2d25d3ac8E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11572 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11575, metadata !DIExpression()), !dbg !11577
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11576, metadata !DIExpression()), !dbg !11578
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11579
  ret i1 %0, !dbg !11580
}

; <x86_64::registers::rflags::RFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h3081e11c3d00e38aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11581 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11584, metadata !DIExpression()), !dbg !11586
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11585, metadata !DIExpression()), !dbg !11587
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h4da77c41649bbbeaE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11588
  ret i1 %0, !dbg !11589
}

; x86_64::registers::rflags::RFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers6rflags6RFlags3all17hf5e770e9a0530debE() unnamed_addr #0 !dbg !11590 {
start:
  %0 = alloca i64, align 8
  store i64 4161493, ptr %0, align 8, !dbg !11593
  %1 = load i64, ptr %0, align 8, !dbg !11594, !noundef !19
  ret i64 %1, !dbg !11594
}

; x86_64::registers::rflags::RFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers6rflags6RFlags4bits17h31a9e1ae11420909E(ptr align 8 %self) unnamed_addr #0 !dbg !11595 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11599, metadata !DIExpression()), !dbg !11600
  %0 = load i64, ptr %self, align 8, !dbg !11601, !noundef !19
  ret i64 %0, !dbg !11602
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ID
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$2ID17hc04c7f2e94983af3E"(ptr align 8 %self) unnamed_addr #0 !dbg !11603 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11609, metadata !DIExpression()), !dbg !11612
  br i1 false, label %bb2, label %bb1, !dbg !11612

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11612, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11612
  %1 = zext i1 %_5 to i8, !dbg !11612
  store i8 %1, ptr %_2, align 1, !dbg !11612
  br label %bb3, !dbg !11612

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11612
  br label %bb3, !dbg !11612

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11612, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11612
  br i1 %3, label %bb4, label %bb5, !dbg !11612

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11612, !noundef !19
  %_7 = and i64 %_8, 2097152, !dbg !11612
  %4 = icmp eq i64 %_7, 2097152, !dbg !11612
  %5 = zext i1 %4 to i8, !dbg !11612
  store i8 %5, ptr %0, align 1, !dbg !11612
  br label %bb6, !dbg !11612

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11612
  br label %bb6, !dbg !11612

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11613, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11613
  ret i1 %7, !dbg !11613
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT_PENDING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25VIRTUAL_INTERRUPT_PENDING17hda249daf871426d2E"(ptr align 8 %self) unnamed_addr #0 !dbg !11614 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11616, metadata !DIExpression()), !dbg !11618
  br i1 false, label %bb2, label %bb1, !dbg !11618

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11618, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11618
  %1 = zext i1 %_5 to i8, !dbg !11618
  store i8 %1, ptr %_2, align 1, !dbg !11618
  br label %bb3, !dbg !11618

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11618
  br label %bb3, !dbg !11618

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11618, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11618
  br i1 %3, label %bb4, label %bb5, !dbg !11618

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11618, !noundef !19
  %_7 = and i64 %_8, 1048576, !dbg !11618
  %4 = icmp eq i64 %_7, 1048576, !dbg !11618
  %5 = zext i1 %4 to i8, !dbg !11618
  store i8 %5, ptr %0, align 1, !dbg !11618
  br label %bb6, !dbg !11618

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11618
  br label %bb6, !dbg !11618

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11619, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11619
  ret i1 %7, !dbg !11619
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_INTERRUPT17hafeb3ed303969048E"(ptr align 8 %self) unnamed_addr #0 !dbg !11620 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11622, metadata !DIExpression()), !dbg !11624
  br i1 false, label %bb2, label %bb1, !dbg !11624

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11624, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11624
  %1 = zext i1 %_5 to i8, !dbg !11624
  store i8 %1, ptr %_2, align 1, !dbg !11624
  br label %bb3, !dbg !11624

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11624
  br label %bb3, !dbg !11624

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11624, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11624
  br i1 %3, label %bb4, label %bb5, !dbg !11624

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11624, !noundef !19
  %_7 = and i64 %_8, 524288, !dbg !11624
  %4 = icmp eq i64 %_7, 524288, !dbg !11624
  %5 = zext i1 %4 to i8, !dbg !11624
  store i8 %5, ptr %0, align 1, !dbg !11624
  br label %bb6, !dbg !11624

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11624
  br label %bb6, !dbg !11624

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11625, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11625
  ret i1 %7, !dbg !11625
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_CHECK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ALIGNMENT_CHECK17h1904890ec28efae1E"(ptr align 8 %self) unnamed_addr #0 !dbg !11626 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11628, metadata !DIExpression()), !dbg !11630
  br i1 false, label %bb2, label %bb1, !dbg !11630

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11630, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11630
  %1 = zext i1 %_5 to i8, !dbg !11630
  store i8 %1, ptr %_2, align 1, !dbg !11630
  br label %bb3, !dbg !11630

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11630
  br label %bb3, !dbg !11630

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11630, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11630
  br i1 %3, label %bb4, label %bb5, !dbg !11630

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11630, !noundef !19
  %_7 = and i64 %_8, 262144, !dbg !11630
  %4 = icmp eq i64 %_7, 262144, !dbg !11630
  %5 = zext i1 %4 to i8, !dbg !11630
  store i8 %5, ptr %0, align 1, !dbg !11630
  br label %bb6, !dbg !11630

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11630
  br label %bb6, !dbg !11630

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11631, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11631
  ret i1 %7, !dbg !11631
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_8086_MODE17h17c0ba0bcc66f58dE"(ptr align 8 %self) unnamed_addr #0 !dbg !11632 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11634, metadata !DIExpression()), !dbg !11636
  br i1 false, label %bb2, label %bb1, !dbg !11636

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11636, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11636
  %1 = zext i1 %_5 to i8, !dbg !11636
  store i8 %1, ptr %_2, align 1, !dbg !11636
  br label %bb3, !dbg !11636

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11636
  br label %bb3, !dbg !11636

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11636, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11636
  br i1 %3, label %bb4, label %bb5, !dbg !11636

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11636, !noundef !19
  %_7 = and i64 %_8, 131072, !dbg !11636
  %4 = icmp eq i64 %_7, 131072, !dbg !11636
  %5 = zext i1 %4 to i8, !dbg !11636
  store i8 %5, ptr %0, align 1, !dbg !11636
  br label %bb6, !dbg !11636

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11636
  br label %bb6, !dbg !11636

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11637, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11637
  ret i1 %7, !dbg !11637
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::RESUME_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11RESUME_FLAG17h1d31bd80d09df8e9E"(ptr align 8 %self) unnamed_addr #0 !dbg !11638 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11640, metadata !DIExpression()), !dbg !11642
  br i1 false, label %bb2, label %bb1, !dbg !11642

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11642, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11642
  %1 = zext i1 %_5 to i8, !dbg !11642
  store i8 %1, ptr %_2, align 1, !dbg !11642
  br label %bb3, !dbg !11642

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11642
  br label %bb3, !dbg !11642

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11642, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11642
  br i1 %3, label %bb4, label %bb5, !dbg !11642

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11642, !noundef !19
  %_7 = and i64 %_8, 65536, !dbg !11642
  %4 = icmp eq i64 %_7, 65536, !dbg !11642
  %5 = zext i1 %4 to i8, !dbg !11642
  store i8 %5, ptr %0, align 1, !dbg !11642
  br label %bb6, !dbg !11642

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11642
  br label %bb6, !dbg !11642

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11643, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11643
  ret i1 %7, !dbg !11643
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::NESTED_TASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11NESTED_TASK17h08beb38140660cacE"(ptr align 8 %self) unnamed_addr #0 !dbg !11644 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11646, metadata !DIExpression()), !dbg !11648
  br i1 false, label %bb2, label %bb1, !dbg !11648

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11648, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11648
  %1 = zext i1 %_5 to i8, !dbg !11648
  store i8 %1, ptr %_2, align 1, !dbg !11648
  br label %bb3, !dbg !11648

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11648
  br label %bb3, !dbg !11648

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11648, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11648
  br i1 %3, label %bb4, label %bb5, !dbg !11648

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11648, !noundef !19
  %_7 = and i64 %_8, 16384, !dbg !11648
  %4 = icmp eq i64 %_7, 16384, !dbg !11648
  %5 = zext i1 %4 to i8, !dbg !11648
  store i8 %5, ptr %0, align 1, !dbg !11648
  br label %bb6, !dbg !11648

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11648
  br label %bb6, !dbg !11648

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11649, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11649
  ret i1 %7, !dbg !11649
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_HIGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9IOPL_HIGH17h9f9fbbf89b1d7452E"(ptr align 8 %self) unnamed_addr #0 !dbg !11650 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11652, metadata !DIExpression()), !dbg !11654
  br i1 false, label %bb2, label %bb1, !dbg !11654

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11654, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11654
  %1 = zext i1 %_5 to i8, !dbg !11654
  store i8 %1, ptr %_2, align 1, !dbg !11654
  br label %bb3, !dbg !11654

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11654
  br label %bb3, !dbg !11654

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11654, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11654
  br i1 %3, label %bb4, label %bb5, !dbg !11654

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11654, !noundef !19
  %_7 = and i64 %_8, 8192, !dbg !11654
  %4 = icmp eq i64 %_7, 8192, !dbg !11654
  %5 = zext i1 %4 to i8, !dbg !11654
  store i8 %5, ptr %0, align 1, !dbg !11654
  br label %bb6, !dbg !11654

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11654
  br label %bb6, !dbg !11654

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11655, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11655
  ret i1 %7, !dbg !11655
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_LOW
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8IOPL_LOW17hb2ffbfe460b36f41E"(ptr align 8 %self) unnamed_addr #0 !dbg !11656 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11658, metadata !DIExpression()), !dbg !11660
  br i1 false, label %bb2, label %bb1, !dbg !11660

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11660, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11660
  %1 = zext i1 %_5 to i8, !dbg !11660
  store i8 %1, ptr %_2, align 1, !dbg !11660
  br label %bb3, !dbg !11660

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11660
  br label %bb3, !dbg !11660

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11660, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11660
  br i1 %3, label %bb4, label %bb5, !dbg !11660

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11660, !noundef !19
  %_7 = and i64 %_8, 4096, !dbg !11660
  %4 = icmp eq i64 %_7, 4096, !dbg !11660
  %5 = zext i1 %4 to i8, !dbg !11660
  store i8 %5, ptr %0, align 1, !dbg !11660
  br label %bb6, !dbg !11660

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11660
  br label %bb6, !dbg !11660

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11661, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11661
  ret i1 %7, !dbg !11661
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_FLAG17hf51098e6bacf577dE"(ptr align 8 %self) unnamed_addr #0 !dbg !11662 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11664, metadata !DIExpression()), !dbg !11666
  br i1 false, label %bb2, label %bb1, !dbg !11666

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11666, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11666
  %1 = zext i1 %_5 to i8, !dbg !11666
  store i8 %1, ptr %_2, align 1, !dbg !11666
  br label %bb3, !dbg !11666

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11666
  br label %bb3, !dbg !11666

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11666, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11666
  br i1 %3, label %bb4, label %bb5, !dbg !11666

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11666, !noundef !19
  %_7 = and i64 %_8, 2048, !dbg !11666
  %4 = icmp eq i64 %_7, 2048, !dbg !11666
  %5 = zext i1 %4 to i8, !dbg !11666
  store i8 %5, ptr %0, align 1, !dbg !11666
  br label %bb6, !dbg !11666

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11666
  br label %bb6, !dbg !11666

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11667, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11667
  ret i1 %7, !dbg !11667
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRECTION_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIRECTION_FLAG17h83a8ccf02af5febbE"(ptr align 8 %self) unnamed_addr #0 !dbg !11668 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11670, metadata !DIExpression()), !dbg !11672
  br i1 false, label %bb2, label %bb1, !dbg !11672

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11672, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11672
  %1 = zext i1 %_5 to i8, !dbg !11672
  store i8 %1, ptr %_2, align 1, !dbg !11672
  br label %bb3, !dbg !11672

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11672
  br label %bb3, !dbg !11672

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11672, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11672
  br i1 %3, label %bb4, label %bb5, !dbg !11672

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11672, !noundef !19
  %_7 = and i64 %_8, 1024, !dbg !11672
  %4 = icmp eq i64 %_7, 1024, !dbg !11672
  %5 = zext i1 %4 to i8, !dbg !11672
  store i8 %5, ptr %0, align 1, !dbg !11672
  br label %bb6, !dbg !11672

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11672
  br label %bb6, !dbg !11672

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11673, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11673
  ret i1 %7, !dbg !11673
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::INTERRUPT_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14INTERRUPT_FLAG17he8edc186cf8d6375E"(ptr align 8 %self) unnamed_addr #0 !dbg !11674 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11676, metadata !DIExpression()), !dbg !11678
  br i1 false, label %bb2, label %bb1, !dbg !11678

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11678, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11678
  %1 = zext i1 %_5 to i8, !dbg !11678
  store i8 %1, ptr %_2, align 1, !dbg !11678
  br label %bb3, !dbg !11678

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11678
  br label %bb3, !dbg !11678

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11678, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11678
  br i1 %3, label %bb4, label %bb5, !dbg !11678

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11678, !noundef !19
  %_7 = and i64 %_8, 512, !dbg !11678
  %4 = icmp eq i64 %_7, 512, !dbg !11678
  %5 = zext i1 %4 to i8, !dbg !11678
  store i8 %5, ptr %0, align 1, !dbg !11678
  br label %bb6, !dbg !11678

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11678
  br label %bb6, !dbg !11678

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11679, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11679
  ret i1 %7, !dbg !11679
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::TRAP_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9TRAP_FLAG17h3f86428cc35b2426E"(ptr align 8 %self) unnamed_addr #0 !dbg !11680 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11682, metadata !DIExpression()), !dbg !11684
  br i1 false, label %bb2, label %bb1, !dbg !11684

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11684, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11684
  %1 = zext i1 %_5 to i8, !dbg !11684
  store i8 %1, ptr %_2, align 1, !dbg !11684
  br label %bb3, !dbg !11684

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11684
  br label %bb3, !dbg !11684

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11684, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11684
  br i1 %3, label %bb4, label %bb5, !dbg !11684

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11684, !noundef !19
  %_7 = and i64 %_8, 256, !dbg !11684
  %4 = icmp eq i64 %_7, 256, !dbg !11684
  %5 = zext i1 %4 to i8, !dbg !11684
  store i8 %5, ptr %0, align 1, !dbg !11684
  br label %bb6, !dbg !11684

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11684
  br label %bb6, !dbg !11684

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11685, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11685
  ret i1 %7, !dbg !11685
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::SIGN_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SIGN_FLAG17had726b778bd65facE"(ptr align 8 %self) unnamed_addr #0 !dbg !11686 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11688, metadata !DIExpression()), !dbg !11690
  br i1 false, label %bb2, label %bb1, !dbg !11690

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11690, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11690
  %1 = zext i1 %_5 to i8, !dbg !11690
  store i8 %1, ptr %_2, align 1, !dbg !11690
  br label %bb3, !dbg !11690

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11690
  br label %bb3, !dbg !11690

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11690, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11690
  br i1 %3, label %bb4, label %bb5, !dbg !11690

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11690, !noundef !19
  %_7 = and i64 %_8, 128, !dbg !11690
  %4 = icmp eq i64 %_7, 128, !dbg !11690
  %5 = zext i1 %4 to i8, !dbg !11690
  store i8 %5, ptr %0, align 1, !dbg !11690
  br label %bb6, !dbg !11690

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11690
  br label %bb6, !dbg !11690

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11691, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11691
  ret i1 %7, !dbg !11691
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ZERO_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZERO_FLAG17h995a1d83f2653b40E"(ptr align 8 %self) unnamed_addr #0 !dbg !11692 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11694, metadata !DIExpression()), !dbg !11696
  br i1 false, label %bb2, label %bb1, !dbg !11696

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11696, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11696
  %1 = zext i1 %_5 to i8, !dbg !11696
  store i8 %1, ptr %_2, align 1, !dbg !11696
  br label %bb3, !dbg !11696

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11696
  br label %bb3, !dbg !11696

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11696, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11696
  br i1 %3, label %bb4, label %bb5, !dbg !11696

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11696, !noundef !19
  %_7 = and i64 %_8, 64, !dbg !11696
  %4 = icmp eq i64 %_7, 64, !dbg !11696
  %5 = zext i1 %4 to i8, !dbg !11696
  store i8 %5, ptr %0, align 1, !dbg !11696
  br label %bb6, !dbg !11696

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11696
  br label %bb6, !dbg !11696

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11697, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11697
  ret i1 %7, !dbg !11697
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::AUXILIARY_CARRY_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20AUXILIARY_CARRY_FLAG17hb680795184509d60E"(ptr align 8 %self) unnamed_addr #0 !dbg !11698 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11700, metadata !DIExpression()), !dbg !11702
  br i1 false, label %bb2, label %bb1, !dbg !11702

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11702, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11702
  %1 = zext i1 %_5 to i8, !dbg !11702
  store i8 %1, ptr %_2, align 1, !dbg !11702
  br label %bb3, !dbg !11702

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11702
  br label %bb3, !dbg !11702

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11702, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11702
  br i1 %3, label %bb4, label %bb5, !dbg !11702

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11702, !noundef !19
  %_7 = and i64 %_8, 16, !dbg !11702
  %4 = icmp eq i64 %_7, 16, !dbg !11702
  %5 = zext i1 %4 to i8, !dbg !11702
  store i8 %5, ptr %0, align 1, !dbg !11702
  br label %bb6, !dbg !11702

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11702
  br label %bb6, !dbg !11702

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11703, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11703
  ret i1 %7, !dbg !11703
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::PARITY_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PARITY_FLAG17h02e312bec7ac016eE"(ptr align 8 %self) unnamed_addr #0 !dbg !11704 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11706, metadata !DIExpression()), !dbg !11708
  br i1 false, label %bb2, label %bb1, !dbg !11708

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11708, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11708
  %1 = zext i1 %_5 to i8, !dbg !11708
  store i8 %1, ptr %_2, align 1, !dbg !11708
  br label %bb3, !dbg !11708

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11708
  br label %bb3, !dbg !11708

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11708, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11708
  br i1 %3, label %bb4, label %bb5, !dbg !11708

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11708, !noundef !19
  %_7 = and i64 %_8, 4, !dbg !11708
  %4 = icmp eq i64 %_7, 4, !dbg !11708
  %5 = zext i1 %4 to i8, !dbg !11708
  store i8 %5, ptr %0, align 1, !dbg !11708
  br label %bb6, !dbg !11708

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11708
  br label %bb6, !dbg !11708

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11709, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11709
  ret i1 %7, !dbg !11709
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::CARRY_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CARRY_FLAG17h3c834b64c4cf1bd1E"(ptr align 8 %self) unnamed_addr #0 !dbg !11710 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11712, metadata !DIExpression()), !dbg !11714
  br i1 false, label %bb2, label %bb1, !dbg !11714

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11714, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !11714
  %1 = zext i1 %_5 to i8, !dbg !11714
  store i8 %1, ptr %_2, align 1, !dbg !11714
  br label %bb3, !dbg !11714

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11714
  br label %bb3, !dbg !11714

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11714, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !11714
  br i1 %3, label %bb4, label %bb5, !dbg !11714

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11714, !noundef !19
  %_7 = and i64 %_8, 1, !dbg !11714
  %4 = icmp eq i64 %_7, 1, !dbg !11714
  %5 = zext i1 %4 to i8, !dbg !11714
  store i8 %5, ptr %0, align 1, !dbg !11714
  br label %bb6, !dbg !11714

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11714
  br label %bb6, !dbg !11714

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11715, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !11715
  ret i1 %7, !dbg !11715
}

; <x86_64::registers::segmentation::CS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..CS$u20$as$u20$core..fmt..Debug$GT$3fmt17hf209fecc13cd7139E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11716 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11723, metadata !DIExpression()), !dbg !11725
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11724, metadata !DIExpression()), !dbg !11725
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_98375afb55e90f96f57ab62a1fa27cd9, i64 2) #8, !dbg !11725
  ret i1 %0, !dbg !11726
}

; <x86_64::registers::segmentation::SS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..SS$u20$as$u20$core..fmt..Debug$GT$3fmt17h40b840b5cd9b08c9E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11727 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11734, metadata !DIExpression()), !dbg !11736
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11735, metadata !DIExpression()), !dbg !11736
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_6b11ef8a9190c43c951bec7a40cac59a, i64 2) #8, !dbg !11736
  ret i1 %0, !dbg !11737
}

; <x86_64::registers::segmentation::DS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..DS$u20$as$u20$core..fmt..Debug$GT$3fmt17hc567d67fc375038eE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11738 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11745, metadata !DIExpression()), !dbg !11747
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11746, metadata !DIExpression()), !dbg !11747
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_3b607e04088b2e7242a777869149471c, i64 2) #8, !dbg !11747
  ret i1 %0, !dbg !11748
}

; <x86_64::registers::segmentation::ES as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..ES$u20$as$u20$core..fmt..Debug$GT$3fmt17he86b01793e6d5522E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11749 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11756, metadata !DIExpression()), !dbg !11758
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11757, metadata !DIExpression()), !dbg !11758
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_e948a861ba631e650e60399081c93095, i64 2) #8, !dbg !11758
  ret i1 %0, !dbg !11759
}

; <x86_64::registers::segmentation::FS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..FS$u20$as$u20$core..fmt..Debug$GT$3fmt17hbdb7a1a9018393c4E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11760 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11767, metadata !DIExpression()), !dbg !11769
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11768, metadata !DIExpression()), !dbg !11769
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_5571647c858c361d1c071a9c1a49a0cd, i64 2) #8, !dbg !11769
  ret i1 %0, !dbg !11770
}

; <x86_64::registers::segmentation::GS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..GS$u20$as$u20$core..fmt..Debug$GT$3fmt17h768b0e5588b3d70eE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11771 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11777, metadata !DIExpression()), !dbg !11779
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11778, metadata !DIExpression()), !dbg !11779
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_bea79a7c9df5c2071640f13b85c51d25, i64 2) #8, !dbg !11779
  ret i1 %0, !dbg !11780
}

; <x86_64::registers::xcontrol::XCr0 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN70_$LT$x86_64..registers..xcontrol..XCr0$u20$as$u20$core..fmt..Debug$GT$3fmt17h876b213a4275ae4eE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11781 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11790, metadata !DIExpression()), !dbg !11792
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11791, metadata !DIExpression()), !dbg !11792
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_280ce539e2c734d501835e1b4f95c081, i64 4) #8, !dbg !11792
  ret i1 %0, !dbg !11793
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h8f0b3e6f5c08a1daE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11794 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_146 = alloca i8, align 1
  %_141 = alloca i8, align 1
  %_137 = alloca i8, align 1
  %_133 = alloca i8, align 1
  %_130 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !11807, metadata !DIExpression()), !dbg !11913
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !11809, metadata !DIExpression()), !dbg !11914
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !11811, metadata !DIExpression()), !dbg !11915
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !11813, metadata !DIExpression()), !dbg !11916
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !11815, metadata !DIExpression()), !dbg !11917
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !11817, metadata !DIExpression()), !dbg !11918
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !11819, metadata !DIExpression()), !dbg !11919
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !11821, metadata !DIExpression()), !dbg !11920
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !11823, metadata !DIExpression()), !dbg !11921
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !11825, metadata !DIExpression()), !dbg !11922
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !11827, metadata !DIExpression()), !dbg !11923
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !11829, metadata !DIExpression()), !dbg !11924
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !11831, metadata !DIExpression()), !dbg !11925
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !11833, metadata !DIExpression()), !dbg !11926
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !11835, metadata !DIExpression()), !dbg !11927
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !11837, metadata !DIExpression()), !dbg !11928
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !11839, metadata !DIExpression()), !dbg !11929
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !11841, metadata !DIExpression()), !dbg !11930
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !11843, metadata !DIExpression()), !dbg !11931
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !11845, metadata !DIExpression()), !dbg !11932
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !11847, metadata !DIExpression()), !dbg !11933
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !11849, metadata !DIExpression()), !dbg !11934
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !11851, metadata !DIExpression()), !dbg !11935
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !11853, metadata !DIExpression()), !dbg !11936
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !11855, metadata !DIExpression()), !dbg !11937
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !11857, metadata !DIExpression()), !dbg !11938
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !11859, metadata !DIExpression()), !dbg !11939
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !11861, metadata !DIExpression()), !dbg !11940
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !11863, metadata !DIExpression()), !dbg !11941
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !11865, metadata !DIExpression()), !dbg !11942
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !11867, metadata !DIExpression()), !dbg !11943
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !11869, metadata !DIExpression()), !dbg !11944
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !11871, metadata !DIExpression()), !dbg !11945
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !11873, metadata !DIExpression()), !dbg !11946
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !11875, metadata !DIExpression()), !dbg !11947
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !11877, metadata !DIExpression()), !dbg !11948
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !11879, metadata !DIExpression()), !dbg !11949
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !11881, metadata !DIExpression()), !dbg !11950
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !11883, metadata !DIExpression()), !dbg !11951
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !11885, metadata !DIExpression()), !dbg !11952
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !11887, metadata !DIExpression()), !dbg !11953
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !11889, metadata !DIExpression()), !dbg !11954
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !11891, metadata !DIExpression()), !dbg !11955
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !11893, metadata !DIExpression()), !dbg !11956
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !11897, metadata !DIExpression()), !dbg !11957
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !11899, metadata !DIExpression()), !dbg !11958
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !11901, metadata !DIExpression()), !dbg !11959
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !11903, metadata !DIExpression()), !dbg !11960
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !11905, metadata !DIExpression()), !dbg !11961
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !11907, metadata !DIExpression()), !dbg !11962
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !11909, metadata !DIExpression()), !dbg !11963
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !11911, metadata !DIExpression()), !dbg !11964
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !11964
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11803, metadata !DIExpression()), !dbg !11965
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !11964
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11804, metadata !DIExpression()), !dbg !11966
  call void @llvm.dbg.declare(metadata ptr %first, metadata !11805, metadata !DIExpression()), !dbg !11967
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !11895, metadata !DIExpression()), !dbg !11968
  store i8 1, ptr %first, align 1, !dbg !11969
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::X87
  %_4 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3X8717hf10fd35d5aa1afacE"(ptr align 8 %self) #8, !dbg !11970
  br i1 %_4, label %bb2, label %bb12, !dbg !11970

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::SSE
  %_15 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SSE17h78d5f7f46af3f5e4E"(ptr align 8 %self) #8, !dbg !11970
  br i1 %_15, label %bb14, label %bb23, !dbg !11970

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !11971, !range !1562, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !11971
  %_5 = xor i1 %_6, true, !dbg !11972
  br i1 %_5, label %bb3, label %bb8, !dbg !11972

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !11973
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_747a0b7482a2129eb50740be0e7177f8, i64 3) #8, !dbg !11974
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_12) #8, !dbg !11974
  %3 = zext i1 %2 to i8, !dbg !11974
  store i8 %3, ptr %_11, align 1, !dbg !11974
  %4 = load i8, ptr %_11, align 1, !dbg !11974, !range !1562, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !11974
  %_14 = zext i1 %5 to i64, !dbg !11974
  %6 = icmp eq i64 %_14, 0, !dbg !11974
  br i1 %6, label %bb12, label %bb11, !dbg !11974

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_8) #8, !dbg !11975
  %8 = zext i1 %7 to i8, !dbg !11975
  store i8 %8, ptr %_7, align 1, !dbg !11975
  %9 = load i8, ptr %_7, align 1, !dbg !11975, !range !1562, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !11975
  %_10 = zext i1 %10 to i64, !dbg !11975
  %11 = icmp eq i64 %_10, 0, !dbg !11975
  br i1 %11, label %bb8, label %bb7, !dbg !11975

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11976
  %13 = zext i1 %12 to i8, !dbg !11976
  store i8 %13, ptr %0, align 1, !dbg !11976
  br label %bb144, !dbg !11976

bb144:                                            ; preds = %bb143, %bb142, %bb137, %bb134, %bb129, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !11977, !range !1562, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !11977
  ret i1 %15, !dbg !11977

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11978
  %17 = zext i1 %16 to i8, !dbg !11978
  store i8 %17, ptr %0, align 1, !dbg !11978
  br label %bb144, !dbg !11978

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::AVX
  %_26 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3AVX17ha60de02fb0e1d0e0E"(ptr align 8 %self) #8, !dbg !11970
  br i1 %_26, label %bb25, label %bb34, !dbg !11970

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !11971, !range !1562, !noundef !19
  %_17 = trunc i8 %18 to i1, !dbg !11971
  %_16 = xor i1 %_17, true, !dbg !11972
  br i1 %_16, label %bb15, label %bb19, !dbg !11972

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !11973
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_4c9b6b069c5380fe8192d71e809390e7, i64 3) #8, !dbg !11974
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_23) #8, !dbg !11974
  %20 = zext i1 %19 to i8, !dbg !11974
  store i8 %20, ptr %_22, align 1, !dbg !11974
  %21 = load i8, ptr %_22, align 1, !dbg !11974, !range !1562, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !11974
  %_25 = zext i1 %22 to i64, !dbg !11974
  %23 = icmp eq i64 %_25, 0, !dbg !11974
  br i1 %23, label %bb23, label %bb22, !dbg !11974

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_19) #8, !dbg !11975
  %25 = zext i1 %24 to i8, !dbg !11975
  store i8 %25, ptr %_18, align 1, !dbg !11975
  %26 = load i8, ptr %_18, align 1, !dbg !11975, !range !1562, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !11975
  %_21 = zext i1 %27 to i64, !dbg !11975
  %28 = icmp eq i64 %_21, 0, !dbg !11975
  br i1 %28, label %bb19, label %bb18, !dbg !11975

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11979
  %30 = zext i1 %29 to i8, !dbg !11979
  store i8 %30, ptr %0, align 1, !dbg !11979
  br label %bb144, !dbg !11979

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11980
  %32 = zext i1 %31 to i8, !dbg !11980
  store i8 %32, ptr %0, align 1, !dbg !11980
  br label %bb144, !dbg !11980

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::YMM
  %_37 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3YMM17hb1dd5bb49cd05282E"(ptr align 8 %self) #8, !dbg !11970
  br i1 %_37, label %bb36, label %bb45, !dbg !11970

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !11971, !range !1562, !noundef !19
  %_28 = trunc i8 %33 to i1, !dbg !11971
  %_27 = xor i1 %_28, true, !dbg !11972
  br i1 %_27, label %bb26, label %bb30, !dbg !11972

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !11973
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_27097c54c41f8ec87311498f3d647372, i64 3) #8, !dbg !11974
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_34) #8, !dbg !11974
  %35 = zext i1 %34 to i8, !dbg !11974
  store i8 %35, ptr %_33, align 1, !dbg !11974
  %36 = load i8, ptr %_33, align 1, !dbg !11974, !range !1562, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !11974
  %_36 = zext i1 %37 to i64, !dbg !11974
  %38 = icmp eq i64 %_36, 0, !dbg !11974
  br i1 %38, label %bb34, label %bb33, !dbg !11974

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_30) #8, !dbg !11975
  %40 = zext i1 %39 to i8, !dbg !11975
  store i8 %40, ptr %_29, align 1, !dbg !11975
  %41 = load i8, ptr %_29, align 1, !dbg !11975, !range !1562, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !11975
  %_32 = zext i1 %42 to i64, !dbg !11975
  %43 = icmp eq i64 %_32, 0, !dbg !11975
  br i1 %43, label %bb30, label %bb29, !dbg !11975

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11981
  %45 = zext i1 %44 to i8, !dbg !11981
  store i8 %45, ptr %0, align 1, !dbg !11981
  br label %bb144, !dbg !11981

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11982
  %47 = zext i1 %46 to i8, !dbg !11982
  store i8 %47, ptr %0, align 1, !dbg !11982
  br label %bb144, !dbg !11982

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDREG
  %_48 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDREG17h5d2ed7275ec31b8cE"(ptr align 8 %self) #8, !dbg !11970
  br i1 %_48, label %bb47, label %bb56, !dbg !11970

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !11971, !range !1562, !noundef !19
  %_39 = trunc i8 %48 to i1, !dbg !11971
  %_38 = xor i1 %_39, true, !dbg !11972
  br i1 %_38, label %bb37, label %bb41, !dbg !11972

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !11973
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_ceddc304630e501171f8f2abc0a3543d, i64 3) #8, !dbg !11974
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_45) #8, !dbg !11974
  %50 = zext i1 %49 to i8, !dbg !11974
  store i8 %50, ptr %_44, align 1, !dbg !11974
  %51 = load i8, ptr %_44, align 1, !dbg !11974, !range !1562, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !11974
  %_47 = zext i1 %52 to i64, !dbg !11974
  %53 = icmp eq i64 %_47, 0, !dbg !11974
  br i1 %53, label %bb45, label %bb44, !dbg !11974

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_41) #8, !dbg !11975
  %55 = zext i1 %54 to i8, !dbg !11975
  store i8 %55, ptr %_40, align 1, !dbg !11975
  %56 = load i8, ptr %_40, align 1, !dbg !11975, !range !1562, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !11975
  %_43 = zext i1 %57 to i64, !dbg !11975
  %58 = icmp eq i64 %_43, 0, !dbg !11975
  br i1 %58, label %bb41, label %bb40, !dbg !11975

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11983
  %60 = zext i1 %59 to i8, !dbg !11983
  store i8 %60, ptr %0, align 1, !dbg !11983
  br label %bb144, !dbg !11983

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11984
  %62 = zext i1 %61 to i8, !dbg !11984
  store i8 %62, ptr %0, align 1, !dbg !11984
  br label %bb144, !dbg !11984

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDCSR
  %_59 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDCSR17he7b4b4d8b5a2bae8E"(ptr align 8 %self) #8, !dbg !11970
  br i1 %_59, label %bb58, label %bb67, !dbg !11970

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !11971, !range !1562, !noundef !19
  %_50 = trunc i8 %63 to i1, !dbg !11971
  %_49 = xor i1 %_50, true, !dbg !11972
  br i1 %_49, label %bb48, label %bb52, !dbg !11972

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !11973
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_0b077b1fa356f3d470e2a7108b6ebd0a, i64 6) #8, !dbg !11974
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_56) #8, !dbg !11974
  %65 = zext i1 %64 to i8, !dbg !11974
  store i8 %65, ptr %_55, align 1, !dbg !11974
  %66 = load i8, ptr %_55, align 1, !dbg !11974, !range !1562, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !11974
  %_58 = zext i1 %67 to i64, !dbg !11974
  %68 = icmp eq i64 %_58, 0, !dbg !11974
  br i1 %68, label %bb56, label %bb55, !dbg !11974

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_52) #8, !dbg !11975
  %70 = zext i1 %69 to i8, !dbg !11975
  store i8 %70, ptr %_51, align 1, !dbg !11975
  %71 = load i8, ptr %_51, align 1, !dbg !11975, !range !1562, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !11975
  %_54 = zext i1 %72 to i64, !dbg !11975
  %73 = icmp eq i64 %_54, 0, !dbg !11975
  br i1 %73, label %bb52, label %bb51, !dbg !11975

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11985
  %75 = zext i1 %74 to i8, !dbg !11985
  store i8 %75, ptr %0, align 1, !dbg !11985
  br label %bb144, !dbg !11985

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11986
  %77 = zext i1 %76 to i8, !dbg !11986
  store i8 %77, ptr %0, align 1, !dbg !11986
  br label %bb144, !dbg !11986

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::OPMASK
  %_70 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OPMASK17hdff3511e5f8de3b3E"(ptr align 8 %self) #8, !dbg !11970
  br i1 %_70, label %bb69, label %bb78, !dbg !11970

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !11971, !range !1562, !noundef !19
  %_61 = trunc i8 %78 to i1, !dbg !11971
  %_60 = xor i1 %_61, true, !dbg !11972
  br i1 %_60, label %bb59, label %bb63, !dbg !11972

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !11973
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_c71babe9862dd8a2a3503d16c9b86789, i64 6) #8, !dbg !11974
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_67) #8, !dbg !11974
  %80 = zext i1 %79 to i8, !dbg !11974
  store i8 %80, ptr %_66, align 1, !dbg !11974
  %81 = load i8, ptr %_66, align 1, !dbg !11974, !range !1562, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !11974
  %_69 = zext i1 %82 to i64, !dbg !11974
  %83 = icmp eq i64 %_69, 0, !dbg !11974
  br i1 %83, label %bb67, label %bb66, !dbg !11974

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_63) #8, !dbg !11975
  %85 = zext i1 %84 to i8, !dbg !11975
  store i8 %85, ptr %_62, align 1, !dbg !11975
  %86 = load i8, ptr %_62, align 1, !dbg !11975, !range !1562, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !11975
  %_65 = zext i1 %87 to i64, !dbg !11975
  %88 = icmp eq i64 %_65, 0, !dbg !11975
  br i1 %88, label %bb63, label %bb62, !dbg !11975

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11987
  %90 = zext i1 %89 to i8, !dbg !11987
  store i8 %90, ptr %0, align 1, !dbg !11987
  br label %bb144, !dbg !11987

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11988
  %92 = zext i1 %91 to i8, !dbg !11988
  store i8 %92, ptr %0, align 1, !dbg !11988
  br label %bb144, !dbg !11988

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ZMM_HI256
  %_81 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZMM_HI25617hdc7f0bd19dd57355E"(ptr align 8 %self) #8, !dbg !11970
  br i1 %_81, label %bb80, label %bb89, !dbg !11970

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !11971, !range !1562, !noundef !19
  %_72 = trunc i8 %93 to i1, !dbg !11971
  %_71 = xor i1 %_72, true, !dbg !11972
  br i1 %_71, label %bb70, label %bb74, !dbg !11972

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !11973
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_7815300b954b67ee90ccc1cd901baaf3, i64 6) #8, !dbg !11974
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_78) #8, !dbg !11974
  %95 = zext i1 %94 to i8, !dbg !11974
  store i8 %95, ptr %_77, align 1, !dbg !11974
  %96 = load i8, ptr %_77, align 1, !dbg !11974, !range !1562, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !11974
  %_80 = zext i1 %97 to i64, !dbg !11974
  %98 = icmp eq i64 %_80, 0, !dbg !11974
  br i1 %98, label %bb78, label %bb77, !dbg !11974

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_74) #8, !dbg !11975
  %100 = zext i1 %99 to i8, !dbg !11975
  store i8 %100, ptr %_73, align 1, !dbg !11975
  %101 = load i8, ptr %_73, align 1, !dbg !11975, !range !1562, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !11975
  %_76 = zext i1 %102 to i64, !dbg !11975
  %103 = icmp eq i64 %_76, 0, !dbg !11975
  br i1 %103, label %bb74, label %bb73, !dbg !11975

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11989
  %105 = zext i1 %104 to i8, !dbg !11989
  store i8 %105, ptr %0, align 1, !dbg !11989
  br label %bb144, !dbg !11989

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11990
  %107 = zext i1 %106 to i8, !dbg !11990
  store i8 %107, ptr %0, align 1, !dbg !11990
  br label %bb144, !dbg !11990

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::HI16_ZMM
  %_92 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8HI16_ZMM17hafdba402d4e0f4b3E"(ptr align 8 %self) #8, !dbg !11970
  br i1 %_92, label %bb91, label %bb100, !dbg !11970

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !11971, !range !1562, !noundef !19
  %_83 = trunc i8 %108 to i1, !dbg !11971
  %_82 = xor i1 %_83, true, !dbg !11972
  br i1 %_82, label %bb81, label %bb85, !dbg !11972

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !11973
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_8dd1ecb83146fedb5f2eb3909ab01554, i64 9) #8, !dbg !11974
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_89) #8, !dbg !11974
  %110 = zext i1 %109 to i8, !dbg !11974
  store i8 %110, ptr %_88, align 1, !dbg !11974
  %111 = load i8, ptr %_88, align 1, !dbg !11974, !range !1562, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !11974
  %_91 = zext i1 %112 to i64, !dbg !11974
  %113 = icmp eq i64 %_91, 0, !dbg !11974
  br i1 %113, label %bb89, label %bb88, !dbg !11974

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_85) #8, !dbg !11975
  %115 = zext i1 %114 to i8, !dbg !11975
  store i8 %115, ptr %_84, align 1, !dbg !11975
  %116 = load i8, ptr %_84, align 1, !dbg !11975, !range !1562, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !11975
  %_87 = zext i1 %117 to i64, !dbg !11975
  %118 = icmp eq i64 %_87, 0, !dbg !11975
  br i1 %118, label %bb85, label %bb84, !dbg !11975

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11991
  %120 = zext i1 %119 to i8, !dbg !11991
  store i8 %120, ptr %0, align 1, !dbg !11991
  br label %bb144, !dbg !11991

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11992
  %122 = zext i1 %121 to i8, !dbg !11992
  store i8 %122, ptr %0, align 1, !dbg !11992
  br label %bb144, !dbg !11992

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MPK
  %_103 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3MPK17h621c4229d4f8d962E"(ptr align 8 %self) #8, !dbg !11970
  br i1 %_103, label %bb102, label %bb111, !dbg !11970

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !11971, !range !1562, !noundef !19
  %_94 = trunc i8 %123 to i1, !dbg !11971
  %_93 = xor i1 %_94, true, !dbg !11972
  br i1 %_93, label %bb92, label %bb96, !dbg !11972

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !11973
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_7fe0cf0b681130b7f34badff7028b4c6, i64 8) #8, !dbg !11974
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_100) #8, !dbg !11974
  %125 = zext i1 %124 to i8, !dbg !11974
  store i8 %125, ptr %_99, align 1, !dbg !11974
  %126 = load i8, ptr %_99, align 1, !dbg !11974, !range !1562, !noundef !19
  %127 = trunc i8 %126 to i1, !dbg !11974
  %_102 = zext i1 %127 to i64, !dbg !11974
  %128 = icmp eq i64 %_102, 0, !dbg !11974
  br i1 %128, label %bb100, label %bb99, !dbg !11974

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_96) #8, !dbg !11975
  %130 = zext i1 %129 to i8, !dbg !11975
  store i8 %130, ptr %_95, align 1, !dbg !11975
  %131 = load i8, ptr %_95, align 1, !dbg !11975, !range !1562, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !11975
  %_98 = zext i1 %132 to i64, !dbg !11975
  %133 = icmp eq i64 %_98, 0, !dbg !11975
  br i1 %133, label %bb96, label %bb95, !dbg !11975

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11993
  %135 = zext i1 %134 to i8, !dbg !11993
  store i8 %135, ptr %0, align 1, !dbg !11993
  br label %bb144, !dbg !11993

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11994
  %137 = zext i1 %136 to i8, !dbg !11994
  store i8 %137, ptr %0, align 1, !dbg !11994
  br label %bb144, !dbg !11994

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::LWP
  %_114 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3LWP17hf018ff2093bae302E"(ptr align 8 %self) #8, !dbg !11970
  br i1 %_114, label %bb113, label %bb122, !dbg !11970

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !11971, !range !1562, !noundef !19
  %_105 = trunc i8 %138 to i1, !dbg !11971
  %_104 = xor i1 %_105, true, !dbg !11972
  br i1 %_104, label %bb103, label %bb107, !dbg !11972

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !11973
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_7e8fa1323df12a2587e570b6f5afbc88, i64 3) #8, !dbg !11974
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_111) #8, !dbg !11974
  %140 = zext i1 %139 to i8, !dbg !11974
  store i8 %140, ptr %_110, align 1, !dbg !11974
  %141 = load i8, ptr %_110, align 1, !dbg !11974, !range !1562, !noundef !19
  %142 = trunc i8 %141 to i1, !dbg !11974
  %_113 = zext i1 %142 to i64, !dbg !11974
  %143 = icmp eq i64 %_113, 0, !dbg !11974
  br i1 %143, label %bb111, label %bb110, !dbg !11974

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_107) #8, !dbg !11975
  %145 = zext i1 %144 to i8, !dbg !11975
  store i8 %145, ptr %_106, align 1, !dbg !11975
  %146 = load i8, ptr %_106, align 1, !dbg !11975, !range !1562, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !11975
  %_109 = zext i1 %147 to i64, !dbg !11975
  %148 = icmp eq i64 %_109, 0, !dbg !11975
  br i1 %148, label %bb107, label %bb106, !dbg !11975

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11995
  %150 = zext i1 %149 to i8, !dbg !11995
  store i8 %150, ptr %0, align 1, !dbg !11995
  br label %bb144, !dbg !11995

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11996
  %152 = zext i1 %151 to i8, !dbg !11996
  store i8 %152, ptr %0, align 1, !dbg !11996
  br label %bb144, !dbg !11996

bb122:                                            ; preds = %bb118, %bb111
  %_126 = load i64, ptr %self, align 8, !dbg !11997, !noundef !19
; call x86_64::registers::xcontrol::XCr0Flags::all
  %153 = call i64 @_ZN6x86_649registers8xcontrol9XCr0Flags3all17h7d673b1ce424a0faE() #8, !dbg !11998
  store i64 %153, ptr %_130, align 8, !dbg !11998
; call x86_64::registers::xcontrol::XCr0Flags::bits
  %_128 = call i64 @_ZN6x86_649registers8xcontrol9XCr0Flags4bits17h00d9bc0984eccde6E(ptr align 8 %_130) #8, !dbg !11998
  %_127 = xor i64 %_128, -1, !dbg !11999
  %154 = and i64 %_126, %_127, !dbg !11997
  store i64 %154, ptr %extra_bits, align 8, !dbg !11997
  %155 = load i64, ptr %extra_bits, align 8, !dbg !12000, !noundef !19
  %156 = icmp eq i64 %155, 0, !dbg !12000
  br i1 %156, label %bb138, label %bb125, !dbg !12000

bb113:                                            ; preds = %bb111
  %157 = load i8, ptr %first, align 1, !dbg !11971, !range !1562, !noundef !19
  %_116 = trunc i8 %157 to i1, !dbg !11971
  %_115 = xor i1 %_116, true, !dbg !11972
  br i1 %_115, label %bb114, label %bb118, !dbg !11972

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !11973
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_d10f39d8e09d915ca6db293020f9b83a, i64 3) #8, !dbg !11974
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %158 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_122) #8, !dbg !11974
  %159 = zext i1 %158 to i8, !dbg !11974
  store i8 %159, ptr %_121, align 1, !dbg !11974
  %160 = load i8, ptr %_121, align 1, !dbg !11974, !range !1562, !noundef !19
  %161 = trunc i8 %160 to i1, !dbg !11974
  %_124 = zext i1 %161 to i64, !dbg !11974
  %162 = icmp eq i64 %_124, 0, !dbg !11974
  br i1 %162, label %bb122, label %bb121, !dbg !11974

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %163 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_118) #8, !dbg !11975
  %164 = zext i1 %163 to i8, !dbg !11975
  store i8 %164, ptr %_117, align 1, !dbg !11975
  %165 = load i8, ptr %_117, align 1, !dbg !11975, !range !1562, !noundef !19
  %166 = trunc i8 %165 to i1, !dbg !11975
  %_120 = zext i1 %166 to i64, !dbg !11975
  %167 = icmp eq i64 %_120, 0, !dbg !11975
  br i1 %167, label %bb118, label %bb117, !dbg !11975

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %168 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !12001
  %169 = zext i1 %168 to i8, !dbg !12001
  store i8 %169, ptr %0, align 1, !dbg !12001
  br label %bb144, !dbg !12001

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %170 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !12002
  %171 = zext i1 %170 to i8, !dbg !12002
  store i8 %171, ptr %0, align 1, !dbg !12002
  br label %bb144, !dbg !12002

bb138:                                            ; preds = %bb133, %bb122
  %172 = load i8, ptr %first, align 1, !dbg !12003, !range !1562, !noundef !19
  %_145 = trunc i8 %172 to i1, !dbg !12003
  br i1 %_145, label %bb139, label %bb143, !dbg !12003

bb125:                                            ; preds = %bb122
  %173 = load i8, ptr %first, align 1, !dbg !12004, !range !1562, !noundef !19
  %_132 = trunc i8 %173 to i1, !dbg !12004
  %_131 = xor i1 %_132, true, !dbg !12005
  br i1 %_131, label %bb126, label %bb130, !dbg !12005

bb130:                                            ; preds = %bb126, %bb125
  store i8 0, ptr %first, align 1, !dbg !12006
; call core::fmt::Formatter::write_str
  %_138 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !12007
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_138) #8, !dbg !12007
  %175 = zext i1 %174 to i8, !dbg !12007
  store i8 %175, ptr %_137, align 1, !dbg !12007
  %176 = load i8, ptr %_137, align 1, !dbg !12007, !range !1562, !noundef !19
  %177 = trunc i8 %176 to i1, !dbg !12007
  %_140 = zext i1 %177 to i64, !dbg !12007
  %178 = icmp eq i64 %_140, 0, !dbg !12007
  br i1 %178, label %bb133, label %bb134, !dbg !12007

bb126:                                            ; preds = %bb125
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12008
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %179 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_134) #8, !dbg !12008
  %180 = zext i1 %179 to i8, !dbg !12008
  store i8 %180, ptr %_133, align 1, !dbg !12008
  %181 = load i8, ptr %_133, align 1, !dbg !12008, !range !1562, !noundef !19
  %182 = trunc i8 %181 to i1, !dbg !12008
  %_136 = zext i1 %182 to i64, !dbg !12008
  %183 = icmp eq i64 %_136, 0, !dbg !12008
  br i1 %183, label %bb130, label %bb129, !dbg !12008

bb129:                                            ; preds = %bb126
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %184 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !12009
  %185 = zext i1 %184 to i8, !dbg !12009
  store i8 %185, ptr %0, align 1, !dbg !12009
  br label %bb144, !dbg !12009

bb133:                                            ; preds = %bb130
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_142 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !12010
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %186 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_142) #8, !dbg !12010
  %187 = zext i1 %186 to i8, !dbg !12010
  store i8 %187, ptr %_141, align 1, !dbg !12010
  %188 = load i8, ptr %_141, align 1, !dbg !12010, !range !1562, !noundef !19
  %189 = trunc i8 %188 to i1, !dbg !12010
  %_144 = zext i1 %189 to i64, !dbg !12010
  %190 = icmp eq i64 %_144, 0, !dbg !12010
  br i1 %190, label %bb138, label %bb137, !dbg !12010

bb134:                                            ; preds = %bb130
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %191 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !12011
  %192 = zext i1 %191 to i8, !dbg !12011
  store i8 %192, ptr %0, align 1, !dbg !12011
  br label %bb144, !dbg !12011

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %193 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !12012
  %194 = zext i1 %193 to i8, !dbg !12012
  store i8 %194, ptr %0, align 1, !dbg !12012
  br label %bb144, !dbg !12012

bb143:                                            ; preds = %bb139, %bb138
  store i8 0, ptr %0, align 1, !dbg !12013
  br label %bb144, !dbg !11977

bb139:                                            ; preds = %bb138
; call core::fmt::Formatter::write_str
  %_147 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !12014
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %195 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_147) #8, !dbg !12014
  %196 = zext i1 %195 to i8, !dbg !12014
  store i8 %196, ptr %_146, align 1, !dbg !12014
  %197 = load i8, ptr %_146, align 1, !dbg !12014, !range !1562, !noundef !19
  %198 = trunc i8 %197 to i1, !dbg !12014
  %_149 = zext i1 %198 to i64, !dbg !12014
  %199 = icmp eq i64 %_149, 0, !dbg !12014
  br i1 %199, label %bb143, label %bb142, !dbg !12014

bb142:                                            ; preds = %bb139
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %200 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !12015
  %201 = zext i1 %200 to i8, !dbg !12015
  store i8 %201, ptr %0, align 1, !dbg !12015
  br label %bb144, !dbg !12015

bb6:                                              ; No predecessors!
  unreachable, !dbg !11975
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hbd2c052288143e8cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12016 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12019, metadata !DIExpression()), !dbg !12021
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12020, metadata !DIExpression()), !dbg !12022
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h5f0c4b4d1421fd03E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12023
  ret i1 %0, !dbg !12024
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h0124485fa863a98dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12025 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12028, metadata !DIExpression()), !dbg !12030
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12029, metadata !DIExpression()), !dbg !12031
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hf60dbb16d29a8181E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12032
  ret i1 %0, !dbg !12033
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h39d2613df0f30cc4E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12034 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12037, metadata !DIExpression()), !dbg !12039
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12038, metadata !DIExpression()), !dbg !12040
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12041
  ret i1 %0, !dbg !12042
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hdb34dc938f78dc3bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12043 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12046, metadata !DIExpression()), !dbg !12048
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12047, metadata !DIExpression()), !dbg !12049
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h4da77c41649bbbeaE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12050
  ret i1 %0, !dbg !12051
}

; x86_64::registers::xcontrol::XCr0Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers8xcontrol9XCr0Flags3all17h7d673b1ce424a0faE() unnamed_addr #0 !dbg !12052 {
start:
  %0 = alloca i64, align 8
  store i64 4611686018427388671, ptr %0, align 8, !dbg !12055
  %1 = load i64, ptr %0, align 8, !dbg !12056, !noundef !19
  ret i64 %1, !dbg !12056
}

; x86_64::registers::xcontrol::XCr0Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers8xcontrol9XCr0Flags4bits17h00d9bc0984eccde6E(ptr align 8 %self) unnamed_addr #0 !dbg !12057 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12061, metadata !DIExpression()), !dbg !12062
  %0 = load i64, ptr %self, align 8, !dbg !12063, !noundef !19
  ret i64 %0, !dbg !12064
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::X87
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3X8717hf10fd35d5aa1afacE"(ptr align 8 %self) unnamed_addr #0 !dbg !12065 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12071, metadata !DIExpression()), !dbg !12073
  br i1 false, label %bb2, label %bb1, !dbg !12073

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12073, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12073
  %1 = zext i1 %_5 to i8, !dbg !12073
  store i8 %1, ptr %_2, align 1, !dbg !12073
  br label %bb3, !dbg !12073

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12073
  br label %bb3, !dbg !12073

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12073, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12073
  br i1 %3, label %bb4, label %bb5, !dbg !12073

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12073, !noundef !19
  %_7 = and i64 %_8, 1, !dbg !12073
  %4 = icmp eq i64 %_7, 1, !dbg !12073
  %5 = zext i1 %4 to i8, !dbg !12073
  store i8 %5, ptr %0, align 1, !dbg !12073
  br label %bb6, !dbg !12073

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12073
  br label %bb6, !dbg !12073

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12074, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12074
  ret i1 %7, !dbg !12074
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::SSE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SSE17h78d5f7f46af3f5e4E"(ptr align 8 %self) unnamed_addr #0 !dbg !12075 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12077, metadata !DIExpression()), !dbg !12079
  br i1 false, label %bb2, label %bb1, !dbg !12079

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12079, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12079
  %1 = zext i1 %_5 to i8, !dbg !12079
  store i8 %1, ptr %_2, align 1, !dbg !12079
  br label %bb3, !dbg !12079

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12079
  br label %bb3, !dbg !12079

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12079, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12079
  br i1 %3, label %bb4, label %bb5, !dbg !12079

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12079, !noundef !19
  %_7 = and i64 %_8, 2, !dbg !12079
  %4 = icmp eq i64 %_7, 2, !dbg !12079
  %5 = zext i1 %4 to i8, !dbg !12079
  store i8 %5, ptr %0, align 1, !dbg !12079
  br label %bb6, !dbg !12079

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12079
  br label %bb6, !dbg !12079

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12080, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12080
  ret i1 %7, !dbg !12080
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::AVX
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3AVX17ha60de02fb0e1d0e0E"(ptr align 8 %self) unnamed_addr #0 !dbg !12081 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12083, metadata !DIExpression()), !dbg !12085
  br i1 false, label %bb2, label %bb1, !dbg !12085

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12085, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12085
  %1 = zext i1 %_5 to i8, !dbg !12085
  store i8 %1, ptr %_2, align 1, !dbg !12085
  br label %bb3, !dbg !12085

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12085
  br label %bb3, !dbg !12085

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12085, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12085
  br i1 %3, label %bb4, label %bb5, !dbg !12085

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12085, !noundef !19
  %_7 = and i64 %_8, 4, !dbg !12085
  %4 = icmp eq i64 %_7, 4, !dbg !12085
  %5 = zext i1 %4 to i8, !dbg !12085
  store i8 %5, ptr %0, align 1, !dbg !12085
  br label %bb6, !dbg !12085

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12085
  br label %bb6, !dbg !12085

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12086, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12086
  ret i1 %7, !dbg !12086
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::YMM
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3YMM17hb1dd5bb49cd05282E"(ptr align 8 %self) unnamed_addr #0 !dbg !12087 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12089, metadata !DIExpression()), !dbg !12091
  br i1 false, label %bb2, label %bb1, !dbg !12091

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12091, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12091
  %1 = zext i1 %_5 to i8, !dbg !12091
  store i8 %1, ptr %_2, align 1, !dbg !12091
  br label %bb3, !dbg !12091

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12091
  br label %bb3, !dbg !12091

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12091, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12091
  br i1 %3, label %bb4, label %bb5, !dbg !12091

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12091, !noundef !19
  %_7 = and i64 %_8, 4, !dbg !12091
  %4 = icmp eq i64 %_7, 4, !dbg !12091
  %5 = zext i1 %4 to i8, !dbg !12091
  store i8 %5, ptr %0, align 1, !dbg !12091
  br label %bb6, !dbg !12091

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12091
  br label %bb6, !dbg !12091

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12092, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12092
  ret i1 %7, !dbg !12092
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDREG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDREG17h5d2ed7275ec31b8cE"(ptr align 8 %self) unnamed_addr #0 !dbg !12093 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12095, metadata !DIExpression()), !dbg !12097
  br i1 false, label %bb2, label %bb1, !dbg !12097

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12097, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12097
  %1 = zext i1 %_5 to i8, !dbg !12097
  store i8 %1, ptr %_2, align 1, !dbg !12097
  br label %bb3, !dbg !12097

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12097
  br label %bb3, !dbg !12097

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12097, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12097
  br i1 %3, label %bb4, label %bb5, !dbg !12097

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12097, !noundef !19
  %_7 = and i64 %_8, 8, !dbg !12097
  %4 = icmp eq i64 %_7, 8, !dbg !12097
  %5 = zext i1 %4 to i8, !dbg !12097
  store i8 %5, ptr %0, align 1, !dbg !12097
  br label %bb6, !dbg !12097

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12097
  br label %bb6, !dbg !12097

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12098, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12098
  ret i1 %7, !dbg !12098
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDCSR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDCSR17he7b4b4d8b5a2bae8E"(ptr align 8 %self) unnamed_addr #0 !dbg !12099 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12101, metadata !DIExpression()), !dbg !12103
  br i1 false, label %bb2, label %bb1, !dbg !12103

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12103, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12103
  %1 = zext i1 %_5 to i8, !dbg !12103
  store i8 %1, ptr %_2, align 1, !dbg !12103
  br label %bb3, !dbg !12103

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12103
  br label %bb3, !dbg !12103

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12103, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12103
  br i1 %3, label %bb4, label %bb5, !dbg !12103

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12103, !noundef !19
  %_7 = and i64 %_8, 16, !dbg !12103
  %4 = icmp eq i64 %_7, 16, !dbg !12103
  %5 = zext i1 %4 to i8, !dbg !12103
  store i8 %5, ptr %0, align 1, !dbg !12103
  br label %bb6, !dbg !12103

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12103
  br label %bb6, !dbg !12103

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12104, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12104
  ret i1 %7, !dbg !12104
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::OPMASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OPMASK17hdff3511e5f8de3b3E"(ptr align 8 %self) unnamed_addr #0 !dbg !12105 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12107, metadata !DIExpression()), !dbg !12109
  br i1 false, label %bb2, label %bb1, !dbg !12109

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12109, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12109
  %1 = zext i1 %_5 to i8, !dbg !12109
  store i8 %1, ptr %_2, align 1, !dbg !12109
  br label %bb3, !dbg !12109

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12109
  br label %bb3, !dbg !12109

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12109, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12109
  br i1 %3, label %bb4, label %bb5, !dbg !12109

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12109, !noundef !19
  %_7 = and i64 %_8, 32, !dbg !12109
  %4 = icmp eq i64 %_7, 32, !dbg !12109
  %5 = zext i1 %4 to i8, !dbg !12109
  store i8 %5, ptr %0, align 1, !dbg !12109
  br label %bb6, !dbg !12109

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12109
  br label %bb6, !dbg !12109

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12110, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12110
  ret i1 %7, !dbg !12110
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ZMM_HI256
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZMM_HI25617hdc7f0bd19dd57355E"(ptr align 8 %self) unnamed_addr #0 !dbg !12111 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12113, metadata !DIExpression()), !dbg !12115
  br i1 false, label %bb2, label %bb1, !dbg !12115

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12115, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12115
  %1 = zext i1 %_5 to i8, !dbg !12115
  store i8 %1, ptr %_2, align 1, !dbg !12115
  br label %bb3, !dbg !12115

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12115
  br label %bb3, !dbg !12115

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12115, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12115
  br i1 %3, label %bb4, label %bb5, !dbg !12115

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12115, !noundef !19
  %_7 = and i64 %_8, 64, !dbg !12115
  %4 = icmp eq i64 %_7, 64, !dbg !12115
  %5 = zext i1 %4 to i8, !dbg !12115
  store i8 %5, ptr %0, align 1, !dbg !12115
  br label %bb6, !dbg !12115

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12115
  br label %bb6, !dbg !12115

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12116, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12116
  ret i1 %7, !dbg !12116
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::HI16_ZMM
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8HI16_ZMM17hafdba402d4e0f4b3E"(ptr align 8 %self) unnamed_addr #0 !dbg !12117 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12119, metadata !DIExpression()), !dbg !12121
  br i1 false, label %bb2, label %bb1, !dbg !12121

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12121, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12121
  %1 = zext i1 %_5 to i8, !dbg !12121
  store i8 %1, ptr %_2, align 1, !dbg !12121
  br label %bb3, !dbg !12121

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12121
  br label %bb3, !dbg !12121

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12121, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12121
  br i1 %3, label %bb4, label %bb5, !dbg !12121

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12121, !noundef !19
  %_7 = and i64 %_8, 128, !dbg !12121
  %4 = icmp eq i64 %_7, 128, !dbg !12121
  %5 = zext i1 %4 to i8, !dbg !12121
  store i8 %5, ptr %0, align 1, !dbg !12121
  br label %bb6, !dbg !12121

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12121
  br label %bb6, !dbg !12121

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12122, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12122
  ret i1 %7, !dbg !12122
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MPK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3MPK17h621c4229d4f8d962E"(ptr align 8 %self) unnamed_addr #0 !dbg !12123 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12125, metadata !DIExpression()), !dbg !12127
  br i1 false, label %bb2, label %bb1, !dbg !12127

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12127, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12127
  %1 = zext i1 %_5 to i8, !dbg !12127
  store i8 %1, ptr %_2, align 1, !dbg !12127
  br label %bb3, !dbg !12127

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12127
  br label %bb3, !dbg !12127

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12127, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12127
  br i1 %3, label %bb4, label %bb5, !dbg !12127

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12127, !noundef !19
  %_7 = and i64 %_8, 512, !dbg !12127
  %4 = icmp eq i64 %_7, 512, !dbg !12127
  %5 = zext i1 %4 to i8, !dbg !12127
  store i8 %5, ptr %0, align 1, !dbg !12127
  br label %bb6, !dbg !12127

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12127
  br label %bb6, !dbg !12127

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12128, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12128
  ret i1 %7, !dbg !12128
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::LWP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3LWP17hf018ff2093bae302E"(ptr align 8 %self) unnamed_addr #0 !dbg !12129 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12131, metadata !DIExpression()), !dbg !12133
  br i1 false, label %bb2, label %bb1, !dbg !12133

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12133, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12133
  %1 = zext i1 %_5 to i8, !dbg !12133
  store i8 %1, ptr %_2, align 1, !dbg !12133
  br label %bb3, !dbg !12133

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12133
  br label %bb3, !dbg !12133

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12133, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12133
  br i1 %3, label %bb4, label %bb5, !dbg !12133

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12133, !noundef !19
  %_7 = and i64 %_8, 4611686018427387904, !dbg !12133
  %4 = icmp eq i64 %_7, 4611686018427387904, !dbg !12133
  %5 = zext i1 %4 to i8, !dbg !12133
  store i8 %5, ptr %0, align 1, !dbg !12133
  br label %bb6, !dbg !12133

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12133
  br label %bb6, !dbg !12133

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12134, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12134
  ret i1 %7, !dbg !12134
}

; <x86_64::structures::gdt::GlobalDescriptorTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..gdt..GlobalDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h2b244b4c0ff4697fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12135 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12140, metadata !DIExpression()), !dbg !12142
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12141, metadata !DIExpression()), !dbg !12142
  %0 = getelementptr inbounds %"structures::gdt::GlobalDescriptorTable", ptr %self, i32 0, i32 1, !dbg !12143
  store ptr %0, ptr %_10, align 8, !dbg !12143
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17hfb775bcb5230b168E(ptr align 8 %f, ptr align 1 @alloc_6f20379aa2a1d56d01c571e34dc2a40c, i64 21, ptr align 1 @alloc_31b9803b92f4133f50a8f77a91f280cf, i64 5, ptr align 1 %self, ptr align 8 @vtable.p, ptr align 1 @alloc_f92b1a49cd2fef011d7606f6333298f2, i64 3, ptr align 1 %_10, ptr align 8 @vtable.q) #8, !dbg !12142
  ret i1 %1, !dbg !12144
}

; <x86_64::structures::gdt::Descriptor as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..structures..gdt..Descriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17hec06fa92d76356c2E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12145 {
start:
  %__self_0.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_1 = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12165, metadata !DIExpression()), !dbg !12172
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12166, metadata !DIExpression()), !dbg !12172
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !12167, metadata !DIExpression()), !dbg !12173
  call void @llvm.dbg.declare(metadata ptr %__self_1, metadata !12171, metadata !DIExpression()), !dbg !12174
  %_3 = load i64, ptr %self, align 8, !dbg !12172, !range !1853, !noundef !19
  %1 = icmp eq i64 %_3, 0, !dbg !12172
  br i1 %1, label %bb3, label %bb1, !dbg !12172

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"structures::gdt::Descriptor::UserSegment", ptr %self, i32 0, i32 1, !dbg !12175
  store ptr %2, ptr %__self_0, align 8, !dbg !12175
; call core::fmt::Formatter::debug_tuple_field1_finish
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hee47b2ae583d8c1bE(ptr align 8 %f, ptr align 1 @alloc_c3f6f9be125b7bcc4f28552e6284928b, i64 11, ptr align 1 %__self_0, ptr align 8 @vtable.4) #8, !dbg !12176
  %4 = zext i1 %3 to i8, !dbg !12176
  store i8 %4, ptr %0, align 1, !dbg !12176
  br label %bb4, !dbg !12176

bb1:                                              ; preds = %start
  %__self_01 = getelementptr inbounds %"structures::gdt::Descriptor::SystemSegment", ptr %self, i32 0, i32 1, !dbg !12177
  store ptr %__self_01, ptr %__self_0.dbg.spill, align 8, !dbg !12177
  call void @llvm.dbg.declare(metadata ptr %__self_0.dbg.spill, metadata !12169, metadata !DIExpression()), !dbg !12178
  %5 = getelementptr inbounds %"structures::gdt::Descriptor::SystemSegment", ptr %self, i32 0, i32 2, !dbg !12179
  store ptr %5, ptr %__self_1, align 8, !dbg !12179
; call core::fmt::Formatter::debug_tuple_field2_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field2_finish17h8b6c906ca03066d1E(ptr align 8 %f, ptr align 1 @alloc_2feb0312c51e30b5442145f45f5b8b8c, i64 13, ptr align 1 %__self_01, ptr align 8 @vtable.f, ptr align 1 %__self_1, ptr align 8 @vtable.4) #8, !dbg !12180
  %7 = zext i1 %6 to i8, !dbg !12180
  store i8 %7, ptr %0, align 1, !dbg !12180
  br label %bb4, !dbg !12180

bb2:                                              ; No predecessors!
  unreachable, !dbg !12172

bb4:                                              ; preds = %bb3, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !12181, !range !1562, !noundef !19
  %9 = trunc i8 %8 to i1, !dbg !12181
  ret i1 %9, !dbg !12181
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h19c260af4a46cc08E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12182 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_190 = alloca i8, align 1
  %_185 = alloca i8, align 1
  %_181 = alloca i8, align 1
  %_177 = alloca i8, align 1
  %_174 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_165 = alloca i8, align 1
  %_161 = alloca i8, align 1
  %_154 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_139 = alloca i8, align 1
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !12195, metadata !DIExpression()), !dbg !12333
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !12197, metadata !DIExpression()), !dbg !12334
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !12199, metadata !DIExpression()), !dbg !12335
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !12201, metadata !DIExpression()), !dbg !12336
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !12203, metadata !DIExpression()), !dbg !12337
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !12205, metadata !DIExpression()), !dbg !12338
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !12207, metadata !DIExpression()), !dbg !12339
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !12209, metadata !DIExpression()), !dbg !12340
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !12211, metadata !DIExpression()), !dbg !12341
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !12213, metadata !DIExpression()), !dbg !12342
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !12215, metadata !DIExpression()), !dbg !12343
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !12217, metadata !DIExpression()), !dbg !12344
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !12219, metadata !DIExpression()), !dbg !12345
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !12221, metadata !DIExpression()), !dbg !12346
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !12223, metadata !DIExpression()), !dbg !12347
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !12225, metadata !DIExpression()), !dbg !12348
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !12227, metadata !DIExpression()), !dbg !12349
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !12229, metadata !DIExpression()), !dbg !12350
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !12231, metadata !DIExpression()), !dbg !12351
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !12233, metadata !DIExpression()), !dbg !12352
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !12235, metadata !DIExpression()), !dbg !12353
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !12237, metadata !DIExpression()), !dbg !12354
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !12239, metadata !DIExpression()), !dbg !12355
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !12241, metadata !DIExpression()), !dbg !12356
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !12243, metadata !DIExpression()), !dbg !12357
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !12245, metadata !DIExpression()), !dbg !12358
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !12247, metadata !DIExpression()), !dbg !12359
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !12249, metadata !DIExpression()), !dbg !12360
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !12251, metadata !DIExpression()), !dbg !12361
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !12253, metadata !DIExpression()), !dbg !12362
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !12255, metadata !DIExpression()), !dbg !12363
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !12257, metadata !DIExpression()), !dbg !12364
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !12259, metadata !DIExpression()), !dbg !12365
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !12261, metadata !DIExpression()), !dbg !12366
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !12263, metadata !DIExpression()), !dbg !12367
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !12265, metadata !DIExpression()), !dbg !12368
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !12267, metadata !DIExpression()), !dbg !12369
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !12269, metadata !DIExpression()), !dbg !12370
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !12271, metadata !DIExpression()), !dbg !12371
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !12273, metadata !DIExpression()), !dbg !12372
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !12275, metadata !DIExpression()), !dbg !12373
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !12277, metadata !DIExpression()), !dbg !12374
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !12279, metadata !DIExpression()), !dbg !12375
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !12281, metadata !DIExpression()), !dbg !12376
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !12283, metadata !DIExpression()), !dbg !12377
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !12285, metadata !DIExpression()), !dbg !12378
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !12287, metadata !DIExpression()), !dbg !12379
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !12289, metadata !DIExpression()), !dbg !12380
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !12291, metadata !DIExpression()), !dbg !12381
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !12293, metadata !DIExpression()), !dbg !12382
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !12295, metadata !DIExpression()), !dbg !12383
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !12297, metadata !DIExpression()), !dbg !12384
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !12299, metadata !DIExpression()), !dbg !12385
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !12301, metadata !DIExpression()), !dbg !12386
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !12303, metadata !DIExpression()), !dbg !12387
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !12305, metadata !DIExpression()), !dbg !12388
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !12307, metadata !DIExpression()), !dbg !12389
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !12309, metadata !DIExpression()), !dbg !12390
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !12311, metadata !DIExpression()), !dbg !12391
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !12313, metadata !DIExpression()), !dbg !12392
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !12317, metadata !DIExpression()), !dbg !12393
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !12319, metadata !DIExpression()), !dbg !12394
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !12321, metadata !DIExpression()), !dbg !12395
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !12323, metadata !DIExpression()), !dbg !12396
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !12325, metadata !DIExpression()), !dbg !12397
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !12327, metadata !DIExpression()), !dbg !12398
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !12329, metadata !DIExpression()), !dbg !12399
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !12331, metadata !DIExpression()), !dbg !12400
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !12400
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12191, metadata !DIExpression()), !dbg !12401
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !12400
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12192, metadata !DIExpression()), !dbg !12402
  call void @llvm.dbg.declare(metadata ptr %first, metadata !12193, metadata !DIExpression()), !dbg !12403
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !12315, metadata !DIExpression()), !dbg !12404
  store i8 1, ptr %first, align 1, !dbg !12405
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
  %_4 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17h3f688ac796803c3bE"(ptr align 8 %self) #8, !dbg !12406
  br i1 %_4, label %bb2, label %bb12, !dbg !12406

bb12:                                             ; preds = %bb8, %start
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
  %_15 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17h66d13fd1ebecbb75E"(ptr align 8 %self) #8, !dbg !12406
  br i1 %_15, label %bb14, label %bb23, !dbg !12406

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !12407, !range !1562, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !12407
  %_5 = xor i1 %_6, true, !dbg !12408
  br i1 %_5, label %bb3, label %bb8, !dbg !12408

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !12409
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_19d3aa44fa870b709dc54905bd836d40, i64 8) #8, !dbg !12410
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_12) #8, !dbg !12410
  %3 = zext i1 %2 to i8, !dbg !12410
  store i8 %3, ptr %_11, align 1, !dbg !12410
  %4 = load i8, ptr %_11, align 1, !dbg !12410, !range !1562, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !12410
  %_14 = zext i1 %5 to i64, !dbg !12410
  %6 = icmp eq i64 %_14, 0, !dbg !12410
  br i1 %6, label %bb12, label %bb11, !dbg !12410

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_8) #8, !dbg !12411
  %8 = zext i1 %7 to i8, !dbg !12411
  store i8 %8, ptr %_7, align 1, !dbg !12411
  %9 = load i8, ptr %_7, align 1, !dbg !12411, !range !1562, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !12411
  %_10 = zext i1 %10 to i64, !dbg !12411
  %11 = icmp eq i64 %_10, 0, !dbg !12411
  br i1 %11, label %bb8, label %bb7, !dbg !12411

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12412
  %13 = zext i1 %12 to i8, !dbg !12412
  store i8 %13, ptr %0, align 1, !dbg !12412
  br label %bb188, !dbg !12412

bb188:                                            ; preds = %bb187, %bb186, %bb181, %bb178, %bb173, %bb165, %bb161, %bb154, %bb150, %bb143, %bb139, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !12413, !range !1562, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !12413
  ret i1 %15, !dbg !12413

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12414
  %17 = zext i1 %16 to i8, !dbg !12414
  store i8 %17, ptr %0, align 1, !dbg !12414
  br label %bb188, !dbg !12414

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::CONFORMING
  %_26 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CONFORMING17hc6be7d96317c733eE"(ptr align 8 %self) #8, !dbg !12406
  br i1 %_26, label %bb25, label %bb34, !dbg !12406

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !12407, !range !1562, !noundef !19
  %_17 = trunc i8 %18 to i1, !dbg !12407
  %_16 = xor i1 %_17, true, !dbg !12408
  br i1 %_16, label %bb15, label %bb19, !dbg !12408

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !12409
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_4b243310d393492e5217a8107bf07d84, i64 8) #8, !dbg !12410
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_23) #8, !dbg !12410
  %20 = zext i1 %19 to i8, !dbg !12410
  store i8 %20, ptr %_22, align 1, !dbg !12410
  %21 = load i8, ptr %_22, align 1, !dbg !12410, !range !1562, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !12410
  %_25 = zext i1 %22 to i64, !dbg !12410
  %23 = icmp eq i64 %_25, 0, !dbg !12410
  br i1 %23, label %bb23, label %bb22, !dbg !12410

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_19) #8, !dbg !12411
  %25 = zext i1 %24 to i8, !dbg !12411
  store i8 %25, ptr %_18, align 1, !dbg !12411
  %26 = load i8, ptr %_18, align 1, !dbg !12411, !range !1562, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !12411
  %_21 = zext i1 %27 to i64, !dbg !12411
  %28 = icmp eq i64 %_21, 0, !dbg !12411
  br i1 %28, label %bb19, label %bb18, !dbg !12411

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12415
  %30 = zext i1 %29 to i8, !dbg !12415
  store i8 %30, ptr %0, align 1, !dbg !12415
  br label %bb188, !dbg !12415

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12416
  %32 = zext i1 %31 to i8, !dbg !12416
  store i8 %32, ptr %0, align 1, !dbg !12416
  br label %bb188, !dbg !12416

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::EXECUTABLE
  %_37 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10EXECUTABLE17h1dd2b2f9e7c4e0d4E"(ptr align 8 %self) #8, !dbg !12406
  br i1 %_37, label %bb36, label %bb45, !dbg !12406

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !12407, !range !1562, !noundef !19
  %_28 = trunc i8 %33 to i1, !dbg !12407
  %_27 = xor i1 %_28, true, !dbg !12408
  br i1 %_27, label %bb26, label %bb30, !dbg !12408

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !12409
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_4779be00e11e2bd8325eff7e3ba8aad0, i64 10) #8, !dbg !12410
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_34) #8, !dbg !12410
  %35 = zext i1 %34 to i8, !dbg !12410
  store i8 %35, ptr %_33, align 1, !dbg !12410
  %36 = load i8, ptr %_33, align 1, !dbg !12410, !range !1562, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !12410
  %_36 = zext i1 %37 to i64, !dbg !12410
  %38 = icmp eq i64 %_36, 0, !dbg !12410
  br i1 %38, label %bb34, label %bb33, !dbg !12410

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_30) #8, !dbg !12411
  %40 = zext i1 %39 to i8, !dbg !12411
  store i8 %40, ptr %_29, align 1, !dbg !12411
  %41 = load i8, ptr %_29, align 1, !dbg !12411, !range !1562, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !12411
  %_32 = zext i1 %42 to i64, !dbg !12411
  %43 = icmp eq i64 %_32, 0, !dbg !12411
  br i1 %43, label %bb30, label %bb29, !dbg !12411

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12417
  %45 = zext i1 %44 to i8, !dbg !12417
  store i8 %45, ptr %0, align 1, !dbg !12417
  br label %bb188, !dbg !12417

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12418
  %47 = zext i1 %46 to i8, !dbg !12418
  store i8 %47, ptr %0, align 1, !dbg !12418
  br label %bb188, !dbg !12418

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_SEGMENT
  %_48 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12USER_SEGMENT17h78bede938714dab0E"(ptr align 8 %self) #8, !dbg !12406
  br i1 %_48, label %bb47, label %bb56, !dbg !12406

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !12407, !range !1562, !noundef !19
  %_39 = trunc i8 %48 to i1, !dbg !12407
  %_38 = xor i1 %_39, true, !dbg !12408
  br i1 %_38, label %bb37, label %bb41, !dbg !12408

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !12409
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_f86c4fad9e5b2f292a414639f3972d45, i64 10) #8, !dbg !12410
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_45) #8, !dbg !12410
  %50 = zext i1 %49 to i8, !dbg !12410
  store i8 %50, ptr %_44, align 1, !dbg !12410
  %51 = load i8, ptr %_44, align 1, !dbg !12410, !range !1562, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !12410
  %_47 = zext i1 %52 to i64, !dbg !12410
  %53 = icmp eq i64 %_47, 0, !dbg !12410
  br i1 %53, label %bb45, label %bb44, !dbg !12410

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_41) #8, !dbg !12411
  %55 = zext i1 %54 to i8, !dbg !12411
  store i8 %55, ptr %_40, align 1, !dbg !12411
  %56 = load i8, ptr %_40, align 1, !dbg !12411, !range !1562, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !12411
  %_43 = zext i1 %57 to i64, !dbg !12411
  %58 = icmp eq i64 %_43, 0, !dbg !12411
  br i1 %58, label %bb41, label %bb40, !dbg !12411

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12419
  %60 = zext i1 %59 to i8, !dbg !12419
  store i8 %60, ptr %0, align 1, !dbg !12419
  br label %bb188, !dbg !12419

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12420
  %62 = zext i1 %61 to i8, !dbg !12420
  store i8 %62, ptr %0, align 1, !dbg !12420
  br label %bb188, !dbg !12420

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DPL_RING_3
  %_59 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10DPL_RING_317h9d57f33d62e0f02fE"(ptr align 8 %self) #8, !dbg !12406
  br i1 %_59, label %bb58, label %bb67, !dbg !12406

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !12407, !range !1562, !noundef !19
  %_50 = trunc i8 %63 to i1, !dbg !12407
  %_49 = xor i1 %_50, true, !dbg !12408
  br i1 %_49, label %bb48, label %bb52, !dbg !12408

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !12409
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_7cdabe8725204f339f10fa2c47255f59, i64 12) #8, !dbg !12410
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_56) #8, !dbg !12410
  %65 = zext i1 %64 to i8, !dbg !12410
  store i8 %65, ptr %_55, align 1, !dbg !12410
  %66 = load i8, ptr %_55, align 1, !dbg !12410, !range !1562, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !12410
  %_58 = zext i1 %67 to i64, !dbg !12410
  %68 = icmp eq i64 %_58, 0, !dbg !12410
  br i1 %68, label %bb56, label %bb55, !dbg !12410

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_52) #8, !dbg !12411
  %70 = zext i1 %69 to i8, !dbg !12411
  store i8 %70, ptr %_51, align 1, !dbg !12411
  %71 = load i8, ptr %_51, align 1, !dbg !12411, !range !1562, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !12411
  %_54 = zext i1 %72 to i64, !dbg !12411
  %73 = icmp eq i64 %_54, 0, !dbg !12411
  br i1 %73, label %bb52, label %bb51, !dbg !12411

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12421
  %75 = zext i1 %74 to i8, !dbg !12421
  store i8 %75, ptr %0, align 1, !dbg !12421
  br label %bb188, !dbg !12421

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12422
  %77 = zext i1 %76 to i8, !dbg !12422
  store i8 %77, ptr %0, align 1, !dbg !12422
  br label %bb188, !dbg !12422

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
  %_70 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17hfec58789a441b216E"(ptr align 8 %self) #8, !dbg !12406
  br i1 %_70, label %bb69, label %bb78, !dbg !12406

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !12407, !range !1562, !noundef !19
  %_61 = trunc i8 %78 to i1, !dbg !12407
  %_60 = xor i1 %_61, true, !dbg !12408
  br i1 %_60, label %bb59, label %bb63, !dbg !12408

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !12409
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_895698829804386bab9259fb3a96be93, i64 10) #8, !dbg !12410
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_67) #8, !dbg !12410
  %80 = zext i1 %79 to i8, !dbg !12410
  store i8 %80, ptr %_66, align 1, !dbg !12410
  %81 = load i8, ptr %_66, align 1, !dbg !12410, !range !1562, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !12410
  %_69 = zext i1 %82 to i64, !dbg !12410
  %83 = icmp eq i64 %_69, 0, !dbg !12410
  br i1 %83, label %bb67, label %bb66, !dbg !12410

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_63) #8, !dbg !12411
  %85 = zext i1 %84 to i8, !dbg !12411
  store i8 %85, ptr %_62, align 1, !dbg !12411
  %86 = load i8, ptr %_62, align 1, !dbg !12411, !range !1562, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !12411
  %_65 = zext i1 %87 to i64, !dbg !12411
  %88 = icmp eq i64 %_65, 0, !dbg !12411
  br i1 %88, label %bb63, label %bb62, !dbg !12411

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12423
  %90 = zext i1 %89 to i8, !dbg !12423
  store i8 %90, ptr %0, align 1, !dbg !12423
  br label %bb188, !dbg !12423

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12424
  %92 = zext i1 %91 to i8, !dbg !12424
  store i8 %92, ptr %0, align 1, !dbg !12424
  br label %bb188, !dbg !12424

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::AVAILABLE
  %_81 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9AVAILABLE17hb0ed5ea02eb30543E"(ptr align 8 %self) #8, !dbg !12406
  br i1 %_81, label %bb80, label %bb89, !dbg !12406

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !12407, !range !1562, !noundef !19
  %_72 = trunc i8 %93 to i1, !dbg !12407
  %_71 = xor i1 %_72, true, !dbg !12408
  br i1 %_71, label %bb70, label %bb74, !dbg !12408

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !12409
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_eb59454be9eaca43bb58cc5b4a851242, i64 7) #8, !dbg !12410
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_78) #8, !dbg !12410
  %95 = zext i1 %94 to i8, !dbg !12410
  store i8 %95, ptr %_77, align 1, !dbg !12410
  %96 = load i8, ptr %_77, align 1, !dbg !12410, !range !1562, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !12410
  %_80 = zext i1 %97 to i64, !dbg !12410
  %98 = icmp eq i64 %_80, 0, !dbg !12410
  br i1 %98, label %bb78, label %bb77, !dbg !12410

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_74) #8, !dbg !12411
  %100 = zext i1 %99 to i8, !dbg !12411
  store i8 %100, ptr %_73, align 1, !dbg !12411
  %101 = load i8, ptr %_73, align 1, !dbg !12411, !range !1562, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !12411
  %_76 = zext i1 %102 to i64, !dbg !12411
  %103 = icmp eq i64 %_76, 0, !dbg !12411
  br i1 %103, label %bb74, label %bb73, !dbg !12411

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12425
  %105 = zext i1 %104 to i8, !dbg !12425
  store i8 %105, ptr %0, align 1, !dbg !12425
  br label %bb188, !dbg !12425

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12426
  %107 = zext i1 %106 to i8, !dbg !12426
  store i8 %107, ptr %0, align 1, !dbg !12426
  br label %bb188, !dbg !12426

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE
  %_92 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9LONG_MODE17hb98446f6daa7a1ecE"(ptr align 8 %self) #8, !dbg !12406
  br i1 %_92, label %bb91, label %bb100, !dbg !12406

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !12407, !range !1562, !noundef !19
  %_83 = trunc i8 %108 to i1, !dbg !12407
  %_82 = xor i1 %_83, true, !dbg !12408
  br i1 %_82, label %bb81, label %bb85, !dbg !12408

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !12409
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_f3b835bb8b1bf0d52df8a952e8472005, i64 9) #8, !dbg !12410
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_89) #8, !dbg !12410
  %110 = zext i1 %109 to i8, !dbg !12410
  store i8 %110, ptr %_88, align 1, !dbg !12410
  %111 = load i8, ptr %_88, align 1, !dbg !12410, !range !1562, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !12410
  %_91 = zext i1 %112 to i64, !dbg !12410
  %113 = icmp eq i64 %_91, 0, !dbg !12410
  br i1 %113, label %bb89, label %bb88, !dbg !12410

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_85) #8, !dbg !12411
  %115 = zext i1 %114 to i8, !dbg !12411
  store i8 %115, ptr %_84, align 1, !dbg !12411
  %116 = load i8, ptr %_84, align 1, !dbg !12411, !range !1562, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !12411
  %_87 = zext i1 %117 to i64, !dbg !12411
  %118 = icmp eq i64 %_87, 0, !dbg !12411
  br i1 %118, label %bb85, label %bb84, !dbg !12411

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12427
  %120 = zext i1 %119 to i8, !dbg !12427
  store i8 %120, ptr %0, align 1, !dbg !12427
  br label %bb188, !dbg !12427

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12428
  %122 = zext i1 %121 to i8, !dbg !12428
  store i8 %122, ptr %0, align 1, !dbg !12428
  br label %bb188, !dbg !12428

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DEFAULT_SIZE
  %_103 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12DEFAULT_SIZE17h648bdd19af9c16a1E"(ptr align 8 %self) #8, !dbg !12406
  br i1 %_103, label %bb102, label %bb111, !dbg !12406

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !12407, !range !1562, !noundef !19
  %_94 = trunc i8 %123 to i1, !dbg !12407
  %_93 = xor i1 %_94, true, !dbg !12408
  br i1 %_93, label %bb92, label %bb96, !dbg !12408

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !12409
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_961ace3350b86d8f6207fa225e5d248d, i64 9) #8, !dbg !12410
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_100) #8, !dbg !12410
  %125 = zext i1 %124 to i8, !dbg !12410
  store i8 %125, ptr %_99, align 1, !dbg !12410
  %126 = load i8, ptr %_99, align 1, !dbg !12410, !range !1562, !noundef !19
  %127 = trunc i8 %126 to i1, !dbg !12410
  %_102 = zext i1 %127 to i64, !dbg !12410
  %128 = icmp eq i64 %_102, 0, !dbg !12410
  br i1 %128, label %bb100, label %bb99, !dbg !12410

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_96) #8, !dbg !12411
  %130 = zext i1 %129 to i8, !dbg !12411
  store i8 %130, ptr %_95, align 1, !dbg !12411
  %131 = load i8, ptr %_95, align 1, !dbg !12411, !range !1562, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !12411
  %_98 = zext i1 %132 to i64, !dbg !12411
  %133 = icmp eq i64 %_98, 0, !dbg !12411
  br i1 %133, label %bb96, label %bb95, !dbg !12411

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12429
  %135 = zext i1 %134 to i8, !dbg !12429
  store i8 %135, ptr %0, align 1, !dbg !12429
  br label %bb188, !dbg !12429

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12430
  %137 = zext i1 %136 to i8, !dbg !12430
  store i8 %137, ptr %0, align 1, !dbg !12430
  br label %bb188, !dbg !12430

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::GRANULARITY
  %_114 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11GRANULARITY17hde71221c07df8e2fE"(ptr align 8 %self) #8, !dbg !12406
  br i1 %_114, label %bb113, label %bb122, !dbg !12406

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !12407, !range !1562, !noundef !19
  %_105 = trunc i8 %138 to i1, !dbg !12407
  %_104 = xor i1 %_105, true, !dbg !12408
  br i1 %_104, label %bb103, label %bb107, !dbg !12408

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !12409
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a2aea63e6daa2e56a54a4c2be176a4c0, i64 12) #8, !dbg !12410
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_111) #8, !dbg !12410
  %140 = zext i1 %139 to i8, !dbg !12410
  store i8 %140, ptr %_110, align 1, !dbg !12410
  %141 = load i8, ptr %_110, align 1, !dbg !12410, !range !1562, !noundef !19
  %142 = trunc i8 %141 to i1, !dbg !12410
  %_113 = zext i1 %142 to i64, !dbg !12410
  %143 = icmp eq i64 %_113, 0, !dbg !12410
  br i1 %143, label %bb111, label %bb110, !dbg !12410

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_107) #8, !dbg !12411
  %145 = zext i1 %144 to i8, !dbg !12411
  store i8 %145, ptr %_106, align 1, !dbg !12411
  %146 = load i8, ptr %_106, align 1, !dbg !12411, !range !1562, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !12411
  %_109 = zext i1 %147 to i64, !dbg !12411
  %148 = icmp eq i64 %_109, 0, !dbg !12411
  br i1 %148, label %bb107, label %bb106, !dbg !12411

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12431
  %150 = zext i1 %149 to i8, !dbg !12431
  store i8 %150, ptr %0, align 1, !dbg !12431
  br label %bb188, !dbg !12431

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12432
  %152 = zext i1 %151 to i8, !dbg !12432
  store i8 %152, ptr %0, align 1, !dbg !12432
  br label %bb188, !dbg !12432

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_0_15
  %_125 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10LIMIT_0_1517hf98aae1d80303a22E"(ptr align 8 %self) #8, !dbg !12406
  br i1 %_125, label %bb124, label %bb133, !dbg !12406

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !12407, !range !1562, !noundef !19
  %_116 = trunc i8 %153 to i1, !dbg !12407
  %_115 = xor i1 %_116, true, !dbg !12408
  br i1 %_115, label %bb114, label %bb118, !dbg !12408

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !12409
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_f0005c400e1919e61758093b2c1e0bc3, i64 11) #8, !dbg !12410
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_122) #8, !dbg !12410
  %155 = zext i1 %154 to i8, !dbg !12410
  store i8 %155, ptr %_121, align 1, !dbg !12410
  %156 = load i8, ptr %_121, align 1, !dbg !12410, !range !1562, !noundef !19
  %157 = trunc i8 %156 to i1, !dbg !12410
  %_124 = zext i1 %157 to i64, !dbg !12410
  %158 = icmp eq i64 %_124, 0, !dbg !12410
  br i1 %158, label %bb122, label %bb121, !dbg !12410

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_118) #8, !dbg !12411
  %160 = zext i1 %159 to i8, !dbg !12411
  store i8 %160, ptr %_117, align 1, !dbg !12411
  %161 = load i8, ptr %_117, align 1, !dbg !12411, !range !1562, !noundef !19
  %162 = trunc i8 %161 to i1, !dbg !12411
  %_120 = zext i1 %162 to i64, !dbg !12411
  %163 = icmp eq i64 %_120, 0, !dbg !12411
  br i1 %163, label %bb118, label %bb117, !dbg !12411

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12433
  %165 = zext i1 %164 to i8, !dbg !12433
  store i8 %165, ptr %0, align 1, !dbg !12433
  br label %bb188, !dbg !12433

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12434
  %167 = zext i1 %166 to i8, !dbg !12434
  store i8 %167, ptr %0, align 1, !dbg !12434
  br label %bb188, !dbg !12434

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_16_19
  %_136 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11LIMIT_16_1917hf1f7597095333ea0E"(ptr align 8 %self) #8, !dbg !12406
  br i1 %_136, label %bb135, label %bb144, !dbg !12406

bb124:                                            ; preds = %bb122
  %168 = load i8, ptr %first, align 1, !dbg !12407, !range !1562, !noundef !19
  %_127 = trunc i8 %168 to i1, !dbg !12407
  %_126 = xor i1 %_127, true, !dbg !12408
  br i1 %_126, label %bb125, label %bb129, !dbg !12408

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !12409
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_f2cff3224737832bf3283d1bbf20a43e, i64 10) #8, !dbg !12410
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_133) #8, !dbg !12410
  %170 = zext i1 %169 to i8, !dbg !12410
  store i8 %170, ptr %_132, align 1, !dbg !12410
  %171 = load i8, ptr %_132, align 1, !dbg !12410, !range !1562, !noundef !19
  %172 = trunc i8 %171 to i1, !dbg !12410
  %_135 = zext i1 %172 to i64, !dbg !12410
  %173 = icmp eq i64 %_135, 0, !dbg !12410
  br i1 %173, label %bb133, label %bb132, !dbg !12410

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_129) #8, !dbg !12411
  %175 = zext i1 %174 to i8, !dbg !12411
  store i8 %175, ptr %_128, align 1, !dbg !12411
  %176 = load i8, ptr %_128, align 1, !dbg !12411, !range !1562, !noundef !19
  %177 = trunc i8 %176 to i1, !dbg !12411
  %_131 = zext i1 %177 to i64, !dbg !12411
  %178 = icmp eq i64 %_131, 0, !dbg !12411
  br i1 %178, label %bb129, label %bb128, !dbg !12411

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12435
  %180 = zext i1 %179 to i8, !dbg !12435
  store i8 %180, ptr %0, align 1, !dbg !12435
  br label %bb188, !dbg !12435

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12436
  %182 = zext i1 %181 to i8, !dbg !12436
  store i8 %182, ptr %0, align 1, !dbg !12436
  br label %bb188, !dbg !12436

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_0_23
  %_147 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9BASE_0_2317he4a8cc2300d5599eE"(ptr align 8 %self) #8, !dbg !12406
  br i1 %_147, label %bb146, label %bb155, !dbg !12406

bb135:                                            ; preds = %bb133
  %183 = load i8, ptr %first, align 1, !dbg !12407, !range !1562, !noundef !19
  %_138 = trunc i8 %183 to i1, !dbg !12407
  %_137 = xor i1 %_138, true, !dbg !12408
  br i1 %_137, label %bb136, label %bb140, !dbg !12408

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !12409
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_6002dcd457f8eb45878170b70ea4e3df, i64 11) #8, !dbg !12410
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_144) #8, !dbg !12410
  %185 = zext i1 %184 to i8, !dbg !12410
  store i8 %185, ptr %_143, align 1, !dbg !12410
  %186 = load i8, ptr %_143, align 1, !dbg !12410, !range !1562, !noundef !19
  %187 = trunc i8 %186 to i1, !dbg !12410
  %_146 = zext i1 %187 to i64, !dbg !12410
  %188 = icmp eq i64 %_146, 0, !dbg !12410
  br i1 %188, label %bb144, label %bb143, !dbg !12410

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_140 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_140) #8, !dbg !12411
  %190 = zext i1 %189 to i8, !dbg !12411
  store i8 %190, ptr %_139, align 1, !dbg !12411
  %191 = load i8, ptr %_139, align 1, !dbg !12411, !range !1562, !noundef !19
  %192 = trunc i8 %191 to i1, !dbg !12411
  %_142 = zext i1 %192 to i64, !dbg !12411
  %193 = icmp eq i64 %_142, 0, !dbg !12411
  br i1 %193, label %bb140, label %bb139, !dbg !12411

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12437
  %195 = zext i1 %194 to i8, !dbg !12437
  store i8 %195, ptr %0, align 1, !dbg !12437
  br label %bb188, !dbg !12437

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12438
  %197 = zext i1 %196 to i8, !dbg !12438
  store i8 %197, ptr %0, align 1, !dbg !12438
  br label %bb188, !dbg !12438

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_24_31
  %_158 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10BASE_24_3117h9d48bb71f3089a9cE"(ptr align 8 %self) #8, !dbg !12406
  br i1 %_158, label %bb157, label %bb166, !dbg !12406

bb146:                                            ; preds = %bb144
  %198 = load i8, ptr %first, align 1, !dbg !12407, !range !1562, !noundef !19
  %_149 = trunc i8 %198 to i1, !dbg !12407
  %_148 = xor i1 %_149, true, !dbg !12408
  br i1 %_148, label %bb147, label %bb151, !dbg !12408

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !12409
; call core::fmt::Formatter::write_str
  %_155 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_3bd1f4c7288782b7ae3d3fa4a45d5dd3, i64 9) #8, !dbg !12410
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_155) #8, !dbg !12410
  %200 = zext i1 %199 to i8, !dbg !12410
  store i8 %200, ptr %_154, align 1, !dbg !12410
  %201 = load i8, ptr %_154, align 1, !dbg !12410, !range !1562, !noundef !19
  %202 = trunc i8 %201 to i1, !dbg !12410
  %_157 = zext i1 %202 to i64, !dbg !12410
  %203 = icmp eq i64 %_157, 0, !dbg !12410
  br i1 %203, label %bb155, label %bb154, !dbg !12410

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_151) #8, !dbg !12411
  %205 = zext i1 %204 to i8, !dbg !12411
  store i8 %205, ptr %_150, align 1, !dbg !12411
  %206 = load i8, ptr %_150, align 1, !dbg !12411, !range !1562, !noundef !19
  %207 = trunc i8 %206 to i1, !dbg !12411
  %_153 = zext i1 %207 to i64, !dbg !12411
  %208 = icmp eq i64 %_153, 0, !dbg !12411
  br i1 %208, label %bb151, label %bb150, !dbg !12411

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12439
  %210 = zext i1 %209 to i8, !dbg !12439
  store i8 %210, ptr %0, align 1, !dbg !12439
  br label %bb188, !dbg !12439

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12440
  %212 = zext i1 %211 to i8, !dbg !12440
  store i8 %212, ptr %0, align 1, !dbg !12440
  br label %bb188, !dbg !12440

bb166:                                            ; preds = %bb162, %bb155
  %_170 = load i64, ptr %self, align 8, !dbg !12441, !noundef !19
; call x86_64::structures::gdt::DescriptorFlags::all
  %213 = call i64 @_ZN6x86_6410structures3gdt15DescriptorFlags3all17h9f6e7755a3c1f968E() #8, !dbg !12442
  store i64 %213, ptr %_174, align 8, !dbg !12442
; call x86_64::structures::gdt::DescriptorFlags::bits
  %_172 = call i64 @_ZN6x86_6410structures3gdt15DescriptorFlags4bits17h11a79308e338e99fE(ptr align 8 %_174) #8, !dbg !12442
  %_171 = xor i64 %_172, -1, !dbg !12443
  %214 = and i64 %_170, %_171, !dbg !12441
  store i64 %214, ptr %extra_bits, align 8, !dbg !12441
  %215 = load i64, ptr %extra_bits, align 8, !dbg !12444, !noundef !19
  %216 = icmp eq i64 %215, 0, !dbg !12444
  br i1 %216, label %bb182, label %bb169, !dbg !12444

bb157:                                            ; preds = %bb155
  %217 = load i8, ptr %first, align 1, !dbg !12407, !range !1562, !noundef !19
  %_160 = trunc i8 %217 to i1, !dbg !12407
  %_159 = xor i1 %_160, true, !dbg !12408
  br i1 %_159, label %bb158, label %bb162, !dbg !12408

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !12409
; call core::fmt::Formatter::write_str
  %_166 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a32a9108c9973f3646e90a058f393001, i64 10) #8, !dbg !12410
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %218 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_166) #8, !dbg !12410
  %219 = zext i1 %218 to i8, !dbg !12410
  store i8 %219, ptr %_165, align 1, !dbg !12410
  %220 = load i8, ptr %_165, align 1, !dbg !12410, !range !1562, !noundef !19
  %221 = trunc i8 %220 to i1, !dbg !12410
  %_168 = zext i1 %221 to i64, !dbg !12410
  %222 = icmp eq i64 %_168, 0, !dbg !12410
  br i1 %222, label %bb166, label %bb165, !dbg !12410

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_162 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %223 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_162) #8, !dbg !12411
  %224 = zext i1 %223 to i8, !dbg !12411
  store i8 %224, ptr %_161, align 1, !dbg !12411
  %225 = load i8, ptr %_161, align 1, !dbg !12411, !range !1562, !noundef !19
  %226 = trunc i8 %225 to i1, !dbg !12411
  %_164 = zext i1 %226 to i64, !dbg !12411
  %227 = icmp eq i64 %_164, 0, !dbg !12411
  br i1 %227, label %bb162, label %bb161, !dbg !12411

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %228 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12445
  %229 = zext i1 %228 to i8, !dbg !12445
  store i8 %229, ptr %0, align 1, !dbg !12445
  br label %bb188, !dbg !12445

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %230 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12446
  %231 = zext i1 %230 to i8, !dbg !12446
  store i8 %231, ptr %0, align 1, !dbg !12446
  br label %bb188, !dbg !12446

bb182:                                            ; preds = %bb177, %bb166
  %232 = load i8, ptr %first, align 1, !dbg !12447, !range !1562, !noundef !19
  %_189 = trunc i8 %232 to i1, !dbg !12447
  br i1 %_189, label %bb183, label %bb187, !dbg !12447

bb169:                                            ; preds = %bb166
  %233 = load i8, ptr %first, align 1, !dbg !12448, !range !1562, !noundef !19
  %_176 = trunc i8 %233 to i1, !dbg !12448
  %_175 = xor i1 %_176, true, !dbg !12449
  br i1 %_175, label %bb170, label %bb174, !dbg !12449

bb174:                                            ; preds = %bb170, %bb169
  store i8 0, ptr %first, align 1, !dbg !12450
; call core::fmt::Formatter::write_str
  %_182 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !12451
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_182) #8, !dbg !12451
  %235 = zext i1 %234 to i8, !dbg !12451
  store i8 %235, ptr %_181, align 1, !dbg !12451
  %236 = load i8, ptr %_181, align 1, !dbg !12451, !range !1562, !noundef !19
  %237 = trunc i8 %236 to i1, !dbg !12451
  %_184 = zext i1 %237 to i64, !dbg !12451
  %238 = icmp eq i64 %_184, 0, !dbg !12451
  br i1 %238, label %bb177, label %bb178, !dbg !12451

bb170:                                            ; preds = %bb169
; call core::fmt::Formatter::write_str
  %_178 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12452
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %239 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_178) #8, !dbg !12452
  %240 = zext i1 %239 to i8, !dbg !12452
  store i8 %240, ptr %_177, align 1, !dbg !12452
  %241 = load i8, ptr %_177, align 1, !dbg !12452, !range !1562, !noundef !19
  %242 = trunc i8 %241 to i1, !dbg !12452
  %_180 = zext i1 %242 to i64, !dbg !12452
  %243 = icmp eq i64 %_180, 0, !dbg !12452
  br i1 %243, label %bb174, label %bb173, !dbg !12452

bb173:                                            ; preds = %bb170
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %244 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12453
  %245 = zext i1 %244 to i8, !dbg !12453
  store i8 %245, ptr %0, align 1, !dbg !12453
  br label %bb188, !dbg !12453

bb177:                                            ; preds = %bb174
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_186 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !12454
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %246 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_186) #8, !dbg !12454
  %247 = zext i1 %246 to i8, !dbg !12454
  store i8 %247, ptr %_185, align 1, !dbg !12454
  %248 = load i8, ptr %_185, align 1, !dbg !12454, !range !1562, !noundef !19
  %249 = trunc i8 %248 to i1, !dbg !12454
  %_188 = zext i1 %249 to i64, !dbg !12454
  %250 = icmp eq i64 %_188, 0, !dbg !12454
  br i1 %250, label %bb182, label %bb181, !dbg !12454

bb178:                                            ; preds = %bb174
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %251 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12455
  %252 = zext i1 %251 to i8, !dbg !12455
  store i8 %252, ptr %0, align 1, !dbg !12455
  br label %bb188, !dbg !12455

bb181:                                            ; preds = %bb177
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %253 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12456
  %254 = zext i1 %253 to i8, !dbg !12456
  store i8 %254, ptr %0, align 1, !dbg !12456
  br label %bb188, !dbg !12456

bb187:                                            ; preds = %bb183, %bb182
  store i8 0, ptr %0, align 1, !dbg !12457
  br label %bb188, !dbg !12413

bb183:                                            ; preds = %bb182
; call core::fmt::Formatter::write_str
  %_191 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !12458
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %255 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_191) #8, !dbg !12458
  %256 = zext i1 %255 to i8, !dbg !12458
  store i8 %256, ptr %_190, align 1, !dbg !12458
  %257 = load i8, ptr %_190, align 1, !dbg !12458, !range !1562, !noundef !19
  %258 = trunc i8 %257 to i1, !dbg !12458
  %_193 = zext i1 %258 to i64, !dbg !12458
  %259 = icmp eq i64 %_193, 0, !dbg !12458
  br i1 %259, label %bb187, label %bb186, !dbg !12458

bb186:                                            ; preds = %bb183
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %260 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12459
  %261 = zext i1 %260 to i8, !dbg !12459
  store i8 %261, ptr %0, align 1, !dbg !12459
  br label %bb188, !dbg !12459

bb6:                                              ; No predecessors!
  unreachable, !dbg !12411
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hb00259c80b48ec8eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12460 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12463, metadata !DIExpression()), !dbg !12465
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12464, metadata !DIExpression()), !dbg !12466
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h5f0c4b4d1421fd03E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12467
  ret i1 %0, !dbg !12468
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17he931436b5ae4cd1dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12469 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12472, metadata !DIExpression()), !dbg !12474
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12473, metadata !DIExpression()), !dbg !12475
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hf60dbb16d29a8181E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12476
  ret i1 %0, !dbg !12477
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hd68827bb8363e6d1E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12478 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12481, metadata !DIExpression()), !dbg !12483
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12482, metadata !DIExpression()), !dbg !12484
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12485
  ret i1 %0, !dbg !12486
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hcd616734801990d7E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12487 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12490, metadata !DIExpression()), !dbg !12492
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12491, metadata !DIExpression()), !dbg !12493
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h4da77c41649bbbeaE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12494
  ret i1 %0, !dbg !12495
}

; x86_64::structures::gdt::DescriptorFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3gdt15DescriptorFlags3all17h9f6e7755a3c1f968E() unnamed_addr #0 !dbg !12496 {
start:
  %0 = alloca i64, align 8
  store i64 -1, ptr %0, align 8, !dbg !12499
  %1 = load i64, ptr %0, align 8, !dbg !12500, !noundef !19
  ret i64 %1, !dbg !12500
}

; x86_64::structures::gdt::DescriptorFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3gdt15DescriptorFlags4bits17h11a79308e338e99fE(ptr align 8 %self) unnamed_addr #0 !dbg !12501 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12505, metadata !DIExpression()), !dbg !12506
  %0 = load i64, ptr %self, align 8, !dbg !12507, !noundef !19
  ret i64 %0, !dbg !12508
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17h3f688ac796803c3bE"(ptr align 8 %self) unnamed_addr #0 !dbg !12509 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12515, metadata !DIExpression()), !dbg !12517
  br i1 false, label %bb2, label %bb1, !dbg !12517

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12517, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12517
  %1 = zext i1 %_5 to i8, !dbg !12517
  store i8 %1, ptr %_2, align 1, !dbg !12517
  br label %bb3, !dbg !12517

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12517
  br label %bb3, !dbg !12517

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12517, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12517
  br i1 %3, label %bb4, label %bb5, !dbg !12517

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12517, !noundef !19
  %_7 = and i64 %_8, 1099511627776, !dbg !12517
  %4 = icmp eq i64 %_7, 1099511627776, !dbg !12517
  %5 = zext i1 %4 to i8, !dbg !12517
  store i8 %5, ptr %0, align 1, !dbg !12517
  br label %bb6, !dbg !12517

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12517
  br label %bb6, !dbg !12517

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12518, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12518
  ret i1 %7, !dbg !12518
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17h66d13fd1ebecbb75E"(ptr align 8 %self) unnamed_addr #0 !dbg !12519 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12521, metadata !DIExpression()), !dbg !12523
  br i1 false, label %bb2, label %bb1, !dbg !12523

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12523, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12523
  %1 = zext i1 %_5 to i8, !dbg !12523
  store i8 %1, ptr %_2, align 1, !dbg !12523
  br label %bb3, !dbg !12523

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12523
  br label %bb3, !dbg !12523

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12523, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12523
  br i1 %3, label %bb4, label %bb5, !dbg !12523

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12523, !noundef !19
  %_7 = and i64 %_8, 2199023255552, !dbg !12523
  %4 = icmp eq i64 %_7, 2199023255552, !dbg !12523
  %5 = zext i1 %4 to i8, !dbg !12523
  store i8 %5, ptr %0, align 1, !dbg !12523
  br label %bb6, !dbg !12523

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12523
  br label %bb6, !dbg !12523

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12524, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12524
  ret i1 %7, !dbg !12524
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::CONFORMING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CONFORMING17hc6be7d96317c733eE"(ptr align 8 %self) unnamed_addr #0 !dbg !12525 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12527, metadata !DIExpression()), !dbg !12529
  br i1 false, label %bb2, label %bb1, !dbg !12529

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12529, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12529
  %1 = zext i1 %_5 to i8, !dbg !12529
  store i8 %1, ptr %_2, align 1, !dbg !12529
  br label %bb3, !dbg !12529

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12529
  br label %bb3, !dbg !12529

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12529, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12529
  br i1 %3, label %bb4, label %bb5, !dbg !12529

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12529, !noundef !19
  %_7 = and i64 %_8, 4398046511104, !dbg !12529
  %4 = icmp eq i64 %_7, 4398046511104, !dbg !12529
  %5 = zext i1 %4 to i8, !dbg !12529
  store i8 %5, ptr %0, align 1, !dbg !12529
  br label %bb6, !dbg !12529

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12529
  br label %bb6, !dbg !12529

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12530, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12530
  ret i1 %7, !dbg !12530
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::EXECUTABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10EXECUTABLE17h1dd2b2f9e7c4e0d4E"(ptr align 8 %self) unnamed_addr #0 !dbg !12531 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12533, metadata !DIExpression()), !dbg !12535
  br i1 false, label %bb2, label %bb1, !dbg !12535

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12535, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12535
  %1 = zext i1 %_5 to i8, !dbg !12535
  store i8 %1, ptr %_2, align 1, !dbg !12535
  br label %bb3, !dbg !12535

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12535
  br label %bb3, !dbg !12535

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12535, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12535
  br i1 %3, label %bb4, label %bb5, !dbg !12535

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12535, !noundef !19
  %_7 = and i64 %_8, 8796093022208, !dbg !12535
  %4 = icmp eq i64 %_7, 8796093022208, !dbg !12535
  %5 = zext i1 %4 to i8, !dbg !12535
  store i8 %5, ptr %0, align 1, !dbg !12535
  br label %bb6, !dbg !12535

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12535
  br label %bb6, !dbg !12535

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12536, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12536
  ret i1 %7, !dbg !12536
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_SEGMENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12USER_SEGMENT17h78bede938714dab0E"(ptr align 8 %self) unnamed_addr #0 !dbg !12537 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12539, metadata !DIExpression()), !dbg !12541
  br i1 false, label %bb2, label %bb1, !dbg !12541

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12541, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12541
  %1 = zext i1 %_5 to i8, !dbg !12541
  store i8 %1, ptr %_2, align 1, !dbg !12541
  br label %bb3, !dbg !12541

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12541
  br label %bb3, !dbg !12541

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12541, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12541
  br i1 %3, label %bb4, label %bb5, !dbg !12541

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12541, !noundef !19
  %_7 = and i64 %_8, 17592186044416, !dbg !12541
  %4 = icmp eq i64 %_7, 17592186044416, !dbg !12541
  %5 = zext i1 %4 to i8, !dbg !12541
  store i8 %5, ptr %0, align 1, !dbg !12541
  br label %bb6, !dbg !12541

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12541
  br label %bb6, !dbg !12541

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12542, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12542
  ret i1 %7, !dbg !12542
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DPL_RING_3
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10DPL_RING_317h9d57f33d62e0f02fE"(ptr align 8 %self) unnamed_addr #0 !dbg !12543 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12545, metadata !DIExpression()), !dbg !12547
  br i1 false, label %bb2, label %bb1, !dbg !12547

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12547, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12547
  %1 = zext i1 %_5 to i8, !dbg !12547
  store i8 %1, ptr %_2, align 1, !dbg !12547
  br label %bb3, !dbg !12547

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12547
  br label %bb3, !dbg !12547

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12547, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12547
  br i1 %3, label %bb4, label %bb5, !dbg !12547

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12547, !noundef !19
  %_7 = and i64 %_8, 105553116266496, !dbg !12547
  %4 = icmp eq i64 %_7, 105553116266496, !dbg !12547
  %5 = zext i1 %4 to i8, !dbg !12547
  store i8 %5, ptr %0, align 1, !dbg !12547
  br label %bb6, !dbg !12547

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12547
  br label %bb6, !dbg !12547

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12548, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12548
  ret i1 %7, !dbg !12548
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17hfec58789a441b216E"(ptr align 8 %self) unnamed_addr #0 !dbg !12549 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12551, metadata !DIExpression()), !dbg !12553
  br i1 false, label %bb2, label %bb1, !dbg !12553

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12553, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12553
  %1 = zext i1 %_5 to i8, !dbg !12553
  store i8 %1, ptr %_2, align 1, !dbg !12553
  br label %bb3, !dbg !12553

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12553
  br label %bb3, !dbg !12553

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12553, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12553
  br i1 %3, label %bb4, label %bb5, !dbg !12553

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12553, !noundef !19
  %_7 = and i64 %_8, 140737488355328, !dbg !12553
  %4 = icmp eq i64 %_7, 140737488355328, !dbg !12553
  %5 = zext i1 %4 to i8, !dbg !12553
  store i8 %5, ptr %0, align 1, !dbg !12553
  br label %bb6, !dbg !12553

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12553
  br label %bb6, !dbg !12553

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12554, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12554
  ret i1 %7, !dbg !12554
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::AVAILABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9AVAILABLE17hb0ed5ea02eb30543E"(ptr align 8 %self) unnamed_addr #0 !dbg !12555 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12557, metadata !DIExpression()), !dbg !12559
  br i1 false, label %bb2, label %bb1, !dbg !12559

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12559, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12559
  %1 = zext i1 %_5 to i8, !dbg !12559
  store i8 %1, ptr %_2, align 1, !dbg !12559
  br label %bb3, !dbg !12559

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12559
  br label %bb3, !dbg !12559

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12559, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12559
  br i1 %3, label %bb4, label %bb5, !dbg !12559

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12559, !noundef !19
  %_7 = and i64 %_8, 4503599627370496, !dbg !12559
  %4 = icmp eq i64 %_7, 4503599627370496, !dbg !12559
  %5 = zext i1 %4 to i8, !dbg !12559
  store i8 %5, ptr %0, align 1, !dbg !12559
  br label %bb6, !dbg !12559

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12559
  br label %bb6, !dbg !12559

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12560, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12560
  ret i1 %7, !dbg !12560
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9LONG_MODE17hb98446f6daa7a1ecE"(ptr align 8 %self) unnamed_addr #0 !dbg !12561 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12563, metadata !DIExpression()), !dbg !12565
  br i1 false, label %bb2, label %bb1, !dbg !12565

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12565, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12565
  %1 = zext i1 %_5 to i8, !dbg !12565
  store i8 %1, ptr %_2, align 1, !dbg !12565
  br label %bb3, !dbg !12565

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12565
  br label %bb3, !dbg !12565

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12565, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12565
  br i1 %3, label %bb4, label %bb5, !dbg !12565

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12565, !noundef !19
  %_7 = and i64 %_8, 9007199254740992, !dbg !12565
  %4 = icmp eq i64 %_7, 9007199254740992, !dbg !12565
  %5 = zext i1 %4 to i8, !dbg !12565
  store i8 %5, ptr %0, align 1, !dbg !12565
  br label %bb6, !dbg !12565

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12565
  br label %bb6, !dbg !12565

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12566, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12566
  ret i1 %7, !dbg !12566
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DEFAULT_SIZE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12DEFAULT_SIZE17h648bdd19af9c16a1E"(ptr align 8 %self) unnamed_addr #0 !dbg !12567 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12569, metadata !DIExpression()), !dbg !12571
  br i1 false, label %bb2, label %bb1, !dbg !12571

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12571, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12571
  %1 = zext i1 %_5 to i8, !dbg !12571
  store i8 %1, ptr %_2, align 1, !dbg !12571
  br label %bb3, !dbg !12571

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12571
  br label %bb3, !dbg !12571

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12571, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12571
  br i1 %3, label %bb4, label %bb5, !dbg !12571

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12571, !noundef !19
  %_7 = and i64 %_8, 18014398509481984, !dbg !12571
  %4 = icmp eq i64 %_7, 18014398509481984, !dbg !12571
  %5 = zext i1 %4 to i8, !dbg !12571
  store i8 %5, ptr %0, align 1, !dbg !12571
  br label %bb6, !dbg !12571

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12571
  br label %bb6, !dbg !12571

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12572, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12572
  ret i1 %7, !dbg !12572
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::GRANULARITY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11GRANULARITY17hde71221c07df8e2fE"(ptr align 8 %self) unnamed_addr #0 !dbg !12573 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12575, metadata !DIExpression()), !dbg !12577
  br i1 false, label %bb2, label %bb1, !dbg !12577

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12577, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12577
  %1 = zext i1 %_5 to i8, !dbg !12577
  store i8 %1, ptr %_2, align 1, !dbg !12577
  br label %bb3, !dbg !12577

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12577
  br label %bb3, !dbg !12577

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12577, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12577
  br i1 %3, label %bb4, label %bb5, !dbg !12577

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12577, !noundef !19
  %_7 = and i64 %_8, 36028797018963968, !dbg !12577
  %4 = icmp eq i64 %_7, 36028797018963968, !dbg !12577
  %5 = zext i1 %4 to i8, !dbg !12577
  store i8 %5, ptr %0, align 1, !dbg !12577
  br label %bb6, !dbg !12577

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12577
  br label %bb6, !dbg !12577

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12578, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12578
  ret i1 %7, !dbg !12578
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_0_15
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10LIMIT_0_1517hf98aae1d80303a22E"(ptr align 8 %self) unnamed_addr #0 !dbg !12579 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12581, metadata !DIExpression()), !dbg !12583
  br i1 false, label %bb2, label %bb1, !dbg !12583

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12583, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12583
  %1 = zext i1 %_5 to i8, !dbg !12583
  store i8 %1, ptr %_2, align 1, !dbg !12583
  br label %bb3, !dbg !12583

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12583
  br label %bb3, !dbg !12583

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12583, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12583
  br i1 %3, label %bb4, label %bb5, !dbg !12583

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12583, !noundef !19
  %_7 = and i64 %_8, 65535, !dbg !12583
  %4 = icmp eq i64 %_7, 65535, !dbg !12583
  %5 = zext i1 %4 to i8, !dbg !12583
  store i8 %5, ptr %0, align 1, !dbg !12583
  br label %bb6, !dbg !12583

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12583
  br label %bb6, !dbg !12583

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12584, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12584
  ret i1 %7, !dbg !12584
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_16_19
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11LIMIT_16_1917hf1f7597095333ea0E"(ptr align 8 %self) unnamed_addr #0 !dbg !12585 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12587, metadata !DIExpression()), !dbg !12589
  br i1 false, label %bb2, label %bb1, !dbg !12589

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12589, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12589
  %1 = zext i1 %_5 to i8, !dbg !12589
  store i8 %1, ptr %_2, align 1, !dbg !12589
  br label %bb3, !dbg !12589

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12589
  br label %bb3, !dbg !12589

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12589, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12589
  br i1 %3, label %bb4, label %bb5, !dbg !12589

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12589, !noundef !19
  %_7 = and i64 %_8, 4222124650659840, !dbg !12589
  %4 = icmp eq i64 %_7, 4222124650659840, !dbg !12589
  %5 = zext i1 %4 to i8, !dbg !12589
  store i8 %5, ptr %0, align 1, !dbg !12589
  br label %bb6, !dbg !12589

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12589
  br label %bb6, !dbg !12589

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12590, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12590
  ret i1 %7, !dbg !12590
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_0_23
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9BASE_0_2317he4a8cc2300d5599eE"(ptr align 8 %self) unnamed_addr #0 !dbg !12591 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12593, metadata !DIExpression()), !dbg !12595
  br i1 false, label %bb2, label %bb1, !dbg !12595

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12595, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12595
  %1 = zext i1 %_5 to i8, !dbg !12595
  store i8 %1, ptr %_2, align 1, !dbg !12595
  br label %bb3, !dbg !12595

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12595
  br label %bb3, !dbg !12595

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12595, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12595
  br i1 %3, label %bb4, label %bb5, !dbg !12595

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12595, !noundef !19
  %_7 = and i64 %_8, 1099511562240, !dbg !12595
  %4 = icmp eq i64 %_7, 1099511562240, !dbg !12595
  %5 = zext i1 %4 to i8, !dbg !12595
  store i8 %5, ptr %0, align 1, !dbg !12595
  br label %bb6, !dbg !12595

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12595
  br label %bb6, !dbg !12595

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12596, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12596
  ret i1 %7, !dbg !12596
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_24_31
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10BASE_24_3117h9d48bb71f3089a9cE"(ptr align 8 %self) unnamed_addr #0 !dbg !12597 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12599, metadata !DIExpression()), !dbg !12601
  br i1 false, label %bb2, label %bb1, !dbg !12601

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12601, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12601
  %1 = zext i1 %_5 to i8, !dbg !12601
  store i8 %1, ptr %_2, align 1, !dbg !12601
  br label %bb3, !dbg !12601

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12601
  br label %bb3, !dbg !12601

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12601, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12601
  br i1 %3, label %bb4, label %bb5, !dbg !12601

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12601, !noundef !19
  %_7 = and i64 %_8, -72057594037927936, !dbg !12601
  %4 = icmp eq i64 %_7, -72057594037927936, !dbg !12601
  %5 = zext i1 %4 to i8, !dbg !12601
  store i8 %5, ptr %0, align 1, !dbg !12601
  br label %bb6, !dbg !12601

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12601
  br label %bb6, !dbg !12601

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12602, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12602
  ret i1 %7, !dbg !12602
}

; <x86_64::structures::idt::InterruptDescriptorTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN86_$LT$x86_64..structures..idt..InterruptDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hb2089bdd3a004c55E"(ptr align 16 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12603 {
start:
  %values.dbg.spill = alloca { ptr, i64 }, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_58 = alloca ptr, align 8
  %_5 = alloca [26 x { ptr, ptr }], align 8
  %names.dbg.spill = alloca ptr, align 8
  store ptr @alloc_b745c1ab226cb9315275421c6d234d8b, ptr %names.dbg.spill, align 8, !dbg !12629
  call void @llvm.dbg.declare(metadata ptr %names.dbg.spill, metadata !12610, metadata !DIExpression()), !dbg !12629
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !12629
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12608, metadata !DIExpression()), !dbg !12630
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !12629
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12609, metadata !DIExpression()), !dbg !12630
  %_9 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 1, !dbg !12631
  %_11 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 2, !dbg !12632
  %_13 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 3, !dbg !12633
  %_15 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 4, !dbg !12634
  %_17 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 5, !dbg !12635
  %_19 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 6, !dbg !12636
  %_21 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 7, !dbg !12637
  %_23 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 8, !dbg !12638
  %_25 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 9, !dbg !12639
  %_27 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 10, !dbg !12640
  %_29 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 11, !dbg !12641
  %_31 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 12, !dbg !12642
  %_33 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 13, !dbg !12643
  %_35 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 14, !dbg !12644
  %_37 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 15, !dbg !12645
  %_39 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 16, !dbg !12646
  %_41 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 17, !dbg !12647
  %_43 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 18, !dbg !12648
  %_45 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 19, !dbg !12649
  %_47 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 20, !dbg !12650
  %_49 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 21, !dbg !12651
  %_51 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 22, !dbg !12652
  %_53 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 23, !dbg !12653
  %_55 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 24, !dbg !12654
  %0 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 25, !dbg !12655
  store ptr %0, ptr %_58, align 8, !dbg !12655
  %1 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 0, !dbg !12629
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !12629
  store ptr %self, ptr %2, align 8, !dbg !12629
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !12629
  store ptr @vtable.r, ptr %3, align 8, !dbg !12629
  %4 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 1, !dbg !12629
  %5 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 0, !dbg !12629
  store ptr %_9, ptr %5, align 8, !dbg !12629
  %6 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 1, !dbg !12629
  store ptr @vtable.r, ptr %6, align 8, !dbg !12629
  %7 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 2, !dbg !12629
  %8 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 0, !dbg !12629
  store ptr %_11, ptr %8, align 8, !dbg !12629
  %9 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 1, !dbg !12629
  store ptr @vtable.r, ptr %9, align 8, !dbg !12629
  %10 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 3, !dbg !12629
  %11 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 0, !dbg !12629
  store ptr %_13, ptr %11, align 8, !dbg !12629
  %12 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 1, !dbg !12629
  store ptr @vtable.r, ptr %12, align 8, !dbg !12629
  %13 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 4, !dbg !12629
  %14 = getelementptr inbounds { ptr, ptr }, ptr %13, i32 0, i32 0, !dbg !12629
  store ptr %_15, ptr %14, align 8, !dbg !12629
  %15 = getelementptr inbounds { ptr, ptr }, ptr %13, i32 0, i32 1, !dbg !12629
  store ptr @vtable.r, ptr %15, align 8, !dbg !12629
  %16 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 5, !dbg !12629
  %17 = getelementptr inbounds { ptr, ptr }, ptr %16, i32 0, i32 0, !dbg !12629
  store ptr %_17, ptr %17, align 8, !dbg !12629
  %18 = getelementptr inbounds { ptr, ptr }, ptr %16, i32 0, i32 1, !dbg !12629
  store ptr @vtable.r, ptr %18, align 8, !dbg !12629
  %19 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 6, !dbg !12629
  %20 = getelementptr inbounds { ptr, ptr }, ptr %19, i32 0, i32 0, !dbg !12629
  store ptr %_19, ptr %20, align 8, !dbg !12629
  %21 = getelementptr inbounds { ptr, ptr }, ptr %19, i32 0, i32 1, !dbg !12629
  store ptr @vtable.r, ptr %21, align 8, !dbg !12629
  %22 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 7, !dbg !12629
  %23 = getelementptr inbounds { ptr, ptr }, ptr %22, i32 0, i32 0, !dbg !12629
  store ptr %_21, ptr %23, align 8, !dbg !12629
  %24 = getelementptr inbounds { ptr, ptr }, ptr %22, i32 0, i32 1, !dbg !12629
  store ptr @vtable.r, ptr %24, align 8, !dbg !12629
  %25 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 8, !dbg !12629
  %26 = getelementptr inbounds { ptr, ptr }, ptr %25, i32 0, i32 0, !dbg !12629
  store ptr %_23, ptr %26, align 8, !dbg !12629
  %27 = getelementptr inbounds { ptr, ptr }, ptr %25, i32 0, i32 1, !dbg !12629
  store ptr @vtable.s, ptr %27, align 8, !dbg !12629
  %28 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 9, !dbg !12629
  %29 = getelementptr inbounds { ptr, ptr }, ptr %28, i32 0, i32 0, !dbg !12629
  store ptr %_25, ptr %29, align 8, !dbg !12629
  %30 = getelementptr inbounds { ptr, ptr }, ptr %28, i32 0, i32 1, !dbg !12629
  store ptr @vtable.r, ptr %30, align 8, !dbg !12629
  %31 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 10, !dbg !12629
  %32 = getelementptr inbounds { ptr, ptr }, ptr %31, i32 0, i32 0, !dbg !12629
  store ptr %_27, ptr %32, align 8, !dbg !12629
  %33 = getelementptr inbounds { ptr, ptr }, ptr %31, i32 0, i32 1, !dbg !12629
  store ptr @vtable.t, ptr %33, align 8, !dbg !12629
  %34 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 11, !dbg !12629
  %35 = getelementptr inbounds { ptr, ptr }, ptr %34, i32 0, i32 0, !dbg !12629
  store ptr %_29, ptr %35, align 8, !dbg !12629
  %36 = getelementptr inbounds { ptr, ptr }, ptr %34, i32 0, i32 1, !dbg !12629
  store ptr @vtable.t, ptr %36, align 8, !dbg !12629
  %37 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 12, !dbg !12629
  %38 = getelementptr inbounds { ptr, ptr }, ptr %37, i32 0, i32 0, !dbg !12629
  store ptr %_31, ptr %38, align 8, !dbg !12629
  %39 = getelementptr inbounds { ptr, ptr }, ptr %37, i32 0, i32 1, !dbg !12629
  store ptr @vtable.t, ptr %39, align 8, !dbg !12629
  %40 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 13, !dbg !12629
  %41 = getelementptr inbounds { ptr, ptr }, ptr %40, i32 0, i32 0, !dbg !12629
  store ptr %_33, ptr %41, align 8, !dbg !12629
  %42 = getelementptr inbounds { ptr, ptr }, ptr %40, i32 0, i32 1, !dbg !12629
  store ptr @vtable.t, ptr %42, align 8, !dbg !12629
  %43 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 14, !dbg !12629
  %44 = getelementptr inbounds { ptr, ptr }, ptr %43, i32 0, i32 0, !dbg !12629
  store ptr %_35, ptr %44, align 8, !dbg !12629
  %45 = getelementptr inbounds { ptr, ptr }, ptr %43, i32 0, i32 1, !dbg !12629
  store ptr @vtable.u, ptr %45, align 8, !dbg !12629
  %46 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 15, !dbg !12629
  %47 = getelementptr inbounds { ptr, ptr }, ptr %46, i32 0, i32 0, !dbg !12629
  store ptr %_37, ptr %47, align 8, !dbg !12629
  %48 = getelementptr inbounds { ptr, ptr }, ptr %46, i32 0, i32 1, !dbg !12629
  store ptr @vtable.r, ptr %48, align 8, !dbg !12629
  %49 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 16, !dbg !12629
  %50 = getelementptr inbounds { ptr, ptr }, ptr %49, i32 0, i32 0, !dbg !12629
  store ptr %_39, ptr %50, align 8, !dbg !12629
  %51 = getelementptr inbounds { ptr, ptr }, ptr %49, i32 0, i32 1, !dbg !12629
  store ptr @vtable.r, ptr %51, align 8, !dbg !12629
  %52 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 17, !dbg !12629
  %53 = getelementptr inbounds { ptr, ptr }, ptr %52, i32 0, i32 0, !dbg !12629
  store ptr %_41, ptr %53, align 8, !dbg !12629
  %54 = getelementptr inbounds { ptr, ptr }, ptr %52, i32 0, i32 1, !dbg !12629
  store ptr @vtable.t, ptr %54, align 8, !dbg !12629
  %55 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 18, !dbg !12629
  %56 = getelementptr inbounds { ptr, ptr }, ptr %55, i32 0, i32 0, !dbg !12629
  store ptr %_43, ptr %56, align 8, !dbg !12629
  %57 = getelementptr inbounds { ptr, ptr }, ptr %55, i32 0, i32 1, !dbg !12629
  store ptr @vtable.v, ptr %57, align 8, !dbg !12629
  %58 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 19, !dbg !12629
  %59 = getelementptr inbounds { ptr, ptr }, ptr %58, i32 0, i32 0, !dbg !12629
  store ptr %_45, ptr %59, align 8, !dbg !12629
  %60 = getelementptr inbounds { ptr, ptr }, ptr %58, i32 0, i32 1, !dbg !12629
  store ptr @vtable.r, ptr %60, align 8, !dbg !12629
  %61 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 20, !dbg !12629
  %62 = getelementptr inbounds { ptr, ptr }, ptr %61, i32 0, i32 0, !dbg !12629
  store ptr %_47, ptr %62, align 8, !dbg !12629
  %63 = getelementptr inbounds { ptr, ptr }, ptr %61, i32 0, i32 1, !dbg !12629
  store ptr @vtable.r, ptr %63, align 8, !dbg !12629
  %64 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 21, !dbg !12629
  %65 = getelementptr inbounds { ptr, ptr }, ptr %64, i32 0, i32 0, !dbg !12629
  store ptr %_49, ptr %65, align 8, !dbg !12629
  %66 = getelementptr inbounds { ptr, ptr }, ptr %64, i32 0, i32 1, !dbg !12629
  store ptr @vtable.w, ptr %66, align 8, !dbg !12629
  %67 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 22, !dbg !12629
  %68 = getelementptr inbounds { ptr, ptr }, ptr %67, i32 0, i32 0, !dbg !12629
  store ptr %_51, ptr %68, align 8, !dbg !12629
  %69 = getelementptr inbounds { ptr, ptr }, ptr %67, i32 0, i32 1, !dbg !12629
  store ptr @vtable.t, ptr %69, align 8, !dbg !12629
  %70 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 23, !dbg !12629
  %71 = getelementptr inbounds { ptr, ptr }, ptr %70, i32 0, i32 0, !dbg !12629
  store ptr %_53, ptr %71, align 8, !dbg !12629
  %72 = getelementptr inbounds { ptr, ptr }, ptr %70, i32 0, i32 1, !dbg !12629
  store ptr @vtable.t, ptr %72, align 8, !dbg !12629
  %73 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 24, !dbg !12629
  %74 = getelementptr inbounds { ptr, ptr }, ptr %73, i32 0, i32 0, !dbg !12629
  store ptr %_55, ptr %74, align 8, !dbg !12629
  %75 = getelementptr inbounds { ptr, ptr }, ptr %73, i32 0, i32 1, !dbg !12629
  store ptr @vtable.r, ptr %75, align 8, !dbg !12629
  %76 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 25, !dbg !12629
  %77 = getelementptr inbounds { ptr, ptr }, ptr %76, i32 0, i32 0, !dbg !12629
  store ptr %_58, ptr %77, align 8, !dbg !12629
  %78 = getelementptr inbounds { ptr, ptr }, ptr %76, i32 0, i32 1, !dbg !12629
  store ptr @vtable.x, ptr %78, align 8, !dbg !12629
  %79 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 0, !dbg !12629
  store ptr %_5, ptr %79, align 8, !dbg !12629
  %80 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 1, !dbg !12629
  store i64 26, ptr %80, align 8, !dbg !12629
  call void @llvm.dbg.declare(metadata ptr %values.dbg.spill, metadata !12616, metadata !DIExpression()), !dbg !12656
; call core::fmt::Formatter::debug_struct_fields_finish
  %81 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_fields_finish17he167c2dc5c8b49dbE(ptr align 8 %f, ptr align 1 @alloc_c955a8fc1384540f87bc38e4121a6162, i64 24, ptr align 8 @alloc_b745c1ab226cb9315275421c6d234d8b, i64 26, ptr align 8 %_5, i64 26) #8, !dbg !12656
  ret i1 %81, !dbg !12657
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17hbe541d01beae9232E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12658 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_124 = alloca i8, align 1
  %_119 = alloca i8, align 1
  %_115 = alloca i8, align 1
  %_111 = alloca i8, align 1
  %_108 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !12668, metadata !DIExpression()), !dbg !12758
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !12670, metadata !DIExpression()), !dbg !12759
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !12672, metadata !DIExpression()), !dbg !12760
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !12674, metadata !DIExpression()), !dbg !12761
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !12676, metadata !DIExpression()), !dbg !12762
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !12678, metadata !DIExpression()), !dbg !12763
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !12680, metadata !DIExpression()), !dbg !12764
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !12682, metadata !DIExpression()), !dbg !12765
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !12684, metadata !DIExpression()), !dbg !12766
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !12686, metadata !DIExpression()), !dbg !12767
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !12688, metadata !DIExpression()), !dbg !12768
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !12690, metadata !DIExpression()), !dbg !12769
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !12692, metadata !DIExpression()), !dbg !12770
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !12694, metadata !DIExpression()), !dbg !12771
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !12696, metadata !DIExpression()), !dbg !12772
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !12698, metadata !DIExpression()), !dbg !12773
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !12700, metadata !DIExpression()), !dbg !12774
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !12702, metadata !DIExpression()), !dbg !12775
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !12704, metadata !DIExpression()), !dbg !12776
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !12706, metadata !DIExpression()), !dbg !12777
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !12708, metadata !DIExpression()), !dbg !12778
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !12710, metadata !DIExpression()), !dbg !12779
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !12712, metadata !DIExpression()), !dbg !12780
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !12714, metadata !DIExpression()), !dbg !12781
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !12716, metadata !DIExpression()), !dbg !12782
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !12718, metadata !DIExpression()), !dbg !12783
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !12720, metadata !DIExpression()), !dbg !12784
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !12722, metadata !DIExpression()), !dbg !12785
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !12724, metadata !DIExpression()), !dbg !12786
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !12726, metadata !DIExpression()), !dbg !12787
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !12728, metadata !DIExpression()), !dbg !12788
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !12730, metadata !DIExpression()), !dbg !12789
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !12732, metadata !DIExpression()), !dbg !12790
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !12734, metadata !DIExpression()), !dbg !12791
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !12736, metadata !DIExpression()), !dbg !12792
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !12738, metadata !DIExpression()), !dbg !12793
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !12742, metadata !DIExpression()), !dbg !12794
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !12744, metadata !DIExpression()), !dbg !12795
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !12746, metadata !DIExpression()), !dbg !12796
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !12748, metadata !DIExpression()), !dbg !12797
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !12750, metadata !DIExpression()), !dbg !12798
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !12752, metadata !DIExpression()), !dbg !12799
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !12754, metadata !DIExpression()), !dbg !12800
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !12756, metadata !DIExpression()), !dbg !12801
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !12801
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12664, metadata !DIExpression()), !dbg !12802
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !12801
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12665, metadata !DIExpression()), !dbg !12803
  call void @llvm.dbg.declare(metadata ptr %first, metadata !12666, metadata !DIExpression()), !dbg !12804
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !12740, metadata !DIExpression()), !dbg !12805
  store i8 1, ptr %first, align 1, !dbg !12806
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_VIOLATION
  %_4 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20PROTECTION_VIOLATION17h282ef8952aca7855E"(ptr align 8 %self) #8, !dbg !12807
  br i1 %_4, label %bb2, label %bb12, !dbg !12807

bb12:                                             ; preds = %bb8, %start
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::CAUSED_BY_WRITE
  %_15 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15CAUSED_BY_WRITE17hb5ccaff9418e4057E"(ptr align 8 %self) #8, !dbg !12807
  br i1 %_15, label %bb14, label %bb23, !dbg !12807

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !12808, !range !1562, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !12808
  %_5 = xor i1 %_6, true, !dbg !12809
  br i1 %_5, label %bb3, label %bb8, !dbg !12809

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !12810
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_ad42669f44e92ceb6ee20c82222f5d1b, i64 20) #8, !dbg !12811
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_12) #8, !dbg !12811
  %3 = zext i1 %2 to i8, !dbg !12811
  store i8 %3, ptr %_11, align 1, !dbg !12811
  %4 = load i8, ptr %_11, align 1, !dbg !12811, !range !1562, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !12811
  %_14 = zext i1 %5 to i64, !dbg !12811
  %6 = icmp eq i64 %_14, 0, !dbg !12811
  br i1 %6, label %bb12, label %bb11, !dbg !12811

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12812
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_8) #8, !dbg !12812
  %8 = zext i1 %7 to i8, !dbg !12812
  store i8 %8, ptr %_7, align 1, !dbg !12812
  %9 = load i8, ptr %_7, align 1, !dbg !12812, !range !1562, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !12812
  %_10 = zext i1 %10 to i64, !dbg !12812
  %11 = icmp eq i64 %_10, 0, !dbg !12812
  br i1 %11, label %bb8, label %bb7, !dbg !12812

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12813
  %13 = zext i1 %12 to i8, !dbg !12813
  store i8 %13, ptr %0, align 1, !dbg !12813
  br label %bb122, !dbg !12813

bb122:                                            ; preds = %bb121, %bb120, %bb115, %bb112, %bb107, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !12814, !range !1562, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !12814
  ret i1 %15, !dbg !12814

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12815
  %17 = zext i1 %16 to i8, !dbg !12815
  store i8 %17, ptr %0, align 1, !dbg !12815
  br label %bb122, !dbg !12815

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE
  %_26 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9USER_MODE17h7721ac2c39aae7cbE"(ptr align 8 %self) #8, !dbg !12807
  br i1 %_26, label %bb25, label %bb34, !dbg !12807

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !12808, !range !1562, !noundef !19
  %_17 = trunc i8 %18 to i1, !dbg !12808
  %_16 = xor i1 %_17, true, !dbg !12809
  br i1 %_16, label %bb15, label %bb19, !dbg !12809

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !12810
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_27dc1e3e8098ed70b6d5c9dc6fecc197, i64 15) #8, !dbg !12811
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_23) #8, !dbg !12811
  %20 = zext i1 %19 to i8, !dbg !12811
  store i8 %20, ptr %_22, align 1, !dbg !12811
  %21 = load i8, ptr %_22, align 1, !dbg !12811, !range !1562, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !12811
  %_25 = zext i1 %22 to i64, !dbg !12811
  %23 = icmp eq i64 %_25, 0, !dbg !12811
  br i1 %23, label %bb23, label %bb22, !dbg !12811

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12812
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_19) #8, !dbg !12812
  %25 = zext i1 %24 to i8, !dbg !12812
  store i8 %25, ptr %_18, align 1, !dbg !12812
  %26 = load i8, ptr %_18, align 1, !dbg !12812, !range !1562, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !12812
  %_21 = zext i1 %27 to i64, !dbg !12812
  %28 = icmp eq i64 %_21, 0, !dbg !12812
  br i1 %28, label %bb19, label %bb18, !dbg !12812

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12816
  %30 = zext i1 %29 to i8, !dbg !12816
  store i8 %30, ptr %0, align 1, !dbg !12816
  br label %bb122, !dbg !12816

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12817
  %32 = zext i1 %31 to i8, !dbg !12817
  store i8 %32, ptr %0, align 1, !dbg !12817
  br label %bb122, !dbg !12817

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::MALFORMED_TABLE
  %_37 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15MALFORMED_TABLE17hfaf2ecc8a57f280aE"(ptr align 8 %self) #8, !dbg !12807
  br i1 %_37, label %bb36, label %bb45, !dbg !12807

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !12808, !range !1562, !noundef !19
  %_28 = trunc i8 %33 to i1, !dbg !12808
  %_27 = xor i1 %_28, true, !dbg !12809
  br i1 %_27, label %bb26, label %bb30, !dbg !12809

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !12810
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_6fc3bfebaa11c75067ee8c67855c0e1b, i64 9) #8, !dbg !12811
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_34) #8, !dbg !12811
  %35 = zext i1 %34 to i8, !dbg !12811
  store i8 %35, ptr %_33, align 1, !dbg !12811
  %36 = load i8, ptr %_33, align 1, !dbg !12811, !range !1562, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !12811
  %_36 = zext i1 %37 to i64, !dbg !12811
  %38 = icmp eq i64 %_36, 0, !dbg !12811
  br i1 %38, label %bb34, label %bb33, !dbg !12811

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12812
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_30) #8, !dbg !12812
  %40 = zext i1 %39 to i8, !dbg !12812
  store i8 %40, ptr %_29, align 1, !dbg !12812
  %41 = load i8, ptr %_29, align 1, !dbg !12812, !range !1562, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !12812
  %_32 = zext i1 %42 to i64, !dbg !12812
  %43 = icmp eq i64 %_32, 0, !dbg !12812
  br i1 %43, label %bb30, label %bb29, !dbg !12812

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12818
  %45 = zext i1 %44 to i8, !dbg !12818
  store i8 %45, ptr %0, align 1, !dbg !12818
  br label %bb122, !dbg !12818

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12819
  %47 = zext i1 %46 to i8, !dbg !12819
  store i8 %47, ptr %0, align 1, !dbg !12819
  br label %bb122, !dbg !12819

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::INSTRUCTION_FETCH
  %_48 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INSTRUCTION_FETCH17hfa5c8e3008a8b437E"(ptr align 8 %self) #8, !dbg !12807
  br i1 %_48, label %bb47, label %bb56, !dbg !12807

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !12808, !range !1562, !noundef !19
  %_39 = trunc i8 %48 to i1, !dbg !12808
  %_38 = xor i1 %_39, true, !dbg !12809
  br i1 %_38, label %bb37, label %bb41, !dbg !12809

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !12810
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_8db982c715f12c3d6fff79a292ea56de, i64 15) #8, !dbg !12811
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_45) #8, !dbg !12811
  %50 = zext i1 %49 to i8, !dbg !12811
  store i8 %50, ptr %_44, align 1, !dbg !12811
  %51 = load i8, ptr %_44, align 1, !dbg !12811, !range !1562, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !12811
  %_47 = zext i1 %52 to i64, !dbg !12811
  %53 = icmp eq i64 %_47, 0, !dbg !12811
  br i1 %53, label %bb45, label %bb44, !dbg !12811

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12812
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_41) #8, !dbg !12812
  %55 = zext i1 %54 to i8, !dbg !12812
  store i8 %55, ptr %_40, align 1, !dbg !12812
  %56 = load i8, ptr %_40, align 1, !dbg !12812, !range !1562, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !12812
  %_43 = zext i1 %57 to i64, !dbg !12812
  %58 = icmp eq i64 %_43, 0, !dbg !12812
  br i1 %58, label %bb41, label %bb40, !dbg !12812

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12820
  %60 = zext i1 %59 to i8, !dbg !12820
  store i8 %60, ptr %0, align 1, !dbg !12820
  br label %bb122, !dbg !12820

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12821
  %62 = zext i1 %61 to i8, !dbg !12821
  store i8 %62, ptr %0, align 1, !dbg !12821
  br label %bb122, !dbg !12821

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
  %_59 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17hb11cf68fbe3edcddE"(ptr align 8 %self) #8, !dbg !12807
  br i1 %_59, label %bb58, label %bb67, !dbg !12807

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !12808, !range !1562, !noundef !19
  %_50 = trunc i8 %63 to i1, !dbg !12808
  %_49 = xor i1 %_50, true, !dbg !12809
  br i1 %_49, label %bb48, label %bb52, !dbg !12809

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !12810
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_bee90358a428637f2b2e924b432c1168, i64 17) #8, !dbg !12811
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_56) #8, !dbg !12811
  %65 = zext i1 %64 to i8, !dbg !12811
  store i8 %65, ptr %_55, align 1, !dbg !12811
  %66 = load i8, ptr %_55, align 1, !dbg !12811, !range !1562, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !12811
  %_58 = zext i1 %67 to i64, !dbg !12811
  %68 = icmp eq i64 %_58, 0, !dbg !12811
  br i1 %68, label %bb56, label %bb55, !dbg !12811

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12812
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_52) #8, !dbg !12812
  %70 = zext i1 %69 to i8, !dbg !12812
  store i8 %70, ptr %_51, align 1, !dbg !12812
  %71 = load i8, ptr %_51, align 1, !dbg !12812, !range !1562, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !12812
  %_54 = zext i1 %72 to i64, !dbg !12812
  %73 = icmp eq i64 %_54, 0, !dbg !12812
  br i1 %73, label %bb52, label %bb51, !dbg !12812

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12822
  %75 = zext i1 %74 to i8, !dbg !12822
  store i8 %75, ptr %0, align 1, !dbg !12822
  br label %bb122, !dbg !12822

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12823
  %77 = zext i1 %76 to i8, !dbg !12823
  store i8 %77, ptr %0, align 1, !dbg !12823
  br label %bb122, !dbg !12823

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SHADOW_STACK
  %_70 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12SHADOW_STACK17h2b4bd93da6b20930E"(ptr align 8 %self) #8, !dbg !12807
  br i1 %_70, label %bb69, label %bb78, !dbg !12807

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !12808, !range !1562, !noundef !19
  %_61 = trunc i8 %78 to i1, !dbg !12808
  %_60 = xor i1 %_61, true, !dbg !12809
  br i1 %_60, label %bb59, label %bb63, !dbg !12809

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !12810
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_e0f4f3e313283630a9b8570ed4004a61, i64 14) #8, !dbg !12811
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_67) #8, !dbg !12811
  %80 = zext i1 %79 to i8, !dbg !12811
  store i8 %80, ptr %_66, align 1, !dbg !12811
  %81 = load i8, ptr %_66, align 1, !dbg !12811, !range !1562, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !12811
  %_69 = zext i1 %82 to i64, !dbg !12811
  %83 = icmp eq i64 %_69, 0, !dbg !12811
  br i1 %83, label %bb67, label %bb66, !dbg !12811

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12812
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_63) #8, !dbg !12812
  %85 = zext i1 %84 to i8, !dbg !12812
  store i8 %85, ptr %_62, align 1, !dbg !12812
  %86 = load i8, ptr %_62, align 1, !dbg !12812, !range !1562, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !12812
  %_65 = zext i1 %87 to i64, !dbg !12812
  %88 = icmp eq i64 %_65, 0, !dbg !12812
  br i1 %88, label %bb63, label %bb62, !dbg !12812

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12824
  %90 = zext i1 %89 to i8, !dbg !12824
  store i8 %90, ptr %0, align 1, !dbg !12824
  br label %bb122, !dbg !12824

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12825
  %92 = zext i1 %91 to i8, !dbg !12825
  store i8 %92, ptr %0, align 1, !dbg !12825
  br label %bb122, !dbg !12825

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SGX
  %_81 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SGX17hbb42ab1278fe17edE"(ptr align 8 %self) #8, !dbg !12807
  br i1 %_81, label %bb80, label %bb89, !dbg !12807

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !12808, !range !1562, !noundef !19
  %_72 = trunc i8 %93 to i1, !dbg !12808
  %_71 = xor i1 %_72, true, !dbg !12809
  br i1 %_71, label %bb70, label %bb74, !dbg !12809

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !12810
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_965ebe843576369e4be87855c2dd9d5d, i64 12) #8, !dbg !12811
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_78) #8, !dbg !12811
  %95 = zext i1 %94 to i8, !dbg !12811
  store i8 %95, ptr %_77, align 1, !dbg !12811
  %96 = load i8, ptr %_77, align 1, !dbg !12811, !range !1562, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !12811
  %_80 = zext i1 %97 to i64, !dbg !12811
  %98 = icmp eq i64 %_80, 0, !dbg !12811
  br i1 %98, label %bb78, label %bb77, !dbg !12811

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12812
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_74) #8, !dbg !12812
  %100 = zext i1 %99 to i8, !dbg !12812
  store i8 %100, ptr %_73, align 1, !dbg !12812
  %101 = load i8, ptr %_73, align 1, !dbg !12812, !range !1562, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !12812
  %_76 = zext i1 %102 to i64, !dbg !12812
  %103 = icmp eq i64 %_76, 0, !dbg !12812
  br i1 %103, label %bb74, label %bb73, !dbg !12812

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12826
  %105 = zext i1 %104 to i8, !dbg !12826
  store i8 %105, ptr %0, align 1, !dbg !12826
  br label %bb122, !dbg !12826

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12827
  %107 = zext i1 %106 to i8, !dbg !12827
  store i8 %107, ptr %0, align 1, !dbg !12827
  br label %bb122, !dbg !12827

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::RMP
  %_92 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RMP17h51770e2244e790f4E"(ptr align 8 %self) #8, !dbg !12807
  br i1 %_92, label %bb91, label %bb100, !dbg !12807

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !12808, !range !1562, !noundef !19
  %_83 = trunc i8 %108 to i1, !dbg !12808
  %_82 = xor i1 %_83, true, !dbg !12809
  br i1 %_82, label %bb81, label %bb85, !dbg !12809

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !12810
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_21f34dbfe73bf3c2a46ca560620af5ee, i64 3) #8, !dbg !12811
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_89) #8, !dbg !12811
  %110 = zext i1 %109 to i8, !dbg !12811
  store i8 %110, ptr %_88, align 1, !dbg !12811
  %111 = load i8, ptr %_88, align 1, !dbg !12811, !range !1562, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !12811
  %_91 = zext i1 %112 to i64, !dbg !12811
  %113 = icmp eq i64 %_91, 0, !dbg !12811
  br i1 %113, label %bb89, label %bb88, !dbg !12811

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12812
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_85) #8, !dbg !12812
  %115 = zext i1 %114 to i8, !dbg !12812
  store i8 %115, ptr %_84, align 1, !dbg !12812
  %116 = load i8, ptr %_84, align 1, !dbg !12812, !range !1562, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !12812
  %_87 = zext i1 %117 to i64, !dbg !12812
  %118 = icmp eq i64 %_87, 0, !dbg !12812
  br i1 %118, label %bb85, label %bb84, !dbg !12812

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12828
  %120 = zext i1 %119 to i8, !dbg !12828
  store i8 %120, ptr %0, align 1, !dbg !12828
  br label %bb122, !dbg !12828

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12829
  %122 = zext i1 %121 to i8, !dbg !12829
  store i8 %122, ptr %0, align 1, !dbg !12829
  br label %bb122, !dbg !12829

bb100:                                            ; preds = %bb96, %bb89
  %_104 = load i64, ptr %self, align 8, !dbg !12830, !noundef !19
; call x86_64::structures::idt::PageFaultErrorCode::all
  %123 = call i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode3all17h6128def07bc3b3ffE() #8, !dbg !12831
  store i64 %123, ptr %_108, align 8, !dbg !12831
; call x86_64::structures::idt::PageFaultErrorCode::bits
  %_106 = call i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode4bits17hb8abeb28d65fcd1fE(ptr align 8 %_108) #8, !dbg !12831
  %_105 = xor i64 %_106, -1, !dbg !12832
  %124 = and i64 %_104, %_105, !dbg !12830
  store i64 %124, ptr %extra_bits, align 8, !dbg !12830
  %125 = load i64, ptr %extra_bits, align 8, !dbg !12833, !noundef !19
  %126 = icmp eq i64 %125, 0, !dbg !12833
  br i1 %126, label %bb116, label %bb103, !dbg !12833

bb91:                                             ; preds = %bb89
  %127 = load i8, ptr %first, align 1, !dbg !12808, !range !1562, !noundef !19
  %_94 = trunc i8 %127 to i1, !dbg !12808
  %_93 = xor i1 %_94, true, !dbg !12809
  br i1 %_93, label %bb92, label %bb96, !dbg !12809

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !12810
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_65b5e1b37bb8669586518fe1db400d56, i64 3) #8, !dbg !12811
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %128 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_100) #8, !dbg !12811
  %129 = zext i1 %128 to i8, !dbg !12811
  store i8 %129, ptr %_99, align 1, !dbg !12811
  %130 = load i8, ptr %_99, align 1, !dbg !12811, !range !1562, !noundef !19
  %131 = trunc i8 %130 to i1, !dbg !12811
  %_102 = zext i1 %131 to i64, !dbg !12811
  %132 = icmp eq i64 %_102, 0, !dbg !12811
  br i1 %132, label %bb100, label %bb99, !dbg !12811

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12812
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %133 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_96) #8, !dbg !12812
  %134 = zext i1 %133 to i8, !dbg !12812
  store i8 %134, ptr %_95, align 1, !dbg !12812
  %135 = load i8, ptr %_95, align 1, !dbg !12812, !range !1562, !noundef !19
  %136 = trunc i8 %135 to i1, !dbg !12812
  %_98 = zext i1 %136 to i64, !dbg !12812
  %137 = icmp eq i64 %_98, 0, !dbg !12812
  br i1 %137, label %bb96, label %bb95, !dbg !12812

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %138 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12834
  %139 = zext i1 %138 to i8, !dbg !12834
  store i8 %139, ptr %0, align 1, !dbg !12834
  br label %bb122, !dbg !12834

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %140 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12835
  %141 = zext i1 %140 to i8, !dbg !12835
  store i8 %141, ptr %0, align 1, !dbg !12835
  br label %bb122, !dbg !12835

bb116:                                            ; preds = %bb111, %bb100
  %142 = load i8, ptr %first, align 1, !dbg !12836, !range !1562, !noundef !19
  %_123 = trunc i8 %142 to i1, !dbg !12836
  br i1 %_123, label %bb117, label %bb121, !dbg !12836

bb103:                                            ; preds = %bb100
  %143 = load i8, ptr %first, align 1, !dbg !12837, !range !1562, !noundef !19
  %_110 = trunc i8 %143 to i1, !dbg !12837
  %_109 = xor i1 %_110, true, !dbg !12838
  br i1 %_109, label %bb104, label %bb108, !dbg !12838

bb108:                                            ; preds = %bb104, %bb103
  store i8 0, ptr %first, align 1, !dbg !12839
; call core::fmt::Formatter::write_str
  %_116 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !12840
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_116) #8, !dbg !12840
  %145 = zext i1 %144 to i8, !dbg !12840
  store i8 %145, ptr %_115, align 1, !dbg !12840
  %146 = load i8, ptr %_115, align 1, !dbg !12840, !range !1562, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !12840
  %_118 = zext i1 %147 to i64, !dbg !12840
  %148 = icmp eq i64 %_118, 0, !dbg !12840
  br i1 %148, label %bb111, label %bb112, !dbg !12840

bb104:                                            ; preds = %bb103
; call core::fmt::Formatter::write_str
  %_112 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12841
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %149 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_112) #8, !dbg !12841
  %150 = zext i1 %149 to i8, !dbg !12841
  store i8 %150, ptr %_111, align 1, !dbg !12841
  %151 = load i8, ptr %_111, align 1, !dbg !12841, !range !1562, !noundef !19
  %152 = trunc i8 %151 to i1, !dbg !12841
  %_114 = zext i1 %152 to i64, !dbg !12841
  %153 = icmp eq i64 %_114, 0, !dbg !12841
  br i1 %153, label %bb108, label %bb107, !dbg !12841

bb107:                                            ; preds = %bb104
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %154 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12842
  %155 = zext i1 %154 to i8, !dbg !12842
  store i8 %155, ptr %0, align 1, !dbg !12842
  br label %bb122, !dbg !12842

bb111:                                            ; preds = %bb108
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_120 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !12843
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %156 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_120) #8, !dbg !12843
  %157 = zext i1 %156 to i8, !dbg !12843
  store i8 %157, ptr %_119, align 1, !dbg !12843
  %158 = load i8, ptr %_119, align 1, !dbg !12843, !range !1562, !noundef !19
  %159 = trunc i8 %158 to i1, !dbg !12843
  %_122 = zext i1 %159 to i64, !dbg !12843
  %160 = icmp eq i64 %_122, 0, !dbg !12843
  br i1 %160, label %bb116, label %bb115, !dbg !12843

bb112:                                            ; preds = %bb108
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %161 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12844
  %162 = zext i1 %161 to i8, !dbg !12844
  store i8 %162, ptr %0, align 1, !dbg !12844
  br label %bb122, !dbg !12844

bb115:                                            ; preds = %bb111
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %163 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12845
  %164 = zext i1 %163 to i8, !dbg !12845
  store i8 %164, ptr %0, align 1, !dbg !12845
  br label %bb122, !dbg !12845

bb121:                                            ; preds = %bb117, %bb116
  store i8 0, ptr %0, align 1, !dbg !12846
  br label %bb122, !dbg !12814

bb117:                                            ; preds = %bb116
; call core::fmt::Formatter::write_str
  %_125 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !12847
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %165 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_125) #8, !dbg !12847
  %166 = zext i1 %165 to i8, !dbg !12847
  store i8 %166, ptr %_124, align 1, !dbg !12847
  %167 = load i8, ptr %_124, align 1, !dbg !12847, !range !1562, !noundef !19
  %168 = trunc i8 %167 to i1, !dbg !12847
  %_127 = zext i1 %168 to i64, !dbg !12847
  %169 = icmp eq i64 %_127, 0, !dbg !12847
  br i1 %169, label %bb121, label %bb120, !dbg !12847

bb120:                                            ; preds = %bb117
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %170 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12848
  %171 = zext i1 %170 to i8, !dbg !12848
  store i8 %171, ptr %0, align 1, !dbg !12848
  br label %bb122, !dbg !12848

bb6:                                              ; No predecessors!
  unreachable, !dbg !12812
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Binary$GT$3fmt17hcf827b2f380019ceE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12849 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12852, metadata !DIExpression()), !dbg !12854
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12853, metadata !DIExpression()), !dbg !12855
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h5f0c4b4d1421fd03E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12856
  ret i1 %0, !dbg !12857
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Octal$GT$3fmt17hfddb27464456c661E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12858 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12861, metadata !DIExpression()), !dbg !12863
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12862, metadata !DIExpression()), !dbg !12864
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hf60dbb16d29a8181E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12865
  ret i1 %0, !dbg !12866
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hfd416c9c7a293a6eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12867 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12870, metadata !DIExpression()), !dbg !12872
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12871, metadata !DIExpression()), !dbg !12873
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12874
  ret i1 %0, !dbg !12875
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hfbb90abddf27c246E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12876 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12879, metadata !DIExpression()), !dbg !12881
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12880, metadata !DIExpression()), !dbg !12882
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h4da77c41649bbbeaE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12883
  ret i1 %0, !dbg !12884
}

; x86_64::structures::idt::PageFaultErrorCode::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode3all17h6128def07bc3b3ffE() unnamed_addr #0 !dbg !12885 {
start:
  %0 = alloca i64, align 8
  store i64 2147516543, ptr %0, align 8, !dbg !12888
  %1 = load i64, ptr %0, align 8, !dbg !12889, !noundef !19
  ret i64 %1, !dbg !12889
}

; x86_64::structures::idt::PageFaultErrorCode::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode4bits17hb8abeb28d65fcd1fE(ptr align 8 %self) unnamed_addr #0 !dbg !12890 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12894, metadata !DIExpression()), !dbg !12895
  %0 = load i64, ptr %self, align 8, !dbg !12896, !noundef !19
  ret i64 %0, !dbg !12897
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_VIOLATION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20PROTECTION_VIOLATION17h282ef8952aca7855E"(ptr align 8 %self) unnamed_addr #0 !dbg !12898 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12904, metadata !DIExpression()), !dbg !12906
  br i1 false, label %bb2, label %bb1, !dbg !12906

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12906, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12906
  %1 = zext i1 %_5 to i8, !dbg !12906
  store i8 %1, ptr %_2, align 1, !dbg !12906
  br label %bb3, !dbg !12906

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12906
  br label %bb3, !dbg !12906

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12906, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12906
  br i1 %3, label %bb4, label %bb5, !dbg !12906

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12906, !noundef !19
  %_7 = and i64 %_8, 1, !dbg !12906
  %4 = icmp eq i64 %_7, 1, !dbg !12906
  %5 = zext i1 %4 to i8, !dbg !12906
  store i8 %5, ptr %0, align 1, !dbg !12906
  br label %bb6, !dbg !12906

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12906
  br label %bb6, !dbg !12906

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12907, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12907
  ret i1 %7, !dbg !12907
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::CAUSED_BY_WRITE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15CAUSED_BY_WRITE17hb5ccaff9418e4057E"(ptr align 8 %self) unnamed_addr #0 !dbg !12908 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12910, metadata !DIExpression()), !dbg !12912
  br i1 false, label %bb2, label %bb1, !dbg !12912

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12912, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12912
  %1 = zext i1 %_5 to i8, !dbg !12912
  store i8 %1, ptr %_2, align 1, !dbg !12912
  br label %bb3, !dbg !12912

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12912
  br label %bb3, !dbg !12912

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12912, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12912
  br i1 %3, label %bb4, label %bb5, !dbg !12912

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12912, !noundef !19
  %_7 = and i64 %_8, 2, !dbg !12912
  %4 = icmp eq i64 %_7, 2, !dbg !12912
  %5 = zext i1 %4 to i8, !dbg !12912
  store i8 %5, ptr %0, align 1, !dbg !12912
  br label %bb6, !dbg !12912

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12912
  br label %bb6, !dbg !12912

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12913, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12913
  ret i1 %7, !dbg !12913
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9USER_MODE17h7721ac2c39aae7cbE"(ptr align 8 %self) unnamed_addr #0 !dbg !12914 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12916, metadata !DIExpression()), !dbg !12918
  br i1 false, label %bb2, label %bb1, !dbg !12918

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12918, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12918
  %1 = zext i1 %_5 to i8, !dbg !12918
  store i8 %1, ptr %_2, align 1, !dbg !12918
  br label %bb3, !dbg !12918

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12918
  br label %bb3, !dbg !12918

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12918, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12918
  br i1 %3, label %bb4, label %bb5, !dbg !12918

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12918, !noundef !19
  %_7 = and i64 %_8, 4, !dbg !12918
  %4 = icmp eq i64 %_7, 4, !dbg !12918
  %5 = zext i1 %4 to i8, !dbg !12918
  store i8 %5, ptr %0, align 1, !dbg !12918
  br label %bb6, !dbg !12918

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12918
  br label %bb6, !dbg !12918

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12919, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12919
  ret i1 %7, !dbg !12919
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::MALFORMED_TABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15MALFORMED_TABLE17hfaf2ecc8a57f280aE"(ptr align 8 %self) unnamed_addr #0 !dbg !12920 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12922, metadata !DIExpression()), !dbg !12924
  br i1 false, label %bb2, label %bb1, !dbg !12924

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12924, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12924
  %1 = zext i1 %_5 to i8, !dbg !12924
  store i8 %1, ptr %_2, align 1, !dbg !12924
  br label %bb3, !dbg !12924

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12924
  br label %bb3, !dbg !12924

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12924, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12924
  br i1 %3, label %bb4, label %bb5, !dbg !12924

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12924, !noundef !19
  %_7 = and i64 %_8, 8, !dbg !12924
  %4 = icmp eq i64 %_7, 8, !dbg !12924
  %5 = zext i1 %4 to i8, !dbg !12924
  store i8 %5, ptr %0, align 1, !dbg !12924
  br label %bb6, !dbg !12924

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12924
  br label %bb6, !dbg !12924

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12925, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12925
  ret i1 %7, !dbg !12925
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::INSTRUCTION_FETCH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INSTRUCTION_FETCH17hfa5c8e3008a8b437E"(ptr align 8 %self) unnamed_addr #0 !dbg !12926 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12928, metadata !DIExpression()), !dbg !12930
  br i1 false, label %bb2, label %bb1, !dbg !12930

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12930, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12930
  %1 = zext i1 %_5 to i8, !dbg !12930
  store i8 %1, ptr %_2, align 1, !dbg !12930
  br label %bb3, !dbg !12930

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12930
  br label %bb3, !dbg !12930

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12930, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12930
  br i1 %3, label %bb4, label %bb5, !dbg !12930

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12930, !noundef !19
  %_7 = and i64 %_8, 16, !dbg !12930
  %4 = icmp eq i64 %_7, 16, !dbg !12930
  %5 = zext i1 %4 to i8, !dbg !12930
  store i8 %5, ptr %0, align 1, !dbg !12930
  br label %bb6, !dbg !12930

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12930
  br label %bb6, !dbg !12930

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12931, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12931
  ret i1 %7, !dbg !12931
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17hb11cf68fbe3edcddE"(ptr align 8 %self) unnamed_addr #0 !dbg !12932 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12934, metadata !DIExpression()), !dbg !12936
  br i1 false, label %bb2, label %bb1, !dbg !12936

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12936, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12936
  %1 = zext i1 %_5 to i8, !dbg !12936
  store i8 %1, ptr %_2, align 1, !dbg !12936
  br label %bb3, !dbg !12936

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12936
  br label %bb3, !dbg !12936

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12936, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12936
  br i1 %3, label %bb4, label %bb5, !dbg !12936

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12936, !noundef !19
  %_7 = and i64 %_8, 32, !dbg !12936
  %4 = icmp eq i64 %_7, 32, !dbg !12936
  %5 = zext i1 %4 to i8, !dbg !12936
  store i8 %5, ptr %0, align 1, !dbg !12936
  br label %bb6, !dbg !12936

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12936
  br label %bb6, !dbg !12936

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12937, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12937
  ret i1 %7, !dbg !12937
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SHADOW_STACK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12SHADOW_STACK17h2b4bd93da6b20930E"(ptr align 8 %self) unnamed_addr #0 !dbg !12938 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12940, metadata !DIExpression()), !dbg !12942
  br i1 false, label %bb2, label %bb1, !dbg !12942

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12942, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12942
  %1 = zext i1 %_5 to i8, !dbg !12942
  store i8 %1, ptr %_2, align 1, !dbg !12942
  br label %bb3, !dbg !12942

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12942
  br label %bb3, !dbg !12942

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12942, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12942
  br i1 %3, label %bb4, label %bb5, !dbg !12942

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12942, !noundef !19
  %_7 = and i64 %_8, 64, !dbg !12942
  %4 = icmp eq i64 %_7, 64, !dbg !12942
  %5 = zext i1 %4 to i8, !dbg !12942
  store i8 %5, ptr %0, align 1, !dbg !12942
  br label %bb6, !dbg !12942

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12942
  br label %bb6, !dbg !12942

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12943, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12943
  ret i1 %7, !dbg !12943
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SGX
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SGX17hbb42ab1278fe17edE"(ptr align 8 %self) unnamed_addr #0 !dbg !12944 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12946, metadata !DIExpression()), !dbg !12948
  br i1 false, label %bb2, label %bb1, !dbg !12948

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12948, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12948
  %1 = zext i1 %_5 to i8, !dbg !12948
  store i8 %1, ptr %_2, align 1, !dbg !12948
  br label %bb3, !dbg !12948

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12948
  br label %bb3, !dbg !12948

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12948, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12948
  br i1 %3, label %bb4, label %bb5, !dbg !12948

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12948, !noundef !19
  %_7 = and i64 %_8, 32768, !dbg !12948
  %4 = icmp eq i64 %_7, 32768, !dbg !12948
  %5 = zext i1 %4 to i8, !dbg !12948
  store i8 %5, ptr %0, align 1, !dbg !12948
  br label %bb6, !dbg !12948

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12948
  br label %bb6, !dbg !12948

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12949, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12949
  ret i1 %7, !dbg !12949
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::RMP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RMP17h51770e2244e790f4E"(ptr align 8 %self) unnamed_addr #0 !dbg !12950 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12952, metadata !DIExpression()), !dbg !12954
  br i1 false, label %bb2, label %bb1, !dbg !12954

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12954, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !12954
  %1 = zext i1 %_5 to i8, !dbg !12954
  store i8 %1, ptr %_2, align 1, !dbg !12954
  br label %bb3, !dbg !12954

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12954
  br label %bb3, !dbg !12954

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12954, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !12954
  br i1 %3, label %bb4, label %bb5, !dbg !12954

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12954, !noundef !19
  %_7 = and i64 %_8, 2147483648, !dbg !12954
  %4 = icmp eq i64 %_7, 2147483648, !dbg !12954
  %5 = zext i1 %4 to i8, !dbg !12954
  store i8 %5, ptr %0, align 1, !dbg !12954
  br label %bb6, !dbg !12954

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12954
  br label %bb6, !dbg !12954

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12955, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !12955
  ret i1 %7, !dbg !12955
}

; <x86_64::structures::idt::DescriptorTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..idt..DescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hae1c0a6ae9f4ae51E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12956 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12962, metadata !DIExpression()), !dbg !12964
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12963, metadata !DIExpression()), !dbg !12964
  %0 = load i8, ptr %self, align 1, !dbg !12964, !range !5836, !noundef !19
  %_4 = zext i8 %0 to i64, !dbg !12964
  switch i64 %_4, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !12964

bb2:                                              ; preds = %start
  unreachable, !dbg !12964

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12964
  store ptr @alloc_b10b0f7e88f2e6a647488ef7d000dc57, ptr %1, align 8, !dbg !12964
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12964
  store i64 3, ptr %2, align 8, !dbg !12964
  br label %bb5, !dbg !12965

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12964
  store ptr @alloc_6c41f34769b7ae3bdb2c01f429ceb4a6, ptr %3, align 8, !dbg !12964
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12964
  store i64 3, ptr %4, align 8, !dbg !12964
  br label %bb5, !dbg !12965

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12964
  store ptr @alloc_831a0aacdf0f1226b44faf912cfe4c70, ptr %5, align 8, !dbg !12964
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12964
  store i64 3, ptr %6, align 8, !dbg !12964
  br label %bb5, !dbg !12965

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12964
  %8 = load ptr, ptr %7, align 8, !dbg !12964, !nonnull !19, !align !4493, !noundef !19
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12964
  %10 = load i64, ptr %9, align 8, !dbg !12964, !noundef !19
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !12964
  ret i1 %11, !dbg !12966
}

; <x86_64::structures::idt::ExceptionVector as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..idt..ExceptionVector$u20$as$u20$core..fmt..Debug$GT$3fmt17hbf8406af55dd8b35E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12967 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12973, metadata !DIExpression()), !dbg !12975
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12974, metadata !DIExpression()), !dbg !12975
  %_4 = load i8, ptr %self, align 1, !dbg !12975, !range !12976, !noundef !19
  switch i8 %_4, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb6
    i8 4, label %bb7
    i8 5, label %bb8
    i8 6, label %bb9
    i8 7, label %bb10
    i8 8, label %bb11
    i8 10, label %bb12
    i8 11, label %bb13
    i8 12, label %bb14
    i8 13, label %bb15
    i8 14, label %bb16
    i8 16, label %bb17
    i8 17, label %bb18
    i8 18, label %bb19
    i8 19, label %bb20
    i8 20, label %bb21
    i8 21, label %bb22
    i8 28, label %bb23
    i8 29, label %bb24
    i8 30, label %bb1
  ], !dbg !12975

bb2:                                              ; preds = %start
  unreachable, !dbg !12975

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12975
  store ptr @alloc_98d1fdfdfa3e3c6a28fa90462ffc134e, ptr %0, align 8, !dbg !12975
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12975
  store i64 8, ptr %1, align 8, !dbg !12975
  br label %bb25, !dbg !12977

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12975
  store ptr @alloc_96abca9bcf0289be18b0174890500370, ptr %2, align 8, !dbg !12975
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12975
  store i64 5, ptr %3, align 8, !dbg !12975
  br label %bb25, !dbg !12977

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12975
  store ptr @alloc_0c6b6138cf71a77dbd5246027014c008, ptr %4, align 8, !dbg !12975
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12975
  store i64 20, ptr %5, align 8, !dbg !12975
  br label %bb25, !dbg !12977

bb6:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12975
  store ptr @alloc_b7a152112125deca422bf9d901c258b8, ptr %6, align 8, !dbg !12975
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12975
  store i64 10, ptr %7, align 8, !dbg !12975
  br label %bb25, !dbg !12977

bb7:                                              ; preds = %start
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12975
  store ptr @alloc_8eb7fae8d4a03730c5f6e57ce31b7fe0, ptr %8, align 8, !dbg !12975
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12975
  store i64 8, ptr %9, align 8, !dbg !12975
  br label %bb25, !dbg !12977

bb8:                                              ; preds = %start
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12975
  store ptr @alloc_239c6a21892f0322d8d6119767691661, ptr %10, align 8, !dbg !12975
  %11 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12975
  store i64 10, ptr %11, align 8, !dbg !12975
  br label %bb25, !dbg !12977

bb9:                                              ; preds = %start
  %12 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12975
  store ptr @alloc_3a21bdc4d346f56b28c0449f15bf0a4f, ptr %12, align 8, !dbg !12975
  %13 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12975
  store i64 13, ptr %13, align 8, !dbg !12975
  br label %bb25, !dbg !12977

bb10:                                             ; preds = %start
  %14 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12975
  store ptr @alloc_59d76f6704edfe5daff03d376ffd4f11, ptr %14, align 8, !dbg !12975
  %15 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12975
  store i64 18, ptr %15, align 8, !dbg !12975
  br label %bb25, !dbg !12977

bb11:                                             ; preds = %start
  %16 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12975
  store ptr @alloc_2cc5d2992d3ac05d8f5c53377da74273, ptr %16, align 8, !dbg !12975
  %17 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12975
  store i64 6, ptr %17, align 8, !dbg !12975
  br label %bb25, !dbg !12977

bb12:                                             ; preds = %start
  %18 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12975
  store ptr @alloc_fed11176ff4da6a94b16acb7477b7288, ptr %18, align 8, !dbg !12975
  %19 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12975
  store i64 10, ptr %19, align 8, !dbg !12975
  br label %bb25, !dbg !12977

bb13:                                             ; preds = %start
  %20 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12975
  store ptr @alloc_b61f2032cbc3d090a75b07f8aa767b03, ptr %20, align 8, !dbg !12975
  %21 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12975
  store i64 17, ptr %21, align 8, !dbg !12975
  br label %bb25, !dbg !12977

bb14:                                             ; preds = %start
  %22 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12975
  store ptr @alloc_6ad77b3be6a3944d6ce80c0365ddb31a, ptr %22, align 8, !dbg !12975
  %23 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12975
  store i64 5, ptr %23, align 8, !dbg !12975
  br label %bb25, !dbg !12977

bb15:                                             ; preds = %start
  %24 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12975
  store ptr @alloc_64745f184c81f62da7602c9e2b10a4c8, ptr %24, align 8, !dbg !12975
  %25 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12975
  store i64 17, ptr %25, align 8, !dbg !12975
  br label %bb25, !dbg !12977

bb16:                                             ; preds = %start
  %26 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12975
  store ptr @alloc_80b114fb6ac4f8f512c31de1e61941db, ptr %26, align 8, !dbg !12975
  %27 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12975
  store i64 4, ptr %27, align 8, !dbg !12975
  br label %bb25, !dbg !12977

bb17:                                             ; preds = %start
  %28 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12975
  store ptr @alloc_c86c3c9eb78bb2acff6ff35bb14839f8, ptr %28, align 8, !dbg !12975
  %29 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12975
  store i64 16, ptr %29, align 8, !dbg !12975
  br label %bb25, !dbg !12977

bb18:                                             ; preds = %start
  %30 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12975
  store ptr @alloc_09f3893f7c633b1523c5f4f9a23e3cc3, ptr %30, align 8, !dbg !12975
  %31 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12975
  store i64 14, ptr %31, align 8, !dbg !12975
  br label %bb25, !dbg !12977

bb19:                                             ; preds = %start
  %32 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12975
  store ptr @alloc_1d021a359ec23a646761bad3e1526fa4, ptr %32, align 8, !dbg !12975
  %33 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12975
  store i64 12, ptr %33, align 8, !dbg !12975
  br label %bb25, !dbg !12977

bb20:                                             ; preds = %start
  %34 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12975
  store ptr @alloc_2c2f7dfa132a9546329c76f0c8be6306, ptr %34, align 8, !dbg !12975
  %35 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12975
  store i64 17, ptr %35, align 8, !dbg !12975
  br label %bb25, !dbg !12977

bb21:                                             ; preds = %start
  %36 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12975
  store ptr @alloc_4322e2131bfeb91799eb52a37674f543, ptr %36, align 8, !dbg !12975
  %37 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12975
  store i64 14, ptr %37, align 8, !dbg !12975
  br label %bb25, !dbg !12977

bb22:                                             ; preds = %start
  %38 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12975
  store ptr @alloc_4b712cb8288b26717e06a22c963b4921, ptr %38, align 8, !dbg !12975
  %39 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12975
  store i64 17, ptr %39, align 8, !dbg !12975
  br label %bb25, !dbg !12977

bb23:                                             ; preds = %start
  %40 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12975
  store ptr @alloc_b59578317741371a4033d59e4adbb89b, ptr %40, align 8, !dbg !12975
  %41 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12975
  store i64 19, ptr %41, align 8, !dbg !12975
  br label %bb25, !dbg !12977

bb24:                                             ; preds = %start
  %42 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12975
  store ptr @alloc_d04655f6c5018b01ec3c6e09ea9b9b15, ptr %42, align 8, !dbg !12975
  %43 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12975
  store i64 16, ptr %43, align 8, !dbg !12975
  br label %bb25, !dbg !12977

bb1:                                              ; preds = %start
  %44 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12975
  store ptr @alloc_bc9bdefa257a580b61270336b68a564d, ptr %44, align 8, !dbg !12975
  %45 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12975
  store i64 8, ptr %45, align 8, !dbg !12975
  br label %bb25, !dbg !12977

bb25:                                             ; preds = %bb3, %bb4, %bb5, %bb6, %bb7, %bb8, %bb9, %bb10, %bb11, %bb12, %bb13, %bb14, %bb15, %bb16, %bb17, %bb18, %bb19, %bb20, %bb21, %bb22, %bb23, %bb24, %bb1
  %46 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12975
  %47 = load ptr, ptr %46, align 8, !dbg !12975, !nonnull !19, !align !4493, !noundef !19
  %48 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12975
  %49 = load i64, ptr %48, align 8, !dbg !12975, !noundef !19
; call core::fmt::Formatter::write_str
  %50 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 %47, i64 %49) #8, !dbg !12975
  ret i1 %50, !dbg !12978
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h4b24396061bdfd0cE"(i64 %start_address) unnamed_addr #0 !dbg !12979 {
start:
  %start_address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %start_address, ptr %start_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start_address.dbg.spill, metadata !12981, metadata !DIExpression()), !dbg !12982
  store i64 %start_address, ptr %0, align 8, !dbg !12983
  %1 = load i64, ptr %0, align 8, !dbg !12984
  ret i64 %1, !dbg !12984
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h50cfb52b470fd100E"(i64 %start_address) unnamed_addr #0 !dbg !12985 {
start:
  %start_address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %start_address, ptr %start_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start_address.dbg.spill, metadata !12987, metadata !DIExpression()), !dbg !12988
  store i64 %start_address, ptr %0, align 8, !dbg !12989
  %1 = load i64, ptr %0, align 8, !dbg !12990
  ret i64 %1, !dbg !12990
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h8bd36db40768173cE"(i64 %start_address) unnamed_addr #0 !dbg !12991 {
start:
  %start_address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %start_address, ptr %start_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start_address.dbg.spill, metadata !12993, metadata !DIExpression()), !dbg !12994
  store i64 %start_address, ptr %0, align 8, !dbg !12995
  %1 = load i64, ptr %0, align 8, !dbg !12996
  ret i64 %1, !dbg !12996
}

; x86_64::structures::paging::frame::PhysFrame<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h5e953c7c5c5dcacdE"(i64 %0) unnamed_addr #0 !dbg !12997 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13001, metadata !DIExpression()), !dbg !13002
  %2 = load i64, ptr %self, align 8, !dbg !13003, !noundef !19
  ret i64 %2, !dbg !13004
}

; x86_64::structures::paging::frame::PhysFrame<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hbfbd20a092c87589E"(i64 %0) unnamed_addr #0 !dbg !13005 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13009, metadata !DIExpression()), !dbg !13010
  %2 = load i64, ptr %self, align 8, !dbg !13011, !noundef !19
  ret i64 %2, !dbg !13012
}

; x86_64::structures::paging::frame::PhysFrame<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hc314dae5e560f833E"(i64 %0) unnamed_addr #0 !dbg !13013 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13017, metadata !DIExpression()), !dbg !13018
  %2 = load i64, ptr %self, align 8, !dbg !13019, !noundef !19
  ret i64 %2, !dbg !13020
}

; <x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h818f1a9b7a267669E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13021 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13026, metadata !DIExpression()), !dbg !13028
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13027, metadata !DIExpression()), !dbg !13028
  %0 = getelementptr inbounds { i64, ptr }, ptr %self, i32 0, i32 1, !dbg !13029
  store ptr %0, ptr %_10, align 8, !dbg !13029
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17hfb775bcb5230b168E(ptr align 8 %f, ptr align 1 @alloc_70e890022e97a2e07df89c3273dce6d5, i64 15, ptr align 1 @alloc_bf07de937f9dd1f553a71f394fd9dd05, i64 17, ptr align 1 %self, ptr align 8 @vtable.y, ptr align 1 @alloc_7b2cc78064fe03c3405ca8a2529e3046, i64 13, ptr align 1 %_10, ptr align 8 @vtable.z) #8, !dbg !13028
  ret i1 %1, !dbg !13030
}

; <x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<P> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h2146747541a9f2b3E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13031 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13037, metadata !DIExpression()), !dbg !13039
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13038, metadata !DIExpression()), !dbg !13039
  store ptr %self, ptr %_7, align 8, !dbg !13040
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17hb5171c9fdc372f87E(ptr align 8 %f, ptr align 1 @alloc_38e2335b87cc4a299f12c32e03854b05, i64 15, ptr align 1 @alloc_dd40e5863eb869d932ee7b157e155ab8, i64 24, ptr align 1 %_7, ptr align 8 @vtable.A) #8, !dbg !13039
  ret i1 %0, !dbg !13041
}

; <x86_64::structures::paging::mapper::mapped_page_table::PageTableWalkError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN110_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalkError$u20$as$u20$core..fmt..Debug$GT$3fmt17he909e20b8878a774E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13042 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13048, metadata !DIExpression()), !dbg !13050
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13049, metadata !DIExpression()), !dbg !13050
  %0 = load i8, ptr %self, align 1, !dbg !13050, !range !1562, !noundef !19
  %1 = trunc i8 %0 to i1, !dbg !13050
  %_4 = zext i1 %1 to i64, !dbg !13050
  %2 = icmp eq i64 %_4, 0, !dbg !13050
  br i1 %2, label %bb3, label %bb1, !dbg !13050

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13050
  store ptr @alloc_3ba9f8e95362044024541af4b4058bfe, ptr %3, align 8, !dbg !13050
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13050
  store i64 9, ptr %4, align 8, !dbg !13050
  br label %bb4, !dbg !13051

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13050
  store ptr @alloc_84ae1eb1df5c6189d150b58f2d584f50, ptr %5, align 8, !dbg !13050
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13050
  store i64 16, ptr %6, align 8, !dbg !13050
  br label %bb4, !dbg !13051

bb2:                                              ; No predecessors!
  unreachable, !dbg !13050

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13050
  %8 = load ptr, ptr %7, align 8, !dbg !13050, !nonnull !19, !align !4493, !noundef !19
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13050
  %10 = load i64, ptr %9, align 8, !dbg !13050, !noundef !19
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !13050
  ret i1 %11, !dbg !13052
}

; <x86_64::structures::paging::mapper::mapped_page_table::PageTableCreateError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN112_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableCreateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ebc3e06a714ef54E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13053 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13059, metadata !DIExpression()), !dbg !13061
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13060, metadata !DIExpression()), !dbg !13061
  %0 = load i8, ptr %self, align 1, !dbg !13061, !range !1562, !noundef !19
  %1 = trunc i8 %0 to i1, !dbg !13061
  %_4 = zext i1 %1 to i64, !dbg !13061
  %2 = icmp eq i64 %_4, 0, !dbg !13061
  br i1 %2, label %bb3, label %bb1, !dbg !13061

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13061
  store ptr @alloc_84ae1eb1df5c6189d150b58f2d584f50, ptr %3, align 8, !dbg !13061
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13061
  store i64 16, ptr %4, align 8, !dbg !13061
  br label %bb4, !dbg !13062

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13061
  store ptr @alloc_4d43d5d7bf152c99f3bc8ea52b75e43d, ptr %5, align 8, !dbg !13061
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13061
  store i64 21, ptr %6, align 8, !dbg !13061
  br label %bb4, !dbg !13062

bb2:                                              ; No predecessors!
  unreachable, !dbg !13061

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13061
  %8 = load ptr, ptr %7, align 8, !dbg !13061, !nonnull !19, !align !4493, !noundef !19
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13061
  %10 = load i64, ptr %9, align 8, !dbg !13061, !noundef !19
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !13061
  ret i1 %11, !dbg !13063
}

; <x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN107_$LT$x86_64..structures..paging..mapper..offset_page_table..OffsetPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h655a55cfeeb966dfE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13064 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13069, metadata !DIExpression()), !dbg !13071
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13070, metadata !DIExpression()), !dbg !13071
  store ptr %self, ptr %_7, align 8, !dbg !13072
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17hb5171c9fdc372f87E(ptr align 8 %f, ptr align 1 @alloc_285daa4d0b1023762cfae8e4b10d7b44, i64 15, ptr align 1 @alloc_6c342f467cee9eb46aaa013cf1ccd49c, i64 5, ptr align 1 %_7, ptr align 8 @vtable.B) #8, !dbg !13071
  ret i1 %0, !dbg !13073
}

; <x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN102_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17hbd0e750fee6fb0a0E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13074 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13079, metadata !DIExpression()), !dbg !13081
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13080, metadata !DIExpression()), !dbg !13081
  store ptr %self, ptr %_7, align 8, !dbg !13082
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17hb5171c9fdc372f87E(ptr align 8 %f, ptr align 1 @alloc_d412c2ec2cb2f769019259776819e198, i64 10, ptr align 1 @alloc_f9635e58a8c42009aa8ab4ff7e1c5ca8, i64 6, ptr align 1 %_7, ptr align 8 @vtable.3) #8, !dbg !13081
  ret i1 %0, !dbg !13083
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h5eef08acd5b88f63E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13084 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13089, metadata !DIExpression()), !dbg !13091
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13090, metadata !DIExpression()), !dbg !13091
  %0 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !13092
  store ptr %0, ptr %_10, align 8, !dbg !13092
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17hfb775bcb5230b168E(ptr align 8 %f, ptr align 1 @alloc_1e53ba104d58866e1181caf8b9b4ff0f, i64 18, ptr align 1 @alloc_48e50f37464ed1f26e22a292f2b34de7, i64 2, ptr align 1 %self, ptr align 8 @vtable.C, ptr align 1 @alloc_ac2844eb38dd880c45087eb2263984ec, i64 15, ptr align 1 %_10, ptr align 8 @vtable.D) #8, !dbg !13091
  ret i1 %1, !dbg !13093
}

; <x86_64::structures::paging::mapper::recursive_page_table::InvalidPageTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN111_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hdc67ec01e06ba94cE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13094 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13097, metadata !DIExpression()), !dbg !13099
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13098, metadata !DIExpression()), !dbg !13099
  %0 = load i8, ptr %self, align 1, !dbg !13099, !range !1562, !noundef !19
  %1 = trunc i8 %0 to i1, !dbg !13099
  %_4 = zext i1 %1 to i64, !dbg !13099
  %2 = icmp eq i64 %_4, 0, !dbg !13099
  br i1 %2, label %bb3, label %bb1, !dbg !13099

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13099
  store ptr @alloc_bf4db639885a360b75c94e25c1200b09, ptr %3, align 8, !dbg !13099
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13099
  store i64 12, ptr %4, align 8, !dbg !13099
  br label %bb4, !dbg !13100

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13099
  store ptr @alloc_c6ac8b74fec8dabeaf603ceb05cce202, ptr %5, align 8, !dbg !13099
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13099
  store i64 9, ptr %6, align 8, !dbg !13099
  br label %bb4, !dbg !13100

bb2:                                              ; No predecessors!
  unreachable, !dbg !13099

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13099
  %8 = load ptr, ptr %7, align 8, !dbg !13099, !nonnull !19, !align !4493, !noundef !19
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13099
  %10 = load i64, ptr %9, align 8, !dbg !13099, !noundef !19
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !13099
  ret i1 %11, !dbg !13101
}

; <x86_64::structures::paging::mapper::TranslateResult as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN88_$LT$x86_64..structures..paging..mapper..TranslateResult$u20$as$u20$core..fmt..Debug$GT$3fmt17hcd74925cb8806704E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13102 {
start:
  %__self_1.dbg.spill = alloca ptr, align 8
  %__self_0.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %__self_2 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13108, metadata !DIExpression()), !dbg !13116
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13109, metadata !DIExpression()), !dbg !13116
  call void @llvm.dbg.declare(metadata ptr %__self_2, metadata !13113, metadata !DIExpression()), !dbg !13117
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13114, metadata !DIExpression()), !dbg !13118
  %1 = load i64, ptr %self, align 8, !dbg !13116, !range !13119, !noundef !19
  %2 = sub i64 %1, 3, !dbg !13116
  %3 = icmp ule i64 %2, 1, !dbg !13116
  %4 = add i64 %2, 1, !dbg !13116
  %_3 = select i1 %3, i64 %4, i64 0, !dbg !13116
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13116

bb2:                                              ; preds = %start
  unreachable, !dbg !13116

bb3:                                              ; preds = %start
  store ptr %self, ptr %__self_0.dbg.spill, align 8, !dbg !13120
  call void @llvm.dbg.declare(metadata ptr %__self_0.dbg.spill, metadata !13110, metadata !DIExpression()), !dbg !13121
  %__self_1 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %self, i32 0, i32 1, !dbg !13122
  store ptr %__self_1, ptr %__self_1.dbg.spill, align 8, !dbg !13122
  call void @llvm.dbg.declare(metadata ptr %__self_1.dbg.spill, metadata !13112, metadata !DIExpression()), !dbg !13123
  %5 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %self, i32 0, i32 2, !dbg !13124
  store ptr %5, ptr %__self_2, align 8, !dbg !13124
; call core::fmt::Formatter::debug_struct_field3_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field3_finish17h443d59eeb1cd76e3E(ptr align 8 %f, ptr align 1 @alloc_805c84506a9de2c27b85e017759cf18e, i64 6, ptr align 1 @alloc_41c8c1c0eecfc69de30a9c2c27b916de, i64 5, ptr align 1 %self, ptr align 8 @vtable.F, ptr align 1 @alloc_f9635e58a8c42009aa8ab4ff7e1c5ca8, i64 6, ptr align 1 %__self_1, ptr align 8 @vtable.f, ptr align 1 @alloc_33b38ed17f811d2d9c0ae72269382e55, i64 5, ptr align 1 %__self_2, ptr align 8 @vtable.G) #8, !dbg !13125
  %7 = zext i1 %6 to i8, !dbg !13125
  store i8 %7, ptr %0, align 1, !dbg !13125
  br label %bb5, !dbg !13125

bb4:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_3ba9f8e95362044024541af4b4058bfe, i64 9) #8, !dbg !13116
  %9 = zext i1 %8 to i8, !dbg !13116
  store i8 %9, ptr %0, align 1, !dbg !13116
  br label %bb5, !dbg !13116

bb1:                                              ; preds = %start
  %10 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::InvalidFrameAddress", ptr %self, i32 0, i32 1, !dbg !13126
  store ptr %10, ptr %__self_0, align 8, !dbg !13126
; call core::fmt::Formatter::debug_tuple_field1_finish
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hee47b2ae583d8c1bE(ptr align 8 %f, ptr align 1 @alloc_e3e1c33a94341d12adc71a813cabc58a, i64 19, ptr align 1 %__self_0, ptr align 8 @vtable.E) #8, !dbg !13127
  %12 = zext i1 %11 to i8, !dbg !13127
  store i8 %12, ptr %0, align 1, !dbg !13127
  br label %bb5, !dbg !13127

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %13 = load i8, ptr %0, align 1, !dbg !13128, !range !1562, !noundef !19
  %14 = trunc i8 %13 to i1, !dbg !13128
  ret i1 %14, !dbg !13128
}

; <x86_64::structures::paging::mapper::MappedFrame as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..structures..paging..mapper..MappedFrame$u20$as$u20$core..fmt..Debug$GT$3fmt17h7253b9080886cadbE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13129 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_02 = alloca ptr, align 8
  %__self_01 = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13134, metadata !DIExpression()), !dbg !13142
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13135, metadata !DIExpression()), !dbg !13142
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13136, metadata !DIExpression()), !dbg !13143
  call void @llvm.dbg.declare(metadata ptr %__self_01, metadata !13138, metadata !DIExpression()), !dbg !13144
  call void @llvm.dbg.declare(metadata ptr %__self_02, metadata !13140, metadata !DIExpression()), !dbg !13145
  %_3 = load i64, ptr %self, align 8, !dbg !13142, !range !929, !noundef !19
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13142

bb2:                                              ; preds = %start
  unreachable, !dbg !13142

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size4KiB", ptr %self, i32 0, i32 1, !dbg !13146
  store ptr %1, ptr %__self_0, align 8, !dbg !13146
; call core::fmt::Formatter::debug_tuple_field1_finish
  %2 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hee47b2ae583d8c1bE(ptr align 8 %f, ptr align 1 @alloc_94657c504be2388292c096e8164cb1aa, i64 8, ptr align 1 %__self_0, ptr align 8 @vtable.J) #8, !dbg !13147
  %3 = zext i1 %2 to i8, !dbg !13147
  store i8 %3, ptr %0, align 1, !dbg !13147
  br label %bb5, !dbg !13147

bb4:                                              ; preds = %start
  %4 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size2MiB", ptr %self, i32 0, i32 1, !dbg !13148
  store ptr %4, ptr %__self_01, align 8, !dbg !13148
; call core::fmt::Formatter::debug_tuple_field1_finish
  %5 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hee47b2ae583d8c1bE(ptr align 8 %f, ptr align 1 @alloc_d408b2d4a318285f06540f038d8f9567, i64 8, ptr align 1 %__self_01, ptr align 8 @vtable.I) #8, !dbg !13149
  %6 = zext i1 %5 to i8, !dbg !13149
  store i8 %6, ptr %0, align 1, !dbg !13149
  br label %bb5, !dbg !13149

bb1:                                              ; preds = %start
  %7 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size1GiB", ptr %self, i32 0, i32 1, !dbg !13150
  store ptr %7, ptr %__self_02, align 8, !dbg !13150
; call core::fmt::Formatter::debug_tuple_field1_finish
  %8 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hee47b2ae583d8c1bE(ptr align 8 %f, ptr align 1 @alloc_255a2bfa7c3628a36355234172e1c706, i64 8, ptr align 1 %__self_02, ptr align 8 @vtable.H) #8, !dbg !13151
  %9 = zext i1 %8 to i8, !dbg !13151
  store i8 %9, ptr %0, align 1, !dbg !13151
  br label %bb5, !dbg !13151

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %10 = load i8, ptr %0, align 1, !dbg !13152, !range !1562, !noundef !19
  %11 = trunc i8 %10 to i1, !dbg !13152
  ret i1 %11, !dbg !13152
}

; <x86_64::structures::paging::mapper::MapperFlushAll as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..mapper..MapperFlushAll$u20$as$u20$core..fmt..Debug$GT$3fmt17h345dd287edcb23eeE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13153 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13159, metadata !DIExpression()), !dbg !13161
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13160, metadata !DIExpression()), !dbg !13161
  store ptr %self, ptr %_6, align 8, !dbg !13162
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hee47b2ae583d8c1bE(ptr align 8 %f, ptr align 1 @alloc_566508f82726b088e9b31614fbd7f6c0, i64 14, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !13161
  ret i1 %0, !dbg !13163
}

; <x86_64::structures::paging::mapper::UnmapError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..paging..mapper..UnmapError$u20$as$u20$core..fmt..Debug$GT$3fmt17hf9d2358c9f7bc62dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13164 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13170, metadata !DIExpression()), !dbg !13174
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13171, metadata !DIExpression()), !dbg !13174
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13172, metadata !DIExpression()), !dbg !13175
  %_3 = load i64, ptr %self, align 8, !dbg !13174, !range !929, !noundef !19
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13174

bb2:                                              ; preds = %start
  unreachable, !dbg !13174

bb3:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_2c85744c717760a85b03e5ba9dac3a74, i64 19) #8, !dbg !13174
  %2 = zext i1 %1 to i8, !dbg !13174
  store i8 %2, ptr %0, align 1, !dbg !13174
  br label %bb5, !dbg !13174

bb4:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_70d0f5fb7518bbc6fd53a741e94dca51, i64 13) #8, !dbg !13174
  %4 = zext i1 %3 to i8, !dbg !13174
  store i8 %4, ptr %0, align 1, !dbg !13174
  br label %bb5, !dbg !13174

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !13176
  store ptr %5, ptr %__self_0, align 8, !dbg !13176
; call core::fmt::Formatter::debug_tuple_field1_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hee47b2ae583d8c1bE(ptr align 8 %f, ptr align 1 @alloc_e3e1c33a94341d12adc71a813cabc58a, i64 19, ptr align 1 %__self_0, ptr align 8 @vtable.E) #8, !dbg !13177
  %7 = zext i1 %6 to i8, !dbg !13177
  store i8 %7, ptr %0, align 1, !dbg !13177
  br label %bb5, !dbg !13177

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !13178, !range !1562, !noundef !19
  %9 = trunc i8 %8 to i1, !dbg !13178
  ret i1 %9, !dbg !13178
}

; <x86_64::structures::paging::mapper::FlagUpdateError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN88_$LT$x86_64..structures..paging..mapper..FlagUpdateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h52abd89a84c1afdcE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13179 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13185, metadata !DIExpression()), !dbg !13187
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13186, metadata !DIExpression()), !dbg !13187
  %0 = load i8, ptr %self, align 1, !dbg !13187, !range !1562, !noundef !19
  %1 = trunc i8 %0 to i1, !dbg !13187
  %_4 = zext i1 %1 to i64, !dbg !13187
  %2 = icmp eq i64 %_4, 0, !dbg !13187
  br i1 %2, label %bb3, label %bb1, !dbg !13187

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13187
  store ptr @alloc_70d0f5fb7518bbc6fd53a741e94dca51, ptr %3, align 8, !dbg !13187
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13187
  store i64 13, ptr %4, align 8, !dbg !13187
  br label %bb4, !dbg !13188

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13187
  store ptr @alloc_2c85744c717760a85b03e5ba9dac3a74, ptr %5, align 8, !dbg !13187
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13187
  store i64 19, ptr %6, align 8, !dbg !13187
  br label %bb4, !dbg !13188

bb2:                                              ; No predecessors!
  unreachable, !dbg !13187

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13187
  %8 = load ptr, ptr %7, align 8, !dbg !13187, !nonnull !19, !align !4493, !noundef !19
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13187
  %10 = load i64, ptr %9, align 8, !dbg !13187, !noundef !19
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !13187
  ret i1 %11, !dbg !13189
}

; <x86_64::structures::paging::mapper::TranslateError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..mapper..TranslateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h383359747c1d8fafE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13190 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13196, metadata !DIExpression()), !dbg !13200
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13197, metadata !DIExpression()), !dbg !13200
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13198, metadata !DIExpression()), !dbg !13201
  %_3 = load i64, ptr %self, align 8, !dbg !13200, !range !929, !noundef !19
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13200

bb2:                                              ; preds = %start
  unreachable, !dbg !13200

bb3:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_70d0f5fb7518bbc6fd53a741e94dca51, i64 13) #8, !dbg !13200
  %2 = zext i1 %1 to i8, !dbg !13200
  store i8 %2, ptr %0, align 1, !dbg !13200
  br label %bb5, !dbg !13200

bb4:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_2c85744c717760a85b03e5ba9dac3a74, i64 19) #8, !dbg !13200
  %4 = zext i1 %3 to i8, !dbg !13200
  store i8 %4, ptr %0, align 1, !dbg !13200
  br label %bb5, !dbg !13200

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !13202
  store ptr %5, ptr %__self_0, align 8, !dbg !13202
; call core::fmt::Formatter::debug_tuple_field1_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hee47b2ae583d8c1bE(ptr align 8 %f, ptr align 1 @alloc_e3e1c33a94341d12adc71a813cabc58a, i64 19, ptr align 1 %__self_0, ptr align 8 @vtable.E) #8, !dbg !13203
  %7 = zext i1 %6 to i8, !dbg !13203
  store i8 %7, ptr %0, align 1, !dbg !13203
  br label %bb5, !dbg !13203

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !13204, !range !1562, !noundef !19
  %9 = trunc i8 %8 to i1, !dbg !13204
  ret i1 %9, !dbg !13204
}

; <x86_64::structures::paging::page::Size4KiB as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..paging..page..Size4KiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h7fe0e6429f2ecf89E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13205 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13211, metadata !DIExpression()), !dbg !13213
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13212, metadata !DIExpression()), !dbg !13213
  unreachable, !dbg !13213
}

; <x86_64::structures::paging::page::Size2MiB as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..paging..page..Size2MiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h53188e2220ef5e54E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13214 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13220, metadata !DIExpression()), !dbg !13222
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13221, metadata !DIExpression()), !dbg !13222
  unreachable, !dbg !13222
}

; <x86_64::structures::paging::page::Size1GiB as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..paging..page..Size1GiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h7224157572934eddE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13223 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13229, metadata !DIExpression()), !dbg !13231
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13230, metadata !DIExpression()), !dbg !13231
  unreachable, !dbg !13231
}

; x86_64::structures::paging::page::Page<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h33490a236e82b611E"(i64 %0) unnamed_addr #0 !dbg !13232 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13236, metadata !DIExpression()), !dbg !13237
  %2 = load i64, ptr %self, align 8, !dbg !13238, !noundef !19
  ret i64 %2, !dbg !13239
}

; x86_64::structures::paging::page::Page<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h90bc879a96540d65E"(i64 %0) unnamed_addr #0 !dbg !13240 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13244, metadata !DIExpression()), !dbg !13245
  %2 = load i64, ptr %self, align 8, !dbg !13246, !noundef !19
  ret i64 %2, !dbg !13247
}

; x86_64::structures::paging::page::Page<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hce6ad3c412c526d4E"(i64 %0) unnamed_addr #0 !dbg !13248 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13252, metadata !DIExpression()), !dbg !13253
  %2 = load i64, ptr %self, align 8, !dbg !13254, !noundef !19
  ret i64 %2, !dbg !13255
}

; x86_64::structures::paging::page::Page<S>::p4_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h0be6d3ba22152b13E"(i64 %0) unnamed_addr #0 !dbg !13256 {
start:
  %1 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13258, metadata !DIExpression()), !dbg !13259
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13260
  %3 = load i64, ptr %1, align 8, !dbg !13260
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h33490a236e82b611E"(i64 %3) #8, !dbg !13260
; call x86_64::addr::VirtAddr::p4_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17h75a3ef3fc98cbab0E(i64 %_2) #8, !dbg !13260
  ret i16 %4, !dbg !13261
}

; x86_64::structures::paging::page::Page<S>::p4_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h50efa2d089993c6eE"(i64 %0) unnamed_addr #0 !dbg !13262 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13266, metadata !DIExpression()), !dbg !13267
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13268
  %3 = load i64, ptr %1, align 8, !dbg !13268
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h90bc879a96540d65E"(i64 %3) #8, !dbg !13268
; call x86_64::addr::VirtAddr::p4_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17h75a3ef3fc98cbab0E(i64 %_2) #8, !dbg !13268
  ret i16 %4, !dbg !13269
}

; x86_64::structures::paging::page::Page<S>::p4_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h5f831c7ce06ceb99E"(i64 %0) unnamed_addr #0 !dbg !13270 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13274, metadata !DIExpression()), !dbg !13275
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13276
  %3 = load i64, ptr %1, align 8, !dbg !13276
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hce6ad3c412c526d4E"(i64 %3) #8, !dbg !13276
; call x86_64::addr::VirtAddr::p4_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17h75a3ef3fc98cbab0E(i64 %_2) #8, !dbg !13276
  ret i16 %4, !dbg !13277
}

; x86_64::structures::paging::page::Page<S>::p3_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h62f6e5f6d625356cE"(i64 %0) unnamed_addr #0 !dbg !13278 {
start:
  %1 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13280, metadata !DIExpression()), !dbg !13281
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13282
  %3 = load i64, ptr %1, align 8, !dbg !13282
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h33490a236e82b611E"(i64 %3) #8, !dbg !13282
; call x86_64::addr::VirtAddr::p3_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17hd5a1185bec630e2dE(i64 %_2) #8, !dbg !13282
  ret i16 %4, !dbg !13283
}

; x86_64::structures::paging::page::Page<S>::p3_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h9c0f0b43afba0313E"(i64 %0) unnamed_addr #0 !dbg !13284 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13286, metadata !DIExpression()), !dbg !13287
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13288
  %3 = load i64, ptr %1, align 8, !dbg !13288
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hce6ad3c412c526d4E"(i64 %3) #8, !dbg !13288
; call x86_64::addr::VirtAddr::p3_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17hd5a1185bec630e2dE(i64 %_2) #8, !dbg !13288
  ret i16 %4, !dbg !13289
}

; x86_64::structures::paging::page::Page<S>::p3_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h9ecb4c00c8ee3461E"(i64 %0) unnamed_addr #0 !dbg !13290 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13292, metadata !DIExpression()), !dbg !13293
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13294
  %3 = load i64, ptr %1, align 8, !dbg !13294
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h90bc879a96540d65E"(i64 %3) #8, !dbg !13294
; call x86_64::addr::VirtAddr::p3_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17hd5a1185bec630e2dE(i64 %_2) #8, !dbg !13294
  ret i16 %4, !dbg !13295
}

; x86_64::structures::paging::page::Page<S>::p2_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h0b0c64aec47c5a03E"(i64 %0) unnamed_addr #0 !dbg !13296 {
start:
  %1 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13298, metadata !DIExpression()), !dbg !13299
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13300
  %3 = load i64, ptr %1, align 8, !dbg !13300
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h33490a236e82b611E"(i64 %3) #8, !dbg !13300
; call x86_64::addr::VirtAddr::p2_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17hd489bd151df2395eE(i64 %_2) #8, !dbg !13300
  ret i16 %4, !dbg !13301
}

; x86_64::structures::paging::page::Page<S>::p2_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h126647c6c6ccbbcfE"(i64 %0) unnamed_addr #0 !dbg !13302 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13304, metadata !DIExpression()), !dbg !13305
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13306
  %3 = load i64, ptr %1, align 8, !dbg !13306
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h90bc879a96540d65E"(i64 %3) #8, !dbg !13306
; call x86_64::addr::VirtAddr::p2_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17hd489bd151df2395eE(i64 %_2) #8, !dbg !13306
  ret i16 %4, !dbg !13307
}

; <x86_64::structures::paging::page::AddressNotAligned as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN88_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Debug$GT$3fmt17h265450fbab7e4d18E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13308 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13311, metadata !DIExpression()), !dbg !13313
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13312, metadata !DIExpression()), !dbg !13313
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_c4ed32d7a7d7b3c1aeb7ac2cbcf15a10, i64 17) #8, !dbg !13313
  ret i1 %0, !dbg !13314
}

; <x86_64::structures::paging::page_table::FrameError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..page_table..FrameError$u20$as$u20$core..fmt..Debug$GT$3fmt17h066d2817ba423411E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13315 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13321, metadata !DIExpression()), !dbg !13323
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13322, metadata !DIExpression()), !dbg !13323
  %0 = load i8, ptr %self, align 1, !dbg !13323, !range !1562, !noundef !19
  %1 = trunc i8 %0 to i1, !dbg !13323
  %_4 = zext i1 %1 to i64, !dbg !13323
  %2 = icmp eq i64 %_4, 0, !dbg !13323
  br i1 %2, label %bb3, label %bb1, !dbg !13323

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13323
  store ptr @alloc_46c8cf39a32c3e5dbefc978ba68743fb, ptr %3, align 8, !dbg !13323
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13323
  store i64 15, ptr %4, align 8, !dbg !13323
  br label %bb4, !dbg !13324

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13323
  store ptr @alloc_bfd03b28f1eb0f1516855fd7f594e951, ptr %5, align 8, !dbg !13323
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13323
  store i64 9, ptr %6, align 8, !dbg !13323
  br label %bb4, !dbg !13324

bb2:                                              ; No predecessors!
  unreachable, !dbg !13323

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13323
  %8 = load ptr, ptr %7, align 8, !dbg !13323, !nonnull !19, !align !4493, !noundef !19
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13323
  %10 = load i64, ptr %9, align 8, !dbg !13323, !noundef !19
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !13323
  ret i1 %11, !dbg !13325
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h5c9fdb0216c891caE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13326 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_289 = alloca i8, align 1
  %_284 = alloca i8, align 1
  %_280 = alloca i8, align 1
  %_276 = alloca i8, align 1
  %_273 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_264 = alloca i8, align 1
  %_260 = alloca i8, align 1
  %_253 = alloca i8, align 1
  %_249 = alloca i8, align 1
  %_242 = alloca i8, align 1
  %_238 = alloca i8, align 1
  %_231 = alloca i8, align 1
  %_227 = alloca i8, align 1
  %_220 = alloca i8, align 1
  %_216 = alloca i8, align 1
  %_209 = alloca i8, align 1
  %_205 = alloca i8, align 1
  %_198 = alloca i8, align 1
  %_194 = alloca i8, align 1
  %_187 = alloca i8, align 1
  %_183 = alloca i8, align 1
  %_176 = alloca i8, align 1
  %_172 = alloca i8, align 1
  %_165 = alloca i8, align 1
  %_161 = alloca i8, align 1
  %_154 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_139 = alloca i8, align 1
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill102 = alloca {}, align 1
  %residual.dbg.spill101 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill100 = alloca {}, align 1
  %residual.dbg.spill99 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill98 = alloca {}, align 1
  %residual.dbg.spill97 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill96 = alloca {}, align 1
  %residual.dbg.spill95 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill94 = alloca {}, align 1
  %residual.dbg.spill93 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill92 = alloca {}, align 1
  %residual.dbg.spill91 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill90 = alloca {}, align 1
  %residual.dbg.spill89 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill88 = alloca {}, align 1
  %residual.dbg.spill87 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill86 = alloca {}, align 1
  %residual.dbg.spill85 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill84 = alloca {}, align 1
  %residual.dbg.spill83 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill82 = alloca {}, align 1
  %residual.dbg.spill81 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill80 = alloca {}, align 1
  %residual.dbg.spill79 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill78 = alloca {}, align 1
  %residual.dbg.spill77 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill76 = alloca {}, align 1
  %residual.dbg.spill75 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !13335, metadata !DIExpression()), !dbg !13545
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !13337, metadata !DIExpression()), !dbg !13546
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !13339, metadata !DIExpression()), !dbg !13547
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !13341, metadata !DIExpression()), !dbg !13548
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !13343, metadata !DIExpression()), !dbg !13549
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !13345, metadata !DIExpression()), !dbg !13550
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !13347, metadata !DIExpression()), !dbg !13551
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !13349, metadata !DIExpression()), !dbg !13552
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !13351, metadata !DIExpression()), !dbg !13553
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !13353, metadata !DIExpression()), !dbg !13554
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !13355, metadata !DIExpression()), !dbg !13555
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !13357, metadata !DIExpression()), !dbg !13556
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !13359, metadata !DIExpression()), !dbg !13557
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !13361, metadata !DIExpression()), !dbg !13558
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !13363, metadata !DIExpression()), !dbg !13559
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !13365, metadata !DIExpression()), !dbg !13560
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !13367, metadata !DIExpression()), !dbg !13561
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !13369, metadata !DIExpression()), !dbg !13562
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !13371, metadata !DIExpression()), !dbg !13563
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !13373, metadata !DIExpression()), !dbg !13564
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !13375, metadata !DIExpression()), !dbg !13565
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !13377, metadata !DIExpression()), !dbg !13566
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !13379, metadata !DIExpression()), !dbg !13567
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !13381, metadata !DIExpression()), !dbg !13568
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !13383, metadata !DIExpression()), !dbg !13569
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !13385, metadata !DIExpression()), !dbg !13570
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !13387, metadata !DIExpression()), !dbg !13571
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !13389, metadata !DIExpression()), !dbg !13572
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !13391, metadata !DIExpression()), !dbg !13573
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !13393, metadata !DIExpression()), !dbg !13574
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !13395, metadata !DIExpression()), !dbg !13575
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !13397, metadata !DIExpression()), !dbg !13576
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !13399, metadata !DIExpression()), !dbg !13577
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !13401, metadata !DIExpression()), !dbg !13578
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !13403, metadata !DIExpression()), !dbg !13579
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !13405, metadata !DIExpression()), !dbg !13580
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !13407, metadata !DIExpression()), !dbg !13581
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !13409, metadata !DIExpression()), !dbg !13582
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !13411, metadata !DIExpression()), !dbg !13583
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !13413, metadata !DIExpression()), !dbg !13584
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !13415, metadata !DIExpression()), !dbg !13585
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !13417, metadata !DIExpression()), !dbg !13586
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !13419, metadata !DIExpression()), !dbg !13587
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !13421, metadata !DIExpression()), !dbg !13588
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !13423, metadata !DIExpression()), !dbg !13589
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !13425, metadata !DIExpression()), !dbg !13590
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !13427, metadata !DIExpression()), !dbg !13591
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !13429, metadata !DIExpression()), !dbg !13592
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !13431, metadata !DIExpression()), !dbg !13593
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !13433, metadata !DIExpression()), !dbg !13594
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !13435, metadata !DIExpression()), !dbg !13595
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !13437, metadata !DIExpression()), !dbg !13596
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !13439, metadata !DIExpression()), !dbg !13597
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !13441, metadata !DIExpression()), !dbg !13598
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !13443, metadata !DIExpression()), !dbg !13599
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !13445, metadata !DIExpression()), !dbg !13600
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !13447, metadata !DIExpression()), !dbg !13601
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !13449, metadata !DIExpression()), !dbg !13602
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !13451, metadata !DIExpression()), !dbg !13603
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !13453, metadata !DIExpression()), !dbg !13604
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !13455, metadata !DIExpression()), !dbg !13605
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !13457, metadata !DIExpression()), !dbg !13606
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !13459, metadata !DIExpression()), !dbg !13607
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !13461, metadata !DIExpression()), !dbg !13608
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !13463, metadata !DIExpression()), !dbg !13609
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !13465, metadata !DIExpression()), !dbg !13610
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !13467, metadata !DIExpression()), !dbg !13611
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !13469, metadata !DIExpression()), !dbg !13612
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !13471, metadata !DIExpression()), !dbg !13613
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !13473, metadata !DIExpression()), !dbg !13614
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !13475, metadata !DIExpression()), !dbg !13615
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !13477, metadata !DIExpression()), !dbg !13616
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !13479, metadata !DIExpression()), !dbg !13617
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !13481, metadata !DIExpression()), !dbg !13618
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !13483, metadata !DIExpression()), !dbg !13619
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !13485, metadata !DIExpression()), !dbg !13620
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill75, metadata !13487, metadata !DIExpression()), !dbg !13621
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill76, metadata !13489, metadata !DIExpression()), !dbg !13622
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill77, metadata !13491, metadata !DIExpression()), !dbg !13623
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill78, metadata !13493, metadata !DIExpression()), !dbg !13624
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill79, metadata !13495, metadata !DIExpression()), !dbg !13625
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill80, metadata !13497, metadata !DIExpression()), !dbg !13626
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill81, metadata !13499, metadata !DIExpression()), !dbg !13627
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill82, metadata !13501, metadata !DIExpression()), !dbg !13628
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill83, metadata !13503, metadata !DIExpression()), !dbg !13629
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill84, metadata !13505, metadata !DIExpression()), !dbg !13630
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill85, metadata !13507, metadata !DIExpression()), !dbg !13631
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill86, metadata !13509, metadata !DIExpression()), !dbg !13632
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill87, metadata !13511, metadata !DIExpression()), !dbg !13633
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill88, metadata !13513, metadata !DIExpression()), !dbg !13634
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill89, metadata !13515, metadata !DIExpression()), !dbg !13635
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill90, metadata !13517, metadata !DIExpression()), !dbg !13636
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill91, metadata !13519, metadata !DIExpression()), !dbg !13637
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill92, metadata !13521, metadata !DIExpression()), !dbg !13638
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill93, metadata !13523, metadata !DIExpression()), !dbg !13639
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill94, metadata !13525, metadata !DIExpression()), !dbg !13640
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill95, metadata !13529, metadata !DIExpression()), !dbg !13641
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill96, metadata !13531, metadata !DIExpression()), !dbg !13642
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill97, metadata !13533, metadata !DIExpression()), !dbg !13643
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill98, metadata !13535, metadata !DIExpression()), !dbg !13644
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill99, metadata !13537, metadata !DIExpression()), !dbg !13645
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill100, metadata !13539, metadata !DIExpression()), !dbg !13646
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill101, metadata !13541, metadata !DIExpression()), !dbg !13647
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill102, metadata !13543, metadata !DIExpression()), !dbg !13648
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !13648
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13331, metadata !DIExpression()), !dbg !13649
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !13648
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13332, metadata !DIExpression()), !dbg !13650
  call void @llvm.dbg.declare(metadata ptr %first, metadata !13333, metadata !DIExpression()), !dbg !13651
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !13527, metadata !DIExpression()), !dbg !13652
  store i8 1, ptr %first, align 1, !dbg !13653
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
  %_4 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17hec572d69c3812c5bE"(ptr align 8 %self) #8, !dbg !13654
  br i1 %_4, label %bb2, label %bb12, !dbg !13654

bb12:                                             ; preds = %bb8, %start
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
  %_15 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17h09865973f90bbbe6E"(ptr align 8 %self) #8, !dbg !13654
  br i1 %_15, label %bb14, label %bb23, !dbg !13654

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !13655, !range !1562, !noundef !19
  %_6 = trunc i8 %1 to i1, !dbg !13655
  %_5 = xor i1 %_6, true, !dbg !13656
  br i1 %_5, label %bb3, label %bb8, !dbg !13656

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !13657
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_eb59454be9eaca43bb58cc5b4a851242, i64 7) #8, !dbg !13658
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_12) #8, !dbg !13658
  %3 = zext i1 %2 to i8, !dbg !13658
  store i8 %3, ptr %_11, align 1, !dbg !13658
  %4 = load i8, ptr %_11, align 1, !dbg !13658, !range !1562, !noundef !19
  %5 = trunc i8 %4 to i1, !dbg !13658
  %_14 = zext i1 %5 to i64, !dbg !13658
  %6 = icmp eq i64 %_14, 0, !dbg !13658
  br i1 %6, label %bb12, label %bb11, !dbg !13658

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13659
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_8) #8, !dbg !13659
  %8 = zext i1 %7 to i8, !dbg !13659
  store i8 %8, ptr %_7, align 1, !dbg !13659
  %9 = load i8, ptr %_7, align 1, !dbg !13659, !range !1562, !noundef !19
  %10 = trunc i8 %9 to i1, !dbg !13659
  %_10 = zext i1 %10 to i64, !dbg !13659
  %11 = icmp eq i64 %_10, 0, !dbg !13659
  br i1 %11, label %bb8, label %bb7, !dbg !13659

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13660
  %13 = zext i1 %12 to i8, !dbg !13660
  store i8 %13, ptr %0, align 1, !dbg !13660
  br label %bb287, !dbg !13660

bb287:                                            ; preds = %bb286, %bb285, %bb280, %bb277, %bb272, %bb264, %bb260, %bb253, %bb249, %bb242, %bb238, %bb231, %bb227, %bb220, %bb216, %bb209, %bb205, %bb198, %bb194, %bb187, %bb183, %bb176, %bb172, %bb165, %bb161, %bb154, %bb150, %bb143, %bb139, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !13661, !range !1562, !noundef !19
  %15 = trunc i8 %14 to i1, !dbg !13661
  ret i1 %15, !dbg !13661

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13662
  %17 = zext i1 %16 to i8, !dbg !13662
  store i8 %17, ptr %0, align 1, !dbg !13662
  br label %bb287, !dbg !13662

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_ACCESSIBLE
  %_26 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15USER_ACCESSIBLE17ha6de32a6133000fdE"(ptr align 8 %self) #8, !dbg !13654
  br i1 %_26, label %bb25, label %bb34, !dbg !13654

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !13655, !range !1562, !noundef !19
  %_17 = trunc i8 %18 to i1, !dbg !13655
  %_16 = xor i1 %_17, true, !dbg !13656
  br i1 %_16, label %bb15, label %bb19, !dbg !13656

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !13657
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_4b243310d393492e5217a8107bf07d84, i64 8) #8, !dbg !13658
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_23) #8, !dbg !13658
  %20 = zext i1 %19 to i8, !dbg !13658
  store i8 %20, ptr %_22, align 1, !dbg !13658
  %21 = load i8, ptr %_22, align 1, !dbg !13658, !range !1562, !noundef !19
  %22 = trunc i8 %21 to i1, !dbg !13658
  %_25 = zext i1 %22 to i64, !dbg !13658
  %23 = icmp eq i64 %_25, 0, !dbg !13658
  br i1 %23, label %bb23, label %bb22, !dbg !13658

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13659
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_19) #8, !dbg !13659
  %25 = zext i1 %24 to i8, !dbg !13659
  store i8 %25, ptr %_18, align 1, !dbg !13659
  %26 = load i8, ptr %_18, align 1, !dbg !13659, !range !1562, !noundef !19
  %27 = trunc i8 %26 to i1, !dbg !13659
  %_21 = zext i1 %27 to i64, !dbg !13659
  %28 = icmp eq i64 %_21, 0, !dbg !13659
  br i1 %28, label %bb19, label %bb18, !dbg !13659

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13663
  %30 = zext i1 %29 to i8, !dbg !13663
  store i8 %30, ptr %0, align 1, !dbg !13663
  br label %bb287, !dbg !13663

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13664
  %32 = zext i1 %31 to i8, !dbg !13664
  store i8 %32, ptr %0, align 1, !dbg !13664
  br label %bb287, !dbg !13664

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_THROUGH
  %_37 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_THROUGH17h2aa148aeb676c11aE"(ptr align 8 %self) #8, !dbg !13654
  br i1 %_37, label %bb36, label %bb45, !dbg !13654

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !13655, !range !1562, !noundef !19
  %_28 = trunc i8 %33 to i1, !dbg !13655
  %_27 = xor i1 %_28, true, !dbg !13656
  br i1 %_27, label %bb26, label %bb30, !dbg !13656

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !13657
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_4a70e343dc779c31ae78142f428af841, i64 15) #8, !dbg !13658
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_34) #8, !dbg !13658
  %35 = zext i1 %34 to i8, !dbg !13658
  store i8 %35, ptr %_33, align 1, !dbg !13658
  %36 = load i8, ptr %_33, align 1, !dbg !13658, !range !1562, !noundef !19
  %37 = trunc i8 %36 to i1, !dbg !13658
  %_36 = zext i1 %37 to i64, !dbg !13658
  %38 = icmp eq i64 %_36, 0, !dbg !13658
  br i1 %38, label %bb34, label %bb33, !dbg !13658

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13659
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_30) #8, !dbg !13659
  %40 = zext i1 %39 to i8, !dbg !13659
  store i8 %40, ptr %_29, align 1, !dbg !13659
  %41 = load i8, ptr %_29, align 1, !dbg !13659, !range !1562, !noundef !19
  %42 = trunc i8 %41 to i1, !dbg !13659
  %_32 = zext i1 %42 to i64, !dbg !13659
  %43 = icmp eq i64 %_32, 0, !dbg !13659
  br i1 %43, label %bb30, label %bb29, !dbg !13659

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13665
  %45 = zext i1 %44 to i8, !dbg !13665
  store i8 %45, ptr %0, align 1, !dbg !13665
  br label %bb287, !dbg !13665

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13666
  %47 = zext i1 %46 to i8, !dbg !13666
  store i8 %47, ptr %0, align 1, !dbg !13666
  br label %bb287, !dbg !13666

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_CACHE
  %_48 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8NO_CACHE17haf35c333555cd068E"(ptr align 8 %self) #8, !dbg !13654
  br i1 %_48, label %bb47, label %bb56, !dbg !13654

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !13655, !range !1562, !noundef !19
  %_39 = trunc i8 %48 to i1, !dbg !13655
  %_38 = xor i1 %_39, true, !dbg !13656
  br i1 %_38, label %bb37, label %bb41, !dbg !13656

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !13657
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_dafaffa2078a5eff3d59803b86ffd622, i64 13) #8, !dbg !13658
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_45) #8, !dbg !13658
  %50 = zext i1 %49 to i8, !dbg !13658
  store i8 %50, ptr %_44, align 1, !dbg !13658
  %51 = load i8, ptr %_44, align 1, !dbg !13658, !range !1562, !noundef !19
  %52 = trunc i8 %51 to i1, !dbg !13658
  %_47 = zext i1 %52 to i64, !dbg !13658
  %53 = icmp eq i64 %_47, 0, !dbg !13658
  br i1 %53, label %bb45, label %bb44, !dbg !13658

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13659
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_41) #8, !dbg !13659
  %55 = zext i1 %54 to i8, !dbg !13659
  store i8 %55, ptr %_40, align 1, !dbg !13659
  %56 = load i8, ptr %_40, align 1, !dbg !13659, !range !1562, !noundef !19
  %57 = trunc i8 %56 to i1, !dbg !13659
  %_43 = zext i1 %57 to i64, !dbg !13659
  %58 = icmp eq i64 %_43, 0, !dbg !13659
  br i1 %58, label %bb41, label %bb40, !dbg !13659

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13667
  %60 = zext i1 %59 to i8, !dbg !13667
  store i8 %60, ptr %0, align 1, !dbg !13667
  br label %bb287, !dbg !13667

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13668
  %62 = zext i1 %61 to i8, !dbg !13668
  store i8 %62, ptr %0, align 1, !dbg !13668
  br label %bb287, !dbg !13668

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
  %_59 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17hf63dcfe84955c3a3E"(ptr align 8 %self) #8, !dbg !13654
  br i1 %_59, label %bb58, label %bb67, !dbg !13654

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !13655, !range !1562, !noundef !19
  %_50 = trunc i8 %63 to i1, !dbg !13655
  %_49 = xor i1 %_50, true, !dbg !13656
  br i1 %_49, label %bb48, label %bb52, !dbg !13656

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !13657
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_df690a2a46b93ddfad910ba9bbe39b79, i64 8) #8, !dbg !13658
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_56) #8, !dbg !13658
  %65 = zext i1 %64 to i8, !dbg !13658
  store i8 %65, ptr %_55, align 1, !dbg !13658
  %66 = load i8, ptr %_55, align 1, !dbg !13658, !range !1562, !noundef !19
  %67 = trunc i8 %66 to i1, !dbg !13658
  %_58 = zext i1 %67 to i64, !dbg !13658
  %68 = icmp eq i64 %_58, 0, !dbg !13658
  br i1 %68, label %bb56, label %bb55, !dbg !13658

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13659
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_52) #8, !dbg !13659
  %70 = zext i1 %69 to i8, !dbg !13659
  store i8 %70, ptr %_51, align 1, !dbg !13659
  %71 = load i8, ptr %_51, align 1, !dbg !13659, !range !1562, !noundef !19
  %72 = trunc i8 %71 to i1, !dbg !13659
  %_54 = zext i1 %72 to i64, !dbg !13659
  %73 = icmp eq i64 %_54, 0, !dbg !13659
  br i1 %73, label %bb52, label %bb51, !dbg !13659

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13669
  %75 = zext i1 %74 to i8, !dbg !13669
  store i8 %75, ptr %0, align 1, !dbg !13669
  br label %bb287, !dbg !13669

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13670
  %77 = zext i1 %76 to i8, !dbg !13670
  store i8 %77, ptr %0, align 1, !dbg !13670
  br label %bb287, !dbg !13670

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRTY
  %_70 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5DIRTY17h8cf654031935f0ffE"(ptr align 8 %self) #8, !dbg !13654
  br i1 %_70, label %bb69, label %bb78, !dbg !13654

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !13655, !range !1562, !noundef !19
  %_61 = trunc i8 %78 to i1, !dbg !13655
  %_60 = xor i1 %_61, true, !dbg !13656
  br i1 %_60, label %bb59, label %bb63, !dbg !13656

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !13657
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_19d3aa44fa870b709dc54905bd836d40, i64 8) #8, !dbg !13658
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_67) #8, !dbg !13658
  %80 = zext i1 %79 to i8, !dbg !13658
  store i8 %80, ptr %_66, align 1, !dbg !13658
  %81 = load i8, ptr %_66, align 1, !dbg !13658, !range !1562, !noundef !19
  %82 = trunc i8 %81 to i1, !dbg !13658
  %_69 = zext i1 %82 to i64, !dbg !13658
  %83 = icmp eq i64 %_69, 0, !dbg !13658
  br i1 %83, label %bb67, label %bb66, !dbg !13658

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13659
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_63) #8, !dbg !13659
  %85 = zext i1 %84 to i8, !dbg !13659
  store i8 %85, ptr %_62, align 1, !dbg !13659
  %86 = load i8, ptr %_62, align 1, !dbg !13659, !range !1562, !noundef !19
  %87 = trunc i8 %86 to i1, !dbg !13659
  %_65 = zext i1 %87 to i64, !dbg !13659
  %88 = icmp eq i64 %_65, 0, !dbg !13659
  br i1 %88, label %bb63, label %bb62, !dbg !13659

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13671
  %90 = zext i1 %89 to i8, !dbg !13671
  store i8 %90, ptr %0, align 1, !dbg !13671
  br label %bb287, !dbg !13671

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13672
  %92 = zext i1 %91 to i8, !dbg !13672
  store i8 %92, ptr %0, align 1, !dbg !13672
  br label %bb287, !dbg !13672

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::HUGE_PAGE
  %_81 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9HUGE_PAGE17hb2d520d10da540beE"(ptr align 8 %self) #8, !dbg !13654
  br i1 %_81, label %bb80, label %bb89, !dbg !13654

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !13655, !range !1562, !noundef !19
  %_72 = trunc i8 %93 to i1, !dbg !13655
  %_71 = xor i1 %_72, true, !dbg !13656
  br i1 %_71, label %bb70, label %bb74, !dbg !13656

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !13657
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_41a8ce9be0bffda31b3d408290af97da, i64 5) #8, !dbg !13658
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_78) #8, !dbg !13658
  %95 = zext i1 %94 to i8, !dbg !13658
  store i8 %95, ptr %_77, align 1, !dbg !13658
  %96 = load i8, ptr %_77, align 1, !dbg !13658, !range !1562, !noundef !19
  %97 = trunc i8 %96 to i1, !dbg !13658
  %_80 = zext i1 %97 to i64, !dbg !13658
  %98 = icmp eq i64 %_80, 0, !dbg !13658
  br i1 %98, label %bb78, label %bb77, !dbg !13658

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13659
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_74) #8, !dbg !13659
  %100 = zext i1 %99 to i8, !dbg !13659
  store i8 %100, ptr %_73, align 1, !dbg !13659
  %101 = load i8, ptr %_73, align 1, !dbg !13659, !range !1562, !noundef !19
  %102 = trunc i8 %101 to i1, !dbg !13659
  %_76 = zext i1 %102 to i64, !dbg !13659
  %103 = icmp eq i64 %_76, 0, !dbg !13659
  br i1 %103, label %bb74, label %bb73, !dbg !13659

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13673
  %105 = zext i1 %104 to i8, !dbg !13673
  store i8 %105, ptr %0, align 1, !dbg !13673
  br label %bb287, !dbg !13673

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13674
  %107 = zext i1 %106 to i8, !dbg !13674
  store i8 %107, ptr %0, align 1, !dbg !13674
  br label %bb287, !dbg !13674

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL
  %_92 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6GLOBAL17h88bc53f45892b83bE"(ptr align 8 %self) #8, !dbg !13654
  br i1 %_92, label %bb91, label %bb100, !dbg !13654

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !13655, !range !1562, !noundef !19
  %_83 = trunc i8 %108 to i1, !dbg !13655
  %_82 = xor i1 %_83, true, !dbg !13656
  br i1 %_82, label %bb81, label %bb85, !dbg !13656

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !13657
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_54d135570180754451080559d9111855, i64 9) #8, !dbg !13658
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_89) #8, !dbg !13658
  %110 = zext i1 %109 to i8, !dbg !13658
  store i8 %110, ptr %_88, align 1, !dbg !13658
  %111 = load i8, ptr %_88, align 1, !dbg !13658, !range !1562, !noundef !19
  %112 = trunc i8 %111 to i1, !dbg !13658
  %_91 = zext i1 %112 to i64, !dbg !13658
  %113 = icmp eq i64 %_91, 0, !dbg !13658
  br i1 %113, label %bb89, label %bb88, !dbg !13658

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13659
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_85) #8, !dbg !13659
  %115 = zext i1 %114 to i8, !dbg !13659
  store i8 %115, ptr %_84, align 1, !dbg !13659
  %116 = load i8, ptr %_84, align 1, !dbg !13659, !range !1562, !noundef !19
  %117 = trunc i8 %116 to i1, !dbg !13659
  %_87 = zext i1 %117 to i64, !dbg !13659
  %118 = icmp eq i64 %_87, 0, !dbg !13659
  br i1 %118, label %bb85, label %bb84, !dbg !13659

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13675
  %120 = zext i1 %119 to i8, !dbg !13675
  store i8 %120, ptr %0, align 1, !dbg !13675
  br label %bb287, !dbg !13675

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13676
  %122 = zext i1 %121 to i8, !dbg !13676
  store i8 %122, ptr %0, align 1, !dbg !13676
  br label %bb287, !dbg !13676

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_9
  %_103 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5BIT_917h7768274fc9a82d33E"(ptr align 8 %self) #8, !dbg !13654
  br i1 %_103, label %bb102, label %bb111, !dbg !13654

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !13655, !range !1562, !noundef !19
  %_94 = trunc i8 %123 to i1, !dbg !13655
  %_93 = xor i1 %_94, true, !dbg !13656
  br i1 %_93, label %bb92, label %bb96, !dbg !13656

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !13657
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_f42e391d754b8bfb22f215449ac9bf70, i64 6) #8, !dbg !13658
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_100) #8, !dbg !13658
  %125 = zext i1 %124 to i8, !dbg !13658
  store i8 %125, ptr %_99, align 1, !dbg !13658
  %126 = load i8, ptr %_99, align 1, !dbg !13658, !range !1562, !noundef !19
  %127 = trunc i8 %126 to i1, !dbg !13658
  %_102 = zext i1 %127 to i64, !dbg !13658
  %128 = icmp eq i64 %_102, 0, !dbg !13658
  br i1 %128, label %bb100, label %bb99, !dbg !13658

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13659
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_96) #8, !dbg !13659
  %130 = zext i1 %129 to i8, !dbg !13659
  store i8 %130, ptr %_95, align 1, !dbg !13659
  %131 = load i8, ptr %_95, align 1, !dbg !13659, !range !1562, !noundef !19
  %132 = trunc i8 %131 to i1, !dbg !13659
  %_98 = zext i1 %132 to i64, !dbg !13659
  %133 = icmp eq i64 %_98, 0, !dbg !13659
  br i1 %133, label %bb96, label %bb95, !dbg !13659

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13677
  %135 = zext i1 %134 to i8, !dbg !13677
  store i8 %135, ptr %0, align 1, !dbg !13677
  br label %bb287, !dbg !13677

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13678
  %137 = zext i1 %136 to i8, !dbg !13678
  store i8 %137, ptr %0, align 1, !dbg !13678
  br label %bb287, !dbg !13678

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_10
  %_114 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1017h655f7d9dfe76dca4E"(ptr align 8 %self) #8, !dbg !13654
  br i1 %_114, label %bb113, label %bb122, !dbg !13654

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !13655, !range !1562, !noundef !19
  %_105 = trunc i8 %138 to i1, !dbg !13655
  %_104 = xor i1 %_105, true, !dbg !13656
  br i1 %_104, label %bb103, label %bb107, !dbg !13656

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !13657
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_3ace88701dbfa5797defbe569bd66cce, i64 5) #8, !dbg !13658
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_111) #8, !dbg !13658
  %140 = zext i1 %139 to i8, !dbg !13658
  store i8 %140, ptr %_110, align 1, !dbg !13658
  %141 = load i8, ptr %_110, align 1, !dbg !13658, !range !1562, !noundef !19
  %142 = trunc i8 %141 to i1, !dbg !13658
  %_113 = zext i1 %142 to i64, !dbg !13658
  %143 = icmp eq i64 %_113, 0, !dbg !13658
  br i1 %143, label %bb111, label %bb110, !dbg !13658

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13659
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_107) #8, !dbg !13659
  %145 = zext i1 %144 to i8, !dbg !13659
  store i8 %145, ptr %_106, align 1, !dbg !13659
  %146 = load i8, ptr %_106, align 1, !dbg !13659, !range !1562, !noundef !19
  %147 = trunc i8 %146 to i1, !dbg !13659
  %_109 = zext i1 %147 to i64, !dbg !13659
  %148 = icmp eq i64 %_109, 0, !dbg !13659
  br i1 %148, label %bb107, label %bb106, !dbg !13659

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13679
  %150 = zext i1 %149 to i8, !dbg !13679
  store i8 %150, ptr %0, align 1, !dbg !13679
  br label %bb287, !dbg !13679

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13680
  %152 = zext i1 %151 to i8, !dbg !13680
  store i8 %152, ptr %0, align 1, !dbg !13680
  br label %bb287, !dbg !13680

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_11
  %_125 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1117h213bc4341c37dda9E"(ptr align 8 %self) #8, !dbg !13654
  br i1 %_125, label %bb124, label %bb133, !dbg !13654

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !13655, !range !1562, !noundef !19
  %_116 = trunc i8 %153 to i1, !dbg !13655
  %_115 = xor i1 %_116, true, !dbg !13656
  br i1 %_115, label %bb114, label %bb118, !dbg !13656

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !13657
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_ceacba38f9a100163241bf15528d8f0b, i64 6) #8, !dbg !13658
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_122) #8, !dbg !13658
  %155 = zext i1 %154 to i8, !dbg !13658
  store i8 %155, ptr %_121, align 1, !dbg !13658
  %156 = load i8, ptr %_121, align 1, !dbg !13658, !range !1562, !noundef !19
  %157 = trunc i8 %156 to i1, !dbg !13658
  %_124 = zext i1 %157 to i64, !dbg !13658
  %158 = icmp eq i64 %_124, 0, !dbg !13658
  br i1 %158, label %bb122, label %bb121, !dbg !13658

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13659
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_118) #8, !dbg !13659
  %160 = zext i1 %159 to i8, !dbg !13659
  store i8 %160, ptr %_117, align 1, !dbg !13659
  %161 = load i8, ptr %_117, align 1, !dbg !13659, !range !1562, !noundef !19
  %162 = trunc i8 %161 to i1, !dbg !13659
  %_120 = zext i1 %162 to i64, !dbg !13659
  %163 = icmp eq i64 %_120, 0, !dbg !13659
  br i1 %163, label %bb118, label %bb117, !dbg !13659

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13681
  %165 = zext i1 %164 to i8, !dbg !13681
  store i8 %165, ptr %0, align 1, !dbg !13681
  br label %bb287, !dbg !13681

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13682
  %167 = zext i1 %166 to i8, !dbg !13682
  store i8 %167, ptr %0, align 1, !dbg !13682
  br label %bb287, !dbg !13682

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_52
  %_136 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5217h2f8929faa6fe1c0bE"(ptr align 8 %self) #8, !dbg !13654
  br i1 %_136, label %bb135, label %bb144, !dbg !13654

bb124:                                            ; preds = %bb122
  %168 = load i8, ptr %first, align 1, !dbg !13655, !range !1562, !noundef !19
  %_127 = trunc i8 %168 to i1, !dbg !13655
  %_126 = xor i1 %_127, true, !dbg !13656
  br i1 %_126, label %bb125, label %bb129, !dbg !13656

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !13657
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_92edb757e61ffda4211bf210439c8bfe, i64 6) #8, !dbg !13658
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_133) #8, !dbg !13658
  %170 = zext i1 %169 to i8, !dbg !13658
  store i8 %170, ptr %_132, align 1, !dbg !13658
  %171 = load i8, ptr %_132, align 1, !dbg !13658, !range !1562, !noundef !19
  %172 = trunc i8 %171 to i1, !dbg !13658
  %_135 = zext i1 %172 to i64, !dbg !13658
  %173 = icmp eq i64 %_135, 0, !dbg !13658
  br i1 %173, label %bb133, label %bb132, !dbg !13658

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13659
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_129) #8, !dbg !13659
  %175 = zext i1 %174 to i8, !dbg !13659
  store i8 %175, ptr %_128, align 1, !dbg !13659
  %176 = load i8, ptr %_128, align 1, !dbg !13659, !range !1562, !noundef !19
  %177 = trunc i8 %176 to i1, !dbg !13659
  %_131 = zext i1 %177 to i64, !dbg !13659
  %178 = icmp eq i64 %_131, 0, !dbg !13659
  br i1 %178, label %bb129, label %bb128, !dbg !13659

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13683
  %180 = zext i1 %179 to i8, !dbg !13683
  store i8 %180, ptr %0, align 1, !dbg !13683
  br label %bb287, !dbg !13683

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13684
  %182 = zext i1 %181 to i8, !dbg !13684
  store i8 %182, ptr %0, align 1, !dbg !13684
  br label %bb287, !dbg !13684

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_53
  %_147 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5317hc8ee840aecb850e3E"(ptr align 8 %self) #8, !dbg !13654
  br i1 %_147, label %bb146, label %bb155, !dbg !13654

bb135:                                            ; preds = %bb133
  %183 = load i8, ptr %first, align 1, !dbg !13655, !range !1562, !noundef !19
  %_138 = trunc i8 %183 to i1, !dbg !13655
  %_137 = xor i1 %_138, true, !dbg !13656
  br i1 %_137, label %bb136, label %bb140, !dbg !13656

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !13657
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_5a7eac48c026860f717ab651c379a98d, i64 6) #8, !dbg !13658
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_144) #8, !dbg !13658
  %185 = zext i1 %184 to i8, !dbg !13658
  store i8 %185, ptr %_143, align 1, !dbg !13658
  %186 = load i8, ptr %_143, align 1, !dbg !13658, !range !1562, !noundef !19
  %187 = trunc i8 %186 to i1, !dbg !13658
  %_146 = zext i1 %187 to i64, !dbg !13658
  %188 = icmp eq i64 %_146, 0, !dbg !13658
  br i1 %188, label %bb144, label %bb143, !dbg !13658

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_140 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13659
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_140) #8, !dbg !13659
  %190 = zext i1 %189 to i8, !dbg !13659
  store i8 %190, ptr %_139, align 1, !dbg !13659
  %191 = load i8, ptr %_139, align 1, !dbg !13659, !range !1562, !noundef !19
  %192 = trunc i8 %191 to i1, !dbg !13659
  %_142 = zext i1 %192 to i64, !dbg !13659
  %193 = icmp eq i64 %_142, 0, !dbg !13659
  br i1 %193, label %bb140, label %bb139, !dbg !13659

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13685
  %195 = zext i1 %194 to i8, !dbg !13685
  store i8 %195, ptr %0, align 1, !dbg !13685
  br label %bb287, !dbg !13685

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13686
  %197 = zext i1 %196 to i8, !dbg !13686
  store i8 %197, ptr %0, align 1, !dbg !13686
  br label %bb287, !dbg !13686

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_54
  %_158 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5417h316e9bbdf815e0eaE"(ptr align 8 %self) #8, !dbg !13654
  br i1 %_158, label %bb157, label %bb166, !dbg !13654

bb146:                                            ; preds = %bb144
  %198 = load i8, ptr %first, align 1, !dbg !13655, !range !1562, !noundef !19
  %_149 = trunc i8 %198 to i1, !dbg !13655
  %_148 = xor i1 %_149, true, !dbg !13656
  br i1 %_148, label %bb147, label %bb151, !dbg !13656

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !13657
; call core::fmt::Formatter::write_str
  %_155 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_eafdc2fc022de29bf3865126c27f395d, i64 6) #8, !dbg !13658
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_155) #8, !dbg !13658
  %200 = zext i1 %199 to i8, !dbg !13658
  store i8 %200, ptr %_154, align 1, !dbg !13658
  %201 = load i8, ptr %_154, align 1, !dbg !13658, !range !1562, !noundef !19
  %202 = trunc i8 %201 to i1, !dbg !13658
  %_157 = zext i1 %202 to i64, !dbg !13658
  %203 = icmp eq i64 %_157, 0, !dbg !13658
  br i1 %203, label %bb155, label %bb154, !dbg !13658

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13659
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_151) #8, !dbg !13659
  %205 = zext i1 %204 to i8, !dbg !13659
  store i8 %205, ptr %_150, align 1, !dbg !13659
  %206 = load i8, ptr %_150, align 1, !dbg !13659, !range !1562, !noundef !19
  %207 = trunc i8 %206 to i1, !dbg !13659
  %_153 = zext i1 %207 to i64, !dbg !13659
  %208 = icmp eq i64 %_153, 0, !dbg !13659
  br i1 %208, label %bb151, label %bb150, !dbg !13659

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13687
  %210 = zext i1 %209 to i8, !dbg !13687
  store i8 %210, ptr %0, align 1, !dbg !13687
  br label %bb287, !dbg !13687

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13688
  %212 = zext i1 %211 to i8, !dbg !13688
  store i8 %212, ptr %0, align 1, !dbg !13688
  br label %bb287, !dbg !13688

bb166:                                            ; preds = %bb162, %bb155
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_55
  %_169 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5517h3ff12a10d7009b44E"(ptr align 8 %self) #8, !dbg !13654
  br i1 %_169, label %bb168, label %bb177, !dbg !13654

bb157:                                            ; preds = %bb155
  %213 = load i8, ptr %first, align 1, !dbg !13655, !range !1562, !noundef !19
  %_160 = trunc i8 %213 to i1, !dbg !13655
  %_159 = xor i1 %_160, true, !dbg !13656
  br i1 %_159, label %bb158, label %bb162, !dbg !13656

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !13657
; call core::fmt::Formatter::write_str
  %_166 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_c96d9278b59346ccfdcb09ad903ad7ac, i64 6) #8, !dbg !13658
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_166) #8, !dbg !13658
  %215 = zext i1 %214 to i8, !dbg !13658
  store i8 %215, ptr %_165, align 1, !dbg !13658
  %216 = load i8, ptr %_165, align 1, !dbg !13658, !range !1562, !noundef !19
  %217 = trunc i8 %216 to i1, !dbg !13658
  %_168 = zext i1 %217 to i64, !dbg !13658
  %218 = icmp eq i64 %_168, 0, !dbg !13658
  br i1 %218, label %bb166, label %bb165, !dbg !13658

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_162 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13659
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_162) #8, !dbg !13659
  %220 = zext i1 %219 to i8, !dbg !13659
  store i8 %220, ptr %_161, align 1, !dbg !13659
  %221 = load i8, ptr %_161, align 1, !dbg !13659, !range !1562, !noundef !19
  %222 = trunc i8 %221 to i1, !dbg !13659
  %_164 = zext i1 %222 to i64, !dbg !13659
  %223 = icmp eq i64 %_164, 0, !dbg !13659
  br i1 %223, label %bb162, label %bb161, !dbg !13659

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13689
  %225 = zext i1 %224 to i8, !dbg !13689
  store i8 %225, ptr %0, align 1, !dbg !13689
  br label %bb287, !dbg !13689

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13690
  %227 = zext i1 %226 to i8, !dbg !13690
  store i8 %227, ptr %0, align 1, !dbg !13690
  br label %bb287, !dbg !13690

bb177:                                            ; preds = %bb173, %bb166
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_56
  %_180 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5617hebb408fc03017019E"(ptr align 8 %self) #8, !dbg !13654
  br i1 %_180, label %bb179, label %bb188, !dbg !13654

bb168:                                            ; preds = %bb166
  %228 = load i8, ptr %first, align 1, !dbg !13655, !range !1562, !noundef !19
  %_171 = trunc i8 %228 to i1, !dbg !13655
  %_170 = xor i1 %_171, true, !dbg !13656
  br i1 %_170, label %bb169, label %bb173, !dbg !13656

bb173:                                            ; preds = %bb169, %bb168
  store i8 0, ptr %first, align 1, !dbg !13657
; call core::fmt::Formatter::write_str
  %_177 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_29b2c604ae79ad34fd4794fe8fe1e55d, i64 6) #8, !dbg !13658
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_177) #8, !dbg !13658
  %230 = zext i1 %229 to i8, !dbg !13658
  store i8 %230, ptr %_176, align 1, !dbg !13658
  %231 = load i8, ptr %_176, align 1, !dbg !13658, !range !1562, !noundef !19
  %232 = trunc i8 %231 to i1, !dbg !13658
  %_179 = zext i1 %232 to i64, !dbg !13658
  %233 = icmp eq i64 %_179, 0, !dbg !13658
  br i1 %233, label %bb177, label %bb176, !dbg !13658

bb169:                                            ; preds = %bb168
; call core::fmt::Formatter::write_str
  %_173 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13659
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_173) #8, !dbg !13659
  %235 = zext i1 %234 to i8, !dbg !13659
  store i8 %235, ptr %_172, align 1, !dbg !13659
  %236 = load i8, ptr %_172, align 1, !dbg !13659, !range !1562, !noundef !19
  %237 = trunc i8 %236 to i1, !dbg !13659
  %_175 = zext i1 %237 to i64, !dbg !13659
  %238 = icmp eq i64 %_175, 0, !dbg !13659
  br i1 %238, label %bb173, label %bb172, !dbg !13659

bb172:                                            ; preds = %bb169
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13691
  %240 = zext i1 %239 to i8, !dbg !13691
  store i8 %240, ptr %0, align 1, !dbg !13691
  br label %bb287, !dbg !13691

bb176:                                            ; preds = %bb173
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13692
  %242 = zext i1 %241 to i8, !dbg !13692
  store i8 %242, ptr %0, align 1, !dbg !13692
  br label %bb287, !dbg !13692

bb188:                                            ; preds = %bb184, %bb177
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_57
  %_191 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5717h3b70bf8c5246b25fE"(ptr align 8 %self) #8, !dbg !13654
  br i1 %_191, label %bb190, label %bb199, !dbg !13654

bb179:                                            ; preds = %bb177
  %243 = load i8, ptr %first, align 1, !dbg !13655, !range !1562, !noundef !19
  %_182 = trunc i8 %243 to i1, !dbg !13655
  %_181 = xor i1 %_182, true, !dbg !13656
  br i1 %_181, label %bb180, label %bb184, !dbg !13656

bb184:                                            ; preds = %bb180, %bb179
  store i8 0, ptr %first, align 1, !dbg !13657
; call core::fmt::Formatter::write_str
  %_188 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_9cfed65a90167f569ceede92e32ecd41, i64 6) #8, !dbg !13658
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %244 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_188) #8, !dbg !13658
  %245 = zext i1 %244 to i8, !dbg !13658
  store i8 %245, ptr %_187, align 1, !dbg !13658
  %246 = load i8, ptr %_187, align 1, !dbg !13658, !range !1562, !noundef !19
  %247 = trunc i8 %246 to i1, !dbg !13658
  %_190 = zext i1 %247 to i64, !dbg !13658
  %248 = icmp eq i64 %_190, 0, !dbg !13658
  br i1 %248, label %bb188, label %bb187, !dbg !13658

bb180:                                            ; preds = %bb179
; call core::fmt::Formatter::write_str
  %_184 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13659
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %249 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_184) #8, !dbg !13659
  %250 = zext i1 %249 to i8, !dbg !13659
  store i8 %250, ptr %_183, align 1, !dbg !13659
  %251 = load i8, ptr %_183, align 1, !dbg !13659, !range !1562, !noundef !19
  %252 = trunc i8 %251 to i1, !dbg !13659
  %_186 = zext i1 %252 to i64, !dbg !13659
  %253 = icmp eq i64 %_186, 0, !dbg !13659
  br i1 %253, label %bb184, label %bb183, !dbg !13659

bb183:                                            ; preds = %bb180
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %254 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13693
  %255 = zext i1 %254 to i8, !dbg !13693
  store i8 %255, ptr %0, align 1, !dbg !13693
  br label %bb287, !dbg !13693

bb187:                                            ; preds = %bb184
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %256 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13694
  %257 = zext i1 %256 to i8, !dbg !13694
  store i8 %257, ptr %0, align 1, !dbg !13694
  br label %bb287, !dbg !13694

bb199:                                            ; preds = %bb195, %bb188
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_58
  %_202 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5817h57da000a164d305bE"(ptr align 8 %self) #8, !dbg !13654
  br i1 %_202, label %bb201, label %bb210, !dbg !13654

bb190:                                            ; preds = %bb188
  %258 = load i8, ptr %first, align 1, !dbg !13655, !range !1562, !noundef !19
  %_193 = trunc i8 %258 to i1, !dbg !13655
  %_192 = xor i1 %_193, true, !dbg !13656
  br i1 %_192, label %bb191, label %bb195, !dbg !13656

bb195:                                            ; preds = %bb191, %bb190
  store i8 0, ptr %first, align 1, !dbg !13657
; call core::fmt::Formatter::write_str
  %_199 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_ef70afa07e97f03ea0d6b174f2b260dc, i64 6) #8, !dbg !13658
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %259 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_199) #8, !dbg !13658
  %260 = zext i1 %259 to i8, !dbg !13658
  store i8 %260, ptr %_198, align 1, !dbg !13658
  %261 = load i8, ptr %_198, align 1, !dbg !13658, !range !1562, !noundef !19
  %262 = trunc i8 %261 to i1, !dbg !13658
  %_201 = zext i1 %262 to i64, !dbg !13658
  %263 = icmp eq i64 %_201, 0, !dbg !13658
  br i1 %263, label %bb199, label %bb198, !dbg !13658

bb191:                                            ; preds = %bb190
; call core::fmt::Formatter::write_str
  %_195 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13659
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %264 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_195) #8, !dbg !13659
  %265 = zext i1 %264 to i8, !dbg !13659
  store i8 %265, ptr %_194, align 1, !dbg !13659
  %266 = load i8, ptr %_194, align 1, !dbg !13659, !range !1562, !noundef !19
  %267 = trunc i8 %266 to i1, !dbg !13659
  %_197 = zext i1 %267 to i64, !dbg !13659
  %268 = icmp eq i64 %_197, 0, !dbg !13659
  br i1 %268, label %bb195, label %bb194, !dbg !13659

bb194:                                            ; preds = %bb191
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %269 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13695
  %270 = zext i1 %269 to i8, !dbg !13695
  store i8 %270, ptr %0, align 1, !dbg !13695
  br label %bb287, !dbg !13695

bb198:                                            ; preds = %bb195
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %271 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13696
  %272 = zext i1 %271 to i8, !dbg !13696
  store i8 %272, ptr %0, align 1, !dbg !13696
  br label %bb287, !dbg !13696

bb210:                                            ; preds = %bb206, %bb199
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_59
  %_213 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5917h3b93ac02d1ab4137E"(ptr align 8 %self) #8, !dbg !13654
  br i1 %_213, label %bb212, label %bb221, !dbg !13654

bb201:                                            ; preds = %bb199
  %273 = load i8, ptr %first, align 1, !dbg !13655, !range !1562, !noundef !19
  %_204 = trunc i8 %273 to i1, !dbg !13655
  %_203 = xor i1 %_204, true, !dbg !13656
  br i1 %_203, label %bb202, label %bb206, !dbg !13656

bb206:                                            ; preds = %bb202, %bb201
  store i8 0, ptr %first, align 1, !dbg !13657
; call core::fmt::Formatter::write_str
  %_210 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_b5acc0dad1b60c33a9330540645b56db, i64 6) #8, !dbg !13658
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %274 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_210) #8, !dbg !13658
  %275 = zext i1 %274 to i8, !dbg !13658
  store i8 %275, ptr %_209, align 1, !dbg !13658
  %276 = load i8, ptr %_209, align 1, !dbg !13658, !range !1562, !noundef !19
  %277 = trunc i8 %276 to i1, !dbg !13658
  %_212 = zext i1 %277 to i64, !dbg !13658
  %278 = icmp eq i64 %_212, 0, !dbg !13658
  br i1 %278, label %bb210, label %bb209, !dbg !13658

bb202:                                            ; preds = %bb201
; call core::fmt::Formatter::write_str
  %_206 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13659
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %279 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_206) #8, !dbg !13659
  %280 = zext i1 %279 to i8, !dbg !13659
  store i8 %280, ptr %_205, align 1, !dbg !13659
  %281 = load i8, ptr %_205, align 1, !dbg !13659, !range !1562, !noundef !19
  %282 = trunc i8 %281 to i1, !dbg !13659
  %_208 = zext i1 %282 to i64, !dbg !13659
  %283 = icmp eq i64 %_208, 0, !dbg !13659
  br i1 %283, label %bb206, label %bb205, !dbg !13659

bb205:                                            ; preds = %bb202
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %284 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13697
  %285 = zext i1 %284 to i8, !dbg !13697
  store i8 %285, ptr %0, align 1, !dbg !13697
  br label %bb287, !dbg !13697

bb209:                                            ; preds = %bb206
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %286 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13698
  %287 = zext i1 %286 to i8, !dbg !13698
  store i8 %287, ptr %0, align 1, !dbg !13698
  br label %bb287, !dbg !13698

bb221:                                            ; preds = %bb217, %bb210
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_60
  %_224 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6017h00780750dc685fa2E"(ptr align 8 %self) #8, !dbg !13654
  br i1 %_224, label %bb223, label %bb232, !dbg !13654

bb212:                                            ; preds = %bb210
  %288 = load i8, ptr %first, align 1, !dbg !13655, !range !1562, !noundef !19
  %_215 = trunc i8 %288 to i1, !dbg !13655
  %_214 = xor i1 %_215, true, !dbg !13656
  br i1 %_214, label %bb213, label %bb217, !dbg !13656

bb217:                                            ; preds = %bb213, %bb212
  store i8 0, ptr %first, align 1, !dbg !13657
; call core::fmt::Formatter::write_str
  %_221 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_6ac50574536ff49aa367f62b88c020ad, i64 6) #8, !dbg !13658
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %289 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_221) #8, !dbg !13658
  %290 = zext i1 %289 to i8, !dbg !13658
  store i8 %290, ptr %_220, align 1, !dbg !13658
  %291 = load i8, ptr %_220, align 1, !dbg !13658, !range !1562, !noundef !19
  %292 = trunc i8 %291 to i1, !dbg !13658
  %_223 = zext i1 %292 to i64, !dbg !13658
  %293 = icmp eq i64 %_223, 0, !dbg !13658
  br i1 %293, label %bb221, label %bb220, !dbg !13658

bb213:                                            ; preds = %bb212
; call core::fmt::Formatter::write_str
  %_217 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13659
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %294 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_217) #8, !dbg !13659
  %295 = zext i1 %294 to i8, !dbg !13659
  store i8 %295, ptr %_216, align 1, !dbg !13659
  %296 = load i8, ptr %_216, align 1, !dbg !13659, !range !1562, !noundef !19
  %297 = trunc i8 %296 to i1, !dbg !13659
  %_219 = zext i1 %297 to i64, !dbg !13659
  %298 = icmp eq i64 %_219, 0, !dbg !13659
  br i1 %298, label %bb217, label %bb216, !dbg !13659

bb216:                                            ; preds = %bb213
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %299 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13699
  %300 = zext i1 %299 to i8, !dbg !13699
  store i8 %300, ptr %0, align 1, !dbg !13699
  br label %bb287, !dbg !13699

bb220:                                            ; preds = %bb217
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %301 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13700
  %302 = zext i1 %301 to i8, !dbg !13700
  store i8 %302, ptr %0, align 1, !dbg !13700
  br label %bb287, !dbg !13700

bb232:                                            ; preds = %bb228, %bb221
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_61
  %_235 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6117h954c88bc8c467de0E"(ptr align 8 %self) #8, !dbg !13654
  br i1 %_235, label %bb234, label %bb243, !dbg !13654

bb223:                                            ; preds = %bb221
  %303 = load i8, ptr %first, align 1, !dbg !13655, !range !1562, !noundef !19
  %_226 = trunc i8 %303 to i1, !dbg !13655
  %_225 = xor i1 %_226, true, !dbg !13656
  br i1 %_225, label %bb224, label %bb228, !dbg !13656

bb228:                                            ; preds = %bb224, %bb223
  store i8 0, ptr %first, align 1, !dbg !13657
; call core::fmt::Formatter::write_str
  %_232 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_84a60f40cc665e993380e8869e013c65, i64 6) #8, !dbg !13658
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %304 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_232) #8, !dbg !13658
  %305 = zext i1 %304 to i8, !dbg !13658
  store i8 %305, ptr %_231, align 1, !dbg !13658
  %306 = load i8, ptr %_231, align 1, !dbg !13658, !range !1562, !noundef !19
  %307 = trunc i8 %306 to i1, !dbg !13658
  %_234 = zext i1 %307 to i64, !dbg !13658
  %308 = icmp eq i64 %_234, 0, !dbg !13658
  br i1 %308, label %bb232, label %bb231, !dbg !13658

bb224:                                            ; preds = %bb223
; call core::fmt::Formatter::write_str
  %_228 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13659
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %309 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_228) #8, !dbg !13659
  %310 = zext i1 %309 to i8, !dbg !13659
  store i8 %310, ptr %_227, align 1, !dbg !13659
  %311 = load i8, ptr %_227, align 1, !dbg !13659, !range !1562, !noundef !19
  %312 = trunc i8 %311 to i1, !dbg !13659
  %_230 = zext i1 %312 to i64, !dbg !13659
  %313 = icmp eq i64 %_230, 0, !dbg !13659
  br i1 %313, label %bb228, label %bb227, !dbg !13659

bb227:                                            ; preds = %bb224
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %314 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13701
  %315 = zext i1 %314 to i8, !dbg !13701
  store i8 %315, ptr %0, align 1, !dbg !13701
  br label %bb287, !dbg !13701

bb231:                                            ; preds = %bb228
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %316 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13702
  %317 = zext i1 %316 to i8, !dbg !13702
  store i8 %317, ptr %0, align 1, !dbg !13702
  br label %bb287, !dbg !13702

bb243:                                            ; preds = %bb239, %bb232
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_62
  %_246 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6217hcc7714bd628959b3E"(ptr align 8 %self) #8, !dbg !13654
  br i1 %_246, label %bb245, label %bb254, !dbg !13654

bb234:                                            ; preds = %bb232
  %318 = load i8, ptr %first, align 1, !dbg !13655, !range !1562, !noundef !19
  %_237 = trunc i8 %318 to i1, !dbg !13655
  %_236 = xor i1 %_237, true, !dbg !13656
  br i1 %_236, label %bb235, label %bb239, !dbg !13656

bb239:                                            ; preds = %bb235, %bb234
  store i8 0, ptr %first, align 1, !dbg !13657
; call core::fmt::Formatter::write_str
  %_243 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_c1ee36a2ca5655f338c32dfb0848c1c2, i64 6) #8, !dbg !13658
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %319 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_243) #8, !dbg !13658
  %320 = zext i1 %319 to i8, !dbg !13658
  store i8 %320, ptr %_242, align 1, !dbg !13658
  %321 = load i8, ptr %_242, align 1, !dbg !13658, !range !1562, !noundef !19
  %322 = trunc i8 %321 to i1, !dbg !13658
  %_245 = zext i1 %322 to i64, !dbg !13658
  %323 = icmp eq i64 %_245, 0, !dbg !13658
  br i1 %323, label %bb243, label %bb242, !dbg !13658

bb235:                                            ; preds = %bb234
; call core::fmt::Formatter::write_str
  %_239 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13659
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %324 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_239) #8, !dbg !13659
  %325 = zext i1 %324 to i8, !dbg !13659
  store i8 %325, ptr %_238, align 1, !dbg !13659
  %326 = load i8, ptr %_238, align 1, !dbg !13659, !range !1562, !noundef !19
  %327 = trunc i8 %326 to i1, !dbg !13659
  %_241 = zext i1 %327 to i64, !dbg !13659
  %328 = icmp eq i64 %_241, 0, !dbg !13659
  br i1 %328, label %bb239, label %bb238, !dbg !13659

bb238:                                            ; preds = %bb235
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %329 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13703
  %330 = zext i1 %329 to i8, !dbg !13703
  store i8 %330, ptr %0, align 1, !dbg !13703
  br label %bb287, !dbg !13703

bb242:                                            ; preds = %bb239
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %331 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13704
  %332 = zext i1 %331 to i8, !dbg !13704
  store i8 %332, ptr %0, align 1, !dbg !13704
  br label %bb287, !dbg !13704

bb254:                                            ; preds = %bb250, %bb243
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE
  %_257 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10NO_EXECUTE17hd1127bdd33043c47E"(ptr align 8 %self) #8, !dbg !13654
  br i1 %_257, label %bb256, label %bb265, !dbg !13654

bb245:                                            ; preds = %bb243
  %333 = load i8, ptr %first, align 1, !dbg !13655, !range !1562, !noundef !19
  %_248 = trunc i8 %333 to i1, !dbg !13655
  %_247 = xor i1 %_248, true, !dbg !13656
  br i1 %_247, label %bb246, label %bb250, !dbg !13656

bb250:                                            ; preds = %bb246, %bb245
  store i8 0, ptr %first, align 1, !dbg !13657
; call core::fmt::Formatter::write_str
  %_254 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_6c9c238293b27621b285d3f3f0315ab2, i64 6) #8, !dbg !13658
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %334 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_254) #8, !dbg !13658
  %335 = zext i1 %334 to i8, !dbg !13658
  store i8 %335, ptr %_253, align 1, !dbg !13658
  %336 = load i8, ptr %_253, align 1, !dbg !13658, !range !1562, !noundef !19
  %337 = trunc i8 %336 to i1, !dbg !13658
  %_256 = zext i1 %337 to i64, !dbg !13658
  %338 = icmp eq i64 %_256, 0, !dbg !13658
  br i1 %338, label %bb254, label %bb253, !dbg !13658

bb246:                                            ; preds = %bb245
; call core::fmt::Formatter::write_str
  %_250 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13659
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %339 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_250) #8, !dbg !13659
  %340 = zext i1 %339 to i8, !dbg !13659
  store i8 %340, ptr %_249, align 1, !dbg !13659
  %341 = load i8, ptr %_249, align 1, !dbg !13659, !range !1562, !noundef !19
  %342 = trunc i8 %341 to i1, !dbg !13659
  %_252 = zext i1 %342 to i64, !dbg !13659
  %343 = icmp eq i64 %_252, 0, !dbg !13659
  br i1 %343, label %bb250, label %bb249, !dbg !13659

bb249:                                            ; preds = %bb246
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %344 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13705
  %345 = zext i1 %344 to i8, !dbg !13705
  store i8 %345, ptr %0, align 1, !dbg !13705
  br label %bb287, !dbg !13705

bb253:                                            ; preds = %bb250
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %346 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13706
  %347 = zext i1 %346 to i8, !dbg !13706
  store i8 %347, ptr %0, align 1, !dbg !13706
  br label %bb287, !dbg !13706

bb265:                                            ; preds = %bb261, %bb254
  %_269 = load i64, ptr %self, align 8, !dbg !13707, !noundef !19
; call x86_64::structures::paging::page_table::PageTableFlags::all
  %348 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17h9238e8622b17a5f9E() #8, !dbg !13708
  store i64 %348, ptr %_273, align 8, !dbg !13708
; call x86_64::structures::paging::page_table::PageTableFlags::bits
  %_271 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17h6743cfc5ef723361E(ptr align 8 %_273) #8, !dbg !13708
  %_270 = xor i64 %_271, -1, !dbg !13709
  %349 = and i64 %_269, %_270, !dbg !13707
  store i64 %349, ptr %extra_bits, align 8, !dbg !13707
  %350 = load i64, ptr %extra_bits, align 8, !dbg !13710, !noundef !19
  %351 = icmp eq i64 %350, 0, !dbg !13710
  br i1 %351, label %bb281, label %bb268, !dbg !13710

bb256:                                            ; preds = %bb254
  %352 = load i8, ptr %first, align 1, !dbg !13655, !range !1562, !noundef !19
  %_259 = trunc i8 %352 to i1, !dbg !13655
  %_258 = xor i1 %_259, true, !dbg !13656
  br i1 %_258, label %bb257, label %bb261, !dbg !13656

bb261:                                            ; preds = %bb257, %bb256
  store i8 0, ptr %first, align 1, !dbg !13657
; call core::fmt::Formatter::write_str
  %_265 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_d6e90771ba36bcbd7a76cdf267ebff76, i64 10) #8, !dbg !13658
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %353 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_265) #8, !dbg !13658
  %354 = zext i1 %353 to i8, !dbg !13658
  store i8 %354, ptr %_264, align 1, !dbg !13658
  %355 = load i8, ptr %_264, align 1, !dbg !13658, !range !1562, !noundef !19
  %356 = trunc i8 %355 to i1, !dbg !13658
  %_267 = zext i1 %356 to i64, !dbg !13658
  %357 = icmp eq i64 %_267, 0, !dbg !13658
  br i1 %357, label %bb265, label %bb264, !dbg !13658

bb257:                                            ; preds = %bb256
; call core::fmt::Formatter::write_str
  %_261 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13659
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %358 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_261) #8, !dbg !13659
  %359 = zext i1 %358 to i8, !dbg !13659
  store i8 %359, ptr %_260, align 1, !dbg !13659
  %360 = load i8, ptr %_260, align 1, !dbg !13659, !range !1562, !noundef !19
  %361 = trunc i8 %360 to i1, !dbg !13659
  %_263 = zext i1 %361 to i64, !dbg !13659
  %362 = icmp eq i64 %_263, 0, !dbg !13659
  br i1 %362, label %bb261, label %bb260, !dbg !13659

bb260:                                            ; preds = %bb257
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %363 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13711
  %364 = zext i1 %363 to i8, !dbg !13711
  store i8 %364, ptr %0, align 1, !dbg !13711
  br label %bb287, !dbg !13711

bb264:                                            ; preds = %bb261
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %365 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13712
  %366 = zext i1 %365 to i8, !dbg !13712
  store i8 %366, ptr %0, align 1, !dbg !13712
  br label %bb287, !dbg !13712

bb281:                                            ; preds = %bb276, %bb265
  %367 = load i8, ptr %first, align 1, !dbg !13713, !range !1562, !noundef !19
  %_288 = trunc i8 %367 to i1, !dbg !13713
  br i1 %_288, label %bb282, label %bb286, !dbg !13713

bb268:                                            ; preds = %bb265
  %368 = load i8, ptr %first, align 1, !dbg !13714, !range !1562, !noundef !19
  %_275 = trunc i8 %368 to i1, !dbg !13714
  %_274 = xor i1 %_275, true, !dbg !13715
  br i1 %_274, label %bb269, label %bb273, !dbg !13715

bb273:                                            ; preds = %bb269, %bb268
  store i8 0, ptr %first, align 1, !dbg !13716
; call core::fmt::Formatter::write_str
  %_281 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !13717
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %369 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_281) #8, !dbg !13717
  %370 = zext i1 %369 to i8, !dbg !13717
  store i8 %370, ptr %_280, align 1, !dbg !13717
  %371 = load i8, ptr %_280, align 1, !dbg !13717, !range !1562, !noundef !19
  %372 = trunc i8 %371 to i1, !dbg !13717
  %_283 = zext i1 %372 to i64, !dbg !13717
  %373 = icmp eq i64 %_283, 0, !dbg !13717
  br i1 %373, label %bb276, label %bb277, !dbg !13717

bb269:                                            ; preds = %bb268
; call core::fmt::Formatter::write_str
  %_277 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13718
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %374 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_277) #8, !dbg !13718
  %375 = zext i1 %374 to i8, !dbg !13718
  store i8 %375, ptr %_276, align 1, !dbg !13718
  %376 = load i8, ptr %_276, align 1, !dbg !13718, !range !1562, !noundef !19
  %377 = trunc i8 %376 to i1, !dbg !13718
  %_279 = zext i1 %377 to i64, !dbg !13718
  %378 = icmp eq i64 %_279, 0, !dbg !13718
  br i1 %378, label %bb273, label %bb272, !dbg !13718

bb272:                                            ; preds = %bb269
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %379 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13719
  %380 = zext i1 %379 to i8, !dbg !13719
  store i8 %380, ptr %0, align 1, !dbg !13719
  br label %bb287, !dbg !13719

bb276:                                            ; preds = %bb273
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_285 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !13720
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %381 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_285) #8, !dbg !13720
  %382 = zext i1 %381 to i8, !dbg !13720
  store i8 %382, ptr %_284, align 1, !dbg !13720
  %383 = load i8, ptr %_284, align 1, !dbg !13720, !range !1562, !noundef !19
  %384 = trunc i8 %383 to i1, !dbg !13720
  %_287 = zext i1 %384 to i64, !dbg !13720
  %385 = icmp eq i64 %_287, 0, !dbg !13720
  br i1 %385, label %bb281, label %bb280, !dbg !13720

bb277:                                            ; preds = %bb273
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %386 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13721
  %387 = zext i1 %386 to i8, !dbg !13721
  store i8 %387, ptr %0, align 1, !dbg !13721
  br label %bb287, !dbg !13721

bb280:                                            ; preds = %bb276
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %388 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13722
  %389 = zext i1 %388 to i8, !dbg !13722
  store i8 %389, ptr %0, align 1, !dbg !13722
  br label %bb287, !dbg !13722

bb286:                                            ; preds = %bb282, %bb281
  store i8 0, ptr %0, align 1, !dbg !13723
  br label %bb287, !dbg !13661

bb282:                                            ; preds = %bb281
; call core::fmt::Formatter::write_str
  %_290 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !13724
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %390 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext %_290) #8, !dbg !13724
  %391 = zext i1 %390 to i8, !dbg !13724
  store i8 %391, ptr %_289, align 1, !dbg !13724
  %392 = load i8, ptr %_289, align 1, !dbg !13724, !range !1562, !noundef !19
  %393 = trunc i8 %392 to i1, !dbg !13724
  %_292 = zext i1 %393 to i64, !dbg !13724
  %394 = icmp eq i64 %_292, 0, !dbg !13724
  br i1 %394, label %bb286, label %bb285, !dbg !13724

bb285:                                            ; preds = %bb282
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %395 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13725
  %396 = zext i1 %395 to i8, !dbg !13725
  store i8 %396, ptr %0, align 1, !dbg !13725
  br label %bb287, !dbg !13725

bb6:                                              ; No predecessors!
  unreachable, !dbg !13659
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN92_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h244363bca798b27cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13726 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13729, metadata !DIExpression()), !dbg !13731
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13730, metadata !DIExpression()), !dbg !13732
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h5f0c4b4d1421fd03E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13733
  ret i1 %0, !dbg !13734
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17ha7518758501a5c82E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13735 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13738, metadata !DIExpression()), !dbg !13740
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13739, metadata !DIExpression()), !dbg !13741
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hf60dbb16d29a8181E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13742
  ret i1 %0, !dbg !13743
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h35021790545b8d20E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13744 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13747, metadata !DIExpression()), !dbg !13749
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13748, metadata !DIExpression()), !dbg !13750
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13751
  ret i1 %0, !dbg !13752
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h316e6da760a247e9E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13753 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13756, metadata !DIExpression()), !dbg !13758
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13757, metadata !DIExpression()), !dbg !13759
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h4da77c41649bbbeaE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13760
  ret i1 %0, !dbg !13761
}

; x86_64::structures::paging::page_table::PageTableFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17h9238e8622b17a5f9E() unnamed_addr #0 !dbg !13762 {
start:
  %0 = alloca i64, align 8
  store i64 -4503599627366401, ptr %0, align 8, !dbg !13765
  %1 = load i64, ptr %0, align 8, !dbg !13766, !noundef !19
  ret i64 %1, !dbg !13766
}

; x86_64::structures::paging::page_table::PageTableFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17h6743cfc5ef723361E(ptr align 8 %self) unnamed_addr #0 !dbg !13767 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13771, metadata !DIExpression()), !dbg !13772
  %0 = load i64, ptr %self, align 8, !dbg !13773, !noundef !19
  ret i64 %0, !dbg !13774
}

; x86_64::structures::paging::page_table::PageTableFlags::from_bits_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags18from_bits_truncate17hde6db8740e7c32b6E(i64 %bits) unnamed_addr #0 !dbg !13775 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !13779, metadata !DIExpression()), !dbg !13780
; call x86_64::structures::paging::page_table::PageTableFlags::all
  %_4 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17h9238e8622b17a5f9E() #8, !dbg !13781
  %_2 = and i64 %bits, %_4, !dbg !13782
  store i64 %_2, ptr %0, align 8, !dbg !13783
  %1 = load i64, ptr %0, align 8, !dbg !13784, !noundef !19
  ret i64 %1, !dbg !13784
}

; x86_64::structures::paging::page_table::PageTableFlags::contains
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h9705d5788c1c2c00E(ptr align 8 %self, i64 %other) unnamed_addr #0 !dbg !13785 {
start:
  %other.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13789, metadata !DIExpression()), !dbg !13791
  store i64 %other, ptr %other.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %other.dbg.spill, metadata !13790, metadata !DIExpression()), !dbg !13792
  %_4 = load i64, ptr %self, align 8, !dbg !13793, !noundef !19
  %_3 = and i64 %_4, %other, !dbg !13794
  %0 = icmp eq i64 %_3, %other, !dbg !13794
  ret i1 %0, !dbg !13795
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::ops::bit::BitOr>::bitor
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h621a9a76a717adb3E"(i64 %self, i64 %other) unnamed_addr #0 !dbg !13796 {
start:
  %other.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13801, metadata !DIExpression()), !dbg !13803
  store i64 %other, ptr %other.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %other.dbg.spill, metadata !13802, metadata !DIExpression()), !dbg !13804
  %_3 = or i64 %self, %other, !dbg !13805
  store i64 %_3, ptr %0, align 8, !dbg !13806
  %1 = load i64, ptr %0, align 8, !dbg !13807, !noundef !19
  ret i64 %1, !dbg !13807
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17hec572d69c3812c5bE"(ptr align 8 %self) unnamed_addr #0 !dbg !13808 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13814, metadata !DIExpression()), !dbg !13816
  br i1 false, label %bb2, label %bb1, !dbg !13816

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13816, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13816
  %1 = zext i1 %_5 to i8, !dbg !13816
  store i8 %1, ptr %_2, align 1, !dbg !13816
  br label %bb3, !dbg !13816

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13816
  br label %bb3, !dbg !13816

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13816, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13816
  br i1 %3, label %bb4, label %bb5, !dbg !13816

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13816, !noundef !19
  %_7 = and i64 %_8, 1, !dbg !13816
  %4 = icmp eq i64 %_7, 1, !dbg !13816
  %5 = zext i1 %4 to i8, !dbg !13816
  store i8 %5, ptr %0, align 1, !dbg !13816
  br label %bb6, !dbg !13816

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13816
  br label %bb6, !dbg !13816

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13817, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13817
  ret i1 %7, !dbg !13817
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17h09865973f90bbbe6E"(ptr align 8 %self) unnamed_addr #0 !dbg !13818 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13820, metadata !DIExpression()), !dbg !13822
  br i1 false, label %bb2, label %bb1, !dbg !13822

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13822, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13822
  %1 = zext i1 %_5 to i8, !dbg !13822
  store i8 %1, ptr %_2, align 1, !dbg !13822
  br label %bb3, !dbg !13822

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13822
  br label %bb3, !dbg !13822

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13822, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13822
  br i1 %3, label %bb4, label %bb5, !dbg !13822

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13822, !noundef !19
  %_7 = and i64 %_8, 2, !dbg !13822
  %4 = icmp eq i64 %_7, 2, !dbg !13822
  %5 = zext i1 %4 to i8, !dbg !13822
  store i8 %5, ptr %0, align 1, !dbg !13822
  br label %bb6, !dbg !13822

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13822
  br label %bb6, !dbg !13822

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13823, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13823
  ret i1 %7, !dbg !13823
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_ACCESSIBLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15USER_ACCESSIBLE17ha6de32a6133000fdE"(ptr align 8 %self) unnamed_addr #0 !dbg !13824 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13826, metadata !DIExpression()), !dbg !13828
  br i1 false, label %bb2, label %bb1, !dbg !13828

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13828, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13828
  %1 = zext i1 %_5 to i8, !dbg !13828
  store i8 %1, ptr %_2, align 1, !dbg !13828
  br label %bb3, !dbg !13828

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13828
  br label %bb3, !dbg !13828

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13828, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13828
  br i1 %3, label %bb4, label %bb5, !dbg !13828

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13828, !noundef !19
  %_7 = and i64 %_8, 4, !dbg !13828
  %4 = icmp eq i64 %_7, 4, !dbg !13828
  %5 = zext i1 %4 to i8, !dbg !13828
  store i8 %5, ptr %0, align 1, !dbg !13828
  br label %bb6, !dbg !13828

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13828
  br label %bb6, !dbg !13828

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13829, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13829
  ret i1 %7, !dbg !13829
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_THROUGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_THROUGH17h2aa148aeb676c11aE"(ptr align 8 %self) unnamed_addr #0 !dbg !13830 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13832, metadata !DIExpression()), !dbg !13834
  br i1 false, label %bb2, label %bb1, !dbg !13834

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13834, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13834
  %1 = zext i1 %_5 to i8, !dbg !13834
  store i8 %1, ptr %_2, align 1, !dbg !13834
  br label %bb3, !dbg !13834

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13834
  br label %bb3, !dbg !13834

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13834, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13834
  br i1 %3, label %bb4, label %bb5, !dbg !13834

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13834, !noundef !19
  %_7 = and i64 %_8, 8, !dbg !13834
  %4 = icmp eq i64 %_7, 8, !dbg !13834
  %5 = zext i1 %4 to i8, !dbg !13834
  store i8 %5, ptr %0, align 1, !dbg !13834
  br label %bb6, !dbg !13834

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13834
  br label %bb6, !dbg !13834

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13835, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13835
  ret i1 %7, !dbg !13835
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_CACHE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8NO_CACHE17haf35c333555cd068E"(ptr align 8 %self) unnamed_addr #0 !dbg !13836 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13838, metadata !DIExpression()), !dbg !13840
  br i1 false, label %bb2, label %bb1, !dbg !13840

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13840, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13840
  %1 = zext i1 %_5 to i8, !dbg !13840
  store i8 %1, ptr %_2, align 1, !dbg !13840
  br label %bb3, !dbg !13840

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13840
  br label %bb3, !dbg !13840

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13840, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13840
  br i1 %3, label %bb4, label %bb5, !dbg !13840

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13840, !noundef !19
  %_7 = and i64 %_8, 16, !dbg !13840
  %4 = icmp eq i64 %_7, 16, !dbg !13840
  %5 = zext i1 %4 to i8, !dbg !13840
  store i8 %5, ptr %0, align 1, !dbg !13840
  br label %bb6, !dbg !13840

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13840
  br label %bb6, !dbg !13840

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13841, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13841
  ret i1 %7, !dbg !13841
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17hf63dcfe84955c3a3E"(ptr align 8 %self) unnamed_addr #0 !dbg !13842 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13844, metadata !DIExpression()), !dbg !13846
  br i1 false, label %bb2, label %bb1, !dbg !13846

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13846, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13846
  %1 = zext i1 %_5 to i8, !dbg !13846
  store i8 %1, ptr %_2, align 1, !dbg !13846
  br label %bb3, !dbg !13846

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13846
  br label %bb3, !dbg !13846

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13846, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13846
  br i1 %3, label %bb4, label %bb5, !dbg !13846

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13846, !noundef !19
  %_7 = and i64 %_8, 32, !dbg !13846
  %4 = icmp eq i64 %_7, 32, !dbg !13846
  %5 = zext i1 %4 to i8, !dbg !13846
  store i8 %5, ptr %0, align 1, !dbg !13846
  br label %bb6, !dbg !13846

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13846
  br label %bb6, !dbg !13846

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13847, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13847
  ret i1 %7, !dbg !13847
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRTY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5DIRTY17h8cf654031935f0ffE"(ptr align 8 %self) unnamed_addr #0 !dbg !13848 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13850, metadata !DIExpression()), !dbg !13852
  br i1 false, label %bb2, label %bb1, !dbg !13852

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13852, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13852
  %1 = zext i1 %_5 to i8, !dbg !13852
  store i8 %1, ptr %_2, align 1, !dbg !13852
  br label %bb3, !dbg !13852

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13852
  br label %bb3, !dbg !13852

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13852, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13852
  br i1 %3, label %bb4, label %bb5, !dbg !13852

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13852, !noundef !19
  %_7 = and i64 %_8, 64, !dbg !13852
  %4 = icmp eq i64 %_7, 64, !dbg !13852
  %5 = zext i1 %4 to i8, !dbg !13852
  store i8 %5, ptr %0, align 1, !dbg !13852
  br label %bb6, !dbg !13852

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13852
  br label %bb6, !dbg !13852

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13853, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13853
  ret i1 %7, !dbg !13853
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::HUGE_PAGE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9HUGE_PAGE17hb2d520d10da540beE"(ptr align 8 %self) unnamed_addr #0 !dbg !13854 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13856, metadata !DIExpression()), !dbg !13858
  br i1 false, label %bb2, label %bb1, !dbg !13858

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13858, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13858
  %1 = zext i1 %_5 to i8, !dbg !13858
  store i8 %1, ptr %_2, align 1, !dbg !13858
  br label %bb3, !dbg !13858

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13858
  br label %bb3, !dbg !13858

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13858, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13858
  br i1 %3, label %bb4, label %bb5, !dbg !13858

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13858, !noundef !19
  %_7 = and i64 %_8, 128, !dbg !13858
  %4 = icmp eq i64 %_7, 128, !dbg !13858
  %5 = zext i1 %4 to i8, !dbg !13858
  store i8 %5, ptr %0, align 1, !dbg !13858
  br label %bb6, !dbg !13858

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13858
  br label %bb6, !dbg !13858

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13859, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13859
  ret i1 %7, !dbg !13859
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6GLOBAL17h88bc53f45892b83bE"(ptr align 8 %self) unnamed_addr #0 !dbg !13860 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13862, metadata !DIExpression()), !dbg !13864
  br i1 false, label %bb2, label %bb1, !dbg !13864

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13864, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13864
  %1 = zext i1 %_5 to i8, !dbg !13864
  store i8 %1, ptr %_2, align 1, !dbg !13864
  br label %bb3, !dbg !13864

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13864
  br label %bb3, !dbg !13864

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13864, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13864
  br i1 %3, label %bb4, label %bb5, !dbg !13864

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13864, !noundef !19
  %_7 = and i64 %_8, 256, !dbg !13864
  %4 = icmp eq i64 %_7, 256, !dbg !13864
  %5 = zext i1 %4 to i8, !dbg !13864
  store i8 %5, ptr %0, align 1, !dbg !13864
  br label %bb6, !dbg !13864

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13864
  br label %bb6, !dbg !13864

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13865, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13865
  ret i1 %7, !dbg !13865
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_9
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5BIT_917h7768274fc9a82d33E"(ptr align 8 %self) unnamed_addr #0 !dbg !13866 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13868, metadata !DIExpression()), !dbg !13870
  br i1 false, label %bb2, label %bb1, !dbg !13870

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13870, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13870
  %1 = zext i1 %_5 to i8, !dbg !13870
  store i8 %1, ptr %_2, align 1, !dbg !13870
  br label %bb3, !dbg !13870

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13870
  br label %bb3, !dbg !13870

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13870, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13870
  br i1 %3, label %bb4, label %bb5, !dbg !13870

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13870, !noundef !19
  %_7 = and i64 %_8, 512, !dbg !13870
  %4 = icmp eq i64 %_7, 512, !dbg !13870
  %5 = zext i1 %4 to i8, !dbg !13870
  store i8 %5, ptr %0, align 1, !dbg !13870
  br label %bb6, !dbg !13870

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13870
  br label %bb6, !dbg !13870

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13871, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13871
  ret i1 %7, !dbg !13871
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_10
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1017h655f7d9dfe76dca4E"(ptr align 8 %self) unnamed_addr #0 !dbg !13872 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13874, metadata !DIExpression()), !dbg !13876
  br i1 false, label %bb2, label %bb1, !dbg !13876

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13876, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13876
  %1 = zext i1 %_5 to i8, !dbg !13876
  store i8 %1, ptr %_2, align 1, !dbg !13876
  br label %bb3, !dbg !13876

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13876
  br label %bb3, !dbg !13876

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13876, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13876
  br i1 %3, label %bb4, label %bb5, !dbg !13876

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13876, !noundef !19
  %_7 = and i64 %_8, 1024, !dbg !13876
  %4 = icmp eq i64 %_7, 1024, !dbg !13876
  %5 = zext i1 %4 to i8, !dbg !13876
  store i8 %5, ptr %0, align 1, !dbg !13876
  br label %bb6, !dbg !13876

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13876
  br label %bb6, !dbg !13876

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13877, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13877
  ret i1 %7, !dbg !13877
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_11
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1117h213bc4341c37dda9E"(ptr align 8 %self) unnamed_addr #0 !dbg !13878 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13880, metadata !DIExpression()), !dbg !13882
  br i1 false, label %bb2, label %bb1, !dbg !13882

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13882, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13882
  %1 = zext i1 %_5 to i8, !dbg !13882
  store i8 %1, ptr %_2, align 1, !dbg !13882
  br label %bb3, !dbg !13882

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13882
  br label %bb3, !dbg !13882

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13882, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13882
  br i1 %3, label %bb4, label %bb5, !dbg !13882

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13882, !noundef !19
  %_7 = and i64 %_8, 2048, !dbg !13882
  %4 = icmp eq i64 %_7, 2048, !dbg !13882
  %5 = zext i1 %4 to i8, !dbg !13882
  store i8 %5, ptr %0, align 1, !dbg !13882
  br label %bb6, !dbg !13882

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13882
  br label %bb6, !dbg !13882

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13883, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13883
  ret i1 %7, !dbg !13883
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_52
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5217h2f8929faa6fe1c0bE"(ptr align 8 %self) unnamed_addr #0 !dbg !13884 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13886, metadata !DIExpression()), !dbg !13888
  br i1 false, label %bb2, label %bb1, !dbg !13888

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13888, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13888
  %1 = zext i1 %_5 to i8, !dbg !13888
  store i8 %1, ptr %_2, align 1, !dbg !13888
  br label %bb3, !dbg !13888

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13888
  br label %bb3, !dbg !13888

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13888, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13888
  br i1 %3, label %bb4, label %bb5, !dbg !13888

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13888, !noundef !19
  %_7 = and i64 %_8, 4503599627370496, !dbg !13888
  %4 = icmp eq i64 %_7, 4503599627370496, !dbg !13888
  %5 = zext i1 %4 to i8, !dbg !13888
  store i8 %5, ptr %0, align 1, !dbg !13888
  br label %bb6, !dbg !13888

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13888
  br label %bb6, !dbg !13888

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13889, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13889
  ret i1 %7, !dbg !13889
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_53
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5317hc8ee840aecb850e3E"(ptr align 8 %self) unnamed_addr #0 !dbg !13890 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13892, metadata !DIExpression()), !dbg !13894
  br i1 false, label %bb2, label %bb1, !dbg !13894

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13894, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13894
  %1 = zext i1 %_5 to i8, !dbg !13894
  store i8 %1, ptr %_2, align 1, !dbg !13894
  br label %bb3, !dbg !13894

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13894
  br label %bb3, !dbg !13894

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13894, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13894
  br i1 %3, label %bb4, label %bb5, !dbg !13894

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13894, !noundef !19
  %_7 = and i64 %_8, 9007199254740992, !dbg !13894
  %4 = icmp eq i64 %_7, 9007199254740992, !dbg !13894
  %5 = zext i1 %4 to i8, !dbg !13894
  store i8 %5, ptr %0, align 1, !dbg !13894
  br label %bb6, !dbg !13894

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13894
  br label %bb6, !dbg !13894

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13895, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13895
  ret i1 %7, !dbg !13895
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_54
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5417h316e9bbdf815e0eaE"(ptr align 8 %self) unnamed_addr #0 !dbg !13896 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13898, metadata !DIExpression()), !dbg !13900
  br i1 false, label %bb2, label %bb1, !dbg !13900

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13900, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13900
  %1 = zext i1 %_5 to i8, !dbg !13900
  store i8 %1, ptr %_2, align 1, !dbg !13900
  br label %bb3, !dbg !13900

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13900
  br label %bb3, !dbg !13900

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13900, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13900
  br i1 %3, label %bb4, label %bb5, !dbg !13900

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13900, !noundef !19
  %_7 = and i64 %_8, 18014398509481984, !dbg !13900
  %4 = icmp eq i64 %_7, 18014398509481984, !dbg !13900
  %5 = zext i1 %4 to i8, !dbg !13900
  store i8 %5, ptr %0, align 1, !dbg !13900
  br label %bb6, !dbg !13900

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13900
  br label %bb6, !dbg !13900

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13901, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13901
  ret i1 %7, !dbg !13901
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_55
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5517h3ff12a10d7009b44E"(ptr align 8 %self) unnamed_addr #0 !dbg !13902 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13904, metadata !DIExpression()), !dbg !13906
  br i1 false, label %bb2, label %bb1, !dbg !13906

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13906, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13906
  %1 = zext i1 %_5 to i8, !dbg !13906
  store i8 %1, ptr %_2, align 1, !dbg !13906
  br label %bb3, !dbg !13906

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13906
  br label %bb3, !dbg !13906

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13906, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13906
  br i1 %3, label %bb4, label %bb5, !dbg !13906

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13906, !noundef !19
  %_7 = and i64 %_8, 36028797018963968, !dbg !13906
  %4 = icmp eq i64 %_7, 36028797018963968, !dbg !13906
  %5 = zext i1 %4 to i8, !dbg !13906
  store i8 %5, ptr %0, align 1, !dbg !13906
  br label %bb6, !dbg !13906

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13906
  br label %bb6, !dbg !13906

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13907, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13907
  ret i1 %7, !dbg !13907
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_56
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5617hebb408fc03017019E"(ptr align 8 %self) unnamed_addr #0 !dbg !13908 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13910, metadata !DIExpression()), !dbg !13912
  br i1 false, label %bb2, label %bb1, !dbg !13912

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13912, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13912
  %1 = zext i1 %_5 to i8, !dbg !13912
  store i8 %1, ptr %_2, align 1, !dbg !13912
  br label %bb3, !dbg !13912

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13912
  br label %bb3, !dbg !13912

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13912, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13912
  br i1 %3, label %bb4, label %bb5, !dbg !13912

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13912, !noundef !19
  %_7 = and i64 %_8, 72057594037927936, !dbg !13912
  %4 = icmp eq i64 %_7, 72057594037927936, !dbg !13912
  %5 = zext i1 %4 to i8, !dbg !13912
  store i8 %5, ptr %0, align 1, !dbg !13912
  br label %bb6, !dbg !13912

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13912
  br label %bb6, !dbg !13912

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13913, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13913
  ret i1 %7, !dbg !13913
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_57
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5717h3b70bf8c5246b25fE"(ptr align 8 %self) unnamed_addr #0 !dbg !13914 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13916, metadata !DIExpression()), !dbg !13918
  br i1 false, label %bb2, label %bb1, !dbg !13918

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13918, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13918
  %1 = zext i1 %_5 to i8, !dbg !13918
  store i8 %1, ptr %_2, align 1, !dbg !13918
  br label %bb3, !dbg !13918

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13918
  br label %bb3, !dbg !13918

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13918, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13918
  br i1 %3, label %bb4, label %bb5, !dbg !13918

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13918, !noundef !19
  %_7 = and i64 %_8, 144115188075855872, !dbg !13918
  %4 = icmp eq i64 %_7, 144115188075855872, !dbg !13918
  %5 = zext i1 %4 to i8, !dbg !13918
  store i8 %5, ptr %0, align 1, !dbg !13918
  br label %bb6, !dbg !13918

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13918
  br label %bb6, !dbg !13918

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13919, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13919
  ret i1 %7, !dbg !13919
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_58
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5817h57da000a164d305bE"(ptr align 8 %self) unnamed_addr #0 !dbg !13920 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13922, metadata !DIExpression()), !dbg !13924
  br i1 false, label %bb2, label %bb1, !dbg !13924

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13924, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13924
  %1 = zext i1 %_5 to i8, !dbg !13924
  store i8 %1, ptr %_2, align 1, !dbg !13924
  br label %bb3, !dbg !13924

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13924
  br label %bb3, !dbg !13924

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13924, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13924
  br i1 %3, label %bb4, label %bb5, !dbg !13924

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13924, !noundef !19
  %_7 = and i64 %_8, 288230376151711744, !dbg !13924
  %4 = icmp eq i64 %_7, 288230376151711744, !dbg !13924
  %5 = zext i1 %4 to i8, !dbg !13924
  store i8 %5, ptr %0, align 1, !dbg !13924
  br label %bb6, !dbg !13924

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13924
  br label %bb6, !dbg !13924

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13925, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13925
  ret i1 %7, !dbg !13925
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_59
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5917h3b93ac02d1ab4137E"(ptr align 8 %self) unnamed_addr #0 !dbg !13926 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13928, metadata !DIExpression()), !dbg !13930
  br i1 false, label %bb2, label %bb1, !dbg !13930

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13930, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13930
  %1 = zext i1 %_5 to i8, !dbg !13930
  store i8 %1, ptr %_2, align 1, !dbg !13930
  br label %bb3, !dbg !13930

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13930
  br label %bb3, !dbg !13930

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13930, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13930
  br i1 %3, label %bb4, label %bb5, !dbg !13930

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13930, !noundef !19
  %_7 = and i64 %_8, 576460752303423488, !dbg !13930
  %4 = icmp eq i64 %_7, 576460752303423488, !dbg !13930
  %5 = zext i1 %4 to i8, !dbg !13930
  store i8 %5, ptr %0, align 1, !dbg !13930
  br label %bb6, !dbg !13930

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13930
  br label %bb6, !dbg !13930

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13931, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13931
  ret i1 %7, !dbg !13931
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_60
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6017h00780750dc685fa2E"(ptr align 8 %self) unnamed_addr #0 !dbg !13932 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13934, metadata !DIExpression()), !dbg !13936
  br i1 false, label %bb2, label %bb1, !dbg !13936

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13936, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13936
  %1 = zext i1 %_5 to i8, !dbg !13936
  store i8 %1, ptr %_2, align 1, !dbg !13936
  br label %bb3, !dbg !13936

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13936
  br label %bb3, !dbg !13936

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13936, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13936
  br i1 %3, label %bb4, label %bb5, !dbg !13936

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13936, !noundef !19
  %_7 = and i64 %_8, 1152921504606846976, !dbg !13936
  %4 = icmp eq i64 %_7, 1152921504606846976, !dbg !13936
  %5 = zext i1 %4 to i8, !dbg !13936
  store i8 %5, ptr %0, align 1, !dbg !13936
  br label %bb6, !dbg !13936

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13936
  br label %bb6, !dbg !13936

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13937, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13937
  ret i1 %7, !dbg !13937
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_61
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6117h954c88bc8c467de0E"(ptr align 8 %self) unnamed_addr #0 !dbg !13938 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13940, metadata !DIExpression()), !dbg !13942
  br i1 false, label %bb2, label %bb1, !dbg !13942

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13942, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13942
  %1 = zext i1 %_5 to i8, !dbg !13942
  store i8 %1, ptr %_2, align 1, !dbg !13942
  br label %bb3, !dbg !13942

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13942
  br label %bb3, !dbg !13942

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13942, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13942
  br i1 %3, label %bb4, label %bb5, !dbg !13942

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13942, !noundef !19
  %_7 = and i64 %_8, 2305843009213693952, !dbg !13942
  %4 = icmp eq i64 %_7, 2305843009213693952, !dbg !13942
  %5 = zext i1 %4 to i8, !dbg !13942
  store i8 %5, ptr %0, align 1, !dbg !13942
  br label %bb6, !dbg !13942

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13942
  br label %bb6, !dbg !13942

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13943, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13943
  ret i1 %7, !dbg !13943
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_62
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6217hcc7714bd628959b3E"(ptr align 8 %self) unnamed_addr #0 !dbg !13944 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13946, metadata !DIExpression()), !dbg !13948
  br i1 false, label %bb2, label %bb1, !dbg !13948

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13948, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13948
  %1 = zext i1 %_5 to i8, !dbg !13948
  store i8 %1, ptr %_2, align 1, !dbg !13948
  br label %bb3, !dbg !13948

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13948
  br label %bb3, !dbg !13948

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13948, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13948
  br i1 %3, label %bb4, label %bb5, !dbg !13948

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13948, !noundef !19
  %_7 = and i64 %_8, 4611686018427387904, !dbg !13948
  %4 = icmp eq i64 %_7, 4611686018427387904, !dbg !13948
  %5 = zext i1 %4 to i8, !dbg !13948
  store i8 %5, ptr %0, align 1, !dbg !13948
  br label %bb6, !dbg !13948

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13948
  br label %bb6, !dbg !13948

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13949, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13949
  ret i1 %7, !dbg !13949
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10NO_EXECUTE17hd1127bdd33043c47E"(ptr align 8 %self) unnamed_addr #0 !dbg !13950 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13952, metadata !DIExpression()), !dbg !13954
  br i1 false, label %bb2, label %bb1, !dbg !13954

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13954, !noundef !19
  %_5 = icmp ne i64 %_6, 0, !dbg !13954
  %1 = zext i1 %_5 to i8, !dbg !13954
  store i8 %1, ptr %_2, align 1, !dbg !13954
  br label %bb3, !dbg !13954

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13954
  br label %bb3, !dbg !13954

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13954, !range !1562, !noundef !19
  %3 = trunc i8 %2 to i1, !dbg !13954
  br i1 %3, label %bb4, label %bb5, !dbg !13954

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13954, !noundef !19
  %_7 = and i64 %_8, -9223372036854775808, !dbg !13954
  %4 = icmp eq i64 %_7, -9223372036854775808, !dbg !13954
  %5 = zext i1 %4 to i8, !dbg !13954
  store i8 %5, ptr %0, align 1, !dbg !13954
  br label %bb6, !dbg !13954

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13954
  br label %bb6, !dbg !13954

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13955, !range !1562, !noundef !19
  %7 = trunc i8 %6 to i1, !dbg !13955
  ret i1 %7, !dbg !13955
}

; <x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableIndex$u20$as$u20$core..fmt..Debug$GT$3fmt17h14bb5ec10d3fd21fE"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13956 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13961, metadata !DIExpression()), !dbg !13963
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13962, metadata !DIExpression()), !dbg !13963
  store ptr %self, ptr %_6, align 8, !dbg !13964
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hee47b2ae583d8c1bE(ptr align 8 %f, ptr align 1 @alloc_51c708f532f8bd3b460099dd591760ff, i64 14, ptr align 1 %_6, ptr align 8 @vtable.n) #8, !dbg !13963
  ret i1 %0, !dbg !13965
}

; <x86_64::structures::paging::page_table::PageOffset as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..page_table..PageOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17hd5b78958cee6ec62E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13966 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13972, metadata !DIExpression()), !dbg !13974
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13973, metadata !DIExpression()), !dbg !13974
  store ptr %self, ptr %_6, align 8, !dbg !13975
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hee47b2ae583d8c1bE(ptr align 8 %f, ptr align 1 @alloc_a8ce44ce3845b24ba5dfeef8cfda2d65, i64 10, ptr align 1 %_6, ptr align 8 @vtable.n) #8, !dbg !13974
  ret i1 %0, !dbg !13976
}

; <x86_64::structures::paging::page_table::PageTableLevel as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h4ed2e4a13eb046a0E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13977 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13983, metadata !DIExpression()), !dbg !13985
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13984, metadata !DIExpression()), !dbg !13985
  %0 = load i8, ptr %self, align 1, !dbg !13985, !range !7814, !noundef !19
  %_4 = zext i8 %0 to i64, !dbg !13985
  switch i64 %_4, label %bb2 [
    i64 1, label %bb3
    i64 2, label %bb4
    i64 3, label %bb5
    i64 4, label %bb1
  ], !dbg !13985

bb2:                                              ; preds = %start
  unreachable, !dbg !13985

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13985
  store ptr @alloc_e813fda33c33e38665803c55f01a1a57, ptr %1, align 8, !dbg !13985
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13985
  store i64 3, ptr %2, align 8, !dbg !13985
  br label %bb6, !dbg !13986

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13985
  store ptr @alloc_da1d77dfe6c47b0702ad778dd22ebff8, ptr %3, align 8, !dbg !13985
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13985
  store i64 3, ptr %4, align 8, !dbg !13985
  br label %bb6, !dbg !13986

bb5:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13985
  store ptr @alloc_460442126579dd15a4cc4f66a722a171, ptr %5, align 8, !dbg !13985
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13985
  store i64 5, ptr %6, align 8, !dbg !13985
  br label %bb6, !dbg !13986

bb1:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13985
  store ptr @alloc_c80e08efdaead885d3a45381e5cd20f1, ptr %7, align 8, !dbg !13985
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13985
  store i64 4, ptr %8, align 8, !dbg !13985
  br label %bb6, !dbg !13986

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13985
  %10 = load ptr, ptr %9, align 8, !dbg !13985, !nonnull !19, !align !4493, !noundef !19
  %11 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13985
  %12 = load i64, ptr %11, align 8, !dbg !13985, !noundef !19
; call core::fmt::Formatter::write_str
  %13 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 %10, i64 %12) #8, !dbg !13985
  ret i1 %13, !dbg !13987
}

; <x86_64::structures::tss::TaskStateSegment as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..structures..tss..TaskStateSegment$u20$as$u20$core..fmt..Debug$GT$3fmt17h04f8ac2c8a01ba38E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13988 {
start:
  %values.dbg.spill = alloca { ptr, i64 }, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_27 = alloca i16, align 2
  %_26 = alloca ptr, align 8
  %_23 = alloca i16, align 2
  %_20 = alloca i64, align 8
  %_17 = alloca [7 x i64], align 8
  %_14 = alloca i64, align 8
  %_11 = alloca [3 x i64], align 8
  %_8 = alloca i32, align 4
  %_5 = alloca [7 x { ptr, ptr }], align 8
  %names.dbg.spill = alloca ptr, align 8
  store ptr @alloc_2b5f13e3e381e4ce480fe877b2654bbe, ptr %names.dbg.spill, align 8, !dbg !14013
  call void @llvm.dbg.declare(metadata ptr %names.dbg.spill, metadata !14007, metadata !DIExpression()), !dbg !14013
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !14013
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !14005, metadata !DIExpression()), !dbg !14014
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !14013
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !14006, metadata !DIExpression()), !dbg !14014
  %0 = load i32, ptr %self, align 4, !dbg !14015, !noundef !19
  store i32 %0, ptr %_8, align 4, !dbg !14015
  %1 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 1, !dbg !14016
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_11, ptr align 4 %1, i64 24, i1 false), !dbg !14016
  %2 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 2, !dbg !14017
  %3 = load i64, ptr %2, align 4, !dbg !14017, !noundef !19
  store i64 %3, ptr %_14, align 8, !dbg !14017
  %4 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 3, !dbg !14018
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_17, ptr align 4 %4, i64 56, i1 false), !dbg !14018
  %5 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 4, !dbg !14019
  %6 = load i64, ptr %5, align 4, !dbg !14019, !noundef !19
  store i64 %6, ptr %_20, align 8, !dbg !14019
  %7 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 5, !dbg !14020
  %8 = load i16, ptr %7, align 4, !dbg !14020, !noundef !19
  store i16 %8, ptr %_23, align 2, !dbg !14020
  %9 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 6, !dbg !14021
  %10 = load i16, ptr %9, align 2, !dbg !14021, !noundef !19
  store i16 %10, ptr %_27, align 2, !dbg !14021
  store ptr %_27, ptr %_26, align 8, !dbg !14021
  %11 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 0, !dbg !14013
  %12 = getelementptr inbounds { ptr, ptr }, ptr %11, i32 0, i32 0, !dbg !14013
  store ptr %_8, ptr %12, align 8, !dbg !14013
  %13 = getelementptr inbounds { ptr, ptr }, ptr %11, i32 0, i32 1, !dbg !14013
  store ptr @vtable.K, ptr %13, align 8, !dbg !14013
  %14 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 1, !dbg !14013
  %15 = getelementptr inbounds { ptr, ptr }, ptr %14, i32 0, i32 0, !dbg !14013
  store ptr %_11, ptr %15, align 8, !dbg !14013
  %16 = getelementptr inbounds { ptr, ptr }, ptr %14, i32 0, i32 1, !dbg !14013
  store ptr @vtable.L, ptr %16, align 8, !dbg !14013
  %17 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 2, !dbg !14013
  %18 = getelementptr inbounds { ptr, ptr }, ptr %17, i32 0, i32 0, !dbg !14013
  store ptr %_14, ptr %18, align 8, !dbg !14013
  %19 = getelementptr inbounds { ptr, ptr }, ptr %17, i32 0, i32 1, !dbg !14013
  store ptr @vtable.f, ptr %19, align 8, !dbg !14013
  %20 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 3, !dbg !14013
  %21 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 0, !dbg !14013
  store ptr %_17, ptr %21, align 8, !dbg !14013
  %22 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 1, !dbg !14013
  store ptr @vtable.M, ptr %22, align 8, !dbg !14013
  %23 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 4, !dbg !14013
  %24 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 0, !dbg !14013
  store ptr %_20, ptr %24, align 8, !dbg !14013
  %25 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 1, !dbg !14013
  store ptr @vtable.f, ptr %25, align 8, !dbg !14013
  %26 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 5, !dbg !14013
  %27 = getelementptr inbounds { ptr, ptr }, ptr %26, i32 0, i32 0, !dbg !14013
  store ptr %_23, ptr %27, align 8, !dbg !14013
  %28 = getelementptr inbounds { ptr, ptr }, ptr %26, i32 0, i32 1, !dbg !14013
  store ptr @vtable.b, ptr %28, align 8, !dbg !14013
  %29 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 6, !dbg !14013
  %30 = getelementptr inbounds { ptr, ptr }, ptr %29, i32 0, i32 0, !dbg !14013
  store ptr %_26, ptr %30, align 8, !dbg !14013
  %31 = getelementptr inbounds { ptr, ptr }, ptr %29, i32 0, i32 1, !dbg !14013
  store ptr @vtable.n, ptr %31, align 8, !dbg !14013
  %32 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 0, !dbg !14013
  store ptr %_5, ptr %32, align 8, !dbg !14013
  %33 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 1, !dbg !14013
  store i64 7, ptr %33, align 8, !dbg !14013
  call void @llvm.dbg.declare(metadata ptr %values.dbg.spill, metadata !14011, metadata !DIExpression()), !dbg !14022
; call core::fmt::Formatter::debug_struct_fields_finish
  %34 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_fields_finish17he167c2dc5c8b49dbE(ptr align 8 %f, ptr align 1 @alloc_e5e0822bae167f253a4cb2947d762ec0, i64 16, ptr align 8 @alloc_2b5f13e3e381e4ce480fe877b2654bbe, i64 7, ptr align 8 %_5, i64 7) #8, !dbg !14022
  ret i1 %34, !dbg !14023
}

; <x86_64::structures::DescriptorTablePointer as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..DescriptorTablePointer$u20$as$u20$core..fmt..Debug$GT$3fmt17h73900777d847240eE"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !14024 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_12 = alloca i64, align 8
  %_11 = alloca ptr, align 8
  %_7 = alloca i16, align 2
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !14031, metadata !DIExpression()), !dbg !14033
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !14032, metadata !DIExpression()), !dbg !14033
  %0 = load i16, ptr %self, align 2, !dbg !14034, !noundef !19
  store i16 %0, ptr %_7, align 2, !dbg !14034
  %1 = getelementptr inbounds %"structures::DescriptorTablePointer", ptr %self, i32 0, i32 1, !dbg !14035
  %2 = load i64, ptr %1, align 2, !dbg !14035, !noundef !19
  store i64 %2, ptr %_12, align 8, !dbg !14035
  store ptr %_12, ptr %_11, align 8, !dbg !14035
; call core::fmt::Formatter::debug_struct_field2_finish
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17hfb775bcb5230b168E(ptr align 8 %f, ptr align 1 @alloc_e935021b2c7ba681913f048554e1c5c1, i64 22, ptr align 1 @alloc_2024958bb37f15a1794a32079e00722f, i64 5, ptr align 1 %_7, ptr align 8 @vtable.b, ptr align 1 @alloc_bd79480061b020810849620981049cb4, i64 4, ptr align 1 %_11, ptr align 8 @vtable.3) #8, !dbg !14033
  ret i1 %3, !dbg !14036
}

; <x86_64::PrivilegeLevel as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN59_$LT$x86_64..PrivilegeLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ed552f8273dd0f9E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !14037 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !14043, metadata !DIExpression()), !dbg !14045
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !14044, metadata !DIExpression()), !dbg !14045
  %_4 = load i8, ptr %self, align 1, !dbg !14045, !range !3113, !noundef !19
  switch i8 %_4, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb1
  ], !dbg !14045

bb2:                                              ; preds = %start
  unreachable, !dbg !14045

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !14045
  store ptr @alloc_ed571738fca5c0da22b89e04bb9ebe9a, ptr %0, align 8, !dbg !14045
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !14045
  store i64 5, ptr %1, align 8, !dbg !14045
  br label %bb6, !dbg !14046

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !14045
  store ptr @alloc_1f0cb997af4f3e81a37f09e897bba0b3, ptr %2, align 8, !dbg !14045
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !14045
  store i64 5, ptr %3, align 8, !dbg !14045
  br label %bb6, !dbg !14046

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !14045
  store ptr @alloc_e85c31827ed554be766c198415c741b5, ptr %4, align 8, !dbg !14045
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !14045
  store i64 5, ptr %5, align 8, !dbg !14045
  br label %bb6, !dbg !14046

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !14045
  store ptr @alloc_2b7001d9e7e041cffc3e8ea213d6350c, ptr %6, align 8, !dbg !14045
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !14045
  store i64 5, ptr %7, align 8, !dbg !14045
  br label %bb6, !dbg !14046

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !14045
  %9 = load ptr, ptr %8, align 8, !dbg !14045, !nonnull !19, !align !4493, !noundef !19
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !14045
  %11 = load i64, ptr %10, align 8, !dbg !14045, !noundef !19
; call core::fmt::Formatter::write_str
  %12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8 %f, ptr align 1 %9, i64 %11) #8, !dbg !14045
  ret i1 %12, !dbg !14047
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare void @llvm.dbg.declare(metadata, metadata, metadata) #2

; <bool as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN43_$LT$bool$u20$as$u20$core..fmt..Display$GT$3fmt17hbbde68e9e68f64c8E"(ptr align 1, ptr align 8) unnamed_addr #1

; core::panicking::panic
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking5panic17ha8334ff47e234676E(ptr align 1, i64, ptr align 8) unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(none)
declare i1 @llvm.expect.i1(i1, i1) #4

; core::fmt::Formatter::debug_list
; Function Attrs: noredzone nounwind
declare void @_ZN4core3fmt9Formatter10debug_list17hc24d41d16039a92aE(ptr sret(%"core::fmt::builders::DebugList<'_, '_>"), ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugList::finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17hd78589456b37a68fE(ptr align 8) unnamed_addr #1

; core::fmt::num::imp::<impl core::fmt::Display for u16>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h97a59e5ad04b9a28E"(ptr align 2, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hd942c18cd27f55ccE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::LowerHex for u16>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u16$GT$3fmt17h5a0038ca223103fdE"(ptr align 2, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17hfbc2546c85867680E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_lower_hex
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h5963914f9d40c5c3E(ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_upper_hex
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17hb9f96613a8f3519bE(ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::UpperHex for u16>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u16$GT$3fmt17h45ef0ee65e7e73a1E"(ptr align 2, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17hcba59fc6d1fdd2feE"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17h45ef34116673d46cE"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::imp::<impl core::fmt::Display for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17h31783820a1b808a3E"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h4da77c41649bbbeaE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::imp::<impl core::fmt::Display for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17hd8d71846b5015edbE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugList::entry
; Function Attrs: noredzone nounwind
declare align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h944979d9b37b528cE(ptr align 8, ptr align 1, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h8b7be4750848ea74E"(ptr align 8, ptr align 8) unnamed_addr #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.uadd.with.overflow.i64(i64, i64) #2

; core::panicking::panic_fmt
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking9panic_fmt17hcc3c3e2c718b0327E(ptr, ptr align 8) unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i64 @llvm.ctpop.i64(i64) #2

; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: readwrite)
declare void @llvm.memcpy.p0.p0.i64(ptr noalias nocapture writeonly, ptr noalias nocapture readonly, i64, i1 immarg) #5

; core::panicking::panic_nounwind
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking14panic_nounwind17h99a5e7a516e71df0E(ptr align 1, i64) unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(inaccessiblemem: readwrite)
declare void @llvm.assume(i1 noundef) #6

; core::option::expect_failed
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core6option13expect_failed17hf44796ad4aba4042E(ptr align 1, i64, ptr align 8) unnamed_addr #3

; core::result::unwrap_failed
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core6result13unwrap_failed17hae87f2efcf94ec4cE(ptr align 1, i64, ptr align 1, ptr align 8, ptr align 8) unnamed_addr #3

; core::fmt::Formatter::debug_tuple
; Function Attrs: noredzone nounwind
declare void @_ZN4core3fmt9Formatter11debug_tuple17h0c2891e4ced4a898E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>"), ptr align 8, ptr align 1, i64) unnamed_addr #1

; <core::fmt::Arguments as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN57_$LT$core..fmt..Arguments$u20$as$u20$core..fmt..Debug$GT$3fmt17h0b4353de6ca9717eE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugTuple::field
; Function Attrs: noredzone nounwind
declare align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17hc075728ce50a277cE(ptr align 8, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugTuple::finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h91331aa4deeeb5c8E(ptr align 8) unnamed_addr #1

; <core::option::Option<T> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
declare { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17haa7c0ed1e07b5c1dE"(i64, i64) unnamed_addr #0

; <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
; Function Attrs: inlinehint noredzone nounwind
declare { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h64e8ecc0e7ce1f0eE"() unnamed_addr #0

; core::result::Result<T,E>::ok
; Function Attrs: inlinehint noredzone nounwind
declare { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17hfdb11cff93046f81E"(i64, i64) unnamed_addr #0

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i8, i1 } @llvm.umul.with.overflow.i8(i8, i8) #2

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i8, i1 } @llvm.uadd.with.overflow.i8(i8, i8) #2

; core::fmt::Formatter::debug_struct
; Function Attrs: noredzone nounwind
declare void @_ZN4core3fmt9Formatter12debug_struct17h47f70bb519b0f8d7E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>"), ptr align 8, ptr align 1, i64) unnamed_addr #1

; core::fmt::builders::DebugStruct::field
; Function Attrs: noredzone nounwind
declare align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h0af38efc8b97226cE(ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugStruct::finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h0aaa7eb44837eb54E(ptr align 8) unnamed_addr #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.umul.with.overflow.i64(i64, i64) #2

; core::fmt::Formatter::write_fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17h07bff8451d2c096fE(ptr align 8, ptr) unnamed_addr #1

; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: write)
declare void @llvm.memset.p0.i64(ptr nocapture writeonly, i8, i64, i1 immarg) #7

; core::panicking::panic_bounds_check
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking18panic_bounds_check17hfc0bdb80f7cb0255E(i64, i64, ptr align 8) unnamed_addr #3

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h64ceb4bf78194772E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_tuple_field1_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hee47b2ae583d8c1bE(ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::write_str
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter9write_str17h9186aeae33837220E(ptr align 8, ptr align 1, i64) unnamed_addr #1

; core::fmt::Formatter::debug_tuple_field2_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field2_finish17h8b6c906ca03066d1E(ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_struct_field2_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17hfb775bcb5230b168E(ptr align 8, ptr align 1, i64, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf6b111093759768cE"(ptr align 8, ptr align 8) unnamed_addr #1

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
declare zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17he4ccd99e1081a13fE"(i1 zeroext) unnamed_addr #0

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
declare zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h21320ad9d3e0e83fE"(ptr align 8) unnamed_addr #0

; core::fmt::num::<impl core::fmt::Binary for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h5f0c4b4d1421fd03E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::Octal for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hf60dbb16d29a8181E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_struct_field1_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17hb5171c9fdc372f87E(ptr align 8, ptr align 1, i64, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2641041178920c58E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::Binary for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u32$GT$3fmt17h1aec5c0919d00a53E"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::Octal for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u32$GT$3fmt17h1e1aaa0c95747798E"(ptr align 4, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h31c423ec92e90dbeE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_struct_fields_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_fields_finish17he167c2dc5c8b49dbE(ptr align 8, ptr align 1, i64, ptr align 8, i64, ptr align 8, i64) unnamed_addr #1

; core::fmt::Formatter::debug_struct_field3_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field3_finish17h443d59eeb1cd76e3E(ptr align 8, ptr align 1, i64, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

attributes #0 = { inlinehint noredzone nounwind "target-cpu"="generic" "target-features"="-mmx,-sse,+soft-float" }
attributes #1 = { noredzone nounwind "target-cpu"="generic" "target-features"="-mmx,-sse,+soft-float" }
attributes #2 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #3 = { cold noinline noredzone noreturn nounwind "target-cpu"="generic" "target-features"="-mmx,-sse,+soft-float" }
attributes #4 = { nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nocallback nofree nounwind willreturn memory(argmem: readwrite) }
attributes #6 = { nocallback nofree nosync nounwind willreturn memory(inaccessiblemem: readwrite) }
attributes #7 = { nocallback nofree nounwind willreturn memory(argmem: write) }
attributes #8 = { nounwind }
attributes #9 = { noreturn nounwind }
attributes #10 = { memory(inaccessiblemem: readwrite) }

!llvm.module.flags = !{!771, !772, !773}
!llvm.dbg.cu = !{!774}

!0 = !DIGlobalVariableExpression(var: !1, expr: !DIExpression())
!1 = distinct !DIGlobalVariable(name: "<&x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !3, isLocal: true, isDefinition: true)
!2 = !DIFile(filename: "<unknown>", directory: "")
!3 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !4, vtableHolder: !12, templateParams: !19, identifier: "c45d2ca0ec079452b2a229670fb992f5")
!4 = !{!5, !8, !10, !11}
!5 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !3, file: !2, baseType: !6, size: 64, align: 64)
!6 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const ()", baseType: !7, size: 64, align: 64, dwarfAddressSpace: 0)
!7 = !DIBasicType(name: "()", encoding: DW_ATE_unsigned)
!8 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !3, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!9 = !DIBasicType(name: "usize", size: 64, encoding: DW_ATE_unsigned)
!10 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !3, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!11 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !3, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!12 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::VirtAddr", baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!13 = !DICompositeType(tag: DW_TAG_structure_type, name: "VirtAddr", scope: !14, file: !2, size: 64, align: 64, elements: !16, templateParams: !19, identifier: "5a28dcf4f354050c3ac7a5b07bf235ac")
!14 = !DINamespace(name: "addr", scope: !15)
!15 = !DINamespace(name: "x86_64", scope: null)
!16 = !{!17}
!17 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !13, file: !2, baseType: !18, size: 64, align: 64)
!18 = !DIBasicType(name: "u64", size: 64, encoding: DW_ATE_unsigned)
!19 = !{}
!20 = !DIGlobalVariableExpression(var: !21, expr: !DIExpression())
!21 = distinct !DIGlobalVariable(name: "<&u64 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !22, isLocal: true, isDefinition: true)
!22 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&u64 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !23, vtableHolder: !28, templateParams: !19, identifier: "bf750079e417872ca71f9aed0159cc28")
!23 = !{!24, !25, !26, !27}
!24 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !22, file: !2, baseType: !6, size: 64, align: 64)
!25 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !22, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!26 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !22, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!27 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !22, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!28 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&u64", baseType: !18, size: 64, align: 64, dwarfAddressSpace: 0)
!29 = !DIGlobalVariableExpression(var: !30, expr: !DIExpression())
!30 = distinct !DIGlobalVariable(name: "<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !31, isLocal: true, isDefinition: true)
!31 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !32, vtableHolder: !37, templateParams: !19, identifier: "1e830fe9657cb6ae9ad5cf541dcac562")
!32 = !{!33, !34, !35, !36}
!33 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !31, file: !2, baseType: !6, size: 64, align: 64)
!34 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !31, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!35 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !31, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!36 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !31, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!37 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !38, size: 64, align: 64, dwarfAddressSpace: 0)
!38 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", scope: !39, file: !2, size: 128, align: 32, elements: !41, templateParams: !72, identifier: "d5fea4160813ba31987dfd76a0f5ac5")
!39 = !DINamespace(name: "idt", scope: !40)
!40 = !DINamespace(name: "structures", scope: !15)
!41 = !{!42, !44, !45, !49, !50, !52, !53}
!42 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !38, file: !2, baseType: !43, size: 16, align: 16)
!43 = !DIBasicType(name: "u16", size: 16, encoding: DW_ATE_unsigned)
!44 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !38, file: !2, baseType: !43, size: 16, align: 16, offset: 16)
!45 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !38, file: !2, baseType: !46, size: 16, align: 16, offset: 32)
!46 = !DICompositeType(tag: DW_TAG_structure_type, name: "EntryOptions", scope: !39, file: !2, size: 16, align: 16, elements: !47, templateParams: !19, identifier: "1ee6632dc0c3107f76fcb732d91d1d2e")
!47 = !{!48}
!48 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !46, file: !2, baseType: !43, size: 16, align: 16)
!49 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !38, file: !2, baseType: !43, size: 16, align: 16, offset: 48)
!50 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !38, file: !2, baseType: !51, size: 32, align: 32, offset: 64)
!51 = !DIBasicType(name: "u32", size: 32, encoding: DW_ATE_unsigned)
!52 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !38, file: !2, baseType: !51, size: 32, align: 32, offset: 96)
!53 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !38, file: !2, baseType: !54, align: 8, offset: 128)
!54 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", scope: !55, file: !2, align: 8, elements: !19, templateParams: !57, identifier: "a75d9e8a47842130b2b10ed1f6162e53")
!55 = !DINamespace(name: "marker", scope: !56)
!56 = !DINamespace(name: "core", scope: null)
!57 = !{!58}
!58 = !DITemplateTypeParameter(name: "T", type: !59)
!59 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)", baseType: !60, size: 64, align: 64, dwarfAddressSpace: 0)
!60 = !DISubroutineType(types: !61)
!61 = !{null, !62}
!62 = !DICompositeType(tag: DW_TAG_structure_type, name: "InterruptStackFrame", scope: !39, file: !2, size: 320, align: 64, elements: !63, templateParams: !19, identifier: "d25abcef9ab6d40718b7e5d1cb73cf58")
!63 = !{!64}
!64 = !DIDerivedType(tag: DW_TAG_member, name: "value", scope: !62, file: !2, baseType: !65, size: 320, align: 64)
!65 = !DICompositeType(tag: DW_TAG_structure_type, name: "InterruptStackFrameValue", scope: !39, file: !2, size: 320, align: 64, elements: !66, templateParams: !19, identifier: "2db2d33d7939a4b8668e00888dbcbe0")
!66 = !{!67, !68, !69, !70, !71}
!67 = !DIDerivedType(tag: DW_TAG_member, name: "instruction_pointer", scope: !65, file: !2, baseType: !13, size: 64, align: 64)
!68 = !DIDerivedType(tag: DW_TAG_member, name: "code_segment", scope: !65, file: !2, baseType: !18, size: 64, align: 64, offset: 64)
!69 = !DIDerivedType(tag: DW_TAG_member, name: "cpu_flags", scope: !65, file: !2, baseType: !18, size: 64, align: 64, offset: 128)
!70 = !DIDerivedType(tag: DW_TAG_member, name: "stack_pointer", scope: !65, file: !2, baseType: !13, size: 64, align: 64, offset: 192)
!71 = !DIDerivedType(tag: DW_TAG_member, name: "stack_segment", scope: !65, file: !2, baseType: !18, size: 64, align: 64, offset: 256)
!72 = !{!73}
!73 = !DITemplateTypeParameter(name: "F", type: !59)
!74 = !DIGlobalVariableExpression(var: !75, expr: !DIExpression())
!75 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !76, isLocal: true, isDefinition: true)
!76 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !77, vtableHolder: !82, templateParams: !19, identifier: "7a787f29a7bf44a8354fb11c17eb15e1")
!77 = !{!78, !79, !80, !81}
!78 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !76, file: !2, baseType: !6, size: 64, align: 64)
!79 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !76, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!80 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !76, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!81 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !76, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!82 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableEntry", baseType: !83, size: 64, align: 64, dwarfAddressSpace: 0)
!83 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableEntry", scope: !84, file: !2, size: 64, align: 64, elements: !86, templateParams: !19, identifier: "d7632d25b53a5c44c32a1f11b048b044")
!84 = !DINamespace(name: "page_table", scope: !85)
!85 = !DINamespace(name: "paging", scope: !40)
!86 = !{!87}
!87 = !DIDerivedType(tag: DW_TAG_member, name: "entry", scope: !83, file: !2, baseType: !18, size: 64, align: 64)
!88 = !DIGlobalVariableExpression(var: !89, expr: !DIExpression())
!89 = distinct !DIGlobalVariable(name: "<x86_64::addr::VirtAddrNotValid as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !90, isLocal: true, isDefinition: true)
!90 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::addr::VirtAddrNotValid as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !91, vtableHolder: !96, templateParams: !19, identifier: "980714cfd0123642341c8f0b15dd88ff")
!91 = !{!92, !93, !94, !95}
!92 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !90, file: !2, baseType: !6, size: 64, align: 64)
!93 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !90, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!94 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !90, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!95 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !90, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!96 = !DICompositeType(tag: DW_TAG_structure_type, name: "VirtAddrNotValid", scope: !14, file: !2, size: 64, align: 64, elements: !97, templateParams: !19, identifier: "96a755735ab8acef8c00c53d17d363bf")
!97 = !{!98}
!98 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !96, file: !2, baseType: !18, size: 64, align: 64)
!99 = !DIGlobalVariableExpression(var: !100, expr: !DIExpression())
!100 = distinct !DIGlobalVariable(name: "<core::fmt::Arguments as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !101, isLocal: true, isDefinition: true)
!101 = !DICompositeType(tag: DW_TAG_structure_type, name: "<core::fmt::Arguments as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !102, vtableHolder: !107, templateParams: !19, identifier: "7ef979b9735fb7f053a8a49662f2d144")
!102 = !{!103, !104, !105, !106}
!103 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !101, file: !2, baseType: !6, size: 64, align: 64)
!104 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !101, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!105 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !101, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!106 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !101, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!107 = !DICompositeType(tag: DW_TAG_structure_type, name: "Arguments", scope: !108, file: !2, size: 384, align: 64, elements: !109, templateParams: !19, identifier: "3fe42376b1215e3c513455baf65e326c")
!108 = !DINamespace(name: "fmt", scope: !56)
!109 = !{!110, !122, !173}
!110 = !DIDerivedType(tag: DW_TAG_member, name: "pieces", scope: !107, file: !2, baseType: !111, size: 128, align: 64, offset: 128)
!111 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[&str]", file: !2, size: 128, align: 64, elements: !112, templateParams: !19, identifier: "d76b83877ddcb5cca61caf6bdca727ac")
!112 = !{!113, !121}
!113 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !111, file: !2, baseType: !114, size: 64, align: 64)
!114 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !115, size: 64, align: 64, dwarfAddressSpace: 0)
!115 = !DICompositeType(tag: DW_TAG_structure_type, name: "&str", file: !2, size: 128, align: 64, elements: !116, templateParams: !19, identifier: "857c99401054bcaa39f98e6e0c6d74b")
!116 = !{!117, !120}
!117 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !115, file: !2, baseType: !118, size: 64, align: 64)
!118 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !119, size: 64, align: 64, dwarfAddressSpace: 0)
!119 = !DIBasicType(name: "u8", size: 8, encoding: DW_ATE_unsigned)
!120 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !115, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!121 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !111, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!122 = !DIDerivedType(tag: DW_TAG_member, name: "fmt", scope: !107, file: !2, baseType: !123, size: 128, align: 64)
!123 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&[core::fmt::rt::Placeholder]>", scope: !124, file: !2, size: 128, align: 64, elements: !125, templateParams: !19, identifier: "df5933aa3c6a9722742184851af5033a")
!124 = !DINamespace(name: "option", scope: !56)
!125 = !{!126}
!126 = !DICompositeType(tag: DW_TAG_variant_part, scope: !123, file: !2, size: 128, align: 64, elements: !127, templateParams: !19, identifier: "1646963b667c96d9a442c2d3b1073220", discriminator: !172)
!127 = !{!128, !168}
!128 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !126, file: !2, baseType: !129, size: 128, align: 64, extraData: i64 0)
!129 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !123, file: !2, size: 128, align: 64, elements: !19, templateParams: !130, identifier: "97766f76e39853db3159b250c9d78db0")
!130 = !{!131}
!131 = !DITemplateTypeParameter(name: "T", type: !132)
!132 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[core::fmt::rt::Placeholder]", file: !2, size: 128, align: 64, elements: !133, templateParams: !19, identifier: "ccd3fb5103664797cd5b567c3f0fd7e9")
!133 = !{!134, !167}
!134 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !132, file: !2, baseType: !135, size: 64, align: 64)
!135 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !136, size: 64, align: 64, dwarfAddressSpace: 0)
!136 = !DICompositeType(tag: DW_TAG_structure_type, name: "Placeholder", scope: !137, file: !2, size: 448, align: 64, elements: !138, templateParams: !19, identifier: "c260d6150bb5bc8c142c245d8170b89c")
!137 = !DINamespace(name: "rt", scope: !108)
!138 = !{!139, !140, !142, !149, !150, !166}
!139 = !DIDerivedType(tag: DW_TAG_member, name: "position", scope: !136, file: !2, baseType: !9, size: 64, align: 64, offset: 256)
!140 = !DIDerivedType(tag: DW_TAG_member, name: "fill", scope: !136, file: !2, baseType: !141, size: 32, align: 32, offset: 352)
!141 = !DIBasicType(name: "char", size: 32, encoding: DW_ATE_UTF)
!142 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !136, file: !2, baseType: !143, size: 8, align: 8, offset: 384)
!143 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "Alignment", scope: !137, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !144)
!144 = !{!145, !146, !147, !148}
!145 = !DIEnumerator(name: "Left", value: 0, isUnsigned: true)
!146 = !DIEnumerator(name: "Right", value: 1, isUnsigned: true)
!147 = !DIEnumerator(name: "Center", value: 2, isUnsigned: true)
!148 = !DIEnumerator(name: "Unknown", value: 3, isUnsigned: true)
!149 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !136, file: !2, baseType: !51, size: 32, align: 32, offset: 320)
!150 = !DIDerivedType(tag: DW_TAG_member, name: "precision", scope: !136, file: !2, baseType: !151, size: 128, align: 64)
!151 = !DICompositeType(tag: DW_TAG_structure_type, name: "Count", scope: !137, file: !2, size: 128, align: 64, elements: !152, templateParams: !19, identifier: "b949088d80ce83b320d7a7cb28de90d")
!152 = !{!153}
!153 = !DICompositeType(tag: DW_TAG_variant_part, scope: !151, file: !2, size: 128, align: 64, elements: !154, templateParams: !19, identifier: "f47c4848087d9b8effa8dd614cb9155f", discriminator: !165)
!154 = !{!155, !159, !163}
!155 = !DIDerivedType(tag: DW_TAG_member, name: "Is", scope: !153, file: !2, baseType: !156, size: 128, align: 64, extraData: i64 0)
!156 = !DICompositeType(tag: DW_TAG_structure_type, name: "Is", scope: !151, file: !2, size: 128, align: 64, elements: !157, templateParams: !19, identifier: "e05070f661b792797efd4a004b55064e")
!157 = !{!158}
!158 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !156, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!159 = !DIDerivedType(tag: DW_TAG_member, name: "Param", scope: !153, file: !2, baseType: !160, size: 128, align: 64, extraData: i64 1)
!160 = !DICompositeType(tag: DW_TAG_structure_type, name: "Param", scope: !151, file: !2, size: 128, align: 64, elements: !161, templateParams: !19, identifier: "9f51e9afc132ad1f315ce258130e8a4")
!161 = !{!162}
!162 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !160, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!163 = !DIDerivedType(tag: DW_TAG_member, name: "Implied", scope: !153, file: !2, baseType: !164, size: 128, align: 64, extraData: i64 2)
!164 = !DICompositeType(tag: DW_TAG_structure_type, name: "Implied", scope: !151, file: !2, size: 128, align: 64, elements: !19, identifier: "ada4c6a7bf59be7476587d993c5cac36")
!165 = !DIDerivedType(tag: DW_TAG_member, scope: !151, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!166 = !DIDerivedType(tag: DW_TAG_member, name: "width", scope: !136, file: !2, baseType: !151, size: 128, align: 64, offset: 128)
!167 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !132, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!168 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !126, file: !2, baseType: !169, size: 128, align: 64)
!169 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !123, file: !2, size: 128, align: 64, elements: !170, templateParams: !130, identifier: "10a9ef3e4ebadceee41170cc5ddfec96")
!170 = !{!171}
!171 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !169, file: !2, baseType: !132, size: 128, align: 64)
!172 = !DIDerivedType(tag: DW_TAG_member, scope: !123, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!173 = !DIDerivedType(tag: DW_TAG_member, name: "args", scope: !107, file: !2, baseType: !174, size: 128, align: 64, offset: 256)
!174 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[core::fmt::rt::Argument]", file: !2, size: 128, align: 64, elements: !175, templateParams: !19, identifier: "b7d08e53003fad3855fb5c1b5ddc2cc6")
!175 = !{!176, !238}
!176 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !174, file: !2, baseType: !177, size: 64, align: 64)
!177 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !178, size: 64, align: 64, dwarfAddressSpace: 0)
!178 = !DICompositeType(tag: DW_TAG_structure_type, name: "Argument", scope: !137, file: !2, size: 128, align: 64, elements: !179, templateParams: !19, identifier: "b2e8380e554a80515b7493dbea0eb626")
!179 = !{!180, !184}
!180 = !DIDerivedType(tag: DW_TAG_member, name: "value", scope: !178, file: !2, baseType: !181, size: 64, align: 64)
!181 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::fmt::rt::{extern#0}::Opaque", baseType: !182, size: 64, align: 64, dwarfAddressSpace: 0)
!182 = !DICompositeType(tag: DW_TAG_structure_type, name: "Opaque", scope: !183, file: !2, align: 8, elements: !19, identifier: "4f858257f67fe311ee5b9d89fb7a346")
!183 = !DINamespace(name: "{extern#0}", scope: !137)
!184 = !DIDerivedType(tag: DW_TAG_member, name: "formatter", scope: !178, file: !2, baseType: !185, size: 64, align: 64, offset: 64)
!185 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "fn(&core::fmt::rt::{extern#0}::Opaque, &mut core::fmt::Formatter) -> core::result::Result<(), core::fmt::Error>", baseType: !186, size: 64, align: 64, dwarfAddressSpace: 0)
!186 = !DISubroutineType(types: !187)
!187 = !{!188, !181, !206}
!188 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(), core::fmt::Error>", scope: !189, file: !2, size: 8, align: 8, elements: !190, templateParams: !19, identifier: "2fd86163cab7c59d321f813815445f61")
!189 = !DINamespace(name: "result", scope: !56)
!190 = !{!191}
!191 = !DICompositeType(tag: DW_TAG_variant_part, scope: !188, file: !2, size: 8, align: 8, elements: !192, templateParams: !19, identifier: "54f01c7802f052a075c25065a54e3108", discriminator: !205)
!192 = !{!193, !201}
!193 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !191, file: !2, baseType: !194, size: 8, align: 8, extraData: i64 0)
!194 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !188, file: !2, size: 8, align: 8, elements: !195, templateParams: !197, identifier: "199ca63b65771145c1ecaa36e0c45446")
!195 = !{!196}
!196 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !194, file: !2, baseType: !7, align: 8, offset: 8)
!197 = !{!198, !199}
!198 = !DITemplateTypeParameter(name: "T", type: !7)
!199 = !DITemplateTypeParameter(name: "E", type: !200)
!200 = !DICompositeType(tag: DW_TAG_structure_type, name: "Error", scope: !108, file: !2, align: 8, elements: !19, identifier: "e8cc4da9d962b0d25409a133a5d42c")
!201 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !191, file: !2, baseType: !202, size: 8, align: 8, extraData: i64 1)
!202 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !188, file: !2, size: 8, align: 8, elements: !203, templateParams: !197, identifier: "42ce6621199a4384f72edb2ce280fbba")
!203 = !{!204}
!204 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !202, file: !2, baseType: !200, align: 8, offset: 8)
!205 = !DIDerivedType(tag: DW_TAG_member, scope: !188, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!206 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::fmt::Formatter", baseType: !207, size: 64, align: 64, dwarfAddressSpace: 0)
!207 = !DICompositeType(tag: DW_TAG_structure_type, name: "Formatter", scope: !108, file: !2, size: 512, align: 64, elements: !208, templateParams: !19, identifier: "ba1c66510e28e89fe66e924337088184")
!208 = !{!209, !210, !211, !212, !226, !227}
!209 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !207, file: !2, baseType: !51, size: 32, align: 32, offset: 384)
!210 = !DIDerivedType(tag: DW_TAG_member, name: "fill", scope: !207, file: !2, baseType: !141, size: 32, align: 32, offset: 416)
!211 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !207, file: !2, baseType: !143, size: 8, align: 8, offset: 448)
!212 = !DIDerivedType(tag: DW_TAG_member, name: "width", scope: !207, file: !2, baseType: !213, size: 128, align: 64, offset: 128)
!213 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<usize>", scope: !124, file: !2, size: 128, align: 64, elements: !214, templateParams: !19, identifier: "7182c598151f2d841d4f46050c57b41c")
!214 = !{!215}
!215 = !DICompositeType(tag: DW_TAG_variant_part, scope: !213, file: !2, size: 128, align: 64, elements: !216, templateParams: !19, identifier: "cbec1a373e2f23dd816907c50c746fd0", discriminator: !225)
!216 = !{!217, !221}
!217 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !215, file: !2, baseType: !218, size: 128, align: 64, extraData: i64 0)
!218 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !213, file: !2, size: 128, align: 64, elements: !19, templateParams: !219, identifier: "656d115187d98681854f3179cd6091aa")
!219 = !{!220}
!220 = !DITemplateTypeParameter(name: "T", type: !9)
!221 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !215, file: !2, baseType: !222, size: 128, align: 64, extraData: i64 1)
!222 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !213, file: !2, size: 128, align: 64, elements: !223, templateParams: !219, identifier: "8a80ba7685ed458a9d770fc472f6a3ea")
!223 = !{!224}
!224 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !222, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!225 = !DIDerivedType(tag: DW_TAG_member, scope: !213, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!226 = !DIDerivedType(tag: DW_TAG_member, name: "precision", scope: !207, file: !2, baseType: !213, size: 128, align: 64, offset: 256)
!227 = !DIDerivedType(tag: DW_TAG_member, name: "buf", scope: !207, file: !2, baseType: !228, size: 128, align: 64)
!228 = !DICompositeType(tag: DW_TAG_structure_type, name: "&mut dyn core::fmt::Write", file: !2, size: 128, align: 64, elements: !229, templateParams: !19, identifier: "5db60ab68e9a33842ed84c98957b092f")
!229 = !{!230, !233}
!230 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !228, file: !2, baseType: !231, size: 64, align: 64)
!231 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !232, size: 64, align: 64, dwarfAddressSpace: 0)
!232 = !DICompositeType(tag: DW_TAG_structure_type, name: "dyn core::fmt::Write", file: !2, align: 8, elements: !19, identifier: "2bf51e8df80b66cd32f422ed18b7c106")
!233 = !DIDerivedType(tag: DW_TAG_member, name: "vtable", scope: !228, file: !2, baseType: !234, size: 64, align: 64, offset: 64)
!234 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[usize; 3]", baseType: !235, size: 64, align: 64, dwarfAddressSpace: 0)
!235 = !DICompositeType(tag: DW_TAG_array_type, baseType: !9, size: 192, align: 64, elements: !236)
!236 = !{!237}
!237 = !DISubrange(count: 3, lowerBound: 0)
!238 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !174, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!239 = !DIGlobalVariableExpression(var: !240, expr: !DIExpression())
!240 = distinct !DIGlobalVariable(name: "<u16 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !241, isLocal: true, isDefinition: true)
!241 = !DICompositeType(tag: DW_TAG_structure_type, name: "<u16 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !242, vtableHolder: !43, templateParams: !19, identifier: "82c7df88093f19247c405dc10464ec0b")
!242 = !{!243, !244, !245, !246}
!243 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !241, file: !2, baseType: !6, size: 64, align: 64)
!244 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !241, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!245 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !241, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!246 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !241, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!247 = !DIGlobalVariableExpression(var: !248, expr: !DIExpression())
!248 = distinct !DIGlobalVariable(name: "<x86_64::PrivilegeLevel as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !249, isLocal: true, isDefinition: true)
!249 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::PrivilegeLevel as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !250, vtableHolder: !255, templateParams: !19, identifier: "94e742cb0d2dd84490bcf4553a5eda3")
!250 = !{!251, !252, !253, !254}
!251 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !249, file: !2, baseType: !6, size: 64, align: 64)
!252 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !249, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!253 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !249, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!254 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !249, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!255 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PrivilegeLevel", scope: !15, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !256)
!256 = !{!257, !258, !259, !260}
!257 = !DIEnumerator(name: "Ring0", value: 0, isUnsigned: true)
!258 = !DIEnumerator(name: "Ring1", value: 1, isUnsigned: true)
!259 = !DIEnumerator(name: "Ring2", value: 2, isUnsigned: true)
!260 = !DIEnumerator(name: "Ring3", value: 3, isUnsigned: true)
!261 = !DIGlobalVariableExpression(var: !262, expr: !DIExpression())
!262 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::EntryOptions as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !263, isLocal: true, isDefinition: true)
!263 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::EntryOptions as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !264, vtableHolder: !46, templateParams: !19, identifier: "55afa1fffbc41428c4d82f3e977134b6")
!264 = !{!265, !266, !267, !268}
!265 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !263, file: !2, baseType: !6, size: 64, align: 64)
!266 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !263, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!267 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !263, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!268 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !263, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!269 = !DIGlobalVariableExpression(var: !270, expr: !DIExpression())
!270 = distinct !DIGlobalVariable(name: "<x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !271, isLocal: true, isDefinition: true)
!271 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !272, vtableHolder: !13, templateParams: !19, identifier: "d7482c6681de4274b7c31d128f55235f")
!272 = !{!273, !274, !275, !276}
!273 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !271, file: !2, baseType: !6, size: 64, align: 64)
!274 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !271, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!275 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !271, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!276 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !271, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!277 = !DIGlobalVariableExpression(var: !278, expr: !DIExpression())
!278 = distinct !DIGlobalVariable(name: "<u64 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !279, isLocal: true, isDefinition: true)
!279 = !DICompositeType(tag: DW_TAG_structure_type, name: "<u64 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !280, vtableHolder: !18, templateParams: !19, identifier: "d94ad0b8aa36c594adcb6a1d7842575c")
!280 = !{!281, !282, !283, !284}
!281 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !279, file: !2, baseType: !6, size: 64, align: 64)
!282 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !279, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!283 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !279, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!284 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !279, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!285 = !DIGlobalVariableExpression(var: !286, expr: !DIExpression())
!286 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::{impl#11}::fmt::Hex as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !287, isLocal: true, isDefinition: true)
!287 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::{impl#11}::fmt::Hex as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !288, vtableHolder: !293, templateParams: !19, identifier: "9c8ac15a3697310ffa69937bbb7b7946")
!288 = !{!289, !290, !291, !292}
!289 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !287, file: !2, baseType: !6, size: 64, align: 64)
!290 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !287, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!291 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !287, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!292 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !287, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!293 = !DICompositeType(tag: DW_TAG_structure_type, name: "Hex", scope: !294, file: !2, size: 64, align: 64, elements: !296, templateParams: !19, identifier: "7bb2f576cfe1c1f7a7d5e32e1313ffb")
!294 = !DINamespace(name: "fmt", scope: !295)
!295 = !DINamespace(name: "{impl#11}", scope: !39)
!296 = !{!297}
!297 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !293, file: !2, baseType: !18, size: 64, align: 64)
!298 = !DIGlobalVariableExpression(var: !299, expr: !DIExpression())
!299 = distinct !DIGlobalVariable(name: "<bool as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !300, isLocal: true, isDefinition: true)
!300 = !DICompositeType(tag: DW_TAG_structure_type, name: "<bool as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !301, vtableHolder: !306, templateParams: !19, identifier: "5cd6cbc0564cf2939460f02570f611bd")
!301 = !{!302, !303, !304, !305}
!302 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !300, file: !2, baseType: !6, size: 64, align: 64)
!303 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !300, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!304 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !300, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!305 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !300, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!306 = !DIBasicType(name: "bool", size: 8, encoding: DW_ATE_boolean)
!307 = !DIGlobalVariableExpression(var: !308, expr: !DIExpression())
!308 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::DescriptorTable as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !309, isLocal: true, isDefinition: true)
!309 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::DescriptorTable as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !310, vtableHolder: !315, templateParams: !19, identifier: "40074529328a24541f20b1b3378fc0e0")
!310 = !{!311, !312, !313, !314}
!311 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !309, file: !2, baseType: !6, size: 64, align: 64)
!312 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !309, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!313 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !309, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!314 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !309, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!315 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "DescriptorTable", scope: !39, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !316)
!316 = !{!317, !318, !319}
!317 = !DIEnumerator(name: "Gdt", value: 0, isUnsigned: true)
!318 = !DIEnumerator(name: "Idt", value: 1, isUnsigned: true)
!319 = !DIEnumerator(name: "Ldt", value: 2, isUnsigned: true)
!320 = !DIGlobalVariableExpression(var: !321, expr: !DIExpression())
!321 = distinct !DIGlobalVariable(name: "_ASSERT_OBJECT_SAFE", linkageName: "_ZN6x86_6410structures6paging6mapper19_ASSERT_OBJECT_SAFE17hdb6b43ec9cd3e39eE", scope: !322, file: !323, line: 486, type: !324, isLocal: true, isDefinition: true, align: 64)
!322 = !DINamespace(name: "mapper", scope: !85)
!323 = !DIFile(filename: "src/structures/paging/mapper/mod.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "0dd5f33c2cee14124470d88449502bc1")
!324 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&(dyn x86_64::structures::paging::mapper::Translate + core::marker::Sync)>", scope: !124, file: !2, size: 128, align: 64, elements: !325, templateParams: !19, identifier: "4484e7d2c8fbe6e734fddb400eb69e4d")
!325 = !{!326}
!326 = !DICompositeType(tag: DW_TAG_variant_part, scope: !324, file: !2, size: 128, align: 64, elements: !327, templateParams: !19, identifier: "c68eec0f0416844b3c50e67d6e74ad", discriminator: !342)
!327 = !{!328, !338}
!328 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !326, file: !2, baseType: !329, size: 128, align: 64, extraData: i64 0)
!329 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !324, file: !2, size: 128, align: 64, elements: !19, templateParams: !330, identifier: "cb810aed1716de56b1ce10a67c4244e0")
!330 = !{!331}
!331 = !DITemplateTypeParameter(name: "T", type: !332)
!332 = !DICompositeType(tag: DW_TAG_structure_type, name: "&(dyn x86_64::structures::paging::mapper::Translate + core::marker::Sync)", file: !2, size: 128, align: 64, elements: !333, templateParams: !19, identifier: "13e8041ef7b86db7f6fd00f6f42819f7")
!333 = !{!334, !337}
!334 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !332, file: !2, baseType: !335, size: 64, align: 64)
!335 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !336, size: 64, align: 64, dwarfAddressSpace: 0)
!336 = !DICompositeType(tag: DW_TAG_structure_type, name: "(dyn x86_64::structures::paging::mapper::Translate + core::marker::Sync)", file: !2, align: 8, elements: !19, identifier: "c63820d5ffc29a848519467b0e708bf7")
!337 = !DIDerivedType(tag: DW_TAG_member, name: "vtable", scope: !332, file: !2, baseType: !234, size: 64, align: 64, offset: 64)
!338 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !326, file: !2, baseType: !339, size: 128, align: 64)
!339 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !324, file: !2, size: 128, align: 64, elements: !340, templateParams: !330, identifier: "1cf7fa46a31cb83b7ae8d6c5cb108a9b")
!340 = !{!341}
!341 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !339, file: !2, baseType: !332, size: 128, align: 64)
!342 = !DIDerivedType(tag: DW_TAG_member, scope: !324, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!343 = !DIGlobalVariableExpression(var: !344, expr: !DIExpression())
!344 = distinct !DIGlobalVariable(name: "<x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !345, isLocal: true, isDefinition: true)
!345 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !346, vtableHolder: !351, templateParams: !19, identifier: "534b602cf22ed5d2a75e7d1f3f20f595")
!346 = !{!347, !348, !349, !350}
!347 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !345, file: !2, baseType: !6, size: 64, align: 64)
!348 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !345, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!349 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !345, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!350 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !345, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!351 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysAddr", scope: !14, file: !2, size: 64, align: 64, elements: !352, templateParams: !19, identifier: "3da4ee9938c7c2a9d773a95d0bdb27f0")
!352 = !{!353}
!353 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !351, file: !2, baseType: !18, size: 64, align: 64)
!354 = !DIGlobalVariableExpression(var: !355, expr: !DIExpression())
!355 = distinct !DIGlobalVariable(name: "<x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !356, isLocal: true, isDefinition: true)
!356 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !357, vtableHolder: !362, templateParams: !19, identifier: "37c51212d53cf4d67f93f7d17632c89")
!357 = !{!358, !359, !360, !361}
!358 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !356, file: !2, baseType: !6, size: 64, align: 64)
!359 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !356, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!360 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !356, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!361 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !356, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!362 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableFlags", scope: !84, file: !2, size: 64, align: 64, elements: !363, templateParams: !19, identifier: "8c8d2a1ebbde301cfbaf89b593b155fe")
!363 = !{!364}
!364 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !362, file: !2, baseType: !18, size: 64, align: 64)
!365 = !DIGlobalVariableExpression(var: !366, expr: !DIExpression())
!366 = distinct !DIGlobalVariable(name: "<&() as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !367, isLocal: true, isDefinition: true)
!367 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&() as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !368, vtableHolder: !373, templateParams: !19, identifier: "51f5e15561f760454e076c8359039024")
!368 = !{!369, !370, !371, !372}
!369 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !367, file: !2, baseType: !6, size: 64, align: 64)
!370 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !367, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!371 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !367, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!372 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !367, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!373 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&()", baseType: !7, size: 64, align: 64, dwarfAddressSpace: 0)
!374 = !DIGlobalVariableExpression(var: !375, expr: !DIExpression())
!375 = distinct !DIGlobalVariable(name: "<&x86_64::instructions::tlb::Pcid as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !376, isLocal: true, isDefinition: true)
!376 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::instructions::tlb::Pcid as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !377, vtableHolder: !382, templateParams: !19, identifier: "ca17f222e73ff1109aea4b1c4d65188")
!377 = !{!378, !379, !380, !381}
!378 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !376, file: !2, baseType: !6, size: 64, align: 64)
!379 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !376, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!380 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !376, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!381 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !376, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!382 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::tlb::Pcid", baseType: !383, size: 64, align: 64, dwarfAddressSpace: 0)
!383 = !DICompositeType(tag: DW_TAG_structure_type, name: "Pcid", scope: !384, file: !2, size: 16, align: 16, elements: !386, templateParams: !19, identifier: "60785f59272734104ad149314e0394d")
!384 = !DINamespace(name: "tlb", scope: !385)
!385 = !DINamespace(name: "instructions", scope: !15)
!386 = !{!387}
!387 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !383, file: !2, baseType: !43, size: 16, align: 16)
!388 = !DIGlobalVariableExpression(var: !389, expr: !DIExpression())
!389 = distinct !DIGlobalVariable(name: "<&u16 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !390, isLocal: true, isDefinition: true)
!390 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&u16 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !391, vtableHolder: !396, templateParams: !19, identifier: "90bd643922151a77668e7a261b6ab636")
!391 = !{!392, !393, !394, !395}
!392 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !390, file: !2, baseType: !6, size: 64, align: 64)
!393 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !390, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!394 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !390, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!395 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !390, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!396 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&u16", baseType: !43, size: 64, align: 64, dwarfAddressSpace: 0)
!397 = !DIGlobalVariableExpression(var: !398, expr: !DIExpression())
!398 = distinct !DIGlobalVariable(name: "<&u32 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !399, isLocal: true, isDefinition: true)
!399 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&u32 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !400, vtableHolder: !405, templateParams: !19, identifier: "816cae719e586f73a314bc441f41d44f")
!400 = !{!401, !402, !403, !404}
!401 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !399, file: !2, baseType: !6, size: 64, align: 64)
!402 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !399, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!403 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !399, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!404 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !399, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!405 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&u32", baseType: !51, size: 64, align: 64, dwarfAddressSpace: 0)
!406 = !DIGlobalVariableExpression(var: !407, expr: !DIExpression())
!407 = distinct !DIGlobalVariable(name: "<[u64; 8] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !408, isLocal: true, isDefinition: true)
!408 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[u64; 8] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !409, vtableHolder: !414, templateParams: !19, identifier: "1c0c37656eb5f391b40f7d0df45c76f6")
!409 = !{!410, !411, !412, !413}
!410 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !408, file: !2, baseType: !6, size: 64, align: 64)
!411 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !408, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!412 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !408, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!413 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !408, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!414 = !DICompositeType(tag: DW_TAG_array_type, baseType: !18, size: 512, align: 64, elements: !415)
!415 = !{!416}
!416 = !DISubrange(count: 8, lowerBound: 0)
!417 = !DIGlobalVariableExpression(var: !418, expr: !DIExpression())
!418 = distinct !DIGlobalVariable(name: "<&usize as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !419, isLocal: true, isDefinition: true)
!419 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&usize as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !420, vtableHolder: !425, templateParams: !19, identifier: "e5fc93d2ca54e95aa2b4182d9df3b950")
!420 = !{!421, !422, !423, !424}
!421 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !419, file: !2, baseType: !6, size: 64, align: 64)
!422 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !419, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!423 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !419, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!424 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !419, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!425 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&usize", baseType: !9, size: 64, align: 64, dwarfAddressSpace: 0)
!426 = !DIGlobalVariableExpression(var: !427, expr: !DIExpression())
!427 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !428, isLocal: true, isDefinition: true)
!428 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !429, vtableHolder: !38, templateParams: !19, identifier: "396483f67e27a17ef80c2bf96c55359e")
!429 = !{!430, !431, !432, !433}
!430 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !428, file: !2, baseType: !6, size: 64, align: 64)
!431 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !428, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!432 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !428, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!433 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !428, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!434 = !DIGlobalVariableExpression(var: !435, expr: !DIExpression())
!435 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !436, isLocal: true, isDefinition: true)
!436 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !437, vtableHolder: !442, templateParams: !19, identifier: "9a10a9836f4398fc3377a6415844728d")
!437 = !{!438, !439, !440, !441}
!438 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !436, file: !2, baseType: !6, size: 64, align: 64)
!439 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !436, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!440 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !436, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!441 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !436, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!442 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", scope: !39, file: !2, size: 128, align: 32, elements: !443, templateParams: !458, identifier: "4863daef6c123d3b7594bbe49f9b6853")
!443 = !{!444, !445, !446, !447, !448, !449, !450}
!444 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !442, file: !2, baseType: !43, size: 16, align: 16)
!445 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !442, file: !2, baseType: !43, size: 16, align: 16, offset: 16)
!446 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !442, file: !2, baseType: !46, size: 16, align: 16, offset: 32)
!447 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !442, file: !2, baseType: !43, size: 16, align: 16, offset: 48)
!448 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !442, file: !2, baseType: !51, size: 32, align: 32, offset: 64)
!449 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !442, file: !2, baseType: !51, size: 32, align: 32, offset: 96)
!450 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !442, file: !2, baseType: !451, align: 8, offset: 128)
!451 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", scope: !55, file: !2, align: 8, elements: !19, templateParams: !452, identifier: "6e0f1d90e13f78089d816af324eccf0e")
!452 = !{!453}
!453 = !DITemplateTypeParameter(name: "T", type: !454)
!454 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !", baseType: !455, size: 64, align: 64, dwarfAddressSpace: 0)
!455 = !DISubroutineType(types: !456)
!456 = !{!457, !62, !18}
!457 = !DIBasicType(name: "!", encoding: DW_ATE_unsigned)
!458 = !{!459}
!459 = !DITemplateTypeParameter(name: "F", type: !454)
!460 = !DIGlobalVariableExpression(var: !461, expr: !DIExpression())
!461 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !462, isLocal: true, isDefinition: true)
!462 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !463, vtableHolder: !468, templateParams: !19, identifier: "9c46d183868f99e01bba8ad5a0fb1407")
!463 = !{!464, !465, !466, !467}
!464 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !462, file: !2, baseType: !6, size: 64, align: 64)
!465 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !462, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!466 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !462, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!467 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !462, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!468 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", scope: !39, file: !2, size: 128, align: 32, elements: !469, templateParams: !483, identifier: "faaef7b262ea55333291c6688b68371f")
!469 = !{!470, !471, !472, !473, !474, !475, !476}
!470 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !468, file: !2, baseType: !43, size: 16, align: 16)
!471 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !468, file: !2, baseType: !43, size: 16, align: 16, offset: 16)
!472 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !468, file: !2, baseType: !46, size: 16, align: 16, offset: 32)
!473 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !468, file: !2, baseType: !43, size: 16, align: 16, offset: 48)
!474 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !468, file: !2, baseType: !51, size: 32, align: 32, offset: 64)
!475 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !468, file: !2, baseType: !51, size: 32, align: 32, offset: 96)
!476 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !468, file: !2, baseType: !477, align: 8, offset: 128)
!477 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", scope: !55, file: !2, align: 8, elements: !19, templateParams: !478, identifier: "6110566e78e0c6fdf26a61d6d469ae14")
!478 = !{!479}
!479 = !DITemplateTypeParameter(name: "T", type: !480)
!480 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)", baseType: !481, size: 64, align: 64, dwarfAddressSpace: 0)
!481 = !DISubroutineType(types: !482)
!482 = !{null, !62, !18}
!483 = !{!484}
!484 = !DITemplateTypeParameter(name: "F", type: !480)
!485 = !DIGlobalVariableExpression(var: !486, expr: !DIExpression())
!486 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !487, isLocal: true, isDefinition: true)
!487 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !488, vtableHolder: !493, templateParams: !19, identifier: "2ebc83d876734f7e72d1eaf9a6d9d080")
!488 = !{!489, !490, !491, !492}
!489 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !487, file: !2, baseType: !6, size: 64, align: 64)
!490 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !487, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!491 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !487, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!492 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !487, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!493 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", scope: !39, file: !2, size: 128, align: 32, elements: !494, templateParams: !511, identifier: "2705be5a63456afb4dc44360cc6352bb")
!494 = !{!495, !496, !497, !498, !499, !500, !501}
!495 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !493, file: !2, baseType: !43, size: 16, align: 16)
!496 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !493, file: !2, baseType: !43, size: 16, align: 16, offset: 16)
!497 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !493, file: !2, baseType: !46, size: 16, align: 16, offset: 32)
!498 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !493, file: !2, baseType: !43, size: 16, align: 16, offset: 48)
!499 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !493, file: !2, baseType: !51, size: 32, align: 32, offset: 64)
!500 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !493, file: !2, baseType: !51, size: 32, align: 32, offset: 96)
!501 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !493, file: !2, baseType: !502, align: 8, offset: 128)
!502 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", scope: !55, file: !2, align: 8, elements: !19, templateParams: !503, identifier: "d80780a6c7fcb2c183eb7f7b2aafbb4a")
!503 = !{!504}
!504 = !DITemplateTypeParameter(name: "T", type: !505)
!505 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)", baseType: !506, size: 64, align: 64, dwarfAddressSpace: 0)
!506 = !DISubroutineType(types: !507)
!507 = !{null, !62, !508}
!508 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageFaultErrorCode", scope: !39, file: !2, size: 64, align: 64, elements: !509, templateParams: !19, identifier: "e7f1babe1817b9f3f5e27f49f9e42b27")
!509 = !{!510}
!510 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !508, file: !2, baseType: !18, size: 64, align: 64)
!511 = !{!512}
!512 = !DITemplateTypeParameter(name: "F", type: !505)
!513 = !DIGlobalVariableExpression(var: !514, expr: !DIExpression())
!514 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !515, isLocal: true, isDefinition: true)
!515 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !516, vtableHolder: !521, templateParams: !19, identifier: "817df22364f0f572d09b37985c67d295")
!516 = !{!517, !518, !519, !520}
!517 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !515, file: !2, baseType: !6, size: 64, align: 64)
!518 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !515, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!519 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !515, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!520 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !515, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!521 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", scope: !39, file: !2, size: 128, align: 32, elements: !522, templateParams: !536, identifier: "6bce1dd95fda3406b7a03b3584d2dae2")
!522 = !{!523, !524, !525, !526, !527, !528, !529}
!523 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !521, file: !2, baseType: !43, size: 16, align: 16)
!524 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !521, file: !2, baseType: !43, size: 16, align: 16, offset: 16)
!525 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !521, file: !2, baseType: !46, size: 16, align: 16, offset: 32)
!526 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !521, file: !2, baseType: !43, size: 16, align: 16, offset: 48)
!527 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !521, file: !2, baseType: !51, size: 32, align: 32, offset: 64)
!528 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !521, file: !2, baseType: !51, size: 32, align: 32, offset: 96)
!529 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !521, file: !2, baseType: !530, align: 8, offset: 128)
!530 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", scope: !55, file: !2, align: 8, elements: !19, templateParams: !531, identifier: "364d3e0afb1e5835b59a6b56d8becf18")
!531 = !{!532}
!532 = !DITemplateTypeParameter(name: "T", type: !533)
!533 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !", baseType: !534, size: 64, align: 64, dwarfAddressSpace: 0)
!534 = !DISubroutineType(types: !535)
!535 = !{!457, !62}
!536 = !{!537}
!537 = !DITemplateTypeParameter(name: "F", type: !533)
!538 = !DIGlobalVariableExpression(var: !539, expr: !DIExpression())
!539 = distinct !DIGlobalVariable(name: "<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !540, isLocal: true, isDefinition: true)
!540 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !541, vtableHolder: !546, templateParams: !19, identifier: "cc5040afbd1fd22d67de333e11a1f28")
!541 = !{!542, !543, !544, !545}
!542 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !540, file: !2, baseType: !6, size: 64, align: 64)
!543 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !540, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!544 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !540, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!545 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !540, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!546 = !DICompositeType(tag: DW_TAG_array_type, baseType: !38, size: 1024, align: 32, elements: !415)
!547 = !DIGlobalVariableExpression(var: !548, expr: !DIExpression())
!548 = distinct !DIGlobalVariable(name: "<&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !549, isLocal: true, isDefinition: true)
!549 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !550, vtableHolder: !555, templateParams: !19, identifier: "5aace40483204cdbf50ff6936c306a8f")
!550 = !{!551, !552, !553, !554}
!551 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !549, file: !2, baseType: !6, size: 64, align: 64)
!552 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !549, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!553 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !549, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!554 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !549, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!555 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]", baseType: !556, size: 64, align: 64, dwarfAddressSpace: 0)
!556 = !DICompositeType(tag: DW_TAG_array_type, baseType: !38, size: 28672, align: 32, elements: !557)
!557 = !{!558}
!558 = !DISubrange(count: 224, lowerBound: 0)
!559 = !DIGlobalVariableExpression(var: !560, expr: !DIExpression())
!560 = distinct !DIGlobalVariable(name: "<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !561, isLocal: true, isDefinition: true)
!561 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !562, vtableHolder: !567, templateParams: !19, identifier: "e4011eb82a89d8b05e8b45f9645e78b4")
!562 = !{!563, !564, !565, !566}
!563 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !561, file: !2, baseType: !6, size: 64, align: 64)
!564 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !561, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!565 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !561, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!566 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !561, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!567 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", scope: !568, file: !2, size: 64, align: 64, elements: !569, templateParams: !575, identifier: "82d6450fca8f0b5abc9fb8538aa6ec29")
!568 = !DINamespace(name: "mapped_page_table", scope: !322)
!569 = !{!570}
!570 = !DIDerivedType(tag: DW_TAG_member, name: "page_table_frame_mapping", scope: !567, file: !2, baseType: !571, size: 64, align: 64)
!571 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysOffset", scope: !572, file: !2, size: 64, align: 64, elements: !573, templateParams: !19, identifier: "a23bee39077a3f69dd8bc84388d0facb")
!572 = !DINamespace(name: "offset_page_table", scope: !322)
!573 = !{!574}
!574 = !DIDerivedType(tag: DW_TAG_member, name: "offset", scope: !571, file: !2, baseType: !13, size: 64, align: 64)
!575 = !{!576}
!576 = !DITemplateTypeParameter(name: "P", type: !571)
!577 = !DIGlobalVariableExpression(var: !578, expr: !DIExpression())
!578 = distinct !DIGlobalVariable(name: "<&&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !579, isLocal: true, isDefinition: true)
!579 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !580, vtableHolder: !585, templateParams: !19, identifier: "9736975a3ad23980ec532ec25d8a577f")
!580 = !{!581, !582, !583, !584}
!581 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !579, file: !2, baseType: !6, size: 64, align: 64)
!582 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !579, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!583 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !579, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!584 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !579, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!585 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&mut x86_64::structures::paging::page_table::PageTable", baseType: !586, size: 64, align: 64, dwarfAddressSpace: 0)
!586 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::page_table::PageTable", baseType: !587, size: 64, align: 64, dwarfAddressSpace: 0)
!587 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTable", scope: !84, file: !2, size: 32768, align: 32768, elements: !588, templateParams: !19, identifier: "15133990b669deec85d457f008bb95b7")
!588 = !{!589}
!589 = !DIDerivedType(tag: DW_TAG_member, name: "entries", scope: !587, file: !2, baseType: !590, size: 32768, align: 64)
!590 = !DICompositeType(tag: DW_TAG_array_type, baseType: !83, size: 32768, align: 64, elements: !591)
!591 = !{!592}
!592 = !DISubrange(count: 512, lowerBound: 0)
!593 = !DIGlobalVariableExpression(var: !594, expr: !DIExpression())
!594 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !595, isLocal: true, isDefinition: true)
!595 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !596, vtableHolder: !601, templateParams: !19, identifier: "2fd1be24289b90147363a292734d1b4f")
!596 = !{!597, !598, !599, !600}
!597 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !595, file: !2, baseType: !6, size: 64, align: 64)
!598 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !595, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!599 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !595, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!600 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !595, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!601 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::offset_page_table::PhysOffset", baseType: !571, size: 64, align: 64, dwarfAddressSpace: 0)
!602 = !DIGlobalVariableExpression(var: !603, expr: !DIExpression())
!603 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !604, isLocal: true, isDefinition: true)
!604 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !605, vtableHolder: !610, templateParams: !19, identifier: "dce91198ebcee4eef610e252664bb7d0")
!605 = !{!606, !607, !608, !609}
!606 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !604, file: !2, baseType: !6, size: 64, align: 64)
!607 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !604, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!608 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !604, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!609 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !604, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!610 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !611, size: 64, align: 64, dwarfAddressSpace: 0)
!611 = !DICompositeType(tag: DW_TAG_structure_type, name: "MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", scope: !568, file: !2, size: 128, align: 64, elements: !612, templateParams: !575, identifier: "d0d415a4ebe7b5c8d4912d7e4ef02b15")
!612 = !{!613, !614}
!613 = !DIDerivedType(tag: DW_TAG_member, name: "page_table_walker", scope: !611, file: !2, baseType: !567, size: 64, align: 64)
!614 = !DIDerivedType(tag: DW_TAG_member, name: "level_4_table", scope: !611, file: !2, baseType: !586, size: 64, align: 64, offset: 64)
!615 = !DIGlobalVariableExpression(var: !616, expr: !DIExpression())
!616 = distinct !DIGlobalVariable(name: "<&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !617, isLocal: true, isDefinition: true)
!617 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !618, vtableHolder: !586, templateParams: !19, identifier: "ac7116d294e421ffca934a8462c9ea5")
!618 = !{!619, !620, !621, !622}
!619 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !617, file: !2, baseType: !6, size: 64, align: 64)
!620 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !617, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!621 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !617, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!622 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !617, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!623 = !DIGlobalVariableExpression(var: !624, expr: !DIExpression())
!624 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !625, isLocal: true, isDefinition: true)
!625 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !626, vtableHolder: !631, templateParams: !19, identifier: "79a5aa154f7c0a361c407de80aaa37b8")
!626 = !{!627, !628, !629, !630}
!627 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !625, file: !2, baseType: !6, size: 64, align: 64)
!628 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !625, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!629 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !625, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!630 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !625, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!631 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableIndex", baseType: !632, size: 64, align: 64, dwarfAddressSpace: 0)
!632 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableIndex", scope: !84, file: !2, size: 16, align: 16, elements: !633, templateParams: !19, identifier: "74f5b2225effb28f809133530b1ca05f")
!633 = !{!634}
!634 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !632, file: !2, baseType: !43, size: 16, align: 16)
!635 = !DIGlobalVariableExpression(var: !636, expr: !DIExpression())
!636 = distinct !DIGlobalVariable(name: "<&x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !637, isLocal: true, isDefinition: true)
!637 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !638, vtableHolder: !643, templateParams: !19, identifier: "25a1e277bb74331fdae1da6a202c666")
!638 = !{!639, !640, !641, !642}
!639 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !637, file: !2, baseType: !6, size: 64, align: 64)
!640 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !637, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!641 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !637, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!642 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !637, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!643 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::PhysAddr", baseType: !351, size: 64, align: 64, dwarfAddressSpace: 0)
!644 = !DIGlobalVariableExpression(var: !645, expr: !DIExpression())
!645 = distinct !DIGlobalVariable(name: "<x86_64::structures::paging::mapper::MappedFrame as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !646, isLocal: true, isDefinition: true)
!646 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::paging::mapper::MappedFrame as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !647, vtableHolder: !652, templateParams: !19, identifier: "fef60e5b3df0a67f6b36801b4df12f8a")
!647 = !{!648, !649, !650, !651}
!648 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !646, file: !2, baseType: !6, size: 64, align: 64)
!649 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !646, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!650 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !646, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!651 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !646, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!652 = !DICompositeType(tag: DW_TAG_structure_type, name: "MappedFrame", scope: !322, file: !2, size: 128, align: 64, elements: !653, templateParams: !19, identifier: "f39ee48789928e38c5793ec9e4fd26e")
!653 = !{!654}
!654 = !DICompositeType(tag: DW_TAG_variant_part, scope: !652, file: !2, size: 128, align: 64, elements: !655, templateParams: !19, identifier: "f12fa766b090726baa24ea24d57a6f22", discriminator: !706)
!655 = !{!656, !674, !690}
!656 = !DIDerivedType(tag: DW_TAG_member, name: "Size4KiB", scope: !654, file: !2, baseType: !657, size: 128, align: 64, extraData: i64 0)
!657 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size4KiB", scope: !652, file: !2, size: 128, align: 64, elements: !658, templateParams: !19, identifier: "50e4254a2268bd0b46c656a444809e2f")
!658 = !{!659}
!659 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !657, file: !2, baseType: !660, size: 64, align: 64, offset: 64)
!660 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysFrame<x86_64::structures::paging::page::Size4KiB>", scope: !661, file: !2, size: 64, align: 64, elements: !662, templateParams: !672, identifier: "b61ea99efe8f783c8a48c840a0e96be0")
!661 = !DINamespace(name: "frame", scope: !85)
!662 = !{!663, !664}
!663 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !660, file: !2, baseType: !351, size: 64, align: 64)
!664 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !660, file: !2, baseType: !665, align: 8, offset: 64)
!665 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<x86_64::structures::paging::page::Size4KiB>", scope: !55, file: !2, align: 8, elements: !19, templateParams: !666, identifier: "5cb8a836aec753a2b057a517cf7c319b")
!666 = !{!667}
!667 = !DITemplateTypeParameter(name: "T", type: !668)
!668 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size4KiB", scope: !669, file: !2, align: 8, elements: !670, templateParams: !19, identifier: "694d7eed05b6b87e4c408eb34e5b11ed")
!669 = !DINamespace(name: "page", scope: !85)
!670 = !{!671}
!671 = !DICompositeType(tag: DW_TAG_variant_part, scope: !668, file: !2, align: 8, elements: !19, identifier: "c80fc8da251427847ec5a082cafe9c4e")
!672 = !{!673}
!673 = !DITemplateTypeParameter(name: "S", type: !668)
!674 = !DIDerivedType(tag: DW_TAG_member, name: "Size2MiB", scope: !654, file: !2, baseType: !675, size: 128, align: 64, extraData: i64 1)
!675 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size2MiB", scope: !652, file: !2, size: 128, align: 64, elements: !676, templateParams: !19, identifier: "c8b6054ee179b48ebb2a89467d37f75d")
!676 = !{!677}
!677 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !675, file: !2, baseType: !678, size: 64, align: 64, offset: 64)
!678 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysFrame<x86_64::structures::paging::page::Size2MiB>", scope: !661, file: !2, size: 64, align: 64, elements: !679, templateParams: !688, identifier: "534cbf48c5acdb0a7e134cd7429054c4")
!679 = !{!680, !681}
!680 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !678, file: !2, baseType: !351, size: 64, align: 64)
!681 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !678, file: !2, baseType: !682, align: 8, offset: 64)
!682 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<x86_64::structures::paging::page::Size2MiB>", scope: !55, file: !2, align: 8, elements: !19, templateParams: !683, identifier: "8e1da2f4b81d02df3deaf52f73672b3")
!683 = !{!684}
!684 = !DITemplateTypeParameter(name: "T", type: !685)
!685 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size2MiB", scope: !669, file: !2, align: 8, elements: !686, templateParams: !19, identifier: "4bc411b428a2f454c38988e797bf28d2")
!686 = !{!687}
!687 = !DICompositeType(tag: DW_TAG_variant_part, scope: !685, file: !2, align: 8, elements: !19, identifier: "d0733fa75938f7b45af14b785117ba71")
!688 = !{!689}
!689 = !DITemplateTypeParameter(name: "S", type: !685)
!690 = !DIDerivedType(tag: DW_TAG_member, name: "Size1GiB", scope: !654, file: !2, baseType: !691, size: 128, align: 64, extraData: i64 2)
!691 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size1GiB", scope: !652, file: !2, size: 128, align: 64, elements: !692, templateParams: !19, identifier: "41dad49378434efb590c0ed0dec2a51f")
!692 = !{!693}
!693 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !691, file: !2, baseType: !694, size: 64, align: 64, offset: 64)
!694 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysFrame<x86_64::structures::paging::page::Size1GiB>", scope: !661, file: !2, size: 64, align: 64, elements: !695, templateParams: !704, identifier: "e9e9e1ea3ad033a5e3e7de6a95a5a1d7")
!695 = !{!696, !697}
!696 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !694, file: !2, baseType: !351, size: 64, align: 64)
!697 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !694, file: !2, baseType: !698, align: 8, offset: 64)
!698 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<x86_64::structures::paging::page::Size1GiB>", scope: !55, file: !2, align: 8, elements: !19, templateParams: !699, identifier: "83baaa15382201373b6bf95f47346a42")
!699 = !{!700}
!700 = !DITemplateTypeParameter(name: "T", type: !701)
!701 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size1GiB", scope: !669, file: !2, align: 8, elements: !702, templateParams: !19, identifier: "26fff1d589a39139ec843a846ef92c7b")
!702 = !{!703}
!703 = !DICompositeType(tag: DW_TAG_variant_part, scope: !701, file: !2, align: 8, elements: !19, identifier: "de04f34b4d7fd0a1471a0b0a5adb223")
!704 = !{!705}
!705 = !DITemplateTypeParameter(name: "S", type: !701)
!706 = !DIDerivedType(tag: DW_TAG_member, scope: !652, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!707 = !DIGlobalVariableExpression(var: !708, expr: !DIExpression())
!708 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !709, isLocal: true, isDefinition: true)
!709 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !710, vtableHolder: !715, templateParams: !19, identifier: "21eecc037580fbdf1767d943300a6702")
!710 = !{!711, !712, !713, !714}
!711 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !709, file: !2, baseType: !6, size: 64, align: 64)
!712 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !709, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!713 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !709, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!714 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !709, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!715 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableFlags", baseType: !362, size: 64, align: 64, dwarfAddressSpace: 0)
!716 = !DIGlobalVariableExpression(var: !717, expr: !DIExpression())
!717 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !718, isLocal: true, isDefinition: true)
!718 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !719, vtableHolder: !724, templateParams: !19, identifier: "f78b161f47cea1511e30f3de3aeaf625")
!719 = !{!720, !721, !722, !723}
!720 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !718, file: !2, baseType: !6, size: 64, align: 64)
!721 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !718, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!722 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !718, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!723 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !718, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!724 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>", baseType: !694, size: 64, align: 64, dwarfAddressSpace: 0)
!725 = !DIGlobalVariableExpression(var: !726, expr: !DIExpression())
!726 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !727, isLocal: true, isDefinition: true)
!727 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !728, vtableHolder: !733, templateParams: !19, identifier: "6dafea76dc8723ebe84abd3317cf711f")
!728 = !{!729, !730, !731, !732}
!729 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !727, file: !2, baseType: !6, size: 64, align: 64)
!730 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !727, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!731 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !727, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!732 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !727, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!733 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>", baseType: !678, size: 64, align: 64, dwarfAddressSpace: 0)
!734 = !DIGlobalVariableExpression(var: !735, expr: !DIExpression())
!735 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !736, isLocal: true, isDefinition: true)
!736 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !737, vtableHolder: !742, templateParams: !19, identifier: "a89cc51c7b7fe51cad937f257bab38f1")
!737 = !{!738, !739, !740, !741}
!738 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !736, file: !2, baseType: !6, size: 64, align: 64)
!739 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !736, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!740 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !736, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!741 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !736, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!742 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>", baseType: !660, size: 64, align: 64, dwarfAddressSpace: 0)
!743 = !DIGlobalVariableExpression(var: !744, expr: !DIExpression())
!744 = distinct !DIGlobalVariable(name: "<u32 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !745, isLocal: true, isDefinition: true)
!745 = !DICompositeType(tag: DW_TAG_structure_type, name: "<u32 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !746, vtableHolder: !51, templateParams: !19, identifier: "369548007d832e0ecbffb9d4645358e7")
!746 = !{!747, !748, !749, !750}
!747 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !745, file: !2, baseType: !6, size: 64, align: 64)
!748 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !745, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!749 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !745, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!750 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !745, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!751 = !DIGlobalVariableExpression(var: !752, expr: !DIExpression())
!752 = distinct !DIGlobalVariable(name: "<[x86_64::addr::VirtAddr; 3] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !753, isLocal: true, isDefinition: true)
!753 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[x86_64::addr::VirtAddr; 3] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !754, vtableHolder: !759, templateParams: !19, identifier: "1bce5bc3b74d9810b74b10e7125aa27f")
!754 = !{!755, !756, !757, !758}
!755 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !753, file: !2, baseType: !6, size: 64, align: 64)
!756 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !753, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!757 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !753, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!758 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !753, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!759 = !DICompositeType(tag: DW_TAG_array_type, baseType: !13, size: 192, align: 64, elements: !236)
!760 = !DIGlobalVariableExpression(var: !761, expr: !DIExpression())
!761 = distinct !DIGlobalVariable(name: "<[x86_64::addr::VirtAddr; 7] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !762, isLocal: true, isDefinition: true)
!762 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[x86_64::addr::VirtAddr; 7] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !763, vtableHolder: !768, templateParams: !19, identifier: "69a0f23dd871ba6af98edec46f6ebfb4")
!763 = !{!764, !765, !766, !767}
!764 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !762, file: !2, baseType: !6, size: 64, align: 64)
!765 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !762, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!766 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !762, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!767 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !762, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!768 = !DICompositeType(tag: DW_TAG_array_type, baseType: !13, size: 448, align: 64, elements: !769)
!769 = !{!770}
!770 = !DISubrange(count: 7, lowerBound: 0)
!771 = !{i32 8, !"PIC Level", i32 2}
!772 = !{i32 2, !"Dwarf Version", i32 4}
!773 = !{i32 2, !"Debug Info Version", i32 3}
!774 = distinct !DICompileUnit(language: DW_LANG_Rust, file: !775, producer: "clang LLVM (rustc version 1.71.0-nightly (f49560538 2023-04-28))", isOptimized: false, runtimeVersion: 0, emissionKind: FullDebug, enums: !776, globals: !849, splitDebugInlining: false)
!775 = !DIFile(filename: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/lib.rs/@/x86_64.4ed0c1b5fd7475e9-cgu.0", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10")
!776 = !{!143, !255, !315, !777, !785, !791, !795, !801, !805, !810, !816, !841, !845}
!777 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "BreakpointSize", scope: !778, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !780)
!778 = !DINamespace(name: "debug", scope: !779)
!779 = !DINamespace(name: "registers", scope: !15)
!780 = !{!781, !782, !783, !784}
!781 = !DIEnumerator(name: "Length1B", value: 0, isUnsigned: true)
!782 = !DIEnumerator(name: "Length2B", value: 1, isUnsigned: true)
!783 = !DIEnumerator(name: "Length8B", value: 2, isUnsigned: true)
!784 = !DIEnumerator(name: "Length4B", value: 3, isUnsigned: true)
!785 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "BreakpointCondition", scope: !778, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !786)
!786 = !{!787, !788, !789, !790}
!787 = !DIEnumerator(name: "InstructionExecution", value: 0, isUnsigned: true)
!788 = !DIEnumerator(name: "DataWrites", value: 1, isUnsigned: true)
!789 = !DIEnumerator(name: "IoReadsWrites", value: 2, isUnsigned: true)
!790 = !DIEnumerator(name: "DataReadsWrites", value: 3, isUnsigned: true)
!791 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "FrameError", scope: !84, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !792)
!792 = !{!793, !794}
!793 = !DIEnumerator(name: "FrameNotPresent", value: 0, isUnsigned: true)
!794 = !DIEnumerator(name: "HugeFrame", value: 1, isUnsigned: true)
!795 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "DebugAddressRegisterNumber", scope: !778, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !796)
!796 = !{!797, !798, !799, !800}
!797 = !DIEnumerator(name: "Dr0", value: 0, isUnsigned: true)
!798 = !DIEnumerator(name: "Dr1", value: 1, isUnsigned: true)
!799 = !DIEnumerator(name: "Dr2", value: 2, isUnsigned: true)
!800 = !DIEnumerator(name: "Dr3", value: 3, isUnsigned: true)
!801 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "FlagUpdateError", scope: !322, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !802)
!802 = !{!803, !804}
!803 = !DIEnumerator(name: "PageNotMapped", value: 0, isUnsigned: true)
!804 = !DIEnumerator(name: "ParentEntryHugePage", value: 1, isUnsigned: true)
!805 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "InvalidPageTable", scope: !806, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !807)
!806 = !DINamespace(name: "recursive_page_table", scope: !322)
!807 = !{!808, !809}
!808 = !DIEnumerator(name: "NotRecursive", value: 0, isUnsigned: true)
!809 = !DIEnumerator(name: "NotActive", value: 1, isUnsigned: true)
!810 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PageTableLevel", scope: !84, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !811)
!811 = !{!812, !813, !814, !815}
!812 = !DIEnumerator(name: "One", value: 1, isUnsigned: true)
!813 = !DIEnumerator(name: "Two", value: 2, isUnsigned: true)
!814 = !DIEnumerator(name: "Three", value: 3, isUnsigned: true)
!815 = !DIEnumerator(name: "Four", value: 4, isUnsigned: true)
!816 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "ExceptionVector", scope: !39, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !817)
!817 = !{!818, !819, !820, !821, !822, !823, !824, !825, !826, !827, !828, !829, !830, !831, !832, !833, !834, !835, !836, !837, !838, !839, !840}
!818 = !DIEnumerator(name: "Division", value: 0, isUnsigned: true)
!819 = !DIEnumerator(name: "Debug", value: 1, isUnsigned: true)
!820 = !DIEnumerator(name: "NonMaskableInterrupt", value: 2, isUnsigned: true)
!821 = !DIEnumerator(name: "Breakpoint", value: 3, isUnsigned: true)
!822 = !DIEnumerator(name: "Overflow", value: 4, isUnsigned: true)
!823 = !DIEnumerator(name: "BoundRange", value: 5, isUnsigned: true)
!824 = !DIEnumerator(name: "InvalidOpcode", value: 6, isUnsigned: true)
!825 = !DIEnumerator(name: "DeviceNotAvailable", value: 7, isUnsigned: true)
!826 = !DIEnumerator(name: "Double", value: 8, isUnsigned: true)
!827 = !DIEnumerator(name: "InvalidTss", value: 10, isUnsigned: true)
!828 = !DIEnumerator(name: "SegmentNotPresent", value: 11, isUnsigned: true)
!829 = !DIEnumerator(name: "Stack", value: 12, isUnsigned: true)
!830 = !DIEnumerator(name: "GeneralProtection", value: 13, isUnsigned: true)
!831 = !DIEnumerator(name: "Page", value: 14, isUnsigned: true)
!832 = !DIEnumerator(name: "X87FloatingPoint", value: 16, isUnsigned: true)
!833 = !DIEnumerator(name: "AlignmentCheck", value: 17, isUnsigned: true)
!834 = !DIEnumerator(name: "MachineCheck", value: 18, isUnsigned: true)
!835 = !DIEnumerator(name: "SimdFloatingPoint", value: 19, isUnsigned: true)
!836 = !DIEnumerator(name: "Virtualization", value: 20, isUnsigned: true)
!837 = !DIEnumerator(name: "ControlProtection", value: 21, isUnsigned: true)
!838 = !DIEnumerator(name: "HypervisorInjection", value: 28, isUnsigned: true)
!839 = !DIEnumerator(name: "VmmCommunication", value: 29, isUnsigned: true)
!840 = !DIEnumerator(name: "Security", value: 30, isUnsigned: true)
!841 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PageTableWalkError", scope: !568, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !842)
!842 = !{!843, !844}
!843 = !DIEnumerator(name: "NotMapped", value: 0, isUnsigned: true)
!844 = !DIEnumerator(name: "MappedToHugePage", value: 1, isUnsigned: true)
!845 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PageTableCreateError", scope: !568, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !846)
!846 = !{!847, !848}
!847 = !DIEnumerator(name: "MappedToHugePage", value: 0, isUnsigned: true)
!848 = !DIEnumerator(name: "FrameAllocationFailed", value: 1, isUnsigned: true)
!849 = !{!0, !20, !29, !74, !88, !99, !239, !247, !261, !269, !277, !285, !298, !307, !320, !343, !354, !365, !374, !388, !397, !406, !417, !426, !434, !460, !485, !513, !538, !547, !559, !577, !593, !602, !615, !623, !635, !644, !707, !716, !725, !734, !743, !751, !760}
!850 = distinct !DISubprogram(name: "from_residual<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>), x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h3b12601177521ae8E", scope: !852, file: !851, line: 1959, type: !853, scopeLine: 1959, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !925, retainedNodes: !921)
!851 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/result.rs", directory: "", checksumkind: CSK_MD5, checksum: "dd8f2bb73d7c4a169408a295a2040644")
!852 = !DINamespace(name: "{impl#27}", scope: !189)
!853 = !DISubroutineType(types: !854)
!854 = !{!855, !895, !913}
!855 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>), x86_64::structures::paging::mapper::UnmapError>", scope: !189, file: !2, size: 192, align: 64, elements: !856, templateParams: !19, identifier: "e6b7e7e4d7edb5ddd124808f2715e31")
!856 = !{!857}
!857 = !DICompositeType(tag: DW_TAG_variant_part, scope: !855, file: !2, size: 192, align: 64, elements: !858, templateParams: !19, identifier: "af8a011cca3eab29b515e044bced9841", discriminator: !894)
!858 = !{!859, !890}
!859 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !857, file: !2, baseType: !860, size: 192, align: 64, extraData: i64 0)
!860 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !855, file: !2, size: 192, align: 64, elements: !861, templateParams: !874, identifier: "3034928872c89d5b4e1d3c5e6601f025")
!861 = !{!862}
!862 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !860, file: !2, baseType: !863, size: 128, align: 64, offset: 64)
!863 = !DICompositeType(tag: DW_TAG_structure_type, name: "(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>)", file: !2, size: 128, align: 64, elements: !864, templateParams: !19, identifier: "242f4c48386553d5c3edd59b9e0bf57c")
!864 = !{!865, !866}
!865 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !863, file: !2, baseType: !678, size: 64, align: 64)
!866 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !863, file: !2, baseType: !867, size: 64, align: 64, offset: 64)
!867 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlush<x86_64::structures::paging::page::Size2MiB>", scope: !322, file: !2, size: 64, align: 64, elements: !868, templateParams: !688, identifier: "783db0864b43f7bcfc80777b2ae0b4b8")
!868 = !{!869}
!869 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !867, file: !2, baseType: !870, size: 64, align: 64)
!870 = !DICompositeType(tag: DW_TAG_structure_type, name: "Page<x86_64::structures::paging::page::Size2MiB>", scope: !669, file: !2, size: 64, align: 64, elements: !871, templateParams: !688, identifier: "c98aca3f7d68cf0230ed64fe9e20d72d")
!871 = !{!872, !873}
!872 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !870, file: !2, baseType: !13, size: 64, align: 64)
!873 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !870, file: !2, baseType: !682, align: 8, offset: 64)
!874 = !{!875, !876}
!875 = !DITemplateTypeParameter(name: "T", type: !863)
!876 = !DITemplateTypeParameter(name: "E", type: !877)
!877 = !DICompositeType(tag: DW_TAG_structure_type, name: "UnmapError", scope: !322, file: !2, size: 128, align: 64, elements: !878, templateParams: !19, identifier: "38d89fc8d1f13f8e82e8a819b2dc5364")
!878 = !{!879}
!879 = !DICompositeType(tag: DW_TAG_variant_part, scope: !877, file: !2, size: 128, align: 64, elements: !880, templateParams: !19, identifier: "ffb6e28895994022f031e92335b5103e", discriminator: !889)
!880 = !{!881, !883, !885}
!881 = !DIDerivedType(tag: DW_TAG_member, name: "ParentEntryHugePage", scope: !879, file: !2, baseType: !882, size: 128, align: 64, extraData: i64 0)
!882 = !DICompositeType(tag: DW_TAG_structure_type, name: "ParentEntryHugePage", scope: !877, file: !2, size: 128, align: 64, elements: !19, identifier: "b5e7c9fcd530d3232e28e257aac1a751")
!883 = !DIDerivedType(tag: DW_TAG_member, name: "PageNotMapped", scope: !879, file: !2, baseType: !884, size: 128, align: 64, extraData: i64 1)
!884 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageNotMapped", scope: !877, file: !2, size: 128, align: 64, elements: !19, identifier: "6c2d1f06bbb48e2d91437686099d47f7")
!885 = !DIDerivedType(tag: DW_TAG_member, name: "InvalidFrameAddress", scope: !879, file: !2, baseType: !886, size: 128, align: 64, extraData: i64 2)
!886 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvalidFrameAddress", scope: !877, file: !2, size: 128, align: 64, elements: !887, templateParams: !19, identifier: "629ad6c816d0b033e1dbbc78a3758f9b")
!887 = !{!888}
!888 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !886, file: !2, baseType: !351, size: 64, align: 64, offset: 64)
!889 = !DIDerivedType(tag: DW_TAG_member, scope: !877, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!890 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !857, file: !2, baseType: !891, size: 192, align: 64, extraData: i64 1)
!891 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !855, file: !2, size: 192, align: 64, elements: !892, templateParams: !874, identifier: "921dfc18c9b854a3bfa032960c0404a4")
!892 = !{!893}
!893 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !891, file: !2, baseType: !877, size: 128, align: 64, offset: 64)
!894 = !DIDerivedType(tag: DW_TAG_member, scope: !855, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!895 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>", scope: !189, file: !2, size: 128, align: 64, elements: !896, templateParams: !19, identifier: "8356f55fba0f1ac1745cb719baa7b513")
!896 = !{!897}
!897 = !DICompositeType(tag: DW_TAG_variant_part, scope: !895, file: !2, size: 128, align: 64, elements: !898, templateParams: !19, identifier: "f456dde4f04ef8bf96f46ccc611080d")
!898 = !{!899, !909}
!899 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !897, file: !2, baseType: !900, size: 128, align: 64)
!900 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !895, file: !2, size: 128, align: 64, elements: !901, templateParams: !907, identifier: "2208f3d941466f20fcdc1c87f6bda0b6")
!901 = !{!902}
!902 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !900, file: !2, baseType: !903, align: 8)
!903 = !DICompositeType(tag: DW_TAG_structure_type, name: "Infallible", scope: !904, file: !2, align: 8, elements: !905, templateParams: !19, identifier: "cf16e15a581b6d4e4f63ff9ae020c796")
!904 = !DINamespace(name: "convert", scope: !56)
!905 = !{!906}
!906 = !DICompositeType(tag: DW_TAG_variant_part, scope: !903, file: !2, align: 8, elements: !19, identifier: "311ad5660ecc50723dd12c8ca9fcfd83")
!907 = !{!908, !876}
!908 = !DITemplateTypeParameter(name: "T", type: !903)
!909 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !897, file: !2, baseType: !910, size: 128, align: 64)
!910 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !895, file: !2, size: 128, align: 64, elements: !911, templateParams: !907, identifier: "cb561ada9a96a4f9b7ec1715e1b59ad0")
!911 = !{!912}
!912 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !910, file: !2, baseType: !877, size: 128, align: 64)
!913 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::panic::location::Location", baseType: !914, size: 64, align: 64, dwarfAddressSpace: 0)
!914 = !DICompositeType(tag: DW_TAG_structure_type, name: "Location", scope: !915, file: !2, size: 192, align: 64, elements: !917, templateParams: !19, identifier: "3e3218ee032660044ada2288cb4b8584")
!915 = !DINamespace(name: "location", scope: !916)
!916 = !DINamespace(name: "panic", scope: !56)
!917 = !{!918, !919, !920}
!918 = !DIDerivedType(tag: DW_TAG_member, name: "file", scope: !914, file: !2, baseType: !115, size: 128, align: 64)
!919 = !DIDerivedType(tag: DW_TAG_member, name: "line", scope: !914, file: !2, baseType: !51, size: 32, align: 32, offset: 128)
!920 = !DIDerivedType(tag: DW_TAG_member, name: "col", scope: !914, file: !2, baseType: !51, size: 32, align: 32, offset: 160)
!921 = !{!922, !923}
!922 = !DILocalVariable(name: "residual", arg: 1, scope: !850, file: !851, line: 1959, type: !895)
!923 = !DILocalVariable(name: "e", scope: !924, file: !851, line: 1961, type: !877, align: 8)
!924 = distinct !DILexicalBlock(scope: !850, file: !851, line: 1961, column: 13)
!925 = !{!875, !876, !926}
!926 = !DITemplateTypeParameter(name: "F", type: !877)
!927 = !DILocation(line: 1959, column: 22, scope: !850)
!928 = !DILocation(line: 1961, column: 17, scope: !850)
!929 = !{i64 0, i64 3}
!930 = !DILocation(line: 1961, column: 17, scope: !924)
!931 = !DILocalVariable(name: "t", arg: 1, scope: !932, file: !933, line: 726, type: !877)
!932 = distinct !DISubprogram(name: "from<x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17ha47b46015c158d5bE", scope: !934, file: !933, line: 726, type: !935, scopeLine: 726, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !938, retainedNodes: !937)
!933 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/convert/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "5ed58a16a1636c00df27e10b1a9ddc20")
!934 = !DINamespace(name: "{impl#4}", scope: !904)
!935 = !DISubroutineType(types: !936)
!936 = !{!877, !877}
!937 = !{!931}
!938 = !{!939}
!939 = !DITemplateTypeParameter(name: "T", type: !877)
!940 = !DILocation(line: 726, column: 13, scope: !932, inlinedAt: !941)
!941 = distinct !DILocation(line: 1961, column: 27, scope: !924)
!942 = !DILocation(line: 728, column: 6, scope: !932, inlinedAt: !941)
!943 = !DILocation(line: 1961, column: 27, scope: !924)
!944 = !DILocation(line: 1961, column: 23, scope: !924)
!945 = !DILocation(line: 1963, column: 6, scope: !850)
!946 = distinct !DISubprogram(name: "from_residual<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>), x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h48a32338777f8291E", scope: !852, file: !851, line: 1959, type: !947, scopeLine: 1959, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !979, retainedNodes: !975)
!947 = !DISubroutineType(types: !948)
!948 = !{!949, !895, !913}
!949 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>), x86_64::structures::paging::mapper::UnmapError>", scope: !189, file: !2, size: 192, align: 64, elements: !950, templateParams: !19, identifier: "9a0e12aadec30f4b4bd4490ad6c466bb")
!950 = !{!951}
!951 = !DICompositeType(tag: DW_TAG_variant_part, scope: !949, file: !2, size: 192, align: 64, elements: !952, templateParams: !19, identifier: "7308c689166f1c0775c86ffa6331425c", discriminator: !974)
!952 = !{!953, !970}
!953 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !951, file: !2, baseType: !954, size: 192, align: 64, extraData: i64 0)
!954 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !949, file: !2, size: 192, align: 64, elements: !955, templateParams: !968, identifier: "49deba1612185b02ea4b54a107d6709b")
!955 = !{!956}
!956 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !954, file: !2, baseType: !957, size: 128, align: 64, offset: 64)
!957 = !DICompositeType(tag: DW_TAG_structure_type, name: "(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>)", file: !2, size: 128, align: 64, elements: !958, templateParams: !19, identifier: "e66a9ef27c14dc0b6da2e7ff3e3f582e")
!958 = !{!959, !960}
!959 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !957, file: !2, baseType: !694, size: 64, align: 64)
!960 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !957, file: !2, baseType: !961, size: 64, align: 64, offset: 64)
!961 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlush<x86_64::structures::paging::page::Size1GiB>", scope: !322, file: !2, size: 64, align: 64, elements: !962, templateParams: !704, identifier: "545007f280a69b4da39ec715261d3d41")
!962 = !{!963}
!963 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !961, file: !2, baseType: !964, size: 64, align: 64)
!964 = !DICompositeType(tag: DW_TAG_structure_type, name: "Page<x86_64::structures::paging::page::Size1GiB>", scope: !669, file: !2, size: 64, align: 64, elements: !965, templateParams: !704, identifier: "3a90a75f54edcc46446a9bf84e490b63")
!965 = !{!966, !967}
!966 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !964, file: !2, baseType: !13, size: 64, align: 64)
!967 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !964, file: !2, baseType: !698, align: 8, offset: 64)
!968 = !{!969, !876}
!969 = !DITemplateTypeParameter(name: "T", type: !957)
!970 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !951, file: !2, baseType: !971, size: 192, align: 64, extraData: i64 1)
!971 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !949, file: !2, size: 192, align: 64, elements: !972, templateParams: !968, identifier: "63bc91b4c87f4ba45dd76cc0005da302")
!972 = !{!973}
!973 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !971, file: !2, baseType: !877, size: 128, align: 64, offset: 64)
!974 = !DIDerivedType(tag: DW_TAG_member, scope: !949, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!975 = !{!976, !977}
!976 = !DILocalVariable(name: "residual", arg: 1, scope: !946, file: !851, line: 1959, type: !895)
!977 = !DILocalVariable(name: "e", scope: !978, file: !851, line: 1961, type: !877, align: 8)
!978 = distinct !DILexicalBlock(scope: !946, file: !851, line: 1961, column: 13)
!979 = !{!969, !876, !926}
!980 = !DILocation(line: 1959, column: 22, scope: !946)
!981 = !DILocation(line: 1961, column: 17, scope: !946)
!982 = !DILocation(line: 1961, column: 17, scope: !978)
!983 = !DILocation(line: 726, column: 13, scope: !932, inlinedAt: !984)
!984 = distinct !DILocation(line: 1961, column: 27, scope: !978)
!985 = !DILocation(line: 728, column: 6, scope: !932, inlinedAt: !984)
!986 = !DILocation(line: 1961, column: 27, scope: !978)
!987 = !DILocation(line: 1961, column: 23, scope: !978)
!988 = !DILocation(line: 1963, column: 6, scope: !946)
!989 = distinct !DISubprogram(name: "from_residual<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>), x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hdc9023e1ef589474E", scope: !852, file: !851, line: 1959, type: !990, scopeLine: 1959, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1022, retainedNodes: !1018)
!990 = !DISubroutineType(types: !991)
!991 = !{!992, !895, !913}
!992 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>), x86_64::structures::paging::mapper::UnmapError>", scope: !189, file: !2, size: 192, align: 64, elements: !993, templateParams: !19, identifier: "c2d395dc6f9b40f6cdea3965f71362f1")
!993 = !{!994}
!994 = !DICompositeType(tag: DW_TAG_variant_part, scope: !992, file: !2, size: 192, align: 64, elements: !995, templateParams: !19, identifier: "4e7c885e2eef7942da484b9206221e8d", discriminator: !1017)
!995 = !{!996, !1013}
!996 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !994, file: !2, baseType: !997, size: 192, align: 64, extraData: i64 0)
!997 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !992, file: !2, size: 192, align: 64, elements: !998, templateParams: !1011, identifier: "a4a05a91178fe63e70f4aa40faa20506")
!998 = !{!999}
!999 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !997, file: !2, baseType: !1000, size: 128, align: 64, offset: 64)
!1000 = !DICompositeType(tag: DW_TAG_structure_type, name: "(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>)", file: !2, size: 128, align: 64, elements: !1001, templateParams: !19, identifier: "f4382fadca3fbc893617667302f5df59")
!1001 = !{!1002, !1003}
!1002 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1000, file: !2, baseType: !660, size: 64, align: 64)
!1003 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !1000, file: !2, baseType: !1004, size: 64, align: 64, offset: 64)
!1004 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlush<x86_64::structures::paging::page::Size4KiB>", scope: !322, file: !2, size: 64, align: 64, elements: !1005, templateParams: !672, identifier: "5ecb08530b882c34c569d5864d6c629f")
!1005 = !{!1006}
!1006 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1004, file: !2, baseType: !1007, size: 64, align: 64)
!1007 = !DICompositeType(tag: DW_TAG_structure_type, name: "Page<x86_64::structures::paging::page::Size4KiB>", scope: !669, file: !2, size: 64, align: 64, elements: !1008, templateParams: !672, identifier: "ca218a2087b1365d31641c954f8229df")
!1008 = !{!1009, !1010}
!1009 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !1007, file: !2, baseType: !13, size: 64, align: 64)
!1010 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !1007, file: !2, baseType: !665, align: 8, offset: 64)
!1011 = !{!1012, !876}
!1012 = !DITemplateTypeParameter(name: "T", type: !1000)
!1013 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !994, file: !2, baseType: !1014, size: 192, align: 64, extraData: i64 1)
!1014 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !992, file: !2, size: 192, align: 64, elements: !1015, templateParams: !1011, identifier: "7e7e3372217561901a7b6b3a8a4c851a")
!1015 = !{!1016}
!1016 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1014, file: !2, baseType: !877, size: 128, align: 64, offset: 64)
!1017 = !DIDerivedType(tag: DW_TAG_member, scope: !992, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!1018 = !{!1019, !1020}
!1019 = !DILocalVariable(name: "residual", arg: 1, scope: !989, file: !851, line: 1959, type: !895)
!1020 = !DILocalVariable(name: "e", scope: !1021, file: !851, line: 1961, type: !877, align: 8)
!1021 = distinct !DILexicalBlock(scope: !989, file: !851, line: 1961, column: 13)
!1022 = !{!1012, !876, !926}
!1023 = !DILocation(line: 1959, column: 22, scope: !989)
!1024 = !DILocation(line: 1961, column: 17, scope: !989)
!1025 = !DILocation(line: 1961, column: 17, scope: !1021)
!1026 = !DILocation(line: 726, column: 13, scope: !932, inlinedAt: !1027)
!1027 = distinct !DILocation(line: 1961, column: 27, scope: !1021)
!1028 = !DILocation(line: 728, column: 6, scope: !932, inlinedAt: !1027)
!1029 = !DILocation(line: 1961, column: 27, scope: !1021)
!1030 = !DILocation(line: 1961, column: 23, scope: !1021)
!1031 = !DILocation(line: 1963, column: 6, scope: !989)
!1032 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN41_$LT$bool$u20$as$u20$core..fmt..Debug$GT$3fmt17h24e409b5455e5b30E", scope: !1034, file: !1033, line: 2298, type: !1035, scopeLine: 2298, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !1038)
!1033 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "6b0c81a808d92ec5841ea47424002502")
!1034 = !DINamespace(name: "{impl#12}", scope: !108)
!1035 = !DISubroutineType(types: !1036)
!1036 = !{!188, !1037, !206}
!1037 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&bool", baseType: !306, size: 64, align: 64, dwarfAddressSpace: 0)
!1038 = !{!1039, !1040}
!1039 = !DILocalVariable(name: "self", arg: 1, scope: !1032, file: !1033, line: 2298, type: !1037)
!1040 = !DILocalVariable(name: "f", arg: 2, scope: !1032, file: !1033, line: 2298, type: !206)
!1041 = !DILocation(line: 2298, column: 12, scope: !1032)
!1042 = !DILocation(line: 2298, column: 19, scope: !1032)
!1043 = !DILocation(line: 2299, column: 9, scope: !1032)
!1044 = !DILocation(line: 2300, column: 6, scope: !1032)
!1045 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableIndex>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h10169cb9921d44c4E", scope: !1046, file: !1033, line: 2269, type: !1047, scopeLine: 2269, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1053, retainedNodes: !1050)
!1046 = !DINamespace(name: "{impl#53}", scope: !108)
!1047 = !DISubroutineType(types: !1048)
!1048 = !{!188, !1049, !206}
!1049 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::page_table::PageTableIndex", baseType: !631, size: 64, align: 64, dwarfAddressSpace: 0)
!1050 = !{!1051, !1052}
!1051 = !DILocalVariable(name: "self", arg: 1, scope: !1045, file: !1033, line: 2269, type: !1049)
!1052 = !DILocalVariable(name: "f", arg: 2, scope: !1045, file: !1033, line: 2269, type: !206)
!1053 = !{!1054}
!1054 = !DITemplateTypeParameter(name: "T", type: !632)
!1055 = !DILocation(line: 2269, column: 20, scope: !1045)
!1056 = !DILocation(line: 2269, column: 27, scope: !1045)
!1057 = !DILocation(line: 2269, column: 71, scope: !1045)
!1058 = !{i64 2}
!1059 = !DILocation(line: 2269, column: 62, scope: !1045)
!1060 = !DILocation(line: 2269, column: 84, scope: !1045)
!1061 = distinct !DISubprogram(name: "fmt<&mut x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a8218ac95c0b3dfE", scope: !1046, file: !1033, line: 2269, type: !1062, scopeLine: 2269, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1068, retainedNodes: !1065)
!1062 = !DISubroutineType(types: !1063)
!1063 = !{!188, !1064, !206}
!1064 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&&mut x86_64::structures::paging::page_table::PageTable", baseType: !585, size: 64, align: 64, dwarfAddressSpace: 0)
!1065 = !{!1066, !1067}
!1066 = !DILocalVariable(name: "self", arg: 1, scope: !1061, file: !1033, line: 2269, type: !1064)
!1067 = !DILocalVariable(name: "f", arg: 2, scope: !1061, file: !1033, line: 2269, type: !206)
!1068 = !{!1069}
!1069 = !DITemplateTypeParameter(name: "T", type: !586)
!1070 = !DILocation(line: 2269, column: 20, scope: !1061)
!1071 = !DILocation(line: 2269, column: 27, scope: !1061)
!1072 = !DILocation(line: 2269, column: 71, scope: !1061)
!1073 = !{i64 8}
!1074 = !DILocation(line: 2269, column: 62, scope: !1061)
!1075 = !DILocation(line: 2269, column: 84, scope: !1061)
!1076 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5d567ec4894ee26fE", scope: !1046, file: !1033, line: 2269, type: !1077, scopeLine: 2269, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1083, retainedNodes: !1080)
!1077 = !DISubroutineType(types: !1078)
!1078 = !{!188, !1079, !206}
!1079 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !610, size: 64, align: 64, dwarfAddressSpace: 0)
!1080 = !{!1081, !1082}
!1081 = !DILocalVariable(name: "self", arg: 1, scope: !1076, file: !1033, line: 2269, type: !1079)
!1082 = !DILocalVariable(name: "f", arg: 2, scope: !1076, file: !1033, line: 2269, type: !206)
!1083 = !{!1084}
!1084 = !DITemplateTypeParameter(name: "T", type: !611)
!1085 = !DILocation(line: 2269, column: 20, scope: !1076)
!1086 = !DILocation(line: 2269, column: 27, scope: !1076)
!1087 = !DILocation(line: 2269, column: 71, scope: !1076)
!1088 = !DILocation(line: 2269, column: 62, scope: !1076)
!1089 = !DILocation(line: 2269, column: 84, scope: !1076)
!1090 = distinct !DISubprogram(name: "fmt<x86_64::addr::PhysAddr>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f6f290079b6cb5eE", scope: !1046, file: !1033, line: 2269, type: !1091, scopeLine: 2269, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1097, retainedNodes: !1094)
!1091 = !DISubroutineType(types: !1092)
!1092 = !{!188, !1093, !206}
!1093 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::addr::PhysAddr", baseType: !643, size: 64, align: 64, dwarfAddressSpace: 0)
!1094 = !{!1095, !1096}
!1095 = !DILocalVariable(name: "self", arg: 1, scope: !1090, file: !1033, line: 2269, type: !1093)
!1096 = !DILocalVariable(name: "f", arg: 2, scope: !1090, file: !1033, line: 2269, type: !206)
!1097 = !{!1098}
!1098 = !DITemplateTypeParameter(name: "T", type: !351)
!1099 = !DILocation(line: 2269, column: 20, scope: !1090)
!1100 = !DILocation(line: 2269, column: 27, scope: !1090)
!1101 = !DILocation(line: 2269, column: 71, scope: !1090)
!1102 = !DILocation(line: 2269, column: 62, scope: !1090)
!1103 = !DILocation(line: 2269, column: 84, scope: !1090)
!1104 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6e093cce8580f7efE", scope: !1046, file: !1033, line: 2269, type: !1105, scopeLine: 2269, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1111, retainedNodes: !1108)
!1105 = !DISubroutineType(types: !1106)
!1106 = !{!188, !1107, !206}
!1107 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !37, size: 64, align: 64, dwarfAddressSpace: 0)
!1108 = !{!1109, !1110}
!1109 = !DILocalVariable(name: "self", arg: 1, scope: !1104, file: !1033, line: 2269, type: !1107)
!1110 = !DILocalVariable(name: "f", arg: 2, scope: !1104, file: !1033, line: 2269, type: !206)
!1111 = !{!1112}
!1112 = !DITemplateTypeParameter(name: "T", type: !38)
!1113 = !DILocation(line: 2269, column: 20, scope: !1104)
!1114 = !DILocation(line: 2269, column: 27, scope: !1104)
!1115 = !DILocation(line: 2269, column: 71, scope: !1104)
!1116 = !{i64 4}
!1117 = !DILocation(line: 2269, column: 62, scope: !1104)
!1118 = !DILocation(line: 2269, column: 84, scope: !1104)
!1119 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7612d3280b04ab2fE", scope: !1046, file: !1033, line: 2269, type: !1120, scopeLine: 2269, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1126, retainedNodes: !1123)
!1120 = !DISubroutineType(types: !1121)
!1121 = !{!188, !1122, !206}
!1122 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>", baseType: !733, size: 64, align: 64, dwarfAddressSpace: 0)
!1123 = !{!1124, !1125}
!1124 = !DILocalVariable(name: "self", arg: 1, scope: !1119, file: !1033, line: 2269, type: !1122)
!1125 = !DILocalVariable(name: "f", arg: 2, scope: !1119, file: !1033, line: 2269, type: !206)
!1126 = !{!1127}
!1127 = !DITemplateTypeParameter(name: "T", type: !678)
!1128 = !DILocation(line: 2269, column: 20, scope: !1119)
!1129 = !DILocation(line: 2269, column: 27, scope: !1119)
!1130 = !DILocation(line: 2269, column: 71, scope: !1119)
!1131 = !DILocation(line: 2269, column: 62, scope: !1119)
!1132 = !DILocation(line: 2269, column: 84, scope: !1119)
!1133 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h80545a0c173a2c1bE", scope: !1046, file: !1033, line: 2269, type: !1134, scopeLine: 2269, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1140, retainedNodes: !1137)
!1134 = !DISubroutineType(types: !1135)
!1135 = !{!188, !1136, !206}
!1136 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::mapper::offset_page_table::PhysOffset", baseType: !601, size: 64, align: 64, dwarfAddressSpace: 0)
!1137 = !{!1138, !1139}
!1138 = !DILocalVariable(name: "self", arg: 1, scope: !1133, file: !1033, line: 2269, type: !1136)
!1139 = !DILocalVariable(name: "f", arg: 2, scope: !1133, file: !1033, line: 2269, type: !206)
!1140 = !{!1141}
!1141 = !DITemplateTypeParameter(name: "T", type: !571)
!1142 = !DILocation(line: 2269, column: 20, scope: !1133)
!1143 = !DILocation(line: 2269, column: 27, scope: !1133)
!1144 = !DILocation(line: 2269, column: 71, scope: !1133)
!1145 = !DILocation(line: 2269, column: 62, scope: !1133)
!1146 = !DILocation(line: 2269, column: 84, scope: !1133)
!1147 = distinct !DISubprogram(name: "fmt<x86_64::instructions::tlb::Pcid>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h843289828f688d47E", scope: !1046, file: !1033, line: 2269, type: !1148, scopeLine: 2269, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1154, retainedNodes: !1151)
!1148 = !DISubroutineType(types: !1149)
!1149 = !{!188, !1150, !206}
!1150 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::instructions::tlb::Pcid", baseType: !382, size: 64, align: 64, dwarfAddressSpace: 0)
!1151 = !{!1152, !1153}
!1152 = !DILocalVariable(name: "self", arg: 1, scope: !1147, file: !1033, line: 2269, type: !1150)
!1153 = !DILocalVariable(name: "f", arg: 2, scope: !1147, file: !1033, line: 2269, type: !206)
!1154 = !{!1155}
!1155 = !DITemplateTypeParameter(name: "T", type: !383)
!1156 = !DILocation(line: 2269, column: 20, scope: !1147)
!1157 = !DILocation(line: 2269, column: 27, scope: !1147)
!1158 = !DILocation(line: 2269, column: 71, scope: !1147)
!1159 = !DILocation(line: 2269, column: 62, scope: !1147)
!1160 = !DILocation(line: 2269, column: 84, scope: !1147)
!1161 = distinct !DISubprogram(name: "fmt<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h89a50bc61acea0b0E", scope: !1046, file: !1033, line: 2269, type: !1162, scopeLine: 2269, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1168, retainedNodes: !1165)
!1162 = !DISubroutineType(types: !1163)
!1163 = !{!188, !1164, !206}
!1164 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]", baseType: !555, size: 64, align: 64, dwarfAddressSpace: 0)
!1165 = !{!1166, !1167}
!1166 = !DILocalVariable(name: "self", arg: 1, scope: !1161, file: !1033, line: 2269, type: !1164)
!1167 = !DILocalVariable(name: "f", arg: 2, scope: !1161, file: !1033, line: 2269, type: !206)
!1168 = !{!1169}
!1169 = !DITemplateTypeParameter(name: "T", type: !556)
!1170 = !DILocation(line: 2269, column: 20, scope: !1161)
!1171 = !DILocation(line: 2269, column: 27, scope: !1161)
!1172 = !DILocation(line: 2269, column: 71, scope: !1161)
!1173 = !DILocation(line: 2269, column: 62, scope: !1161)
!1174 = !DILocation(line: 2269, column: 84, scope: !1161)
!1175 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h8de9fcaddabc9b3eE", scope: !1046, file: !1033, line: 2269, type: !1176, scopeLine: 2269, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1182, retainedNodes: !1179)
!1176 = !DISubroutineType(types: !1177)
!1177 = !{!188, !1178, !206}
!1178 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::addr::VirtAddr", baseType: !12, size: 64, align: 64, dwarfAddressSpace: 0)
!1179 = !{!1180, !1181}
!1180 = !DILocalVariable(name: "self", arg: 1, scope: !1175, file: !1033, line: 2269, type: !1178)
!1181 = !DILocalVariable(name: "f", arg: 2, scope: !1175, file: !1033, line: 2269, type: !206)
!1182 = !{!1183}
!1183 = !DITemplateTypeParameter(name: "T", type: !13)
!1184 = !DILocation(line: 2269, column: 20, scope: !1175)
!1185 = !DILocation(line: 2269, column: 27, scope: !1175)
!1186 = !DILocation(line: 2269, column: 71, scope: !1175)
!1187 = !DILocation(line: 2269, column: 62, scope: !1175)
!1188 = !DILocation(line: 2269, column: 84, scope: !1175)
!1189 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableFlags>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h8e05047f7b05d7abE", scope: !1046, file: !1033, line: 2269, type: !1190, scopeLine: 2269, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1196, retainedNodes: !1193)
!1190 = !DISubroutineType(types: !1191)
!1191 = !{!188, !1192, !206}
!1192 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::page_table::PageTableFlags", baseType: !715, size: 64, align: 64, dwarfAddressSpace: 0)
!1193 = !{!1194, !1195}
!1194 = !DILocalVariable(name: "self", arg: 1, scope: !1189, file: !1033, line: 2269, type: !1192)
!1195 = !DILocalVariable(name: "f", arg: 2, scope: !1189, file: !1033, line: 2269, type: !206)
!1196 = !{!1197}
!1197 = !DITemplateTypeParameter(name: "T", type: !362)
!1198 = !DILocation(line: 2269, column: 20, scope: !1189)
!1199 = !DILocation(line: 2269, column: 27, scope: !1189)
!1200 = !DILocation(line: 2269, column: 71, scope: !1189)
!1201 = !DILocation(line: 2269, column: 62, scope: !1189)
!1202 = !DILocation(line: 2269, column: 84, scope: !1189)
!1203 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h8fcfc2d38cd8445bE", scope: !1046, file: !1033, line: 2269, type: !1204, scopeLine: 2269, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1210, retainedNodes: !1207)
!1204 = !DISubroutineType(types: !1205)
!1205 = !{!188, !1206, !206}
!1206 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::page_table::PageTableEntry", baseType: !82, size: 64, align: 64, dwarfAddressSpace: 0)
!1207 = !{!1208, !1209}
!1208 = !DILocalVariable(name: "self", arg: 1, scope: !1203, file: !1033, line: 2269, type: !1206)
!1209 = !DILocalVariable(name: "f", arg: 2, scope: !1203, file: !1033, line: 2269, type: !206)
!1210 = !{!1211}
!1211 = !DITemplateTypeParameter(name: "T", type: !83)
!1212 = !DILocation(line: 2269, column: 20, scope: !1203)
!1213 = !DILocation(line: 2269, column: 27, scope: !1203)
!1214 = !DILocation(line: 2269, column: 71, scope: !1203)
!1215 = !DILocation(line: 2269, column: 62, scope: !1203)
!1216 = !DILocation(line: 2269, column: 84, scope: !1203)
!1217 = distinct !DISubprogram(name: "fmt<[x86_64::addr::VirtAddr]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha6780bb501ebf6bfE", scope: !1046, file: !1033, line: 2269, type: !1218, scopeLine: 2269, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1182, retainedNodes: !1226)
!1218 = !DISubroutineType(types: !1219)
!1219 = !{!188, !1220, !206}
!1220 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[x86_64::addr::VirtAddr]", baseType: !1221, size: 64, align: 64, dwarfAddressSpace: 0)
!1221 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[x86_64::addr::VirtAddr]", file: !2, size: 128, align: 64, elements: !1222, templateParams: !19, identifier: "7146ba445f57be0bb8fd07529d4e9535")
!1222 = !{!1223, !1225}
!1223 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1221, file: !2, baseType: !1224, size: 64, align: 64)
!1224 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!1225 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1221, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1226 = !{!1227, !1228}
!1227 = !DILocalVariable(name: "self", arg: 1, scope: !1217, file: !1033, line: 2269, type: !1220)
!1228 = !DILocalVariable(name: "f", arg: 2, scope: !1217, file: !1033, line: 2269, type: !206)
!1229 = !DILocation(line: 2269, column: 20, scope: !1217)
!1230 = !DILocation(line: 2269, column: 27, scope: !1217)
!1231 = !DILocation(line: 2269, column: 71, scope: !1217)
!1232 = !DILocation(line: 2269, column: 62, scope: !1217)
!1233 = !DILocation(line: 2269, column: 84, scope: !1217)
!1234 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hc498c0eed0a13366E", scope: !1046, file: !1033, line: 2269, type: !1235, scopeLine: 2269, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1241, retainedNodes: !1238)
!1235 = !DISubroutineType(types: !1236)
!1236 = !{!188, !1237, !206}
!1237 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>", baseType: !724, size: 64, align: 64, dwarfAddressSpace: 0)
!1238 = !{!1239, !1240}
!1239 = !DILocalVariable(name: "self", arg: 1, scope: !1234, file: !1033, line: 2269, type: !1237)
!1240 = !DILocalVariable(name: "f", arg: 2, scope: !1234, file: !1033, line: 2269, type: !206)
!1241 = !{!1242}
!1242 = !DITemplateTypeParameter(name: "T", type: !694)
!1243 = !DILocation(line: 2269, column: 20, scope: !1234)
!1244 = !DILocation(line: 2269, column: 27, scope: !1234)
!1245 = !DILocation(line: 2269, column: 71, scope: !1234)
!1246 = !DILocation(line: 2269, column: 62, scope: !1234)
!1247 = !DILocation(line: 2269, column: 84, scope: !1234)
!1248 = distinct !DISubprogram(name: "fmt<[u64]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hdb022073ac63077fE", scope: !1046, file: !1033, line: 2269, type: !1249, scopeLine: 2269, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1260, retainedNodes: !1257)
!1249 = !DISubroutineType(types: !1250)
!1250 = !{!188, !1251, !206}
!1251 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[u64]", baseType: !1252, size: 64, align: 64, dwarfAddressSpace: 0)
!1252 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[u64]", file: !2, size: 128, align: 64, elements: !1253, templateParams: !19, identifier: "803397eb995586ff4ed3b1ff505b0687")
!1253 = !{!1254, !1256}
!1254 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1252, file: !2, baseType: !1255, size: 64, align: 64)
!1255 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !18, size: 64, align: 64, dwarfAddressSpace: 0)
!1256 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1252, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1257 = !{!1258, !1259}
!1258 = !DILocalVariable(name: "self", arg: 1, scope: !1248, file: !1033, line: 2269, type: !1251)
!1259 = !DILocalVariable(name: "f", arg: 2, scope: !1248, file: !1033, line: 2269, type: !206)
!1260 = !{!1261}
!1261 = !DITemplateTypeParameter(name: "T", type: !18)
!1262 = !DILocation(line: 2269, column: 20, scope: !1248)
!1263 = !DILocation(line: 2269, column: 27, scope: !1248)
!1264 = !DILocation(line: 2269, column: 71, scope: !1248)
!1265 = !DILocation(line: 2269, column: 62, scope: !1248)
!1266 = !DILocation(line: 2269, column: 84, scope: !1248)
!1267 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he156c8a5d66d3ea1E", scope: !1046, file: !1033, line: 2269, type: !1268, scopeLine: 2269, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1274, retainedNodes: !1271)
!1268 = !DISubroutineType(types: !1269)
!1269 = !{!188, !1270, !206}
!1270 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>", baseType: !742, size: 64, align: 64, dwarfAddressSpace: 0)
!1271 = !{!1272, !1273}
!1272 = !DILocalVariable(name: "self", arg: 1, scope: !1267, file: !1033, line: 2269, type: !1270)
!1273 = !DILocalVariable(name: "f", arg: 2, scope: !1267, file: !1033, line: 2269, type: !206)
!1274 = !{!1275}
!1275 = !DITemplateTypeParameter(name: "T", type: !660)
!1276 = !DILocation(line: 2269, column: 20, scope: !1267)
!1277 = !DILocation(line: 2269, column: 27, scope: !1267)
!1278 = !DILocation(line: 2269, column: 71, scope: !1267)
!1279 = !DILocation(line: 2269, column: 62, scope: !1267)
!1280 = !DILocation(line: 2269, column: 84, scope: !1267)
!1281 = distinct !DISubprogram(name: "fmt<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf1dfea0ca57c824bE", scope: !1046, file: !1033, line: 2269, type: !1282, scopeLine: 2269, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1111, retainedNodes: !1290)
!1282 = !DISubroutineType(types: !1283)
!1283 = !{!188, !1284, !206}
!1284 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>]", baseType: !1285, size: 64, align: 64, dwarfAddressSpace: 0)
!1285 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>]", file: !2, size: 128, align: 64, elements: !1286, templateParams: !19, identifier: "6d47cf859ac2f2177bc328bfb82ae536")
!1286 = !{!1287, !1289}
!1287 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1285, file: !2, baseType: !1288, size: 64, align: 64)
!1288 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !38, size: 64, align: 64, dwarfAddressSpace: 0)
!1289 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1285, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1290 = !{!1291, !1292}
!1291 = !DILocalVariable(name: "self", arg: 1, scope: !1281, file: !1033, line: 2269, type: !1284)
!1292 = !DILocalVariable(name: "f", arg: 2, scope: !1281, file: !1033, line: 2269, type: !206)
!1293 = !DILocation(line: 2269, column: 20, scope: !1281)
!1294 = !DILocation(line: 2269, column: 27, scope: !1281)
!1295 = !DILocation(line: 2269, column: 71, scope: !1281)
!1296 = !DILocation(line: 2269, column: 62, scope: !1281)
!1297 = !DILocation(line: 2269, column: 84, scope: !1281)
!1298 = distinct !DISubprogram(name: "get_bits<core::ops::range::Range<usize>>", linkageName: "_ZN43_$LT$u16$u20$as$u20$bit_field..BitField$GT$8get_bits17h6e433958e6c7ce9bE", scope: !1300, file: !1299, line: 222, type: !1302, scopeLine: 222, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1319, retainedNodes: !1312)
!1299 = !DIFile(filename: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/bit_field-0.10.1/src/lib.rs", directory: "", checksumkind: CSK_MD5, checksum: "06d6ae76c286c9465509ffd6bd39fdfa")
!1300 = !DINamespace(name: "{impl#2}", scope: !1301)
!1301 = !DINamespace(name: "bit_field", scope: null)
!1302 = !DISubroutineType(types: !1303)
!1303 = !{!43, !396, !1304}
!1304 = !DICompositeType(tag: DW_TAG_structure_type, name: "Range<usize>", scope: !1305, file: !2, size: 128, align: 64, elements: !1307, templateParams: !1310, identifier: "18cd61c87dbf51eb4088b653e33d00b5")
!1305 = !DINamespace(name: "range", scope: !1306)
!1306 = !DINamespace(name: "ops", scope: !56)
!1307 = !{!1308, !1309}
!1308 = !DIDerivedType(tag: DW_TAG_member, name: "start", scope: !1304, file: !2, baseType: !9, size: 64, align: 64)
!1309 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1304, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1310 = !{!1311}
!1311 = !DITemplateTypeParameter(name: "Idx", type: !9)
!1312 = !{!1313, !1314, !1315, !1317}
!1313 = !DILocalVariable(name: "self", arg: 1, scope: !1298, file: !1299, line: 222, type: !396)
!1314 = !DILocalVariable(name: "range", arg: 2, scope: !1298, file: !1299, line: 222, type: !1304)
!1315 = !DILocalVariable(name: "range", scope: !1316, file: !1299, line: 223, type: !1304, align: 8)
!1316 = distinct !DILexicalBlock(scope: !1298, file: !1299, line: 223, column: 17)
!1317 = !DILocalVariable(name: "bits", scope: !1318, file: !1299, line: 230, type: !43, align: 2)
!1318 = distinct !DILexicalBlock(scope: !1316, file: !1299, line: 230, column: 17)
!1319 = !{!1320}
!1320 = !DITemplateTypeParameter(name: "T", type: !1304)
!1321 = !DILocation(line: 222, column: 48, scope: !1298)
!1322 = !DILocation(line: 222, column: 55, scope: !1298)
!1323 = !DILocation(line: 223, column: 29, scope: !1298)
!1324 = !DILocation(line: 223, column: 21, scope: !1316)
!1325 = !DILocation(line: 225, column: 25, scope: !1316)
!1326 = !DILocation(line: 225, column: 17, scope: !1316)
!1327 = !DILocation(line: 226, column: 25, scope: !1316)
!1328 = !DILocation(line: 226, column: 17, scope: !1316)
!1329 = !DILocation(line: 227, column: 25, scope: !1316)
!1330 = !DILocation(line: 227, column: 17, scope: !1316)
!1331 = !DILocation(line: 230, column: 28, scope: !1316)
!1332 = !DILocation(line: 230, column: 37, scope: !1316)
!1333 = !DILocation(line: 230, column: 71, scope: !1316)
!1334 = !DILocation(line: 230, column: 21, scope: !1318)
!1335 = !DILocation(line: 233, column: 17, scope: !1318)
!1336 = !DILocation(line: 234, column: 14, scope: !1298)
!1337 = distinct !DISubprogram(name: "get_bit", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17h5b76c4ad61ae1b1eE", scope: !1338, file: !1299, line: 215, type: !1339, scopeLine: 215, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !1341)
!1338 = !DINamespace(name: "{impl#4}", scope: !1301)
!1339 = !DISubroutineType(types: !1340)
!1340 = !{!306, !28, !9}
!1341 = !{!1342, !1343}
!1342 = !DILocalVariable(name: "self", arg: 1, scope: !1337, file: !1299, line: 215, type: !28)
!1343 = !DILocalVariable(name: "bit", arg: 2, scope: !1337, file: !1299, line: 215, type: !9)
!1344 = !DILocation(line: 215, column: 24, scope: !1337)
!1345 = !DILocation(line: 215, column: 31, scope: !1337)
!1346 = !DILocation(line: 216, column: 25, scope: !1337)
!1347 = !DILocation(line: 216, column: 17, scope: !1337)
!1348 = !DILocation(line: 218, column: 18, scope: !1337)
!1349 = !DILocation(line: 218, column: 26, scope: !1337)
!1350 = !DILocation(line: 218, column: 17, scope: !1337)
!1351 = !DILocation(line: 219, column: 14, scope: !1337)
!1352 = distinct !DISubprogram(name: "get_bits<core::ops::range::Range<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h10649821d5cc63acE", scope: !1338, file: !1299, line: 222, type: !1353, scopeLine: 222, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1319, retainedNodes: !1355)
!1353 = !DISubroutineType(types: !1354)
!1354 = !{!18, !28, !1304}
!1355 = !{!1356, !1357, !1358, !1360}
!1356 = !DILocalVariable(name: "self", arg: 1, scope: !1352, file: !1299, line: 222, type: !28)
!1357 = !DILocalVariable(name: "range", arg: 2, scope: !1352, file: !1299, line: 222, type: !1304)
!1358 = !DILocalVariable(name: "range", scope: !1359, file: !1299, line: 223, type: !1304, align: 8)
!1359 = distinct !DILexicalBlock(scope: !1352, file: !1299, line: 223, column: 17)
!1360 = !DILocalVariable(name: "bits", scope: !1361, file: !1299, line: 230, type: !18, align: 8)
!1361 = distinct !DILexicalBlock(scope: !1359, file: !1299, line: 230, column: 17)
!1362 = !DILocation(line: 222, column: 48, scope: !1352)
!1363 = !DILocation(line: 222, column: 55, scope: !1352)
!1364 = !DILocation(line: 223, column: 29, scope: !1352)
!1365 = !DILocation(line: 223, column: 21, scope: !1359)
!1366 = !DILocation(line: 225, column: 25, scope: !1359)
!1367 = !DILocation(line: 225, column: 17, scope: !1359)
!1368 = !DILocation(line: 226, column: 25, scope: !1359)
!1369 = !DILocation(line: 226, column: 17, scope: !1359)
!1370 = !DILocation(line: 227, column: 25, scope: !1359)
!1371 = !DILocation(line: 227, column: 17, scope: !1359)
!1372 = !DILocation(line: 230, column: 28, scope: !1359)
!1373 = !DILocation(line: 230, column: 37, scope: !1359)
!1374 = !DILocation(line: 230, column: 71, scope: !1359)
!1375 = !DILocation(line: 230, column: 21, scope: !1361)
!1376 = !DILocation(line: 233, column: 17, scope: !1361)
!1377 = !DILocation(line: 234, column: 14, scope: !1352)
!1378 = distinct !DISubprogram(name: "get_bits<core::ops::range::RangeFrom<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17hdf6797fc60a4e504E", scope: !1338, file: !1299, line: 222, type: !1379, scopeLine: 222, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1391, retainedNodes: !1384)
!1379 = !DISubroutineType(types: !1380)
!1380 = !{!18, !28, !1381}
!1381 = !DICompositeType(tag: DW_TAG_structure_type, name: "RangeFrom<usize>", scope: !1305, file: !2, size: 64, align: 64, elements: !1382, templateParams: !1310, identifier: "633fa894cee051e54c34353f6c506c59")
!1382 = !{!1383}
!1383 = !DIDerivedType(tag: DW_TAG_member, name: "start", scope: !1381, file: !2, baseType: !9, size: 64, align: 64)
!1384 = !{!1385, !1386, !1387, !1389}
!1385 = !DILocalVariable(name: "self", arg: 1, scope: !1378, file: !1299, line: 222, type: !28)
!1386 = !DILocalVariable(name: "range", arg: 2, scope: !1378, file: !1299, line: 222, type: !1381)
!1387 = !DILocalVariable(name: "range", scope: !1388, file: !1299, line: 223, type: !1304, align: 8)
!1388 = distinct !DILexicalBlock(scope: !1378, file: !1299, line: 223, column: 17)
!1389 = !DILocalVariable(name: "bits", scope: !1390, file: !1299, line: 230, type: !18, align: 8)
!1390 = distinct !DILexicalBlock(scope: !1388, file: !1299, line: 230, column: 17)
!1391 = !{!1392}
!1392 = !DITemplateTypeParameter(name: "T", type: !1381)
!1393 = !DILocation(line: 222, column: 48, scope: !1378)
!1394 = !DILocation(line: 222, column: 55, scope: !1378)
!1395 = !DILocation(line: 223, column: 29, scope: !1378)
!1396 = !DILocation(line: 223, column: 21, scope: !1388)
!1397 = !DILocation(line: 225, column: 25, scope: !1388)
!1398 = !DILocation(line: 225, column: 17, scope: !1388)
!1399 = !DILocation(line: 226, column: 25, scope: !1388)
!1400 = !DILocation(line: 226, column: 17, scope: !1388)
!1401 = !DILocation(line: 227, column: 25, scope: !1388)
!1402 = !DILocation(line: 227, column: 17, scope: !1388)
!1403 = !DILocation(line: 230, column: 28, scope: !1388)
!1404 = !DILocation(line: 230, column: 37, scope: !1388)
!1405 = !DILocation(line: 230, column: 71, scope: !1388)
!1406 = !DILocation(line: 230, column: 21, scope: !1390)
!1407 = !DILocation(line: 233, column: 17, scope: !1390)
!1408 = !DILocation(line: 234, column: 14, scope: !1378)
!1409 = distinct !DISubprogram(name: "set_bits<core::ops::range::Range<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hdd453f2e6ea910f6E", scope: !1338, file: !1299, line: 250, type: !1410, scopeLine: 250, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1319, retainedNodes: !1413)
!1410 = !DISubroutineType(types: !1411)
!1411 = !{!1412, !1412, !1304, !18}
!1412 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut u64", baseType: !18, size: 64, align: 64, dwarfAddressSpace: 0)
!1413 = !{!1414, !1415, !1416, !1417, !1419}
!1414 = !DILocalVariable(name: "self", arg: 1, scope: !1409, file: !1299, line: 250, type: !1412)
!1415 = !DILocalVariable(name: "range", arg: 2, scope: !1409, file: !1299, line: 250, type: !1304)
!1416 = !DILocalVariable(name: "value", arg: 3, scope: !1409, file: !1299, line: 250, type: !18)
!1417 = !DILocalVariable(name: "range", scope: !1418, file: !1299, line: 251, type: !1304, align: 8)
!1418 = distinct !DILexicalBlock(scope: !1409, file: !1299, line: 251, column: 17)
!1419 = !DILocalVariable(name: "bitmask", scope: !1420, file: !1299, line: 260, type: !18, align: 8)
!1420 = distinct !DILexicalBlock(scope: !1418, file: !1299, line: 260, column: 17)
!1421 = !DILocation(line: 250, column: 48, scope: !1409)
!1422 = !DILocation(line: 250, column: 59, scope: !1409)
!1423 = !DILocation(line: 250, column: 69, scope: !1409)
!1424 = !DILocation(line: 251, column: 29, scope: !1409)
!1425 = !DILocation(line: 251, column: 21, scope: !1418)
!1426 = !DILocation(line: 253, column: 25, scope: !1418)
!1427 = !DILocation(line: 253, column: 17, scope: !1418)
!1428 = !DILocation(line: 254, column: 25, scope: !1418)
!1429 = !DILocation(line: 254, column: 17, scope: !1418)
!1430 = !DILocation(line: 255, column: 25, scope: !1418)
!1431 = !DILocation(line: 255, column: 17, scope: !1418)
!1432 = !DILocation(line: 256, column: 54, scope: !1418)
!1433 = !DILocation(line: 256, column: 34, scope: !1418)
!1434 = !DILocation(line: 256, column: 25, scope: !1418)
!1435 = !DILocation(line: 257, column: 45, scope: !1418)
!1436 = !DILocation(line: 257, column: 25, scope: !1418)
!1437 = !DILocation(line: 256, column: 17, scope: !1418)
!1438 = !DILocation(line: 260, column: 45, scope: !1418)
!1439 = !DILocation(line: 260, column: 39, scope: !1418)
!1440 = !DILocation(line: 261, column: 37, scope: !1418)
!1441 = !DILocation(line: 260, column: 38, scope: !1418)
!1442 = !DILocation(line: 260, column: 37, scope: !1418)
!1443 = !DILocation(line: 260, column: 21, scope: !1420)
!1444 = !DILocation(line: 265, column: 26, scope: !1420)
!1445 = !DILocation(line: 265, column: 25, scope: !1420)
!1446 = !DILocation(line: 265, column: 45, scope: !1420)
!1447 = !DILocation(line: 265, column: 17, scope: !1420)
!1448 = !DILocation(line: 268, column: 14, scope: !1409)
!1449 = distinct !DISubprogram(name: "set_bits<core::ops::range::RangeFrom<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he1d6f46380e177b9E", scope: !1338, file: !1299, line: 250, type: !1450, scopeLine: 250, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1391, retainedNodes: !1452)
!1450 = !DISubroutineType(types: !1451)
!1451 = !{!1412, !1412, !1381, !18}
!1452 = !{!1453, !1454, !1455, !1456, !1458}
!1453 = !DILocalVariable(name: "self", arg: 1, scope: !1449, file: !1299, line: 250, type: !1412)
!1454 = !DILocalVariable(name: "range", arg: 2, scope: !1449, file: !1299, line: 250, type: !1381)
!1455 = !DILocalVariable(name: "value", arg: 3, scope: !1449, file: !1299, line: 250, type: !18)
!1456 = !DILocalVariable(name: "range", scope: !1457, file: !1299, line: 251, type: !1304, align: 8)
!1457 = distinct !DILexicalBlock(scope: !1449, file: !1299, line: 251, column: 17)
!1458 = !DILocalVariable(name: "bitmask", scope: !1459, file: !1299, line: 260, type: !18, align: 8)
!1459 = distinct !DILexicalBlock(scope: !1457, file: !1299, line: 260, column: 17)
!1460 = !DILocation(line: 250, column: 48, scope: !1449)
!1461 = !DILocation(line: 250, column: 59, scope: !1449)
!1462 = !DILocation(line: 250, column: 69, scope: !1449)
!1463 = !DILocation(line: 251, column: 29, scope: !1449)
!1464 = !DILocation(line: 251, column: 21, scope: !1457)
!1465 = !DILocation(line: 253, column: 25, scope: !1457)
!1466 = !DILocation(line: 253, column: 17, scope: !1457)
!1467 = !DILocation(line: 254, column: 25, scope: !1457)
!1468 = !DILocation(line: 254, column: 17, scope: !1457)
!1469 = !DILocation(line: 255, column: 25, scope: !1457)
!1470 = !DILocation(line: 255, column: 17, scope: !1457)
!1471 = !DILocation(line: 256, column: 54, scope: !1457)
!1472 = !DILocation(line: 256, column: 34, scope: !1457)
!1473 = !DILocation(line: 256, column: 25, scope: !1457)
!1474 = !DILocation(line: 257, column: 45, scope: !1457)
!1475 = !DILocation(line: 257, column: 25, scope: !1457)
!1476 = !DILocation(line: 256, column: 17, scope: !1457)
!1477 = !DILocation(line: 260, column: 45, scope: !1457)
!1478 = !DILocation(line: 260, column: 39, scope: !1457)
!1479 = !DILocation(line: 261, column: 37, scope: !1457)
!1480 = !DILocation(line: 260, column: 38, scope: !1457)
!1481 = !DILocation(line: 260, column: 37, scope: !1457)
!1482 = !DILocation(line: 260, column: 21, scope: !1459)
!1483 = !DILocation(line: 265, column: 26, scope: !1459)
!1484 = !DILocation(line: 265, column: 25, scope: !1459)
!1485 = !DILocation(line: 265, column: 45, scope: !1459)
!1486 = !DILocation(line: 265, column: 17, scope: !1459)
!1487 = !DILocation(line: 268, column: 14, scope: !1449)
!1488 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h03a8bece2f65f7ebE", scope: !1489, file: !1033, line: 2494, type: !1490, scopeLine: 2494, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1210, retainedNodes: !1497)
!1489 = !DINamespace(name: "{impl#24}", scope: !108)
!1490 = !DISubroutineType(types: !1491)
!1491 = !{!188, !1492, !206}
!1492 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[x86_64::structures::paging::page_table::PageTableEntry]", file: !2, size: 128, align: 64, elements: !1493, templateParams: !19, identifier: "9b3ee34ee791c611e80bed48a05af5d4")
!1493 = !{!1494, !1496}
!1494 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1492, file: !2, baseType: !1495, size: 64, align: 64)
!1495 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !83, size: 64, align: 64, dwarfAddressSpace: 0)
!1496 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1492, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1497 = !{!1498, !1499}
!1498 = !DILocalVariable(name: "self", arg: 1, scope: !1488, file: !1033, line: 2494, type: !1492)
!1499 = !DILocalVariable(name: "f", arg: 2, scope: !1488, file: !1033, line: 2494, type: !206)
!1500 = !DILocation(line: 2494, column: 12, scope: !1488)
!1501 = !DILocation(line: 2494, column: 19, scope: !1488)
!1502 = !DILocation(line: 2495, column: 9, scope: !1488)
!1503 = !DILocation(line: 2495, column: 32, scope: !1488)
!1504 = !DILocation(line: 2496, column: 6, scope: !1488)
!1505 = distinct !DISubprogram(name: "fmt<u64>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h109b1ab659d20939E", scope: !1489, file: !1033, line: 2494, type: !1506, scopeLine: 2494, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1260, retainedNodes: !1508)
!1506 = !DISubroutineType(types: !1507)
!1507 = !{!188, !1252, !206}
!1508 = !{!1509, !1510}
!1509 = !DILocalVariable(name: "self", arg: 1, scope: !1505, file: !1033, line: 2494, type: !1252)
!1510 = !DILocalVariable(name: "f", arg: 2, scope: !1505, file: !1033, line: 2494, type: !206)
!1511 = !DILocation(line: 2494, column: 12, scope: !1505)
!1512 = !DILocation(line: 2494, column: 19, scope: !1505)
!1513 = !DILocation(line: 2495, column: 9, scope: !1505)
!1514 = !DILocation(line: 2495, column: 32, scope: !1505)
!1515 = !DILocation(line: 2496, column: 6, scope: !1505)
!1516 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h1823613b24c761eeE", scope: !1489, file: !1033, line: 2494, type: !1517, scopeLine: 2494, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1182, retainedNodes: !1519)
!1517 = !DISubroutineType(types: !1518)
!1518 = !{!188, !1221, !206}
!1519 = !{!1520, !1521}
!1520 = !DILocalVariable(name: "self", arg: 1, scope: !1516, file: !1033, line: 2494, type: !1221)
!1521 = !DILocalVariable(name: "f", arg: 2, scope: !1516, file: !1033, line: 2494, type: !206)
!1522 = !DILocation(line: 2494, column: 12, scope: !1516)
!1523 = !DILocation(line: 2494, column: 19, scope: !1516)
!1524 = !DILocation(line: 2495, column: 9, scope: !1516)
!1525 = !DILocation(line: 2495, column: 32, scope: !1516)
!1526 = !DILocation(line: 2496, column: 6, scope: !1516)
!1527 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17hb07f583e2af0f221E", scope: !1489, file: !1033, line: 2494, type: !1528, scopeLine: 2494, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1111, retainedNodes: !1530)
!1528 = !DISubroutineType(types: !1529)
!1529 = !{!188, !1285, !206}
!1530 = !{!1531, !1532}
!1531 = !DILocalVariable(name: "self", arg: 1, scope: !1527, file: !1033, line: 2494, type: !1285)
!1532 = !DILocalVariable(name: "f", arg: 2, scope: !1527, file: !1033, line: 2494, type: !206)
!1533 = !DILocation(line: 2494, column: 12, scope: !1527)
!1534 = !DILocation(line: 2494, column: 19, scope: !1527)
!1535 = !DILocation(line: 2495, column: 9, scope: !1527)
!1536 = !DILocation(line: 2495, column: 32, scope: !1527)
!1537 = !DILocation(line: 2496, column: 6, scope: !1527)
!1538 = distinct !DISubprogram(name: "{constructor#0}", linkageName: "_ZN4core3fmt2rt5Count2Is17h99d22f0f0d23e294E", scope: !1540, file: !1539, line: 48, type: !1542, scopeLine: 48, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !1544)
!1539 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/rt.rs", directory: "", checksumkind: CSK_MD5, checksum: "113796e3f7e0ea158177fb3be1c4c32b")
!1540 = !DINamespace(name: "Is", scope: !1541)
!1541 = !DINamespace(name: "Count", scope: !137)
!1542 = !DISubroutineType(types: !1543)
!1543 = !{!151, !9}
!1544 = !{!1545}
!1545 = !DILocalVariable(arg: 1, scope: !1538, file: !1539, line: 48, type: !9)
!1546 = !DILocation(line: 48, column: 5, scope: !1538)
!1547 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17h847b4a845911390eE", scope: !1549, file: !1548, line: 185, type: !1551, scopeLine: 185, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !1553)
!1548 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/num.rs", directory: "", checksumkind: CSK_MD5, checksum: "02359a317e793c1b82de7b934f87f847")
!1549 = !DINamespace(name: "{impl#85}", scope: !1550)
!1550 = !DINamespace(name: "num", scope: !108)
!1551 = !DISubroutineType(types: !1552)
!1552 = !{!188, !396, !206}
!1553 = !{!1554, !1555}
!1554 = !DILocalVariable(name: "self", arg: 1, scope: !1547, file: !1548, line: 185, type: !396)
!1555 = !DILocalVariable(name: "f", arg: 2, scope: !1547, file: !1548, line: 185, type: !206)
!1556 = !DILocation(line: 185, column: 20, scope: !1547)
!1557 = !DILocation(line: 185, column: 27, scope: !1547)
!1558 = !DILocation(line: 186, column: 20, scope: !1547)
!1559 = !DILocation(line: 188, column: 27, scope: !1547)
!1560 = !DILocation(line: 187, column: 21, scope: !1547)
!1561 = !DILocation(line: 193, column: 14, scope: !1547)
!1562 = !{i8 0, i8 2}
!1563 = !DILocation(line: 191, column: 21, scope: !1547)
!1564 = !DILocation(line: 189, column: 21, scope: !1547)
!1565 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17he2c0a6bca73d7513E", scope: !1566, file: !1548, line: 185, type: !1567, scopeLine: 185, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !1569)
!1566 = !DINamespace(name: "{impl#86}", scope: !1550)
!1567 = !DISubroutineType(types: !1568)
!1568 = !{!188, !405, !206}
!1569 = !{!1570, !1571}
!1570 = !DILocalVariable(name: "self", arg: 1, scope: !1565, file: !1548, line: 185, type: !405)
!1571 = !DILocalVariable(name: "f", arg: 2, scope: !1565, file: !1548, line: 185, type: !206)
!1572 = !DILocation(line: 185, column: 20, scope: !1565)
!1573 = !DILocation(line: 185, column: 27, scope: !1565)
!1574 = !DILocation(line: 186, column: 20, scope: !1565)
!1575 = !DILocation(line: 188, column: 27, scope: !1565)
!1576 = !DILocation(line: 187, column: 21, scope: !1565)
!1577 = !DILocation(line: 193, column: 14, scope: !1565)
!1578 = !DILocation(line: 191, column: 21, scope: !1565)
!1579 = !DILocation(line: 189, column: 21, scope: !1565)
!1580 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17h2d63827e02071053E", scope: !1581, file: !1548, line: 185, type: !1582, scopeLine: 185, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !1584)
!1581 = !DINamespace(name: "{impl#87}", scope: !1550)
!1582 = !DISubroutineType(types: !1583)
!1583 = !{!188, !28, !206}
!1584 = !{!1585, !1586}
!1585 = !DILocalVariable(name: "self", arg: 1, scope: !1580, file: !1548, line: 185, type: !28)
!1586 = !DILocalVariable(name: "f", arg: 2, scope: !1580, file: !1548, line: 185, type: !206)
!1587 = !DILocation(line: 185, column: 20, scope: !1580)
!1588 = !DILocation(line: 185, column: 27, scope: !1580)
!1589 = !DILocation(line: 186, column: 20, scope: !1580)
!1590 = !DILocation(line: 188, column: 27, scope: !1580)
!1591 = !DILocation(line: 187, column: 21, scope: !1580)
!1592 = !DILocation(line: 193, column: 14, scope: !1580)
!1593 = !DILocation(line: 191, column: 21, scope: !1580)
!1594 = !DILocation(line: 189, column: 21, scope: !1580)
!1595 = distinct !DISubprogram(name: "entries<&x86_64::addr::VirtAddr, core::slice::iter::Iter<x86_64::addr::VirtAddr>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17h99e39c9e13e036a6E", scope: !1597, file: !1596, line: 627, type: !1606, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1632, retainedNodes: !1625)
!1596 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/builders.rs", directory: "", checksumkind: CSK_MD5, checksum: "1d369067f6435760f7cc849d2e066cf9")
!1597 = !DICompositeType(tag: DW_TAG_structure_type, name: "DebugList", scope: !1598, file: !2, size: 128, align: 64, elements: !1599, templateParams: !19, identifier: "ae07da23b080ec60b105d8215b18a026")
!1598 = !DINamespace(name: "builders", scope: !108)
!1599 = !{!1600}
!1600 = !DIDerivedType(tag: DW_TAG_member, name: "inner", scope: !1597, file: !2, baseType: !1601, size: 128, align: 64)
!1601 = !DICompositeType(tag: DW_TAG_structure_type, name: "DebugInner", scope: !1598, file: !2, size: 128, align: 64, elements: !1602, templateParams: !19, identifier: "ee606292d8e267aa410b9fb0fdbcf0f1")
!1602 = !{!1603, !1604, !1605}
!1603 = !DIDerivedType(tag: DW_TAG_member, name: "fmt", scope: !1601, file: !2, baseType: !206, size: 64, align: 64)
!1604 = !DIDerivedType(tag: DW_TAG_member, name: "result", scope: !1601, file: !2, baseType: !188, size: 8, align: 8, offset: 64)
!1605 = !DIDerivedType(tag: DW_TAG_member, name: "has_fields", scope: !1601, file: !2, baseType: !306, size: 8, align: 8, offset: 72)
!1606 = !DISubroutineType(types: !1607)
!1607 = !{!1608, !1608, !1609}
!1608 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::fmt::builders::DebugList", baseType: !1597, size: 64, align: 64, dwarfAddressSpace: 0)
!1609 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<x86_64::addr::VirtAddr>", scope: !1610, file: !2, size: 128, align: 64, elements: !1612, templateParams: !1182, identifier: "b6e55c207c6929ac200ce6c8045b6acb")
!1610 = !DINamespace(name: "iter", scope: !1611)
!1611 = !DINamespace(name: "slice", scope: !56)
!1612 = !{!1613, !1620, !1621}
!1613 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1609, file: !2, baseType: !1614, size: 64, align: 64, offset: 64)
!1614 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<x86_64::addr::VirtAddr>", scope: !1615, file: !2, size: 64, align: 64, elements: !1617, templateParams: !1182, identifier: "e57dbc686c0c5e5f9381b0d8c467645d")
!1615 = !DINamespace(name: "non_null", scope: !1616)
!1616 = !DINamespace(name: "ptr", scope: !56)
!1617 = !{!1618}
!1618 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1614, file: !2, baseType: !1619, size: 64, align: 64)
!1619 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::addr::VirtAddr", baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!1620 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1609, file: !2, baseType: !1619, size: 64, align: 64)
!1621 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1609, file: !2, baseType: !1622, align: 8)
!1622 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&x86_64::addr::VirtAddr>", scope: !55, file: !2, align: 8, elements: !19, templateParams: !1623, identifier: "612da2233a25e7009a65cc8ad6f3314")
!1623 = !{!1624}
!1624 = !DITemplateTypeParameter(name: "T", type: !12)
!1625 = !{!1626, !1627, !1628, !1630}
!1626 = !DILocalVariable(name: "self", arg: 1, scope: !1595, file: !1596, line: 627, type: !1608)
!1627 = !DILocalVariable(name: "entries", arg: 2, scope: !1595, file: !1596, line: 627, type: !1609)
!1628 = !DILocalVariable(name: "iter", scope: !1629, file: !1596, line: 632, type: !1609, align: 8)
!1629 = distinct !DILexicalBlock(scope: !1595, file: !1596, line: 632, column: 9)
!1630 = !DILocalVariable(name: "entry", scope: !1631, file: !1596, line: 632, type: !12, align: 8)
!1631 = distinct !DILexicalBlock(scope: !1629, file: !1596, line: 632, column: 30)
!1632 = !{!1633, !1634}
!1633 = !DITemplateTypeParameter(name: "D", type: !12)
!1634 = !DITemplateTypeParameter(name: "I", type: !1609)
!1635 = !DILocation(line: 627, column: 26, scope: !1595)
!1636 = !DILocation(line: 627, column: 37, scope: !1595)
!1637 = !DILocation(line: 632, column: 22, scope: !1629)
!1638 = !DILocation(line: 632, column: 13, scope: !1631)
!1639 = !DILocation(line: 632, column: 22, scope: !1595)
!1640 = !DILocation(line: 632, column: 9, scope: !1629)
!1641 = !DILocation(line: 636, column: 6, scope: !1595)
!1642 = !DILocation(line: 632, column: 13, scope: !1629)
!1643 = !DILocation(line: 633, column: 13, scope: !1631)
!1644 = !DILocation(line: 634, column: 9, scope: !1629)
!1645 = distinct !DISubprogram(name: "entries<&u64, core::slice::iter::Iter<u64>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17hb53b0a4826af55a2E", scope: !1597, file: !1596, line: 627, type: !1646, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1667, retainedNodes: !1660)
!1646 = !DISubroutineType(types: !1647)
!1647 = !{!1608, !1608, !1648}
!1648 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<u64>", scope: !1610, file: !2, size: 128, align: 64, elements: !1649, templateParams: !1260, identifier: "8de94cc60d64ec7b8b5c53297b71f93c")
!1649 = !{!1650, !1655, !1656}
!1650 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1648, file: !2, baseType: !1651, size: 64, align: 64, offset: 64)
!1651 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<u64>", scope: !1615, file: !2, size: 64, align: 64, elements: !1652, templateParams: !1260, identifier: "c10d68252c0cb067f39185ad63a7508a")
!1652 = !{!1653}
!1653 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1651, file: !2, baseType: !1654, size: 64, align: 64)
!1654 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const u64", baseType: !18, size: 64, align: 64, dwarfAddressSpace: 0)
!1655 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1648, file: !2, baseType: !1654, size: 64, align: 64)
!1656 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1648, file: !2, baseType: !1657, align: 8)
!1657 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&u64>", scope: !55, file: !2, align: 8, elements: !19, templateParams: !1658, identifier: "3fcea27ec7f5963fbad58b2810a4da98")
!1658 = !{!1659}
!1659 = !DITemplateTypeParameter(name: "T", type: !28)
!1660 = !{!1661, !1662, !1663, !1665}
!1661 = !DILocalVariable(name: "self", arg: 1, scope: !1645, file: !1596, line: 627, type: !1608)
!1662 = !DILocalVariable(name: "entries", arg: 2, scope: !1645, file: !1596, line: 627, type: !1648)
!1663 = !DILocalVariable(name: "iter", scope: !1664, file: !1596, line: 632, type: !1648, align: 8)
!1664 = distinct !DILexicalBlock(scope: !1645, file: !1596, line: 632, column: 9)
!1665 = !DILocalVariable(name: "entry", scope: !1666, file: !1596, line: 632, type: !28, align: 8)
!1666 = distinct !DILexicalBlock(scope: !1664, file: !1596, line: 632, column: 30)
!1667 = !{!1668, !1669}
!1668 = !DITemplateTypeParameter(name: "D", type: !28)
!1669 = !DITemplateTypeParameter(name: "I", type: !1648)
!1670 = !DILocation(line: 627, column: 26, scope: !1645)
!1671 = !DILocation(line: 627, column: 37, scope: !1645)
!1672 = !DILocation(line: 632, column: 22, scope: !1664)
!1673 = !DILocation(line: 632, column: 13, scope: !1666)
!1674 = !DILocation(line: 632, column: 22, scope: !1645)
!1675 = !DILocation(line: 632, column: 9, scope: !1664)
!1676 = !DILocation(line: 636, column: 6, scope: !1645)
!1677 = !DILocation(line: 632, column: 13, scope: !1664)
!1678 = !DILocation(line: 633, column: 13, scope: !1666)
!1679 = !DILocation(line: 634, column: 9, scope: !1664)
!1680 = distinct !DISubprogram(name: "entries<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::slice::iter::Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17hd1a141cfa2a5d963E", scope: !1597, file: !1596, line: 627, type: !1681, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1702, retainedNodes: !1695)
!1681 = !DISubroutineType(types: !1682)
!1682 = !{!1608, !1608, !1683}
!1683 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !1610, file: !2, size: 128, align: 64, elements: !1684, templateParams: !1111, identifier: "aa24041e8913d9c88227e8f75d97aa94")
!1684 = !{!1685, !1690, !1691}
!1685 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1683, file: !2, baseType: !1686, size: 64, align: 64, offset: 64)
!1686 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !1615, file: !2, size: 64, align: 64, elements: !1687, templateParams: !1111, identifier: "4e758dead9ab981cfa4fb1a1f8400b8d")
!1687 = !{!1688}
!1688 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1686, file: !2, baseType: !1689, size: 64, align: 64)
!1689 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !38, size: 64, align: 64, dwarfAddressSpace: 0)
!1690 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1683, file: !2, baseType: !1689, size: 64, align: 64)
!1691 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1683, file: !2, baseType: !1692, align: 8)
!1692 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !55, file: !2, align: 8, elements: !19, templateParams: !1693, identifier: "ca3f1e9b818d135e14ff98c5549c3335")
!1693 = !{!1694}
!1694 = !DITemplateTypeParameter(name: "T", type: !37)
!1695 = !{!1696, !1697, !1698, !1700}
!1696 = !DILocalVariable(name: "self", arg: 1, scope: !1680, file: !1596, line: 627, type: !1608)
!1697 = !DILocalVariable(name: "entries", arg: 2, scope: !1680, file: !1596, line: 627, type: !1683)
!1698 = !DILocalVariable(name: "iter", scope: !1699, file: !1596, line: 632, type: !1683, align: 8)
!1699 = distinct !DILexicalBlock(scope: !1680, file: !1596, line: 632, column: 9)
!1700 = !DILocalVariable(name: "entry", scope: !1701, file: !1596, line: 632, type: !37, align: 8)
!1701 = distinct !DILexicalBlock(scope: !1699, file: !1596, line: 632, column: 30)
!1702 = !{!1703, !1704}
!1703 = !DITemplateTypeParameter(name: "D", type: !37)
!1704 = !DITemplateTypeParameter(name: "I", type: !1683)
!1705 = !DILocation(line: 627, column: 26, scope: !1680)
!1706 = !DILocation(line: 627, column: 37, scope: !1680)
!1707 = !DILocation(line: 632, column: 22, scope: !1699)
!1708 = !DILocation(line: 632, column: 13, scope: !1701)
!1709 = !DILocation(line: 632, column: 22, scope: !1680)
!1710 = !DILocation(line: 632, column: 9, scope: !1699)
!1711 = !DILocation(line: 636, column: 6, scope: !1680)
!1712 = !DILocation(line: 632, column: 13, scope: !1699)
!1713 = !DILocation(line: 633, column: 13, scope: !1701)
!1714 = !DILocation(line: 634, column: 9, scope: !1699)
!1715 = distinct !DISubprogram(name: "entries<&x86_64::structures::paging::page_table::PageTableEntry, core::slice::iter::Iter<x86_64::structures::paging::page_table::PageTableEntry>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17hf636fa1b67f5de8aE", scope: !1597, file: !1596, line: 627, type: !1716, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1737, retainedNodes: !1730)
!1716 = !DISubroutineType(types: !1717)
!1717 = !{!1608, !1608, !1718}
!1718 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<x86_64::structures::paging::page_table::PageTableEntry>", scope: !1610, file: !2, size: 128, align: 64, elements: !1719, templateParams: !1210, identifier: "2506cd2b953e8f0e4b5926b2a2a1bc54")
!1719 = !{!1720, !1725, !1726}
!1720 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1718, file: !2, baseType: !1721, size: 64, align: 64, offset: 64)
!1721 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<x86_64::structures::paging::page_table::PageTableEntry>", scope: !1615, file: !2, size: 64, align: 64, elements: !1722, templateParams: !1210, identifier: "941677bead0d1051f6dbaf5f31a4bcdb")
!1722 = !{!1723}
!1723 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1721, file: !2, baseType: !1724, size: 64, align: 64)
!1724 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::structures::paging::page_table::PageTableEntry", baseType: !83, size: 64, align: 64, dwarfAddressSpace: 0)
!1725 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1718, file: !2, baseType: !1724, size: 64, align: 64)
!1726 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1718, file: !2, baseType: !1727, align: 8)
!1727 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&x86_64::structures::paging::page_table::PageTableEntry>", scope: !55, file: !2, align: 8, elements: !19, templateParams: !1728, identifier: "5d5adae40ad0729e1dd81d18783355b")
!1728 = !{!1729}
!1729 = !DITemplateTypeParameter(name: "T", type: !82)
!1730 = !{!1731, !1732, !1733, !1735}
!1731 = !DILocalVariable(name: "self", arg: 1, scope: !1715, file: !1596, line: 627, type: !1608)
!1732 = !DILocalVariable(name: "entries", arg: 2, scope: !1715, file: !1596, line: 627, type: !1718)
!1733 = !DILocalVariable(name: "iter", scope: !1734, file: !1596, line: 632, type: !1718, align: 8)
!1734 = distinct !DILexicalBlock(scope: !1715, file: !1596, line: 632, column: 9)
!1735 = !DILocalVariable(name: "entry", scope: !1736, file: !1596, line: 632, type: !82, align: 8)
!1736 = distinct !DILexicalBlock(scope: !1734, file: !1596, line: 632, column: 30)
!1737 = !{!1738, !1739}
!1738 = !DITemplateTypeParameter(name: "D", type: !82)
!1739 = !DITemplateTypeParameter(name: "I", type: !1718)
!1740 = !DILocation(line: 627, column: 26, scope: !1715)
!1741 = !DILocation(line: 627, column: 37, scope: !1715)
!1742 = !DILocation(line: 632, column: 22, scope: !1734)
!1743 = !DILocation(line: 632, column: 13, scope: !1736)
!1744 = !DILocation(line: 632, column: 22, scope: !1715)
!1745 = !DILocation(line: 632, column: 9, scope: !1734)
!1746 = !DILocation(line: 636, column: 6, scope: !1715)
!1747 = !DILocation(line: 632, column: 13, scope: !1734)
!1748 = !DILocation(line: 633, column: 13, scope: !1736)
!1749 = !DILocation(line: 634, column: 9, scope: !1734)
!1750 = distinct !DISubprogram(name: "new_v1_formatted", linkageName: "_ZN4core3fmt9Arguments16new_v1_formatted17h7163cdcd6c3efec5E", scope: !107, file: !1033, line: 333, type: !1751, scopeLine: 333, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !1756)
!1751 = !DISubroutineType(types: !1752)
!1752 = !{!107, !111, !174, !132, !1753}
!1753 = !DICompositeType(tag: DW_TAG_structure_type, name: "UnsafeArg", scope: !137, file: !2, align: 8, elements: !1754, templateParams: !19, identifier: "705e11c2ff919d421903976528c2")
!1754 = !{!1755}
!1755 = !DIDerivedType(tag: DW_TAG_member, name: "_private", scope: !1753, file: !2, baseType: !7, align: 8)
!1756 = !{!1757, !1758, !1759, !1760, !1761}
!1757 = !DILocalVariable(name: "pieces", arg: 1, scope: !1750, file: !1033, line: 334, type: !111)
!1758 = !DILocalVariable(name: "args", arg: 2, scope: !1750, file: !1033, line: 335, type: !174)
!1759 = !DILocalVariable(name: "fmt", arg: 3, scope: !1750, file: !1033, line: 336, type: !132)
!1760 = !DILocalVariable(name: "_unsafe_arg", scope: !1750, file: !1033, line: 337, type: !1753, align: 1)
!1761 = !DILocalVariable(arg: 4, scope: !1750, file: !1033, line: 337, type: !1753)
!1762 = !DILocation(line: 337, column: 9, scope: !1750)
!1763 = !DILocation(line: 334, column: 9, scope: !1750)
!1764 = !DILocation(line: 335, column: 9, scope: !1750)
!1765 = !DILocation(line: 336, column: 9, scope: !1750)
!1766 = !DILocation(line: 339, column: 34, scope: !1750)
!1767 = !DILocation(line: 339, column: 9, scope: !1750)
!1768 = !DILocation(line: 340, column: 6, scope: !1750)
!1769 = distinct !DISubprogram(name: "new_v1", linkageName: "_ZN4core3fmt9Arguments6new_v117h7f724d6b21a864d3E", scope: !107, file: !1033, line: 308, type: !1770, scopeLine: 308, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !1772)
!1770 = !DISubroutineType(types: !1771)
!1771 = !{!107, !111, !174}
!1772 = !{!1773, !1774}
!1773 = !DILocalVariable(name: "pieces", arg: 1, scope: !1769, file: !1033, line: 308, type: !111)
!1774 = !DILocalVariable(name: "args", arg: 2, scope: !1769, file: !1033, line: 308, type: !174)
!1775 = !DILocation(line: 308, column: 19, scope: !1769)
!1776 = !DILocation(line: 308, column: 47, scope: !1769)
!1777 = !DILocation(line: 309, column: 12, scope: !1769)
!1778 = !DILocation(line: 309, column: 56, scope: !1769)
!1779 = !DILocation(line: 309, column: 41, scope: !1769)
!1780 = !DILocation(line: 312, column: 34, scope: !1769)
!1781 = !DILocation(line: 312, column: 9, scope: !1769)
!1782 = !DILocation(line: 313, column: 6, scope: !1769)
!1783 = !DILocation(line: 310, column: 13, scope: !1769)
!1784 = distinct !DISubprogram(name: "new_const", linkageName: "_ZN4core3fmt9Arguments9new_const17h7be25b041f495c0bE", scope: !107, file: !1033, line: 297, type: !1785, scopeLine: 297, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !1787)
!1785 = !DISubroutineType(types: !1786)
!1786 = !{!107, !111}
!1787 = !{!1788}
!1788 = !DILocalVariable(name: "pieces", arg: 1, scope: !1784, file: !1033, line: 297, type: !111)
!1789 = !DILocation(line: 297, column: 28, scope: !1784)
!1790 = !DILocation(line: 298, column: 12, scope: !1784)
!1791 = !DILocation(line: 301, column: 34, scope: !1784)
!1792 = !DILocation(line: 301, column: 9, scope: !1784)
!1793 = !DILocation(line: 302, column: 6, scope: !1784)
!1794 = !DILocation(line: 299, column: 13, scope: !1784)
!1795 = distinct !DISubprogram(name: "checked_add", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_add17ha4b5c75cc579bb83E", scope: !1797, file: !1796, line: 460, type: !1799, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !1812)
!1796 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/num/uint_macros.rs", directory: "", checksumkind: CSK_MD5, checksum: "9f9a8c2611080e433b531f707b01187e")
!1797 = !DINamespace(name: "{impl#9}", scope: !1798)
!1798 = !DINamespace(name: "num", scope: !56)
!1799 = !DISubroutineType(types: !1800)
!1800 = !{!1801, !18, !18}
!1801 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<u64>", scope: !124, file: !2, size: 128, align: 64, elements: !1802, templateParams: !19, identifier: "95195e371bdf61b8a61d4a6ed42293e2")
!1802 = !{!1803}
!1803 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1801, file: !2, size: 128, align: 64, elements: !1804, templateParams: !19, identifier: "86506dac62cc21b2ac96ec9eb484bbf9", discriminator: !1811)
!1804 = !{!1805, !1807}
!1805 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !1803, file: !2, baseType: !1806, size: 128, align: 64, extraData: i64 0)
!1806 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !1801, file: !2, size: 128, align: 64, elements: !19, templateParams: !1260, identifier: "d0f99ffabe32fe42bcce54a4d0423477")
!1807 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !1803, file: !2, baseType: !1808, size: 128, align: 64, extraData: i64 1)
!1808 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !1801, file: !2, size: 128, align: 64, elements: !1809, templateParams: !1260, identifier: "67661b52af148a3871ce24c213196b04")
!1809 = !{!1810}
!1810 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1808, file: !2, baseType: !18, size: 64, align: 64, offset: 64)
!1811 = !DIDerivedType(tag: DW_TAG_member, scope: !1801, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!1812 = !{!1813, !1814, !1815, !1817}
!1813 = !DILocalVariable(name: "self", arg: 1, scope: !1795, file: !1796, line: 460, type: !18)
!1814 = !DILocalVariable(name: "rhs", arg: 2, scope: !1795, file: !1796, line: 460, type: !18)
!1815 = !DILocalVariable(name: "a", scope: !1816, file: !1796, line: 461, type: !18, align: 8)
!1816 = distinct !DILexicalBlock(scope: !1795, file: !1796, line: 461, column: 13)
!1817 = !DILocalVariable(name: "b", scope: !1816, file: !1796, line: 461, type: !306, align: 1)
!1818 = !DILocation(line: 460, column: 34, scope: !1795)
!1819 = !DILocation(line: 460, column: 40, scope: !1795)
!1820 = !DILocalVariable(name: "self", arg: 1, scope: !1821, file: !1796, line: 1504, type: !18)
!1821 = distinct !DISubprogram(name: "overflowing_add", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$15overflowing_add17hbd017fdcf7209273E", scope: !1797, file: !1796, line: 1504, type: !1822, scopeLine: 1504, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !1828)
!1822 = !DISubroutineType(types: !1823)
!1823 = !{!1824, !18, !18}
!1824 = !DICompositeType(tag: DW_TAG_structure_type, name: "(u64, bool)", file: !2, size: 128, align: 64, elements: !1825, templateParams: !19, identifier: "b667db5d4bbbc6234f6c0852846e1065")
!1825 = !{!1826, !1827}
!1826 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1824, file: !2, baseType: !18, size: 64, align: 64)
!1827 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !1824, file: !2, baseType: !306, size: 8, align: 8, offset: 64)
!1828 = !{!1820, !1829, !1830, !1832}
!1829 = !DILocalVariable(name: "rhs", arg: 2, scope: !1821, file: !1796, line: 1504, type: !18)
!1830 = !DILocalVariable(name: "a", scope: !1831, file: !1796, line: 1505, type: !18, align: 8)
!1831 = distinct !DILexicalBlock(scope: !1821, file: !1796, line: 1505, column: 13)
!1832 = !DILocalVariable(name: "b", scope: !1831, file: !1796, line: 1505, type: !306, align: 1)
!1833 = !DILocation(line: 1504, column: 38, scope: !1821, inlinedAt: !1834)
!1834 = distinct !DILocation(line: 461, column: 26, scope: !1795)
!1835 = !DILocation(line: 1504, column: 44, scope: !1821, inlinedAt: !1834)
!1836 = !DILocation(line: 1505, column: 26, scope: !1821, inlinedAt: !1834)
!1837 = !DILocation(line: 1505, column: 18, scope: !1821, inlinedAt: !1834)
!1838 = !DILocation(line: 1505, column: 18, scope: !1831, inlinedAt: !1834)
!1839 = !DILocation(line: 1505, column: 21, scope: !1821, inlinedAt: !1834)
!1840 = !DILocation(line: 1505, column: 21, scope: !1831, inlinedAt: !1834)
!1841 = !DILocation(line: 1506, column: 13, scope: !1831, inlinedAt: !1834)
!1842 = !DILocation(line: 1507, column: 10, scope: !1821, inlinedAt: !1834)
!1843 = !DILocation(line: 461, column: 26, scope: !1795)
!1844 = !DILocation(line: 461, column: 18, scope: !1795)
!1845 = !DILocation(line: 461, column: 18, scope: !1816)
!1846 = !DILocation(line: 461, column: 21, scope: !1795)
!1847 = !DILocation(line: 461, column: 21, scope: !1816)
!1848 = !DILocation(line: 462, column: 16, scope: !1816)
!1849 = !DILocation(line: 462, column: 42, scope: !1816)
!1850 = !DILocation(line: 462, column: 13, scope: !1816)
!1851 = !DILocation(line: 462, column: 30, scope: !1816)
!1852 = !DILocation(line: 463, column: 10, scope: !1795)
!1853 = !{i64 0, i64 2}
!1854 = distinct !DISubprogram(name: "checked_sub", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h87fa59ce5dd9e1e9E", scope: !1797, file: !1796, line: 529, type: !1799, scopeLine: 529, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !1855)
!1855 = !{!1856, !1857, !1858, !1860}
!1856 = !DILocalVariable(name: "self", arg: 1, scope: !1854, file: !1796, line: 529, type: !18)
!1857 = !DILocalVariable(name: "rhs", arg: 2, scope: !1854, file: !1796, line: 529, type: !18)
!1858 = !DILocalVariable(name: "a", scope: !1859, file: !1796, line: 530, type: !18, align: 8)
!1859 = distinct !DILexicalBlock(scope: !1854, file: !1796, line: 530, column: 13)
!1860 = !DILocalVariable(name: "b", scope: !1859, file: !1796, line: 530, type: !306, align: 1)
!1861 = !DILocation(line: 529, column: 34, scope: !1854)
!1862 = !DILocation(line: 529, column: 40, scope: !1854)
!1863 = !DILocalVariable(name: "self", arg: 1, scope: !1864, file: !1796, line: 1603, type: !18)
!1864 = distinct !DISubprogram(name: "overflowing_sub", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$15overflowing_sub17hff4fdc6392b8666eE", scope: !1797, file: !1796, line: 1603, type: !1822, scopeLine: 1603, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !1865)
!1865 = !{!1863, !1866, !1867, !1869}
!1866 = !DILocalVariable(name: "rhs", arg: 2, scope: !1864, file: !1796, line: 1603, type: !18)
!1867 = !DILocalVariable(name: "a", scope: !1868, file: !1796, line: 1604, type: !18, align: 8)
!1868 = distinct !DILexicalBlock(scope: !1864, file: !1796, line: 1604, column: 13)
!1869 = !DILocalVariable(name: "b", scope: !1868, file: !1796, line: 1604, type: !306, align: 1)
!1870 = !DILocation(line: 1603, column: 38, scope: !1864, inlinedAt: !1871)
!1871 = distinct !DILocation(line: 530, column: 26, scope: !1854)
!1872 = !DILocation(line: 1603, column: 44, scope: !1864, inlinedAt: !1871)
!1873 = !DILocation(line: 1604, column: 26, scope: !1864, inlinedAt: !1871)
!1874 = !DILocation(line: 1604, column: 18, scope: !1864, inlinedAt: !1871)
!1875 = !DILocation(line: 1604, column: 18, scope: !1868, inlinedAt: !1871)
!1876 = !DILocation(line: 1604, column: 21, scope: !1864, inlinedAt: !1871)
!1877 = !DILocation(line: 1604, column: 21, scope: !1868, inlinedAt: !1871)
!1878 = !DILocation(line: 1605, column: 13, scope: !1868, inlinedAt: !1871)
!1879 = !DILocation(line: 1606, column: 10, scope: !1864, inlinedAt: !1871)
!1880 = !DILocation(line: 530, column: 26, scope: !1854)
!1881 = !DILocation(line: 530, column: 18, scope: !1854)
!1882 = !DILocation(line: 530, column: 18, scope: !1859)
!1883 = !DILocation(line: 530, column: 21, scope: !1854)
!1884 = !DILocation(line: 530, column: 21, scope: !1859)
!1885 = !DILocation(line: 531, column: 16, scope: !1859)
!1886 = !DILocation(line: 531, column: 42, scope: !1859)
!1887 = !DILocation(line: 531, column: 13, scope: !1859)
!1888 = !DILocation(line: 531, column: 30, scope: !1859)
!1889 = !DILocation(line: 532, column: 10, scope: !1854)
!1890 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::{impl#11}::fmt::Hex>", linkageName: "_ZN4core3ptr116drop_in_place$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$GT$17hcc19e94a3e36c498E", scope: !1616, file: !1891, line: 490, type: !1892, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1897, retainedNodes: !1895)
!1891 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "61e00314733b7b7d5fdfe8b675068ee3")
!1892 = !DISubroutineType(types: !1893)
!1893 = !{null, !1894}
!1894 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::{impl#11}::fmt::Hex", baseType: !293, size: 64, align: 64, dwarfAddressSpace: 0)
!1895 = !{!1896}
!1896 = !DILocalVariable(arg: 1, scope: !1890, file: !1891, line: 490, type: !1894)
!1897 = !{!1898}
!1898 = !DITemplateTypeParameter(name: "T", type: !293)
!1899 = !DILocation(line: 490, column: 1, scope: !1890)
!1900 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>", linkageName: "_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$17hacab47022c53e615E", scope: !1616, file: !1891, line: 490, type: !1901, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1906, retainedNodes: !1904)
!1901 = !DISubroutineType(types: !1902)
!1902 = !{null, !1903}
!1903 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>", baseType: !724, size: 64, align: 64, dwarfAddressSpace: 0)
!1904 = !{!1905}
!1905 = !DILocalVariable(arg: 1, scope: !1900, file: !1891, line: 490, type: !1903)
!1906 = !{!1907}
!1907 = !DITemplateTypeParameter(name: "T", type: !724)
!1908 = !DILocation(line: 490, column: 1, scope: !1900)
!1909 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>", linkageName: "_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$17h655b87cad62ee9e0E", scope: !1616, file: !1891, line: 490, type: !1910, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1915, retainedNodes: !1913)
!1910 = !DISubroutineType(types: !1911)
!1911 = !{null, !1912}
!1912 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>", baseType: !733, size: 64, align: 64, dwarfAddressSpace: 0)
!1913 = !{!1914}
!1914 = !DILocalVariable(arg: 1, scope: !1909, file: !1891, line: 490, type: !1912)
!1915 = !{!1916}
!1916 = !DITemplateTypeParameter(name: "T", type: !733)
!1917 = !DILocation(line: 490, column: 1, scope: !1909)
!1918 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr152drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17h890d2b59c535c3b9E", scope: !1616, file: !1891, line: 490, type: !1919, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1111, retainedNodes: !1922)
!1919 = !DISubroutineType(types: !1920)
!1920 = !{null, !1921}
!1921 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !38, size: 64, align: 64, dwarfAddressSpace: 0)
!1922 = !{!1923}
!1923 = !DILocalVariable(arg: 1, scope: !1918, file: !1891, line: 490, type: !1921)
!1924 = !DILocation(line: 490, column: 1, scope: !1918)
!1925 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr156drop_in_place$LT$$RF$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17hf8943253373dc956E", scope: !1616, file: !1891, line: 490, type: !1926, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1693, retainedNodes: !1929)
!1926 = !DISubroutineType(types: !1927)
!1927 = !{null, !1928}
!1928 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !37, size: 64, align: 64, dwarfAddressSpace: 0)
!1929 = !{!1930}
!1930 = !DILocalVariable(arg: 1, scope: !1925, file: !1891, line: 490, type: !1928)
!1931 = !DILocation(line: 490, column: 1, scope: !1925)
!1932 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>>", linkageName: "_ZN4core3ptr158drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$GT$$GT$17h96c675a3150cad85E", scope: !1616, file: !1891, line: 490, type: !1933, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1938, retainedNodes: !1936)
!1933 = !DISubroutineType(types: !1934)
!1934 = !{null, !1935}
!1935 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", baseType: !468, size: 64, align: 64, dwarfAddressSpace: 0)
!1936 = !{!1937}
!1937 = !DILocalVariable(arg: 1, scope: !1932, file: !1891, line: 490, type: !1935)
!1938 = !{!1939}
!1939 = !DITemplateTypeParameter(name: "T", type: !468)
!1940 = !DILocation(line: 490, column: 1, scope: !1932)
!1941 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>", linkageName: "_ZN4core3ptr164drop_in_place$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h2306de6e19d6ce1aE", scope: !1616, file: !1891, line: 490, type: !1942, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1947, retainedNodes: !1945)
!1942 = !DISubroutineType(types: !1943)
!1943 = !{null, !1944}
!1944 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !567, size: 64, align: 64, dwarfAddressSpace: 0)
!1945 = !{!1946}
!1946 = !DILocalVariable(arg: 1, scope: !1941, file: !1891, line: 490, type: !1944)
!1947 = !{!1948}
!1948 = !DITemplateTypeParameter(name: "T", type: !567)
!1949 = !DILocation(line: 490, column: 1, scope: !1941)
!1950 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>", linkageName: "_ZN4core3ptr168drop_in_place$LT$$RF$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h556191ebec180502E", scope: !1616, file: !1891, line: 490, type: !1951, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1956, retainedNodes: !1954)
!1951 = !DISubroutineType(types: !1952)
!1952 = !{null, !1953}
!1953 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !610, size: 64, align: 64, dwarfAddressSpace: 0)
!1954 = !{!1955}
!1955 = !DILocalVariable(arg: 1, scope: !1950, file: !1891, line: 490, type: !1953)
!1956 = !{!1957}
!1957 = !DITemplateTypeParameter(name: "T", type: !610)
!1958 = !DILocation(line: 490, column: 1, scope: !1950)
!1959 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>>", linkageName: "_ZN4core3ptr172drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17h23bbf9e201a7d656E", scope: !1616, file: !1891, line: 490, type: !1960, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1965, retainedNodes: !1963)
!1960 = !DISubroutineType(types: !1961)
!1961 = !{null, !1962}
!1962 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", baseType: !521, size: 64, align: 64, dwarfAddressSpace: 0)
!1963 = !{!1964}
!1964 = !DILocalVariable(arg: 1, scope: !1959, file: !1891, line: 490, type: !1962)
!1965 = !{!1966}
!1966 = !DITemplateTypeParameter(name: "T", type: !521)
!1967 = !DILocation(line: 490, column: 1, scope: !1959)
!1968 = distinct !DISubprogram(name: "drop_in_place<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8]>", linkageName: "_ZN4core3ptr173drop_in_place$LT$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$8$u5d$$GT$17h096c6dc9147288c3E", scope: !1616, file: !1891, line: 490, type: !1969, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1974, retainedNodes: !1972)
!1969 = !DISubroutineType(types: !1970)
!1970 = !{null, !1971}
!1971 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8]", baseType: !546, size: 64, align: 64, dwarfAddressSpace: 0)
!1972 = !{!1973}
!1973 = !DILocalVariable(arg: 1, scope: !1968, file: !1891, line: 490, type: !1971)
!1974 = !{!1975}
!1975 = !DITemplateTypeParameter(name: "T", type: !546)
!1976 = !DILocation(line: 490, column: 1, scope: !1968)
!1977 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>>", linkageName: "_ZN4core3ptr178drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17hdb87ce11c17f1390E", scope: !1616, file: !1891, line: 490, type: !1978, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1983, retainedNodes: !1981)
!1978 = !DISubroutineType(types: !1979)
!1979 = !{null, !1980}
!1980 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", baseType: !442, size: 64, align: 64, dwarfAddressSpace: 0)
!1981 = !{!1982}
!1982 = !DILocalVariable(arg: 1, scope: !1977, file: !1891, line: 490, type: !1980)
!1983 = !{!1984}
!1984 = !DITemplateTypeParameter(name: "T", type: !442)
!1985 = !DILocation(line: 490, column: 1, scope: !1977)
!1986 = distinct !DISubprogram(name: "drop_in_place<&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]>", linkageName: "_ZN4core3ptr179drop_in_place$LT$$RF$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$224$u5d$$GT$17h92c0c383bc59952dE", scope: !1616, file: !1891, line: 490, type: !1987, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1992, retainedNodes: !1990)
!1987 = !DISubroutineType(types: !1988)
!1988 = !{null, !1989}
!1989 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]", baseType: !555, size: 64, align: 64, dwarfAddressSpace: 0)
!1990 = !{!1991}
!1991 = !DILocalVariable(arg: 1, scope: !1986, file: !1891, line: 490, type: !1989)
!1992 = !{!1993}
!1993 = !DITemplateTypeParameter(name: "T", type: !555)
!1994 = !DILocation(line: 490, column: 1, scope: !1986)
!1995 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>>", linkageName: "_ZN4core3ptr198drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$x86_64..structures..idt..PageFaultErrorCode$RP$$GT$$GT$17h68e869c2b79d397dE", scope: !1616, file: !1891, line: 490, type: !1996, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2001, retainedNodes: !1999)
!1996 = !DISubroutineType(types: !1997)
!1997 = !{null, !1998}
!1998 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", baseType: !493, size: 64, align: 64, dwarfAddressSpace: 0)
!1999 = !{!2000}
!2000 = !DILocalVariable(arg: 1, scope: !1995, file: !1891, line: 490, type: !1998)
!2001 = !{!2002}
!2002 = !DITemplateTypeParameter(name: "T", type: !493)
!2003 = !DILocation(line: 490, column: 1, scope: !1995)
!2004 = distinct !DISubprogram(name: "drop_in_place<u16>", linkageName: "_ZN4core3ptr24drop_in_place$LT$u16$GT$17hfc379b57c3fd5145E", scope: !1616, file: !1891, line: 490, type: !2005, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2010, retainedNodes: !2008)
!2005 = !DISubroutineType(types: !2006)
!2006 = !{null, !2007}
!2007 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u16", baseType: !43, size: 64, align: 64, dwarfAddressSpace: 0)
!2008 = !{!2009}
!2009 = !DILocalVariable(arg: 1, scope: !2004, file: !1891, line: 490, type: !2007)
!2010 = !{!2011}
!2011 = !DITemplateTypeParameter(name: "T", type: !43)
!2012 = !DILocation(line: 490, column: 1, scope: !2004)
!2013 = distinct !DISubprogram(name: "drop_in_place<u32>", linkageName: "_ZN4core3ptr24drop_in_place$LT$u32$GT$17ha4597bbeeb918b69E", scope: !1616, file: !1891, line: 490, type: !2014, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2019, retainedNodes: !2017)
!2014 = !DISubroutineType(types: !2015)
!2015 = !{null, !2016}
!2016 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u32", baseType: !51, size: 64, align: 64, dwarfAddressSpace: 0)
!2017 = !{!2018}
!2018 = !DILocalVariable(arg: 1, scope: !2013, file: !1891, line: 490, type: !2016)
!2019 = !{!2020}
!2020 = !DITemplateTypeParameter(name: "T", type: !51)
!2021 = !DILocation(line: 490, column: 1, scope: !2013)
!2022 = distinct !DISubprogram(name: "drop_in_place<u64>", linkageName: "_ZN4core3ptr24drop_in_place$LT$u64$GT$17h1a61c4f9e59a50a6E", scope: !1616, file: !1891, line: 490, type: !2023, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1260, retainedNodes: !2026)
!2023 = !DISubroutineType(types: !2024)
!2024 = !{null, !2025}
!2025 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u64", baseType: !18, size: 64, align: 64, dwarfAddressSpace: 0)
!2026 = !{!2027}
!2027 = !DILocalVariable(arg: 1, scope: !2022, file: !1891, line: 490, type: !2025)
!2028 = !DILocation(line: 490, column: 1, scope: !2022)
!2029 = distinct !DISubprogram(name: "drop_in_place<bool>", linkageName: "_ZN4core3ptr25drop_in_place$LT$bool$GT$17h4b17ba32dcee8687E", scope: !1616, file: !1891, line: 490, type: !2030, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2035, retainedNodes: !2033)
!2030 = !DISubroutineType(types: !2031)
!2031 = !{null, !2032}
!2032 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut bool", baseType: !306, size: 64, align: 64, dwarfAddressSpace: 0)
!2033 = !{!2034}
!2034 = !DILocalVariable(arg: 1, scope: !2029, file: !1891, line: 490, type: !2032)
!2035 = !{!2036}
!2036 = !DITemplateTypeParameter(name: "T", type: !306)
!2037 = !DILocation(line: 490, column: 1, scope: !2029)
!2038 = distinct !DISubprogram(name: "drop_in_place<&u16>", linkageName: "_ZN4core3ptr28drop_in_place$LT$$RF$u16$GT$17h4cae9eaec7314f7dE", scope: !1616, file: !1891, line: 490, type: !2039, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2044, retainedNodes: !2042)
!2039 = !DISubroutineType(types: !2040)
!2040 = !{null, !2041}
!2041 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &u16", baseType: !396, size: 64, align: 64, dwarfAddressSpace: 0)
!2042 = !{!2043}
!2043 = !DILocalVariable(arg: 1, scope: !2038, file: !1891, line: 490, type: !2041)
!2044 = !{!2045}
!2045 = !DITemplateTypeParameter(name: "T", type: !396)
!2046 = !DILocation(line: 490, column: 1, scope: !2038)
!2047 = distinct !DISubprogram(name: "drop_in_place<&u32>", linkageName: "_ZN4core3ptr28drop_in_place$LT$$RF$u32$GT$17he09c014500789b27E", scope: !1616, file: !1891, line: 490, type: !2048, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2053, retainedNodes: !2051)
!2048 = !DISubroutineType(types: !2049)
!2049 = !{null, !2050}
!2050 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &u32", baseType: !405, size: 64, align: 64, dwarfAddressSpace: 0)
!2051 = !{!2052}
!2052 = !DILocalVariable(arg: 1, scope: !2047, file: !1891, line: 490, type: !2050)
!2053 = !{!2054}
!2054 = !DITemplateTypeParameter(name: "T", type: !405)
!2055 = !DILocation(line: 490, column: 1, scope: !2047)
!2056 = distinct !DISubprogram(name: "drop_in_place<&u64>", linkageName: "_ZN4core3ptr28drop_in_place$LT$$RF$u64$GT$17hd79af8bcd93ca865E", scope: !1616, file: !1891, line: 490, type: !2057, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1658, retainedNodes: !2060)
!2057 = !DISubroutineType(types: !2058)
!2058 = !{null, !2059}
!2059 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &u64", baseType: !28, size: 64, align: 64, dwarfAddressSpace: 0)
!2060 = !{!2061}
!2061 = !DILocalVariable(arg: 1, scope: !2056, file: !1891, line: 490, type: !2059)
!2062 = !DILocation(line: 490, column: 1, scope: !2056)
!2063 = distinct !DISubprogram(name: "drop_in_place<&usize>", linkageName: "_ZN4core3ptr30drop_in_place$LT$$RF$usize$GT$17he8a3818f2a6d2538E", scope: !1616, file: !1891, line: 490, type: !2064, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2069, retainedNodes: !2067)
!2064 = !DISubroutineType(types: !2065)
!2065 = !{null, !2066}
!2066 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &usize", baseType: !425, size: 64, align: 64, dwarfAddressSpace: 0)
!2067 = !{!2068}
!2068 = !DILocalVariable(arg: 1, scope: !2063, file: !1891, line: 490, type: !2066)
!2069 = !{!2070}
!2070 = !DITemplateTypeParameter(name: "T", type: !425)
!2071 = !DILocation(line: 490, column: 1, scope: !2063)
!2072 = distinct !DISubprogram(name: "drop_in_place<&()>", linkageName: "_ZN4core3ptr33drop_in_place$LT$$RF$$LP$$RP$$GT$17h17d83990bb6bdb45E", scope: !1616, file: !1891, line: 490, type: !2073, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2078, retainedNodes: !2076)
!2073 = !DISubroutineType(types: !2074)
!2074 = !{null, !2075}
!2075 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &()", baseType: !373, size: 64, align: 64, dwarfAddressSpace: 0)
!2076 = !{!2077}
!2077 = !DILocalVariable(arg: 1, scope: !2072, file: !1891, line: 490, type: !2075)
!2078 = !{!2079}
!2079 = !DITemplateTypeParameter(name: "T", type: !373)
!2080 = !DILocation(line: 490, column: 1, scope: !2072)
!2081 = distinct !DISubprogram(name: "drop_in_place<core::fmt::Arguments>", linkageName: "_ZN4core3ptr41drop_in_place$LT$core..fmt..Arguments$GT$17h5f24663ed73271ccE", scope: !1616, file: !1891, line: 490, type: !2082, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2087, retainedNodes: !2085)
!2082 = !DISubroutineType(types: !2083)
!2083 = !{null, !2084}
!2084 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut core::fmt::Arguments", baseType: !107, size: 64, align: 64, dwarfAddressSpace: 0)
!2085 = !{!2086}
!2086 = !DILocalVariable(arg: 1, scope: !2081, file: !1891, line: 490, type: !2084)
!2087 = !{!2088}
!2088 = !DITemplateTypeParameter(name: "T", type: !107)
!2089 = !DILocation(line: 490, column: 1, scope: !2081)
!2090 = distinct !DISubprogram(name: "drop_in_place<x86_64::PrivilegeLevel>", linkageName: "_ZN4core3ptr43drop_in_place$LT$x86_64..PrivilegeLevel$GT$17h5be67f24ffc49457E", scope: !1616, file: !1891, line: 490, type: !2091, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2096, retainedNodes: !2094)
!2091 = !DISubroutineType(types: !2092)
!2092 = !{null, !2093}
!2093 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::PrivilegeLevel", baseType: !255, size: 64, align: 64, dwarfAddressSpace: 0)
!2094 = !{!2095}
!2095 = !DILocalVariable(arg: 1, scope: !2090, file: !1891, line: 490, type: !2093)
!2096 = !{!2097}
!2097 = !DITemplateTypeParameter(name: "T", type: !255)
!2098 = !DILocation(line: 490, column: 1, scope: !2090)
!2099 = distinct !DISubprogram(name: "drop_in_place<x86_64::addr::PhysAddr>", linkageName: "_ZN4core3ptr43drop_in_place$LT$x86_64..addr..PhysAddr$GT$17hb60be8a9bd9f82afE", scope: !1616, file: !1891, line: 490, type: !2100, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1097, retainedNodes: !2103)
!2100 = !DISubroutineType(types: !2101)
!2101 = !{null, !2102}
!2102 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::addr::PhysAddr", baseType: !351, size: 64, align: 64, dwarfAddressSpace: 0)
!2103 = !{!2104}
!2104 = !DILocalVariable(arg: 1, scope: !2099, file: !1891, line: 490, type: !2102)
!2105 = !DILocation(line: 490, column: 1, scope: !2099)
!2106 = distinct !DISubprogram(name: "drop_in_place<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr43drop_in_place$LT$x86_64..addr..VirtAddr$GT$17hf6b2aa0ad75f2d15E", scope: !1616, file: !1891, line: 490, type: !2107, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1182, retainedNodes: !2110)
!2107 = !DISubroutineType(types: !2108)
!2108 = !{null, !2109}
!2109 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::addr::VirtAddr", baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!2110 = !{!2111}
!2111 = !DILocalVariable(arg: 1, scope: !2106, file: !1891, line: 490, type: !2109)
!2112 = !DILocation(line: 490, column: 1, scope: !2106)
!2113 = distinct !DISubprogram(name: "drop_in_place<[u64; 8]>", linkageName: "_ZN4core3ptr45drop_in_place$LT$$u5b$u64$u3b$$u20$8$u5d$$GT$17h8d550650d3c4570aE", scope: !1616, file: !1891, line: 490, type: !2114, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2119, retainedNodes: !2117)
!2114 = !DISubroutineType(types: !2115)
!2115 = !{null, !2116}
!2116 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [u64; 8]", baseType: !414, size: 64, align: 64, dwarfAddressSpace: 0)
!2117 = !{!2118}
!2118 = !DILocalVariable(arg: 1, scope: !2113, file: !1891, line: 490, type: !2116)
!2119 = !{!2120}
!2120 = !DITemplateTypeParameter(name: "T", type: !414)
!2121 = !DILocation(line: 490, column: 1, scope: !2113)
!2122 = distinct !DISubprogram(name: "drop_in_place<&x86_64::addr::PhysAddr>", linkageName: "_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..PhysAddr$GT$17h4d2669feae8b78bbE", scope: !1616, file: !1891, line: 490, type: !2123, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2128, retainedNodes: !2126)
!2123 = !DISubroutineType(types: !2124)
!2124 = !{null, !2125}
!2125 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::addr::PhysAddr", baseType: !643, size: 64, align: 64, dwarfAddressSpace: 0)
!2126 = !{!2127}
!2127 = !DILocalVariable(arg: 1, scope: !2122, file: !1891, line: 490, type: !2125)
!2128 = !{!2129}
!2129 = !DITemplateTypeParameter(name: "T", type: !643)
!2130 = !DILocation(line: 490, column: 1, scope: !2122)
!2131 = distinct !DISubprogram(name: "drop_in_place<&x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..VirtAddr$GT$17hbdff004c12fad7feE", scope: !1616, file: !1891, line: 490, type: !2132, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1623, retainedNodes: !2135)
!2132 = !DISubroutineType(types: !2133)
!2133 = !{null, !2134}
!2134 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::addr::VirtAddr", baseType: !12, size: 64, align: 64, dwarfAddressSpace: 0)
!2135 = !{!2136}
!2136 = !DILocalVariable(arg: 1, scope: !2131, file: !1891, line: 490, type: !2134)
!2137 = !DILocation(line: 490, column: 1, scope: !2131)
!2138 = distinct !DISubprogram(name: "drop_in_place<x86_64::addr::VirtAddrNotValid>", linkageName: "_ZN4core3ptr51drop_in_place$LT$x86_64..addr..VirtAddrNotValid$GT$17he690ceda24070414E", scope: !1616, file: !1891, line: 490, type: !2139, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2144, retainedNodes: !2142)
!2139 = !DISubroutineType(types: !2140)
!2140 = !{null, !2141}
!2141 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::addr::VirtAddrNotValid", baseType: !96, size: 64, align: 64, dwarfAddressSpace: 0)
!2142 = !{!2143}
!2143 = !DILocalVariable(arg: 1, scope: !2138, file: !1891, line: 490, type: !2141)
!2144 = !{!2145}
!2145 = !DITemplateTypeParameter(name: "T", type: !96)
!2146 = !DILocation(line: 490, column: 1, scope: !2138)
!2147 = distinct !DISubprogram(name: "drop_in_place<&x86_64::instructions::tlb::Pcid>", linkageName: "_ZN4core3ptr56drop_in_place$LT$$RF$x86_64..instructions..tlb..Pcid$GT$17h34e2990f1e284c93E", scope: !1616, file: !1891, line: 490, type: !2148, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2153, retainedNodes: !2151)
!2148 = !DISubroutineType(types: !2149)
!2149 = !{null, !2150}
!2150 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::instructions::tlb::Pcid", baseType: !382, size: 64, align: 64, dwarfAddressSpace: 0)
!2151 = !{!2152}
!2152 = !DILocalVariable(arg: 1, scope: !2147, file: !1891, line: 490, type: !2150)
!2153 = !{!2154}
!2154 = !DITemplateTypeParameter(name: "T", type: !382)
!2155 = !DILocation(line: 490, column: 1, scope: !2147)
!2156 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::EntryOptions>", linkageName: "_ZN4core3ptr58drop_in_place$LT$x86_64..structures..idt..EntryOptions$GT$17h48f12820ab03cec3E", scope: !1616, file: !1891, line: 490, type: !2157, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2162, retainedNodes: !2160)
!2157 = !DISubroutineType(types: !2158)
!2158 = !{null, !2159}
!2159 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::EntryOptions", baseType: !46, size: 64, align: 64, dwarfAddressSpace: 0)
!2160 = !{!2161}
!2161 = !DILocalVariable(arg: 1, scope: !2156, file: !1891, line: 490, type: !2159)
!2162 = !{!2163}
!2163 = !DITemplateTypeParameter(name: "T", type: !46)
!2164 = !DILocation(line: 490, column: 1, scope: !2156)
!2165 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::DescriptorTable>", linkageName: "_ZN4core3ptr61drop_in_place$LT$x86_64..structures..idt..DescriptorTable$GT$17h1c72f01dd220c72cE", scope: !1616, file: !1891, line: 490, type: !2166, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2171, retainedNodes: !2169)
!2166 = !DISubroutineType(types: !2167)
!2167 = !{null, !2168}
!2168 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::DescriptorTable", baseType: !315, size: 64, align: 64, dwarfAddressSpace: 0)
!2169 = !{!2170}
!2170 = !DILocalVariable(arg: 1, scope: !2165, file: !1891, line: 490, type: !2168)
!2171 = !{!2172}
!2172 = !DITemplateTypeParameter(name: "T", type: !315)
!2173 = !DILocation(line: 490, column: 1, scope: !2165)
!2174 = distinct !DISubprogram(name: "drop_in_place<[x86_64::addr::VirtAddr; 3]>", linkageName: "_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$3$u5d$$GT$17h714ff2e2581cf969E", scope: !1616, file: !1891, line: 490, type: !2175, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2180, retainedNodes: !2178)
!2175 = !DISubroutineType(types: !2176)
!2176 = !{null, !2177}
!2177 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [x86_64::addr::VirtAddr; 3]", baseType: !759, size: 64, align: 64, dwarfAddressSpace: 0)
!2178 = !{!2179}
!2179 = !DILocalVariable(arg: 1, scope: !2174, file: !1891, line: 490, type: !2177)
!2180 = !{!2181}
!2181 = !DITemplateTypeParameter(name: "T", type: !759)
!2182 = !DILocation(line: 490, column: 1, scope: !2174)
!2183 = distinct !DISubprogram(name: "drop_in_place<[x86_64::addr::VirtAddr; 7]>", linkageName: "_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$7$u5d$$GT$17h88eeb084a36dbfbdE", scope: !1616, file: !1891, line: 490, type: !2184, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2189, retainedNodes: !2187)
!2184 = !DISubroutineType(types: !2185)
!2185 = !{null, !2186}
!2186 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [x86_64::addr::VirtAddr; 7]", baseType: !768, size: 64, align: 64, dwarfAddressSpace: 0)
!2187 = !{!2188}
!2188 = !DILocalVariable(arg: 1, scope: !2183, file: !1891, line: 490, type: !2186)
!2189 = !{!2190}
!2190 = !DITemplateTypeParameter(name: "T", type: !768)
!2191 = !DILocation(line: 490, column: 1, scope: !2183)
!2192 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::paging::mapper::MappedFrame>", linkageName: "_ZN4core3ptr68drop_in_place$LT$x86_64..structures..paging..mapper..MappedFrame$GT$17h3f5de2b8f1e1f462E", scope: !1616, file: !1891, line: 490, type: !2193, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2198, retainedNodes: !2196)
!2193 = !DISubroutineType(types: !2194)
!2194 = !{null, !2195}
!2195 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::mapper::MappedFrame", baseType: !652, size: 64, align: 64, dwarfAddressSpace: 0)
!2196 = !{!2197}
!2197 = !DILocalVariable(arg: 1, scope: !2192, file: !1891, line: 490, type: !2195)
!2198 = !{!2199}
!2199 = !DITemplateTypeParameter(name: "T", type: !652)
!2200 = !DILocation(line: 490, column: 1, scope: !2192)
!2201 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>>", linkageName: "_ZN4core3ptr69drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$GT$17hac0efe5ec8f17a05E", scope: !1616, file: !1891, line: 490, type: !2202, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2207, retainedNodes: !2205)
!2202 = !DISubroutineType(types: !2203)
!2203 = !{null, !2204}
!2204 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>", baseType: !742, size: 64, align: 64, dwarfAddressSpace: 0)
!2205 = !{!2206}
!2206 = !DILocalVariable(arg: 1, scope: !2201, file: !1891, line: 490, type: !2204)
!2207 = !{!2208}
!2208 = !DITemplateTypeParameter(name: "T", type: !742)
!2209 = !DILocation(line: 490, column: 1, scope: !2201)
!2210 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::paging::page_table::PageTableFlags>", linkageName: "_ZN4core3ptr75drop_in_place$LT$x86_64..structures..paging..page_table..PageTableFlags$GT$17hc69c9e55b1d64d1dE", scope: !1616, file: !1891, line: 490, type: !2211, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1196, retainedNodes: !2214)
!2211 = !DISubroutineType(types: !2212)
!2212 = !{null, !2213}
!2213 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::page_table::PageTableFlags", baseType: !362, size: 64, align: 64, dwarfAddressSpace: 0)
!2214 = !{!2215}
!2215 = !DILocalVariable(arg: 1, scope: !2210, file: !1891, line: 490, type: !2213)
!2216 = !DILocation(line: 490, column: 1, scope: !2210)
!2217 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableEntry$GT$17h5d5ff5d41c46db5fE", scope: !1616, file: !1891, line: 490, type: !2218, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1728, retainedNodes: !2221)
!2218 = !DISubroutineType(types: !2219)
!2219 = !{null, !2220}
!2220 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::page_table::PageTableEntry", baseType: !82, size: 64, align: 64, dwarfAddressSpace: 0)
!2221 = !{!2222}
!2222 = !DILocalVariable(arg: 1, scope: !2217, file: !1891, line: 490, type: !2220)
!2223 = !DILocation(line: 490, column: 1, scope: !2217)
!2224 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::page_table::PageTableFlags>", linkageName: "_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableFlags$GT$17h2b2f99815c9b5ec1E", scope: !1616, file: !1891, line: 490, type: !2225, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2230, retainedNodes: !2228)
!2225 = !DISubroutineType(types: !2226)
!2226 = !{null, !2227}
!2227 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::page_table::PageTableFlags", baseType: !715, size: 64, align: 64, dwarfAddressSpace: 0)
!2228 = !{!2229}
!2229 = !DILocalVariable(arg: 1, scope: !2224, file: !1891, line: 490, type: !2227)
!2230 = !{!2231}
!2231 = !DITemplateTypeParameter(name: "T", type: !715)
!2232 = !DILocation(line: 490, column: 1, scope: !2224)
!2233 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::page_table::PageTableIndex>", linkageName: "_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableIndex$GT$17he79298b5e6495d12E", scope: !1616, file: !1891, line: 490, type: !2234, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2239, retainedNodes: !2237)
!2234 = !DISubroutineType(types: !2235)
!2235 = !{null, !2236}
!2236 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::page_table::PageTableIndex", baseType: !631, size: 64, align: 64, dwarfAddressSpace: 0)
!2237 = !{!2238}
!2238 = !DILocalVariable(arg: 1, scope: !2233, file: !1891, line: 490, type: !2236)
!2239 = !{!2240}
!2240 = !DITemplateTypeParameter(name: "T", type: !631)
!2241 = !DILocation(line: 490, column: 1, scope: !2233)
!2242 = distinct !DISubprogram(name: "runtime_impl", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17hb2b5bc46473df4b9E", scope: !2244, file: !2243, line: 35, type: !2247, scopeLine: 35, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !2250)
!2243 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/mut_ptr.rs", directory: "", checksumkind: CSK_MD5, checksum: "4a6afd5ac69802a5308a55262a61b144")
!2244 = !DINamespace(name: "is_null", scope: !2245)
!2245 = !DINamespace(name: "{impl#0}", scope: !2246)
!2246 = !DINamespace(name: "mut_ptr", scope: !1616)
!2247 = !DISubroutineType(types: !2248)
!2248 = !{!306, !2249}
!2249 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u8", baseType: !119, size: 64, align: 64, dwarfAddressSpace: 0)
!2250 = !{!2251}
!2251 = !DILocalVariable(name: "ptr", arg: 1, scope: !2242, file: !2243, line: 35, type: !2249)
!2252 = !DILocation(line: 35, column: 25, scope: !2242)
!2253 = !DILocalVariable(name: "self", arg: 1, scope: !2254, file: !2243, line: 209, type: !2249)
!2254 = distinct !DISubprogram(name: "addr<u8>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$4addr17hd50a6fef0ba624f3E", scope: !2245, file: !2243, line: 209, type: !2255, scopeLine: 209, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2258, retainedNodes: !2257)
!2255 = !DISubroutineType(types: !2256)
!2256 = !{!9, !2249}
!2257 = !{!2253}
!2258 = !{!2259}
!2259 = !DITemplateTypeParameter(name: "T", type: !119)
!2260 = !DILocation(line: 209, column: 17, scope: !2254, inlinedAt: !2261)
!2261 = distinct !DILocation(line: 36, column: 13, scope: !2242)
!2262 = !DILocalVariable(name: "self", arg: 1, scope: !2263, file: !2243, line: 57, type: !2249)
!2263 = distinct !DISubprogram(name: "cast<u8, ()>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$4cast17hb74962874f725fc6E", scope: !2245, file: !2243, line: 57, type: !2264, scopeLine: 57, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2268, retainedNodes: !2267)
!2264 = !DISubroutineType(types: !2265)
!2265 = !{!2266, !2249}
!2266 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut ()", baseType: !7, size: 64, align: 64, dwarfAddressSpace: 0)
!2267 = !{!2262}
!2268 = !{!2259, !2269}
!2269 = !DITemplateTypeParameter(name: "U", type: !7)
!2270 = !DILocation(line: 57, column: 26, scope: !2263, inlinedAt: !2271)
!2271 = distinct !DILocation(line: 213, column: 33, scope: !2254, inlinedAt: !2261)
!2272 = !DILocation(line: 213, column: 18, scope: !2254, inlinedAt: !2261)
!2273 = !DILocation(line: 36, column: 13, scope: !2242)
!2274 = !DILocation(line: 37, column: 10, scope: !2242)
!2275 = distinct !DISubprogram(name: "is_null<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h31244acb3d1d4053E", scope: !2245, file: !2243, line: 33, type: !2276, scopeLine: 33, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1210, retainedNodes: !2279)
!2276 = !DISubroutineType(types: !2277)
!2277 = !{!306, !2278}
!2278 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::page_table::PageTableEntry", baseType: !83, size: 64, align: 64, dwarfAddressSpace: 0)
!2279 = !{!2280}
!2280 = !DILocalVariable(name: "self", arg: 1, scope: !2275, file: !2243, line: 33, type: !2278)
!2281 = !DILocation(line: 33, column: 26, scope: !2275)
!2282 = !DILocation(line: 50, column: 36, scope: !2275)
!2283 = !DILocation(line: 50, column: 18, scope: !2275)
!2284 = !DILocation(line: 51, column: 6, scope: !2275)
!2285 = distinct !DISubprogram(name: "is_null<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h62490f255a216017E", scope: !2245, file: !2243, line: 33, type: !2286, scopeLine: 33, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1111, retainedNodes: !2288)
!2286 = !DISubroutineType(types: !2287)
!2287 = !{!306, !1921}
!2288 = !{!2289}
!2289 = !DILocalVariable(name: "self", arg: 1, scope: !2285, file: !2243, line: 33, type: !1921)
!2290 = !DILocation(line: 33, column: 26, scope: !2285)
!2291 = !DILocation(line: 50, column: 36, scope: !2285)
!2292 = !DILocation(line: 50, column: 18, scope: !2285)
!2293 = !DILocation(line: 51, column: 6, scope: !2285)
!2294 = distinct !DISubprogram(name: "is_null<u64>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h706638ca3089f8fbE", scope: !2245, file: !2243, line: 33, type: !2295, scopeLine: 33, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1260, retainedNodes: !2297)
!2295 = !DISubroutineType(types: !2296)
!2296 = !{!306, !2025}
!2297 = !{!2298}
!2298 = !DILocalVariable(name: "self", arg: 1, scope: !2294, file: !2243, line: 33, type: !2025)
!2299 = !DILocation(line: 33, column: 26, scope: !2294)
!2300 = !DILocation(line: 50, column: 36, scope: !2294)
!2301 = !DILocation(line: 50, column: 18, scope: !2294)
!2302 = !DILocation(line: 51, column: 6, scope: !2294)
!2303 = distinct !DISubprogram(name: "is_null<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h81b040ba0899a981E", scope: !2245, file: !2243, line: 33, type: !2304, scopeLine: 33, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1182, retainedNodes: !2306)
!2304 = !DISubroutineType(types: !2305)
!2305 = !{!306, !2109}
!2306 = !{!2307}
!2307 = !DILocalVariable(name: "self", arg: 1, scope: !2303, file: !2243, line: 33, type: !2109)
!2308 = !DILocation(line: 33, column: 26, scope: !2303)
!2309 = !DILocation(line: 50, column: 36, scope: !2303)
!2310 = !DILocation(line: 50, column: 18, scope: !2303)
!2311 = !DILocation(line: 51, column: 6, scope: !2303)
!2312 = distinct !DISubprogram(name: "drop_in_place<&mut x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN4core3ptr82drop_in_place$LT$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h51bc88c8dcc4af18E", scope: !1616, file: !1891, line: 490, type: !2313, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1068, retainedNodes: !2316)
!2313 = !DISubroutineType(types: !2314)
!2314 = !{null, !2315}
!2315 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &mut x86_64::structures::paging::page_table::PageTable", baseType: !586, size: 64, align: 64, dwarfAddressSpace: 0)
!2316 = !{!2317}
!2317 = !DILocalVariable(arg: 1, scope: !2312, file: !1891, line: 490, type: !2315)
!2318 = !DILocation(line: 490, column: 1, scope: !2312)
!2319 = distinct !DISubprogram(name: "drop_in_place<&&mut x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN4core3ptr86drop_in_place$LT$$RF$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17hce24ed5dfc9b6591E", scope: !1616, file: !1891, line: 490, type: !2320, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2325, retainedNodes: !2323)
!2320 = !DISubroutineType(types: !2321)
!2321 = !{null, !2322}
!2322 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &&mut x86_64::structures::paging::page_table::PageTable", baseType: !585, size: 64, align: 64, dwarfAddressSpace: 0)
!2323 = !{!2324}
!2324 = !DILocalVariable(arg: 1, scope: !2319, file: !1891, line: 490, type: !2322)
!2325 = !{!2326}
!2326 = !DITemplateTypeParameter(name: "T", type: !585)
!2327 = !DILocation(line: 490, column: 1, scope: !2319)
!2328 = distinct !DISubprogram(name: "from_raw_parts<u64>", linkageName: "_ZN4core3ptr8metadata14from_raw_parts17h5712db5baca3bae1E", scope: !2330, file: !2329, line: 111, type: !2331, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1260, retainedNodes: !2333)
!2329 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/metadata.rs", directory: "", checksumkind: CSK_MD5, checksum: "1e1a461bde75de7a93357ca7e628f393")
!2330 = !DINamespace(name: "metadata", scope: !1616)
!2331 = !DISubroutineType(types: !2332)
!2332 = !{!1654, !6, !7}
!2333 = !{!2334, !2335}
!2334 = !DILocalVariable(name: "data_address", arg: 1, scope: !2328, file: !2329, line: 112, type: !6)
!2335 = !DILocalVariable(name: "metadata", arg: 2, scope: !2328, file: !2329, line: 113, type: !7)
!2336 = !DILocation(line: 112, column: 5, scope: !2328)
!2337 = !DILocation(line: 113, column: 5, scope: !2328)
!2338 = !DILocation(line: 118, column: 36, scope: !2328)
!2339 = !DILocation(line: 118, column: 14, scope: !2328)
!2340 = !DILocation(line: 119, column: 2, scope: !2328)
!2341 = distinct !DISubprogram(name: "from_raw_parts<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8metadata14from_raw_parts17ha0d2ac510d75e6d5E", scope: !2330, file: !2329, line: 111, type: !2342, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1182, retainedNodes: !2344)
!2342 = !DISubroutineType(types: !2343)
!2343 = !{!1619, !6, !7}
!2344 = !{!2345, !2346}
!2345 = !DILocalVariable(name: "data_address", arg: 1, scope: !2341, file: !2329, line: 112, type: !6)
!2346 = !DILocalVariable(name: "metadata", arg: 2, scope: !2341, file: !2329, line: 113, type: !7)
!2347 = !DILocation(line: 112, column: 5, scope: !2341)
!2348 = !DILocation(line: 113, column: 5, scope: !2341)
!2349 = !DILocation(line: 118, column: 36, scope: !2341)
!2350 = !DILocation(line: 118, column: 14, scope: !2341)
!2351 = !DILocation(line: 119, column: 2, scope: !2341)
!2352 = distinct !DISubprogram(name: "from_raw_parts<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8metadata14from_raw_parts17hcfaf7550445012ffE", scope: !2330, file: !2329, line: 111, type: !2353, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1111, retainedNodes: !2355)
!2353 = !DISubroutineType(types: !2354)
!2354 = !{!1689, !6, !7}
!2355 = !{!2356, !2357}
!2356 = !DILocalVariable(name: "data_address", arg: 1, scope: !2352, file: !2329, line: 112, type: !6)
!2357 = !DILocalVariable(name: "metadata", arg: 2, scope: !2352, file: !2329, line: 113, type: !7)
!2358 = !DILocation(line: 112, column: 5, scope: !2352)
!2359 = !DILocation(line: 113, column: 5, scope: !2352)
!2360 = !DILocation(line: 118, column: 36, scope: !2352)
!2361 = !DILocation(line: 118, column: 14, scope: !2352)
!2362 = !DILocation(line: 119, column: 2, scope: !2352)
!2363 = distinct !DISubprogram(name: "from_raw_parts<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8metadata14from_raw_parts17hd3a6d64031e630fcE", scope: !2330, file: !2329, line: 111, type: !2364, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1210, retainedNodes: !2366)
!2364 = !DISubroutineType(types: !2365)
!2365 = !{!1724, !6, !7}
!2366 = !{!2367, !2368}
!2367 = !DILocalVariable(name: "data_address", arg: 1, scope: !2363, file: !2329, line: 112, type: !6)
!2368 = !DILocalVariable(name: "metadata", arg: 2, scope: !2363, file: !2329, line: 113, type: !7)
!2369 = !DILocation(line: 112, column: 5, scope: !2363)
!2370 = !DILocation(line: 113, column: 5, scope: !2363)
!2371 = !DILocation(line: 118, column: 36, scope: !2363)
!2372 = !DILocation(line: 118, column: 14, scope: !2363)
!2373 = !DILocation(line: 119, column: 2, scope: !2363)
!2374 = distinct !DISubprogram(name: "metadata<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8metadata8metadata17h0460c2903c2c44afE", scope: !2330, file: !2329, line: 94, type: !2375, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1111, retainedNodes: !2377)
!2375 = !DISubroutineType(types: !2376)
!2376 = !{null, !1689}
!2377 = !{!2378}
!2378 = !DILocalVariable(name: "ptr", arg: 1, scope: !2374, file: !2329, line: 94, type: !1689)
!2379 = !DILocation(line: 94, column: 34, scope: !2374)
!2380 = !DILocation(line: 98, column: 14, scope: !2374)
!2381 = !DILocation(line: 99, column: 2, scope: !2374)
!2382 = distinct !DISubprogram(name: "metadata<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8metadata8metadata17h298d739dc7eaae4cE", scope: !2330, file: !2329, line: 94, type: !2383, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1210, retainedNodes: !2385)
!2383 = !DISubroutineType(types: !2384)
!2384 = !{null, !1724}
!2385 = !{!2386}
!2386 = !DILocalVariable(name: "ptr", arg: 1, scope: !2382, file: !2329, line: 94, type: !1724)
!2387 = !DILocation(line: 94, column: 34, scope: !2382)
!2388 = !DILocation(line: 98, column: 14, scope: !2382)
!2389 = !DILocation(line: 99, column: 2, scope: !2382)
!2390 = distinct !DISubprogram(name: "metadata<u64>", linkageName: "_ZN4core3ptr8metadata8metadata17h403f2a1113afd513E", scope: !2330, file: !2329, line: 94, type: !2391, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1260, retainedNodes: !2393)
!2391 = !DISubroutineType(types: !2392)
!2392 = !{null, !1654}
!2393 = !{!2394}
!2394 = !DILocalVariable(name: "ptr", arg: 1, scope: !2390, file: !2329, line: 94, type: !1654)
!2395 = !DILocation(line: 94, column: 34, scope: !2390)
!2396 = !DILocation(line: 98, column: 14, scope: !2390)
!2397 = !DILocation(line: 99, column: 2, scope: !2390)
!2398 = distinct !DISubprogram(name: "metadata<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8metadata8metadata17hb4b52103159c3a6cE", scope: !2330, file: !2329, line: 94, type: !2399, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1182, retainedNodes: !2401)
!2399 = !DISubroutineType(types: !2400)
!2400 = !{null, !1619}
!2401 = !{!2402}
!2402 = !DILocalVariable(name: "ptr", arg: 1, scope: !2398, file: !2329, line: 94, type: !1619)
!2403 = !DILocation(line: 94, column: 34, scope: !2398)
!2404 = !DILocation(line: 98, column: 14, scope: !2398)
!2405 = !DILocation(line: 99, column: 2, scope: !2398)
!2406 = distinct !DISubprogram(name: "new_unchecked<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h2cd2512b161da5e8E", scope: !1614, file: !2407, line: 197, type: !2408, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1182, retainedNodes: !2410)
!2407 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/non_null.rs", directory: "", checksumkind: CSK_MD5, checksum: "0934e1faf1d0a2260f9da293f7ce200e")
!2408 = !DISubroutineType(types: !2409)
!2409 = !{!1614, !2109}
!2410 = !{!2411}
!2411 = !DILocalVariable(name: "ptr", arg: 1, scope: !2406, file: !2407, line: 197, type: !2109)
!2412 = !DILocation(line: 197, column: 39, scope: !2406)
!2413 = !DILocation(line: 200, column: 13, scope: !2406)
!2414 = !DILocation(line: 201, column: 13, scope: !2406)
!2415 = !DILocation(line: 203, column: 6, scope: !2406)
!2416 = !DILocalVariable(name: "ptr", arg: 1, scope: !2417, file: !2418, line: 2510, type: !2109)
!2417 = distinct !DISubprogram(name: "runtime<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h33141bfe66f93b2bE", scope: !2419, file: !2418, line: 2510, type: !2107, scopeLine: 2510, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1182, retainedNodes: !2421)
!2418 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/intrinsics.rs", directory: "", checksumkind: CSK_MD5, checksum: "b961ce15748c96c32140721627355748")
!2419 = !DINamespace(name: "new_unchecked", scope: !2420)
!2420 = !DINamespace(name: "{impl#3}", scope: !1615)
!2421 = !{!2416}
!2422 = !DILocation(line: 2510, column: 39, scope: !2417, inlinedAt: !2423)
!2423 = distinct !DILocation(line: 200, column: 13, scope: !2406)
!2424 = !DILocation(line: 200, column: 134, scope: !2425, inlinedAt: !2423)
!2425 = !DILexicalBlockFile(scope: !2417, file: !2407, discriminator: 0)
!2426 = !DILocation(line: 200, column: 133, scope: !2425, inlinedAt: !2423)
!2427 = !DILocation(line: 2511, column: 20, scope: !2417, inlinedAt: !2423)
!2428 = !DILocation(line: 2513, column: 21, scope: !2417, inlinedAt: !2423)
!2429 = distinct !DISubprogram(name: "new_unchecked<u64>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h65883f323c87d329E", scope: !1651, file: !2407, line: 197, type: !2430, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1260, retainedNodes: !2432)
!2430 = !DISubroutineType(types: !2431)
!2431 = !{!1651, !2025}
!2432 = !{!2433}
!2433 = !DILocalVariable(name: "ptr", arg: 1, scope: !2429, file: !2407, line: 197, type: !2025)
!2434 = !DILocation(line: 197, column: 39, scope: !2429)
!2435 = !DILocation(line: 200, column: 13, scope: !2429)
!2436 = !DILocation(line: 201, column: 13, scope: !2429)
!2437 = !DILocation(line: 203, column: 6, scope: !2429)
!2438 = !DILocalVariable(name: "ptr", arg: 1, scope: !2439, file: !2418, line: 2510, type: !2025)
!2439 = distinct !DISubprogram(name: "runtime<u64>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h9e9c4453a1b980b6E", scope: !2419, file: !2418, line: 2510, type: !2023, scopeLine: 2510, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1260, retainedNodes: !2440)
!2440 = !{!2438}
!2441 = !DILocation(line: 2510, column: 39, scope: !2439, inlinedAt: !2442)
!2442 = distinct !DILocation(line: 200, column: 13, scope: !2429)
!2443 = !DILocation(line: 200, column: 134, scope: !2444, inlinedAt: !2442)
!2444 = !DILexicalBlockFile(scope: !2439, file: !2407, discriminator: 0)
!2445 = !DILocation(line: 200, column: 133, scope: !2444, inlinedAt: !2442)
!2446 = !DILocation(line: 2511, column: 20, scope: !2439, inlinedAt: !2442)
!2447 = !DILocation(line: 2513, column: 21, scope: !2439, inlinedAt: !2442)
!2448 = distinct !DISubprogram(name: "new_unchecked<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h8262915611424ec9E", scope: !1721, file: !2407, line: 197, type: !2449, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1210, retainedNodes: !2451)
!2449 = !DISubroutineType(types: !2450)
!2450 = !{!1721, !2278}
!2451 = !{!2452}
!2452 = !DILocalVariable(name: "ptr", arg: 1, scope: !2448, file: !2407, line: 197, type: !2278)
!2453 = !DILocation(line: 197, column: 39, scope: !2448)
!2454 = !DILocation(line: 200, column: 13, scope: !2448)
!2455 = !DILocation(line: 201, column: 13, scope: !2448)
!2456 = !DILocation(line: 203, column: 6, scope: !2448)
!2457 = !DILocalVariable(name: "ptr", arg: 1, scope: !2458, file: !2418, line: 2510, type: !2278)
!2458 = distinct !DISubprogram(name: "runtime<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h5789a64c01779c2eE", scope: !2419, file: !2418, line: 2510, type: !2459, scopeLine: 2510, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1210, retainedNodes: !2461)
!2459 = !DISubroutineType(types: !2460)
!2460 = !{null, !2278}
!2461 = !{!2457}
!2462 = !DILocation(line: 2510, column: 39, scope: !2458, inlinedAt: !2463)
!2463 = distinct !DILocation(line: 200, column: 13, scope: !2448)
!2464 = !DILocation(line: 200, column: 134, scope: !2465, inlinedAt: !2463)
!2465 = !DILexicalBlockFile(scope: !2458, file: !2407, discriminator: 0)
!2466 = !DILocation(line: 200, column: 133, scope: !2465, inlinedAt: !2463)
!2467 = !DILocation(line: 2511, column: 20, scope: !2458, inlinedAt: !2463)
!2468 = !DILocation(line: 2513, column: 21, scope: !2458, inlinedAt: !2463)
!2469 = distinct !DISubprogram(name: "new_unchecked<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hbf0ff1143cf9fd53E", scope: !1686, file: !2407, line: 197, type: !2470, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1111, retainedNodes: !2472)
!2470 = !DISubroutineType(types: !2471)
!2471 = !{!1686, !1921}
!2472 = !{!2473}
!2473 = !DILocalVariable(name: "ptr", arg: 1, scope: !2469, file: !2407, line: 197, type: !1921)
!2474 = !DILocation(line: 197, column: 39, scope: !2469)
!2475 = !DILocation(line: 200, column: 13, scope: !2469)
!2476 = !DILocation(line: 201, column: 13, scope: !2469)
!2477 = !DILocation(line: 203, column: 6, scope: !2469)
!2478 = !DILocalVariable(name: "ptr", arg: 1, scope: !2479, file: !2418, line: 2510, type: !1921)
!2479 = distinct !DISubprogram(name: "runtime<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h35e050629e93bc39E", scope: !2419, file: !2418, line: 2510, type: !1919, scopeLine: 2510, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1111, retainedNodes: !2480)
!2480 = !{!2478}
!2481 = !DILocation(line: 2510, column: 39, scope: !2479, inlinedAt: !2482)
!2482 = distinct !DILocation(line: 200, column: 13, scope: !2469)
!2483 = !DILocation(line: 200, column: 134, scope: !2484, inlinedAt: !2482)
!2484 = !DILexicalBlockFile(scope: !2479, file: !2407, discriminator: 0)
!2485 = !DILocation(line: 200, column: 133, scope: !2484, inlinedAt: !2482)
!2486 = !DILocation(line: 2511, column: 20, scope: !2479, inlinedAt: !2482)
!2487 = !DILocation(line: 2513, column: 21, scope: !2479, inlinedAt: !2482)
!2488 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN4core3ptr90drop_in_place$LT$$RF$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$17hd4ef2d7e95989d4cE", scope: !1616, file: !1891, line: 490, type: !2489, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2494, retainedNodes: !2492)
!2489 = !DISubroutineType(types: !2490)
!2490 = !{null, !2491}
!2491 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::mapper::offset_page_table::PhysOffset", baseType: !601, size: 64, align: 64, dwarfAddressSpace: 0)
!2492 = !{!2493}
!2493 = !DILocalVariable(arg: 1, scope: !2488, file: !1891, line: 490, type: !2491)
!2494 = !{!2495}
!2495 = !DITemplateTypeParameter(name: "T", type: !601)
!2496 = !DILocation(line: 490, column: 1, scope: !2488)
!2497 = distinct !DISubprogram(name: "with_metadata_of<u8, x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h0698cf21eb4ca9b0E", scope: !2499, file: !2498, line: 94, type: !2501, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2507, retainedNodes: !2504)
!2498 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/const_ptr.rs", directory: "", checksumkind: CSK_MD5, checksum: "3038863dc20b91ad4f69036221337420")
!2499 = !DINamespace(name: "{impl#0}", scope: !2500)
!2500 = !DINamespace(name: "const_ptr", scope: !1616)
!2501 = !DISubroutineType(types: !2502)
!2502 = !{!1619, !2503, !1619}
!2503 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const u8", baseType: !119, size: 64, align: 64, dwarfAddressSpace: 0)
!2504 = !{!2505, !2506}
!2505 = !DILocalVariable(name: "self", arg: 1, scope: !2497, file: !2498, line: 94, type: !2503)
!2506 = !DILocalVariable(name: "meta", arg: 2, scope: !2497, file: !2498, line: 94, type: !1619)
!2507 = !{!2259, !2508}
!2508 = !DITemplateTypeParameter(name: "U", type: !13)
!2509 = !DILocation(line: 94, column: 38, scope: !2497)
!2510 = !DILocation(line: 94, column: 44, scope: !2497)
!2511 = !DILocation(line: 98, column: 48, scope: !2497)
!2512 = !DILocation(line: 98, column: 9, scope: !2497)
!2513 = !DILocation(line: 99, column: 6, scope: !2497)
!2514 = distinct !DISubprogram(name: "with_metadata_of<u8, x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h9e0e6941e2596ebdE", scope: !2499, file: !2498, line: 94, type: !2515, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2520, retainedNodes: !2517)
!2515 = !DISubroutineType(types: !2516)
!2516 = !{!1724, !2503, !1724}
!2517 = !{!2518, !2519}
!2518 = !DILocalVariable(name: "self", arg: 1, scope: !2514, file: !2498, line: 94, type: !2503)
!2519 = !DILocalVariable(name: "meta", arg: 2, scope: !2514, file: !2498, line: 94, type: !1724)
!2520 = !{!2259, !2521}
!2521 = !DITemplateTypeParameter(name: "U", type: !83)
!2522 = !DILocation(line: 94, column: 38, scope: !2514)
!2523 = !DILocation(line: 94, column: 44, scope: !2514)
!2524 = !DILocation(line: 98, column: 48, scope: !2514)
!2525 = !DILocation(line: 98, column: 9, scope: !2514)
!2526 = !DILocation(line: 99, column: 6, scope: !2514)
!2527 = distinct !DISubprogram(name: "with_metadata_of<u8, u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hbac49b80df9b84f5E", scope: !2499, file: !2498, line: 94, type: !2528, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2533, retainedNodes: !2530)
!2528 = !DISubroutineType(types: !2529)
!2529 = !{!1654, !2503, !1654}
!2530 = !{!2531, !2532}
!2531 = !DILocalVariable(name: "self", arg: 1, scope: !2527, file: !2498, line: 94, type: !2503)
!2532 = !DILocalVariable(name: "meta", arg: 2, scope: !2527, file: !2498, line: 94, type: !1654)
!2533 = !{!2259, !2534}
!2534 = !DITemplateTypeParameter(name: "U", type: !18)
!2535 = !DILocation(line: 94, column: 38, scope: !2527)
!2536 = !DILocation(line: 94, column: 44, scope: !2527)
!2537 = !DILocation(line: 98, column: 48, scope: !2527)
!2538 = !DILocation(line: 98, column: 9, scope: !2527)
!2539 = !DILocation(line: 99, column: 6, scope: !2527)
!2540 = distinct !DISubprogram(name: "with_metadata_of<u8, x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hdc03c1caf3b368daE", scope: !2499, file: !2498, line: 94, type: !2541, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2546, retainedNodes: !2543)
!2541 = !DISubroutineType(types: !2542)
!2542 = !{!1689, !2503, !1689}
!2543 = !{!2544, !2545}
!2544 = !DILocalVariable(name: "self", arg: 1, scope: !2540, file: !2498, line: 94, type: !2503)
!2545 = !DILocalVariable(name: "meta", arg: 2, scope: !2540, file: !2498, line: 94, type: !1689)
!2546 = !{!2259, !2547}
!2547 = !DITemplateTypeParameter(name: "U", type: !38)
!2548 = !DILocation(line: 94, column: 38, scope: !2540)
!2549 = !DILocation(line: 94, column: 44, scope: !2540)
!2550 = !DILocation(line: 98, column: 48, scope: !2540)
!2551 = !DILocation(line: 98, column: 9, scope: !2540)
!2552 = !DILocation(line: 99, column: 6, scope: !2540)
!2553 = distinct !DISubprogram(name: "runtime_impl", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h3cc64140e2960623E", scope: !2554, file: !2498, line: 36, type: !2555, scopeLine: 36, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !2557)
!2554 = !DINamespace(name: "is_null", scope: !2499)
!2555 = !DISubroutineType(types: !2556)
!2556 = !{!306, !2503}
!2557 = !{!2558}
!2558 = !DILocalVariable(name: "ptr", arg: 1, scope: !2553, file: !2498, line: 36, type: !2503)
!2559 = !DILocation(line: 36, column: 25, scope: !2553)
!2560 = !DILocalVariable(name: "self", arg: 1, scope: !2561, file: !2498, line: 203, type: !2503)
!2561 = distinct !DISubprogram(name: "addr<u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4addr17h8def8a469954a190E", scope: !2499, file: !2498, line: 203, type: !2562, scopeLine: 203, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2258, retainedNodes: !2564)
!2562 = !DISubroutineType(types: !2563)
!2563 = !{!9, !2503}
!2564 = !{!2560}
!2565 = !DILocation(line: 203, column: 17, scope: !2561, inlinedAt: !2566)
!2566 = distinct !DILocation(line: 37, column: 13, scope: !2553)
!2567 = !DILocalVariable(name: "self", arg: 1, scope: !2568, file: !2498, line: 58, type: !2503)
!2568 = distinct !DISubprogram(name: "cast<u8, ()>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17he93bd30debe73276E", scope: !2499, file: !2498, line: 58, type: !2569, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2268, retainedNodes: !2571)
!2569 = !DISubroutineType(types: !2570)
!2570 = !{!6, !2503}
!2571 = !{!2567}
!2572 = !DILocation(line: 58, column: 26, scope: !2568, inlinedAt: !2573)
!2573 = distinct !DILocation(line: 207, column: 33, scope: !2561, inlinedAt: !2566)
!2574 = !DILocation(line: 207, column: 18, scope: !2561, inlinedAt: !2566)
!2575 = !DILocation(line: 37, column: 13, scope: !2553)
!2576 = !DILocation(line: 38, column: 10, scope: !2553)
!2577 = distinct !DISubprogram(name: "is_null<u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h0b9a41708a4b3bb8E", scope: !2499, file: !2498, line: 34, type: !2578, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1260, retainedNodes: !2580)
!2578 = !DISubroutineType(types: !2579)
!2579 = !{!306, !1654}
!2580 = !{!2581}
!2581 = !DILocalVariable(name: "self", arg: 1, scope: !2577, file: !2498, line: 34, type: !1654)
!2582 = !DILocation(line: 34, column: 26, scope: !2577)
!2583 = !DILocation(line: 51, column: 36, scope: !2577)
!2584 = !DILocation(line: 51, column: 18, scope: !2577)
!2585 = !DILocation(line: 52, column: 6, scope: !2577)
!2586 = distinct !DISubprogram(name: "is_null<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h8000a7e951eecf49E", scope: !2499, file: !2498, line: 34, type: !2587, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1182, retainedNodes: !2589)
!2587 = !DISubroutineType(types: !2588)
!2588 = !{!306, !1619}
!2589 = !{!2590}
!2590 = !DILocalVariable(name: "self", arg: 1, scope: !2586, file: !2498, line: 34, type: !1619)
!2591 = !DILocation(line: 34, column: 26, scope: !2586)
!2592 = !DILocation(line: 51, column: 36, scope: !2586)
!2593 = !DILocation(line: 51, column: 18, scope: !2586)
!2594 = !DILocation(line: 52, column: 6, scope: !2586)
!2595 = distinct !DISubprogram(name: "is_null<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h84a9c06d01085279E", scope: !2499, file: !2498, line: 34, type: !2596, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1111, retainedNodes: !2598)
!2596 = !DISubroutineType(types: !2597)
!2597 = !{!306, !1689}
!2598 = !{!2599}
!2599 = !DILocalVariable(name: "self", arg: 1, scope: !2595, file: !2498, line: 34, type: !1689)
!2600 = !DILocation(line: 34, column: 26, scope: !2595)
!2601 = !DILocation(line: 51, column: 36, scope: !2595)
!2602 = !DILocation(line: 51, column: 18, scope: !2595)
!2603 = !DILocation(line: 52, column: 6, scope: !2595)
!2604 = distinct !DISubprogram(name: "is_null<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hf409547ad364b64dE", scope: !2499, file: !2498, line: 34, type: !2605, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1210, retainedNodes: !2607)
!2605 = !DISubroutineType(types: !2606)
!2606 = !{!306, !1724}
!2607 = !{!2608}
!2608 = !DILocalVariable(name: "self", arg: 1, scope: !2604, file: !2498, line: 34, type: !1724)
!2609 = !DILocation(line: 34, column: 26, scope: !2604)
!2610 = !DILocation(line: 51, column: 36, scope: !2604)
!2611 = !DILocation(line: 51, column: 18, scope: !2604)
!2612 = !DILocation(line: 52, column: 6, scope: !2604)
!2613 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, 8>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h1706fd71fec170fdE", scope: !2615, file: !2614, line: 310, type: !2617, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1111, retainedNodes: !2620)
!2614 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/array/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "c10b88427730288d6cfd9f0a1aea93aa")
!2615 = !DINamespace(name: "{impl#12}", scope: !2616)
!2616 = !DINamespace(name: "array", scope: !56)
!2617 = !DISubroutineType(types: !2618)
!2618 = !{!188, !2619, !206}
!2619 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8]", baseType: !546, size: 64, align: 64, dwarfAddressSpace: 0)
!2620 = !{!2621, !2622}
!2621 = !DILocalVariable(name: "self", arg: 1, scope: !2613, file: !2614, line: 310, type: !2619)
!2622 = !DILocalVariable(name: "f", arg: 2, scope: !2613, file: !2614, line: 310, type: !206)
!2623 = !DILocation(line: 310, column: 12, scope: !2613)
!2624 = !DILocation(line: 310, column: 19, scope: !2613)
!2625 = !DILocation(line: 311, column: 27, scope: !2613)
!2626 = !DILocation(line: 311, column: 26, scope: !2613)
!2627 = !DILocation(line: 311, column: 9, scope: !2613)
!2628 = !DILocation(line: 312, column: 6, scope: !2613)
!2629 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, 224>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h218f6c50e8f83e71E", scope: !2615, file: !2614, line: 310, type: !2630, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1111, retainedNodes: !2632)
!2630 = !DISubroutineType(types: !2631)
!2631 = !{!188, !555, !206}
!2632 = !{!2633, !2634}
!2633 = !DILocalVariable(name: "self", arg: 1, scope: !2629, file: !2614, line: 310, type: !555)
!2634 = !DILocalVariable(name: "f", arg: 2, scope: !2629, file: !2614, line: 310, type: !206)
!2635 = !DILocation(line: 310, column: 12, scope: !2629)
!2636 = !DILocation(line: 310, column: 19, scope: !2629)
!2637 = !DILocation(line: 311, column: 27, scope: !2629)
!2638 = !DILocation(line: 311, column: 26, scope: !2629)
!2639 = !DILocation(line: 311, column: 9, scope: !2629)
!2640 = !DILocation(line: 312, column: 6, scope: !2629)
!2641 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr, 7>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h5283c5e8c35f0162E", scope: !2615, file: !2614, line: 310, type: !2642, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1182, retainedNodes: !2645)
!2642 = !DISubroutineType(types: !2643)
!2643 = !{!188, !2644, !206}
!2644 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::addr::VirtAddr; 7]", baseType: !768, size: 64, align: 64, dwarfAddressSpace: 0)
!2645 = !{!2646, !2647}
!2646 = !DILocalVariable(name: "self", arg: 1, scope: !2641, file: !2614, line: 310, type: !2644)
!2647 = !DILocalVariable(name: "f", arg: 2, scope: !2641, file: !2614, line: 310, type: !206)
!2648 = !DILocation(line: 310, column: 12, scope: !2641)
!2649 = !DILocation(line: 310, column: 19, scope: !2641)
!2650 = !DILocation(line: 311, column: 27, scope: !2641)
!2651 = !DILocation(line: 311, column: 26, scope: !2641)
!2652 = !DILocation(line: 311, column: 9, scope: !2641)
!2653 = !DILocation(line: 312, column: 6, scope: !2641)
!2654 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr, 3>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hc4a2a8518006efdbE", scope: !2615, file: !2614, line: 310, type: !2655, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1182, retainedNodes: !2658)
!2655 = !DISubroutineType(types: !2656)
!2656 = !{!188, !2657, !206}
!2657 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::addr::VirtAddr; 3]", baseType: !759, size: 64, align: 64, dwarfAddressSpace: 0)
!2658 = !{!2659, !2660}
!2659 = !DILocalVariable(name: "self", arg: 1, scope: !2654, file: !2614, line: 310, type: !2657)
!2660 = !DILocalVariable(name: "f", arg: 2, scope: !2654, file: !2614, line: 310, type: !206)
!2661 = !DILocation(line: 310, column: 12, scope: !2654)
!2662 = !DILocation(line: 310, column: 19, scope: !2654)
!2663 = !DILocation(line: 311, column: 27, scope: !2654)
!2664 = !DILocation(line: 311, column: 26, scope: !2654)
!2665 = !DILocation(line: 311, column: 9, scope: !2654)
!2666 = !DILocation(line: 312, column: 6, scope: !2654)
!2667 = distinct !DISubprogram(name: "fmt<u64, 8>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hd5478a03fb8907d7E", scope: !2615, file: !2614, line: 310, type: !2668, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1260, retainedNodes: !2671)
!2668 = !DISubroutineType(types: !2669)
!2669 = !{!188, !2670, !206}
!2670 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[u64; 8]", baseType: !414, size: 64, align: 64, dwarfAddressSpace: 0)
!2671 = !{!2672, !2673}
!2672 = !DILocalVariable(name: "self", arg: 1, scope: !2667, file: !2614, line: 310, type: !2670)
!2673 = !DILocalVariable(name: "f", arg: 2, scope: !2667, file: !2614, line: 310, type: !206)
!2674 = !DILocation(line: 310, column: 12, scope: !2667)
!2675 = !DILocation(line: 310, column: 19, scope: !2667)
!2676 = !DILocation(line: 311, column: 27, scope: !2667)
!2677 = !DILocation(line: 311, column: 26, scope: !2667)
!2678 = !DILocation(line: 311, column: 9, scope: !2667)
!2679 = !DILocation(line: 312, column: 6, scope: !2667)
!2680 = distinct !DISubprogram(name: "index<u64, core::ops::range::RangeFull, 8>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h0c2243880967154dE", scope: !2681, file: !2614, line: 343, type: !2682, scopeLine: 343, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2688, retainedNodes: !2685)
!2681 = !DINamespace(name: "{impl#15}", scope: !2616)
!2682 = !DISubroutineType(types: !2683)
!2683 = !{!1252, !2670, !2684, !913}
!2684 = !DICompositeType(tag: DW_TAG_structure_type, name: "RangeFull", scope: !1305, file: !2, align: 8, elements: !19, identifier: "695ab04694f4307ec3b99faaa35dd64a")
!2685 = !{!2686, !2687}
!2686 = !DILocalVariable(name: "self", arg: 1, scope: !2680, file: !2614, line: 343, type: !2670)
!2687 = !DILocalVariable(name: "index", arg: 2, scope: !2680, file: !2614, line: 343, type: !2684)
!2688 = !{!1261, !2689}
!2689 = !DITemplateTypeParameter(name: "I", type: !2684)
!2690 = !DILocation(line: 343, column: 14, scope: !2680)
!2691 = !DILocation(line: 343, column: 21, scope: !2680)
!2692 = !DILocation(line: 344, column: 9, scope: !2680)
!2693 = !DILocation(line: 345, column: 6, scope: !2680)
!2694 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr, core::ops::range::RangeFull, 3>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h3388af13a3c68c11E", scope: !2681, file: !2614, line: 343, type: !2695, scopeLine: 343, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2700, retainedNodes: !2697)
!2695 = !DISubroutineType(types: !2696)
!2696 = !{!1221, !2657, !2684, !913}
!2697 = !{!2698, !2699}
!2698 = !DILocalVariable(name: "self", arg: 1, scope: !2694, file: !2614, line: 343, type: !2657)
!2699 = !DILocalVariable(name: "index", arg: 2, scope: !2694, file: !2614, line: 343, type: !2684)
!2700 = !{!1183, !2689}
!2701 = !DILocation(line: 343, column: 14, scope: !2694)
!2702 = !DILocation(line: 343, column: 21, scope: !2694)
!2703 = !DILocation(line: 344, column: 9, scope: !2694)
!2704 = !DILocation(line: 345, column: 6, scope: !2694)
!2705 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::ops::range::RangeFull, 8>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h3c09357e2d98934eE", scope: !2681, file: !2614, line: 343, type: !2706, scopeLine: 343, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2711, retainedNodes: !2708)
!2706 = !DISubroutineType(types: !2707)
!2707 = !{!1285, !2619, !2684, !913}
!2708 = !{!2709, !2710}
!2709 = !DILocalVariable(name: "self", arg: 1, scope: !2705, file: !2614, line: 343, type: !2619)
!2710 = !DILocalVariable(name: "index", arg: 2, scope: !2705, file: !2614, line: 343, type: !2684)
!2711 = !{!1112, !2689}
!2712 = !DILocation(line: 343, column: 14, scope: !2705)
!2713 = !DILocation(line: 343, column: 21, scope: !2705)
!2714 = !DILocation(line: 344, column: 9, scope: !2705)
!2715 = !DILocation(line: 345, column: 6, scope: !2705)
!2716 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::ops::range::RangeFull, 224>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h3e0fe64763545f09E", scope: !2681, file: !2614, line: 343, type: !2717, scopeLine: 343, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2711, retainedNodes: !2719)
!2717 = !DISubroutineType(types: !2718)
!2718 = !{!1285, !555, !2684, !913}
!2719 = !{!2720, !2721}
!2720 = !DILocalVariable(name: "self", arg: 1, scope: !2716, file: !2614, line: 343, type: !555)
!2721 = !DILocalVariable(name: "index", arg: 2, scope: !2716, file: !2614, line: 343, type: !2684)
!2722 = !DILocation(line: 343, column: 14, scope: !2716)
!2723 = !DILocation(line: 343, column: 21, scope: !2716)
!2724 = !DILocation(line: 344, column: 9, scope: !2716)
!2725 = !DILocation(line: 345, column: 6, scope: !2716)
!2726 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr, core::ops::range::RangeFull, 7>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h51033b9c54d9f15eE", scope: !2681, file: !2614, line: 343, type: !2727, scopeLine: 343, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2700, retainedNodes: !2729)
!2727 = !DISubroutineType(types: !2728)
!2728 = !{!1221, !2644, !2684, !913}
!2729 = !{!2730, !2731}
!2730 = !DILocalVariable(name: "self", arg: 1, scope: !2726, file: !2614, line: 343, type: !2644)
!2731 = !DILocalVariable(name: "index", arg: 2, scope: !2726, file: !2614, line: 343, type: !2684)
!2732 = !DILocation(line: 343, column: 14, scope: !2726)
!2733 = !DILocation(line: 343, column: 21, scope: !2726)
!2734 = !DILocation(line: 344, column: 9, scope: !2726)
!2735 = !DILocation(line: 345, column: 6, scope: !2726)
!2736 = distinct !DISubprogram(name: "index<x86_64::structures::paging::page_table::PageTableEntry, core::ops::range::RangeFull, 512>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hf9180b0c75d4fe56E", scope: !2681, file: !2614, line: 343, type: !2737, scopeLine: 343, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2743, retainedNodes: !2740)
!2737 = !DISubroutineType(types: !2738)
!2738 = !{!1492, !2739, !2684, !913}
!2739 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::structures::paging::page_table::PageTableEntry; 512]", baseType: !590, size: 64, align: 64, dwarfAddressSpace: 0)
!2740 = !{!2741, !2742}
!2741 = !DILocalVariable(name: "self", arg: 1, scope: !2736, file: !2614, line: 343, type: !2739)
!2742 = !DILocalVariable(name: "index", arg: 2, scope: !2736, file: !2614, line: 343, type: !2684)
!2743 = !{!1211, !2689}
!2744 = !DILocation(line: 343, column: 14, scope: !2736)
!2745 = !DILocation(line: 343, column: 21, scope: !2736)
!2746 = !DILocation(line: 344, column: 9, scope: !2736)
!2747 = !DILocation(line: 345, column: 6, scope: !2736)
!2748 = distinct !DISubprogram(name: "iter<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h0abe53cf0ea6b0f1E", scope: !2750, file: !2749, line: 736, type: !2751, scopeLine: 736, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1182, retainedNodes: !2753)
!2749 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "6c4d7544761812c5fa63901cf334e4f2")
!2750 = !DINamespace(name: "{impl#0}", scope: !1611)
!2751 = !DISubroutineType(types: !2752)
!2752 = !{!1609, !1221}
!2753 = !{!2754}
!2754 = !DILocalVariable(name: "self", arg: 1, scope: !2748, file: !2749, line: 736, type: !1221)
!2755 = !DILocation(line: 736, column: 17, scope: !2748)
!2756 = !DILocation(line: 737, column: 9, scope: !2748)
!2757 = !DILocation(line: 738, column: 6, scope: !2748)
!2758 = distinct !DISubprogram(name: "iter<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h169c105c11a52f1bE", scope: !2750, file: !2749, line: 736, type: !2759, scopeLine: 736, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1210, retainedNodes: !2761)
!2759 = !DISubroutineType(types: !2760)
!2760 = !{!1718, !1492}
!2761 = !{!2762}
!2762 = !DILocalVariable(name: "self", arg: 1, scope: !2758, file: !2749, line: 736, type: !1492)
!2763 = !DILocation(line: 736, column: 17, scope: !2758)
!2764 = !DILocation(line: 737, column: 9, scope: !2758)
!2765 = !DILocation(line: 738, column: 6, scope: !2758)
!2766 = distinct !DISubprogram(name: "iter<u64>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hbd090a09cdb78945E", scope: !2750, file: !2749, line: 736, type: !2767, scopeLine: 736, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1260, retainedNodes: !2769)
!2767 = !DISubroutineType(types: !2768)
!2768 = !{!1648, !1252}
!2769 = !{!2770}
!2770 = !DILocalVariable(name: "self", arg: 1, scope: !2766, file: !2749, line: 736, type: !1252)
!2771 = !DILocation(line: 736, column: 17, scope: !2766)
!2772 = !DILocation(line: 737, column: 9, scope: !2766)
!2773 = !DILocation(line: 738, column: 6, scope: !2766)
!2774 = distinct !DISubprogram(name: "iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hdac79cd3d9c1b0edE", scope: !2750, file: !2749, line: 736, type: !2775, scopeLine: 736, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1111, retainedNodes: !2777)
!2775 = !DISubroutineType(types: !2776)
!2776 = !{!1683, !1285}
!2777 = !{!2778}
!2778 = !DILocalVariable(name: "self", arg: 1, scope: !2774, file: !2749, line: 736, type: !1285)
!2779 = !DILocation(line: 736, column: 17, scope: !2774)
!2780 = !DILocation(line: 737, column: 9, scope: !2774)
!2781 = !DILocation(line: 738, column: 6, scope: !2774)
!2782 = distinct !DISubprogram(name: "new<u64>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17h0a7b2975802d6da1E", scope: !1648, file: !2783, line: 84, type: !2767, scopeLine: 84, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1260, retainedNodes: !2784)
!2783 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/iter.rs", directory: "", checksumkind: CSK_MD5, checksum: "0813dabb6b7f78d2aa0efc755c3db05e")
!2784 = !{!2785, !2786, !2788}
!2785 = !DILocalVariable(name: "slice", arg: 1, scope: !2782, file: !2783, line: 84, type: !1252)
!2786 = !DILocalVariable(name: "ptr", scope: !2787, file: !2783, line: 85, type: !1654, align: 8)
!2787 = distinct !DILexicalBlock(scope: !2782, file: !2783, line: 85, column: 9)
!2788 = !DILocalVariable(name: "end", scope: !2789, file: !2783, line: 90, type: !1654, align: 8)
!2789 = distinct !DILexicalBlock(scope: !2787, file: !2783, line: 90, column: 13)
!2790 = !DILocation(line: 84, column: 23, scope: !2782)
!2791 = !DILocation(line: 90, column: 17, scope: !2789)
!2792 = !DILocalVariable(name: "self", arg: 1, scope: !2793, file: !2749, line: 472, type: !1252)
!2793 = distinct !DISubprogram(name: "as_ptr<u64>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17ha0b0f33dfd6a6b08E", scope: !2750, file: !2749, line: 472, type: !2794, scopeLine: 472, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1260, retainedNodes: !2796)
!2794 = !DISubroutineType(types: !2795)
!2795 = !{!1654, !1252}
!2796 = !{!2792}
!2797 = !DILocation(line: 472, column: 25, scope: !2793, inlinedAt: !2798)
!2798 = distinct !DILocation(line: 85, column: 19, scope: !2782)
!2799 = !DILocation(line: 85, column: 19, scope: !2782)
!2800 = !DILocation(line: 85, column: 13, scope: !2787)
!2801 = !DILocation(line: 88, column: 21, scope: !2787)
!2802 = !DILocation(line: 88, column: 20, scope: !2787)
!2803 = !DILocation(line: 88, column: 13, scope: !2787)
!2804 = !DILocation(line: 91, column: 20, scope: !2787)
!2805 = !DILocalVariable(name: "self", arg: 1, scope: !2806, file: !2498, line: 915, type: !1654)
!2806 = distinct !DISubprogram(name: "add<u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h009648c6ed40b73fE", scope: !2499, file: !2498, line: 915, type: !2807, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1260, retainedNodes: !2809)
!2807 = !DISubroutineType(types: !2808)
!2808 = !{!1654, !1654, !9}
!2809 = !{!2805, !2810}
!2810 = !DILocalVariable(name: "count", arg: 2, scope: !2806, file: !2498, line: 915, type: !9)
!2811 = !DILocation(line: 915, column: 29, scope: !2806, inlinedAt: !2812)
!2812 = distinct !DILocation(line: 91, column: 76, scope: !2787)
!2813 = !DILocation(line: 915, column: 35, scope: !2806, inlinedAt: !2812)
!2814 = !DILocation(line: 927, column: 13, scope: !2806, inlinedAt: !2812)
!2815 = !DILocation(line: 91, column: 76, scope: !2787)
!2816 = !DILocalVariable(name: "self", arg: 1, scope: !2817, file: !2498, line: 1109, type: !1654)
!2817 = distinct !DISubprogram(name: "wrapping_byte_add<u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$17wrapping_byte_add17hc233f1facaf85ab0E", scope: !2499, file: !2498, line: 1109, type: !2807, scopeLine: 1109, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1260, retainedNodes: !2818)
!2818 = !{!2816, !2819}
!2819 = !DILocalVariable(name: "count", arg: 2, scope: !2817, file: !2498, line: 1109, type: !9)
!2820 = !DILocation(line: 1109, column: 36, scope: !2817, inlinedAt: !2821)
!2821 = distinct !DILocation(line: 91, column: 32, scope: !2787)
!2822 = !DILocation(line: 1109, column: 42, scope: !2817, inlinedAt: !2821)
!2823 = !DILocalVariable(name: "self", arg: 1, scope: !2824, file: !2498, line: 58, type: !1654)
!2824 = distinct !DISubprogram(name: "cast<u64, u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17h44ec9323012dae66E", scope: !2499, file: !2498, line: 58, type: !2825, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2828, retainedNodes: !2827)
!2825 = !DISubroutineType(types: !2826)
!2826 = !{!2503, !1654}
!2827 = !{!2823}
!2828 = !{!1261, !2829}
!2829 = !DITemplateTypeParameter(name: "U", type: !119)
!2830 = !DILocation(line: 58, column: 26, scope: !2824, inlinedAt: !2831)
!2831 = distinct !DILocation(line: 1110, column: 9, scope: !2817, inlinedAt: !2821)
!2832 = !DILocalVariable(name: "self", arg: 1, scope: !2833, file: !2498, line: 1088, type: !2503)
!2833 = distinct !DISubprogram(name: "wrapping_add<u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h996fe54eaa8595f6E", scope: !2499, file: !2498, line: 1088, type: !2834, scopeLine: 1088, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2258, retainedNodes: !2836)
!2834 = !DISubroutineType(types: !2835)
!2835 = !{!2503, !2503, !9}
!2836 = !{!2832, !2837}
!2837 = !DILocalVariable(name: "count", arg: 2, scope: !2833, file: !2498, line: 1088, type: !9)
!2838 = !DILocation(line: 1088, column: 31, scope: !2833, inlinedAt: !2839)
!2839 = distinct !DILocation(line: 1110, column: 9, scope: !2817, inlinedAt: !2821)
!2840 = !DILocation(line: 1088, column: 37, scope: !2833, inlinedAt: !2839)
!2841 = !DILocalVariable(name: "self", arg: 1, scope: !2842, file: !2498, line: 540, type: !2503)
!2842 = distinct !DISubprogram(name: "wrapping_offset<u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hadbcf575c3defa39E", scope: !2499, file: !2498, line: 540, type: !2843, scopeLine: 540, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2258, retainedNodes: !2846)
!2843 = !DISubroutineType(types: !2844)
!2844 = !{!2503, !2503, !2845}
!2845 = !DIBasicType(name: "isize", size: 64, encoding: DW_ATE_signed)
!2846 = !{!2841, !2847}
!2847 = !DILocalVariable(name: "count", arg: 2, scope: !2842, file: !2498, line: 540, type: !2845)
!2848 = !DILocation(line: 540, column: 34, scope: !2842, inlinedAt: !2849)
!2849 = distinct !DILocation(line: 1092, column: 9, scope: !2833, inlinedAt: !2839)
!2850 = !DILocation(line: 540, column: 40, scope: !2842, inlinedAt: !2849)
!2851 = !DILocation(line: 545, column: 18, scope: !2842, inlinedAt: !2849)
!2852 = !DILocation(line: 1110, column: 9, scope: !2817, inlinedAt: !2821)
!2853 = !DILocation(line: 91, column: 32, scope: !2787)
!2854 = !DILocation(line: 93, column: 25, scope: !2789)
!2855 = !DILocation(line: 93, column: 64, scope: !2789)
!2856 = !DILocation(line: 93, column: 13, scope: !2789)
!2857 = !DILocation(line: 95, column: 6, scope: !2782)
!2858 = distinct !DISubprogram(name: "new<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17h240799cde9b853e0E", scope: !1683, file: !2783, line: 84, type: !2775, scopeLine: 84, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1111, retainedNodes: !2859)
!2859 = !{!2860, !2861, !2863}
!2860 = !DILocalVariable(name: "slice", arg: 1, scope: !2858, file: !2783, line: 84, type: !1285)
!2861 = !DILocalVariable(name: "ptr", scope: !2862, file: !2783, line: 85, type: !1689, align: 8)
!2862 = distinct !DILexicalBlock(scope: !2858, file: !2783, line: 85, column: 9)
!2863 = !DILocalVariable(name: "end", scope: !2864, file: !2783, line: 90, type: !1689, align: 8)
!2864 = distinct !DILexicalBlock(scope: !2862, file: !2783, line: 90, column: 13)
!2865 = !DILocation(line: 84, column: 23, scope: !2858)
!2866 = !DILocation(line: 90, column: 17, scope: !2864)
!2867 = !DILocalVariable(name: "self", arg: 1, scope: !2868, file: !2749, line: 472, type: !1285)
!2868 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hf4799a47bec8f0cbE", scope: !2750, file: !2749, line: 472, type: !2869, scopeLine: 472, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1111, retainedNodes: !2871)
!2869 = !DISubroutineType(types: !2870)
!2870 = !{!1689, !1285}
!2871 = !{!2867}
!2872 = !DILocation(line: 472, column: 25, scope: !2868, inlinedAt: !2873)
!2873 = distinct !DILocation(line: 85, column: 19, scope: !2858)
!2874 = !DILocation(line: 85, column: 19, scope: !2858)
!2875 = !DILocation(line: 85, column: 13, scope: !2862)
!2876 = !DILocation(line: 88, column: 21, scope: !2862)
!2877 = !DILocation(line: 88, column: 20, scope: !2862)
!2878 = !DILocation(line: 88, column: 13, scope: !2862)
!2879 = !DILocation(line: 91, column: 20, scope: !2862)
!2880 = !DILocalVariable(name: "self", arg: 1, scope: !2881, file: !2498, line: 915, type: !1689)
!2881 = distinct !DISubprogram(name: "add<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17hec61eb4204a9635cE", scope: !2499, file: !2498, line: 915, type: !2882, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1111, retainedNodes: !2884)
!2882 = !DISubroutineType(types: !2883)
!2883 = !{!1689, !1689, !9}
!2884 = !{!2880, !2885}
!2885 = !DILocalVariable(name: "count", arg: 2, scope: !2881, file: !2498, line: 915, type: !9)
!2886 = !DILocation(line: 915, column: 29, scope: !2881, inlinedAt: !2887)
!2887 = distinct !DILocation(line: 91, column: 76, scope: !2862)
!2888 = !DILocation(line: 915, column: 35, scope: !2881, inlinedAt: !2887)
!2889 = !DILocation(line: 927, column: 13, scope: !2881, inlinedAt: !2887)
!2890 = !DILocation(line: 91, column: 76, scope: !2862)
!2891 = !DILocalVariable(name: "self", arg: 1, scope: !2892, file: !2498, line: 1109, type: !1689)
!2892 = distinct !DISubprogram(name: "wrapping_byte_add<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$17wrapping_byte_add17h3b1b48bf71865b99E", scope: !2499, file: !2498, line: 1109, type: !2882, scopeLine: 1109, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1111, retainedNodes: !2893)
!2893 = !{!2891, !2894}
!2894 = !DILocalVariable(name: "count", arg: 2, scope: !2892, file: !2498, line: 1109, type: !9)
!2895 = !DILocation(line: 1109, column: 36, scope: !2892, inlinedAt: !2896)
!2896 = distinct !DILocation(line: 91, column: 32, scope: !2862)
!2897 = !DILocation(line: 1109, column: 42, scope: !2892, inlinedAt: !2896)
!2898 = !DILocalVariable(name: "self", arg: 1, scope: !2899, file: !2498, line: 58, type: !1689)
!2899 = distinct !DISubprogram(name: "cast<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17h1418ac56be9f9ccfE", scope: !2499, file: !2498, line: 58, type: !2900, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2903, retainedNodes: !2902)
!2900 = !DISubroutineType(types: !2901)
!2901 = !{!2503, !1689}
!2902 = !{!2898}
!2903 = !{!1112, !2829}
!2904 = !DILocation(line: 58, column: 26, scope: !2899, inlinedAt: !2905)
!2905 = distinct !DILocation(line: 1110, column: 9, scope: !2892, inlinedAt: !2896)
!2906 = !DILocation(line: 1088, column: 31, scope: !2833, inlinedAt: !2907)
!2907 = distinct !DILocation(line: 1110, column: 9, scope: !2892, inlinedAt: !2896)
!2908 = !DILocation(line: 1088, column: 37, scope: !2833, inlinedAt: !2907)
!2909 = !DILocation(line: 540, column: 34, scope: !2842, inlinedAt: !2910)
!2910 = distinct !DILocation(line: 1092, column: 9, scope: !2833, inlinedAt: !2907)
!2911 = !DILocation(line: 540, column: 40, scope: !2842, inlinedAt: !2910)
!2912 = !DILocation(line: 545, column: 18, scope: !2842, inlinedAt: !2910)
!2913 = !DILocation(line: 1110, column: 9, scope: !2892, inlinedAt: !2896)
!2914 = !DILocation(line: 91, column: 32, scope: !2862)
!2915 = !DILocation(line: 93, column: 25, scope: !2864)
!2916 = !DILocation(line: 93, column: 64, scope: !2864)
!2917 = !DILocation(line: 93, column: 13, scope: !2864)
!2918 = !DILocation(line: 95, column: 6, scope: !2858)
!2919 = distinct !DISubprogram(name: "new<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17h9c185bf820c08f49E", scope: !1609, file: !2783, line: 84, type: !2751, scopeLine: 84, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1182, retainedNodes: !2920)
!2920 = !{!2921, !2922, !2924}
!2921 = !DILocalVariable(name: "slice", arg: 1, scope: !2919, file: !2783, line: 84, type: !1221)
!2922 = !DILocalVariable(name: "ptr", scope: !2923, file: !2783, line: 85, type: !1619, align: 8)
!2923 = distinct !DILexicalBlock(scope: !2919, file: !2783, line: 85, column: 9)
!2924 = !DILocalVariable(name: "end", scope: !2925, file: !2783, line: 90, type: !1619, align: 8)
!2925 = distinct !DILexicalBlock(scope: !2923, file: !2783, line: 90, column: 13)
!2926 = !DILocation(line: 84, column: 23, scope: !2919)
!2927 = !DILocation(line: 90, column: 17, scope: !2925)
!2928 = !DILocalVariable(name: "self", arg: 1, scope: !2929, file: !2749, line: 472, type: !1221)
!2929 = distinct !DISubprogram(name: "as_ptr<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hfa67e0af27d3eea2E", scope: !2750, file: !2749, line: 472, type: !2930, scopeLine: 472, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1182, retainedNodes: !2932)
!2930 = !DISubroutineType(types: !2931)
!2931 = !{!1619, !1221}
!2932 = !{!2928}
!2933 = !DILocation(line: 472, column: 25, scope: !2929, inlinedAt: !2934)
!2934 = distinct !DILocation(line: 85, column: 19, scope: !2919)
!2935 = !DILocation(line: 85, column: 19, scope: !2919)
!2936 = !DILocation(line: 85, column: 13, scope: !2923)
!2937 = !DILocation(line: 88, column: 21, scope: !2923)
!2938 = !DILocation(line: 88, column: 20, scope: !2923)
!2939 = !DILocation(line: 88, column: 13, scope: !2923)
!2940 = !DILocation(line: 91, column: 20, scope: !2923)
!2941 = !DILocalVariable(name: "self", arg: 1, scope: !2942, file: !2498, line: 915, type: !1619)
!2942 = distinct !DISubprogram(name: "add<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h95724af14b13d4c4E", scope: !2499, file: !2498, line: 915, type: !2943, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1182, retainedNodes: !2945)
!2943 = !DISubroutineType(types: !2944)
!2944 = !{!1619, !1619, !9}
!2945 = !{!2941, !2946}
!2946 = !DILocalVariable(name: "count", arg: 2, scope: !2942, file: !2498, line: 915, type: !9)
!2947 = !DILocation(line: 915, column: 29, scope: !2942, inlinedAt: !2948)
!2948 = distinct !DILocation(line: 91, column: 76, scope: !2923)
!2949 = !DILocation(line: 915, column: 35, scope: !2942, inlinedAt: !2948)
!2950 = !DILocation(line: 927, column: 13, scope: !2942, inlinedAt: !2948)
!2951 = !DILocation(line: 91, column: 76, scope: !2923)
!2952 = !DILocalVariable(name: "self", arg: 1, scope: !2953, file: !2498, line: 1109, type: !1619)
!2953 = distinct !DISubprogram(name: "wrapping_byte_add<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$17wrapping_byte_add17ha7465c0c63d7cdc5E", scope: !2499, file: !2498, line: 1109, type: !2943, scopeLine: 1109, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1182, retainedNodes: !2954)
!2954 = !{!2952, !2955}
!2955 = !DILocalVariable(name: "count", arg: 2, scope: !2953, file: !2498, line: 1109, type: !9)
!2956 = !DILocation(line: 1109, column: 36, scope: !2953, inlinedAt: !2957)
!2957 = distinct !DILocation(line: 91, column: 32, scope: !2923)
!2958 = !DILocation(line: 1109, column: 42, scope: !2953, inlinedAt: !2957)
!2959 = !DILocalVariable(name: "self", arg: 1, scope: !2960, file: !2498, line: 58, type: !1619)
!2960 = distinct !DISubprogram(name: "cast<x86_64::addr::VirtAddr, u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17h6196b5014f53ce52E", scope: !2499, file: !2498, line: 58, type: !2961, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2964, retainedNodes: !2963)
!2961 = !DISubroutineType(types: !2962)
!2962 = !{!2503, !1619}
!2963 = !{!2959}
!2964 = !{!1183, !2829}
!2965 = !DILocation(line: 58, column: 26, scope: !2960, inlinedAt: !2966)
!2966 = distinct !DILocation(line: 1110, column: 9, scope: !2953, inlinedAt: !2957)
!2967 = !DILocation(line: 1088, column: 31, scope: !2833, inlinedAt: !2968)
!2968 = distinct !DILocation(line: 1110, column: 9, scope: !2953, inlinedAt: !2957)
!2969 = !DILocation(line: 1088, column: 37, scope: !2833, inlinedAt: !2968)
!2970 = !DILocation(line: 540, column: 34, scope: !2842, inlinedAt: !2971)
!2971 = distinct !DILocation(line: 1092, column: 9, scope: !2833, inlinedAt: !2968)
!2972 = !DILocation(line: 540, column: 40, scope: !2842, inlinedAt: !2971)
!2973 = !DILocation(line: 545, column: 18, scope: !2842, inlinedAt: !2971)
!2974 = !DILocation(line: 1110, column: 9, scope: !2953, inlinedAt: !2957)
!2975 = !DILocation(line: 91, column: 32, scope: !2923)
!2976 = !DILocation(line: 93, column: 25, scope: !2925)
!2977 = !DILocation(line: 93, column: 64, scope: !2925)
!2978 = !DILocation(line: 93, column: 13, scope: !2925)
!2979 = !DILocation(line: 95, column: 6, scope: !2919)
!2980 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17had9b03ff6ea1f91bE", scope: !1718, file: !2783, line: 84, type: !2759, scopeLine: 84, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1210, retainedNodes: !2981)
!2981 = !{!2982, !2983, !2985}
!2982 = !DILocalVariable(name: "slice", arg: 1, scope: !2980, file: !2783, line: 84, type: !1492)
!2983 = !DILocalVariable(name: "ptr", scope: !2984, file: !2783, line: 85, type: !1724, align: 8)
!2984 = distinct !DILexicalBlock(scope: !2980, file: !2783, line: 85, column: 9)
!2985 = !DILocalVariable(name: "end", scope: !2986, file: !2783, line: 90, type: !1724, align: 8)
!2986 = distinct !DILexicalBlock(scope: !2984, file: !2783, line: 90, column: 13)
!2987 = !DILocation(line: 84, column: 23, scope: !2980)
!2988 = !DILocation(line: 90, column: 17, scope: !2986)
!2989 = !DILocalVariable(name: "self", arg: 1, scope: !2990, file: !2749, line: 472, type: !1492)
!2990 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hfb127c9427ec9601E", scope: !2750, file: !2749, line: 472, type: !2991, scopeLine: 472, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1210, retainedNodes: !2993)
!2991 = !DISubroutineType(types: !2992)
!2992 = !{!1724, !1492}
!2993 = !{!2989}
!2994 = !DILocation(line: 472, column: 25, scope: !2990, inlinedAt: !2995)
!2995 = distinct !DILocation(line: 85, column: 19, scope: !2980)
!2996 = !DILocation(line: 85, column: 19, scope: !2980)
!2997 = !DILocation(line: 85, column: 13, scope: !2984)
!2998 = !DILocation(line: 88, column: 21, scope: !2984)
!2999 = !DILocation(line: 88, column: 20, scope: !2984)
!3000 = !DILocation(line: 88, column: 13, scope: !2984)
!3001 = !DILocation(line: 91, column: 20, scope: !2984)
!3002 = !DILocalVariable(name: "self", arg: 1, scope: !3003, file: !2498, line: 915, type: !1724)
!3003 = distinct !DISubprogram(name: "add<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h69f936d056f8051fE", scope: !2499, file: !2498, line: 915, type: !3004, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1210, retainedNodes: !3006)
!3004 = !DISubroutineType(types: !3005)
!3005 = !{!1724, !1724, !9}
!3006 = !{!3002, !3007}
!3007 = !DILocalVariable(name: "count", arg: 2, scope: !3003, file: !2498, line: 915, type: !9)
!3008 = !DILocation(line: 915, column: 29, scope: !3003, inlinedAt: !3009)
!3009 = distinct !DILocation(line: 91, column: 76, scope: !2984)
!3010 = !DILocation(line: 915, column: 35, scope: !3003, inlinedAt: !3009)
!3011 = !DILocation(line: 927, column: 13, scope: !3003, inlinedAt: !3009)
!3012 = !DILocation(line: 91, column: 76, scope: !2984)
!3013 = !DILocalVariable(name: "self", arg: 1, scope: !3014, file: !2498, line: 1109, type: !1724)
!3014 = distinct !DISubprogram(name: "wrapping_byte_add<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$17wrapping_byte_add17h88b0802c358c111dE", scope: !2499, file: !2498, line: 1109, type: !3004, scopeLine: 1109, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1210, retainedNodes: !3015)
!3015 = !{!3013, !3016}
!3016 = !DILocalVariable(name: "count", arg: 2, scope: !3014, file: !2498, line: 1109, type: !9)
!3017 = !DILocation(line: 1109, column: 36, scope: !3014, inlinedAt: !3018)
!3018 = distinct !DILocation(line: 91, column: 32, scope: !2984)
!3019 = !DILocation(line: 1109, column: 42, scope: !3014, inlinedAt: !3018)
!3020 = !DILocalVariable(name: "self", arg: 1, scope: !3021, file: !2498, line: 58, type: !1724)
!3021 = distinct !DISubprogram(name: "cast<x86_64::structures::paging::page_table::PageTableEntry, u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17h1f13306fda7abbcbE", scope: !2499, file: !2498, line: 58, type: !3022, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3025, retainedNodes: !3024)
!3022 = !DISubroutineType(types: !3023)
!3023 = !{!2503, !1724}
!3024 = !{!3020}
!3025 = !{!1211, !2829}
!3026 = !DILocation(line: 58, column: 26, scope: !3021, inlinedAt: !3027)
!3027 = distinct !DILocation(line: 1110, column: 9, scope: !3014, inlinedAt: !3018)
!3028 = !DILocation(line: 1088, column: 31, scope: !2833, inlinedAt: !3029)
!3029 = distinct !DILocation(line: 1110, column: 9, scope: !3014, inlinedAt: !3018)
!3030 = !DILocation(line: 1088, column: 37, scope: !2833, inlinedAt: !3029)
!3031 = !DILocation(line: 540, column: 34, scope: !2842, inlinedAt: !3032)
!3032 = distinct !DILocation(line: 1092, column: 9, scope: !2833, inlinedAt: !3029)
!3033 = !DILocation(line: 540, column: 40, scope: !2842, inlinedAt: !3032)
!3034 = !DILocation(line: 545, column: 18, scope: !2842, inlinedAt: !3032)
!3035 = !DILocation(line: 1110, column: 9, scope: !3014, inlinedAt: !3018)
!3036 = !DILocation(line: 91, column: 32, scope: !2984)
!3037 = !DILocation(line: 93, column: 25, scope: !2986)
!3038 = !DILocation(line: 93, column: 64, scope: !2986)
!3039 = !DILocation(line: 93, column: 13, scope: !2986)
!3040 = !DILocation(line: 95, column: 6, scope: !2980)
!3041 = distinct !DISubprogram(name: "index<u64, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h039d82ca2a59bc08E", scope: !3043, file: !3042, line: 17, type: !3045, scopeLine: 17, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2688, retainedNodes: !3047)
!3042 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/index.rs", directory: "", checksumkind: CSK_MD5, checksum: "d107e626d2145c8c7d098a7b217e6306")
!3043 = !DINamespace(name: "{impl#0}", scope: !3044)
!3044 = !DINamespace(name: "index", scope: !1611)
!3045 = !DISubroutineType(types: !3046)
!3046 = !{!1252, !1252, !2684, !913}
!3047 = !{!3048, !3049}
!3048 = !DILocalVariable(name: "self", arg: 1, scope: !3041, file: !3042, line: 17, type: !1252)
!3049 = !DILocalVariable(name: "index", arg: 2, scope: !3041, file: !3042, line: 17, type: !2684)
!3050 = !DILocation(line: 17, column: 14, scope: !3041)
!3051 = !DILocation(line: 17, column: 21, scope: !3041)
!3052 = !DILocation(line: 18, column: 9, scope: !3041)
!3053 = !DILocation(line: 19, column: 6, scope: !3041)
!3054 = distinct !DISubprogram(name: "index<x86_64::structures::paging::page_table::PageTableEntry, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h2a2a872e0fb7e13eE", scope: !3043, file: !3042, line: 17, type: !3055, scopeLine: 17, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2743, retainedNodes: !3057)
!3055 = !DISubroutineType(types: !3056)
!3056 = !{!1492, !1492, !2684, !913}
!3057 = !{!3058, !3059}
!3058 = !DILocalVariable(name: "self", arg: 1, scope: !3054, file: !3042, line: 17, type: !1492)
!3059 = !DILocalVariable(name: "index", arg: 2, scope: !3054, file: !3042, line: 17, type: !2684)
!3060 = !DILocation(line: 17, column: 14, scope: !3054)
!3061 = !DILocation(line: 17, column: 21, scope: !3054)
!3062 = !DILocation(line: 18, column: 9, scope: !3054)
!3063 = !DILocation(line: 19, column: 6, scope: !3054)
!3064 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h301e99d8da35790eE", scope: !3043, file: !3042, line: 17, type: !3065, scopeLine: 17, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2711, retainedNodes: !3067)
!3065 = !DISubroutineType(types: !3066)
!3066 = !{!1285, !1285, !2684, !913}
!3067 = !{!3068, !3069}
!3068 = !DILocalVariable(name: "self", arg: 1, scope: !3064, file: !3042, line: 17, type: !1285)
!3069 = !DILocalVariable(name: "index", arg: 2, scope: !3064, file: !3042, line: 17, type: !2684)
!3070 = !DILocation(line: 17, column: 14, scope: !3064)
!3071 = !DILocation(line: 17, column: 21, scope: !3064)
!3072 = !DILocation(line: 18, column: 9, scope: !3064)
!3073 = !DILocation(line: 19, column: 6, scope: !3064)
!3074 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17ha7755b8da161b181E", scope: !3043, file: !3042, line: 17, type: !3075, scopeLine: 17, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2700, retainedNodes: !3077)
!3075 = !DISubroutineType(types: !3076)
!3076 = !{!1221, !1221, !2684, !913}
!3077 = !{!3078, !3079}
!3078 = !DILocalVariable(name: "self", arg: 1, scope: !3074, file: !3042, line: 17, type: !1221)
!3079 = !DILocalVariable(name: "index", arg: 2, scope: !3074, file: !3042, line: 17, type: !2684)
!3080 = !DILocation(line: 17, column: 14, scope: !3074)
!3081 = !DILocation(line: 17, column: 21, scope: !3074)
!3082 = !DILocation(line: 18, column: 9, scope: !3074)
!3083 = !DILocation(line: 19, column: 6, scope: !3074)
!3084 = distinct !DISubprogram(name: "expect<x86_64::registers::debug::BreakpointSize>", linkageName: "_ZN4core6option15Option$LT$T$GT$6expect17h70a91fc90d1e0006E", scope: !3086, file: !3085, line: 909, type: !3099, scopeLine: 909, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3092, retainedNodes: !3101)
!3085 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/option.rs", directory: "", checksumkind: CSK_MD5, checksum: "7fe636643511270d6f7e365434dea895")
!3086 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::registers::debug::BreakpointSize>", scope: !124, file: !2, size: 8, align: 8, elements: !3087, templateParams: !19, identifier: "68970d03b0c7d60887f93695645e233c")
!3087 = !{!3088}
!3088 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3086, file: !2, size: 8, align: 8, elements: !3089, templateParams: !19, identifier: "b1b575199d0c4c8873b299765b691327", discriminator: !3098)
!3089 = !{!3090, !3094}
!3090 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !3088, file: !2, baseType: !3091, size: 8, align: 8, extraData: i64 4)
!3091 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !3086, file: !2, size: 8, align: 8, elements: !19, templateParams: !3092, identifier: "1758ab9c81aa5f8cbb82c8896f9682f2")
!3092 = !{!3093}
!3093 = !DITemplateTypeParameter(name: "T", type: !777)
!3094 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !3088, file: !2, baseType: !3095, size: 8, align: 8)
!3095 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !3086, file: !2, size: 8, align: 8, elements: !3096, templateParams: !3092, identifier: "83248e3601debf25bf49fe0f0531c0a5")
!3096 = !{!3097}
!3097 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3095, file: !2, baseType: !777, size: 8, align: 8)
!3098 = !DIDerivedType(tag: DW_TAG_member, scope: !3086, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!3099 = !DISubroutineType(types: !3100)
!3100 = !{!777, !3086, !115, !913}
!3101 = !{!3102, !3103, !3104}
!3102 = !DILocalVariable(name: "self", arg: 1, scope: !3084, file: !3085, line: 909, type: !3086)
!3103 = !DILocalVariable(name: "msg", arg: 2, scope: !3084, file: !3085, line: 909, type: !115)
!3104 = !DILocalVariable(name: "val", scope: !3105, file: !3085, line: 911, type: !777, align: 1)
!3105 = distinct !DILexicalBlock(scope: !3084, file: !3085, line: 911, column: 13)
!3106 = !DILocation(line: 909, column: 25, scope: !3084)
!3107 = !DILocation(line: 909, column: 31, scope: !3084)
!3108 = !DILocation(line: 910, column: 15, scope: !3084)
!3109 = !{i8 0, i8 5}
!3110 = !DILocation(line: 910, column: 9, scope: !3084)
!3111 = !DILocation(line: 912, column: 21, scope: !3084)
!3112 = !DILocation(line: 911, column: 18, scope: !3084)
!3113 = !{i8 0, i8 4}
!3114 = !DILocation(line: 911, column: 18, scope: !3105)
!3115 = !DILocation(line: 914, column: 6, scope: !3084)
!3116 = distinct !DISubprogram(name: "expect<x86_64::registers::debug::BreakpointCondition>", linkageName: "_ZN4core6option15Option$LT$T$GT$6expect17hf367ebc9fda3b6c1E", scope: !3117, file: !3085, line: 909, type: !3130, scopeLine: 909, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3123, retainedNodes: !3132)
!3117 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::registers::debug::BreakpointCondition>", scope: !124, file: !2, size: 8, align: 8, elements: !3118, templateParams: !19, identifier: "8f3f4c83794d0340ecfad174781aa45d")
!3118 = !{!3119}
!3119 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3117, file: !2, size: 8, align: 8, elements: !3120, templateParams: !19, identifier: "919e5f026dad676113f069a47240b223", discriminator: !3129)
!3120 = !{!3121, !3125}
!3121 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !3119, file: !2, baseType: !3122, size: 8, align: 8, extraData: i64 4)
!3122 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !3117, file: !2, size: 8, align: 8, elements: !19, templateParams: !3123, identifier: "551d50b2a06448d39ae4a57c2ef5eeb7")
!3123 = !{!3124}
!3124 = !DITemplateTypeParameter(name: "T", type: !785)
!3125 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !3119, file: !2, baseType: !3126, size: 8, align: 8)
!3126 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !3117, file: !2, size: 8, align: 8, elements: !3127, templateParams: !3123, identifier: "9931bd31bc37ae81c5eaf30d2f49efd0")
!3127 = !{!3128}
!3128 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3126, file: !2, baseType: !785, size: 8, align: 8)
!3129 = !DIDerivedType(tag: DW_TAG_member, scope: !3117, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!3130 = !DISubroutineType(types: !3131)
!3131 = !{!785, !3117, !115, !913}
!3132 = !{!3133, !3134, !3135}
!3133 = !DILocalVariable(name: "self", arg: 1, scope: !3116, file: !3085, line: 909, type: !3117)
!3134 = !DILocalVariable(name: "msg", arg: 2, scope: !3116, file: !3085, line: 909, type: !115)
!3135 = !DILocalVariable(name: "val", scope: !3136, file: !3085, line: 911, type: !785, align: 1)
!3136 = distinct !DILexicalBlock(scope: !3116, file: !3085, line: 911, column: 13)
!3137 = !DILocation(line: 909, column: 25, scope: !3116)
!3138 = !DILocation(line: 909, column: 31, scope: !3116)
!3139 = !DILocation(line: 910, column: 15, scope: !3116)
!3140 = !DILocation(line: 910, column: 9, scope: !3116)
!3141 = !DILocation(line: 912, column: 21, scope: !3116)
!3142 = !DILocation(line: 911, column: 18, scope: !3116)
!3143 = !DILocation(line: 911, column: 18, scope: !3136)
!3144 = !DILocation(line: 914, column: 6, scope: !3116)
!3145 = distinct !DISubprogram(name: "unwrap<u64>", linkageName: "_ZN4core6option15Option$LT$T$GT$6unwrap17he417925dd30d50f4E", scope: !1801, file: !3085, line: 946, type: !3146, scopeLine: 946, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1260, retainedNodes: !3148)
!3146 = !DISubroutineType(types: !3147)
!3147 = !{!18, !1801, !913}
!3148 = !{!3149, !3150}
!3149 = !DILocalVariable(name: "self", arg: 1, scope: !3145, file: !3085, line: 946, type: !1801)
!3150 = !DILocalVariable(name: "val", scope: !3151, file: !3085, line: 948, type: !18, align: 8)
!3151 = distinct !DILexicalBlock(scope: !3145, file: !3085, line: 948, column: 13)
!3152 = !DILocation(line: 946, column: 25, scope: !3145)
!3153 = !DILocation(line: 947, column: 15, scope: !3145)
!3154 = !DILocation(line: 947, column: 9, scope: !3145)
!3155 = !DILocation(line: 949, column: 21, scope: !3145)
!3156 = !DILocation(line: 948, column: 18, scope: !3145)
!3157 = !DILocation(line: 948, column: 18, scope: !3151)
!3158 = !DILocation(line: 951, column: 6, scope: !3145)
!3159 = distinct !DISubprogram(name: "ok<u64, core::num::error::TryFromIntError>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$2ok17hd8e931e56454444cE", scope: !3160, file: !851, line: 631, type: !3179, scopeLine: 631, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3168, retainedNodes: !3181)
!3160 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<u64, core::num::error::TryFromIntError>", scope: !189, file: !2, size: 128, align: 64, elements: !3161, templateParams: !19, identifier: "873324101fd59cf67d5207ca1bab104e")
!3161 = !{!3162}
!3162 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3160, file: !2, size: 128, align: 64, elements: !3163, templateParams: !19, identifier: "8c5175ba0dba184ed870e44a1727dd9c", discriminator: !3178)
!3163 = !{!3164, !3174}
!3164 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3162, file: !2, baseType: !3165, size: 128, align: 64, extraData: i64 0)
!3165 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3160, file: !2, size: 128, align: 64, elements: !3166, templateParams: !3168, identifier: "39cfa1977467da2c5770a565a95ab174")
!3166 = !{!3167}
!3167 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3165, file: !2, baseType: !18, size: 64, align: 64, offset: 64)
!3168 = !{!1261, !3169}
!3169 = !DITemplateTypeParameter(name: "E", type: !3170)
!3170 = !DICompositeType(tag: DW_TAG_structure_type, name: "TryFromIntError", scope: !3171, file: !2, align: 8, elements: !3172, templateParams: !19, identifier: "3865bf2cb252c4a95cd1f6ce7d2183bd")
!3171 = !DINamespace(name: "error", scope: !1798)
!3172 = !{!3173}
!3173 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3170, file: !2, baseType: !7, align: 8)
!3174 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3162, file: !2, baseType: !3175, size: 128, align: 64, extraData: i64 1)
!3175 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3160, file: !2, size: 128, align: 64, elements: !3176, templateParams: !3168, identifier: "2349c0e47ba79bdbfa3bc95a3ee0537b")
!3176 = !{!3177}
!3177 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3175, file: !2, baseType: !3170, align: 8, offset: 64)
!3178 = !DIDerivedType(tag: DW_TAG_member, scope: !3160, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3179 = !DISubroutineType(types: !3180)
!3180 = !{!1801, !3160}
!3181 = !{!3182, !3183}
!3182 = !DILocalVariable(name: "self", arg: 1, scope: !3159, file: !851, line: 631, type: !3160)
!3183 = !DILocalVariable(name: "x", scope: !3184, file: !851, line: 633, type: !18, align: 8)
!3184 = distinct !DILexicalBlock(scope: !3159, file: !851, line: 633, column: 13)
!3185 = !DILocation(line: 631, column: 15, scope: !3159)
!3186 = !DILocation(line: 632, column: 15, scope: !3159)
!3187 = !DILocation(line: 632, column: 9, scope: !3159)
!3188 = !DILocation(line: 633, column: 16, scope: !3159)
!3189 = !DILocation(line: 633, column: 16, scope: !3184)
!3190 = !DILocation(line: 633, column: 22, scope: !3184)
!3191 = !DILocation(line: 633, column: 28, scope: !3159)
!3192 = !DILocation(line: 634, column: 23, scope: !3159)
!3193 = !DILocation(line: 636, column: 5, scope: !3159)
!3194 = !DILocation(line: 636, column: 6, scope: !3159)
!3195 = distinct !DISubprogram(name: "expect<x86_64::addr::VirtAddr, x86_64::addr::VirtAddrNotValid>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$6expect17h50e8494b9a2c9d97E", scope: !3196, file: !851, line: 1027, type: !3211, scopeLine: 1027, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3204, retainedNodes: !3213)
!3196 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::addr::VirtAddr, x86_64::addr::VirtAddrNotValid>", scope: !189, file: !2, size: 128, align: 64, elements: !3197, templateParams: !19, identifier: "23c7afd1e3c9ad3e4f5a72e402a07eb")
!3197 = !{!3198}
!3198 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3196, file: !2, size: 128, align: 64, elements: !3199, templateParams: !19, identifier: "57a2a75767a8475cda467ac6b585233a", discriminator: !3210)
!3199 = !{!3200, !3206}
!3200 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3198, file: !2, baseType: !3201, size: 128, align: 64, extraData: i64 0)
!3201 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3196, file: !2, size: 128, align: 64, elements: !3202, templateParams: !3204, identifier: "6eaabebceeb8840653938757f13f342f")
!3202 = !{!3203}
!3203 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3201, file: !2, baseType: !13, size: 64, align: 64, offset: 64)
!3204 = !{!1183, !3205}
!3205 = !DITemplateTypeParameter(name: "E", type: !96)
!3206 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3198, file: !2, baseType: !3207, size: 128, align: 64, extraData: i64 1)
!3207 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3196, file: !2, size: 128, align: 64, elements: !3208, templateParams: !3204, identifier: "c69355a17313cff3581ecd86526d5f3c")
!3208 = !{!3209}
!3209 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3207, file: !2, baseType: !96, size: 64, align: 64, offset: 64)
!3210 = !DIDerivedType(tag: DW_TAG_member, scope: !3196, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3211 = !DISubroutineType(types: !3212)
!3212 = !{!13, !3196, !115, !913}
!3213 = !{!3214, !3215, !3216, !3218}
!3214 = !DILocalVariable(name: "self", arg: 1, scope: !3195, file: !851, line: 1027, type: !3196)
!3215 = !DILocalVariable(name: "msg", arg: 2, scope: !3195, file: !851, line: 1027, type: !115)
!3216 = !DILocalVariable(name: "t", scope: !3217, file: !851, line: 1032, type: !13, align: 8)
!3217 = distinct !DILexicalBlock(scope: !3195, file: !851, line: 1032, column: 13)
!3218 = !DILocalVariable(name: "e", scope: !3219, file: !851, line: 1033, type: !96, align: 8)
!3219 = distinct !DILexicalBlock(scope: !3195, file: !851, line: 1033, column: 13)
!3220 = !DILocation(line: 1027, column: 19, scope: !3195)
!3221 = !DILocation(line: 1027, column: 25, scope: !3195)
!3222 = !DILocation(line: 1033, column: 17, scope: !3219)
!3223 = !DILocation(line: 1031, column: 15, scope: !3195)
!3224 = !DILocation(line: 1031, column: 9, scope: !3195)
!3225 = !DILocation(line: 1032, column: 16, scope: !3195)
!3226 = !DILocation(line: 1032, column: 16, scope: !3217)
!3227 = !DILocation(line: 1035, column: 6, scope: !3195)
!3228 = !DILocation(line: 1033, column: 17, scope: !3195)
!3229 = !DILocation(line: 1033, column: 23, scope: !3219)
!3230 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h109e515128ad2499E", scope: !3231, file: !851, line: 825, type: !3246, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3272, retainedNodes: !3265)
!3231 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError>", scope: !189, file: !2, size: 128, align: 64, elements: !3232, templateParams: !19, identifier: "c4f2d3da1d01e82dec7fba6fb953801a")
!3232 = !{!3233}
!3233 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3231, file: !2, size: 128, align: 64, elements: !3234, templateParams: !19, identifier: "9e67ff1ac7f30dc462e7eb160ed7181b", discriminator: !3245)
!3234 = !{!3235, !3241}
!3235 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3233, file: !2, baseType: !3236, size: 128, align: 64, extraData: i64 0)
!3236 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3231, file: !2, size: 128, align: 64, elements: !3237, templateParams: !3239, identifier: "75d4d930f75873ed7a8bacd902f2ec8e")
!3237 = !{!3238}
!3238 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3236, file: !2, baseType: !660, size: 64, align: 64, offset: 64)
!3239 = !{!1275, !3240}
!3240 = !DITemplateTypeParameter(name: "E", type: !791)
!3241 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3233, file: !2, baseType: !3242, size: 128, align: 64, extraData: i64 1)
!3242 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3231, file: !2, size: 128, align: 64, elements: !3243, templateParams: !3239, identifier: "d0ece3427678a4037c8ec036cfdb12ff")
!3243 = !{!3244}
!3244 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3242, file: !2, baseType: !791, size: 8, align: 8, offset: 8)
!3245 = !DIDerivedType(tag: DW_TAG_member, scope: !3231, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!3246 = !DISubroutineType(types: !3247)
!3247 = !{!3248, !3231, !3262}
!3248 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::UnmapError>", scope: !189, file: !2, size: 128, align: 64, elements: !3249, templateParams: !19, identifier: "45e323022176c79872325aa638cb6c71")
!3249 = !{!3250}
!3250 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3248, file: !2, size: 128, align: 64, elements: !3251, templateParams: !19, identifier: "7433f6929b34a43fb3d0e64cc72a5ddf", discriminator: !3261)
!3251 = !{!3252, !3257}
!3252 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3250, file: !2, baseType: !3253, size: 128, align: 64, extraData: i64 3)
!3253 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3248, file: !2, size: 128, align: 64, elements: !3254, templateParams: !3256, identifier: "33c5c7f7ba07638e81e790b53f174fea")
!3254 = !{!3255}
!3255 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3253, file: !2, baseType: !660, size: 64, align: 64, offset: 64)
!3256 = !{!1275, !876}
!3257 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3250, file: !2, baseType: !3258, size: 128, align: 64)
!3258 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3248, file: !2, size: 128, align: 64, elements: !3259, templateParams: !3256, identifier: "56c188fd53617657b01cfe4eaa3a900d")
!3259 = !{!3260}
!3260 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3258, file: !2, baseType: !877, size: 128, align: 64)
!3261 = !DIDerivedType(tag: DW_TAG_member, scope: !3248, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3262 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3263, file: !2, align: 8, elements: !19, identifier: "64f01669ef3b00f4a398a0c8ef852654")
!3263 = !DINamespace(name: "unmap", scope: !3264)
!3264 = !DINamespace(name: "{impl#2}", scope: !806)
!3265 = !{!3266, !3267, !3268, !3270}
!3266 = !DILocalVariable(name: "self", arg: 1, scope: !3230, file: !851, line: 825, type: !3231)
!3267 = !DILocalVariable(name: "op", arg: 2, scope: !3230, file: !851, line: 825, type: !3262)
!3268 = !DILocalVariable(name: "t", scope: !3269, file: !851, line: 827, type: !660, align: 8)
!3269 = distinct !DILexicalBlock(scope: !3230, file: !851, line: 827, column: 13)
!3270 = !DILocalVariable(name: "e", scope: !3271, file: !851, line: 828, type: !791, align: 1)
!3271 = distinct !DILexicalBlock(scope: !3230, file: !851, line: 828, column: 13)
!3272 = !{!1275, !3240, !926, !3273}
!3273 = !DITemplateTypeParameter(name: "O", type: !3262)
!3274 = !DILocation(line: 825, column: 42, scope: !3230)
!3275 = !DILocation(line: 825, column: 48, scope: !3230)
!3276 = !DILocation(line: 827, column: 16, scope: !3269)
!3277 = !DILocation(line: 826, column: 15, scope: !3230)
!3278 = !DILocation(line: 826, column: 9, scope: !3230)
!3279 = !DILocation(line: 827, column: 16, scope: !3230)
!3280 = !DILocation(line: 827, column: 22, scope: !3269)
!3281 = !DILocation(line: 827, column: 26, scope: !3230)
!3282 = !DILocation(line: 828, column: 17, scope: !3230)
!3283 = !DILocation(line: 828, column: 17, scope: !3271)
!3284 = !DILocation(line: 828, column: 27, scope: !3271)
!3285 = !DILocation(line: 828, column: 23, scope: !3271)
!3286 = !DILocation(line: 828, column: 32, scope: !3230)
!3287 = !DILocation(line: 830, column: 5, scope: !3230)
!3288 = !DILocation(line: 830, column: 6, scope: !3230)
!3289 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h14ba0d427ccbdf73E", scope: !3231, file: !851, line: 825, type: !3290, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3302, retainedNodes: !3295)
!3290 = !DISubroutineType(types: !3291)
!3291 = !{!3248, !3231, !3292}
!3292 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#1}", scope: !3293, file: !2, align: 8, elements: !19, identifier: "e640bd7c86ff77f56c31cac1961389de")
!3293 = !DINamespace(name: "unmap", scope: !3294)
!3294 = !DINamespace(name: "{impl#3}", scope: !806)
!3295 = !{!3296, !3297, !3298, !3300}
!3296 = !DILocalVariable(name: "self", arg: 1, scope: !3289, file: !851, line: 825, type: !3231)
!3297 = !DILocalVariable(name: "op", arg: 2, scope: !3289, file: !851, line: 825, type: !3292)
!3298 = !DILocalVariable(name: "t", scope: !3299, file: !851, line: 827, type: !660, align: 8)
!3299 = distinct !DILexicalBlock(scope: !3289, file: !851, line: 827, column: 13)
!3300 = !DILocalVariable(name: "e", scope: !3301, file: !851, line: 828, type: !791, align: 1)
!3301 = distinct !DILexicalBlock(scope: !3289, file: !851, line: 828, column: 13)
!3302 = !{!1275, !3240, !926, !3303}
!3303 = !DITemplateTypeParameter(name: "O", type: !3292)
!3304 = !DILocation(line: 825, column: 42, scope: !3289)
!3305 = !DILocation(line: 825, column: 48, scope: !3289)
!3306 = !DILocation(line: 827, column: 16, scope: !3299)
!3307 = !DILocation(line: 826, column: 15, scope: !3289)
!3308 = !DILocation(line: 826, column: 9, scope: !3289)
!3309 = !DILocation(line: 827, column: 16, scope: !3289)
!3310 = !DILocation(line: 827, column: 22, scope: !3299)
!3311 = !DILocation(line: 827, column: 26, scope: !3289)
!3312 = !DILocation(line: 828, column: 17, scope: !3289)
!3313 = !DILocation(line: 828, column: 17, scope: !3301)
!3314 = !DILocation(line: 828, column: 27, scope: !3301)
!3315 = !DILocation(line: 828, column: 23, scope: !3301)
!3316 = !DILocation(line: 828, column: 32, scope: !3289)
!3317 = !DILocation(line: 830, column: 5, scope: !3289)
!3318 = !DILocation(line: 830, column: 6, scope: !3289)
!3319 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#3}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h1b9ab45d773305b4E", scope: !3231, file: !851, line: 825, type: !3320, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3330, retainedNodes: !3323)
!3320 = !DISubroutineType(types: !3321)
!3321 = !{!3248, !3231, !3322}
!3322 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#3}", scope: !3293, file: !2, align: 8, elements: !19, identifier: "a295bb6fa17886df1aef8cbe9b1ba1df")
!3323 = !{!3324, !3325, !3326, !3328}
!3324 = !DILocalVariable(name: "self", arg: 1, scope: !3319, file: !851, line: 825, type: !3231)
!3325 = !DILocalVariable(name: "op", arg: 2, scope: !3319, file: !851, line: 825, type: !3322)
!3326 = !DILocalVariable(name: "t", scope: !3327, file: !851, line: 827, type: !660, align: 8)
!3327 = distinct !DILexicalBlock(scope: !3319, file: !851, line: 827, column: 13)
!3328 = !DILocalVariable(name: "e", scope: !3329, file: !851, line: 828, type: !791, align: 1)
!3329 = distinct !DILexicalBlock(scope: !3319, file: !851, line: 828, column: 13)
!3330 = !{!1275, !3240, !926, !3331}
!3331 = !DITemplateTypeParameter(name: "O", type: !3322)
!3332 = !DILocation(line: 825, column: 42, scope: !3319)
!3333 = !DILocation(line: 825, column: 48, scope: !3319)
!3334 = !DILocation(line: 827, column: 16, scope: !3327)
!3335 = !DILocation(line: 826, column: 15, scope: !3319)
!3336 = !DILocation(line: 826, column: 9, scope: !3319)
!3337 = !DILocation(line: 827, column: 16, scope: !3319)
!3338 = !DILocation(line: 827, column: 22, scope: !3327)
!3339 = !DILocation(line: 827, column: 26, scope: !3319)
!3340 = !DILocation(line: 828, column: 17, scope: !3319)
!3341 = !DILocation(line: 828, column: 17, scope: !3329)
!3342 = !DILocation(line: 828, column: 27, scope: !3329)
!3343 = !DILocation(line: 828, column: 23, scope: !3329)
!3344 = !DILocation(line: 828, column: 32, scope: !3319)
!3345 = !DILocation(line: 830, column: 5, scope: !3319)
!3346 = !DILocation(line: 830, column: 6, scope: !3319)
!3347 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h20463ba4983262e0E", scope: !3348, file: !851, line: 825, type: !3364, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3405, retainedNodes: !3398)
!3348 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page::AddressNotAligned>", scope: !189, file: !2, size: 128, align: 64, elements: !3349, templateParams: !19, identifier: "fb634671220fb73f8bef7f3a558c58ce")
!3349 = !{!3350}
!3350 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3348, file: !2, size: 128, align: 64, elements: !3351, templateParams: !19, identifier: "77a1c4633aaf0578d374ef2a741ec4da", discriminator: !3363)
!3351 = !{!3352, !3359}
!3352 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3350, file: !2, baseType: !3353, size: 128, align: 64, extraData: i64 0)
!3353 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3348, file: !2, size: 128, align: 64, elements: !3354, templateParams: !3356, identifier: "832724222f723b2f264b7821c6bfccd6")
!3354 = !{!3355}
!3355 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3353, file: !2, baseType: !660, size: 64, align: 64, offset: 64)
!3356 = !{!1275, !3357}
!3357 = !DITemplateTypeParameter(name: "E", type: !3358)
!3358 = !DICompositeType(tag: DW_TAG_structure_type, name: "AddressNotAligned", scope: !669, file: !2, align: 8, elements: !19, identifier: "68c9c09d40a43b55966fb5a802b64f57")
!3359 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3350, file: !2, baseType: !3360, size: 128, align: 64, extraData: i64 1)
!3360 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3348, file: !2, size: 128, align: 64, elements: !3361, templateParams: !3356, identifier: "e6f4489020a4d7891f8a14c0bf459aa9")
!3361 = !{!3362}
!3362 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3360, file: !2, baseType: !3358, align: 8, offset: 64)
!3363 = !DIDerivedType(tag: DW_TAG_member, scope: !3348, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3364 = !DISubroutineType(types: !3365)
!3365 = !{!3366, !3348, !3394}
!3366 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::TranslateError>", scope: !189, file: !2, size: 128, align: 64, elements: !3367, templateParams: !19, identifier: "37eefb0c3724b96b44396a909bc246c8")
!3367 = !{!3368}
!3368 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3366, file: !2, size: 128, align: 64, elements: !3369, templateParams: !19, identifier: "4c0a141692b90ff6f3f7ccc5e7860509", discriminator: !3393)
!3369 = !{!3370, !3389}
!3370 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3368, file: !2, baseType: !3371, size: 128, align: 64, extraData: i64 3)
!3371 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3366, file: !2, size: 128, align: 64, elements: !3372, templateParams: !3374, identifier: "a313ed5f5729bbcffc1db69e556131f3")
!3372 = !{!3373}
!3373 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3371, file: !2, baseType: !660, size: 64, align: 64, offset: 64)
!3374 = !{!1275, !3375}
!3375 = !DITemplateTypeParameter(name: "E", type: !3376)
!3376 = !DICompositeType(tag: DW_TAG_structure_type, name: "TranslateError", scope: !322, file: !2, size: 128, align: 64, elements: !3377, templateParams: !19, identifier: "f1389a88a8a40faf95e6e12b629b1677")
!3377 = !{!3378}
!3378 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3376, file: !2, size: 128, align: 64, elements: !3379, templateParams: !19, identifier: "c5d4998fc13bc8c22bdfdecf70af361c", discriminator: !3388)
!3379 = !{!3380, !3382, !3384}
!3380 = !DIDerivedType(tag: DW_TAG_member, name: "PageNotMapped", scope: !3378, file: !2, baseType: !3381, size: 128, align: 64, extraData: i64 0)
!3381 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageNotMapped", scope: !3376, file: !2, size: 128, align: 64, elements: !19, identifier: "8df5076574a29b19115b34d8fdc6424d")
!3382 = !DIDerivedType(tag: DW_TAG_member, name: "ParentEntryHugePage", scope: !3378, file: !2, baseType: !3383, size: 128, align: 64, extraData: i64 1)
!3383 = !DICompositeType(tag: DW_TAG_structure_type, name: "ParentEntryHugePage", scope: !3376, file: !2, size: 128, align: 64, elements: !19, identifier: "9334712d20d4dad76d69f0c256fac20c")
!3384 = !DIDerivedType(tag: DW_TAG_member, name: "InvalidFrameAddress", scope: !3378, file: !2, baseType: !3385, size: 128, align: 64, extraData: i64 2)
!3385 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvalidFrameAddress", scope: !3376, file: !2, size: 128, align: 64, elements: !3386, templateParams: !19, identifier: "14d874e0ffe55c10e3a1dc9192804d56")
!3386 = !{!3387}
!3387 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3385, file: !2, baseType: !351, size: 64, align: 64, offset: 64)
!3388 = !DIDerivedType(tag: DW_TAG_member, scope: !3376, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3389 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3368, file: !2, baseType: !3390, size: 128, align: 64)
!3390 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3366, file: !2, size: 128, align: 64, elements: !3391, templateParams: !3374, identifier: "ed8e235540f8ee0f2cebcde5b48c260c")
!3391 = !{!3392}
!3392 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3390, file: !2, baseType: !3376, size: 128, align: 64)
!3393 = !DIDerivedType(tag: DW_TAG_member, scope: !3366, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3394 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3395, file: !2, size: 64, align: 64, elements: !3396, templateParams: !19, identifier: "ede105ec22c3329f73cd24a42266a9c1")
!3395 = !DINamespace(name: "translate_page", scope: !3294)
!3396 = !{!3397}
!3397 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p1_entry", scope: !3394, file: !2, baseType: !1206, size: 64, align: 64)
!3398 = !{!3399, !3400, !3401, !3403}
!3399 = !DILocalVariable(name: "self", arg: 1, scope: !3347, file: !851, line: 825, type: !3348)
!3400 = !DILocalVariable(name: "op", arg: 2, scope: !3347, file: !851, line: 825, type: !3394)
!3401 = !DILocalVariable(name: "t", scope: !3402, file: !851, line: 827, type: !660, align: 8)
!3402 = distinct !DILexicalBlock(scope: !3347, file: !851, line: 827, column: 13)
!3403 = !DILocalVariable(name: "e", scope: !3404, file: !851, line: 828, type: !3358, align: 1)
!3404 = distinct !DILexicalBlock(scope: !3347, file: !851, line: 828, column: 13)
!3405 = !{!1275, !3357, !3406, !3407}
!3406 = !DITemplateTypeParameter(name: "F", type: !3376)
!3407 = !DITemplateTypeParameter(name: "O", type: !3394)
!3408 = !DILocation(line: 825, column: 42, scope: !3347)
!3409 = !DILocation(line: 825, column: 48, scope: !3347)
!3410 = !DILocation(line: 827, column: 16, scope: !3402)
!3411 = !DILocation(line: 828, column: 17, scope: !3404)
!3412 = !DILocation(line: 826, column: 15, scope: !3347)
!3413 = !DILocation(line: 826, column: 9, scope: !3347)
!3414 = !DILocation(line: 827, column: 16, scope: !3347)
!3415 = !DILocation(line: 827, column: 22, scope: !3402)
!3416 = !DILocation(line: 827, column: 26, scope: !3347)
!3417 = !DILocation(line: 828, column: 27, scope: !3404)
!3418 = !DILocation(line: 828, column: 23, scope: !3404)
!3419 = !DILocation(line: 828, column: 32, scope: !3347)
!3420 = !DILocation(line: 830, column: 5, scope: !3347)
!3421 = !DILocation(line: 830, column: 6, scope: !3347)
!3422 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#2}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h25c722ec02251d07E", scope: !3231, file: !851, line: 825, type: !3423, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3433, retainedNodes: !3426)
!3423 = !DISubroutineType(types: !3424)
!3424 = !{!3248, !3231, !3425}
!3425 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#2}", scope: !3293, file: !2, align: 8, elements: !19, identifier: "e494adcc63bb75d1afda417d2446691")
!3426 = !{!3427, !3428, !3429, !3431}
!3427 = !DILocalVariable(name: "self", arg: 1, scope: !3422, file: !851, line: 825, type: !3231)
!3428 = !DILocalVariable(name: "op", arg: 2, scope: !3422, file: !851, line: 825, type: !3425)
!3429 = !DILocalVariable(name: "t", scope: !3430, file: !851, line: 827, type: !660, align: 8)
!3430 = distinct !DILexicalBlock(scope: !3422, file: !851, line: 827, column: 13)
!3431 = !DILocalVariable(name: "e", scope: !3432, file: !851, line: 828, type: !791, align: 1)
!3432 = distinct !DILexicalBlock(scope: !3422, file: !851, line: 828, column: 13)
!3433 = !{!1275, !3240, !926, !3434}
!3434 = !DITemplateTypeParameter(name: "O", type: !3425)
!3435 = !DILocation(line: 825, column: 42, scope: !3422)
!3436 = !DILocation(line: 825, column: 48, scope: !3422)
!3437 = !DILocation(line: 827, column: 16, scope: !3430)
!3438 = !DILocation(line: 826, column: 15, scope: !3422)
!3439 = !DILocation(line: 826, column: 9, scope: !3422)
!3440 = !DILocation(line: 827, column: 16, scope: !3422)
!3441 = !DILocation(line: 827, column: 22, scope: !3430)
!3442 = !DILocation(line: 827, column: 26, scope: !3422)
!3443 = !DILocation(line: 828, column: 17, scope: !3422)
!3444 = !DILocation(line: 828, column: 17, scope: !3432)
!3445 = !DILocation(line: 828, column: 27, scope: !3432)
!3446 = !DILocation(line: 828, column: 23, scope: !3432)
!3447 = !DILocation(line: 828, column: 32, scope: !3422)
!3448 = !DILocation(line: 830, column: 5, scope: !3422)
!3449 = !DILocation(line: 830, column: 6, scope: !3422)
!3450 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h35a6dc119181b6b8E", scope: !3231, file: !851, line: 825, type: !3451, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3463, retainedNodes: !3456)
!3451 = !DISubroutineType(types: !3452)
!3452 = !{!3248, !3231, !3453}
!3453 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3454, file: !2, align: 8, elements: !19, identifier: "d6f9f81aa576f2289f725d978eecb347")
!3454 = !DINamespace(name: "unmap", scope: !3455)
!3455 = !DINamespace(name: "{impl#1}", scope: !806)
!3456 = !{!3457, !3458, !3459, !3461}
!3457 = !DILocalVariable(name: "self", arg: 1, scope: !3450, file: !851, line: 825, type: !3231)
!3458 = !DILocalVariable(name: "op", arg: 2, scope: !3450, file: !851, line: 825, type: !3453)
!3459 = !DILocalVariable(name: "t", scope: !3460, file: !851, line: 827, type: !660, align: 8)
!3460 = distinct !DILexicalBlock(scope: !3450, file: !851, line: 827, column: 13)
!3461 = !DILocalVariable(name: "e", scope: !3462, file: !851, line: 828, type: !791, align: 1)
!3462 = distinct !DILexicalBlock(scope: !3450, file: !851, line: 828, column: 13)
!3463 = !{!1275, !3240, !926, !3464}
!3464 = !DITemplateTypeParameter(name: "O", type: !3453)
!3465 = !DILocation(line: 825, column: 42, scope: !3450)
!3466 = !DILocation(line: 825, column: 48, scope: !3450)
!3467 = !DILocation(line: 827, column: 16, scope: !3460)
!3468 = !DILocation(line: 826, column: 15, scope: !3450)
!3469 = !DILocation(line: 826, column: 9, scope: !3450)
!3470 = !DILocation(line: 827, column: 16, scope: !3450)
!3471 = !DILocation(line: 827, column: 22, scope: !3460)
!3472 = !DILocation(line: 827, column: 26, scope: !3450)
!3473 = !DILocation(line: 828, column: 17, scope: !3450)
!3474 = !DILocation(line: 828, column: 17, scope: !3462)
!3475 = !DILocation(line: 828, column: 27, scope: !3462)
!3476 = !DILocation(line: 828, column: 23, scope: !3462)
!3477 = !DILocation(line: 828, column: 32, scope: !3450)
!3478 = !DILocation(line: 830, column: 5, scope: !3450)
!3479 = !DILocation(line: 830, column: 6, scope: !3450)
!3480 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#2}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h5200ee21d858a337E", scope: !3481, file: !851, line: 825, type: !3495, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3523, retainedNodes: !3516)
!3481 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned>", scope: !189, file: !2, size: 128, align: 64, elements: !3482, templateParams: !19, identifier: "61284fc88dad1f65426e726d4fef89dd")
!3482 = !{!3483}
!3483 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3481, file: !2, size: 128, align: 64, elements: !3484, templateParams: !19, identifier: "3adca0a1c7cba99dd1befe47e4e5f530", discriminator: !3494)
!3484 = !{!3485, !3490}
!3485 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3483, file: !2, baseType: !3486, size: 128, align: 64, extraData: i64 0)
!3486 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3481, file: !2, size: 128, align: 64, elements: !3487, templateParams: !3489, identifier: "ce34b4f226efc5bd14cca3764e24df3b")
!3487 = !{!3488}
!3488 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3486, file: !2, baseType: !678, size: 64, align: 64, offset: 64)
!3489 = !{!1127, !3357}
!3490 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3483, file: !2, baseType: !3491, size: 128, align: 64, extraData: i64 1)
!3491 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3481, file: !2, size: 128, align: 64, elements: !3492, templateParams: !3489, identifier: "614bfea25cb462a9943dc9ff77e2ff2b")
!3492 = !{!3493}
!3493 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3491, file: !2, baseType: !3358, align: 8, offset: 64)
!3494 = !DIDerivedType(tag: DW_TAG_member, scope: !3481, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3495 = !DISubroutineType(types: !3496)
!3496 = !{!3497, !3481, !3511}
!3497 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::UnmapError>", scope: !189, file: !2, size: 128, align: 64, elements: !3498, templateParams: !19, identifier: "c10e9d57e100ebb7d1527b7487447186")
!3498 = !{!3499}
!3499 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3497, file: !2, size: 128, align: 64, elements: !3500, templateParams: !19, identifier: "ff8b8a97224836d426b792958afcf433", discriminator: !3510)
!3500 = !{!3501, !3506}
!3501 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3499, file: !2, baseType: !3502, size: 128, align: 64, extraData: i64 3)
!3502 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3497, file: !2, size: 128, align: 64, elements: !3503, templateParams: !3505, identifier: "3a606917d69b7563f54f8e25903d6fe")
!3503 = !{!3504}
!3504 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3502, file: !2, baseType: !678, size: 64, align: 64, offset: 64)
!3505 = !{!1127, !876}
!3506 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3499, file: !2, baseType: !3507, size: 128, align: 64)
!3507 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3497, file: !2, size: 128, align: 64, elements: !3508, templateParams: !3505, identifier: "9ed76952f7dea8e836083af363aa502c")
!3508 = !{!3509}
!3509 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3507, file: !2, baseType: !877, size: 128, align: 64)
!3510 = !DIDerivedType(tag: DW_TAG_member, scope: !3497, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3511 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#2}", scope: !3263, file: !2, size: 64, align: 64, elements: !3512, templateParams: !19, identifier: "8808b6b01a8e47ab1174f8553ad3f18d")
!3512 = !{!3513}
!3513 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p2_entry", scope: !3511, file: !2, baseType: !3514, size: 64, align: 64)
!3514 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&mut x86_64::structures::paging::page_table::PageTableEntry", baseType: !3515, size: 64, align: 64, dwarfAddressSpace: 0)
!3515 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::page_table::PageTableEntry", baseType: !83, size: 64, align: 64, dwarfAddressSpace: 0)
!3516 = !{!3517, !3518, !3519, !3521}
!3517 = !DILocalVariable(name: "self", arg: 1, scope: !3480, file: !851, line: 825, type: !3481)
!3518 = !DILocalVariable(name: "op", arg: 2, scope: !3480, file: !851, line: 825, type: !3511)
!3519 = !DILocalVariable(name: "t", scope: !3520, file: !851, line: 827, type: !678, align: 8)
!3520 = distinct !DILexicalBlock(scope: !3480, file: !851, line: 827, column: 13)
!3521 = !DILocalVariable(name: "e", scope: !3522, file: !851, line: 828, type: !3358, align: 1)
!3522 = distinct !DILexicalBlock(scope: !3480, file: !851, line: 828, column: 13)
!3523 = !{!1127, !3357, !926, !3524}
!3524 = !DITemplateTypeParameter(name: "O", type: !3511)
!3525 = !DILocation(line: 825, column: 42, scope: !3480)
!3526 = !DILocation(line: 825, column: 48, scope: !3480)
!3527 = !DILocation(line: 827, column: 16, scope: !3520)
!3528 = !DILocation(line: 828, column: 17, scope: !3522)
!3529 = !DILocation(line: 826, column: 15, scope: !3480)
!3530 = !DILocation(line: 826, column: 9, scope: !3480)
!3531 = !DILocation(line: 827, column: 16, scope: !3480)
!3532 = !DILocation(line: 827, column: 22, scope: !3520)
!3533 = !DILocation(line: 827, column: 26, scope: !3480)
!3534 = !DILocation(line: 828, column: 27, scope: !3522)
!3535 = !DILocation(line: 828, column: 23, scope: !3522)
!3536 = !DILocation(line: 828, column: 32, scope: !3480)
!3537 = !DILocation(line: 830, column: 5, scope: !3480)
!3538 = !DILocation(line: 830, column: 6, scope: !3480)
!3539 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h7f503295b63f26f0E", scope: !3481, file: !851, line: 825, type: !3540, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3567, retainedNodes: !3560)
!3540 = !DISubroutineType(types: !3541)
!3541 = !{!3542, !3481, !3556}
!3542 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::TranslateError>", scope: !189, file: !2, size: 128, align: 64, elements: !3543, templateParams: !19, identifier: "679c2c2b9e402744ccfdbca3271cf44b")
!3543 = !{!3544}
!3544 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3542, file: !2, size: 128, align: 64, elements: !3545, templateParams: !19, identifier: "25744f06ddc7d9d8f7b02f864cab11f9", discriminator: !3555)
!3545 = !{!3546, !3551}
!3546 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3544, file: !2, baseType: !3547, size: 128, align: 64, extraData: i64 3)
!3547 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3542, file: !2, size: 128, align: 64, elements: !3548, templateParams: !3550, identifier: "db68cb186ff635569127a4dea3702791")
!3548 = !{!3549}
!3549 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3547, file: !2, baseType: !678, size: 64, align: 64, offset: 64)
!3550 = !{!1127, !3375}
!3551 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3544, file: !2, baseType: !3552, size: 128, align: 64)
!3552 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3542, file: !2, size: 128, align: 64, elements: !3553, templateParams: !3550, identifier: "9413d4bb0204078da5d1efd17d4f4a5d")
!3553 = !{!3554}
!3554 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3552, file: !2, baseType: !3376, size: 128, align: 64)
!3555 = !DIDerivedType(tag: DW_TAG_member, scope: !3542, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3556 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3557, file: !2, size: 64, align: 64, elements: !3558, templateParams: !19, identifier: "65a4de79f74acf9d6dbd4d4020c29fb6")
!3557 = !DINamespace(name: "translate_page", scope: !3264)
!3558 = !{!3559}
!3559 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p2_entry", scope: !3556, file: !2, baseType: !1206, size: 64, align: 64)
!3560 = !{!3561, !3562, !3563, !3565}
!3561 = !DILocalVariable(name: "self", arg: 1, scope: !3539, file: !851, line: 825, type: !3481)
!3562 = !DILocalVariable(name: "op", arg: 2, scope: !3539, file: !851, line: 825, type: !3556)
!3563 = !DILocalVariable(name: "t", scope: !3564, file: !851, line: 827, type: !678, align: 8)
!3564 = distinct !DILexicalBlock(scope: !3539, file: !851, line: 827, column: 13)
!3565 = !DILocalVariable(name: "e", scope: !3566, file: !851, line: 828, type: !3358, align: 1)
!3566 = distinct !DILexicalBlock(scope: !3539, file: !851, line: 828, column: 13)
!3567 = !{!1127, !3357, !3406, !3568}
!3568 = !DITemplateTypeParameter(name: "O", type: !3556)
!3569 = !DILocation(line: 825, column: 42, scope: !3539)
!3570 = !DILocation(line: 825, column: 48, scope: !3539)
!3571 = !DILocation(line: 827, column: 16, scope: !3564)
!3572 = !DILocation(line: 828, column: 17, scope: !3566)
!3573 = !DILocation(line: 826, column: 15, scope: !3539)
!3574 = !DILocation(line: 826, column: 9, scope: !3539)
!3575 = !DILocation(line: 827, column: 16, scope: !3539)
!3576 = !DILocation(line: 827, column: 22, scope: !3564)
!3577 = !DILocation(line: 827, column: 26, scope: !3539)
!3578 = !DILocation(line: 828, column: 27, scope: !3566)
!3579 = !DILocation(line: 828, column: 23, scope: !3566)
!3580 = !DILocation(line: 828, column: 32, scope: !3539)
!3581 = !DILocation(line: 830, column: 5, scope: !3539)
!3582 = !DILocation(line: 830, column: 6, scope: !3539)
!3583 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hb73a361dc4087276E", scope: !3231, file: !851, line: 825, type: !3584, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3594, retainedNodes: !3587)
!3584 = !DISubroutineType(types: !3585)
!3585 = !{!3248, !3231, !3586}
!3586 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#1}", scope: !3263, file: !2, align: 8, elements: !19, identifier: "5b67d39545f8a8429874d3bec70ff294")
!3587 = !{!3588, !3589, !3590, !3592}
!3588 = !DILocalVariable(name: "self", arg: 1, scope: !3583, file: !851, line: 825, type: !3231)
!3589 = !DILocalVariable(name: "op", arg: 2, scope: !3583, file: !851, line: 825, type: !3586)
!3590 = !DILocalVariable(name: "t", scope: !3591, file: !851, line: 827, type: !660, align: 8)
!3591 = distinct !DILexicalBlock(scope: !3583, file: !851, line: 827, column: 13)
!3592 = !DILocalVariable(name: "e", scope: !3593, file: !851, line: 828, type: !791, align: 1)
!3593 = distinct !DILexicalBlock(scope: !3583, file: !851, line: 828, column: 13)
!3594 = !{!1275, !3240, !926, !3595}
!3595 = !DITemplateTypeParameter(name: "O", type: !3586)
!3596 = !DILocation(line: 825, column: 42, scope: !3583)
!3597 = !DILocation(line: 825, column: 48, scope: !3583)
!3598 = !DILocation(line: 827, column: 16, scope: !3591)
!3599 = !DILocation(line: 826, column: 15, scope: !3583)
!3600 = !DILocation(line: 826, column: 9, scope: !3583)
!3601 = !DILocation(line: 827, column: 16, scope: !3583)
!3602 = !DILocation(line: 827, column: 22, scope: !3591)
!3603 = !DILocation(line: 827, column: 26, scope: !3583)
!3604 = !DILocation(line: 828, column: 17, scope: !3583)
!3605 = !DILocation(line: 828, column: 17, scope: !3593)
!3606 = !DILocation(line: 828, column: 27, scope: !3593)
!3607 = !DILocation(line: 828, column: 23, scope: !3593)
!3608 = !DILocation(line: 828, column: 32, scope: !3583)
!3609 = !DILocation(line: 830, column: 5, scope: !3583)
!3610 = !DILocation(line: 830, column: 6, scope: !3583)
!3611 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hc7a1edf191c79228E", scope: !3612, file: !851, line: 825, type: !3626, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3653, retainedNodes: !3646)
!3612 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned>", scope: !189, file: !2, size: 128, align: 64, elements: !3613, templateParams: !19, identifier: "bf28ea6c718b3472684013698d171a1c")
!3613 = !{!3614}
!3614 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3612, file: !2, size: 128, align: 64, elements: !3615, templateParams: !19, identifier: "8fc980fa2463c8b121cec70ada702150", discriminator: !3625)
!3615 = !{!3616, !3621}
!3616 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3614, file: !2, baseType: !3617, size: 128, align: 64, extraData: i64 0)
!3617 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3612, file: !2, size: 128, align: 64, elements: !3618, templateParams: !3620, identifier: "3b7dbe5623445d8980d8aeda17bebab5")
!3618 = !{!3619}
!3619 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3617, file: !2, baseType: !694, size: 64, align: 64, offset: 64)
!3620 = !{!1242, !3357}
!3621 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3614, file: !2, baseType: !3622, size: 128, align: 64, extraData: i64 1)
!3622 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3612, file: !2, size: 128, align: 64, elements: !3623, templateParams: !3620, identifier: "c4700246b866cd20bb9a2ca824ab4f2f")
!3623 = !{!3624}
!3624 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3622, file: !2, baseType: !3358, align: 8, offset: 64)
!3625 = !DIDerivedType(tag: DW_TAG_member, scope: !3612, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3626 = !DISubroutineType(types: !3627)
!3627 = !{!3628, !3612, !3642}
!3628 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::TranslateError>", scope: !189, file: !2, size: 128, align: 64, elements: !3629, templateParams: !19, identifier: "7752e5dabece1b924c5fde6bb033f585")
!3629 = !{!3630}
!3630 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3628, file: !2, size: 128, align: 64, elements: !3631, templateParams: !19, identifier: "2ff69fb659e471798e473e1d4b5125c0", discriminator: !3641)
!3631 = !{!3632, !3637}
!3632 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3630, file: !2, baseType: !3633, size: 128, align: 64, extraData: i64 3)
!3633 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3628, file: !2, size: 128, align: 64, elements: !3634, templateParams: !3636, identifier: "d5fd1def0b9b86b957880116d13bb0f")
!3634 = !{!3635}
!3635 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3633, file: !2, baseType: !694, size: 64, align: 64, offset: 64)
!3636 = !{!1242, !3375}
!3637 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3630, file: !2, baseType: !3638, size: 128, align: 64)
!3638 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3628, file: !2, size: 128, align: 64, elements: !3639, templateParams: !3636, identifier: "3cbd2e05e81e18dc9c0a3d6ad2aa86e0")
!3639 = !{!3640}
!3640 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3638, file: !2, baseType: !3376, size: 128, align: 64)
!3641 = !DIDerivedType(tag: DW_TAG_member, scope: !3628, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3642 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3643, file: !2, size: 64, align: 64, elements: !3644, templateParams: !19, identifier: "d09e44801a6ce0b9633b88360ca6338")
!3643 = !DINamespace(name: "translate_page", scope: !3455)
!3644 = !{!3645}
!3645 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p3_entry", scope: !3642, file: !2, baseType: !1206, size: 64, align: 64)
!3646 = !{!3647, !3648, !3649, !3651}
!3647 = !DILocalVariable(name: "self", arg: 1, scope: !3611, file: !851, line: 825, type: !3612)
!3648 = !DILocalVariable(name: "op", arg: 2, scope: !3611, file: !851, line: 825, type: !3642)
!3649 = !DILocalVariable(name: "t", scope: !3650, file: !851, line: 827, type: !694, align: 8)
!3650 = distinct !DILexicalBlock(scope: !3611, file: !851, line: 827, column: 13)
!3651 = !DILocalVariable(name: "e", scope: !3652, file: !851, line: 828, type: !3358, align: 1)
!3652 = distinct !DILexicalBlock(scope: !3611, file: !851, line: 828, column: 13)
!3653 = !{!1242, !3357, !3406, !3654}
!3654 = !DITemplateTypeParameter(name: "O", type: !3642)
!3655 = !DILocation(line: 825, column: 42, scope: !3611)
!3656 = !DILocation(line: 825, column: 48, scope: !3611)
!3657 = !DILocation(line: 827, column: 16, scope: !3650)
!3658 = !DILocation(line: 828, column: 17, scope: !3652)
!3659 = !DILocation(line: 826, column: 15, scope: !3611)
!3660 = !DILocation(line: 826, column: 9, scope: !3611)
!3661 = !DILocation(line: 827, column: 16, scope: !3611)
!3662 = !DILocation(line: 827, column: 22, scope: !3650)
!3663 = !DILocation(line: 827, column: 26, scope: !3611)
!3664 = !DILocation(line: 828, column: 27, scope: !3652)
!3665 = !DILocation(line: 828, column: 23, scope: !3652)
!3666 = !DILocation(line: 828, column: 32, scope: !3611)
!3667 = !DILocation(line: 830, column: 5, scope: !3611)
!3668 = !DILocation(line: 830, column: 6, scope: !3611)
!3669 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17he304188f4ef444e1E", scope: !3231, file: !851, line: 825, type: !3670, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3680, retainedNodes: !3673)
!3670 = !DISubroutineType(types: !3671)
!3671 = !{!3248, !3231, !3672}
!3672 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3293, file: !2, align: 8, elements: !19, identifier: "40ea4a7dc82065a5997b68c9e228a2")
!3673 = !{!3674, !3675, !3676, !3678}
!3674 = !DILocalVariable(name: "self", arg: 1, scope: !3669, file: !851, line: 825, type: !3231)
!3675 = !DILocalVariable(name: "op", arg: 2, scope: !3669, file: !851, line: 825, type: !3672)
!3676 = !DILocalVariable(name: "t", scope: !3677, file: !851, line: 827, type: !660, align: 8)
!3677 = distinct !DILexicalBlock(scope: !3669, file: !851, line: 827, column: 13)
!3678 = !DILocalVariable(name: "e", scope: !3679, file: !851, line: 828, type: !791, align: 1)
!3679 = distinct !DILexicalBlock(scope: !3669, file: !851, line: 828, column: 13)
!3680 = !{!1275, !3240, !926, !3681}
!3681 = !DITemplateTypeParameter(name: "O", type: !3672)
!3682 = !DILocation(line: 825, column: 42, scope: !3669)
!3683 = !DILocation(line: 825, column: 48, scope: !3669)
!3684 = !DILocation(line: 827, column: 16, scope: !3677)
!3685 = !DILocation(line: 826, column: 15, scope: !3669)
!3686 = !DILocation(line: 826, column: 9, scope: !3669)
!3687 = !DILocation(line: 827, column: 16, scope: !3669)
!3688 = !DILocation(line: 827, column: 22, scope: !3677)
!3689 = !DILocation(line: 827, column: 26, scope: !3669)
!3690 = !DILocation(line: 828, column: 17, scope: !3669)
!3691 = !DILocation(line: 828, column: 17, scope: !3679)
!3692 = !DILocation(line: 828, column: 27, scope: !3679)
!3693 = !DILocation(line: 828, column: 23, scope: !3679)
!3694 = !DILocation(line: 828, column: 32, scope: !3669)
!3695 = !DILocation(line: 830, column: 5, scope: !3669)
!3696 = !DILocation(line: 830, column: 6, scope: !3669)
!3697 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hfc5b97d54ad9d5ddE", scope: !3612, file: !851, line: 825, type: !3698, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3724, retainedNodes: !3717)
!3698 = !DISubroutineType(types: !3699)
!3699 = !{!3700, !3612, !3714}
!3700 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::UnmapError>", scope: !189, file: !2, size: 128, align: 64, elements: !3701, templateParams: !19, identifier: "392dde6ef904fd454b6084948a31a5f5")
!3701 = !{!3702}
!3702 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3700, file: !2, size: 128, align: 64, elements: !3703, templateParams: !19, identifier: "a93c53df0817d7ed3f6bf914297dd90e", discriminator: !3713)
!3703 = !{!3704, !3709}
!3704 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3702, file: !2, baseType: !3705, size: 128, align: 64, extraData: i64 3)
!3705 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3700, file: !2, size: 128, align: 64, elements: !3706, templateParams: !3708, identifier: "12b068f0efcd3b9a63625de89a66fb02")
!3706 = !{!3707}
!3707 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3705, file: !2, baseType: !694, size: 64, align: 64, offset: 64)
!3708 = !{!1242, !876}
!3709 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3702, file: !2, baseType: !3710, size: 128, align: 64)
!3710 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3700, file: !2, size: 128, align: 64, elements: !3711, templateParams: !3708, identifier: "8125320ea383c28aa9c47ba4e94f8950")
!3711 = !{!3712}
!3712 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3710, file: !2, baseType: !877, size: 128, align: 64)
!3713 = !DIDerivedType(tag: DW_TAG_member, scope: !3700, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3714 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#1}", scope: !3454, file: !2, size: 64, align: 64, elements: !3715, templateParams: !19, identifier: "c593d13d741ffa2fdb25e12ec0e0961")
!3715 = !{!3716}
!3716 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p3_entry", scope: !3714, file: !2, baseType: !3514, size: 64, align: 64)
!3717 = !{!3718, !3719, !3720, !3722}
!3718 = !DILocalVariable(name: "self", arg: 1, scope: !3697, file: !851, line: 825, type: !3612)
!3719 = !DILocalVariable(name: "op", arg: 2, scope: !3697, file: !851, line: 825, type: !3714)
!3720 = !DILocalVariable(name: "t", scope: !3721, file: !851, line: 827, type: !694, align: 8)
!3721 = distinct !DILexicalBlock(scope: !3697, file: !851, line: 827, column: 13)
!3722 = !DILocalVariable(name: "e", scope: !3723, file: !851, line: 828, type: !3358, align: 1)
!3723 = distinct !DILexicalBlock(scope: !3697, file: !851, line: 828, column: 13)
!3724 = !{!1242, !3357, !926, !3725}
!3725 = !DITemplateTypeParameter(name: "O", type: !3714)
!3726 = !DILocation(line: 825, column: 42, scope: !3697)
!3727 = !DILocation(line: 825, column: 48, scope: !3697)
!3728 = !DILocation(line: 827, column: 16, scope: !3721)
!3729 = !DILocation(line: 828, column: 17, scope: !3723)
!3730 = !DILocation(line: 826, column: 15, scope: !3697)
!3731 = !DILocation(line: 826, column: 9, scope: !3697)
!3732 = !DILocation(line: 827, column: 16, scope: !3697)
!3733 = !DILocation(line: 827, column: 22, scope: !3721)
!3734 = !DILocation(line: 827, column: 26, scope: !3697)
!3735 = !DILocation(line: 828, column: 27, scope: !3723)
!3736 = !DILocation(line: 828, column: 23, scope: !3723)
!3737 = !DILocation(line: 828, column: 32, scope: !3697)
!3738 = !DILocation(line: 830, column: 5, scope: !3697)
!3739 = !DILocation(line: 830, column: 6, scope: !3697)
!3740 = distinct !DISubprogram(name: "try_from", linkageName: "_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$u64$GT$$u20$for$u20$usize$GT$8try_from17h54fd66e07cae6c14E", scope: !3742, file: !3741, line: 221, type: !3745, scopeLine: 221, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !3761)
!3741 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/convert/num.rs", directory: "", checksumkind: CSK_MD5, checksum: "414fe946a4d28dee13e1a0c8731be3b8")
!3742 = !DINamespace(name: "{impl#21}", scope: !3743)
!3743 = !DINamespace(name: "ptr_try_from_impls", scope: !3744)
!3744 = !DINamespace(name: "num", scope: !904)
!3745 = !DISubroutineType(types: !3746)
!3746 = !{!3747, !18}
!3747 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<usize, core::num::error::TryFromIntError>", scope: !189, file: !2, size: 128, align: 64, elements: !3748, templateParams: !19, identifier: "3bfb83c601990dde3343b3ab246d38ad")
!3748 = !{!3749}
!3749 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3747, file: !2, size: 128, align: 64, elements: !3750, templateParams: !19, identifier: "2f76666c0bb1cfe9f58d5f09b5b09d0f", discriminator: !3760)
!3750 = !{!3751, !3756}
!3751 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3749, file: !2, baseType: !3752, size: 128, align: 64, extraData: i64 0)
!3752 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3747, file: !2, size: 128, align: 64, elements: !3753, templateParams: !3755, identifier: "d7aa78ca3c53a59cea2b6cad8653106b")
!3753 = !{!3754}
!3754 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3752, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!3755 = !{!220, !3169}
!3756 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3749, file: !2, baseType: !3757, size: 128, align: 64, extraData: i64 1)
!3757 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3747, file: !2, size: 128, align: 64, elements: !3758, templateParams: !3755, identifier: "37595e44082759022271ab3f1e87091f")
!3758 = !{!3759}
!3759 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3757, file: !2, baseType: !3170, align: 8, offset: 64)
!3760 = !DIDerivedType(tag: DW_TAG_member, scope: !3747, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3761 = !{!3762}
!3762 = !DILocalVariable(name: "value", arg: 1, scope: !3740, file: !3741, line: 221, type: !18)
!3763 = !DILocation(line: 221, column: 25, scope: !3740)
!3764 = !DILocation(line: 222, column: 17, scope: !3740)
!3765 = !DILocation(line: 223, column: 14, scope: !3740)
!3766 = distinct !DISubprogram(name: "try_from", linkageName: "_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17h4fa13405bc2c82b3E", scope: !3767, file: !3741, line: 221, type: !3768, scopeLine: 221, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !3770)
!3767 = !DINamespace(name: "{impl#3}", scope: !3743)
!3768 = !DISubroutineType(types: !3769)
!3769 = !{!3160, !9}
!3770 = !{!3771}
!3771 = !DILocalVariable(name: "value", arg: 1, scope: !3766, file: !3741, line: 221, type: !9)
!3772 = !DILocation(line: 221, column: 25, scope: !3766)
!3773 = !DILocation(line: 222, column: 17, scope: !3766)
!3774 = !DILocation(line: 223, column: 14, scope: !3766)
!3775 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1e42a1c0476cedd4E", scope: !3776, file: !1033, line: 2273, type: !3777, scopeLine: 2273, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3782, retainedNodes: !3779)
!3776 = !DINamespace(name: "{impl#54}", scope: !108)
!3777 = !DISubroutineType(types: !3778)
!3778 = !{!188, !585, !206}
!3779 = !{!3780, !3781}
!3780 = !DILocalVariable(name: "self", arg: 1, scope: !3775, file: !1033, line: 2273, type: !585)
!3781 = !DILocalVariable(name: "f", arg: 2, scope: !3775, file: !1033, line: 2273, type: !206)
!3782 = !{!3783}
!3783 = !DITemplateTypeParameter(name: "T", type: !587)
!3784 = !DILocation(line: 2273, column: 20, scope: !3775)
!3785 = !DILocation(line: 2273, column: 27, scope: !3775)
!3786 = !DILocation(line: 2273, column: 71, scope: !3775)
!3787 = !{i64 4096}
!3788 = !DILocation(line: 2273, column: 62, scope: !3775)
!3789 = !DILocation(line: 2273, column: 84, scope: !3775)
!3790 = distinct !DISubprogram(name: "into<u64, u64>", linkageName: "_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h0c5d226dd582c2f6E", scope: !3791, file: !933, line: 716, type: !3792, scopeLine: 716, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3796, retainedNodes: !3794)
!3791 = !DINamespace(name: "{impl#3}", scope: !904)
!3792 = !DISubroutineType(types: !3793)
!3793 = !{!18, !18}
!3794 = !{!3795}
!3795 = !DILocalVariable(name: "self", arg: 1, scope: !3790, file: !933, line: 716, type: !18)
!3796 = !{!1261, !2534}
!3797 = !DILocation(line: 716, column: 13, scope: !3790)
!3798 = !DILocalVariable(name: "t", arg: 1, scope: !3799, file: !933, line: 726, type: !18)
!3799 = distinct !DISubprogram(name: "from<u64>", linkageName: "_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17hb183054ef84bfefaE", scope: !934, file: !933, line: 726, type: !3792, scopeLine: 726, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1260, retainedNodes: !3800)
!3800 = !{!3798}
!3801 = !DILocation(line: 726, column: 13, scope: !3799, inlinedAt: !3802)
!3802 = distinct !DILocation(line: 717, column: 9, scope: !3790)
!3803 = !DILocation(line: 718, column: 6, scope: !3790)
!3804 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h0515ff8f773aa16cE", scope: !3806, file: !3805, line: 271, type: !3810, scopeLine: 271, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3814, retainedNodes: !3812)
!3805 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/iter/traits/collect.rs", directory: "", checksumkind: CSK_MD5, checksum: "a39b82fc812ed30b3e6ebda5fbc56490")
!3806 = !DINamespace(name: "{impl#0}", scope: !3807)
!3807 = !DINamespace(name: "collect", scope: !3808)
!3808 = !DINamespace(name: "traits", scope: !3809)
!3809 = !DINamespace(name: "iter", scope: !56)
!3810 = !DISubroutineType(types: !3811)
!3811 = !{!1683, !1683}
!3812 = !{!3813}
!3813 = !DILocalVariable(name: "self", arg: 1, scope: !3804, file: !3805, line: 271, type: !1683)
!3814 = !{!1704}
!3815 = !DILocation(line: 271, column: 18, scope: !3804)
!3816 = !DILocation(line: 273, column: 6, scope: !3804)
!3817 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<x86_64::structures::paging::page_table::PageTableEntry>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h2942b9127e242961E", scope: !3806, file: !3805, line: 271, type: !3818, scopeLine: 271, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3822, retainedNodes: !3820)
!3818 = !DISubroutineType(types: !3819)
!3819 = !{!1718, !1718}
!3820 = !{!3821}
!3821 = !DILocalVariable(name: "self", arg: 1, scope: !3817, file: !3805, line: 271, type: !1718)
!3822 = !{!1739}
!3823 = !DILocation(line: 271, column: 18, scope: !3817)
!3824 = !DILocation(line: 273, column: 6, scope: !3817)
!3825 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<u64>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17ha4157fb79a05b421E", scope: !3806, file: !3805, line: 271, type: !3826, scopeLine: 271, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3830, retainedNodes: !3828)
!3826 = !DISubroutineType(types: !3827)
!3827 = !{!1648, !1648}
!3828 = !{!3829}
!3829 = !DILocalVariable(name: "self", arg: 1, scope: !3825, file: !3805, line: 271, type: !1648)
!3830 = !{!1669}
!3831 = !DILocation(line: 271, column: 18, scope: !3825)
!3832 = !DILocation(line: 273, column: 6, scope: !3825)
!3833 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<x86_64::addr::VirtAddr>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hadf06d515238046fE", scope: !3806, file: !3805, line: 271, type: !3834, scopeLine: 271, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3838, retainedNodes: !3836)
!3834 = !DISubroutineType(types: !3835)
!3835 = !{!1609, !1609}
!3836 = !{!3837}
!3837 = !DILocalVariable(name: "self", arg: 1, scope: !3833, file: !3805, line: 271, type: !1609)
!3838 = !{!1634}
!3839 = !DILocation(line: 271, column: 18, scope: !3833)
!3840 = !DILocation(line: 273, column: 6, scope: !3833)
!3841 = distinct !DISubprogram(name: "branch<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h4aea4de2c9ba4560E", scope: !3842, file: !851, line: 1947, type: !3843, scopeLine: 1947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3505, retainedNodes: !3862)
!3842 = !DINamespace(name: "{impl#26}", scope: !189)
!3843 = !DISubroutineType(types: !3844)
!3844 = !{!3845, !3497}
!3845 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::result::Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>, x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>", scope: !3846, file: !2, size: 128, align: 64, elements: !3847, templateParams: !19, identifier: "7095cd10f83660b25e451b06847d4c00")
!3846 = !DINamespace(name: "control_flow", scope: !1306)
!3847 = !{!3848}
!3848 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3845, file: !2, size: 128, align: 64, elements: !3849, templateParams: !19, identifier: "a07bca50f662f4d82a7cbb3d0039cbc8", discriminator: !3861)
!3849 = !{!3850, !3857}
!3850 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !3848, file: !2, baseType: !3851, size: 128, align: 64, extraData: i64 3)
!3851 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !3845, file: !2, size: 128, align: 64, elements: !3852, templateParams: !3854, identifier: "f45f83df307f241cc0fbd76e37e86c02")
!3852 = !{!3853}
!3853 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3851, file: !2, baseType: !678, size: 64, align: 64, offset: 64)
!3854 = !{!3855, !3856}
!3855 = !DITemplateTypeParameter(name: "B", type: !895)
!3856 = !DITemplateTypeParameter(name: "C", type: !678)
!3857 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !3848, file: !2, baseType: !3858, size: 128, align: 64)
!3858 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !3845, file: !2, size: 128, align: 64, elements: !3859, templateParams: !3854, identifier: "ed73cfc6ba222ef5fb5820b1eab472f4")
!3859 = !{!3860}
!3860 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3858, file: !2, baseType: !895, size: 128, align: 64)
!3861 = !DIDerivedType(tag: DW_TAG_member, scope: !3845, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3862 = !{!3863, !3864, !3866}
!3863 = !DILocalVariable(name: "self", arg: 1, scope: !3841, file: !851, line: 1947, type: !3497)
!3864 = !DILocalVariable(name: "v", scope: !3865, file: !851, line: 1949, type: !678, align: 8)
!3865 = distinct !DILexicalBlock(scope: !3841, file: !851, line: 1949, column: 13)
!3866 = !DILocalVariable(name: "e", scope: !3867, file: !851, line: 1950, type: !877, align: 8)
!3867 = distinct !DILexicalBlock(scope: !3841, file: !851, line: 1950, column: 13)
!3868 = !DILocation(line: 1947, column: 15, scope: !3841)
!3869 = !DILocation(line: 1949, column: 16, scope: !3865)
!3870 = !DILocation(line: 1948, column: 15, scope: !3841)
!3871 = !{i64 0, i64 4}
!3872 = !DILocation(line: 1948, column: 9, scope: !3841)
!3873 = !DILocation(line: 1949, column: 16, scope: !3841)
!3874 = !DILocation(line: 1949, column: 22, scope: !3865)
!3875 = !DILocation(line: 1949, column: 45, scope: !3841)
!3876 = !DILocation(line: 1950, column: 17, scope: !3841)
!3877 = !DILocation(line: 1950, column: 17, scope: !3867)
!3878 = !DILocation(line: 1950, column: 42, scope: !3867)
!3879 = !DILocation(line: 1950, column: 23, scope: !3867)
!3880 = !DILocation(line: 1950, column: 48, scope: !3841)
!3881 = !DILocation(line: 1952, column: 6, scope: !3841)
!3882 = distinct !DISubprogram(name: "branch<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd9dc3c1495865aa5E", scope: !3842, file: !851, line: 1947, type: !3883, scopeLine: 1947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3708, retainedNodes: !3900)
!3883 = !DISubroutineType(types: !3884)
!3884 = !{!3885, !3700}
!3885 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::result::Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>, x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>", scope: !3846, file: !2, size: 128, align: 64, elements: !3886, templateParams: !19, identifier: "92ff128656e10042a57b12f50242ff63")
!3886 = !{!3887}
!3887 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3885, file: !2, size: 128, align: 64, elements: !3888, templateParams: !19, identifier: "32df25dca6277c19a42ec683e4c7ad1b", discriminator: !3899)
!3888 = !{!3889, !3895}
!3889 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !3887, file: !2, baseType: !3890, size: 128, align: 64, extraData: i64 3)
!3890 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !3885, file: !2, size: 128, align: 64, elements: !3891, templateParams: !3893, identifier: "aaac4cb8beb9ef863ccd9ae79d45971")
!3891 = !{!3892}
!3892 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3890, file: !2, baseType: !694, size: 64, align: 64, offset: 64)
!3893 = !{!3855, !3894}
!3894 = !DITemplateTypeParameter(name: "C", type: !694)
!3895 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !3887, file: !2, baseType: !3896, size: 128, align: 64)
!3896 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !3885, file: !2, size: 128, align: 64, elements: !3897, templateParams: !3893, identifier: "ccbe6d7a337f754a418bf812ec976f6")
!3897 = !{!3898}
!3898 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3896, file: !2, baseType: !895, size: 128, align: 64)
!3899 = !DIDerivedType(tag: DW_TAG_member, scope: !3885, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3900 = !{!3901, !3902, !3904}
!3901 = !DILocalVariable(name: "self", arg: 1, scope: !3882, file: !851, line: 1947, type: !3700)
!3902 = !DILocalVariable(name: "v", scope: !3903, file: !851, line: 1949, type: !694, align: 8)
!3903 = distinct !DILexicalBlock(scope: !3882, file: !851, line: 1949, column: 13)
!3904 = !DILocalVariable(name: "e", scope: !3905, file: !851, line: 1950, type: !877, align: 8)
!3905 = distinct !DILexicalBlock(scope: !3882, file: !851, line: 1950, column: 13)
!3906 = !DILocation(line: 1947, column: 15, scope: !3882)
!3907 = !DILocation(line: 1949, column: 16, scope: !3903)
!3908 = !DILocation(line: 1948, column: 15, scope: !3882)
!3909 = !DILocation(line: 1948, column: 9, scope: !3882)
!3910 = !DILocation(line: 1949, column: 16, scope: !3882)
!3911 = !DILocation(line: 1949, column: 22, scope: !3903)
!3912 = !DILocation(line: 1949, column: 45, scope: !3882)
!3913 = !DILocation(line: 1950, column: 17, scope: !3882)
!3914 = !DILocation(line: 1950, column: 17, scope: !3905)
!3915 = !DILocation(line: 1950, column: 42, scope: !3905)
!3916 = !DILocation(line: 1950, column: 23, scope: !3905)
!3917 = !DILocation(line: 1950, column: 48, scope: !3882)
!3918 = !DILocation(line: 1952, column: 6, scope: !3882)
!3919 = distinct !DISubprogram(name: "branch<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hf56cd8bbee75483eE", scope: !3842, file: !851, line: 1947, type: !3920, scopeLine: 1947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3256, retainedNodes: !3937)
!3920 = !DISubroutineType(types: !3921)
!3921 = !{!3922, !3248}
!3922 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::result::Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>, x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>>", scope: !3846, file: !2, size: 128, align: 64, elements: !3923, templateParams: !19, identifier: "78d93cba7baff58db6e1e65c27fbacf7")
!3923 = !{!3924}
!3924 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3922, file: !2, size: 128, align: 64, elements: !3925, templateParams: !19, identifier: "af56488130577e801547b0b84b847269", discriminator: !3936)
!3925 = !{!3926, !3932}
!3926 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !3924, file: !2, baseType: !3927, size: 128, align: 64, extraData: i64 3)
!3927 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !3922, file: !2, size: 128, align: 64, elements: !3928, templateParams: !3930, identifier: "d65132d22d4e78d33e7e73e66054f9b6")
!3928 = !{!3929}
!3929 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3927, file: !2, baseType: !660, size: 64, align: 64, offset: 64)
!3930 = !{!3855, !3931}
!3931 = !DITemplateTypeParameter(name: "C", type: !660)
!3932 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !3924, file: !2, baseType: !3933, size: 128, align: 64)
!3933 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !3922, file: !2, size: 128, align: 64, elements: !3934, templateParams: !3930, identifier: "246304c207b9e0a9fc7a072d7f57ad58")
!3934 = !{!3935}
!3935 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3933, file: !2, baseType: !895, size: 128, align: 64)
!3936 = !DIDerivedType(tag: DW_TAG_member, scope: !3922, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3937 = !{!3938, !3939, !3941}
!3938 = !DILocalVariable(name: "self", arg: 1, scope: !3919, file: !851, line: 1947, type: !3248)
!3939 = !DILocalVariable(name: "v", scope: !3940, file: !851, line: 1949, type: !660, align: 8)
!3940 = distinct !DILexicalBlock(scope: !3919, file: !851, line: 1949, column: 13)
!3941 = !DILocalVariable(name: "e", scope: !3942, file: !851, line: 1950, type: !877, align: 8)
!3942 = distinct !DILexicalBlock(scope: !3919, file: !851, line: 1950, column: 13)
!3943 = !DILocation(line: 1947, column: 15, scope: !3919)
!3944 = !DILocation(line: 1949, column: 16, scope: !3940)
!3945 = !DILocation(line: 1948, column: 15, scope: !3919)
!3946 = !DILocation(line: 1948, column: 9, scope: !3919)
!3947 = !DILocation(line: 1949, column: 16, scope: !3919)
!3948 = !DILocation(line: 1949, column: 22, scope: !3940)
!3949 = !DILocation(line: 1949, column: 45, scope: !3919)
!3950 = !DILocation(line: 1950, column: 17, scope: !3919)
!3951 = !DILocation(line: 1950, column: 17, scope: !3942)
!3952 = !DILocation(line: 1950, column: 42, scope: !3942)
!3953 = !DILocation(line: 1950, column: 23, scope: !3942)
!3954 = !DILocation(line: 1950, column: 48, scope: !3919)
!3955 = !DILocation(line: 1952, column: 6, scope: !3919)
!3956 = distinct !DISubprogram(name: "from_residual<x86_64::addr::VirtAddr>", linkageName: "_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h8ca47a963197c6d4E", scope: !3957, file: !3085, line: 2453, type: !3958, scopeLine: 2453, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1182, retainedNodes: !3982)
!3957 = !DINamespace(name: "{impl#41}", scope: !124)
!3958 = !DISubroutineType(types: !3959)
!3959 = !{!3960, !3971}
!3960 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::addr::VirtAddr>", scope: !124, file: !2, size: 128, align: 64, elements: !3961, templateParams: !19, identifier: "83f09e64de4f700bc25e8fe06bc2fb16")
!3961 = !{!3962}
!3962 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3960, file: !2, size: 128, align: 64, elements: !3963, templateParams: !19, identifier: "954d18abff0c4b39544454fc83f6f4b5", discriminator: !3970)
!3963 = !{!3964, !3966}
!3964 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !3962, file: !2, baseType: !3965, size: 128, align: 64, extraData: i64 0)
!3965 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !3960, file: !2, size: 128, align: 64, elements: !19, templateParams: !1182, identifier: "7884090a9a9f68e0a6c7cc9c724f0b0f")
!3966 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !3962, file: !2, baseType: !3967, size: 128, align: 64, extraData: i64 1)
!3967 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !3960, file: !2, size: 128, align: 64, elements: !3968, templateParams: !1182, identifier: "4ccff462f54d92cf2e82372f71b45be7")
!3968 = !{!3969}
!3969 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3967, file: !2, baseType: !13, size: 64, align: 64, offset: 64)
!3970 = !DIDerivedType(tag: DW_TAG_member, scope: !3960, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!3971 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<core::convert::Infallible>", scope: !124, file: !2, align: 8, elements: !3972, templateParams: !19, identifier: "25ef39e65a8ac2342e03b69d9456e0c5")
!3972 = !{!3973}
!3973 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3971, file: !2, align: 8, elements: !3974, templateParams: !19, identifier: "55757723c8e97f89248c8f4b96ca0c96")
!3974 = !{!3975, !3978}
!3975 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !3973, file: !2, baseType: !3976, align: 8)
!3976 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !3971, file: !2, align: 8, elements: !19, templateParams: !3977, identifier: "b9b9f3e6659b267789f4d065a04505f0")
!3977 = !{!908}
!3978 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !3973, file: !2, baseType: !3979, align: 8)
!3979 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !3971, file: !2, align: 8, elements: !3980, templateParams: !3977, identifier: "23551758ff26bcb79c238799976dd2ef")
!3980 = !{!3981}
!3981 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3979, file: !2, baseType: !903, align: 8)
!3982 = !{!3983, !3984}
!3983 = !DILocalVariable(name: "residual", scope: !3956, file: !3085, line: 2453, type: !3971, align: 1)
!3984 = !DILocalVariable(arg: 1, scope: !3956, file: !3085, line: 2453, type: !3971)
!3985 = !DILocation(line: 2453, column: 22, scope: !3956)
!3986 = !DILocation(line: 2455, column: 21, scope: !3956)
!3987 = !DILocation(line: 2457, column: 6, scope: !3956)
!3988 = distinct !DISubprogram(name: "start_bound<usize>", linkageName: "_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h6bba00456a55fbafE", scope: !3990, file: !3989, line: 862, type: !3991, scopeLine: 862, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !219, retainedNodes: !4009)
!3989 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ops/range.rs", directory: "", checksumkind: CSK_MD5, checksum: "9d2b5da18cc97d04b655a6220a6da08d")
!3990 = !DINamespace(name: "{impl#18}", scope: !1305)
!3991 = !DISubroutineType(types: !3992)
!3992 = !{!3993, !4008}
!3993 = !DICompositeType(tag: DW_TAG_structure_type, name: "Bound<&usize>", scope: !1305, file: !2, size: 128, align: 64, elements: !3994, templateParams: !19, identifier: "ba288d01ae5f91019027087c92375708")
!3994 = !{!3995}
!3995 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3993, file: !2, size: 128, align: 64, elements: !3996, templateParams: !19, identifier: "5402a5a1f12e04ba35f71bad30aad56f", discriminator: !4007)
!3996 = !{!3997, !4001, !4005}
!3997 = !DIDerivedType(tag: DW_TAG_member, name: "Included", scope: !3995, file: !2, baseType: !3998, size: 128, align: 64, extraData: i64 0)
!3998 = !DICompositeType(tag: DW_TAG_structure_type, name: "Included", scope: !3993, file: !2, size: 128, align: 64, elements: !3999, templateParams: !2069, identifier: "bc1b3920b073ecd232980ad145d84ebd")
!3999 = !{!4000}
!4000 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3998, file: !2, baseType: !425, size: 64, align: 64, offset: 64)
!4001 = !DIDerivedType(tag: DW_TAG_member, name: "Excluded", scope: !3995, file: !2, baseType: !4002, size: 128, align: 64, extraData: i64 1)
!4002 = !DICompositeType(tag: DW_TAG_structure_type, name: "Excluded", scope: !3993, file: !2, size: 128, align: 64, elements: !4003, templateParams: !2069, identifier: "f56c3a89e9960d4d591341692874703")
!4003 = !{!4004}
!4004 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4002, file: !2, baseType: !425, size: 64, align: 64, offset: 64)
!4005 = !DIDerivedType(tag: DW_TAG_member, name: "Unbounded", scope: !3995, file: !2, baseType: !4006, size: 128, align: 64, extraData: i64 2)
!4006 = !DICompositeType(tag: DW_TAG_structure_type, name: "Unbounded", scope: !3993, file: !2, size: 128, align: 64, elements: !19, templateParams: !2069, identifier: "2e93e00aa0407ec91f404477a0536e67")
!4007 = !DIDerivedType(tag: DW_TAG_member, scope: !3993, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!4008 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::ops::range::Range<usize>", baseType: !1304, size: 64, align: 64, dwarfAddressSpace: 0)
!4009 = !{!4010}
!4010 = !DILocalVariable(name: "self", arg: 1, scope: !3988, file: !3989, line: 862, type: !4008)
!4011 = !DILocation(line: 862, column: 20, scope: !3988)
!4012 = !DILocation(line: 863, column: 9, scope: !3988)
!4013 = !DILocation(line: 864, column: 6, scope: !3988)
!4014 = distinct !DISubprogram(name: "end_bound<usize>", linkageName: "_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17hbfff19f4591cda52E", scope: !3990, file: !3989, line: 865, type: !3991, scopeLine: 865, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !219, retainedNodes: !4015)
!4015 = !{!4016}
!4016 = !DILocalVariable(name: "self", arg: 1, scope: !4014, file: !3989, line: 865, type: !4008)
!4017 = !DILocation(line: 865, column: 18, scope: !4014)
!4018 = !DILocation(line: 866, column: 18, scope: !4014)
!4019 = !DILocation(line: 866, column: 9, scope: !4014)
!4020 = !DILocation(line: 867, column: 6, scope: !4014)
!4021 = distinct !DISubprogram(name: "next<u64>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h166b4d7ea33cf6e2E", scope: !4023, file: !4022, line: 124, type: !4024, scopeLine: 124, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1260, retainedNodes: !4038)
!4022 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/iter/macros.rs", directory: "", checksumkind: CSK_MD5, checksum: "818adf3ab797f15644571b14adcdd299")
!4023 = !DINamespace(name: "{impl#181}", scope: !1610)
!4024 = !DISubroutineType(types: !4025)
!4025 = !{!4026, !4037}
!4026 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&u64>", scope: !124, file: !2, size: 64, align: 64, elements: !4027, templateParams: !19, identifier: "88421735c0369752d10f4c27d09fcf47")
!4027 = !{!4028}
!4028 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4026, file: !2, size: 64, align: 64, elements: !4029, templateParams: !19, identifier: "ea1e351fcf8f69e752332960b8474788", discriminator: !4036)
!4029 = !{!4030, !4032}
!4030 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4028, file: !2, baseType: !4031, size: 64, align: 64, extraData: i64 0)
!4031 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4026, file: !2, size: 64, align: 64, elements: !19, templateParams: !1658, identifier: "16fbfe9efa26cab5845c21395ac275b")
!4032 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4028, file: !2, baseType: !4033, size: 64, align: 64)
!4033 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4026, file: !2, size: 64, align: 64, elements: !4034, templateParams: !1658, identifier: "f356feefb0daa9caa408349e28aedacf")
!4034 = !{!4035}
!4035 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4033, file: !2, baseType: !28, size: 64, align: 64)
!4036 = !DIDerivedType(tag: DW_TAG_member, scope: !4026, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!4037 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<u64>", baseType: !1648, size: 64, align: 64, dwarfAddressSpace: 0)
!4038 = !{!4039}
!4039 = !DILocalVariable(name: "self", arg: 1, scope: !4021, file: !4022, line: 124, type: !4037)
!4040 = !DILocation(line: 124, column: 21, scope: !4021)
!4041 = !DILocation(line: 132, column: 29, scope: !4021)
!4042 = !DILocalVariable(name: "self", arg: 1, scope: !4043, file: !2407, line: 325, type: !1651)
!4043 = distinct !DISubprogram(name: "as_ptr<u64>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17h4f7676639f60f645E", scope: !1651, file: !2407, line: 325, type: !4044, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1260, retainedNodes: !4046)
!4044 = !DISubroutineType(types: !4045)
!4045 = !{!2025, !1651}
!4046 = !{!4042}
!4047 = !DILocation(line: 325, column: 25, scope: !4043, inlinedAt: !4048)
!4048 = distinct !DILocation(line: 132, column: 29, scope: !4021)
!4049 = !DILocation(line: 132, column: 28, scope: !4021)
!4050 = !DILocation(line: 132, column: 21, scope: !4021)
!4051 = !DILocation(line: 133, column: 24, scope: !4021)
!4052 = !DILocation(line: 136, column: 24, scope: !4021)
!4053 = !DILocation(line: 325, column: 25, scope: !4043, inlinedAt: !4054)
!4054 = distinct !DILocation(line: 136, column: 24, scope: !4021)
!4055 = !DILocation(line: 134, column: 33, scope: !4021)
!4056 = !DILocation(line: 134, column: 32, scope: !4021)
!4057 = !DILocation(line: 134, column: 25, scope: !4021)
!4058 = !DILocation(line: 133, column: 21, scope: !4021)
!4059 = !DILocalVariable(name: "self", arg: 1, scope: !4060, file: !4022, line: 75, type: !4037)
!4060 = distinct !DISubprogram(name: "post_inc_start<u64>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17hde01b69398262913E", scope: !1648, file: !4022, line: 75, type: !4061, scopeLine: 75, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1260, retainedNodes: !4063)
!4061 = !DISubroutineType(types: !4062)
!4062 = !{!1654, !4037, !9}
!4063 = !{!4059, !4064, !4065}
!4064 = !DILocalVariable(name: "offset", arg: 2, scope: !4060, file: !4022, line: 75, type: !9)
!4065 = !DILocalVariable(name: "old", scope: !4066, file: !4022, line: 80, type: !2025, align: 8)
!4066 = distinct !DILexicalBlock(scope: !4060, file: !4022, line: 80, column: 21)
!4067 = !DILocation(line: 75, column: 38, scope: !4060, inlinedAt: !4068)
!4068 = distinct !DILocation(line: 139, column: 30, scope: !4021)
!4069 = !DILocation(line: 75, column: 49, scope: !4060, inlinedAt: !4068)
!4070 = !DILocation(line: 80, column: 31, scope: !4060, inlinedAt: !4068)
!4071 = !DILocation(line: 325, column: 25, scope: !4043, inlinedAt: !4072)
!4072 = distinct !DILocation(line: 80, column: 31, scope: !4060, inlinedAt: !4068)
!4073 = !DILocation(line: 80, column: 25, scope: !4066, inlinedAt: !4068)
!4074 = !DILocation(line: 83, column: 64, scope: !4066, inlinedAt: !4068)
!4075 = !DILocation(line: 325, column: 25, scope: !4043, inlinedAt: !4076)
!4076 = distinct !DILocation(line: 83, column: 64, scope: !4066, inlinedAt: !4068)
!4077 = !DILocalVariable(name: "self", arg: 1, scope: !4078, file: !2243, line: 1025, type: !2025)
!4078 = distinct !DISubprogram(name: "add<u64>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h5a417a3c15ef701dE", scope: !2245, file: !2243, line: 1025, type: !4079, scopeLine: 1025, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1260, retainedNodes: !4081)
!4079 = !DISubroutineType(types: !4080)
!4080 = !{!2025, !2025, !9}
!4081 = !{!4077, !4082}
!4082 = !DILocalVariable(name: "count", arg: 2, scope: !4078, file: !2243, line: 1025, type: !9)
!4083 = !DILocation(line: 1025, column: 29, scope: !4078, inlinedAt: !4084)
!4084 = distinct !DILocation(line: 83, column: 64, scope: !4066, inlinedAt: !4068)
!4085 = !DILocation(line: 1025, column: 35, scope: !4078, inlinedAt: !4084)
!4086 = !DILocation(line: 1037, column: 13, scope: !4078, inlinedAt: !4084)
!4087 = !DILocation(line: 83, column: 41, scope: !4066, inlinedAt: !4068)
!4088 = !DILocation(line: 83, column: 21, scope: !4066, inlinedAt: !4068)
!4089 = !DILocation(line: 84, column: 21, scope: !4066, inlinedAt: !4068)
!4090 = !DILocation(line: 86, column: 14, scope: !4060, inlinedAt: !4068)
!4091 = !DILocation(line: 139, column: 25, scope: !4021)
!4092 = !DILocation(line: 136, column: 21, scope: !4021)
!4093 = !DILocation(line: 137, column: 25, scope: !4021)
!4094 = !DILocation(line: 142, column: 14, scope: !4021)
!4095 = distinct !DISubprogram(name: "next<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h3f33e0fbf3a3fac0E", scope: !4023, file: !4022, line: 124, type: !4096, scopeLine: 124, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1210, retainedNodes: !4110)
!4096 = !DISubroutineType(types: !4097)
!4097 = !{!4098, !4109}
!4098 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&x86_64::structures::paging::page_table::PageTableEntry>", scope: !124, file: !2, size: 64, align: 64, elements: !4099, templateParams: !19, identifier: "ed12a7616479e91926d96cde5f60ae9d")
!4099 = !{!4100}
!4100 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4098, file: !2, size: 64, align: 64, elements: !4101, templateParams: !19, identifier: "eb3495ec95b691e8f9d55b90f49a0ca6", discriminator: !4108)
!4101 = !{!4102, !4104}
!4102 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4100, file: !2, baseType: !4103, size: 64, align: 64, extraData: i64 0)
!4103 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4098, file: !2, size: 64, align: 64, elements: !19, templateParams: !1728, identifier: "c468da42d6c4d69e370e5807d0072b82")
!4104 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4100, file: !2, baseType: !4105, size: 64, align: 64)
!4105 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4098, file: !2, size: 64, align: 64, elements: !4106, templateParams: !1728, identifier: "b9793085361199602ceef9aeb26f9c9c")
!4106 = !{!4107}
!4107 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4105, file: !2, baseType: !82, size: 64, align: 64)
!4108 = !DIDerivedType(tag: DW_TAG_member, scope: !4098, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!4109 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<x86_64::structures::paging::page_table::PageTableEntry>", baseType: !1718, size: 64, align: 64, dwarfAddressSpace: 0)
!4110 = !{!4111}
!4111 = !DILocalVariable(name: "self", arg: 1, scope: !4095, file: !4022, line: 124, type: !4109)
!4112 = !DILocation(line: 124, column: 21, scope: !4095)
!4113 = !DILocation(line: 132, column: 29, scope: !4095)
!4114 = !DILocalVariable(name: "self", arg: 1, scope: !4115, file: !2407, line: 325, type: !1721)
!4115 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17h69660cbcd189cbbbE", scope: !1721, file: !2407, line: 325, type: !4116, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1210, retainedNodes: !4118)
!4116 = !DISubroutineType(types: !4117)
!4117 = !{!2278, !1721}
!4118 = !{!4114}
!4119 = !DILocation(line: 325, column: 25, scope: !4115, inlinedAt: !4120)
!4120 = distinct !DILocation(line: 132, column: 29, scope: !4095)
!4121 = !DILocation(line: 132, column: 28, scope: !4095)
!4122 = !DILocation(line: 132, column: 21, scope: !4095)
!4123 = !DILocation(line: 133, column: 24, scope: !4095)
!4124 = !DILocation(line: 136, column: 24, scope: !4095)
!4125 = !DILocation(line: 325, column: 25, scope: !4115, inlinedAt: !4126)
!4126 = distinct !DILocation(line: 136, column: 24, scope: !4095)
!4127 = !DILocation(line: 134, column: 33, scope: !4095)
!4128 = !DILocation(line: 134, column: 32, scope: !4095)
!4129 = !DILocation(line: 134, column: 25, scope: !4095)
!4130 = !DILocation(line: 133, column: 21, scope: !4095)
!4131 = !DILocalVariable(name: "self", arg: 1, scope: !4132, file: !4022, line: 75, type: !4109)
!4132 = distinct !DISubprogram(name: "post_inc_start<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h7126759a4f76284dE", scope: !1718, file: !4022, line: 75, type: !4133, scopeLine: 75, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1210, retainedNodes: !4135)
!4133 = !DISubroutineType(types: !4134)
!4134 = !{!1724, !4109, !9}
!4135 = !{!4131, !4136, !4137}
!4136 = !DILocalVariable(name: "offset", arg: 2, scope: !4132, file: !4022, line: 75, type: !9)
!4137 = !DILocalVariable(name: "old", scope: !4138, file: !4022, line: 80, type: !2278, align: 8)
!4138 = distinct !DILexicalBlock(scope: !4132, file: !4022, line: 80, column: 21)
!4139 = !DILocation(line: 75, column: 38, scope: !4132, inlinedAt: !4140)
!4140 = distinct !DILocation(line: 139, column: 30, scope: !4095)
!4141 = !DILocation(line: 75, column: 49, scope: !4132, inlinedAt: !4140)
!4142 = !DILocation(line: 80, column: 31, scope: !4132, inlinedAt: !4140)
!4143 = !DILocation(line: 325, column: 25, scope: !4115, inlinedAt: !4144)
!4144 = distinct !DILocation(line: 80, column: 31, scope: !4132, inlinedAt: !4140)
!4145 = !DILocation(line: 80, column: 25, scope: !4138, inlinedAt: !4140)
!4146 = !DILocation(line: 83, column: 64, scope: !4138, inlinedAt: !4140)
!4147 = !DILocation(line: 325, column: 25, scope: !4115, inlinedAt: !4148)
!4148 = distinct !DILocation(line: 83, column: 64, scope: !4138, inlinedAt: !4140)
!4149 = !DILocalVariable(name: "self", arg: 1, scope: !4150, file: !2243, line: 1025, type: !2278)
!4150 = distinct !DISubprogram(name: "add<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h15747fa134b0f8c7E", scope: !2245, file: !2243, line: 1025, type: !4151, scopeLine: 1025, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1210, retainedNodes: !4153)
!4151 = !DISubroutineType(types: !4152)
!4152 = !{!2278, !2278, !9}
!4153 = !{!4149, !4154}
!4154 = !DILocalVariable(name: "count", arg: 2, scope: !4150, file: !2243, line: 1025, type: !9)
!4155 = !DILocation(line: 1025, column: 29, scope: !4150, inlinedAt: !4156)
!4156 = distinct !DILocation(line: 83, column: 64, scope: !4138, inlinedAt: !4140)
!4157 = !DILocation(line: 1025, column: 35, scope: !4150, inlinedAt: !4156)
!4158 = !DILocation(line: 1037, column: 13, scope: !4150, inlinedAt: !4156)
!4159 = !DILocation(line: 83, column: 41, scope: !4138, inlinedAt: !4140)
!4160 = !DILocation(line: 83, column: 21, scope: !4138, inlinedAt: !4140)
!4161 = !DILocation(line: 84, column: 21, scope: !4138, inlinedAt: !4140)
!4162 = !DILocation(line: 86, column: 14, scope: !4132, inlinedAt: !4140)
!4163 = !DILocation(line: 139, column: 25, scope: !4095)
!4164 = !DILocation(line: 136, column: 21, scope: !4095)
!4165 = !DILocation(line: 137, column: 25, scope: !4095)
!4166 = !DILocation(line: 142, column: 14, scope: !4095)
!4167 = distinct !DISubprogram(name: "next<x86_64::addr::VirtAddr>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h7a4c53bdc294e341E", scope: !4023, file: !4022, line: 124, type: !4168, scopeLine: 124, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1182, retainedNodes: !4182)
!4168 = !DISubroutineType(types: !4169)
!4169 = !{!4170, !4181}
!4170 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&x86_64::addr::VirtAddr>", scope: !124, file: !2, size: 64, align: 64, elements: !4171, templateParams: !19, identifier: "2de4760cfe35ca60189f1cf1743537de")
!4171 = !{!4172}
!4172 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4170, file: !2, size: 64, align: 64, elements: !4173, templateParams: !19, identifier: "4bff9234dc72000e66360cfe9617467c", discriminator: !4180)
!4173 = !{!4174, !4176}
!4174 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4172, file: !2, baseType: !4175, size: 64, align: 64, extraData: i64 0)
!4175 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4170, file: !2, size: 64, align: 64, elements: !19, templateParams: !1623, identifier: "34289c3f7857f82c90667df22796398c")
!4176 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4172, file: !2, baseType: !4177, size: 64, align: 64)
!4177 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4170, file: !2, size: 64, align: 64, elements: !4178, templateParams: !1623, identifier: "551874fa058b5fc3398c1f7994221d2e")
!4178 = !{!4179}
!4179 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4177, file: !2, baseType: !12, size: 64, align: 64)
!4180 = !DIDerivedType(tag: DW_TAG_member, scope: !4170, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!4181 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<x86_64::addr::VirtAddr>", baseType: !1609, size: 64, align: 64, dwarfAddressSpace: 0)
!4182 = !{!4183}
!4183 = !DILocalVariable(name: "self", arg: 1, scope: !4167, file: !4022, line: 124, type: !4181)
!4184 = !DILocation(line: 124, column: 21, scope: !4167)
!4185 = !DILocation(line: 132, column: 29, scope: !4167)
!4186 = !DILocalVariable(name: "self", arg: 1, scope: !4187, file: !2407, line: 325, type: !1614)
!4187 = distinct !DISubprogram(name: "as_ptr<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17h49d187a5c73c7e26E", scope: !1614, file: !2407, line: 325, type: !4188, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1182, retainedNodes: !4190)
!4188 = !DISubroutineType(types: !4189)
!4189 = !{!2109, !1614}
!4190 = !{!4186}
!4191 = !DILocation(line: 325, column: 25, scope: !4187, inlinedAt: !4192)
!4192 = distinct !DILocation(line: 132, column: 29, scope: !4167)
!4193 = !DILocation(line: 132, column: 28, scope: !4167)
!4194 = !DILocation(line: 132, column: 21, scope: !4167)
!4195 = !DILocation(line: 133, column: 24, scope: !4167)
!4196 = !DILocation(line: 136, column: 24, scope: !4167)
!4197 = !DILocation(line: 325, column: 25, scope: !4187, inlinedAt: !4198)
!4198 = distinct !DILocation(line: 136, column: 24, scope: !4167)
!4199 = !DILocation(line: 134, column: 33, scope: !4167)
!4200 = !DILocation(line: 134, column: 32, scope: !4167)
!4201 = !DILocation(line: 134, column: 25, scope: !4167)
!4202 = !DILocation(line: 133, column: 21, scope: !4167)
!4203 = !DILocalVariable(name: "self", arg: 1, scope: !4204, file: !4022, line: 75, type: !4181)
!4204 = distinct !DISubprogram(name: "post_inc_start<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17hc8ceb9eb2428314cE", scope: !1609, file: !4022, line: 75, type: !4205, scopeLine: 75, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1182, retainedNodes: !4207)
!4205 = !DISubroutineType(types: !4206)
!4206 = !{!1619, !4181, !9}
!4207 = !{!4203, !4208, !4209}
!4208 = !DILocalVariable(name: "offset", arg: 2, scope: !4204, file: !4022, line: 75, type: !9)
!4209 = !DILocalVariable(name: "old", scope: !4210, file: !4022, line: 80, type: !2109, align: 8)
!4210 = distinct !DILexicalBlock(scope: !4204, file: !4022, line: 80, column: 21)
!4211 = !DILocation(line: 75, column: 38, scope: !4204, inlinedAt: !4212)
!4212 = distinct !DILocation(line: 139, column: 30, scope: !4167)
!4213 = !DILocation(line: 75, column: 49, scope: !4204, inlinedAt: !4212)
!4214 = !DILocation(line: 80, column: 31, scope: !4204, inlinedAt: !4212)
!4215 = !DILocation(line: 325, column: 25, scope: !4187, inlinedAt: !4216)
!4216 = distinct !DILocation(line: 80, column: 31, scope: !4204, inlinedAt: !4212)
!4217 = !DILocation(line: 80, column: 25, scope: !4210, inlinedAt: !4212)
!4218 = !DILocation(line: 83, column: 64, scope: !4210, inlinedAt: !4212)
!4219 = !DILocation(line: 325, column: 25, scope: !4187, inlinedAt: !4220)
!4220 = distinct !DILocation(line: 83, column: 64, scope: !4210, inlinedAt: !4212)
!4221 = !DILocalVariable(name: "self", arg: 1, scope: !4222, file: !2243, line: 1025, type: !2109)
!4222 = distinct !DISubprogram(name: "add<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17ha0a9cc80ed82c490E", scope: !2245, file: !2243, line: 1025, type: !4223, scopeLine: 1025, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1182, retainedNodes: !4225)
!4223 = !DISubroutineType(types: !4224)
!4224 = !{!2109, !2109, !9}
!4225 = !{!4221, !4226}
!4226 = !DILocalVariable(name: "count", arg: 2, scope: !4222, file: !2243, line: 1025, type: !9)
!4227 = !DILocation(line: 1025, column: 29, scope: !4222, inlinedAt: !4228)
!4228 = distinct !DILocation(line: 83, column: 64, scope: !4210, inlinedAt: !4212)
!4229 = !DILocation(line: 1025, column: 35, scope: !4222, inlinedAt: !4228)
!4230 = !DILocation(line: 1037, column: 13, scope: !4222, inlinedAt: !4228)
!4231 = !DILocation(line: 83, column: 41, scope: !4210, inlinedAt: !4212)
!4232 = !DILocation(line: 83, column: 21, scope: !4210, inlinedAt: !4212)
!4233 = !DILocation(line: 84, column: 21, scope: !4210, inlinedAt: !4212)
!4234 = !DILocation(line: 86, column: 14, scope: !4204, inlinedAt: !4212)
!4235 = !DILocation(line: 139, column: 25, scope: !4167)
!4236 = !DILocation(line: 136, column: 21, scope: !4167)
!4237 = !DILocation(line: 137, column: 25, scope: !4167)
!4238 = !DILocation(line: 142, column: 14, scope: !4167)
!4239 = distinct !DISubprogram(name: "next<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hdcad59be68369e6dE", scope: !4023, file: !4022, line: 124, type: !4240, scopeLine: 124, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1111, retainedNodes: !4254)
!4240 = !DISubroutineType(types: !4241)
!4241 = !{!4242, !4253}
!4242 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !124, file: !2, size: 64, align: 64, elements: !4243, templateParams: !19, identifier: "f32d82b4a7477b7c7d493a67f3b362fa")
!4243 = !{!4244}
!4244 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4242, file: !2, size: 64, align: 64, elements: !4245, templateParams: !19, identifier: "adf46fea6b823a1adc9f8664c09a861c", discriminator: !4252)
!4245 = !{!4246, !4248}
!4246 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4244, file: !2, baseType: !4247, size: 64, align: 64, extraData: i64 0)
!4247 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4242, file: !2, size: 64, align: 64, elements: !19, templateParams: !1693, identifier: "cebbc20b37128274f9afd782737992fc")
!4248 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4244, file: !2, baseType: !4249, size: 64, align: 64)
!4249 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4242, file: !2, size: 64, align: 64, elements: !4250, templateParams: !1693, identifier: "9783fd827fc0bdbc82e0dd20be5e17f8")
!4250 = !{!4251}
!4251 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4249, file: !2, baseType: !37, size: 64, align: 64)
!4252 = !DIDerivedType(tag: DW_TAG_member, scope: !4242, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!4253 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", baseType: !1683, size: 64, align: 64, dwarfAddressSpace: 0)
!4254 = !{!4255}
!4255 = !DILocalVariable(name: "self", arg: 1, scope: !4239, file: !4022, line: 124, type: !4253)
!4256 = !DILocation(line: 124, column: 21, scope: !4239)
!4257 = !DILocation(line: 132, column: 29, scope: !4239)
!4258 = !DILocalVariable(name: "self", arg: 1, scope: !4259, file: !2407, line: 325, type: !1686)
!4259 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17h28a4d5e02c6f8442E", scope: !1686, file: !2407, line: 325, type: !4260, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1111, retainedNodes: !4262)
!4260 = !DISubroutineType(types: !4261)
!4261 = !{!1921, !1686}
!4262 = !{!4258}
!4263 = !DILocation(line: 325, column: 25, scope: !4259, inlinedAt: !4264)
!4264 = distinct !DILocation(line: 132, column: 29, scope: !4239)
!4265 = !DILocation(line: 132, column: 28, scope: !4239)
!4266 = !DILocation(line: 132, column: 21, scope: !4239)
!4267 = !DILocation(line: 133, column: 24, scope: !4239)
!4268 = !DILocation(line: 136, column: 24, scope: !4239)
!4269 = !DILocation(line: 325, column: 25, scope: !4259, inlinedAt: !4270)
!4270 = distinct !DILocation(line: 136, column: 24, scope: !4239)
!4271 = !DILocation(line: 134, column: 33, scope: !4239)
!4272 = !DILocation(line: 134, column: 32, scope: !4239)
!4273 = !DILocation(line: 134, column: 25, scope: !4239)
!4274 = !DILocation(line: 133, column: 21, scope: !4239)
!4275 = !DILocalVariable(name: "self", arg: 1, scope: !4276, file: !4022, line: 75, type: !4253)
!4276 = distinct !DISubprogram(name: "post_inc_start<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h6d4f8660e93d5e15E", scope: !1683, file: !4022, line: 75, type: !4277, scopeLine: 75, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1111, retainedNodes: !4279)
!4277 = !DISubroutineType(types: !4278)
!4278 = !{!1689, !4253, !9}
!4279 = !{!4275, !4280, !4281}
!4280 = !DILocalVariable(name: "offset", arg: 2, scope: !4276, file: !4022, line: 75, type: !9)
!4281 = !DILocalVariable(name: "old", scope: !4282, file: !4022, line: 80, type: !1921, align: 8)
!4282 = distinct !DILexicalBlock(scope: !4276, file: !4022, line: 80, column: 21)
!4283 = !DILocation(line: 75, column: 38, scope: !4276, inlinedAt: !4284)
!4284 = distinct !DILocation(line: 139, column: 30, scope: !4239)
!4285 = !DILocation(line: 75, column: 49, scope: !4276, inlinedAt: !4284)
!4286 = !DILocation(line: 80, column: 31, scope: !4276, inlinedAt: !4284)
!4287 = !DILocation(line: 325, column: 25, scope: !4259, inlinedAt: !4288)
!4288 = distinct !DILocation(line: 80, column: 31, scope: !4276, inlinedAt: !4284)
!4289 = !DILocation(line: 80, column: 25, scope: !4282, inlinedAt: !4284)
!4290 = !DILocation(line: 83, column: 64, scope: !4282, inlinedAt: !4284)
!4291 = !DILocation(line: 325, column: 25, scope: !4259, inlinedAt: !4292)
!4292 = distinct !DILocation(line: 83, column: 64, scope: !4282, inlinedAt: !4284)
!4293 = !DILocalVariable(name: "self", arg: 1, scope: !4294, file: !2243, line: 1025, type: !1921)
!4294 = distinct !DISubprogram(name: "add<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h882f34714964e903E", scope: !2245, file: !2243, line: 1025, type: !4295, scopeLine: 1025, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1111, retainedNodes: !4297)
!4295 = !DISubroutineType(types: !4296)
!4296 = !{!1921, !1921, !9}
!4297 = !{!4293, !4298}
!4298 = !DILocalVariable(name: "count", arg: 2, scope: !4294, file: !2243, line: 1025, type: !9)
!4299 = !DILocation(line: 1025, column: 29, scope: !4294, inlinedAt: !4300)
!4300 = distinct !DILocation(line: 83, column: 64, scope: !4282, inlinedAt: !4284)
!4301 = !DILocation(line: 1025, column: 35, scope: !4294, inlinedAt: !4300)
!4302 = !DILocation(line: 1037, column: 13, scope: !4294, inlinedAt: !4300)
!4303 = !DILocation(line: 83, column: 41, scope: !4282, inlinedAt: !4284)
!4304 = !DILocation(line: 83, column: 21, scope: !4282, inlinedAt: !4284)
!4305 = !DILocation(line: 84, column: 21, scope: !4282, inlinedAt: !4284)
!4306 = !DILocation(line: 86, column: 14, scope: !4276, inlinedAt: !4284)
!4307 = !DILocation(line: 139, column: 25, scope: !4239)
!4308 = !DILocation(line: 136, column: 21, scope: !4239)
!4309 = !DILocation(line: 137, column: 25, scope: !4239)
!4310 = !DILocation(line: 142, column: 14, scope: !4239)
!4311 = distinct !DISubprogram(name: "start_bound<usize>", linkageName: "_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h743491f932121980E", scope: !4312, file: !3989, line: 842, type: !4313, scopeLine: 842, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !219, retainedNodes: !4316)
!4312 = !DINamespace(name: "{impl#16}", scope: !1305)
!4313 = !DISubroutineType(types: !4314)
!4314 = !{!3993, !4315}
!4315 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::ops::range::RangeFrom<usize>", baseType: !1381, size: 64, align: 64, dwarfAddressSpace: 0)
!4316 = !{!4317}
!4317 = !DILocalVariable(name: "self", arg: 1, scope: !4311, file: !3989, line: 842, type: !4315)
!4318 = !DILocation(line: 842, column: 20, scope: !4311)
!4319 = !DILocation(line: 843, column: 9, scope: !4311)
!4320 = !DILocation(line: 844, column: 6, scope: !4311)
!4321 = distinct !DISubprogram(name: "end_bound<usize>", linkageName: "_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17hac99e95201088267E", scope: !4312, file: !3989, line: 845, type: !4313, scopeLine: 845, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !219, retainedNodes: !4322)
!4322 = !{!4323}
!4323 = !DILocalVariable(name: "self", arg: 1, scope: !4321, file: !3989, line: 845, type: !4315)
!4324 = !DILocation(line: 845, column: 18, scope: !4321)
!4325 = !DILocation(line: 846, column: 9, scope: !4321)
!4326 = !DILocation(line: 847, column: 6, scope: !4321)
!4327 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h236fbf796e9daf34E", scope: !4328, file: !3042, line: 536, type: !4329, scopeLine: 536, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1111, retainedNodes: !4331)
!4328 = !DINamespace(name: "{impl#7}", scope: !3044)
!4329 = !DISubroutineType(types: !4330)
!4330 = !{!1285, !2684, !1285, !913}
!4331 = !{!4332, !4333, !4334}
!4332 = !DILocalVariable(name: "self", scope: !4327, file: !3042, line: 536, type: !2684, align: 1)
!4333 = !DILocalVariable(name: "slice", arg: 2, scope: !4327, file: !3042, line: 536, type: !1285)
!4334 = !DILocalVariable(arg: 1, scope: !4327, file: !3042, line: 536, type: !2684)
!4335 = !DILocation(line: 536, column: 14, scope: !4327)
!4336 = !DILocation(line: 536, column: 20, scope: !4327)
!4337 = !DILocation(line: 538, column: 6, scope: !4327)
!4338 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h2b474af858c50678E", scope: !4328, file: !3042, line: 536, type: !4339, scopeLine: 536, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1182, retainedNodes: !4341)
!4339 = !DISubroutineType(types: !4340)
!4340 = !{!1221, !2684, !1221, !913}
!4341 = !{!4342, !4343, !4344}
!4342 = !DILocalVariable(name: "self", scope: !4338, file: !3042, line: 536, type: !2684, align: 1)
!4343 = !DILocalVariable(name: "slice", arg: 2, scope: !4338, file: !3042, line: 536, type: !1221)
!4344 = !DILocalVariable(arg: 1, scope: !4338, file: !3042, line: 536, type: !2684)
!4345 = !DILocation(line: 536, column: 14, scope: !4338)
!4346 = !DILocation(line: 536, column: 20, scope: !4338)
!4347 = !DILocation(line: 538, column: 6, scope: !4338)
!4348 = distinct !DISubprogram(name: "index<u64>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h2ee343b5ca39b8daE", scope: !4328, file: !3042, line: 536, type: !4349, scopeLine: 536, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1260, retainedNodes: !4351)
!4349 = !DISubroutineType(types: !4350)
!4350 = !{!1252, !2684, !1252, !913}
!4351 = !{!4352, !4353, !4354}
!4352 = !DILocalVariable(name: "self", scope: !4348, file: !3042, line: 536, type: !2684, align: 1)
!4353 = !DILocalVariable(name: "slice", arg: 2, scope: !4348, file: !3042, line: 536, type: !1252)
!4354 = !DILocalVariable(arg: 1, scope: !4348, file: !3042, line: 536, type: !2684)
!4355 = !DILocation(line: 536, column: 14, scope: !4348)
!4356 = !DILocation(line: 536, column: 20, scope: !4348)
!4357 = !DILocation(line: 538, column: 6, scope: !4348)
!4358 = distinct !DISubprogram(name: "index<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hb0dfbc8b97592925E", scope: !4328, file: !3042, line: 536, type: !4359, scopeLine: 536, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1210, retainedNodes: !4361)
!4359 = !DISubroutineType(types: !4360)
!4360 = !{!1492, !2684, !1492, !913}
!4361 = !{!4362, !4363, !4364}
!4362 = !DILocalVariable(name: "self", scope: !4358, file: !3042, line: 536, type: !2684, align: 1)
!4363 = !DILocalVariable(name: "slice", arg: 2, scope: !4358, file: !3042, line: 536, type: !1492)
!4364 = !DILocalVariable(arg: 1, scope: !4358, file: !3042, line: 536, type: !2684)
!4365 = !DILocation(line: 536, column: 14, scope: !4358)
!4366 = !DILocation(line: 536, column: 20, scope: !4358)
!4367 = !DILocation(line: 538, column: 6, scope: !4358)
!4368 = distinct !DISubprogram(name: "to_regular_range<core::ops::range::RangeFrom<usize>>", linkageName: "_ZN9bit_field16to_regular_range17h9b90e9973a5a595cE", scope: !1301, file: !1299, line: 353, type: !4369, scopeLine: 353, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1391, retainedNodes: !4371)
!4369 = !DISubroutineType(types: !4370)
!4370 = !{!1304, !4315, !9}
!4371 = !{!4372, !4373, !4374, !4376, !4378, !4380, !4382, !4384}
!4372 = !DILocalVariable(name: "generic_rage", arg: 1, scope: !4368, file: !1299, line: 353, type: !4315)
!4373 = !DILocalVariable(name: "bit_length", arg: 2, scope: !4368, file: !1299, line: 353, type: !9)
!4374 = !DILocalVariable(name: "start", scope: !4375, file: !1299, line: 354, type: !9, align: 8)
!4375 = distinct !DILexicalBlock(scope: !4368, file: !1299, line: 354, column: 5)
!4376 = !DILocalVariable(name: "value", scope: !4377, file: !1299, line: 355, type: !9, align: 8)
!4377 = distinct !DILexicalBlock(scope: !4368, file: !1299, line: 355, column: 9)
!4378 = !DILocalVariable(name: "value", scope: !4379, file: !1299, line: 356, type: !9, align: 8)
!4379 = distinct !DILexicalBlock(scope: !4368, file: !1299, line: 356, column: 9)
!4380 = !DILocalVariable(name: "end", scope: !4381, file: !1299, line: 359, type: !9, align: 8)
!4381 = distinct !DILexicalBlock(scope: !4375, file: !1299, line: 359, column: 5)
!4382 = !DILocalVariable(name: "value", scope: !4383, file: !1299, line: 360, type: !9, align: 8)
!4383 = distinct !DILexicalBlock(scope: !4375, file: !1299, line: 360, column: 9)
!4384 = !DILocalVariable(name: "value", scope: !4385, file: !1299, line: 361, type: !9, align: 8)
!4385 = distinct !DILexicalBlock(scope: !4375, file: !1299, line: 361, column: 9)
!4386 = !DILocation(line: 353, column: 44, scope: !4368)
!4387 = !DILocation(line: 353, column: 62, scope: !4368)
!4388 = !DILocation(line: 354, column: 9, scope: !4375)
!4389 = !DILocation(line: 359, column: 9, scope: !4381)
!4390 = !DILocation(line: 354, column: 23, scope: !4368)
!4391 = !DILocation(line: 354, column: 17, scope: !4368)
!4392 = !DILocation(line: 356, column: 26, scope: !4368)
!4393 = !DILocation(line: 356, column: 26, scope: !4379)
!4394 = !DILocation(line: 356, column: 36, scope: !4379)
!4395 = !DILocation(line: 356, column: 40, scope: !4368)
!4396 = !DILocation(line: 355, column: 26, scope: !4368)
!4397 = !DILocation(line: 355, column: 26, scope: !4377)
!4398 = !DILocation(line: 355, column: 36, scope: !4377)
!4399 = !DILocation(line: 357, column: 29, scope: !4368)
!4400 = !DILocation(line: 359, column: 21, scope: !4375)
!4401 = !DILocation(line: 359, column: 15, scope: !4375)
!4402 = !DILocation(line: 355, column: 44, scope: !4368)
!4403 = !DILocation(line: 361, column: 26, scope: !4375)
!4404 = !DILocation(line: 361, column: 26, scope: !4385)
!4405 = !DILocation(line: 361, column: 36, scope: !4385)
!4406 = !DILocation(line: 360, column: 26, scope: !4375)
!4407 = !DILocation(line: 360, column: 26, scope: !4383)
!4408 = !DILocation(line: 360, column: 36, scope: !4383)
!4409 = !DILocation(line: 360, column: 40, scope: !4375)
!4410 = !DILocation(line: 362, column: 29, scope: !4375)
!4411 = !DILocation(line: 365, column: 5, scope: !4381)
!4412 = !DILocation(line: 365, column: 12, scope: !4381)
!4413 = !DILocation(line: 366, column: 2, scope: !4368)
!4414 = !DILocation(line: 361, column: 44, scope: !4375)
!4415 = distinct !DISubprogram(name: "to_regular_range<core::ops::range::Range<usize>>", linkageName: "_ZN9bit_field16to_regular_range17hceacd238b623c028E", scope: !1301, file: !1299, line: 353, type: !4416, scopeLine: 353, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1319, retainedNodes: !4418)
!4416 = !DISubroutineType(types: !4417)
!4417 = !{!1304, !4008, !9}
!4418 = !{!4419, !4420, !4421, !4423, !4425, !4427, !4429, !4431}
!4419 = !DILocalVariable(name: "generic_rage", arg: 1, scope: !4415, file: !1299, line: 353, type: !4008)
!4420 = !DILocalVariable(name: "bit_length", arg: 2, scope: !4415, file: !1299, line: 353, type: !9)
!4421 = !DILocalVariable(name: "start", scope: !4422, file: !1299, line: 354, type: !9, align: 8)
!4422 = distinct !DILexicalBlock(scope: !4415, file: !1299, line: 354, column: 5)
!4423 = !DILocalVariable(name: "value", scope: !4424, file: !1299, line: 355, type: !9, align: 8)
!4424 = distinct !DILexicalBlock(scope: !4415, file: !1299, line: 355, column: 9)
!4425 = !DILocalVariable(name: "value", scope: !4426, file: !1299, line: 356, type: !9, align: 8)
!4426 = distinct !DILexicalBlock(scope: !4415, file: !1299, line: 356, column: 9)
!4427 = !DILocalVariable(name: "end", scope: !4428, file: !1299, line: 359, type: !9, align: 8)
!4428 = distinct !DILexicalBlock(scope: !4422, file: !1299, line: 359, column: 5)
!4429 = !DILocalVariable(name: "value", scope: !4430, file: !1299, line: 360, type: !9, align: 8)
!4430 = distinct !DILexicalBlock(scope: !4422, file: !1299, line: 360, column: 9)
!4431 = !DILocalVariable(name: "value", scope: !4432, file: !1299, line: 361, type: !9, align: 8)
!4432 = distinct !DILexicalBlock(scope: !4422, file: !1299, line: 361, column: 9)
!4433 = !DILocation(line: 353, column: 44, scope: !4415)
!4434 = !DILocation(line: 353, column: 62, scope: !4415)
!4435 = !DILocation(line: 354, column: 9, scope: !4422)
!4436 = !DILocation(line: 359, column: 9, scope: !4428)
!4437 = !DILocation(line: 354, column: 23, scope: !4415)
!4438 = !DILocation(line: 354, column: 17, scope: !4415)
!4439 = !DILocation(line: 356, column: 26, scope: !4415)
!4440 = !DILocation(line: 356, column: 26, scope: !4426)
!4441 = !DILocation(line: 356, column: 36, scope: !4426)
!4442 = !DILocation(line: 356, column: 40, scope: !4415)
!4443 = !DILocation(line: 355, column: 26, scope: !4415)
!4444 = !DILocation(line: 355, column: 26, scope: !4424)
!4445 = !DILocation(line: 355, column: 36, scope: !4424)
!4446 = !DILocation(line: 357, column: 29, scope: !4415)
!4447 = !DILocation(line: 359, column: 21, scope: !4422)
!4448 = !DILocation(line: 359, column: 15, scope: !4422)
!4449 = !DILocation(line: 355, column: 44, scope: !4415)
!4450 = !DILocation(line: 361, column: 26, scope: !4422)
!4451 = !DILocation(line: 361, column: 26, scope: !4432)
!4452 = !DILocation(line: 361, column: 36, scope: !4432)
!4453 = !DILocation(line: 360, column: 26, scope: !4422)
!4454 = !DILocation(line: 360, column: 26, scope: !4430)
!4455 = !DILocation(line: 360, column: 36, scope: !4430)
!4456 = !DILocation(line: 360, column: 40, scope: !4422)
!4457 = !DILocation(line: 362, column: 29, scope: !4422)
!4458 = !DILocation(line: 365, column: 5, scope: !4428)
!4459 = !DILocation(line: 365, column: 12, scope: !4428)
!4460 = !DILocation(line: 366, column: 2, scope: !4415)
!4461 = !DILocation(line: 361, column: 44, scope: !4422)
!4462 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN67_$LT$x86_64..addr..VirtAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h952e3aaa2216715aE", scope: !4464, file: !4463, line: 55, type: !4465, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !4468)
!4463 = !DIFile(filename: "src/addr.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "81db4b9a873069a24d267154f8b6a887")
!4464 = !DINamespace(name: "{impl#0}", scope: !14)
!4465 = !DISubroutineType(types: !4466)
!4466 = !{!188, !4467, !206}
!4467 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::VirtAddrNotValid", baseType: !96, size: 64, align: 64, dwarfAddressSpace: 0)
!4468 = !{!4469, !4470}
!4469 = !DILocalVariable(name: "self", arg: 1, scope: !4462, file: !4463, line: 55, type: !4467)
!4470 = !DILocalVariable(name: "f", arg: 2, scope: !4462, file: !4463, line: 55, type: !206)
!4471 = !DILocation(line: 55, column: 12, scope: !4462)
!4472 = !DILocation(line: 55, column: 19, scope: !4462)
!4473 = !DILocation(line: 56, column: 9, scope: !4462)
!4474 = !DILocalVariable(name: "x", arg: 1, scope: !4475, file: !1539, line: 108, type: !28)
!4475 = distinct !DISubprogram(name: "new_lower_hex<u64>", linkageName: "_ZN4core3fmt2rt8Argument13new_lower_hex17h42f90696eaea25dbE", scope: !178, file: !1539, line: 108, type: !4476, scopeLine: 108, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1260, retainedNodes: !4478)
!4476 = !DISubroutineType(types: !4477)
!4477 = !{!178, !28}
!4478 = !{!4474}
!4479 = !DILocation(line: 108, column: 43, scope: !4475, inlinedAt: !4480)
!4480 = distinct !DILocation(line: 57, column: 21, scope: !4462)
!4481 = !DILocalVariable(name: "x", arg: 1, scope: !4482, file: !1539, line: 83, type: !28)
!4482 = distinct !DISubprogram(name: "new<u64>", linkageName: "_ZN4core3fmt2rt8Argument3new17h1759bb26442dbf76E", scope: !178, file: !1539, line: 83, type: !4483, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1260, retainedNodes: !4486)
!4483 = !DISubroutineType(types: !4484)
!4484 = !{!178, !28, !4485}
!4485 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "fn(&u64, &mut core::fmt::Formatter) -> core::result::Result<(), core::fmt::Error>", baseType: !1582, size: 64, align: 64, dwarfAddressSpace: 0)
!4486 = !{!4481, !4487}
!4487 = !DILocalVariable(name: "f", arg: 2, scope: !4482, file: !1539, line: 83, type: !4485)
!4488 = !DILocation(line: 83, column: 19, scope: !4482, inlinedAt: !4489)
!4489 = distinct !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !4480)
!4490 = !DILocation(line: 83, column: 29, scope: !4482, inlinedAt: !4489)
!4491 = !DILocation(line: 92, column: 18, scope: !4482, inlinedAt: !4489)
!4492 = !DILocation(line: 93, column: 6, scope: !4482, inlinedAt: !4489)
!4493 = !{i64 1}
!4494 = !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !4480)
!4495 = !DILocation(line: 57, column: 21, scope: !4462)
!4496 = !DILocalVariable(name: "position", arg: 1, scope: !4497, file: !1539, line: 22, type: !9)
!4497 = distinct !DISubprogram(name: "new", linkageName: "_ZN4core3fmt2rt11Placeholder3new17hf10bc7133cfec213E", scope: !136, file: !1539, line: 21, type: !4498, scopeLine: 21, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !4500)
!4498 = !DISubroutineType(types: !4499)
!4499 = !{!136, !9, !141, !143, !51, !151, !151}
!4500 = !{!4496, !4501, !4502, !4503, !4504, !4505}
!4501 = !DILocalVariable(name: "fill", arg: 2, scope: !4497, file: !1539, line: 23, type: !141)
!4502 = !DILocalVariable(name: "align", arg: 3, scope: !4497, file: !1539, line: 24, type: !143)
!4503 = !DILocalVariable(name: "flags", arg: 4, scope: !4497, file: !1539, line: 25, type: !51)
!4504 = !DILocalVariable(name: "precision", arg: 5, scope: !4497, file: !1539, line: 26, type: !151)
!4505 = !DILocalVariable(name: "width", arg: 6, scope: !4497, file: !1539, line: 27, type: !151)
!4506 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !4507)
!4507 = distinct !DILocation(line: 57, column: 21, scope: !4462)
!4508 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !4507)
!4509 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !4507)
!4510 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !4507)
!4511 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !4507)
!4512 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !4507)
!4513 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !4507)
!4514 = !DILocation(line: 59, column: 6, scope: !4462)
!4515 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_644addr8VirtAddr3new17h258d29005223b242E", scope: !13, file: !4463, line: 71, type: !4516, scopeLine: 71, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !4518)
!4516 = !DISubroutineType(types: !4517)
!4517 = !{!13, !18}
!4518 = !{!4519}
!4519 = !DILocalVariable(name: "addr", arg: 1, scope: !4515, file: !4463, line: 71, type: !18)
!4520 = !DILocation(line: 71, column: 16, scope: !4515)
!4521 = !DILocation(line: 72, column: 9, scope: !4515)
!4522 = !DILocation(line: 76, column: 6, scope: !4515)
!4523 = distinct !DISubprogram(name: "try_new", linkageName: "_ZN6x86_644addr8VirtAddr7try_new17h07d7272a93b722eaE", scope: !13, file: !4463, line: 85, type: !4524, scopeLine: 85, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !4526)
!4524 = !DISubroutineType(types: !4525)
!4525 = !{!3196, !18}
!4526 = !{!4527}
!4527 = !DILocalVariable(name: "addr", arg: 1, scope: !4523, file: !4463, line: 85, type: !18)
!4528 = !DILocation(line: 85, column: 20, scope: !4523)
!4529 = !DILocation(line: 86, column: 29, scope: !4523)
!4530 = !DILocation(line: 86, column: 15, scope: !4523)
!4531 = !DILocation(line: 86, column: 9, scope: !4523)
!4532 = !DILocation(line: 89, column: 22, scope: !4523)
!4533 = !DILocation(line: 89, column: 18, scope: !4523)
!4534 = !DILocation(line: 89, column: 44, scope: !4523)
!4535 = !DILocation(line: 87, column: 31, scope: !4523)
!4536 = !DILocation(line: 87, column: 28, scope: !4523)
!4537 = !DILocation(line: 87, column: 45, scope: !4523)
!4538 = !DILocation(line: 88, column: 21, scope: !4523)
!4539 = !DILocation(line: 88, column: 18, scope: !4523)
!4540 = !DILocation(line: 88, column: 49, scope: !4523)
!4541 = !DILocation(line: 91, column: 6, scope: !4523)
!4542 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_644addr8VirtAddr12new_truncate17h07e17b0de6e6f194E", scope: !13, file: !4463, line: 99, type: !4516, scopeLine: 99, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !4543)
!4543 = !{!4544}
!4544 = !DILocalVariable(name: "addr", arg: 1, scope: !4542, file: !4463, line: 99, type: !18)
!4545 = !DILocation(line: 99, column: 31, scope: !4542)
!4546 = !DILocation(line: 102, column: 19, scope: !4542)
!4547 = !DILocation(line: 102, column: 18, scope: !4542)
!4548 = !DILocation(line: 102, column: 9, scope: !4542)
!4549 = !DILocation(line: 103, column: 6, scope: !4542)
!4550 = distinct !DISubprogram(name: "new_unsafe", linkageName: "_ZN6x86_644addr8VirtAddr10new_unsafe17hdcae78cf87e500e0E", scope: !13, file: !4463, line: 111, type: !4516, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !4551)
!4551 = !{!4552}
!4552 = !DILocalVariable(name: "addr", arg: 1, scope: !4550, file: !4463, line: 111, type: !18)
!4553 = !DILocation(line: 111, column: 36, scope: !4550)
!4554 = !DILocation(line: 112, column: 9, scope: !4550)
!4555 = !DILocation(line: 113, column: 6, scope: !4550)
!4556 = distinct !DISubprogram(name: "as_u64", linkageName: "_ZN6x86_644addr8VirtAddr6as_u6417hd59810f57450c621E", scope: !13, file: !4463, line: 123, type: !4557, scopeLine: 123, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !4559)
!4557 = !DISubroutineType(types: !4558)
!4558 = !{!18, !13}
!4559 = !{!4560}
!4560 = !DILocalVariable(name: "self", arg: 1, scope: !4556, file: !4463, line: 123, type: !13)
!4561 = !DILocation(line: 123, column: 25, scope: !4556)
!4562 = !DILocation(line: 125, column: 6, scope: !4556)
!4563 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN6x86_644addr8VirtAddr6as_ptr17h2be2a25d11ebe31aE", scope: !13, file: !4463, line: 141, type: !4564, scopeLine: 141, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3782, retainedNodes: !4567)
!4564 = !DISubroutineType(types: !4565)
!4565 = !{!4566, !13}
!4566 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::structures::paging::page_table::PageTable", baseType: !587, size: 64, align: 64, dwarfAddressSpace: 0)
!4567 = !{!4568}
!4568 = !DILocalVariable(name: "self", arg: 1, scope: !4563, file: !4463, line: 141, type: !13)
!4569 = !DILocation(line: 141, column: 28, scope: !4563)
!4570 = !DILocation(line: 142, column: 9, scope: !4563)
!4571 = !DILocation(line: 143, column: 6, scope: !4563)
!4572 = distinct !DISubprogram(name: "as_mut_ptr<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN6x86_644addr8VirtAddr10as_mut_ptr17h83dfd1c1f8fb528aE", scope: !13, file: !4463, line: 148, type: !4573, scopeLine: 148, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3782, retainedNodes: !4576)
!4573 = !DISubroutineType(types: !4574)
!4574 = !{!4575, !13}
!4575 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::page_table::PageTable", baseType: !587, size: 64, align: 64, dwarfAddressSpace: 0)
!4576 = !{!4577}
!4577 = !DILocalVariable(name: "self", arg: 1, scope: !4572, file: !4463, line: 148, type: !13)
!4578 = !DILocation(line: 148, column: 32, scope: !4572)
!4579 = !DILocation(line: 149, column: 9, scope: !4572)
!4580 = !DILocation(line: 150, column: 6, scope: !4572)
!4581 = distinct !DISubprogram(name: "align_down<u64>", linkageName: "_ZN6x86_644addr8VirtAddr10align_down17hfcbe1b2c18c4d490E", scope: !13, file: !4463, line: 178, type: !4582, scopeLine: 178, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !4587, retainedNodes: !4584)
!4582 = !DISubroutineType(types: !4583)
!4583 = !{!13, !13, !18}
!4584 = !{!4585, !4586}
!4585 = !DILocalVariable(name: "self", arg: 1, scope: !4581, file: !4463, line: 178, type: !13)
!4586 = !DILocalVariable(name: "align", arg: 2, scope: !4581, file: !4463, line: 178, type: !18)
!4587 = !{!2534}
!4588 = !DILocation(line: 178, column: 26, scope: !4581)
!4589 = !DILocation(line: 178, column: 32, scope: !4581)
!4590 = !DILocation(line: 182, column: 51, scope: !4581)
!4591 = !DILocation(line: 182, column: 32, scope: !4581)
!4592 = !DILocation(line: 182, column: 9, scope: !4581)
!4593 = !DILocation(line: 183, column: 6, scope: !4581)
!4594 = distinct !DISubprogram(name: "page_offset", linkageName: "_ZN6x86_644addr8VirtAddr11page_offset17h6468a3f0e4ddf21aE", scope: !13, file: !4463, line: 196, type: !4595, scopeLine: 196, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !4600)
!4595 = !DISubroutineType(types: !4596)
!4596 = !{!4597, !13}
!4597 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageOffset", scope: !84, file: !2, size: 16, align: 16, elements: !4598, templateParams: !19, identifier: "20124f5724ba0afa6b78516543cb7772")
!4598 = !{!4599}
!4599 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4597, file: !2, baseType: !43, size: 16, align: 16)
!4600 = !{!4601}
!4601 = !DILocalVariable(name: "self", arg: 1, scope: !4594, file: !4463, line: 196, type: !13)
!4602 = !DILocation(line: 196, column: 30, scope: !4594)
!4603 = !DILocation(line: 197, column: 34, scope: !4594)
!4604 = !DILocation(line: 197, column: 9, scope: !4594)
!4605 = !DILocation(line: 198, column: 6, scope: !4594)
!4606 = distinct !DISubprogram(name: "p1_index", linkageName: "_ZN6x86_644addr8VirtAddr8p1_index17h4da83fd312115359E", scope: !13, file: !4463, line: 202, type: !4607, scopeLine: 202, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !4609)
!4607 = !DISubroutineType(types: !4608)
!4608 = !{!632, !13}
!4609 = !{!4610}
!4610 = !DILocalVariable(name: "self", arg: 1, scope: !4606, file: !4463, line: 202, type: !13)
!4611 = !DILocation(line: 202, column: 27, scope: !4606)
!4612 = !DILocation(line: 203, column: 38, scope: !4606)
!4613 = !DILocation(line: 203, column: 9, scope: !4606)
!4614 = !DILocation(line: 204, column: 6, scope: !4606)
!4615 = distinct !DISubprogram(name: "p2_index", linkageName: "_ZN6x86_644addr8VirtAddr8p2_index17hd489bd151df2395eE", scope: !13, file: !4463, line: 208, type: !4607, scopeLine: 208, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !4616)
!4616 = !{!4617}
!4617 = !DILocalVariable(name: "self", arg: 1, scope: !4615, file: !4463, line: 208, type: !13)
!4618 = !DILocation(line: 208, column: 27, scope: !4615)
!4619 = !DILocation(line: 209, column: 39, scope: !4615)
!4620 = !DILocation(line: 209, column: 38, scope: !4615)
!4621 = !DILocation(line: 209, column: 9, scope: !4615)
!4622 = !DILocation(line: 210, column: 6, scope: !4615)
!4623 = distinct !DISubprogram(name: "p3_index", linkageName: "_ZN6x86_644addr8VirtAddr8p3_index17hd5a1185bec630e2dE", scope: !13, file: !4463, line: 214, type: !4607, scopeLine: 214, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !4624)
!4624 = !{!4625}
!4625 = !DILocalVariable(name: "self", arg: 1, scope: !4623, file: !4463, line: 214, type: !13)
!4626 = !DILocation(line: 214, column: 27, scope: !4623)
!4627 = !DILocation(line: 215, column: 39, scope: !4623)
!4628 = !DILocation(line: 215, column: 38, scope: !4623)
!4629 = !DILocation(line: 215, column: 9, scope: !4623)
!4630 = !DILocation(line: 216, column: 6, scope: !4623)
!4631 = distinct !DISubprogram(name: "p4_index", linkageName: "_ZN6x86_644addr8VirtAddr8p4_index17h75a3ef3fc98cbab0E", scope: !13, file: !4463, line: 220, type: !4607, scopeLine: 220, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !4632)
!4632 = !{!4633}
!4633 = !DILocalVariable(name: "self", arg: 1, scope: !4631, file: !4463, line: 220, type: !13)
!4634 = !DILocation(line: 220, column: 27, scope: !4631)
!4635 = !DILocation(line: 221, column: 39, scope: !4631)
!4636 = !DILocation(line: 221, column: 38, scope: !4631)
!4637 = !DILocation(line: 221, column: 9, scope: !4631)
!4638 = !DILocation(line: 222, column: 6, scope: !4631)
!4639 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hb536aac599383bf2E", scope: !4640, file: !4463, line: 232, type: !4641, scopeLine: 232, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !4643)
!4640 = !DINamespace(name: "{impl#2}", scope: !14)
!4641 = !DISubroutineType(types: !4642)
!4642 = !{!188, !12, !206}
!4643 = !{!4644, !4645}
!4644 = !DILocalVariable(name: "self", arg: 1, scope: !4639, file: !4463, line: 232, type: !12)
!4645 = !DILocalVariable(name: "f", arg: 2, scope: !4639, file: !4463, line: 232, type: !206)
!4646 = !DILocation(line: 232, column: 12, scope: !4639)
!4647 = !DILocation(line: 232, column: 19, scope: !4639)
!4648 = !DILocation(line: 233, column: 9, scope: !4639)
!4649 = !DILocation(line: 108, column: 43, scope: !4475, inlinedAt: !4650)
!4650 = distinct !DILocation(line: 234, column: 21, scope: !4639)
!4651 = !DILocation(line: 83, column: 19, scope: !4482, inlinedAt: !4652)
!4652 = distinct !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !4650)
!4653 = !DILocation(line: 83, column: 29, scope: !4482, inlinedAt: !4652)
!4654 = !DILocation(line: 92, column: 18, scope: !4482, inlinedAt: !4652)
!4655 = !DILocation(line: 93, column: 6, scope: !4482, inlinedAt: !4652)
!4656 = !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !4650)
!4657 = !DILocation(line: 234, column: 21, scope: !4639)
!4658 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !4659)
!4659 = distinct !DILocation(line: 234, column: 21, scope: !4639)
!4660 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !4659)
!4661 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !4659)
!4662 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !4659)
!4663 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !4659)
!4664 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !4659)
!4665 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !4659)
!4666 = !DILocation(line: 236, column: 6, scope: !4639)
!4667 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17he3c7a3101a782fc4E", scope: !4668, file: !4463, line: 248, type: !4641, scopeLine: 248, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !4669)
!4668 = !DINamespace(name: "{impl#4}", scope: !14)
!4669 = !{!4670, !4671}
!4670 = !DILocalVariable(name: "self", arg: 1, scope: !4667, file: !4463, line: 248, type: !12)
!4671 = !DILocalVariable(name: "f", arg: 2, scope: !4667, file: !4463, line: 248, type: !206)
!4672 = !DILocation(line: 248, column: 12, scope: !4667)
!4673 = !DILocation(line: 248, column: 19, scope: !4667)
!4674 = !DILocation(line: 249, column: 9, scope: !4667)
!4675 = !DILocation(line: 250, column: 6, scope: !4667)
!4676 = distinct !DISubprogram(name: "add", linkageName: "_ZN75_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..ops..arith..Add$LT$u64$GT$$GT$3add17h65727866ca344b82E", scope: !4677, file: !4463, line: 277, type: !4582, scopeLine: 277, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !4678)
!4677 = !DINamespace(name: "{impl#8}", scope: !14)
!4678 = !{!4679, !4680}
!4679 = !DILocalVariable(name: "self", arg: 1, scope: !4676, file: !4463, line: 277, type: !13)
!4680 = !DILocalVariable(name: "rhs", arg: 2, scope: !4676, file: !4463, line: 277, type: !18)
!4681 = !DILocation(line: 277, column: 12, scope: !4676)
!4682 = !DILocation(line: 277, column: 18, scope: !4676)
!4683 = !DILocation(line: 278, column: 23, scope: !4676)
!4684 = !DILocation(line: 278, column: 9, scope: !4676)
!4685 = !DILocation(line: 279, column: 6, scope: !4676)
!4686 = distinct !DISubprogram(name: "steps_between", linkageName: "_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$13steps_between17h4fda9f3583ec1c4cE", scope: !4687, file: !4463, line: 348, type: !4688, scopeLine: 348, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !4690)
!4687 = !DINamespace(name: "{impl#17}", scope: !14)
!4688 = !DISubroutineType(types: !4689)
!4689 = !{!213, !12, !12}
!4690 = !{!4691, !4692, !4693, !4695, !4697}
!4691 = !DILocalVariable(name: "start", arg: 1, scope: !4686, file: !4463, line: 348, type: !12)
!4692 = !DILocalVariable(name: "end", arg: 2, scope: !4686, file: !4463, line: 348, type: !12)
!4693 = !DILocalVariable(name: "steps", scope: !4694, file: !4463, line: 349, type: !18, align: 8)
!4694 = distinct !DILexicalBlock(scope: !4686, file: !4463, line: 349, column: 9)
!4695 = !DILocalVariable(name: "residual", scope: !4696, file: !4463, line: 349, type: !3971, align: 1)
!4696 = distinct !DILexicalBlock(scope: !4686, file: !4463, line: 349, column: 51)
!4697 = !DILocalVariable(name: "val", scope: !4698, file: !4463, line: 349, type: !18, align: 8)
!4698 = distinct !DILexicalBlock(scope: !4686, file: !4463, line: 349, column: 25)
!4699 = !DILocation(line: 349, column: 51, scope: !4696)
!4700 = !DILocation(line: 348, column: 22, scope: !4686)
!4701 = !DILocation(line: 348, column: 36, scope: !4686)
!4702 = !DILocation(line: 349, column: 13, scope: !4694)
!4703 = !DILocation(line: 349, column: 25, scope: !4686)
!4704 = !DILocation(line: 349, column: 43, scope: !4686)
!4705 = !DILocation(line: 349, column: 25, scope: !4698)
!4706 = !DILocation(line: 352, column: 12, scope: !4694)
!4707 = !DILocation(line: 349, column: 25, scope: !4696)
!4708 = !DILocation(line: 357, column: 6, scope: !4686)
!4709 = !DILocation(line: 352, column: 34, scope: !4694)
!4710 = !DILocation(line: 352, column: 33, scope: !4694)
!4711 = !DILocation(line: 356, column: 25, scope: !4694)
!4712 = !DILocation(line: 356, column: 9, scope: !4694)
!4713 = !DILocation(line: 353, column: 21, scope: !4694)
!4714 = !DILocation(line: 353, column: 13, scope: !4694)
!4715 = !DILocation(line: 352, column: 9, scope: !4694)
!4716 = distinct !DISubprogram(name: "forward_checked", linkageName: "_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$15forward_checked17h64c115dc7675a1b4E", scope: !4687, file: !4463, line: 359, type: !4717, scopeLine: 359, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !4719)
!4717 = !DISubroutineType(types: !4718)
!4718 = !{!3960, !13, !9}
!4719 = !{!4720, !4721, !4722, !4724, !4726, !4728, !4730, !4732}
!4720 = !DILocalVariable(name: "start", arg: 1, scope: !4716, file: !4463, line: 359, type: !13)
!4721 = !DILocalVariable(name: "count", arg: 2, scope: !4716, file: !4463, line: 359, type: !9)
!4722 = !DILocalVariable(name: "offset", scope: !4723, file: !4463, line: 360, type: !18, align: 8)
!4723 = distinct !DILexicalBlock(scope: !4716, file: !4463, line: 360, column: 9)
!4724 = !DILocalVariable(name: "residual", scope: !4725, file: !4463, line: 360, type: !3971, align: 1)
!4725 = distinct !DILexicalBlock(scope: !4716, file: !4463, line: 360, column: 47)
!4726 = !DILocalVariable(name: "val", scope: !4727, file: !4463, line: 360, type: !18, align: 8)
!4727 = distinct !DILexicalBlock(scope: !4716, file: !4463, line: 360, column: 22)
!4728 = !DILocalVariable(name: "addr", scope: !4729, file: !4463, line: 365, type: !18, align: 8)
!4729 = distinct !DILexicalBlock(scope: !4723, file: !4463, line: 365, column: 9)
!4730 = !DILocalVariable(name: "residual", scope: !4731, file: !4463, line: 365, type: !3971, align: 1)
!4731 = distinct !DILexicalBlock(scope: !4723, file: !4463, line: 365, column: 51)
!4732 = !DILocalVariable(name: "val", scope: !4733, file: !4463, line: 365, type: !18, align: 8)
!4733 = distinct !DILexicalBlock(scope: !4723, file: !4463, line: 365, column: 24)
!4734 = !DILocation(line: 360, column: 47, scope: !4725)
!4735 = !DILocation(line: 365, column: 51, scope: !4731)
!4736 = !DILocation(line: 359, column: 24, scope: !4716)
!4737 = !DILocation(line: 359, column: 37, scope: !4716)
!4738 = !DILocation(line: 365, column: 13, scope: !4729)
!4739 = !DILocation(line: 360, column: 22, scope: !4716)
!4740 = !DILocation(line: 360, column: 13, scope: !4723)
!4741 = !DILocation(line: 360, column: 22, scope: !4727)
!4742 = !DILocation(line: 361, column: 12, scope: !4723)
!4743 = !DILocation(line: 360, column: 22, scope: !4725)
!4744 = !DILocation(line: 380, column: 6, scope: !4716)
!4745 = !DILocation(line: 365, column: 24, scope: !4723)
!4746 = !DILocation(line: 362, column: 20, scope: !4723)
!4747 = !DILocation(line: 1, column: 1, scope: !4748)
!4748 = !DILexicalBlockFile(scope: !4723, file: !4749, discriminator: 0)
!4749 = !DIFile(filename: "src/lib.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "ee3c625120f76012f35becf8a6b25e32")
!4750 = !DILocation(line: 365, column: 24, scope: !4733)
!4751 = !DILocation(line: 367, column: 29, scope: !4729)
!4752 = !DILocation(line: 367, column: 15, scope: !4729)
!4753 = !DILocation(line: 367, column: 9, scope: !4729)
!4754 = !DILocation(line: 365, column: 24, scope: !4731)
!4755 = !DILocation(line: 379, column: 24, scope: !4729)
!4756 = !DILocation(line: 379, column: 14, scope: !4729)
!4757 = !DILocation(line: 379, column: 9, scope: !4729)
!4758 = !DILocation(line: 370, column: 31, scope: !4729)
!4759 = !DILocation(line: 370, column: 17, scope: !4729)
!4760 = !DILocation(line: 374, column: 24, scope: !4729)
!4761 = !DILocation(line: 1, column: 1, scope: !4762)
!4762 = !DILexicalBlockFile(scope: !4729, file: !4749, discriminator: 0)
!4763 = distinct !DISubprogram(name: "backward_checked", linkageName: "_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$16backward_checked17hdf2b36b126070ea1E", scope: !4687, file: !4463, line: 382, type: !4717, scopeLine: 382, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !4764)
!4764 = !{!4765, !4766, !4767, !4769, !4771, !4773, !4775, !4777}
!4765 = !DILocalVariable(name: "start", arg: 1, scope: !4763, file: !4463, line: 382, type: !13)
!4766 = !DILocalVariable(name: "count", arg: 2, scope: !4763, file: !4463, line: 382, type: !9)
!4767 = !DILocalVariable(name: "offset", scope: !4768, file: !4463, line: 383, type: !18, align: 8)
!4768 = distinct !DILexicalBlock(scope: !4763, file: !4463, line: 383, column: 9)
!4769 = !DILocalVariable(name: "residual", scope: !4770, file: !4463, line: 383, type: !3971, align: 1)
!4770 = distinct !DILexicalBlock(scope: !4763, file: !4463, line: 383, column: 47)
!4771 = !DILocalVariable(name: "val", scope: !4772, file: !4463, line: 383, type: !18, align: 8)
!4772 = distinct !DILexicalBlock(scope: !4763, file: !4463, line: 383, column: 22)
!4773 = !DILocalVariable(name: "addr", scope: !4774, file: !4463, line: 388, type: !18, align: 8)
!4774 = distinct !DILexicalBlock(scope: !4768, file: !4463, line: 388, column: 9)
!4775 = !DILocalVariable(name: "residual", scope: !4776, file: !4463, line: 388, type: !3971, align: 1)
!4776 = distinct !DILexicalBlock(scope: !4768, file: !4463, line: 388, column: 51)
!4777 = !DILocalVariable(name: "val", scope: !4778, file: !4463, line: 388, type: !18, align: 8)
!4778 = distinct !DILexicalBlock(scope: !4768, file: !4463, line: 388, column: 24)
!4779 = !DILocation(line: 383, column: 47, scope: !4770)
!4780 = !DILocation(line: 388, column: 51, scope: !4776)
!4781 = !DILocation(line: 382, column: 25, scope: !4763)
!4782 = !DILocation(line: 382, column: 38, scope: !4763)
!4783 = !DILocation(line: 388, column: 13, scope: !4774)
!4784 = !DILocation(line: 383, column: 22, scope: !4763)
!4785 = !DILocation(line: 383, column: 13, scope: !4768)
!4786 = !DILocation(line: 383, column: 22, scope: !4772)
!4787 = !DILocation(line: 384, column: 12, scope: !4768)
!4788 = !DILocation(line: 383, column: 22, scope: !4770)
!4789 = !DILocation(line: 403, column: 6, scope: !4763)
!4790 = !DILocation(line: 388, column: 24, scope: !4768)
!4791 = !DILocation(line: 385, column: 20, scope: !4768)
!4792 = !DILocation(line: 1, column: 1, scope: !4793)
!4793 = !DILexicalBlockFile(scope: !4768, file: !4749, discriminator: 0)
!4794 = !DILocation(line: 388, column: 24, scope: !4778)
!4795 = !DILocation(line: 390, column: 29, scope: !4774)
!4796 = !DILocation(line: 390, column: 15, scope: !4774)
!4797 = !DILocation(line: 390, column: 9, scope: !4774)
!4798 = !DILocation(line: 388, column: 24, scope: !4776)
!4799 = !DILocation(line: 402, column: 24, scope: !4774)
!4800 = !DILocation(line: 402, column: 14, scope: !4774)
!4801 = !DILocation(line: 402, column: 9, scope: !4774)
!4802 = !DILocation(line: 393, column: 31, scope: !4774)
!4803 = !DILocation(line: 393, column: 17, scope: !4774)
!4804 = !DILocation(line: 397, column: 24, scope: !4774)
!4805 = !DILocation(line: 1, column: 1, scope: !4806)
!4806 = !DILexicalBlockFile(scope: !4774, file: !4749, discriminator: 0)
!4807 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN67_$LT$x86_64..addr..PhysAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h56a0d7b27669c76cE", scope: !4808, file: !4463, line: 414, type: !4809, scopeLine: 414, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !4815)
!4808 = !DINamespace(name: "{impl#18}", scope: !14)
!4809 = !DISubroutineType(types: !4810)
!4810 = !{!188, !4811, !206}
!4811 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::PhysAddrNotValid", baseType: !4812, size: 64, align: 64, dwarfAddressSpace: 0)
!4812 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysAddrNotValid", scope: !14, file: !2, size: 64, align: 64, elements: !4813, templateParams: !19, identifier: "9a3191a604eb774d85cc1e6983e92527")
!4813 = !{!4814}
!4814 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4812, file: !2, baseType: !18, size: 64, align: 64)
!4815 = !{!4816, !4817}
!4816 = !DILocalVariable(name: "self", arg: 1, scope: !4807, file: !4463, line: 414, type: !4811)
!4817 = !DILocalVariable(name: "f", arg: 2, scope: !4807, file: !4463, line: 414, type: !206)
!4818 = !DILocation(line: 414, column: 12, scope: !4807)
!4819 = !DILocation(line: 414, column: 19, scope: !4807)
!4820 = !DILocation(line: 415, column: 9, scope: !4807)
!4821 = !DILocation(line: 108, column: 43, scope: !4475, inlinedAt: !4822)
!4822 = distinct !DILocation(line: 416, column: 21, scope: !4807)
!4823 = !DILocation(line: 83, column: 19, scope: !4482, inlinedAt: !4824)
!4824 = distinct !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !4822)
!4825 = !DILocation(line: 83, column: 29, scope: !4482, inlinedAt: !4824)
!4826 = !DILocation(line: 92, column: 18, scope: !4482, inlinedAt: !4824)
!4827 = !DILocation(line: 93, column: 6, scope: !4482, inlinedAt: !4824)
!4828 = !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !4822)
!4829 = !DILocation(line: 416, column: 21, scope: !4807)
!4830 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !4831)
!4831 = distinct !DILocation(line: 416, column: 21, scope: !4807)
!4832 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !4831)
!4833 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !4831)
!4834 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !4831)
!4835 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !4831)
!4836 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !4831)
!4837 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !4831)
!4838 = !DILocation(line: 418, column: 6, scope: !4807)
!4839 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_644addr8PhysAddr3new17h7951dd8f647be1a2E", scope: !351, file: !4463, line: 428, type: !4840, scopeLine: 428, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !4842)
!4840 = !DISubroutineType(types: !4841)
!4841 = !{!351, !18}
!4842 = !{!4843, !4844}
!4843 = !DILocalVariable(name: "addr", arg: 1, scope: !4839, file: !4463, line: 428, type: !18)
!4844 = !DILocalVariable(name: "p", scope: !4845, file: !4463, line: 431, type: !351, align: 8)
!4845 = distinct !DILexicalBlock(scope: !4839, file: !4463, line: 431, column: 13)
!4846 = !DILocation(line: 428, column: 22, scope: !4839)
!4847 = !DILocation(line: 430, column: 15, scope: !4839)
!4848 = !DILocation(line: 430, column: 9, scope: !4839)
!4849 = !DILocation(line: 431, column: 16, scope: !4839)
!4850 = !DILocation(line: 431, column: 16, scope: !4845)
!4851 = !DILocation(line: 434, column: 6, scope: !4839)
!4852 = !DILocation(line: 432, column: 23, scope: !4839)
!4853 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_644addr8PhysAddr12new_truncate17hee41234d1ea75a99E", scope: !351, file: !4463, line: 438, type: !4840, scopeLine: 438, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !4854)
!4854 = !{!4855}
!4855 = !DILocalVariable(name: "addr", arg: 1, scope: !4853, file: !4463, line: 438, type: !18)
!4856 = !DILocation(line: 438, column: 31, scope: !4853)
!4857 = !DILocation(line: 439, column: 18, scope: !4853)
!4858 = !DILocation(line: 439, column: 9, scope: !4853)
!4859 = !DILocation(line: 440, column: 6, scope: !4853)
!4860 = distinct !DISubprogram(name: "try_new", linkageName: "_ZN6x86_644addr8PhysAddr7try_new17ha8067a167b42b4a4E", scope: !351, file: !4463, line: 456, type: !4861, scopeLine: 456, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !4878)
!4861 = !DISubroutineType(types: !4862)
!4862 = !{!4863, !18}
!4863 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::addr::PhysAddr, x86_64::addr::PhysAddrNotValid>", scope: !189, file: !2, size: 128, align: 64, elements: !4864, templateParams: !19, identifier: "3d9a7eded92b9c7019784cfcad970412")
!4864 = !{!4865}
!4865 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4863, file: !2, size: 128, align: 64, elements: !4866, templateParams: !19, identifier: "c98a762eb357f7921bb5d71e4afbb15c", discriminator: !4877)
!4866 = !{!4867, !4873}
!4867 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !4865, file: !2, baseType: !4868, size: 128, align: 64, extraData: i64 0)
!4868 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !4863, file: !2, size: 128, align: 64, elements: !4869, templateParams: !4871, identifier: "4860100d9903c4ad73277fe7bcd6a83f")
!4869 = !{!4870}
!4870 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4868, file: !2, baseType: !351, size: 64, align: 64, offset: 64)
!4871 = !{!1098, !4872}
!4872 = !DITemplateTypeParameter(name: "E", type: !4812)
!4873 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !4865, file: !2, baseType: !4874, size: 128, align: 64, extraData: i64 1)
!4874 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !4863, file: !2, size: 128, align: 64, elements: !4875, templateParams: !4871, identifier: "f14ce92ae43dd0382aeacd7af6aac234")
!4875 = !{!4876}
!4876 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4874, file: !2, baseType: !4812, size: 64, align: 64, offset: 64)
!4877 = !DIDerivedType(tag: DW_TAG_member, scope: !4863, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!4878 = !{!4879, !4880}
!4879 = !DILocalVariable(name: "addr", arg: 1, scope: !4860, file: !4463, line: 456, type: !18)
!4880 = !DILocalVariable(name: "p", scope: !4881, file: !4463, line: 457, type: !351, align: 8)
!4881 = distinct !DILexicalBlock(scope: !4860, file: !4463, line: 457, column: 9)
!4882 = !DILocation(line: 456, column: 26, scope: !4860)
!4883 = !DILocation(line: 457, column: 17, scope: !4860)
!4884 = !DILocation(line: 457, column: 13, scope: !4881)
!4885 = !DILocation(line: 458, column: 12, scope: !4881)
!4886 = !DILocation(line: 461, column: 17, scope: !4881)
!4887 = !DILocation(line: 461, column: 13, scope: !4881)
!4888 = !DILocation(line: 458, column: 9, scope: !4881)
!4889 = !DILocation(line: 459, column: 13, scope: !4881)
!4890 = !DILocation(line: 463, column: 6, scope: !4860)
!4891 = distinct !DISubprogram(name: "as_u64", linkageName: "_ZN6x86_644addr8PhysAddr6as_u6417h09d596f30bb85b40E", scope: !351, file: !4463, line: 473, type: !4892, scopeLine: 473, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !4894)
!4892 = !DISubroutineType(types: !4893)
!4893 = !{!18, !351}
!4894 = !{!4895}
!4895 = !DILocalVariable(name: "self", arg: 1, scope: !4891, file: !4463, line: 473, type: !351)
!4896 = !DILocation(line: 473, column: 25, scope: !4891)
!4897 = !DILocation(line: 475, column: 6, scope: !4891)
!4898 = distinct !DISubprogram(name: "align_down<u64>", linkageName: "_ZN6x86_644addr8PhysAddr10align_down17hce3d8fa6f55e3f34E", scope: !351, file: !4463, line: 503, type: !4899, scopeLine: 503, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !4587, retainedNodes: !4901)
!4899 = !DISubroutineType(types: !4900)
!4900 = !{!351, !351, !18}
!4901 = !{!4902, !4903}
!4902 = !DILocalVariable(name: "self", arg: 1, scope: !4898, file: !4463, line: 503, type: !351)
!4903 = !DILocalVariable(name: "align", arg: 2, scope: !4898, file: !4463, line: 503, type: !18)
!4904 = !DILocation(line: 503, column: 26, scope: !4898)
!4905 = !DILocation(line: 503, column: 32, scope: !4898)
!4906 = !DILocation(line: 507, column: 37, scope: !4898)
!4907 = !DILocation(line: 507, column: 18, scope: !4898)
!4908 = !DILocation(line: 507, column: 9, scope: !4898)
!4909 = !DILocation(line: 508, column: 6, scope: !4898)
!4910 = distinct !DISubprogram(name: "is_aligned<u64>", linkageName: "_ZN6x86_644addr8PhysAddr10is_aligned17h1f8bdc59dff80046E", scope: !351, file: !4463, line: 512, type: !4911, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !4587, retainedNodes: !4913)
!4911 = !DISubroutineType(types: !4912)
!4912 = !{!306, !351, !18}
!4913 = !{!4914, !4915}
!4914 = !DILocalVariable(name: "self", arg: 1, scope: !4910, file: !4463, line: 512, type: !351)
!4915 = !DILocalVariable(name: "align", arg: 2, scope: !4910, file: !4463, line: 512, type: !18)
!4916 = !DILocation(line: 512, column: 26, scope: !4910)
!4917 = !DILocation(line: 512, column: 32, scope: !4910)
!4918 = !DILocation(line: 516, column: 9, scope: !4910)
!4919 = !DILocation(line: 517, column: 6, scope: !4910)
!4920 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hb383e3d2e62086e3E", scope: !4921, file: !4463, line: 521, type: !4922, scopeLine: 521, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !4924)
!4921 = !DINamespace(name: "{impl#20}", scope: !14)
!4922 = !DISubroutineType(types: !4923)
!4923 = !{!188, !643, !206}
!4924 = !{!4925, !4926}
!4925 = !DILocalVariable(name: "self", arg: 1, scope: !4920, file: !4463, line: 521, type: !643)
!4926 = !DILocalVariable(name: "f", arg: 2, scope: !4920, file: !4463, line: 521, type: !206)
!4927 = !DILocation(line: 521, column: 12, scope: !4920)
!4928 = !DILocation(line: 521, column: 19, scope: !4920)
!4929 = !DILocation(line: 522, column: 9, scope: !4920)
!4930 = !DILocation(line: 108, column: 43, scope: !4475, inlinedAt: !4931)
!4931 = distinct !DILocation(line: 523, column: 21, scope: !4920)
!4932 = !DILocation(line: 83, column: 19, scope: !4482, inlinedAt: !4933)
!4933 = distinct !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !4931)
!4934 = !DILocation(line: 83, column: 29, scope: !4482, inlinedAt: !4933)
!4935 = !DILocation(line: 92, column: 18, scope: !4482, inlinedAt: !4933)
!4936 = !DILocation(line: 93, column: 6, scope: !4482, inlinedAt: !4933)
!4937 = !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !4931)
!4938 = !DILocation(line: 523, column: 21, scope: !4920)
!4939 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !4940)
!4940 = distinct !DILocation(line: 523, column: 21, scope: !4920)
!4941 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !4940)
!4942 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !4940)
!4943 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !4940)
!4944 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !4940)
!4945 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !4940)
!4946 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !4940)
!4947 = !DILocation(line: 525, column: 6, scope: !4920)
!4948 = distinct !DISubprogram(name: "align_down", linkageName: "_ZN6x86_644addr10align_down17h3c0dc97447b3114aE", scope: !14, file: !4463, line: 641, type: !4949, scopeLine: 641, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !4951)
!4949 = !DISubroutineType(types: !4950)
!4950 = !{!18, !18, !18}
!4951 = !{!4952, !4953}
!4952 = !DILocalVariable(name: "addr", arg: 1, scope: !4948, file: !4463, line: 641, type: !18)
!4953 = !DILocalVariable(name: "align", arg: 2, scope: !4948, file: !4463, line: 641, type: !18)
!4954 = !DILocation(line: 641, column: 25, scope: !4948)
!4955 = !DILocation(line: 641, column: 36, scope: !4948)
!4956 = !DILocalVariable(name: "self", arg: 1, scope: !4957, file: !1796, line: 2169, type: !18)
!4957 = distinct !DISubprogram(name: "is_power_of_two", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$15is_power_of_two17hc1f5eb3bd29e9234E", scope: !1797, file: !1796, line: 2169, type: !4958, scopeLine: 2169, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !4960)
!4958 = !DISubroutineType(types: !4959)
!4959 = !{!306, !18}
!4960 = !{!4956}
!4961 = !DILocation(line: 2169, column: 38, scope: !4957, inlinedAt: !4962)
!4962 = distinct !DILocation(line: 642, column: 13, scope: !4948)
!4963 = !DILocalVariable(name: "self", arg: 1, scope: !4964, file: !1796, line: 106, type: !18)
!4964 = distinct !DISubprogram(name: "count_ones", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$10count_ones17h41e43cebd578b4a6E", scope: !1797, file: !1796, line: 106, type: !4965, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !4967)
!4965 = !DISubroutineType(types: !4966)
!4966 = !{!51, !18}
!4967 = !{!4963}
!4968 = !DILocation(line: 106, column: 33, scope: !4964, inlinedAt: !4969)
!4969 = distinct !DILocation(line: 2170, column: 13, scope: !4957, inlinedAt: !4962)
!4970 = !DILocation(line: 107, column: 13, scope: !4964, inlinedAt: !4969)
!4971 = !DILocation(line: 2170, column: 13, scope: !4957, inlinedAt: !4962)
!4972 = !DILocation(line: 642, column: 5, scope: !4948)
!4973 = !DILocation(line: 643, column: 13, scope: !4948)
!4974 = !DILocation(line: 643, column: 12, scope: !4948)
!4975 = !DILocation(line: 643, column: 5, scope: !4948)
!4976 = !DILocation(line: 644, column: 2, scope: !4948)
!4977 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7set_reg17h95a496258d7b1a9fE", scope: !4979, file: !4978, line: 69, type: !4981, scopeLine: 69, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !4987)
!4978 = !DIFile(filename: "src/instructions/segmentation.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "a6e638d3b12180487ef08b57292518ec")
!4979 = !DINamespace(name: "{impl#0}", scope: !4980)
!4980 = !DINamespace(name: "segmentation", scope: !385)
!4981 = !DISubroutineType(types: !4982)
!4982 = !{null, !4983}
!4983 = !DICompositeType(tag: DW_TAG_structure_type, name: "SegmentSelector", scope: !4984, file: !2, size: 16, align: 16, elements: !4985, templateParams: !19, identifier: "6a2a080d81dc4e3e582e337daa5c4657")
!4984 = !DINamespace(name: "segmentation", scope: !779)
!4985 = !{!4986}
!4986 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4983, file: !2, baseType: !43, size: 16, align: 16)
!4987 = !{!4988}
!4988 = !DILocalVariable(name: "sel", arg: 1, scope: !4977, file: !4978, line: 69, type: !4983)
!4989 = !DILocation(line: 69, column: 23, scope: !4977)
!4990 = !DILocalVariable(name: "small", arg: 1, scope: !4991, file: !3741, line: 52, type: !43)
!4991 = distinct !DISubprogram(name: "from", linkageName: "_ZN4core7convert3num64_$LT$impl$u20$core..convert..From$LT$u16$GT$$u20$for$u20$u64$GT$4from17h8530e4876a7a1c47E", scope: !4992, file: !3741, line: 52, type: !4993, scopeLine: 52, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !4995)
!4992 = !DINamespace(name: "{impl#46}", scope: !3744)
!4993 = !DISubroutineType(types: !4994)
!4994 = !{!18, !43}
!4995 = !{!4990}
!4996 = !DILocation(line: 52, column: 21, scope: !4991, inlinedAt: !4997)
!4997 = distinct !DILocation(line: 77, column: 31, scope: !4977)
!4998 = !DILocation(line: 53, column: 17, scope: !4991, inlinedAt: !4997)
!4999 = !DILocation(line: 71, column: 13, scope: !4977)
!5000 = !{i32 0, i32 42481, i32 42511, i32 42552, i32 42582, i32 42607}
!5001 = !DILocation(line: 82, column: 6, scope: !4977)
!5002 = distinct !DISubprogram(name: "swap", linkageName: "_ZN6x86_6412instructions12segmentation53_$LT$impl$u20$x86_64..registers..segmentation..GS$GT$4swap17hc0e768e0acb42c43E", scope: !5003, file: !4978, line: 100, type: !5004, scopeLine: 100, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !19)
!5003 = !DICompositeType(tag: DW_TAG_structure_type, name: "GS", scope: !4984, file: !2, align: 8, elements: !19, identifier: "92c664c355533909702348ac703ac22c")
!5004 = !DISubroutineType(types: !5005)
!5005 = !{null}
!5006 = !DILocation(line: 102, column: 13, scope: !5002)
!5007 = !{i32 43256}
!5008 = !DILocation(line: 104, column: 6, scope: !5002)
!5009 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6412instructions3tlb4Pcid3new17h59fce3a625ff4c7eE", scope: !383, file: !5010, line: 55, type: !5011, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5028)
!5010 = !DIFile(filename: "src/instructions/tlb.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "6a948e7a9f32272752c6978f8eca934b")
!5011 = !DISubroutineType(types: !5012)
!5012 = !{!5013, !43}
!5013 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::instructions::tlb::Pcid, &str>", scope: !189, file: !2, size: 128, align: 64, elements: !5014, templateParams: !19, identifier: "6646850946859f2341e0ee9c3d271652")
!5014 = !{!5015}
!5015 = !DICompositeType(tag: DW_TAG_variant_part, scope: !5013, file: !2, size: 128, align: 64, elements: !5016, templateParams: !19, identifier: "3855e44e943eda80a364575187e74e74", discriminator: !5027)
!5016 = !{!5017, !5023}
!5017 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !5015, file: !2, baseType: !5018, size: 128, align: 64, extraData: i64 0)
!5018 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !5013, file: !2, size: 128, align: 64, elements: !5019, templateParams: !5021, identifier: "59caa0cb5ece9aee56bbe02f709ce951")
!5019 = !{!5020}
!5020 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5018, file: !2, baseType: !383, size: 16, align: 16, offset: 64)
!5021 = !{!1155, !5022}
!5022 = !DITemplateTypeParameter(name: "E", type: !115)
!5023 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !5015, file: !2, baseType: !5024, size: 128, align: 64)
!5024 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !5013, file: !2, size: 128, align: 64, elements: !5025, templateParams: !5021, identifier: "e6ab032b0d5a8c6014d2174086c4de98")
!5025 = !{!5026}
!5026 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5024, file: !2, baseType: !115, size: 128, align: 64)
!5027 = !DIDerivedType(tag: DW_TAG_member, scope: !5013, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!5028 = !{!5029}
!5029 = !DILocalVariable(name: "pcid", arg: 1, scope: !5009, file: !5010, line: 55, type: !43)
!5030 = !DILocation(line: 55, column: 22, scope: !5009)
!5031 = !DILocation(line: 56, column: 12, scope: !5009)
!5032 = !DILocation(line: 59, column: 16, scope: !5009)
!5033 = !DILocation(line: 59, column: 13, scope: !5009)
!5034 = !DILocation(line: 56, column: 9, scope: !5009)
!5035 = !DILocation(line: 57, column: 13, scope: !5009)
!5036 = !DILocation(line: 61, column: 6, scope: !5009)
!5037 = distinct !DISubprogram(name: "value", linkageName: "_ZN6x86_6412instructions3tlb4Pcid5value17h012a502a9d68481bE", scope: !383, file: !5010, line: 64, type: !5038, scopeLine: 64, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5040)
!5038 = !DISubroutineType(types: !5039)
!5039 = !{!43, !382}
!5040 = !{!5041}
!5041 = !DILocalVariable(name: "self", arg: 1, scope: !5037, file: !5010, line: 64, type: !382)
!5042 = !DILocation(line: 64, column: 24, scope: !5037)
!5043 = !DILocation(line: 65, column: 9, scope: !5037)
!5044 = !DILocation(line: 66, column: 6, scope: !5037)
!5045 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_649registers5debug26DebugAddressRegisterNumber3new17had6bb94a051ac4daE", scope: !795, file: !5046, line: 83, type: !5047, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5062)
!5046 = !DIFile(filename: "src/registers/debug.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "2237ab0b683392507010f44ce1c4d72b")
!5047 = !DISubroutineType(types: !5048)
!5048 = !{!5049, !119}
!5049 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::registers::debug::DebugAddressRegisterNumber>", scope: !124, file: !2, size: 8, align: 8, elements: !5050, templateParams: !19, identifier: "5c271ac848793065d5e3c78a04587b7a")
!5050 = !{!5051}
!5051 = !DICompositeType(tag: DW_TAG_variant_part, scope: !5049, file: !2, size: 8, align: 8, elements: !5052, templateParams: !19, identifier: "d1c7cce0b94035e6bbfd051f68ba567b", discriminator: !5061)
!5052 = !{!5053, !5057}
!5053 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !5051, file: !2, baseType: !5054, size: 8, align: 8, extraData: i64 4)
!5054 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !5049, file: !2, size: 8, align: 8, elements: !19, templateParams: !5055, identifier: "d179578032e99d3350dd56efc84e0a05")
!5055 = !{!5056}
!5056 = !DITemplateTypeParameter(name: "T", type: !795)
!5057 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !5051, file: !2, baseType: !5058, size: 8, align: 8)
!5058 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !5049, file: !2, size: 8, align: 8, elements: !5059, templateParams: !5055, identifier: "e5af80f8f1eb654f30eedb7fe24fbb6")
!5059 = !{!5060}
!5060 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5058, file: !2, baseType: !795, size: 8, align: 8)
!5061 = !DIDerivedType(tag: DW_TAG_member, scope: !5049, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!5062 = !{!5063}
!5063 = !DILocalVariable(name: "n", arg: 1, scope: !5045, file: !5046, line: 83, type: !119)
!5064 = !DILocation(line: 83, column: 22, scope: !5045)
!5065 = !DILocation(line: 84, column: 9, scope: !5045)
!5066 = !DILocation(line: 89, column: 18, scope: !5045)
!5067 = !DILocation(line: 85, column: 23, scope: !5045)
!5068 = !DILocation(line: 85, column: 18, scope: !5045)
!5069 = !DILocation(line: 85, column: 32, scope: !5045)
!5070 = !DILocation(line: 86, column: 23, scope: !5045)
!5071 = !DILocation(line: 86, column: 18, scope: !5045)
!5072 = !DILocation(line: 86, column: 32, scope: !5045)
!5073 = !DILocation(line: 87, column: 23, scope: !5045)
!5074 = !DILocation(line: 87, column: 18, scope: !5045)
!5075 = !DILocation(line: 87, column: 32, scope: !5045)
!5076 = !DILocation(line: 88, column: 23, scope: !5045)
!5077 = !DILocation(line: 88, column: 18, scope: !5045)
!5078 = !DILocation(line: 88, column: 32, scope: !5045)
!5079 = !DILocation(line: 91, column: 6, scope: !5045)
!5080 = distinct !DISubprogram(name: "get", linkageName: "_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17hc6b1e17a8b4221ecE", scope: !795, file: !5046, line: 94, type: !5081, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5083)
!5081 = !DISubroutineType(types: !5082)
!5082 = !{!119, !795}
!5083 = !{!5084}
!5084 = !DILocalVariable(name: "self", arg: 1, scope: !5080, file: !5046, line: 94, type: !795)
!5085 = !DILocation(line: 94, column: 22, scope: !5080)
!5086 = !DILocation(line: 95, column: 15, scope: !5080)
!5087 = !DILocation(line: 95, column: 9, scope: !5080)
!5088 = !DILocation(line: 96, column: 26, scope: !5080)
!5089 = !DILocation(line: 97, column: 26, scope: !5080)
!5090 = !DILocation(line: 98, column: 26, scope: !5080)
!5091 = !DILocation(line: 99, column: 26, scope: !5080)
!5092 = !DILocation(line: 101, column: 6, scope: !5080)
!5093 = distinct !DISubprogram(name: "trap", linkageName: "_ZN6x86_649registers5debug8Dr6Flags4trap17h8872e9b85dfefe9eE", scope: !5094, file: !5046, line: 153, type: !5097, scopeLine: 153, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5099)
!5094 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr6Flags", scope: !778, file: !2, size: 64, align: 64, elements: !5095, templateParams: !19, identifier: "3597ad84b2bd95d2bf725ba9e3db6812")
!5095 = !{!5096}
!5096 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !5094, file: !2, baseType: !18, size: 64, align: 64)
!5097 = !DISubroutineType(types: !5098)
!5098 = !{!5094, !795}
!5099 = !{!5100}
!5100 = !DILocalVariable(name: "n", arg: 1, scope: !5093, file: !5046, line: 153, type: !795)
!5101 = !DILocation(line: 153, column: 17, scope: !5093)
!5102 = !DILocation(line: 154, column: 15, scope: !5093)
!5103 = !DILocation(line: 154, column: 9, scope: !5093)
!5104 = !DILocation(line: 155, column: 48, scope: !5093)
!5105 = !DILocation(line: 156, column: 48, scope: !5093)
!5106 = !DILocation(line: 157, column: 48, scope: !5093)
!5107 = !DILocation(line: 158, column: 48, scope: !5093)
!5108 = !DILocation(line: 160, column: 6, scope: !5093)
!5109 = distinct !DISubprogram(name: "local_breakpoint_enable", linkageName: "_ZN6x86_649registers5debug8Dr7Flags23local_breakpoint_enable17h837cdc6e79dad690E", scope: !5110, file: !5046, line: 215, type: !5113, scopeLine: 215, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5115)
!5110 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr7Flags", scope: !778, file: !2, size: 64, align: 64, elements: !5111, templateParams: !19, identifier: "47721fb197862b54335dcc2df9c56a2")
!5111 = !{!5112}
!5112 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !5110, file: !2, baseType: !18, size: 64, align: 64)
!5113 = !DISubroutineType(types: !5114)
!5114 = !{!5110, !795}
!5115 = !{!5116}
!5116 = !DILocalVariable(name: "n", arg: 1, scope: !5109, file: !5046, line: 215, type: !795)
!5117 = !DILocation(line: 215, column: 36, scope: !5109)
!5118 = !DILocation(line: 216, column: 15, scope: !5109)
!5119 = !DILocation(line: 216, column: 9, scope: !5109)
!5120 = !DILocation(line: 217, column: 48, scope: !5109)
!5121 = !DILocation(line: 218, column: 48, scope: !5109)
!5122 = !DILocation(line: 219, column: 48, scope: !5109)
!5123 = !DILocation(line: 220, column: 48, scope: !5109)
!5124 = !DILocation(line: 222, column: 6, scope: !5109)
!5125 = distinct !DISubprogram(name: "global_breakpoint_enable", linkageName: "_ZN6x86_649registers5debug8Dr7Flags24global_breakpoint_enable17hcfb1c555928073bfE", scope: !5110, file: !5046, line: 225, type: !5113, scopeLine: 225, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5126)
!5126 = !{!5127}
!5127 = !DILocalVariable(name: "n", arg: 1, scope: !5125, file: !5046, line: 225, type: !795)
!5128 = !DILocation(line: 225, column: 37, scope: !5125)
!5129 = !DILocation(line: 226, column: 15, scope: !5125)
!5130 = !DILocation(line: 226, column: 9, scope: !5125)
!5131 = !DILocation(line: 227, column: 48, scope: !5125)
!5132 = !DILocation(line: 228, column: 48, scope: !5125)
!5133 = !DILocation(line: 229, column: 48, scope: !5125)
!5134 = !DILocation(line: 230, column: 48, scope: !5125)
!5135 = !DILocation(line: 232, column: 6, scope: !5125)
!5136 = distinct !DISubprogram(name: "from_bits", linkageName: "_ZN6x86_649registers5debug19BreakpointCondition9from_bits17hd88227cce82eb14fE", scope: !785, file: !5046, line: 254, type: !5137, scopeLine: 254, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5139)
!5137 = !DISubroutineType(types: !5138)
!5138 = !{!3117, !18}
!5139 = !{!5140}
!5140 = !DILocalVariable(name: "bits", arg: 1, scope: !5136, file: !5046, line: 254, type: !18)
!5141 = !DILocation(line: 254, column: 28, scope: !5136)
!5142 = !DILocation(line: 255, column: 9, scope: !5136)
!5143 = !DILocation(line: 260, column: 18, scope: !5136)
!5144 = !DILocation(line: 256, column: 26, scope: !5136)
!5145 = !DILocation(line: 256, column: 21, scope: !5136)
!5146 = !DILocation(line: 256, column: 52, scope: !5136)
!5147 = !DILocation(line: 257, column: 26, scope: !5136)
!5148 = !DILocation(line: 257, column: 21, scope: !5136)
!5149 = !DILocation(line: 257, column: 42, scope: !5136)
!5150 = !DILocation(line: 258, column: 26, scope: !5136)
!5151 = !DILocation(line: 258, column: 21, scope: !5136)
!5152 = !DILocation(line: 258, column: 45, scope: !5136)
!5153 = !DILocation(line: 259, column: 26, scope: !5136)
!5154 = !DILocation(line: 259, column: 21, scope: !5136)
!5155 = !DILocation(line: 259, column: 47, scope: !5136)
!5156 = !DILocation(line: 262, column: 6, scope: !5136)
!5157 = distinct !DISubprogram(name: "bit_range", linkageName: "_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h8e678041a6d95afbE", scope: !785, file: !5046, line: 264, type: !5158, scopeLine: 264, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5160)
!5158 = !DISubroutineType(types: !5159)
!5159 = !{!1304, !795}
!5160 = !{!5161, !5162}
!5161 = !DILocalVariable(name: "n", arg: 1, scope: !5157, file: !5046, line: 264, type: !795)
!5162 = !DILocalVariable(name: "lsb", scope: !5163, file: !5046, line: 265, type: !9, align: 8)
!5163 = distinct !DILexicalBlock(scope: !5157, file: !5046, line: 265, column: 9)
!5164 = !DILocation(line: 264, column: 24, scope: !5157)
!5165 = !DILocation(line: 265, column: 29, scope: !5157)
!5166 = !DILocation(line: 265, column: 25, scope: !5157)
!5167 = !DILocation(line: 265, column: 19, scope: !5157)
!5168 = !DILocation(line: 265, column: 13, scope: !5163)
!5169 = !DILocation(line: 266, column: 14, scope: !5163)
!5170 = !DILocation(line: 266, column: 9, scope: !5163)
!5171 = !DILocation(line: 267, column: 6, scope: !5157)
!5172 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_649registers5debug14BreakpointSize3new17h8385107efa92f8fdE", scope: !777, file: !5046, line: 289, type: !5173, scopeLine: 289, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5175)
!5173 = !DISubroutineType(types: !5174)
!5174 = !{!3086, !9}
!5175 = !{!5176}
!5176 = !DILocalVariable(name: "size", arg: 1, scope: !5172, file: !5046, line: 289, type: !9)
!5177 = !DILocation(line: 289, column: 22, scope: !5172)
!5178 = !DILocation(line: 290, column: 9, scope: !5172)
!5179 = !DILocation(line: 295, column: 18, scope: !5172)
!5180 = !DILocation(line: 291, column: 23, scope: !5172)
!5181 = !DILocation(line: 291, column: 18, scope: !5172)
!5182 = !DILocation(line: 291, column: 37, scope: !5172)
!5183 = !DILocation(line: 292, column: 23, scope: !5172)
!5184 = !DILocation(line: 292, column: 18, scope: !5172)
!5185 = !DILocation(line: 292, column: 37, scope: !5172)
!5186 = !DILocation(line: 293, column: 23, scope: !5172)
!5187 = !DILocation(line: 293, column: 18, scope: !5172)
!5188 = !DILocation(line: 293, column: 37, scope: !5172)
!5189 = !DILocation(line: 294, column: 23, scope: !5172)
!5190 = !DILocation(line: 294, column: 18, scope: !5172)
!5191 = !DILocation(line: 294, column: 37, scope: !5172)
!5192 = !DILocation(line: 297, column: 6, scope: !5172)
!5193 = distinct !DISubprogram(name: "from_bits", linkageName: "_ZN6x86_649registers5debug14BreakpointSize9from_bits17h320164266d62840dE", scope: !777, file: !5046, line: 300, type: !5194, scopeLine: 300, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5196)
!5194 = !DISubroutineType(types: !5195)
!5195 = !{!3086, !18}
!5196 = !{!5197}
!5197 = !DILocalVariable(name: "bits", arg: 1, scope: !5193, file: !5046, line: 300, type: !18)
!5198 = !DILocation(line: 300, column: 28, scope: !5193)
!5199 = !DILocation(line: 301, column: 9, scope: !5193)
!5200 = !DILocation(line: 306, column: 18, scope: !5193)
!5201 = !DILocation(line: 302, column: 26, scope: !5193)
!5202 = !DILocation(line: 302, column: 21, scope: !5193)
!5203 = !DILocation(line: 302, column: 40, scope: !5193)
!5204 = !DILocation(line: 303, column: 26, scope: !5193)
!5205 = !DILocation(line: 303, column: 21, scope: !5193)
!5206 = !DILocation(line: 303, column: 40, scope: !5193)
!5207 = !DILocation(line: 304, column: 26, scope: !5193)
!5208 = !DILocation(line: 304, column: 21, scope: !5193)
!5209 = !DILocation(line: 304, column: 40, scope: !5193)
!5210 = !DILocation(line: 305, column: 26, scope: !5193)
!5211 = !DILocation(line: 305, column: 21, scope: !5193)
!5212 = !DILocation(line: 305, column: 40, scope: !5193)
!5213 = !DILocation(line: 308, column: 6, scope: !5193)
!5214 = distinct !DISubprogram(name: "bit_range", linkageName: "_ZN6x86_649registers5debug14BreakpointSize9bit_range17h00aa6cd86266a79cE", scope: !777, file: !5046, line: 310, type: !5158, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5215)
!5215 = !{!5216, !5217}
!5216 = !DILocalVariable(name: "n", arg: 1, scope: !5214, file: !5046, line: 310, type: !795)
!5217 = !DILocalVariable(name: "lsb", scope: !5218, file: !5046, line: 311, type: !9, align: 8)
!5218 = distinct !DILexicalBlock(scope: !5214, file: !5046, line: 311, column: 9)
!5219 = !DILocation(line: 310, column: 24, scope: !5214)
!5220 = !DILocation(line: 311, column: 29, scope: !5214)
!5221 = !DILocation(line: 311, column: 25, scope: !5214)
!5222 = !DILocation(line: 311, column: 19, scope: !5214)
!5223 = !DILocation(line: 311, column: 13, scope: !5218)
!5224 = !DILocation(line: 312, column: 14, scope: !5218)
!5225 = !DILocation(line: 312, column: 9, scope: !5218)
!5226 = !DILocation(line: 313, column: 6, scope: !5214)
!5227 = distinct !DISubprogram(name: "from", linkageName: "_ZN116_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..convert..From$LT$x86_64..registers..debug..Dr7Flags$GT$$GT$4from17h61cada18606fcf9eE", scope: !5228, file: !5046, line: 326, type: !5229, scopeLine: 326, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5234)
!5228 = !DINamespace(name: "{impl#5}", scope: !778)
!5229 = !DISubroutineType(types: !5230)
!5230 = !{!5231, !5110}
!5231 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr7Value", scope: !778, file: !2, size: 64, align: 64, elements: !5232, templateParams: !19, identifier: "ddc5ad7fdb8c29a52d0adfe25a53a595")
!5232 = !{!5233}
!5233 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !5231, file: !2, baseType: !18, size: 64, align: 64)
!5234 = !{!5235}
!5235 = !DILocalVariable(name: "dr7_flags", arg: 1, scope: !5227, file: !5046, line: 326, type: !5110)
!5236 = !DILocation(line: 326, column: 13, scope: !5227)
!5237 = !DILocation(line: 327, column: 34, scope: !5227)
!5238 = !DILocation(line: 327, column: 9, scope: !5227)
!5239 = !DILocation(line: 328, column: 6, scope: !5227)
!5240 = distinct !DISubprogram(name: "valid_bits", linkageName: "_ZN6x86_649registers5debug8Dr7Value10valid_bits17h759be66b08fbea40E", scope: !5231, file: !5046, line: 332, type: !5241, scopeLine: 332, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5243)
!5241 = !DISubroutineType(types: !5242)
!5242 = !{!18}
!5243 = !{!5244, !5246}
!5244 = !DILocalVariable(name: "field_valid_bits", scope: !5245, file: !5046, line: 333, type: !18, align: 8)
!5245 = distinct !DILexicalBlock(scope: !5240, file: !5046, line: 333, column: 9)
!5246 = !DILocalVariable(name: "flag_valid_bits", scope: !5247, file: !5046, line: 334, type: !18, align: 8)
!5247 = distinct !DILexicalBlock(scope: !5245, file: !5046, line: 334, column: 9)
!5248 = !DILocation(line: 333, column: 32, scope: !5240)
!5249 = !DILocation(line: 333, column: 13, scope: !5245)
!5250 = !DILocation(line: 334, column: 31, scope: !5245)
!5251 = !DILocation(line: 334, column: 13, scope: !5247)
!5252 = !DILocation(line: 335, column: 9, scope: !5247)
!5253 = !DILocation(line: 336, column: 6, scope: !5240)
!5254 = distinct !DISubprogram(name: "from_bits_truncate", linkageName: "_ZN6x86_649registers5debug8Dr7Value18from_bits_truncate17h880fc8b2002f10f8E", scope: !5231, file: !5046, line: 350, type: !5255, scopeLine: 350, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5257)
!5255 = !DISubroutineType(types: !5256)
!5256 = !{!5231, !18}
!5257 = !{!5258}
!5258 = !DILocalVariable(name: "bits", arg: 1, scope: !5254, file: !5046, line: 350, type: !18)
!5259 = !DILocation(line: 350, column: 37, scope: !5254)
!5260 = !DILocation(line: 352, column: 26, scope: !5254)
!5261 = !DILocation(line: 352, column: 19, scope: !5254)
!5262 = !DILocation(line: 351, column: 9, scope: !5254)
!5263 = !DILocation(line: 354, column: 6, scope: !5254)
!5264 = distinct !DISubprogram(name: "condition", linkageName: "_ZN6x86_649registers5debug8Dr7Value9condition17hbe8a44edb4c0d7deE", scope: !5231, file: !5046, line: 407, type: !5265, scopeLine: 407, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5268)
!5265 = !DISubroutineType(types: !5266)
!5266 = !{!785, !5267, !795}
!5267 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr7Value", baseType: !5231, size: 64, align: 64, dwarfAddressSpace: 0)
!5268 = !{!5269, !5270, !5271}
!5269 = !DILocalVariable(name: "self", arg: 1, scope: !5264, file: !5046, line: 407, type: !5267)
!5270 = !DILocalVariable(name: "n", arg: 2, scope: !5264, file: !5046, line: 407, type: !795)
!5271 = !DILocalVariable(name: "condition", scope: !5272, file: !5046, line: 408, type: !18, align: 8)
!5272 = distinct !DILexicalBlock(scope: !5264, file: !5046, line: 408, column: 9)
!5273 = !DILocation(line: 407, column: 22, scope: !5264)
!5274 = !DILocation(line: 407, column: 29, scope: !5264)
!5275 = !DILocation(line: 408, column: 44, scope: !5264)
!5276 = !DILocation(line: 408, column: 25, scope: !5264)
!5277 = !DILocation(line: 408, column: 13, scope: !5272)
!5278 = !DILocation(line: 409, column: 9, scope: !5272)
!5279 = !DILocation(line: 410, column: 6, scope: !5264)
!5280 = distinct !DISubprogram(name: "set_condition", linkageName: "_ZN6x86_649registers5debug8Dr7Value13set_condition17hfc31cce57b4c6d02E", scope: !5231, file: !5046, line: 413, type: !5281, scopeLine: 413, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5284)
!5281 = !DISubroutineType(types: !5282)
!5282 = !{null, !5283, !795, !785}
!5283 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::registers::debug::Dr7Value", baseType: !5231, size: 64, align: 64, dwarfAddressSpace: 0)
!5284 = !{!5285, !5286, !5287}
!5285 = !DILocalVariable(name: "self", arg: 1, scope: !5280, file: !5046, line: 413, type: !5283)
!5286 = !DILocalVariable(name: "n", arg: 2, scope: !5280, file: !5046, line: 413, type: !795)
!5287 = !DILocalVariable(name: "condition", arg: 3, scope: !5280, file: !5046, line: 413, type: !785)
!5288 = !DILocation(line: 413, column: 26, scope: !5280)
!5289 = !DILocation(line: 413, column: 37, scope: !5280)
!5290 = !DILocation(line: 413, column: 68, scope: !5280)
!5291 = !DILocation(line: 415, column: 23, scope: !5280)
!5292 = !DILocation(line: 415, column: 58, scope: !5280)
!5293 = !DILocation(line: 414, column: 9, scope: !5280)
!5294 = !DILocation(line: 416, column: 6, scope: !5280)
!5295 = distinct !DISubprogram(name: "size", linkageName: "_ZN6x86_649registers5debug8Dr7Value4size17h22eac3b310be78fdE", scope: !5231, file: !5046, line: 419, type: !5296, scopeLine: 419, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5298)
!5296 = !DISubroutineType(types: !5297)
!5297 = !{!777, !5267, !795}
!5298 = !{!5299, !5300, !5301}
!5299 = !DILocalVariable(name: "self", arg: 1, scope: !5295, file: !5046, line: 419, type: !5267)
!5300 = !DILocalVariable(name: "n", arg: 2, scope: !5295, file: !5046, line: 419, type: !795)
!5301 = !DILocalVariable(name: "size", scope: !5302, file: !5046, line: 420, type: !18, align: 8)
!5302 = distinct !DILexicalBlock(scope: !5295, file: !5046, line: 420, column: 9)
!5303 = !DILocation(line: 419, column: 17, scope: !5295)
!5304 = !DILocation(line: 419, column: 24, scope: !5295)
!5305 = !DILocation(line: 420, column: 39, scope: !5295)
!5306 = !DILocation(line: 420, column: 20, scope: !5295)
!5307 = !DILocation(line: 420, column: 13, scope: !5302)
!5308 = !DILocation(line: 421, column: 9, scope: !5302)
!5309 = !DILocation(line: 422, column: 6, scope: !5295)
!5310 = distinct !DISubprogram(name: "set_size", linkageName: "_ZN6x86_649registers5debug8Dr7Value8set_size17hd7d660a19124076aE", scope: !5231, file: !5046, line: 425, type: !5311, scopeLine: 425, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5313)
!5311 = !DISubroutineType(types: !5312)
!5312 = !{null, !5283, !795, !777}
!5313 = !{!5314, !5315, !5316}
!5314 = !DILocalVariable(name: "self", arg: 1, scope: !5310, file: !5046, line: 425, type: !5283)
!5315 = !DILocalVariable(name: "n", arg: 2, scope: !5310, file: !5046, line: 425, type: !795)
!5316 = !DILocalVariable(name: "size", arg: 3, scope: !5310, file: !5046, line: 425, type: !777)
!5317 = !DILocation(line: 425, column: 21, scope: !5310)
!5318 = !DILocation(line: 425, column: 32, scope: !5310)
!5319 = !DILocation(line: 425, column: 63, scope: !5310)
!5320 = !DILocation(line: 427, column: 23, scope: !5310)
!5321 = !DILocation(line: 427, column: 53, scope: !5310)
!5322 = !DILocation(line: 426, column: 9, scope: !5310)
!5323 = !DILocation(line: 428, column: 6, scope: !5310)
!5324 = distinct !DISubprogram(name: "index", linkageName: "_ZN6x86_649registers12segmentation15SegmentSelector5index17hb741d2b9cf464ab9E", scope: !4983, file: !5325, line: 88, type: !5326, scopeLine: 88, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5328)
!5325 = !DIFile(filename: "src/registers/segmentation.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "765b9226bc26ddcd1cfb8768a8103195")
!5326 = !DISubroutineType(types: !5327)
!5327 = !{!43, !4983}
!5328 = !{!5329}
!5329 = !DILocalVariable(name: "self", arg: 1, scope: !5324, file: !5325, line: 88, type: !4983)
!5330 = !DILocation(line: 88, column: 18, scope: !5324)
!5331 = !DILocation(line: 89, column: 9, scope: !5324)
!5332 = !DILocation(line: 90, column: 6, scope: !5324)
!5333 = distinct !DISubprogram(name: "rpl", linkageName: "_ZN6x86_649registers12segmentation15SegmentSelector3rpl17hff9a3da59942b9beE", scope: !4983, file: !5325, line: 94, type: !5334, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5336)
!5334 = !DISubroutineType(types: !5335)
!5335 = !{!255, !4983}
!5336 = !{!5337}
!5337 = !DILocalVariable(name: "self", arg: 1, scope: !5333, file: !5325, line: 94, type: !4983)
!5338 = !DILocation(line: 94, column: 16, scope: !5333)
!5339 = !DILocation(line: 95, column: 50, scope: !5333)
!5340 = !DILocation(line: 95, column: 34, scope: !5333)
!5341 = !DILocation(line: 95, column: 9, scope: !5333)
!5342 = !DILocation(line: 96, column: 6, scope: !5333)
!5343 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN85_$LT$x86_64..registers..segmentation..SegmentSelector$u20$as$u20$core..fmt..Debug$GT$3fmt17h399f1275ba817986E", scope: !5344, file: !5325, line: 106, type: !5345, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5348)
!5344 = !DINamespace(name: "{impl#1}", scope: !4984)
!5345 = !DISubroutineType(types: !5346)
!5346 = !{!188, !5347, !206}
!5347 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::SegmentSelector", baseType: !4983, size: 64, align: 64, dwarfAddressSpace: 0)
!5348 = !{!5349, !5350, !5351}
!5349 = !DILocalVariable(name: "self", arg: 1, scope: !5343, file: !5325, line: 106, type: !5347)
!5350 = !DILocalVariable(name: "f", arg: 2, scope: !5343, file: !5325, line: 106, type: !206)
!5351 = !DILocalVariable(name: "s", scope: !5352, file: !5325, line: 107, type: !5353, align: 8)
!5352 = distinct !DILexicalBlock(scope: !5343, file: !5325, line: 107, column: 9)
!5353 = !DICompositeType(tag: DW_TAG_structure_type, name: "DebugStruct", scope: !1598, file: !2, size: 128, align: 64, elements: !5354, templateParams: !19, identifier: "fd0a3ff7a6cdaa3a679c089b46f16dac")
!5354 = !{!5355, !5356, !5357}
!5355 = !DIDerivedType(tag: DW_TAG_member, name: "fmt", scope: !5353, file: !2, baseType: !206, size: 64, align: 64)
!5356 = !DIDerivedType(tag: DW_TAG_member, name: "result", scope: !5353, file: !2, baseType: !188, size: 8, align: 8, offset: 64)
!5357 = !DIDerivedType(tag: DW_TAG_member, name: "has_fields", scope: !5353, file: !2, baseType: !306, size: 8, align: 8, offset: 72)
!5358 = !DILocation(line: 106, column: 12, scope: !5343)
!5359 = !DILocation(line: 106, column: 19, scope: !5343)
!5360 = !DILocation(line: 107, column: 13, scope: !5352)
!5361 = !DILocation(line: 107, column: 21, scope: !5343)
!5362 = !DILocation(line: 108, column: 27, scope: !5352)
!5363 = !DILocation(line: 108, column: 9, scope: !5352)
!5364 = !DILocation(line: 109, column: 25, scope: !5352)
!5365 = !DILocation(line: 109, column: 9, scope: !5352)
!5366 = !DILocation(line: 110, column: 9, scope: !5352)
!5367 = !DILocation(line: 111, column: 6, scope: !5343)
!5368 = distinct !DISubprogram(name: "pointer", linkageName: "_ZN6x86_6410structures3gdt21GlobalDescriptorTable7pointer17h03b07cbd356af4ffE", scope: !5370, file: !5369, line: 177, type: !5375, scopeLine: 177, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5382)
!5369 = !DIFile(filename: "src/structures/gdt.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "5ab116ff7379e959850155eb85cfd2d8")
!5370 = !DICompositeType(tag: DW_TAG_structure_type, name: "GlobalDescriptorTable", scope: !5371, file: !2, size: 576, align: 64, elements: !5372, templateParams: !19, identifier: "27cb6eab6660068964e434c82e8dfb11")
!5371 = !DINamespace(name: "gdt", scope: !40)
!5372 = !{!5373, !5374}
!5373 = !DIDerivedType(tag: DW_TAG_member, name: "table", scope: !5370, file: !2, baseType: !414, size: 512, align: 64)
!5374 = !DIDerivedType(tag: DW_TAG_member, name: "len", scope: !5370, file: !2, baseType: !9, size: 64, align: 64, offset: 512)
!5375 = !DISubroutineType(types: !5376)
!5376 = !{!5377, !5381}
!5377 = !DICompositeType(tag: DW_TAG_structure_type, name: "DescriptorTablePointer", scope: !40, file: !2, size: 80, align: 16, elements: !5378, templateParams: !19, identifier: "e547cbfb06794d2eb9be94dbea80b91e")
!5378 = !{!5379, !5380}
!5379 = !DIDerivedType(tag: DW_TAG_member, name: "limit", scope: !5377, file: !2, baseType: !43, size: 16, align: 16)
!5380 = !DIDerivedType(tag: DW_TAG_member, name: "base", scope: !5377, file: !2, baseType: !13, size: 64, align: 64, offset: 16)
!5381 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::gdt::GlobalDescriptorTable", baseType: !5370, size: 64, align: 64, dwarfAddressSpace: 0)
!5382 = !{!5383}
!5383 = !DILocalVariable(name: "self", arg: 1, scope: !5368, file: !5369, line: 177, type: !5381)
!5384 = !DILocation(line: 177, column: 16, scope: !5368)
!5385 = !DILocation(line: 472, column: 25, scope: !2793, inlinedAt: !5386)
!5386 = distinct !DILocation(line: 180, column: 40, scope: !5368)
!5387 = !DILocation(line: 180, column: 40, scope: !5368)
!5388 = !DILocation(line: 180, column: 19, scope: !5368)
!5389 = !DILocation(line: 181, column: 21, scope: !5368)
!5390 = !DILocation(line: 181, column: 20, scope: !5368)
!5391 = !DILocation(line: 179, column: 9, scope: !5368)
!5392 = !DILocation(line: 183, column: 6, scope: !5368)
!5393 = distinct !DISubprogram(name: "pointer", linkageName: "_ZN6x86_6410structures3idt24InterruptDescriptorTable7pointer17h140f2a99a2f7eeb2E", scope: !5395, file: !5394, line: 482, type: !5423, scopeLine: 482, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5426)
!5394 = !DIFile(filename: "src/structures/idt.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "dd33b3a09efb11eebbdb8ae5950ac11d")
!5395 = !DICompositeType(tag: DW_TAG_structure_type, name: "InterruptDescriptorTable", scope: !39, file: !2, size: 32768, align: 128, elements: !5396, templateParams: !19, identifier: "cc414d17cfc7b5e488752e19d028aea9")
!5396 = !{!5397, !5398, !5399, !5400, !5401, !5402, !5403, !5404, !5405, !5406, !5407, !5408, !5409, !5410, !5411, !5412, !5413, !5414, !5415, !5416, !5417, !5418, !5419, !5420, !5421, !5422}
!5397 = !DIDerivedType(tag: DW_TAG_member, name: "divide_error", scope: !5395, file: !2, baseType: !38, size: 128, align: 32)
!5398 = !DIDerivedType(tag: DW_TAG_member, name: "debug", scope: !5395, file: !2, baseType: !38, size: 128, align: 32, offset: 128)
!5399 = !DIDerivedType(tag: DW_TAG_member, name: "non_maskable_interrupt", scope: !5395, file: !2, baseType: !38, size: 128, align: 32, offset: 256)
!5400 = !DIDerivedType(tag: DW_TAG_member, name: "breakpoint", scope: !5395, file: !2, baseType: !38, size: 128, align: 32, offset: 384)
!5401 = !DIDerivedType(tag: DW_TAG_member, name: "overflow", scope: !5395, file: !2, baseType: !38, size: 128, align: 32, offset: 512)
!5402 = !DIDerivedType(tag: DW_TAG_member, name: "bound_range_exceeded", scope: !5395, file: !2, baseType: !38, size: 128, align: 32, offset: 640)
!5403 = !DIDerivedType(tag: DW_TAG_member, name: "invalid_opcode", scope: !5395, file: !2, baseType: !38, size: 128, align: 32, offset: 768)
!5404 = !DIDerivedType(tag: DW_TAG_member, name: "device_not_available", scope: !5395, file: !2, baseType: !38, size: 128, align: 32, offset: 896)
!5405 = !DIDerivedType(tag: DW_TAG_member, name: "double_fault", scope: !5395, file: !2, baseType: !442, size: 128, align: 32, offset: 1024)
!5406 = !DIDerivedType(tag: DW_TAG_member, name: "coprocessor_segment_overrun", scope: !5395, file: !2, baseType: !38, size: 128, align: 32, offset: 1152)
!5407 = !DIDerivedType(tag: DW_TAG_member, name: "invalid_tss", scope: !5395, file: !2, baseType: !468, size: 128, align: 32, offset: 1280)
!5408 = !DIDerivedType(tag: DW_TAG_member, name: "segment_not_present", scope: !5395, file: !2, baseType: !468, size: 128, align: 32, offset: 1408)
!5409 = !DIDerivedType(tag: DW_TAG_member, name: "stack_segment_fault", scope: !5395, file: !2, baseType: !468, size: 128, align: 32, offset: 1536)
!5410 = !DIDerivedType(tag: DW_TAG_member, name: "general_protection_fault", scope: !5395, file: !2, baseType: !468, size: 128, align: 32, offset: 1664)
!5411 = !DIDerivedType(tag: DW_TAG_member, name: "page_fault", scope: !5395, file: !2, baseType: !493, size: 128, align: 32, offset: 1792)
!5412 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_1", scope: !5395, file: !2, baseType: !38, size: 128, align: 32, offset: 1920)
!5413 = !DIDerivedType(tag: DW_TAG_member, name: "x87_floating_point", scope: !5395, file: !2, baseType: !38, size: 128, align: 32, offset: 2048)
!5414 = !DIDerivedType(tag: DW_TAG_member, name: "alignment_check", scope: !5395, file: !2, baseType: !468, size: 128, align: 32, offset: 2176)
!5415 = !DIDerivedType(tag: DW_TAG_member, name: "machine_check", scope: !5395, file: !2, baseType: !521, size: 128, align: 32, offset: 2304)
!5416 = !DIDerivedType(tag: DW_TAG_member, name: "simd_floating_point", scope: !5395, file: !2, baseType: !38, size: 128, align: 32, offset: 2432)
!5417 = !DIDerivedType(tag: DW_TAG_member, name: "virtualization", scope: !5395, file: !2, baseType: !38, size: 128, align: 32, offset: 2560)
!5418 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_2", scope: !5395, file: !2, baseType: !546, size: 1024, align: 32, offset: 2688)
!5419 = !DIDerivedType(tag: DW_TAG_member, name: "vmm_communication_exception", scope: !5395, file: !2, baseType: !468, size: 128, align: 32, offset: 3712)
!5420 = !DIDerivedType(tag: DW_TAG_member, name: "security_exception", scope: !5395, file: !2, baseType: !468, size: 128, align: 32, offset: 3840)
!5421 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_3", scope: !5395, file: !2, baseType: !38, size: 128, align: 32, offset: 3968)
!5422 = !DIDerivedType(tag: DW_TAG_member, name: "interrupts", scope: !5395, file: !2, baseType: !556, size: 28672, align: 32, offset: 4096)
!5423 = !DISubroutineType(types: !5424)
!5424 = !{!5377, !5425}
!5425 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::InterruptDescriptorTable", baseType: !5395, size: 64, align: 64, dwarfAddressSpace: 0)
!5426 = !{!5427}
!5427 = !DILocalVariable(name: "self", arg: 1, scope: !5393, file: !5394, line: 482, type: !5425)
!5428 = !DILocation(line: 482, column: 16, scope: !5393)
!5429 = !DILocation(line: 485, column: 33, scope: !5393)
!5430 = !DILocation(line: 485, column: 19, scope: !5393)
!5431 = !DILocation(line: 486, column: 20, scope: !5393)
!5432 = !DILocation(line: 484, column: 9, scope: !5393)
!5433 = !DILocation(line: 488, column: 6, scope: !5393)
!5434 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h2c4c71325262d41aE", scope: !5435, file: !5394, line: 617, type: !5436, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !531, retainedNodes: !5439)
!5435 = !DINamespace(name: "{impl#3}", scope: !39)
!5436 = !DISubroutineType(types: !5437)
!5437 = !{!188, !5438, !206}
!5438 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", baseType: !521, size: 64, align: 64, dwarfAddressSpace: 0)
!5439 = !{!5440, !5441}
!5440 = !DILocalVariable(name: "self", arg: 1, scope: !5434, file: !5394, line: 617, type: !5438)
!5441 = !DILocalVariable(name: "f", arg: 2, scope: !5434, file: !5394, line: 617, type: !206)
!5442 = !DILocation(line: 617, column: 12, scope: !5434)
!5443 = !DILocation(line: 617, column: 19, scope: !5434)
!5444 = !DILocation(line: 618, column: 9, scope: !5434)
!5445 = !DILocation(line: 619, column: 59, scope: !5434)
!5446 = !DILocalVariable(name: "x", arg: 1, scope: !5447, file: !1539, line: 108, type: !12)
!5447 = distinct !DISubprogram(name: "new_lower_hex<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3fmt2rt8Argument13new_lower_hex17he6c66c1b62197e40E", scope: !178, file: !1539, line: 108, type: !5448, scopeLine: 108, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1182, retainedNodes: !5450)
!5448 = !DISubroutineType(types: !5449)
!5449 = !{!178, !12}
!5450 = !{!5446}
!5451 = !DILocation(line: 108, column: 43, scope: !5447, inlinedAt: !5452)
!5452 = distinct !DILocation(line: 619, column: 37, scope: !5434)
!5453 = !DILocalVariable(name: "x", arg: 1, scope: !5454, file: !1539, line: 83, type: !12)
!5454 = distinct !DISubprogram(name: "new<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3fmt2rt8Argument3new17h6adad74cf2eaffd9E", scope: !178, file: !1539, line: 83, type: !5455, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1182, retainedNodes: !5458)
!5455 = !DISubroutineType(types: !5456)
!5456 = !{!178, !12, !5457}
!5457 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "fn(&x86_64::addr::VirtAddr, &mut core::fmt::Formatter) -> core::result::Result<(), core::fmt::Error>", baseType: !4641, size: 64, align: 64, dwarfAddressSpace: 0)
!5458 = !{!5453, !5459}
!5459 = !DILocalVariable(name: "f", arg: 2, scope: !5454, file: !1539, line: 83, type: !5457)
!5460 = !DILocation(line: 83, column: 19, scope: !5454, inlinedAt: !5461)
!5461 = distinct !DILocation(line: 109, column: 9, scope: !5447, inlinedAt: !5452)
!5462 = !DILocation(line: 83, column: 29, scope: !5454, inlinedAt: !5461)
!5463 = !DILocation(line: 92, column: 18, scope: !5454, inlinedAt: !5461)
!5464 = !DILocation(line: 93, column: 6, scope: !5454, inlinedAt: !5461)
!5465 = !DILocation(line: 109, column: 9, scope: !5447, inlinedAt: !5452)
!5466 = !DILocation(line: 619, column: 37, scope: !5434)
!5467 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !5468)
!5468 = distinct !DILocation(line: 619, column: 37, scope: !5434)
!5469 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !5468)
!5470 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !5468)
!5471 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !5468)
!5472 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !5468)
!5473 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !5468)
!5474 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !5468)
!5475 = !DILocation(line: 620, column: 36, scope: !5434)
!5476 = !DILocation(line: 621, column: 31, scope: !5434)
!5477 = !DILocation(line: 623, column: 6, scope: !5434)
!5478 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h311e32a50966aad6E", scope: !5435, file: !5394, line: 617, type: !5479, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !57, retainedNodes: !5481)
!5479 = !DISubroutineType(types: !5480)
!5480 = !{!188, !37, !206}
!5481 = !{!5482, !5483}
!5482 = !DILocalVariable(name: "self", arg: 1, scope: !5478, file: !5394, line: 617, type: !37)
!5483 = !DILocalVariable(name: "f", arg: 2, scope: !5478, file: !5394, line: 617, type: !206)
!5484 = !DILocation(line: 617, column: 12, scope: !5478)
!5485 = !DILocation(line: 617, column: 19, scope: !5478)
!5486 = !DILocation(line: 618, column: 9, scope: !5478)
!5487 = !DILocation(line: 619, column: 59, scope: !5478)
!5488 = !DILocation(line: 108, column: 43, scope: !5447, inlinedAt: !5489)
!5489 = distinct !DILocation(line: 619, column: 37, scope: !5478)
!5490 = !DILocation(line: 83, column: 19, scope: !5454, inlinedAt: !5491)
!5491 = distinct !DILocation(line: 109, column: 9, scope: !5447, inlinedAt: !5489)
!5492 = !DILocation(line: 83, column: 29, scope: !5454, inlinedAt: !5491)
!5493 = !DILocation(line: 92, column: 18, scope: !5454, inlinedAt: !5491)
!5494 = !DILocation(line: 93, column: 6, scope: !5454, inlinedAt: !5491)
!5495 = !DILocation(line: 109, column: 9, scope: !5447, inlinedAt: !5489)
!5496 = !DILocation(line: 619, column: 37, scope: !5478)
!5497 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !5498)
!5498 = distinct !DILocation(line: 619, column: 37, scope: !5478)
!5499 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !5498)
!5500 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !5498)
!5501 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !5498)
!5502 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !5498)
!5503 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !5498)
!5504 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !5498)
!5505 = !DILocation(line: 620, column: 36, scope: !5478)
!5506 = !DILocation(line: 621, column: 31, scope: !5478)
!5507 = !DILocation(line: 623, column: 6, scope: !5478)
!5508 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9634400558b158d1E", scope: !5435, file: !5394, line: 617, type: !5509, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !452, retainedNodes: !5512)
!5509 = !DISubroutineType(types: !5510)
!5510 = !{!188, !5511, !206}
!5511 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", baseType: !442, size: 64, align: 64, dwarfAddressSpace: 0)
!5512 = !{!5513, !5514}
!5513 = !DILocalVariable(name: "self", arg: 1, scope: !5508, file: !5394, line: 617, type: !5511)
!5514 = !DILocalVariable(name: "f", arg: 2, scope: !5508, file: !5394, line: 617, type: !206)
!5515 = !DILocation(line: 617, column: 12, scope: !5508)
!5516 = !DILocation(line: 617, column: 19, scope: !5508)
!5517 = !DILocation(line: 618, column: 9, scope: !5508)
!5518 = !DILocation(line: 619, column: 59, scope: !5508)
!5519 = !DILocation(line: 108, column: 43, scope: !5447, inlinedAt: !5520)
!5520 = distinct !DILocation(line: 619, column: 37, scope: !5508)
!5521 = !DILocation(line: 83, column: 19, scope: !5454, inlinedAt: !5522)
!5522 = distinct !DILocation(line: 109, column: 9, scope: !5447, inlinedAt: !5520)
!5523 = !DILocation(line: 83, column: 29, scope: !5454, inlinedAt: !5522)
!5524 = !DILocation(line: 92, column: 18, scope: !5454, inlinedAt: !5522)
!5525 = !DILocation(line: 93, column: 6, scope: !5454, inlinedAt: !5522)
!5526 = !DILocation(line: 109, column: 9, scope: !5447, inlinedAt: !5520)
!5527 = !DILocation(line: 619, column: 37, scope: !5508)
!5528 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !5529)
!5529 = distinct !DILocation(line: 619, column: 37, scope: !5508)
!5530 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !5529)
!5531 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !5529)
!5532 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !5529)
!5533 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !5529)
!5534 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !5529)
!5535 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !5529)
!5536 = !DILocation(line: 620, column: 36, scope: !5508)
!5537 = !DILocation(line: 621, column: 31, scope: !5508)
!5538 = !DILocation(line: 623, column: 6, scope: !5508)
!5539 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hb6b8f6be791583c1E", scope: !5435, file: !5394, line: 617, type: !5540, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !503, retainedNodes: !5543)
!5540 = !DISubroutineType(types: !5541)
!5541 = !{!188, !5542, !206}
!5542 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", baseType: !493, size: 64, align: 64, dwarfAddressSpace: 0)
!5543 = !{!5544, !5545}
!5544 = !DILocalVariable(name: "self", arg: 1, scope: !5539, file: !5394, line: 617, type: !5542)
!5545 = !DILocalVariable(name: "f", arg: 2, scope: !5539, file: !5394, line: 617, type: !206)
!5546 = !DILocation(line: 617, column: 12, scope: !5539)
!5547 = !DILocation(line: 617, column: 19, scope: !5539)
!5548 = !DILocation(line: 618, column: 9, scope: !5539)
!5549 = !DILocation(line: 619, column: 59, scope: !5539)
!5550 = !DILocation(line: 108, column: 43, scope: !5447, inlinedAt: !5551)
!5551 = distinct !DILocation(line: 619, column: 37, scope: !5539)
!5552 = !DILocation(line: 83, column: 19, scope: !5454, inlinedAt: !5553)
!5553 = distinct !DILocation(line: 109, column: 9, scope: !5447, inlinedAt: !5551)
!5554 = !DILocation(line: 83, column: 29, scope: !5454, inlinedAt: !5553)
!5555 = !DILocation(line: 92, column: 18, scope: !5454, inlinedAt: !5553)
!5556 = !DILocation(line: 93, column: 6, scope: !5454, inlinedAt: !5553)
!5557 = !DILocation(line: 109, column: 9, scope: !5447, inlinedAt: !5551)
!5558 = !DILocation(line: 619, column: 37, scope: !5539)
!5559 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !5560)
!5560 = distinct !DILocation(line: 619, column: 37, scope: !5539)
!5561 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !5560)
!5562 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !5560)
!5563 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !5560)
!5564 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !5560)
!5565 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !5560)
!5566 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !5560)
!5567 = !DILocation(line: 620, column: 36, scope: !5539)
!5568 = !DILocation(line: 621, column: 31, scope: !5539)
!5569 = !DILocation(line: 623, column: 6, scope: !5539)
!5570 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc7d633577d1565aE", scope: !5435, file: !5394, line: 617, type: !5571, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !478, retainedNodes: !5574)
!5571 = !DISubroutineType(types: !5572)
!5572 = !{!188, !5573, !206}
!5573 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", baseType: !468, size: 64, align: 64, dwarfAddressSpace: 0)
!5574 = !{!5575, !5576}
!5575 = !DILocalVariable(name: "self", arg: 1, scope: !5570, file: !5394, line: 617, type: !5573)
!5576 = !DILocalVariable(name: "f", arg: 2, scope: !5570, file: !5394, line: 617, type: !206)
!5577 = !DILocation(line: 617, column: 12, scope: !5570)
!5578 = !DILocation(line: 617, column: 19, scope: !5570)
!5579 = !DILocation(line: 618, column: 9, scope: !5570)
!5580 = !DILocation(line: 619, column: 59, scope: !5570)
!5581 = !DILocation(line: 108, column: 43, scope: !5447, inlinedAt: !5582)
!5582 = distinct !DILocation(line: 619, column: 37, scope: !5570)
!5583 = !DILocation(line: 83, column: 19, scope: !5454, inlinedAt: !5584)
!5584 = distinct !DILocation(line: 109, column: 9, scope: !5447, inlinedAt: !5582)
!5585 = !DILocation(line: 83, column: 29, scope: !5454, inlinedAt: !5584)
!5586 = !DILocation(line: 92, column: 18, scope: !5454, inlinedAt: !5584)
!5587 = !DILocation(line: 93, column: 6, scope: !5454, inlinedAt: !5584)
!5588 = !DILocation(line: 109, column: 9, scope: !5447, inlinedAt: !5582)
!5589 = !DILocation(line: 619, column: 37, scope: !5570)
!5590 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !5591)
!5591 = distinct !DILocation(line: 619, column: 37, scope: !5570)
!5592 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !5591)
!5593 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !5591)
!5594 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !5591)
!5595 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !5591)
!5596 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !5591)
!5597 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !5591)
!5598 = !DILocation(line: 620, column: 36, scope: !5570)
!5599 = !DILocation(line: 621, column: 31, scope: !5570)
!5600 = !DILocation(line: 623, column: 6, scope: !5570)
!5601 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h40546e3917114f09E", scope: !493, file: !5394, line: 738, type: !5602, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !511, retainedNodes: !5604)
!5602 = !DISubroutineType(types: !5603)
!5603 = !{!13, !5542}
!5604 = !{!5605, !5606}
!5605 = !DILocalVariable(name: "self", arg: 1, scope: !5601, file: !5394, line: 738, type: !5542)
!5606 = !DILocalVariable(name: "addr", scope: !5607, file: !5394, line: 739, type: !18, align: 8)
!5607 = distinct !DILexicalBlock(scope: !5601, file: !5394, line: 739, column: 9)
!5608 = !DILocation(line: 738, column: 25, scope: !5601)
!5609 = !DILocation(line: 739, column: 20, scope: !5601)
!5610 = !DILocation(line: 740, column: 16, scope: !5601)
!5611 = !DILocation(line: 740, column: 15, scope: !5601)
!5612 = !DILocation(line: 741, column: 16, scope: !5601)
!5613 = !DILocation(line: 741, column: 15, scope: !5601)
!5614 = !DILocation(line: 739, column: 13, scope: !5607)
!5615 = !DILocation(line: 744, column: 9, scope: !5607)
!5616 = !DILocation(line: 745, column: 6, scope: !5601)
!5617 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h82b08c77861b7503E", scope: !442, file: !5394, line: 738, type: !5618, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !458, retainedNodes: !5620)
!5618 = !DISubroutineType(types: !5619)
!5619 = !{!13, !5511}
!5620 = !{!5621, !5622}
!5621 = !DILocalVariable(name: "self", arg: 1, scope: !5617, file: !5394, line: 738, type: !5511)
!5622 = !DILocalVariable(name: "addr", scope: !5623, file: !5394, line: 739, type: !18, align: 8)
!5623 = distinct !DILexicalBlock(scope: !5617, file: !5394, line: 739, column: 9)
!5624 = !DILocation(line: 738, column: 25, scope: !5617)
!5625 = !DILocation(line: 739, column: 20, scope: !5617)
!5626 = !DILocation(line: 740, column: 16, scope: !5617)
!5627 = !DILocation(line: 740, column: 15, scope: !5617)
!5628 = !DILocation(line: 741, column: 16, scope: !5617)
!5629 = !DILocation(line: 741, column: 15, scope: !5617)
!5630 = !DILocation(line: 739, column: 13, scope: !5623)
!5631 = !DILocation(line: 744, column: 9, scope: !5623)
!5632 = !DILocation(line: 745, column: 6, scope: !5617)
!5633 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h9cb886e355573268E", scope: !468, file: !5394, line: 738, type: !5634, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !483, retainedNodes: !5636)
!5634 = !DISubroutineType(types: !5635)
!5635 = !{!13, !5573}
!5636 = !{!5637, !5638}
!5637 = !DILocalVariable(name: "self", arg: 1, scope: !5633, file: !5394, line: 738, type: !5573)
!5638 = !DILocalVariable(name: "addr", scope: !5639, file: !5394, line: 739, type: !18, align: 8)
!5639 = distinct !DILexicalBlock(scope: !5633, file: !5394, line: 739, column: 9)
!5640 = !DILocation(line: 738, column: 25, scope: !5633)
!5641 = !DILocation(line: 739, column: 20, scope: !5633)
!5642 = !DILocation(line: 740, column: 16, scope: !5633)
!5643 = !DILocation(line: 740, column: 15, scope: !5633)
!5644 = !DILocation(line: 741, column: 16, scope: !5633)
!5645 = !DILocation(line: 741, column: 15, scope: !5633)
!5646 = !DILocation(line: 739, column: 13, scope: !5639)
!5647 = !DILocation(line: 744, column: 9, scope: !5639)
!5648 = !DILocation(line: 745, column: 6, scope: !5633)
!5649 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hbc39af3138878199E", scope: !38, file: !5394, line: 738, type: !5650, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !72, retainedNodes: !5652)
!5650 = !DISubroutineType(types: !5651)
!5651 = !{!13, !37}
!5652 = !{!5653, !5654}
!5653 = !DILocalVariable(name: "self", arg: 1, scope: !5649, file: !5394, line: 738, type: !37)
!5654 = !DILocalVariable(name: "addr", scope: !5655, file: !5394, line: 739, type: !18, align: 8)
!5655 = distinct !DILexicalBlock(scope: !5649, file: !5394, line: 739, column: 9)
!5656 = !DILocation(line: 738, column: 25, scope: !5649)
!5657 = !DILocation(line: 739, column: 20, scope: !5649)
!5658 = !DILocation(line: 740, column: 16, scope: !5649)
!5659 = !DILocation(line: 740, column: 15, scope: !5649)
!5660 = !DILocation(line: 741, column: 16, scope: !5649)
!5661 = !DILocation(line: 741, column: 15, scope: !5649)
!5662 = !DILocation(line: 739, column: 13, scope: !5655)
!5663 = !DILocation(line: 744, column: 9, scope: !5655)
!5664 = !DILocation(line: 745, column: 6, scope: !5649)
!5665 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hc69bededac3e901aE", scope: !521, file: !5394, line: 738, type: !5666, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !536, retainedNodes: !5668)
!5666 = !DISubroutineType(types: !5667)
!5667 = !{!13, !5438}
!5668 = !{!5669, !5670}
!5669 = !DILocalVariable(name: "self", arg: 1, scope: !5665, file: !5394, line: 738, type: !5438)
!5670 = !DILocalVariable(name: "addr", scope: !5671, file: !5394, line: 739, type: !18, align: 8)
!5671 = distinct !DILexicalBlock(scope: !5665, file: !5394, line: 739, column: 9)
!5672 = !DILocation(line: 738, column: 25, scope: !5665)
!5673 = !DILocation(line: 739, column: 20, scope: !5665)
!5674 = !DILocation(line: 740, column: 16, scope: !5665)
!5675 = !DILocation(line: 740, column: 15, scope: !5665)
!5676 = !DILocation(line: 741, column: 16, scope: !5665)
!5677 = !DILocation(line: 741, column: 15, scope: !5665)
!5678 = !DILocation(line: 739, column: 13, scope: !5671)
!5679 = !DILocation(line: 744, column: 9, scope: !5671)
!5680 = !DILocation(line: 745, column: 6, scope: !5665)
!5681 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..structures..idt..EntryOptions$u20$as$u20$core..fmt..Debug$GT$3fmt17h8ac1bb842bc9d299E", scope: !5682, file: !5394, line: 783, type: !5683, scopeLine: 783, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5686)
!5682 = !DINamespace(name: "{impl#6}", scope: !39)
!5683 = !DISubroutineType(types: !5684)
!5684 = !{!188, !5685, !206}
!5685 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::EntryOptions", baseType: !46, size: 64, align: 64, dwarfAddressSpace: 0)
!5686 = !{!5687, !5688}
!5687 = !DILocalVariable(name: "self", arg: 1, scope: !5681, file: !5394, line: 783, type: !5685)
!5688 = !DILocalVariable(name: "f", arg: 2, scope: !5681, file: !5394, line: 783, type: !206)
!5689 = !DILocation(line: 783, column: 12, scope: !5681)
!5690 = !DILocation(line: 783, column: 19, scope: !5681)
!5691 = !DILocation(line: 784, column: 9, scope: !5681)
!5692 = !DILocalVariable(name: "x", arg: 1, scope: !5693, file: !1539, line: 108, type: !396)
!5693 = distinct !DISubprogram(name: "new_lower_hex<u16>", linkageName: "_ZN4core3fmt2rt8Argument13new_lower_hex17h0efef5e09b1acbb2E", scope: !178, file: !1539, line: 108, type: !5694, scopeLine: 108, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2010, retainedNodes: !5696)
!5694 = !DISubroutineType(types: !5695)
!5695 = !{!178, !396}
!5696 = !{!5692}
!5697 = !DILocation(line: 108, column: 43, scope: !5693, inlinedAt: !5698)
!5698 = distinct !DILocation(line: 785, column: 21, scope: !5681)
!5699 = !DILocalVariable(name: "x", arg: 1, scope: !5700, file: !1539, line: 83, type: !396)
!5700 = distinct !DISubprogram(name: "new<u16>", linkageName: "_ZN4core3fmt2rt8Argument3new17h835b908b2f2bea58E", scope: !178, file: !1539, line: 83, type: !5701, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2010, retainedNodes: !5704)
!5701 = !DISubroutineType(types: !5702)
!5702 = !{!178, !396, !5703}
!5703 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "fn(&u16, &mut core::fmt::Formatter) -> core::result::Result<(), core::fmt::Error>", baseType: !1551, size: 64, align: 64, dwarfAddressSpace: 0)
!5704 = !{!5699, !5705}
!5705 = !DILocalVariable(name: "f", arg: 2, scope: !5700, file: !1539, line: 83, type: !5703)
!5706 = !DILocation(line: 83, column: 19, scope: !5700, inlinedAt: !5707)
!5707 = distinct !DILocation(line: 109, column: 9, scope: !5693, inlinedAt: !5698)
!5708 = !DILocation(line: 83, column: 29, scope: !5700, inlinedAt: !5707)
!5709 = !DILocation(line: 92, column: 18, scope: !5700, inlinedAt: !5707)
!5710 = !DILocation(line: 93, column: 6, scope: !5700, inlinedAt: !5707)
!5711 = !DILocation(line: 109, column: 9, scope: !5693, inlinedAt: !5698)
!5712 = !DILocation(line: 785, column: 21, scope: !5681)
!5713 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !5714)
!5714 = distinct !DILocation(line: 785, column: 21, scope: !5681)
!5715 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !5714)
!5716 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !5714)
!5717 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !5714)
!5718 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !5714)
!5719 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !5714)
!5720 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !5714)
!5721 = !DILocation(line: 787, column: 6, scope: !5681)
!5722 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN86_$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$3fmt17h843ac11ca75377cbE", scope: !295, file: !5394, line: 912, type: !5723, scopeLine: 912, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5726)
!5723 = !DISubroutineType(types: !5724)
!5724 = !{!188, !5725, !206}
!5725 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::InterruptStackFrameValue", baseType: !65, size: 64, align: 64, dwarfAddressSpace: 0)
!5726 = !{!5727, !5728, !5729}
!5727 = !DILocalVariable(name: "self", arg: 1, scope: !5722, file: !5394, line: 912, type: !5725)
!5728 = !DILocalVariable(name: "f", arg: 2, scope: !5722, file: !5394, line: 912, type: !206)
!5729 = !DILocalVariable(name: "s", scope: !5730, file: !5394, line: 920, type: !5353, align: 8)
!5730 = distinct !DILexicalBlock(scope: !5722, file: !5394, line: 920, column: 9)
!5731 = !DILocation(line: 912, column: 12, scope: !5722)
!5732 = !DILocation(line: 912, column: 19, scope: !5722)
!5733 = !DILocation(line: 920, column: 13, scope: !5730)
!5734 = !DILocation(line: 920, column: 21, scope: !5722)
!5735 = !DILocation(line: 921, column: 9, scope: !5730)
!5736 = !DILocation(line: 922, column: 33, scope: !5730)
!5737 = !DILocation(line: 922, column: 9, scope: !5730)
!5738 = !DILocation(line: 923, column: 35, scope: !5730)
!5739 = !DILocation(line: 923, column: 31, scope: !5730)
!5740 = !DILocation(line: 923, column: 9, scope: !5730)
!5741 = !DILocation(line: 924, column: 34, scope: !5730)
!5742 = !DILocation(line: 924, column: 9, scope: !5730)
!5743 = !DILocation(line: 925, column: 34, scope: !5730)
!5744 = !DILocation(line: 925, column: 9, scope: !5730)
!5745 = !DILocation(line: 926, column: 9, scope: !5730)
!5746 = !DILocation(line: 927, column: 6, scope: !5722)
!5747 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN132_$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$u20$as$u20$core..fmt..Debug$GT$3fmt17h140d8eaf8971d3c2E", scope: !5748, file: !5394, line: 915, type: !5749, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5752)
!5748 = !DINamespace(name: "{impl#0}", scope: !294)
!5749 = !DISubroutineType(types: !5750)
!5750 = !{!188, !5751, !206}
!5751 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::{impl#11}::fmt::Hex", baseType: !293, size: 64, align: 64, dwarfAddressSpace: 0)
!5752 = !{!5753, !5754}
!5753 = !DILocalVariable(name: "self", arg: 1, scope: !5747, file: !5394, line: 915, type: !5751)
!5754 = !DILocalVariable(name: "f", arg: 2, scope: !5747, file: !5394, line: 915, type: !206)
!5755 = !DILocation(line: 915, column: 20, scope: !5747)
!5756 = !DILocation(line: 915, column: 27, scope: !5747)
!5757 = !DILocation(line: 108, column: 43, scope: !4475, inlinedAt: !5758)
!5758 = distinct !DILocation(line: 916, column: 17, scope: !5747)
!5759 = !DILocation(line: 83, column: 19, scope: !4482, inlinedAt: !5760)
!5760 = distinct !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !5758)
!5761 = !DILocation(line: 83, column: 29, scope: !4482, inlinedAt: !5760)
!5762 = !DILocation(line: 92, column: 18, scope: !4482, inlinedAt: !5760)
!5763 = !DILocation(line: 93, column: 6, scope: !4482, inlinedAt: !5760)
!5764 = !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !5758)
!5765 = !DILocation(line: 916, column: 17, scope: !5747)
!5766 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !5767)
!5767 = distinct !DILocation(line: 916, column: 17, scope: !5747)
!5768 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !5767)
!5769 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !5767)
!5770 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !5767)
!5771 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !5767)
!5772 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !5767)
!5773 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !5767)
!5774 = !DILocation(line: 917, column: 14, scope: !5747)
!5775 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode3new17h8c82537a5455724cE", scope: !5776, file: !5394, line: 986, type: !5779, scopeLine: 986, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5794)
!5776 = !DICompositeType(tag: DW_TAG_structure_type, name: "SelectorErrorCode", scope: !39, file: !2, size: 64, align: 64, elements: !5777, templateParams: !19, identifier: "6cb0ffb392d13990d1c793e0bb48e0fa")
!5777 = !{!5778}
!5778 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !5776, file: !2, baseType: !18, size: 64, align: 64)
!5779 = !DISubroutineType(types: !5780)
!5780 = !{!5781, !18}
!5781 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::structures::idt::SelectorErrorCode>", scope: !124, file: !2, size: 128, align: 64, elements: !5782, templateParams: !19, identifier: "555700ed0a928787e5932873517aa1e9")
!5782 = !{!5783}
!5783 = !DICompositeType(tag: DW_TAG_variant_part, scope: !5781, file: !2, size: 128, align: 64, elements: !5784, templateParams: !19, identifier: "efb0ab0830833566ec1df0c25f6c5de", discriminator: !5793)
!5784 = !{!5785, !5789}
!5785 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !5783, file: !2, baseType: !5786, size: 128, align: 64, extraData: i64 0)
!5786 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !5781, file: !2, size: 128, align: 64, elements: !19, templateParams: !5787, identifier: "61b7339ae10351412f99605b573d939d")
!5787 = !{!5788}
!5788 = !DITemplateTypeParameter(name: "T", type: !5776)
!5789 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !5783, file: !2, baseType: !5790, size: 128, align: 64, extraData: i64 1)
!5790 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !5781, file: !2, size: 128, align: 64, elements: !5791, templateParams: !5787, identifier: "647c81b43b1f3819fc2bfa255dc2fd9d")
!5791 = !{!5792}
!5792 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5790, file: !2, baseType: !5776, size: 64, align: 64, offset: 64)
!5793 = !DIDerivedType(tag: DW_TAG_member, scope: !5781, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!5794 = !{!5795}
!5795 = !DILocalVariable(name: "value", arg: 1, scope: !5775, file: !5394, line: 986, type: !18)
!5796 = !DILocation(line: 986, column: 22, scope: !5775)
!5797 = !DILocation(line: 987, column: 12, scope: !5775)
!5798 = !DILocation(line: 990, column: 18, scope: !5775)
!5799 = !DILocation(line: 990, column: 13, scope: !5775)
!5800 = !DILocation(line: 987, column: 9, scope: !5775)
!5801 = !DILocation(line: 988, column: 13, scope: !5775)
!5802 = !DILocation(line: 992, column: 6, scope: !5775)
!5803 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode12new_truncate17ha32e9a4b68449257E", scope: !5776, file: !5394, line: 995, type: !5804, scopeLine: 995, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5806)
!5804 = !DISubroutineType(types: !5805)
!5805 = !{!5776, !18}
!5806 = !{!5807}
!5807 = !DILocalVariable(name: "value", arg: 1, scope: !5803, file: !5394, line: 995, type: !18)
!5808 = !DILocation(line: 995, column: 31, scope: !5803)
!5809 = !DILocation(line: 997, column: 20, scope: !5803)
!5810 = !DILocation(line: 996, column: 9, scope: !5803)
!5811 = !DILocation(line: 999, column: 6, scope: !5803)
!5812 = distinct !DISubprogram(name: "external", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode8external17h55eeef8eba105561E", scope: !5776, file: !5394, line: 1003, type: !5813, scopeLine: 1003, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5816)
!5813 = !DISubroutineType(types: !5814)
!5814 = !{!306, !5815}
!5815 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::SelectorErrorCode", baseType: !5776, size: 64, align: 64, dwarfAddressSpace: 0)
!5816 = !{!5817}
!5817 = !DILocalVariable(name: "self", arg: 1, scope: !5812, file: !5394, line: 1003, type: !5815)
!5818 = !DILocation(line: 1003, column: 21, scope: !5812)
!5819 = !DILocation(line: 1004, column: 9, scope: !5812)
!5820 = !DILocation(line: 1005, column: 6, scope: !5812)
!5821 = distinct !DISubprogram(name: "descriptor_table", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode16descriptor_table17h2d746690cce9708eE", scope: !5776, file: !5394, line: 1008, type: !5822, scopeLine: 1008, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5824)
!5822 = !DISubroutineType(types: !5823)
!5823 = !{!315, !5815}
!5824 = !{!5825}
!5825 = !DILocalVariable(name: "self", arg: 1, scope: !5821, file: !5394, line: 1008, type: !5815)
!5826 = !DILocation(line: 1008, column: 29, scope: !5821)
!5827 = !DILocation(line: 1009, column: 35, scope: !5821)
!5828 = !DILocation(line: 1009, column: 15, scope: !5821)
!5829 = !DILocation(line: 1009, column: 9, scope: !5821)
!5830 = !DILocation(line: 1014, column: 18, scope: !5821)
!5831 = !DILocation(line: 1010, column: 21, scope: !5821)
!5832 = !DILocation(line: 1011, column: 21, scope: !5821)
!5833 = !DILocation(line: 1012, column: 21, scope: !5821)
!5834 = !DILocation(line: 1013, column: 21, scope: !5821)
!5835 = !DILocation(line: 1016, column: 6, scope: !5821)
!5836 = !{i8 0, i8 3}
!5837 = distinct !DISubprogram(name: "index", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode5index17ha728e956acd32648E", scope: !5776, file: !5394, line: 1019, type: !5838, scopeLine: 1019, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5840)
!5838 = !DISubroutineType(types: !5839)
!5839 = !{!18, !5815}
!5840 = !{!5841}
!5841 = !DILocalVariable(name: "self", arg: 1, scope: !5837, file: !5394, line: 1019, type: !5815)
!5842 = !DILocation(line: 1019, column: 18, scope: !5837)
!5843 = !DILocation(line: 1020, column: 29, scope: !5837)
!5844 = !DILocation(line: 1020, column: 9, scope: !5837)
!5845 = !DILocation(line: 1021, column: 6, scope: !5837)
!5846 = distinct !DISubprogram(name: "is_null", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode7is_null17hcc9d823e05781068E", scope: !5776, file: !5394, line: 1024, type: !5813, scopeLine: 1024, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5847)
!5847 = !{!5848}
!5848 = !DILocalVariable(name: "self", arg: 1, scope: !5846, file: !5394, line: 1024, type: !5815)
!5849 = !DILocation(line: 1024, column: 20, scope: !5846)
!5850 = !DILocation(line: 1025, column: 9, scope: !5846)
!5851 = !DILocation(line: 1026, column: 6, scope: !5846)
!5852 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..idt..SelectorErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17hec4157a46784244dE", scope: !5853, file: !5394, line: 1030, type: !5854, scopeLine: 1030, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !5856)
!5853 = !DINamespace(name: "{impl#13}", scope: !39)
!5854 = !DISubroutineType(types: !5855)
!5855 = !{!188, !5815, !206}
!5856 = !{!5857, !5858, !5859}
!5857 = !DILocalVariable(name: "self", arg: 1, scope: !5852, file: !5394, line: 1030, type: !5815)
!5858 = !DILocalVariable(name: "f", arg: 2, scope: !5852, file: !5394, line: 1030, type: !206)
!5859 = !DILocalVariable(name: "s", scope: !5860, file: !5394, line: 1031, type: !5353, align: 8)
!5860 = distinct !DILexicalBlock(scope: !5852, file: !5394, line: 1031, column: 9)
!5861 = !DILocation(line: 1030, column: 12, scope: !5852)
!5862 = !DILocation(line: 1030, column: 19, scope: !5852)
!5863 = !DILocation(line: 1031, column: 13, scope: !5860)
!5864 = !DILocation(line: 1031, column: 21, scope: !5852)
!5865 = !DILocation(line: 1032, column: 30, scope: !5860)
!5866 = !DILocation(line: 1032, column: 9, scope: !5860)
!5867 = !DILocation(line: 1033, column: 38, scope: !5860)
!5868 = !DILocation(line: 1033, column: 9, scope: !5860)
!5869 = !DILocation(line: 1034, column: 27, scope: !5860)
!5870 = !DILocation(line: 1034, column: 9, scope: !5860)
!5871 = !DILocation(line: 1035, column: 9, scope: !5860)
!5872 = !DILocation(line: 1036, column: 6, scope: !5852)
!5873 = distinct !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h7ec1dae514fd87f1E", scope: !660, file: !5874, line: 24, type: !5875, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !5877)
!5874 = !DIFile(filename: "src/structures/paging/frame.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "0f070f7d5196bf6285e9d4249ffb422c")
!5875 = !DISubroutineType(types: !5876)
!5876 = !{!3348, !351}
!5877 = !{!5878}
!5878 = !DILocalVariable(name: "address", arg: 1, scope: !5873, file: !5874, line: 24, type: !351)
!5879 = !DILocation(line: 24, column: 31, scope: !5873)
!5880 = !DILocation(line: 25, column: 13, scope: !5873)
!5881 = !DILocation(line: 25, column: 12, scope: !5873)
!5882 = !DILocation(line: 30, column: 21, scope: !5873)
!5883 = !DILocation(line: 30, column: 9, scope: !5873)
!5884 = !DILocation(line: 31, column: 6, scope: !5873)
!5885 = !DILocation(line: 26, column: 20, scope: !5873)
!5886 = distinct !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h8816313954abc676E", scope: !678, file: !5874, line: 24, type: !5887, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !5889)
!5887 = !DISubroutineType(types: !5888)
!5888 = !{!3481, !351}
!5889 = !{!5890}
!5890 = !DILocalVariable(name: "address", arg: 1, scope: !5886, file: !5874, line: 24, type: !351)
!5891 = !DILocation(line: 24, column: 31, scope: !5886)
!5892 = !DILocation(line: 25, column: 13, scope: !5886)
!5893 = !DILocation(line: 25, column: 12, scope: !5886)
!5894 = !DILocation(line: 30, column: 21, scope: !5886)
!5895 = !DILocation(line: 30, column: 9, scope: !5886)
!5896 = !DILocation(line: 31, column: 6, scope: !5886)
!5897 = !DILocation(line: 26, column: 20, scope: !5886)
!5898 = distinct !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hc5d2957f42903c33E", scope: !694, file: !5874, line: 24, type: !5899, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, retainedNodes: !5901)
!5899 = !DISubroutineType(types: !5900)
!5900 = !{!3612, !351}
!5901 = !{!5902}
!5902 = !DILocalVariable(name: "address", arg: 1, scope: !5898, file: !5874, line: 24, type: !351)
!5903 = !DILocation(line: 24, column: 31, scope: !5898)
!5904 = !DILocation(line: 25, column: 13, scope: !5898)
!5905 = !DILocation(line: 25, column: 12, scope: !5898)
!5906 = !DILocation(line: 30, column: 21, scope: !5898)
!5907 = !DILocation(line: 30, column: 9, scope: !5898)
!5908 = !DILocation(line: 31, column: 6, scope: !5898)
!5909 = !DILocation(line: 26, column: 20, scope: !5898)
!5910 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h5b5556f791c2da92E", scope: !694, file: !5874, line: 49, type: !5911, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, retainedNodes: !5913)
!5911 = !DISubroutineType(types: !5912)
!5912 = !{!694, !351}
!5913 = !{!5914}
!5914 = !DILocalVariable(name: "address", arg: 1, scope: !5910, file: !5874, line: 49, type: !351)
!5915 = !DILocation(line: 49, column: 31, scope: !5910)
!5916 = !DILocation(line: 51, column: 28, scope: !5910)
!5917 = !DILocation(line: 50, column: 9, scope: !5910)
!5918 = !DILocation(line: 54, column: 6, scope: !5910)
!5919 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17ha169c9d2ac6a3362E", scope: !660, file: !5874, line: 49, type: !5920, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !5922)
!5920 = !DISubroutineType(types: !5921)
!5921 = !{!660, !351}
!5922 = !{!5923}
!5923 = !DILocalVariable(name: "address", arg: 1, scope: !5919, file: !5874, line: 49, type: !351)
!5924 = !DILocation(line: 49, column: 31, scope: !5919)
!5925 = !DILocation(line: 51, column: 28, scope: !5919)
!5926 = !DILocation(line: 50, column: 9, scope: !5919)
!5927 = !DILocation(line: 54, column: 6, scope: !5919)
!5928 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17hc2cb3a41fb2a2014E", scope: !678, file: !5874, line: 49, type: !5929, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !5931)
!5929 = !DISubroutineType(types: !5930)
!5930 = !{!678, !351}
!5931 = !{!5932}
!5932 = !DILocalVariable(name: "address", arg: 1, scope: !5928, file: !5874, line: 49, type: !351)
!5933 = !DILocation(line: 49, column: 31, scope: !5928)
!5934 = !DILocation(line: 51, column: 28, scope: !5928)
!5935 = !DILocation(line: 50, column: 9, scope: !5928)
!5936 = !DILocation(line: 54, column: 6, scope: !5928)
!5937 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h000fc81827362d4cE", scope: !5938, file: !5874, line: 86, type: !5939, scopeLine: 86, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, retainedNodes: !5941)
!5938 = !DINamespace(name: "{impl#1}", scope: !661)
!5939 = !DISubroutineType(types: !5940)
!5940 = !{!188, !724, !206}
!5941 = !{!5942, !5943}
!5942 = !DILocalVariable(name: "self", arg: 1, scope: !5937, file: !5874, line: 86, type: !724)
!5943 = !DILocalVariable(name: "f", arg: 2, scope: !5937, file: !5874, line: 86, type: !206)
!5944 = !DILocation(line: 86, column: 12, scope: !5937)
!5945 = !DILocation(line: 86, column: 19, scope: !5937)
!5946 = !DILocalVariable(name: "x", arg: 1, scope: !5947, file: !1539, line: 96, type: !5950)
!5947 = distinct !DISubprogram(name: "new_display<&str>", linkageName: "_ZN4core3fmt2rt8Argument11new_display17h107f82677570e578E", scope: !178, file: !1539, line: 96, type: !5948, scopeLine: 96, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !5952, retainedNodes: !5951)
!5948 = !DISubroutineType(types: !5949)
!5949 = !{!178, !5950}
!5950 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&str", baseType: !115, size: 64, align: 64, dwarfAddressSpace: 0)
!5951 = !{!5946}
!5952 = !{!5953}
!5953 = !DITemplateTypeParameter(name: "T", type: !115)
!5954 = !DILocation(line: 96, column: 40, scope: !5947, inlinedAt: !5955)
!5955 = distinct !DILocation(line: 87, column: 21, scope: !5937)
!5956 = !DILocalVariable(name: "x", arg: 1, scope: !5957, file: !1539, line: 83, type: !5950)
!5957 = distinct !DISubprogram(name: "new<&str>", linkageName: "_ZN4core3fmt2rt8Argument3new17h2a0dd0273f6a2ea6E", scope: !178, file: !1539, line: 83, type: !5958, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !5952, retainedNodes: !5963)
!5958 = !DISubroutineType(types: !5959)
!5959 = !{!178, !5950, !5960}
!5960 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "fn(&&str, &mut core::fmt::Formatter) -> core::result::Result<(), core::fmt::Error>", baseType: !5961, size: 64, align: 64, dwarfAddressSpace: 0)
!5961 = !DISubroutineType(types: !5962)
!5962 = !{!188, !5950, !206}
!5963 = !{!5956, !5964}
!5964 = !DILocalVariable(name: "f", arg: 2, scope: !5957, file: !1539, line: 83, type: !5960)
!5965 = !DILocation(line: 83, column: 19, scope: !5957, inlinedAt: !5966)
!5966 = distinct !DILocation(line: 97, column: 9, scope: !5947, inlinedAt: !5955)
!5967 = !DILocation(line: 83, column: 29, scope: !5957, inlinedAt: !5966)
!5968 = !DILocation(line: 92, column: 18, scope: !5957, inlinedAt: !5966)
!5969 = !DILocation(line: 93, column: 6, scope: !5957, inlinedAt: !5966)
!5970 = !DILocation(line: 97, column: 9, scope: !5947, inlinedAt: !5955)
!5971 = !DILocation(line: 87, column: 21, scope: !5937)
!5972 = !DILocation(line: 90, column: 13, scope: !5937)
!5973 = !DILocation(line: 108, column: 43, scope: !4475, inlinedAt: !5974)
!5974 = distinct !DILocation(line: 87, column: 21, scope: !5937)
!5975 = !DILocation(line: 83, column: 19, scope: !4482, inlinedAt: !5976)
!5976 = distinct !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !5974)
!5977 = !DILocation(line: 83, column: 29, scope: !4482, inlinedAt: !5976)
!5978 = !DILocation(line: 92, column: 18, scope: !4482, inlinedAt: !5976)
!5979 = !DILocation(line: 93, column: 6, scope: !4482, inlinedAt: !5976)
!5980 = !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !5974)
!5981 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !5982)
!5982 = distinct !DILocation(line: 87, column: 21, scope: !5937)
!5983 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !5982)
!5984 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !5982)
!5985 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !5982)
!5986 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !5982)
!5987 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !5982)
!5988 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !5982)
!5989 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !5990)
!5990 = distinct !DILocation(line: 87, column: 21, scope: !5937)
!5991 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !5990)
!5992 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !5990)
!5993 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !5990)
!5994 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !5990)
!5995 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !5990)
!5996 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !5990)
!5997 = !DILocation(line: 87, column: 9, scope: !5937)
!5998 = !DILocation(line: 92, column: 6, scope: !5937)
!5999 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h61340082453e27a4E", scope: !5938, file: !5874, line: 86, type: !6000, scopeLine: 86, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !6002)
!6000 = !DISubroutineType(types: !6001)
!6001 = !{!188, !742, !206}
!6002 = !{!6003, !6004}
!6003 = !DILocalVariable(name: "self", arg: 1, scope: !5999, file: !5874, line: 86, type: !742)
!6004 = !DILocalVariable(name: "f", arg: 2, scope: !5999, file: !5874, line: 86, type: !206)
!6005 = !DILocation(line: 86, column: 12, scope: !5999)
!6006 = !DILocation(line: 86, column: 19, scope: !5999)
!6007 = !DILocation(line: 96, column: 40, scope: !5947, inlinedAt: !6008)
!6008 = distinct !DILocation(line: 87, column: 21, scope: !5999)
!6009 = !DILocation(line: 83, column: 19, scope: !5957, inlinedAt: !6010)
!6010 = distinct !DILocation(line: 97, column: 9, scope: !5947, inlinedAt: !6008)
!6011 = !DILocation(line: 83, column: 29, scope: !5957, inlinedAt: !6010)
!6012 = !DILocation(line: 92, column: 18, scope: !5957, inlinedAt: !6010)
!6013 = !DILocation(line: 93, column: 6, scope: !5957, inlinedAt: !6010)
!6014 = !DILocation(line: 97, column: 9, scope: !5947, inlinedAt: !6008)
!6015 = !DILocation(line: 87, column: 21, scope: !5999)
!6016 = !DILocation(line: 90, column: 13, scope: !5999)
!6017 = !DILocation(line: 108, column: 43, scope: !4475, inlinedAt: !6018)
!6018 = distinct !DILocation(line: 87, column: 21, scope: !5999)
!6019 = !DILocation(line: 83, column: 19, scope: !4482, inlinedAt: !6020)
!6020 = distinct !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !6018)
!6021 = !DILocation(line: 83, column: 29, scope: !4482, inlinedAt: !6020)
!6022 = !DILocation(line: 92, column: 18, scope: !4482, inlinedAt: !6020)
!6023 = !DILocation(line: 93, column: 6, scope: !4482, inlinedAt: !6020)
!6024 = !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !6018)
!6025 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !6026)
!6026 = distinct !DILocation(line: 87, column: 21, scope: !5999)
!6027 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !6026)
!6028 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !6026)
!6029 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !6026)
!6030 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !6026)
!6031 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !6026)
!6032 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !6026)
!6033 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !6034)
!6034 = distinct !DILocation(line: 87, column: 21, scope: !5999)
!6035 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !6034)
!6036 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !6034)
!6037 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !6034)
!6038 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !6034)
!6039 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !6034)
!6040 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !6034)
!6041 = !DILocation(line: 87, column: 9, scope: !5999)
!6042 = !DILocation(line: 92, column: 6, scope: !5999)
!6043 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h728deaddf4b38728E", scope: !5938, file: !5874, line: 86, type: !6044, scopeLine: 86, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !6046)
!6044 = !DISubroutineType(types: !6045)
!6045 = !{!188, !733, !206}
!6046 = !{!6047, !6048}
!6047 = !DILocalVariable(name: "self", arg: 1, scope: !6043, file: !5874, line: 86, type: !733)
!6048 = !DILocalVariable(name: "f", arg: 2, scope: !6043, file: !5874, line: 86, type: !206)
!6049 = !DILocation(line: 86, column: 12, scope: !6043)
!6050 = !DILocation(line: 86, column: 19, scope: !6043)
!6051 = !DILocation(line: 96, column: 40, scope: !5947, inlinedAt: !6052)
!6052 = distinct !DILocation(line: 87, column: 21, scope: !6043)
!6053 = !DILocation(line: 83, column: 19, scope: !5957, inlinedAt: !6054)
!6054 = distinct !DILocation(line: 97, column: 9, scope: !5947, inlinedAt: !6052)
!6055 = !DILocation(line: 83, column: 29, scope: !5957, inlinedAt: !6054)
!6056 = !DILocation(line: 92, column: 18, scope: !5957, inlinedAt: !6054)
!6057 = !DILocation(line: 93, column: 6, scope: !5957, inlinedAt: !6054)
!6058 = !DILocation(line: 97, column: 9, scope: !5947, inlinedAt: !6052)
!6059 = !DILocation(line: 87, column: 21, scope: !6043)
!6060 = !DILocation(line: 90, column: 13, scope: !6043)
!6061 = !DILocation(line: 108, column: 43, scope: !4475, inlinedAt: !6062)
!6062 = distinct !DILocation(line: 87, column: 21, scope: !6043)
!6063 = !DILocation(line: 83, column: 19, scope: !4482, inlinedAt: !6064)
!6064 = distinct !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !6062)
!6065 = !DILocation(line: 83, column: 29, scope: !4482, inlinedAt: !6064)
!6066 = !DILocation(line: 92, column: 18, scope: !4482, inlinedAt: !6064)
!6067 = !DILocation(line: 93, column: 6, scope: !4482, inlinedAt: !6064)
!6068 = !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !6062)
!6069 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !6070)
!6070 = distinct !DILocation(line: 87, column: 21, scope: !6043)
!6071 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !6070)
!6072 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !6070)
!6073 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !6070)
!6074 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !6070)
!6075 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !6070)
!6076 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !6070)
!6077 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !6078)
!6078 = distinct !DILocation(line: 87, column: 21, scope: !6043)
!6079 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !6078)
!6080 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !6078)
!6081 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !6078)
!6082 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !6078)
!6083 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !6078)
!6084 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !6078)
!6085 = !DILocation(line: 87, column: 9, scope: !6043)
!6086 = !DILocation(line: 92, column: 6, scope: !6043)
!6087 = distinct !DISubprogram(name: "level_4_table<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$13level_4_table17hcd8df16bc177551eE", scope: !611, file: !6088, line: 41, type: !6089, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !575, retainedNodes: !6092)
!6088 = !DIFile(filename: "src/structures/paging/mapper/mapped_page_table.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "02af48f4214cb0a4a15fd9218ec54587")
!6089 = !DISubroutineType(types: !6090)
!6090 = !{!586, !6091}
!6091 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !611, size: 64, align: 64, dwarfAddressSpace: 0)
!6092 = !{!6093}
!6093 = !DILocalVariable(name: "self", arg: 1, scope: !6087, file: !6088, line: 41, type: !6091)
!6094 = !DILocation(line: 41, column: 26, scope: !6087)
!6095 = !DILocation(line: 42, column: 9, scope: !6087)
!6096 = !DILocation(line: 43, column: 6, scope: !6087)
!6097 = distinct !DISubprogram(name: "page_table_frame_mapping<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$24page_table_frame_mapping17h643100f1218a38a4E", scope: !611, file: !6088, line: 46, type: !6098, scopeLine: 46, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !575, retainedNodes: !6100)
!6098 = !DISubroutineType(types: !6099)
!6099 = !{!601, !610}
!6100 = !{!6101}
!6101 = !DILocalVariable(name: "self", arg: 1, scope: !6097, file: !6088, line: 46, type: !610)
!6102 = !DILocation(line: 46, column: 37, scope: !6097)
!6103 = !DILocation(line: 48, column: 6, scope: !6097)
!6104 = distinct !DISubprogram(name: "level_4_table", linkageName: "_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable13level_4_table17h143aca182947fc8fE", scope: !6106, file: !6105, line: 42, type: !6109, scopeLine: 42, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6112)
!6105 = !DIFile(filename: "src/structures/paging/mapper/offset_page_table.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "1dcd3f3275b73034b905656c3cbdfefc")
!6106 = !DICompositeType(tag: DW_TAG_structure_type, name: "OffsetPageTable", scope: !572, file: !2, size: 128, align: 64, elements: !6107, templateParams: !19, identifier: "1ec3575a38557248445dc045d170d9e4")
!6107 = !{!6108}
!6108 = !DIDerivedType(tag: DW_TAG_member, name: "inner", scope: !6106, file: !2, baseType: !611, size: 128, align: 64)
!6109 = !DISubroutineType(types: !6110)
!6110 = !{!586, !6111}
!6111 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable", baseType: !6106, size: 64, align: 64, dwarfAddressSpace: 0)
!6112 = !{!6113}
!6113 = !DILocalVariable(name: "self", arg: 1, scope: !6104, file: !6105, line: 42, type: !6111)
!6114 = !DILocation(line: 42, column: 26, scope: !6104)
!6115 = !DILocation(line: 43, column: 9, scope: !6104)
!6116 = !DILocation(line: 44, column: 6, scope: !6104)
!6117 = distinct !DISubprogram(name: "phys_offset", linkageName: "_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable11phys_offset17hf4cad518282bd1fdE", scope: !6106, file: !6105, line: 47, type: !6118, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6121)
!6118 = !DISubroutineType(types: !6119)
!6119 = !{!13, !6120}
!6120 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable", baseType: !6106, size: 64, align: 64, dwarfAddressSpace: 0)
!6121 = !{!6122}
!6122 = !DILocalVariable(name: "self", arg: 1, scope: !6117, file: !6105, line: 47, type: !6120)
!6123 = !DILocation(line: 47, column: 24, scope: !6117)
!6124 = !DILocation(line: 48, column: 9, scope: !6117)
!6125 = !DILocation(line: 49, column: 6, scope: !6117)
!6126 = distinct !DISubprogram(name: "frame_to_pointer", linkageName: "_ZN162_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$x86_64..structures..paging..mapper..mapped_page_table..PageTableFrameMapping$GT$16frame_to_pointer17h1746732ea3042557E", scope: !6127, file: !6105, line: 58, type: !6128, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6130)
!6127 = !DINamespace(name: "{impl#1}", scope: !572)
!6128 = !DISubroutineType(types: !6129)
!6129 = !{!4575, !601, !660}
!6130 = !{!6131, !6132, !6133}
!6131 = !DILocalVariable(name: "self", arg: 1, scope: !6126, file: !6105, line: 58, type: !601)
!6132 = !DILocalVariable(name: "frame", arg: 2, scope: !6126, file: !6105, line: 58, type: !660)
!6133 = !DILocalVariable(name: "virt", scope: !6134, file: !6105, line: 59, type: !13, align: 8)
!6134 = distinct !DILexicalBlock(scope: !6126, file: !6105, line: 59, column: 9)
!6135 = !DILocation(line: 58, column: 25, scope: !6126)
!6136 = !DILocation(line: 58, column: 32, scope: !6126)
!6137 = !DILocation(line: 59, column: 20, scope: !6126)
!6138 = !DILocation(line: 59, column: 34, scope: !6126)
!6139 = !DILocation(line: 59, column: 13, scope: !6134)
!6140 = !DILocation(line: 60, column: 9, scope: !6134)
!6141 = !DILocation(line: 61, column: 6, scope: !6126)
!6142 = distinct !DISubprogram(name: "level_4_table", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table18RecursivePageTable13level_4_table17he4f6946e4b98eafeE", scope: !6144, file: !6143, line: 87, type: !6148, scopeLine: 87, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6151)
!6143 = !DIFile(filename: "src/structures/paging/mapper/recursive_page_table.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "cf7150a6cf62488f5968bd033444df9f")
!6144 = !DICompositeType(tag: DW_TAG_structure_type, name: "RecursivePageTable", scope: !806, file: !2, size: 128, align: 64, elements: !6145, templateParams: !19, identifier: "f501039f614ed7bafcfc1de4fa19e063")
!6145 = !{!6146, !6147}
!6146 = !DIDerivedType(tag: DW_TAG_member, name: "p4", scope: !6144, file: !2, baseType: !586, size: 64, align: 64)
!6147 = !DIDerivedType(tag: DW_TAG_member, name: "recursive_index", scope: !6144, file: !2, baseType: !632, size: 16, align: 16, offset: 64)
!6148 = !DISubroutineType(types: !6149)
!6149 = !{!586, !6150}
!6150 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable", baseType: !6144, size: 64, align: 64, dwarfAddressSpace: 0)
!6151 = !{!6152}
!6152 = !DILocalVariable(name: "self", arg: 1, scope: !6142, file: !6143, line: 87, type: !6150)
!6153 = !DILocation(line: 87, column: 26, scope: !6142)
!6154 = !DILocation(line: 88, column: 9, scope: !6142)
!6155 = !DILocation(line: 89, column: 6, scope: !6142)
!6156 = distinct !DISubprogram(name: "unmap", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap17hafea647ae292f631E", scope: !3455, file: !6143, line: 307, type: !6157, scopeLine: 307, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6159)
!6157 = !DISubroutineType(types: !6158)
!6158 = !{!949, !6150, !964}
!6159 = !{!6160, !6161, !6162, !6165, !6167, !6169, !6171, !6173, !6175, !6177, !6179, !6181}
!6160 = !DILocalVariable(name: "self", arg: 1, scope: !6156, file: !6143, line: 308, type: !6150)
!6161 = !DILocalVariable(name: "page", arg: 2, scope: !6156, file: !6143, line: 309, type: !964)
!6162 = !DILocalVariable(name: "p4", scope: !6163, file: !6143, line: 311, type: !6164, align: 8)
!6163 = distinct !DILexicalBlock(scope: !6156, file: !6143, line: 311, column: 9)
!6164 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut &mut x86_64::structures::paging::page_table::PageTable", baseType: !586, size: 64, align: 64, dwarfAddressSpace: 0)
!6165 = !DILocalVariable(name: "p4_entry", scope: !6166, file: !6143, line: 312, type: !82, align: 8)
!6166 = distinct !DILexicalBlock(scope: !6163, file: !6143, line: 312, column: 9)
!6167 = !DILocalVariable(name: "residual", scope: !6168, file: !6143, line: 317, type: !895, align: 8)
!6168 = distinct !DILexicalBlock(scope: !6166, file: !6143, line: 317, column: 11)
!6169 = !DILocalVariable(name: "val", scope: !6170, file: !6143, line: 314, type: !660, align: 8)
!6170 = distinct !DILexicalBlock(scope: !6166, file: !6143, line: 314, column: 9)
!6171 = !DILocalVariable(name: "p3", scope: !6172, file: !6143, line: 319, type: !586, align: 8)
!6172 = distinct !DILexicalBlock(scope: !6166, file: !6143, line: 319, column: 9)
!6173 = !DILocalVariable(name: "p3_entry", scope: !6174, file: !6143, line: 320, type: !3515, align: 8)
!6174 = distinct !DILexicalBlock(scope: !6172, file: !6143, line: 320, column: 9)
!6175 = !DILocalVariable(name: "flags", scope: !6176, file: !6143, line: 321, type: !362, align: 8)
!6176 = distinct !DILexicalBlock(scope: !6174, file: !6143, line: 321, column: 9)
!6177 = !DILocalVariable(name: "frame", scope: !6178, file: !6143, line: 330, type: !694, align: 8)
!6178 = distinct !DILexicalBlock(scope: !6176, file: !6143, line: 330, column: 9)
!6179 = !DILocalVariable(name: "residual", scope: !6180, file: !6143, line: 331, type: !895, align: 8)
!6180 = distinct !DILexicalBlock(scope: !6176, file: !6143, line: 331, column: 91)
!6181 = !DILocalVariable(name: "val", scope: !6182, file: !6143, line: 330, type: !694, align: 8)
!6182 = distinct !DILexicalBlock(scope: !6176, file: !6143, line: 330, column: 21)
!6183 = !DILocation(line: 308, column: 9, scope: !6156)
!6184 = !DILocation(line: 309, column: 9, scope: !6156)
!6185 = !DILocation(line: 314, column: 9, scope: !6170)
!6186 = !DILocation(line: 320, column: 13, scope: !6174)
!6187 = !DILocation(line: 321, column: 13, scope: !6176)
!6188 = !DILocation(line: 330, column: 13, scope: !6178)
!6189 = !DILocation(line: 330, column: 21, scope: !6182)
!6190 = !DILocation(line: 311, column: 18, scope: !6156)
!6191 = !DILocation(line: 311, column: 13, scope: !6163)
!6192 = !DILocation(line: 312, column: 25, scope: !6163)
!6193 = !DILocation(line: 312, column: 28, scope: !6163)
!6194 = !DILocation(line: 312, column: 24, scope: !6163)
!6195 = !DILocation(line: 312, column: 13, scope: !6166)
!6196 = !DILocation(line: 314, column: 9, scope: !6166)
!6197 = !DILocation(line: 319, column: 47, scope: !6166)
!6198 = !DILocation(line: 319, column: 33, scope: !6166)
!6199 = !DILocation(line: 319, column: 27, scope: !6166)
!6200 = !DILocation(line: 319, column: 13, scope: !6172)
!6201 = !DILocation(line: 320, column: 32, scope: !6172)
!6202 = !DILocation(line: 320, column: 29, scope: !6172)
!6203 = !DILocation(line: 320, column: 24, scope: !6172)
!6204 = !DILocation(line: 321, column: 21, scope: !6174)
!6205 = !DILocation(line: 323, column: 13, scope: !6176)
!6206 = !DILocation(line: 323, column: 12, scope: !6176)
!6207 = !DILocation(line: 317, column: 11, scope: !6166)
!6208 = !DILocation(line: 317, column: 11, scope: !6168)
!6209 = !DILocation(line: 314, column: 9, scope: !6168)
!6210 = !DILocation(line: 335, column: 6, scope: !6156)
!6211 = !DILocation(line: 326, column: 13, scope: !6176)
!6212 = !DILocation(line: 326, column: 12, scope: !6176)
!6213 = !DILocation(line: 324, column: 24, scope: !6176)
!6214 = !DILocation(line: 324, column: 20, scope: !6176)
!6215 = !DILocation(line: 1, column: 1, scope: !6216)
!6216 = !DILexicalBlockFile(scope: !6176, file: !4749, discriminator: 0)
!6217 = !DILocation(line: 330, column: 51, scope: !6176)
!6218 = !DILocation(line: 330, column: 21, scope: !6176)
!6219 = !DILocation(line: 331, column: 22, scope: !6176)
!6220 = !DILocation(line: 327, column: 24, scope: !6176)
!6221 = !DILocation(line: 327, column: 20, scope: !6176)
!6222 = !DILocation(line: 333, column: 9, scope: !6178)
!6223 = !DILocation(line: 334, column: 20, scope: !6178)
!6224 = !DILocation(line: 334, column: 12, scope: !6178)
!6225 = !DILocation(line: 334, column: 9, scope: !6178)
!6226 = !DILocation(line: 331, column: 91, scope: !6176)
!6227 = !DILocation(line: 331, column: 91, scope: !6180)
!6228 = !DILocation(line: 330, column: 21, scope: !6180)
!6229 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hd35f19569093ff75E", scope: !3454, file: !6143, line: 314, type: !6230, scopeLine: 314, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6232)
!6230 = !DISubroutineType(types: !6231)
!6231 = !{!877, !3453, !791}
!6232 = !{!6233, !6234}
!6233 = !DILocalVariable(name: "err", arg: 2, scope: !6229, file: !6143, line: 314, type: !791)
!6234 = !DILocalVariable(arg: 1, scope: !6229, file: !6143, line: 314, type: !3453)
!6235 = !DILocation(line: 314, column: 34, scope: !6229)
!6236 = !DILocation(line: 314, column: 35, scope: !6229)
!6237 = !DILocation(line: 314, column: 46, scope: !6229)
!6238 = !DILocation(line: 314, column: 40, scope: !6229)
!6239 = !DILocation(line: 315, column: 44, scope: !6229)
!6240 = !DILocation(line: 316, column: 38, scope: !6229)
!6241 = !DILocation(line: 317, column: 10, scope: !6229)
!6242 = distinct !DISubprogram(name: "{closure#1}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h297820c5fb8646f2E", scope: !3454, file: !6143, line: 331, type: !6243, scopeLine: 331, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6245)
!6243 = !DISubroutineType(types: !6244)
!6244 = !{!877, !3714, !3358}
!6245 = !{!6246, !6247}
!6246 = !DILocalVariable(name: "p3_entry", scope: !6242, file: !6143, line: 320, type: !3515, align: 8)
!6247 = !DILocalVariable(arg: 2, scope: !6242, file: !6143, line: 331, type: !3358)
!6248 = !DILocation(line: 320, column: 13, scope: !6242)
!6249 = !DILocation(line: 331, column: 23, scope: !6242)
!6250 = !DILocation(line: 331, column: 74, scope: !6242)
!6251 = !DILocation(line: 331, column: 42, scope: !6242)
!6252 = !DILocation(line: 331, column: 90, scope: !6242)
!6253 = distinct !DISubprogram(name: "update_flags", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$12update_flags17h51d6cceb07602fc9E", scope: !3455, file: !6143, line: 337, type: !6254, scopeLine: 337, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6272)
!6254 = !DISubroutineType(types: !6255)
!6255 = !{!6256, !6150, !964, !362}
!6256 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !189, file: !2, size: 128, align: 64, elements: !6257, templateParams: !19, identifier: "3a725e133a53cadad7d0e5884b6aa621")
!6257 = !{!6258}
!6258 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6256, file: !2, size: 128, align: 64, elements: !6259, templateParams: !19, identifier: "3cb4dcfb5ebd5ecae31dc0510b658ded", discriminator: !6271)
!6259 = !{!6260, !6267}
!6260 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6258, file: !2, baseType: !6261, size: 128, align: 64, extraData: i64 0)
!6261 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6256, file: !2, size: 128, align: 64, elements: !6262, templateParams: !6264, identifier: "11a057f920dabd84e770d0f4d58b4e9d")
!6262 = !{!6263}
!6263 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6261, file: !2, baseType: !961, size: 64, align: 64, offset: 64)
!6264 = !{!6265, !6266}
!6265 = !DITemplateTypeParameter(name: "T", type: !961)
!6266 = !DITemplateTypeParameter(name: "E", type: !801)
!6267 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6258, file: !2, baseType: !6268, size: 128, align: 64, extraData: i64 1)
!6268 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6256, file: !2, size: 128, align: 64, elements: !6269, templateParams: !6264, identifier: "6f754d5514dfd952986030c2d693f844")
!6269 = !{!6270}
!6270 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6268, file: !2, baseType: !801, size: 8, align: 8, offset: 8)
!6271 = !DIDerivedType(tag: DW_TAG_member, scope: !6256, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6272 = !{!6273, !6274, !6275, !6276, !6278}
!6273 = !DILocalVariable(name: "self", arg: 1, scope: !6253, file: !6143, line: 338, type: !6150)
!6274 = !DILocalVariable(name: "page", arg: 2, scope: !6253, file: !6143, line: 339, type: !964)
!6275 = !DILocalVariable(name: "flags", arg: 3, scope: !6253, file: !6143, line: 340, type: !362)
!6276 = !DILocalVariable(name: "p4", scope: !6277, file: !6143, line: 343, type: !6164, align: 8)
!6277 = distinct !DILexicalBlock(scope: !6253, file: !6143, line: 343, column: 9)
!6278 = !DILocalVariable(name: "p3", scope: !6279, file: !6143, line: 349, type: !586, align: 8)
!6279 = distinct !DILexicalBlock(scope: !6277, file: !6143, line: 349, column: 9)
!6280 = !DILocation(line: 338, column: 9, scope: !6253)
!6281 = !DILocation(line: 339, column: 9, scope: !6253)
!6282 = !DILocation(line: 340, column: 9, scope: !6253)
!6283 = !DILocation(line: 343, column: 18, scope: !6253)
!6284 = !DILocation(line: 343, column: 13, scope: !6277)
!6285 = !DILocation(line: 345, column: 12, scope: !6277)
!6286 = !DILocation(line: 345, column: 15, scope: !6277)
!6287 = !DILocation(line: 349, column: 47, scope: !6277)
!6288 = !DILocation(line: 349, column: 33, scope: !6277)
!6289 = !DILocation(line: 349, column: 27, scope: !6277)
!6290 = !DILocation(line: 349, column: 13, scope: !6279)
!6291 = !DILocation(line: 351, column: 15, scope: !6279)
!6292 = !DILocation(line: 351, column: 12, scope: !6279)
!6293 = !DILocation(line: 346, column: 24, scope: !6277)
!6294 = !DILocation(line: 346, column: 20, scope: !6277)
!6295 = !DILocation(line: 1, column: 1, scope: !6296)
!6296 = !DILexicalBlockFile(scope: !6277, file: !4749, discriminator: 0)
!6297 = !DILocation(line: 357, column: 6, scope: !6253)
!6298 = !DILocation(line: 354, column: 12, scope: !6279)
!6299 = !DILocation(line: 354, column: 9, scope: !6279)
!6300 = !DILocation(line: 354, column: 39, scope: !6279)
!6301 = !DILocation(line: 356, column: 12, scope: !6279)
!6302 = !DILocation(line: 356, column: 9, scope: !6279)
!6303 = !DILocation(line: 352, column: 24, scope: !6279)
!6304 = !DILocation(line: 352, column: 20, scope: !6279)
!6305 = distinct !DISubprogram(name: "set_flags_p4_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p4_entry17h6719f580bc7be949E", scope: !3455, file: !6143, line: 359, type: !6306, scopeLine: 359, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6326)
!6306 = !DISubroutineType(types: !6307)
!6307 = !{!6308, !6150, !964, !362}
!6308 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlushAll, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !189, file: !2, size: 8, align: 8, elements: !6309, templateParams: !19, identifier: "ba788f55d6d60802b3805cb72053c330")
!6309 = !{!6310}
!6310 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6308, file: !2, size: 8, align: 8, elements: !6311, templateParams: !19, identifier: "e6275f84d376f96bceb29dd5f9746038", discriminator: !6325)
!6311 = !{!6312, !6321}
!6312 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6310, file: !2, baseType: !6313, size: 8, align: 8, extraData: i64 2)
!6313 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6308, file: !2, size: 8, align: 8, elements: !6314, templateParams: !6319, identifier: "901b45106e6a8b1d4e8246374ba5b5d6")
!6314 = !{!6315}
!6315 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6313, file: !2, baseType: !6316, align: 8)
!6316 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlushAll", scope: !322, file: !2, align: 8, elements: !6317, templateParams: !19, identifier: "ab9437e9da11f7b5807a3320fd50bb03")
!6317 = !{!6318}
!6318 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6316, file: !2, baseType: !7, align: 8)
!6319 = !{!6320, !6266}
!6320 = !DITemplateTypeParameter(name: "T", type: !6316)
!6321 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6310, file: !2, baseType: !6322, size: 8, align: 8)
!6322 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6308, file: !2, size: 8, align: 8, elements: !6323, templateParams: !6319, identifier: "5ddee06d8caf553d953a6c61a3e5d4f8")
!6323 = !{!6324}
!6324 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6322, file: !2, baseType: !801, size: 8, align: 8)
!6325 = !DIDerivedType(tag: DW_TAG_member, scope: !6308, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6326 = !{!6327, !6328, !6329, !6330, !6332}
!6327 = !DILocalVariable(name: "self", arg: 1, scope: !6305, file: !6143, line: 360, type: !6150)
!6328 = !DILocalVariable(name: "page", arg: 2, scope: !6305, file: !6143, line: 361, type: !964)
!6329 = !DILocalVariable(name: "flags", arg: 3, scope: !6305, file: !6143, line: 362, type: !362)
!6330 = !DILocalVariable(name: "p4", scope: !6331, file: !6143, line: 364, type: !6164, align: 8)
!6331 = distinct !DILexicalBlock(scope: !6305, file: !6143, line: 364, column: 9)
!6332 = !DILocalVariable(name: "p4_entry", scope: !6333, file: !6143, line: 365, type: !3515, align: 8)
!6333 = distinct !DILexicalBlock(scope: !6331, file: !6143, line: 365, column: 9)
!6334 = !DILocation(line: 360, column: 9, scope: !6305)
!6335 = !DILocation(line: 361, column: 9, scope: !6305)
!6336 = !DILocation(line: 362, column: 9, scope: !6305)
!6337 = !DILocation(line: 364, column: 18, scope: !6305)
!6338 = !DILocation(line: 364, column: 13, scope: !6331)
!6339 = !DILocation(line: 365, column: 29, scope: !6331)
!6340 = !DILocation(line: 365, column: 32, scope: !6331)
!6341 = !DILocation(line: 365, column: 24, scope: !6331)
!6342 = !DILocation(line: 365, column: 13, scope: !6333)
!6343 = !DILocation(line: 367, column: 12, scope: !6333)
!6344 = !DILocation(line: 371, column: 9, scope: !6333)
!6345 = !DILocation(line: 373, column: 12, scope: !6333)
!6346 = !DILocation(line: 373, column: 9, scope: !6333)
!6347 = !DILocation(line: 374, column: 6, scope: !6305)
!6348 = !DILocation(line: 368, column: 24, scope: !6333)
!6349 = !DILocation(line: 368, column: 20, scope: !6333)
!6350 = distinct !DISubprogram(name: "set_flags_p3_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p3_entry17h059b2d113fed12a8E", scope: !3455, file: !6143, line: 376, type: !6306, scopeLine: 376, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6351)
!6351 = !{!6352, !6353, !6354}
!6352 = !DILocalVariable(name: "self", arg: 1, scope: !6350, file: !6143, line: 377, type: !6150)
!6353 = !DILocalVariable(name: "_page", arg: 2, scope: !6350, file: !6143, line: 378, type: !964)
!6354 = !DILocalVariable(name: "_flags", arg: 3, scope: !6350, file: !6143, line: 379, type: !362)
!6355 = !DILocation(line: 377, column: 9, scope: !6350)
!6356 = !DILocation(line: 378, column: 9, scope: !6350)
!6357 = !DILocation(line: 379, column: 9, scope: !6350)
!6358 = !DILocation(line: 381, column: 13, scope: !6350)
!6359 = !DILocation(line: 381, column: 9, scope: !6350)
!6360 = !DILocation(line: 382, column: 6, scope: !6350)
!6361 = distinct !DISubprogram(name: "set_flags_p2_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p2_entry17h2cdf67d6b169405eE", scope: !3455, file: !6143, line: 384, type: !6306, scopeLine: 384, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6362)
!6362 = !{!6363, !6364, !6365}
!6363 = !DILocalVariable(name: "self", arg: 1, scope: !6361, file: !6143, line: 385, type: !6150)
!6364 = !DILocalVariable(name: "_page", arg: 2, scope: !6361, file: !6143, line: 386, type: !964)
!6365 = !DILocalVariable(name: "_flags", arg: 3, scope: !6361, file: !6143, line: 387, type: !362)
!6366 = !DILocation(line: 385, column: 9, scope: !6361)
!6367 = !DILocation(line: 386, column: 9, scope: !6361)
!6368 = !DILocation(line: 387, column: 9, scope: !6361)
!6369 = !DILocation(line: 389, column: 13, scope: !6361)
!6370 = !DILocation(line: 389, column: 9, scope: !6361)
!6371 = !DILocation(line: 390, column: 6, scope: !6361)
!6372 = distinct !DISubprogram(name: "translate_page", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page17he2c651bf59e25ca6E", scope: !3455, file: !6143, line: 392, type: !6373, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6376)
!6373 = !DISubroutineType(types: !6374)
!6374 = !{!3628, !6375, !964}
!6375 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable", baseType: !6144, size: 64, align: 64, dwarfAddressSpace: 0)
!6376 = !{!6377, !6378, !6379, !6381, !6384}
!6377 = !DILocalVariable(name: "self", arg: 1, scope: !6372, file: !6143, line: 392, type: !6375)
!6378 = !DILocalVariable(name: "page", arg: 2, scope: !6372, file: !6143, line: 392, type: !964)
!6379 = !DILocalVariable(name: "p4", scope: !6380, file: !6143, line: 393, type: !585, align: 8)
!6380 = distinct !DILexicalBlock(scope: !6372, file: !6143, line: 393, column: 9)
!6381 = !DILocalVariable(name: "p3", scope: !6382, file: !6143, line: 399, type: !6383, align: 8)
!6382 = distinct !DILexicalBlock(scope: !6380, file: !6143, line: 399, column: 9)
!6383 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTable", baseType: !587, size: 64, align: 64, dwarfAddressSpace: 0)
!6384 = !DILocalVariable(name: "p3_entry", scope: !6385, file: !6143, line: 400, type: !82, align: 8)
!6385 = distinct !DILexicalBlock(scope: !6382, file: !6143, line: 400, column: 9)
!6386 = !DILocation(line: 392, column: 23, scope: !6372)
!6387 = !DILocation(line: 392, column: 30, scope: !6372)
!6388 = !DILocation(line: 400, column: 13, scope: !6385)
!6389 = !DILocation(line: 393, column: 18, scope: !6372)
!6390 = !DILocation(line: 393, column: 13, scope: !6380)
!6391 = !DILocation(line: 395, column: 12, scope: !6380)
!6392 = !DILocation(line: 395, column: 15, scope: !6380)
!6393 = !DILocation(line: 399, column: 43, scope: !6380)
!6394 = !DILocation(line: 399, column: 29, scope: !6380)
!6395 = !DILocation(line: 399, column: 27, scope: !6380)
!6396 = !DILocation(line: 399, column: 13, scope: !6382)
!6397 = !DILocation(line: 400, column: 28, scope: !6382)
!6398 = !DILocation(line: 400, column: 25, scope: !6382)
!6399 = !DILocation(line: 400, column: 24, scope: !6382)
!6400 = !DILocation(line: 402, column: 12, scope: !6385)
!6401 = !DILocation(line: 396, column: 24, scope: !6380)
!6402 = !DILocation(line: 396, column: 20, scope: !6380)
!6403 = !DILocation(line: 1, column: 1, scope: !6404)
!6404 = !DILexicalBlockFile(scope: !6380, file: !4749, discriminator: 0)
!6405 = !DILocation(line: 408, column: 6, scope: !6372)
!6406 = !DILocation(line: 406, column: 39, scope: !6385)
!6407 = !DILocation(line: 406, column: 9, scope: !6385)
!6408 = !DILocation(line: 407, column: 22, scope: !6385)
!6409 = !DILocation(line: 403, column: 24, scope: !6385)
!6410 = !DILocation(line: 403, column: 20, scope: !6385)
!6411 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h3887cf82234eb977E", scope: !3643, file: !6143, line: 407, type: !6412, scopeLine: 407, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6414)
!6412 = !DISubroutineType(types: !6413)
!6413 = !{!3376, !3642, !3358}
!6414 = !{!6415, !6416}
!6415 = !DILocalVariable(name: "p3_entry", scope: !6411, file: !6143, line: 400, type: !82, align: 8)
!6416 = !DILocalVariable(arg: 2, scope: !6411, file: !6143, line: 407, type: !3358)
!6417 = !DILocation(line: 400, column: 13, scope: !6411)
!6418 = !DILocation(line: 407, column: 23, scope: !6411)
!6419 = !DILocation(line: 407, column: 78, scope: !6411)
!6420 = !DILocation(line: 407, column: 42, scope: !6411)
!6421 = !DILocation(line: 407, column: 94, scope: !6411)
!6422 = distinct !DISubprogram(name: "unmap", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap17h28bb182c5f34757eE", scope: !3264, file: !6143, line: 427, type: !6423, scopeLine: 427, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6425)
!6423 = !DISubroutineType(types: !6424)
!6424 = !{!855, !6150, !870}
!6425 = !{!6426, !6427, !6428, !6430, !6432, !6434, !6436, !6438, !6440, !6442, !6444, !6446, !6448, !6450, !6452, !6454}
!6426 = !DILocalVariable(name: "self", arg: 1, scope: !6422, file: !6143, line: 428, type: !6150)
!6427 = !DILocalVariable(name: "page", arg: 2, scope: !6422, file: !6143, line: 429, type: !870)
!6428 = !DILocalVariable(name: "p4", scope: !6429, file: !6143, line: 431, type: !6164, align: 8)
!6429 = distinct !DILexicalBlock(scope: !6422, file: !6143, line: 431, column: 9)
!6430 = !DILocalVariable(name: "p4_entry", scope: !6431, file: !6143, line: 432, type: !82, align: 8)
!6431 = distinct !DILexicalBlock(scope: !6429, file: !6143, line: 432, column: 9)
!6432 = !DILocalVariable(name: "residual", scope: !6433, file: !6143, line: 436, type: !895, align: 8)
!6433 = distinct !DILexicalBlock(scope: !6431, file: !6143, line: 436, column: 11)
!6434 = !DILocalVariable(name: "val", scope: !6435, file: !6143, line: 433, type: !660, align: 8)
!6435 = distinct !DILexicalBlock(scope: !6431, file: !6143, line: 433, column: 9)
!6436 = !DILocalVariable(name: "p3", scope: !6437, file: !6143, line: 438, type: !586, align: 8)
!6437 = distinct !DILexicalBlock(scope: !6431, file: !6143, line: 438, column: 9)
!6438 = !DILocalVariable(name: "p3_entry", scope: !6439, file: !6143, line: 439, type: !82, align: 8)
!6439 = distinct !DILexicalBlock(scope: !6437, file: !6143, line: 439, column: 9)
!6440 = !DILocalVariable(name: "residual", scope: !6441, file: !6143, line: 443, type: !895, align: 8)
!6441 = distinct !DILexicalBlock(scope: !6439, file: !6143, line: 443, column: 11)
!6442 = !DILocalVariable(name: "val", scope: !6443, file: !6143, line: 440, type: !660, align: 8)
!6443 = distinct !DILexicalBlock(scope: !6439, file: !6143, line: 440, column: 9)
!6444 = !DILocalVariable(name: "p2", scope: !6445, file: !6143, line: 445, type: !586, align: 8)
!6445 = distinct !DILexicalBlock(scope: !6439, file: !6143, line: 445, column: 9)
!6446 = !DILocalVariable(name: "p2_entry", scope: !6447, file: !6143, line: 446, type: !3515, align: 8)
!6447 = distinct !DILexicalBlock(scope: !6445, file: !6143, line: 446, column: 9)
!6448 = !DILocalVariable(name: "flags", scope: !6449, file: !6143, line: 447, type: !362, align: 8)
!6449 = distinct !DILexicalBlock(scope: !6447, file: !6143, line: 447, column: 9)
!6450 = !DILocalVariable(name: "frame", scope: !6451, file: !6143, line: 456, type: !678, align: 8)
!6451 = distinct !DILexicalBlock(scope: !6449, file: !6143, line: 456, column: 9)
!6452 = !DILocalVariable(name: "residual", scope: !6453, file: !6143, line: 457, type: !895, align: 8)
!6453 = distinct !DILexicalBlock(scope: !6449, file: !6143, line: 457, column: 91)
!6454 = !DILocalVariable(name: "val", scope: !6455, file: !6143, line: 456, type: !678, align: 8)
!6455 = distinct !DILexicalBlock(scope: !6449, file: !6143, line: 456, column: 21)
!6456 = !DILocation(line: 428, column: 9, scope: !6422)
!6457 = !DILocation(line: 429, column: 9, scope: !6422)
!6458 = !DILocation(line: 433, column: 9, scope: !6435)
!6459 = !DILocation(line: 440, column: 9, scope: !6443)
!6460 = !DILocation(line: 446, column: 13, scope: !6447)
!6461 = !DILocation(line: 447, column: 13, scope: !6449)
!6462 = !DILocation(line: 456, column: 13, scope: !6451)
!6463 = !DILocation(line: 456, column: 21, scope: !6455)
!6464 = !DILocation(line: 431, column: 18, scope: !6422)
!6465 = !DILocation(line: 431, column: 13, scope: !6429)
!6466 = !DILocation(line: 432, column: 25, scope: !6429)
!6467 = !DILocation(line: 432, column: 28, scope: !6429)
!6468 = !DILocation(line: 432, column: 24, scope: !6429)
!6469 = !DILocation(line: 432, column: 13, scope: !6431)
!6470 = !DILocation(line: 433, column: 9, scope: !6431)
!6471 = !DILocation(line: 438, column: 47, scope: !6431)
!6472 = !DILocation(line: 438, column: 33, scope: !6431)
!6473 = !DILocation(line: 438, column: 27, scope: !6431)
!6474 = !DILocation(line: 438, column: 13, scope: !6437)
!6475 = !DILocation(line: 439, column: 28, scope: !6437)
!6476 = !DILocation(line: 439, column: 25, scope: !6437)
!6477 = !DILocation(line: 439, column: 24, scope: !6437)
!6478 = !DILocation(line: 439, column: 13, scope: !6439)
!6479 = !DILocation(line: 440, column: 9, scope: !6439)
!6480 = !DILocation(line: 436, column: 11, scope: !6431)
!6481 = !DILocation(line: 436, column: 11, scope: !6433)
!6482 = !DILocation(line: 433, column: 9, scope: !6433)
!6483 = !DILocation(line: 461, column: 6, scope: !6422)
!6484 = !DILocation(line: 445, column: 47, scope: !6439)
!6485 = !DILocation(line: 445, column: 33, scope: !6439)
!6486 = !DILocation(line: 445, column: 27, scope: !6439)
!6487 = !DILocation(line: 445, column: 13, scope: !6445)
!6488 = !DILocation(line: 446, column: 32, scope: !6445)
!6489 = !DILocation(line: 446, column: 29, scope: !6445)
!6490 = !DILocation(line: 446, column: 24, scope: !6445)
!6491 = !DILocation(line: 447, column: 21, scope: !6447)
!6492 = !DILocation(line: 449, column: 13, scope: !6449)
!6493 = !DILocation(line: 449, column: 12, scope: !6449)
!6494 = !DILocation(line: 443, column: 11, scope: !6439)
!6495 = !DILocation(line: 443, column: 11, scope: !6441)
!6496 = !DILocation(line: 440, column: 9, scope: !6441)
!6497 = !DILocation(line: 452, column: 13, scope: !6449)
!6498 = !DILocation(line: 452, column: 12, scope: !6449)
!6499 = !DILocation(line: 450, column: 24, scope: !6449)
!6500 = !DILocation(line: 450, column: 20, scope: !6449)
!6501 = !DILocation(line: 1, column: 1, scope: !6502)
!6502 = !DILexicalBlockFile(scope: !6449, file: !4749, discriminator: 0)
!6503 = !DILocation(line: 456, column: 51, scope: !6449)
!6504 = !DILocation(line: 456, column: 21, scope: !6449)
!6505 = !DILocation(line: 457, column: 22, scope: !6449)
!6506 = !DILocation(line: 453, column: 24, scope: !6449)
!6507 = !DILocation(line: 453, column: 20, scope: !6449)
!6508 = !DILocation(line: 459, column: 9, scope: !6451)
!6509 = !DILocation(line: 460, column: 20, scope: !6451)
!6510 = !DILocation(line: 460, column: 12, scope: !6451)
!6511 = !DILocation(line: 460, column: 9, scope: !6451)
!6512 = !DILocation(line: 457, column: 91, scope: !6449)
!6513 = !DILocation(line: 457, column: 91, scope: !6453)
!6514 = !DILocation(line: 456, column: 21, scope: !6453)
!6515 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h724134d6da943fb8E", scope: !3263, file: !6143, line: 433, type: !6516, scopeLine: 433, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6518)
!6516 = !DISubroutineType(types: !6517)
!6517 = !{!877, !3262, !791}
!6518 = !{!6519, !6520}
!6519 = !DILocalVariable(name: "err", arg: 2, scope: !6515, file: !6143, line: 433, type: !791)
!6520 = !DILocalVariable(arg: 1, scope: !6515, file: !6143, line: 433, type: !3262)
!6521 = !DILocation(line: 433, column: 34, scope: !6515)
!6522 = !DILocation(line: 433, column: 35, scope: !6515)
!6523 = !DILocation(line: 433, column: 46, scope: !6515)
!6524 = !DILocation(line: 433, column: 40, scope: !6515)
!6525 = !DILocation(line: 434, column: 44, scope: !6515)
!6526 = !DILocation(line: 435, column: 38, scope: !6515)
!6527 = !DILocation(line: 436, column: 10, scope: !6515)
!6528 = distinct !DISubprogram(name: "{closure#1}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h978a4840fe1cfc11E", scope: !3263, file: !6143, line: 440, type: !6529, scopeLine: 440, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6531)
!6529 = !DISubroutineType(types: !6530)
!6530 = !{!877, !3586, !791}
!6531 = !{!6532, !6533}
!6532 = !DILocalVariable(name: "err", arg: 2, scope: !6528, file: !6143, line: 440, type: !791)
!6533 = !DILocalVariable(arg: 1, scope: !6528, file: !6143, line: 440, type: !3586)
!6534 = !DILocation(line: 440, column: 34, scope: !6528)
!6535 = !DILocation(line: 440, column: 35, scope: !6528)
!6536 = !DILocation(line: 440, column: 46, scope: !6528)
!6537 = !DILocation(line: 440, column: 40, scope: !6528)
!6538 = !DILocation(line: 441, column: 44, scope: !6528)
!6539 = !DILocation(line: 442, column: 38, scope: !6528)
!6540 = !DILocation(line: 443, column: 10, scope: !6528)
!6541 = distinct !DISubprogram(name: "{closure#2}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hb670919267de9d3cE", scope: !3263, file: !6143, line: 457, type: !6542, scopeLine: 457, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6544)
!6542 = !DISubroutineType(types: !6543)
!6543 = !{!877, !3511, !3358}
!6544 = !{!6545, !6546}
!6545 = !DILocalVariable(name: "p2_entry", scope: !6541, file: !6143, line: 446, type: !3515, align: 8)
!6546 = !DILocalVariable(arg: 2, scope: !6541, file: !6143, line: 457, type: !3358)
!6547 = !DILocation(line: 446, column: 13, scope: !6541)
!6548 = !DILocation(line: 457, column: 23, scope: !6541)
!6549 = !DILocation(line: 457, column: 74, scope: !6541)
!6550 = !DILocation(line: 457, column: 42, scope: !6541)
!6551 = !DILocation(line: 457, column: 90, scope: !6541)
!6552 = distinct !DISubprogram(name: "update_flags", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$12update_flags17h425e8ea7ab72fc91E", scope: !3264, file: !6143, line: 463, type: !6553, scopeLine: 463, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6570)
!6553 = !DISubroutineType(types: !6554)
!6554 = !{!6555, !6150, !870, !362}
!6555 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !189, file: !2, size: 128, align: 64, elements: !6556, templateParams: !19, identifier: "a0043cc71318bcb45b87b1b71cf702a7")
!6556 = !{!6557}
!6557 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6555, file: !2, size: 128, align: 64, elements: !6558, templateParams: !19, identifier: "8d87fbad937ca7689f11e84801794d5", discriminator: !6569)
!6558 = !{!6559, !6565}
!6559 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6557, file: !2, baseType: !6560, size: 128, align: 64, extraData: i64 0)
!6560 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6555, file: !2, size: 128, align: 64, elements: !6561, templateParams: !6563, identifier: "676eec702f327ee9b81b6215d95cc4d4")
!6561 = !{!6562}
!6562 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6560, file: !2, baseType: !867, size: 64, align: 64, offset: 64)
!6563 = !{!6564, !6266}
!6564 = !DITemplateTypeParameter(name: "T", type: !867)
!6565 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6557, file: !2, baseType: !6566, size: 128, align: 64, extraData: i64 1)
!6566 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6555, file: !2, size: 128, align: 64, elements: !6567, templateParams: !6563, identifier: "95cc21ff1a727a33ad3c9a0a9a0ba40e")
!6567 = !{!6568}
!6568 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6566, file: !2, baseType: !801, size: 8, align: 8, offset: 8)
!6569 = !DIDerivedType(tag: DW_TAG_member, scope: !6555, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6570 = !{!6571, !6572, !6573, !6574, !6576, !6578}
!6571 = !DILocalVariable(name: "self", arg: 1, scope: !6552, file: !6143, line: 464, type: !6150)
!6572 = !DILocalVariable(name: "page", arg: 2, scope: !6552, file: !6143, line: 465, type: !870)
!6573 = !DILocalVariable(name: "flags", arg: 3, scope: !6552, file: !6143, line: 466, type: !362)
!6574 = !DILocalVariable(name: "p4", scope: !6575, file: !6143, line: 469, type: !6164, align: 8)
!6575 = distinct !DILexicalBlock(scope: !6552, file: !6143, line: 469, column: 9)
!6576 = !DILocalVariable(name: "p3", scope: !6577, file: !6143, line: 475, type: !586, align: 8)
!6577 = distinct !DILexicalBlock(scope: !6575, file: !6143, line: 475, column: 9)
!6578 = !DILocalVariable(name: "p2", scope: !6579, file: !6143, line: 481, type: !586, align: 8)
!6579 = distinct !DILexicalBlock(scope: !6577, file: !6143, line: 481, column: 9)
!6580 = !DILocation(line: 464, column: 9, scope: !6552)
!6581 = !DILocation(line: 465, column: 9, scope: !6552)
!6582 = !DILocation(line: 466, column: 9, scope: !6552)
!6583 = !DILocation(line: 469, column: 18, scope: !6552)
!6584 = !DILocation(line: 469, column: 13, scope: !6575)
!6585 = !DILocation(line: 471, column: 12, scope: !6575)
!6586 = !DILocation(line: 471, column: 15, scope: !6575)
!6587 = !DILocation(line: 475, column: 47, scope: !6575)
!6588 = !DILocation(line: 475, column: 33, scope: !6575)
!6589 = !DILocation(line: 475, column: 27, scope: !6575)
!6590 = !DILocation(line: 475, column: 13, scope: !6577)
!6591 = !DILocation(line: 477, column: 15, scope: !6577)
!6592 = !DILocation(line: 477, column: 12, scope: !6577)
!6593 = !DILocation(line: 472, column: 24, scope: !6575)
!6594 = !DILocation(line: 472, column: 20, scope: !6575)
!6595 = !DILocation(line: 1, column: 1, scope: !6596)
!6596 = !DILexicalBlockFile(scope: !6575, file: !4749, discriminator: 0)
!6597 = !DILocation(line: 490, column: 6, scope: !6552)
!6598 = !DILocation(line: 481, column: 47, scope: !6577)
!6599 = !DILocation(line: 481, column: 33, scope: !6577)
!6600 = !DILocation(line: 481, column: 27, scope: !6577)
!6601 = !DILocation(line: 481, column: 13, scope: !6579)
!6602 = !DILocation(line: 483, column: 15, scope: !6579)
!6603 = !DILocation(line: 483, column: 12, scope: !6579)
!6604 = !DILocation(line: 478, column: 24, scope: !6577)
!6605 = !DILocation(line: 478, column: 20, scope: !6577)
!6606 = !DILocation(line: 1, column: 1, scope: !6607)
!6607 = !DILexicalBlockFile(scope: !6577, file: !4749, discriminator: 0)
!6608 = !DILocation(line: 487, column: 12, scope: !6579)
!6609 = !DILocation(line: 487, column: 9, scope: !6579)
!6610 = !DILocation(line: 487, column: 39, scope: !6579)
!6611 = !DILocation(line: 489, column: 12, scope: !6579)
!6612 = !DILocation(line: 489, column: 9, scope: !6579)
!6613 = !DILocation(line: 484, column: 24, scope: !6579)
!6614 = !DILocation(line: 484, column: 20, scope: !6579)
!6615 = distinct !DISubprogram(name: "set_flags_p4_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p4_entry17h5251ea956fa4deacE", scope: !3264, file: !6143, line: 492, type: !6616, scopeLine: 492, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6618)
!6616 = !DISubroutineType(types: !6617)
!6617 = !{!6308, !6150, !870, !362}
!6618 = !{!6619, !6620, !6621, !6622, !6624}
!6619 = !DILocalVariable(name: "self", arg: 1, scope: !6615, file: !6143, line: 493, type: !6150)
!6620 = !DILocalVariable(name: "page", arg: 2, scope: !6615, file: !6143, line: 494, type: !870)
!6621 = !DILocalVariable(name: "flags", arg: 3, scope: !6615, file: !6143, line: 495, type: !362)
!6622 = !DILocalVariable(name: "p4", scope: !6623, file: !6143, line: 497, type: !6164, align: 8)
!6623 = distinct !DILexicalBlock(scope: !6615, file: !6143, line: 497, column: 9)
!6624 = !DILocalVariable(name: "p4_entry", scope: !6625, file: !6143, line: 498, type: !3515, align: 8)
!6625 = distinct !DILexicalBlock(scope: !6623, file: !6143, line: 498, column: 9)
!6626 = !DILocation(line: 493, column: 9, scope: !6615)
!6627 = !DILocation(line: 494, column: 9, scope: !6615)
!6628 = !DILocation(line: 495, column: 9, scope: !6615)
!6629 = !DILocation(line: 497, column: 18, scope: !6615)
!6630 = !DILocation(line: 497, column: 13, scope: !6623)
!6631 = !DILocation(line: 498, column: 29, scope: !6623)
!6632 = !DILocation(line: 498, column: 32, scope: !6623)
!6633 = !DILocation(line: 498, column: 24, scope: !6623)
!6634 = !DILocation(line: 498, column: 13, scope: !6625)
!6635 = !DILocation(line: 500, column: 12, scope: !6625)
!6636 = !DILocation(line: 504, column: 9, scope: !6625)
!6637 = !DILocation(line: 506, column: 12, scope: !6625)
!6638 = !DILocation(line: 506, column: 9, scope: !6625)
!6639 = !DILocation(line: 507, column: 6, scope: !6615)
!6640 = !DILocation(line: 501, column: 24, scope: !6625)
!6641 = !DILocation(line: 501, column: 20, scope: !6625)
!6642 = distinct !DISubprogram(name: "set_flags_p3_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p3_entry17h9b32cab53cb49221E", scope: !3264, file: !6143, line: 509, type: !6616, scopeLine: 509, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6643)
!6643 = !{!6644, !6645, !6646, !6647, !6649, !6651}
!6644 = !DILocalVariable(name: "self", arg: 1, scope: !6642, file: !6143, line: 510, type: !6150)
!6645 = !DILocalVariable(name: "page", arg: 2, scope: !6642, file: !6143, line: 511, type: !870)
!6646 = !DILocalVariable(name: "flags", arg: 3, scope: !6642, file: !6143, line: 512, type: !362)
!6647 = !DILocalVariable(name: "p4", scope: !6648, file: !6143, line: 514, type: !6164, align: 8)
!6648 = distinct !DILexicalBlock(scope: !6642, file: !6143, line: 514, column: 9)
!6649 = !DILocalVariable(name: "p3", scope: !6650, file: !6143, line: 520, type: !586, align: 8)
!6650 = distinct !DILexicalBlock(scope: !6648, file: !6143, line: 520, column: 9)
!6651 = !DILocalVariable(name: "p3_entry", scope: !6652, file: !6143, line: 521, type: !3515, align: 8)
!6652 = distinct !DILexicalBlock(scope: !6650, file: !6143, line: 521, column: 9)
!6653 = !DILocation(line: 510, column: 9, scope: !6642)
!6654 = !DILocation(line: 511, column: 9, scope: !6642)
!6655 = !DILocation(line: 512, column: 9, scope: !6642)
!6656 = !DILocation(line: 514, column: 18, scope: !6642)
!6657 = !DILocation(line: 514, column: 13, scope: !6648)
!6658 = !DILocation(line: 516, column: 12, scope: !6648)
!6659 = !DILocation(line: 516, column: 15, scope: !6648)
!6660 = !DILocation(line: 520, column: 47, scope: !6648)
!6661 = !DILocation(line: 520, column: 33, scope: !6648)
!6662 = !DILocation(line: 520, column: 27, scope: !6648)
!6663 = !DILocation(line: 520, column: 13, scope: !6650)
!6664 = !DILocation(line: 521, column: 32, scope: !6650)
!6665 = !DILocation(line: 521, column: 29, scope: !6650)
!6666 = !DILocation(line: 521, column: 24, scope: !6650)
!6667 = !DILocation(line: 521, column: 13, scope: !6652)
!6668 = !DILocation(line: 523, column: 12, scope: !6652)
!6669 = !DILocation(line: 517, column: 24, scope: !6648)
!6670 = !DILocation(line: 517, column: 20, scope: !6648)
!6671 = !DILocation(line: 1, column: 1, scope: !6672)
!6672 = !DILexicalBlockFile(scope: !6648, file: !4749, discriminator: 0)
!6673 = !DILocation(line: 530, column: 6, scope: !6642)
!6674 = !DILocation(line: 527, column: 9, scope: !6652)
!6675 = !DILocation(line: 529, column: 12, scope: !6652)
!6676 = !DILocation(line: 529, column: 9, scope: !6652)
!6677 = !DILocation(line: 524, column: 24, scope: !6652)
!6678 = !DILocation(line: 524, column: 20, scope: !6652)
!6679 = distinct !DISubprogram(name: "set_flags_p2_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p2_entry17haaedc59600516a6dE", scope: !3264, file: !6143, line: 532, type: !6616, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6680)
!6680 = !{!6681, !6682, !6683}
!6681 = !DILocalVariable(name: "self", arg: 1, scope: !6679, file: !6143, line: 533, type: !6150)
!6682 = !DILocalVariable(name: "_page", arg: 2, scope: !6679, file: !6143, line: 534, type: !870)
!6683 = !DILocalVariable(name: "_flags", arg: 3, scope: !6679, file: !6143, line: 535, type: !362)
!6684 = !DILocation(line: 533, column: 9, scope: !6679)
!6685 = !DILocation(line: 534, column: 9, scope: !6679)
!6686 = !DILocation(line: 535, column: 9, scope: !6679)
!6687 = !DILocation(line: 537, column: 13, scope: !6679)
!6688 = !DILocation(line: 537, column: 9, scope: !6679)
!6689 = !DILocation(line: 538, column: 6, scope: !6679)
!6690 = distinct !DISubprogram(name: "translate_page", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page17hdd81787429586767E", scope: !3264, file: !6143, line: 540, type: !6691, scopeLine: 540, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6693)
!6691 = !DISubroutineType(types: !6692)
!6692 = !{!3542, !6375, !870}
!6693 = !{!6694, !6695, !6696, !6698, !6700, !6702, !6704}
!6694 = !DILocalVariable(name: "self", arg: 1, scope: !6690, file: !6143, line: 540, type: !6375)
!6695 = !DILocalVariable(name: "page", arg: 2, scope: !6690, file: !6143, line: 540, type: !870)
!6696 = !DILocalVariable(name: "p4", scope: !6697, file: !6143, line: 541, type: !585, align: 8)
!6697 = distinct !DILexicalBlock(scope: !6690, file: !6143, line: 541, column: 9)
!6698 = !DILocalVariable(name: "p3", scope: !6699, file: !6143, line: 547, type: !6383, align: 8)
!6699 = distinct !DILexicalBlock(scope: !6697, file: !6143, line: 547, column: 9)
!6700 = !DILocalVariable(name: "p3_entry", scope: !6701, file: !6143, line: 548, type: !82, align: 8)
!6701 = distinct !DILexicalBlock(scope: !6699, file: !6143, line: 548, column: 9)
!6702 = !DILocalVariable(name: "p2", scope: !6703, file: !6143, line: 554, type: !6383, align: 8)
!6703 = distinct !DILexicalBlock(scope: !6701, file: !6143, line: 554, column: 9)
!6704 = !DILocalVariable(name: "p2_entry", scope: !6705, file: !6143, line: 555, type: !82, align: 8)
!6705 = distinct !DILexicalBlock(scope: !6703, file: !6143, line: 555, column: 9)
!6706 = !DILocation(line: 540, column: 23, scope: !6690)
!6707 = !DILocation(line: 540, column: 30, scope: !6690)
!6708 = !DILocation(line: 555, column: 13, scope: !6705)
!6709 = !DILocation(line: 541, column: 18, scope: !6690)
!6710 = !DILocation(line: 541, column: 13, scope: !6697)
!6711 = !DILocation(line: 543, column: 12, scope: !6697)
!6712 = !DILocation(line: 543, column: 15, scope: !6697)
!6713 = !DILocation(line: 547, column: 43, scope: !6697)
!6714 = !DILocation(line: 547, column: 29, scope: !6697)
!6715 = !DILocation(line: 547, column: 27, scope: !6697)
!6716 = !DILocation(line: 547, column: 13, scope: !6699)
!6717 = !DILocation(line: 548, column: 28, scope: !6699)
!6718 = !DILocation(line: 548, column: 25, scope: !6699)
!6719 = !DILocation(line: 548, column: 24, scope: !6699)
!6720 = !DILocation(line: 548, column: 13, scope: !6701)
!6721 = !DILocation(line: 550, column: 12, scope: !6701)
!6722 = !DILocation(line: 544, column: 24, scope: !6697)
!6723 = !DILocation(line: 544, column: 20, scope: !6697)
!6724 = !DILocation(line: 1, column: 1, scope: !6725)
!6725 = !DILexicalBlockFile(scope: !6697, file: !4749, discriminator: 0)
!6726 = !DILocation(line: 563, column: 6, scope: !6690)
!6727 = !DILocation(line: 554, column: 43, scope: !6701)
!6728 = !DILocation(line: 554, column: 29, scope: !6701)
!6729 = !DILocation(line: 554, column: 27, scope: !6701)
!6730 = !DILocation(line: 554, column: 13, scope: !6703)
!6731 = !DILocation(line: 555, column: 28, scope: !6703)
!6732 = !DILocation(line: 555, column: 25, scope: !6703)
!6733 = !DILocation(line: 555, column: 24, scope: !6703)
!6734 = !DILocation(line: 557, column: 12, scope: !6705)
!6735 = !DILocation(line: 551, column: 24, scope: !6701)
!6736 = !DILocation(line: 551, column: 20, scope: !6701)
!6737 = !DILocation(line: 1, column: 1, scope: !6738)
!6738 = !DILexicalBlockFile(scope: !6701, file: !4749, discriminator: 0)
!6739 = !DILocation(line: 561, column: 39, scope: !6705)
!6740 = !DILocation(line: 561, column: 9, scope: !6705)
!6741 = !DILocation(line: 562, column: 22, scope: !6705)
!6742 = !DILocation(line: 558, column: 24, scope: !6705)
!6743 = !DILocation(line: 558, column: 20, scope: !6705)
!6744 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17hd6dfeb432f494796E", scope: !3557, file: !6143, line: 562, type: !6745, scopeLine: 562, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6747)
!6745 = !DISubroutineType(types: !6746)
!6746 = !{!3376, !3556, !3358}
!6747 = !{!6748, !6749}
!6748 = !DILocalVariable(name: "p2_entry", scope: !6744, file: !6143, line: 555, type: !82, align: 8)
!6749 = !DILocalVariable(arg: 2, scope: !6744, file: !6143, line: 562, type: !3358)
!6750 = !DILocation(line: 555, column: 13, scope: !6744)
!6751 = !DILocation(line: 562, column: 23, scope: !6744)
!6752 = !DILocation(line: 562, column: 78, scope: !6744)
!6753 = !DILocation(line: 562, column: 42, scope: !6744)
!6754 = !DILocation(line: 562, column: 94, scope: !6744)
!6755 = distinct !DISubprogram(name: "unmap", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap17h32cd21393263bd7aE", scope: !3294, file: !6143, line: 582, type: !6756, scopeLine: 582, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6758)
!6756 = !DISubroutineType(types: !6757)
!6757 = !{!992, !6150, !1007}
!6758 = !{!6759, !6760, !6761, !6763, !6765, !6767, !6769, !6771, !6773, !6775, !6777, !6779, !6781, !6783, !6785, !6787, !6789, !6791, !6793}
!6759 = !DILocalVariable(name: "self", arg: 1, scope: !6755, file: !6143, line: 583, type: !6150)
!6760 = !DILocalVariable(name: "page", arg: 2, scope: !6755, file: !6143, line: 584, type: !1007)
!6761 = !DILocalVariable(name: "p4", scope: !6762, file: !6143, line: 586, type: !6164, align: 8)
!6762 = distinct !DILexicalBlock(scope: !6755, file: !6143, line: 586, column: 9)
!6763 = !DILocalVariable(name: "p4_entry", scope: !6764, file: !6143, line: 587, type: !82, align: 8)
!6764 = distinct !DILexicalBlock(scope: !6762, file: !6143, line: 587, column: 9)
!6765 = !DILocalVariable(name: "residual", scope: !6766, file: !6143, line: 591, type: !895, align: 8)
!6766 = distinct !DILexicalBlock(scope: !6764, file: !6143, line: 591, column: 11)
!6767 = !DILocalVariable(name: "val", scope: !6768, file: !6143, line: 588, type: !660, align: 8)
!6768 = distinct !DILexicalBlock(scope: !6764, file: !6143, line: 588, column: 9)
!6769 = !DILocalVariable(name: "p3", scope: !6770, file: !6143, line: 593, type: !586, align: 8)
!6770 = distinct !DILexicalBlock(scope: !6764, file: !6143, line: 593, column: 9)
!6771 = !DILocalVariable(name: "p3_entry", scope: !6772, file: !6143, line: 594, type: !82, align: 8)
!6772 = distinct !DILexicalBlock(scope: !6770, file: !6143, line: 594, column: 9)
!6773 = !DILocalVariable(name: "residual", scope: !6774, file: !6143, line: 598, type: !895, align: 8)
!6774 = distinct !DILexicalBlock(scope: !6772, file: !6143, line: 598, column: 11)
!6775 = !DILocalVariable(name: "val", scope: !6776, file: !6143, line: 595, type: !660, align: 8)
!6776 = distinct !DILexicalBlock(scope: !6772, file: !6143, line: 595, column: 9)
!6777 = !DILocalVariable(name: "p2", scope: !6778, file: !6143, line: 600, type: !586, align: 8)
!6778 = distinct !DILexicalBlock(scope: !6772, file: !6143, line: 600, column: 9)
!6779 = !DILocalVariable(name: "p2_entry", scope: !6780, file: !6143, line: 601, type: !82, align: 8)
!6780 = distinct !DILexicalBlock(scope: !6778, file: !6143, line: 601, column: 9)
!6781 = !DILocalVariable(name: "residual", scope: !6782, file: !6143, line: 605, type: !895, align: 8)
!6782 = distinct !DILexicalBlock(scope: !6780, file: !6143, line: 605, column: 11)
!6783 = !DILocalVariable(name: "val", scope: !6784, file: !6143, line: 602, type: !660, align: 8)
!6784 = distinct !DILexicalBlock(scope: !6780, file: !6143, line: 602, column: 9)
!6785 = !DILocalVariable(name: "p1", scope: !6786, file: !6143, line: 607, type: !586, align: 8)
!6786 = distinct !DILexicalBlock(scope: !6780, file: !6143, line: 607, column: 9)
!6787 = !DILocalVariable(name: "p1_entry", scope: !6788, file: !6143, line: 608, type: !3515, align: 8)
!6788 = distinct !DILexicalBlock(scope: !6786, file: !6143, line: 608, column: 9)
!6789 = !DILocalVariable(name: "frame", scope: !6790, file: !6143, line: 610, type: !660, align: 8)
!6790 = distinct !DILexicalBlock(scope: !6788, file: !6143, line: 610, column: 9)
!6791 = !DILocalVariable(name: "residual", scope: !6792, file: !6143, line: 613, type: !895, align: 8)
!6792 = distinct !DILexicalBlock(scope: !6788, file: !6143, line: 613, column: 11)
!6793 = !DILocalVariable(name: "val", scope: !6794, file: !6143, line: 610, type: !660, align: 8)
!6794 = distinct !DILexicalBlock(scope: !6788, file: !6143, line: 610, column: 21)
!6795 = !DILocation(line: 583, column: 9, scope: !6755)
!6796 = !DILocation(line: 584, column: 9, scope: !6755)
!6797 = !DILocation(line: 588, column: 9, scope: !6768)
!6798 = !DILocation(line: 595, column: 9, scope: !6776)
!6799 = !DILocation(line: 602, column: 9, scope: !6784)
!6800 = !DILocation(line: 610, column: 13, scope: !6790)
!6801 = !DILocation(line: 610, column: 21, scope: !6794)
!6802 = !DILocation(line: 586, column: 18, scope: !6755)
!6803 = !DILocation(line: 586, column: 13, scope: !6762)
!6804 = !DILocation(line: 587, column: 25, scope: !6762)
!6805 = !DILocation(line: 587, column: 28, scope: !6762)
!6806 = !DILocation(line: 587, column: 24, scope: !6762)
!6807 = !DILocation(line: 587, column: 13, scope: !6764)
!6808 = !DILocation(line: 588, column: 9, scope: !6764)
!6809 = !DILocation(line: 593, column: 47, scope: !6764)
!6810 = !DILocation(line: 593, column: 33, scope: !6764)
!6811 = !DILocation(line: 593, column: 27, scope: !6764)
!6812 = !DILocation(line: 593, column: 13, scope: !6770)
!6813 = !DILocation(line: 594, column: 28, scope: !6770)
!6814 = !DILocation(line: 594, column: 25, scope: !6770)
!6815 = !DILocation(line: 594, column: 24, scope: !6770)
!6816 = !DILocation(line: 594, column: 13, scope: !6772)
!6817 = !DILocation(line: 595, column: 9, scope: !6772)
!6818 = !DILocation(line: 591, column: 11, scope: !6764)
!6819 = !DILocation(line: 591, column: 11, scope: !6766)
!6820 = !DILocation(line: 588, column: 9, scope: !6766)
!6821 = !DILocation(line: 617, column: 6, scope: !6755)
!6822 = !DILocation(line: 600, column: 47, scope: !6772)
!6823 = !DILocation(line: 600, column: 33, scope: !6772)
!6824 = !DILocation(line: 600, column: 27, scope: !6772)
!6825 = !DILocation(line: 600, column: 13, scope: !6778)
!6826 = !DILocation(line: 601, column: 28, scope: !6778)
!6827 = !DILocation(line: 601, column: 25, scope: !6778)
!6828 = !DILocation(line: 601, column: 24, scope: !6778)
!6829 = !DILocation(line: 601, column: 13, scope: !6780)
!6830 = !DILocation(line: 602, column: 9, scope: !6780)
!6831 = !DILocation(line: 598, column: 11, scope: !6772)
!6832 = !DILocation(line: 598, column: 11, scope: !6774)
!6833 = !DILocation(line: 595, column: 9, scope: !6774)
!6834 = !DILocation(line: 607, column: 47, scope: !6780)
!6835 = !DILocation(line: 607, column: 33, scope: !6780)
!6836 = !DILocation(line: 607, column: 27, scope: !6780)
!6837 = !DILocation(line: 607, column: 13, scope: !6786)
!6838 = !DILocation(line: 608, column: 32, scope: !6786)
!6839 = !DILocation(line: 608, column: 29, scope: !6786)
!6840 = !DILocation(line: 608, column: 24, scope: !6786)
!6841 = !DILocation(line: 608, column: 13, scope: !6788)
!6842 = !DILocation(line: 610, column: 21, scope: !6788)
!6843 = !DILocation(line: 605, column: 11, scope: !6780)
!6844 = !DILocation(line: 605, column: 11, scope: !6782)
!6845 = !DILocation(line: 602, column: 9, scope: !6782)
!6846 = !DILocation(line: 615, column: 9, scope: !6790)
!6847 = !DILocation(line: 616, column: 20, scope: !6790)
!6848 = !DILocation(line: 616, column: 12, scope: !6790)
!6849 = !DILocation(line: 616, column: 9, scope: !6790)
!6850 = !DILocation(line: 613, column: 11, scope: !6788)
!6851 = !DILocation(line: 613, column: 11, scope: !6792)
!6852 = !DILocation(line: 610, column: 21, scope: !6792)
!6853 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h3ae4e6719807eca6E", scope: !3293, file: !6143, line: 588, type: !6854, scopeLine: 588, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6856)
!6854 = !DISubroutineType(types: !6855)
!6855 = !{!877, !3672, !791}
!6856 = !{!6857, !6858}
!6857 = !DILocalVariable(name: "err", arg: 2, scope: !6853, file: !6143, line: 588, type: !791)
!6858 = !DILocalVariable(arg: 1, scope: !6853, file: !6143, line: 588, type: !3672)
!6859 = !DILocation(line: 588, column: 34, scope: !6853)
!6860 = !DILocation(line: 588, column: 35, scope: !6853)
!6861 = !DILocation(line: 588, column: 46, scope: !6853)
!6862 = !DILocation(line: 588, column: 40, scope: !6853)
!6863 = !DILocation(line: 589, column: 44, scope: !6853)
!6864 = !DILocation(line: 590, column: 38, scope: !6853)
!6865 = !DILocation(line: 591, column: 10, scope: !6853)
!6866 = distinct !DISubprogram(name: "{closure#1}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hce1fe54d3262b1a4E", scope: !3293, file: !6143, line: 595, type: !6867, scopeLine: 595, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6869)
!6867 = !DISubroutineType(types: !6868)
!6868 = !{!877, !3292, !791}
!6869 = !{!6870, !6871}
!6870 = !DILocalVariable(name: "err", arg: 2, scope: !6866, file: !6143, line: 595, type: !791)
!6871 = !DILocalVariable(arg: 1, scope: !6866, file: !6143, line: 595, type: !3292)
!6872 = !DILocation(line: 595, column: 34, scope: !6866)
!6873 = !DILocation(line: 595, column: 35, scope: !6866)
!6874 = !DILocation(line: 595, column: 46, scope: !6866)
!6875 = !DILocation(line: 595, column: 40, scope: !6866)
!6876 = !DILocation(line: 596, column: 44, scope: !6866)
!6877 = !DILocation(line: 597, column: 38, scope: !6866)
!6878 = !DILocation(line: 598, column: 10, scope: !6866)
!6879 = distinct !DISubprogram(name: "{closure#2}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hb3d19752aa802e0fE", scope: !3293, file: !6143, line: 602, type: !6880, scopeLine: 602, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6882)
!6880 = !DISubroutineType(types: !6881)
!6881 = !{!877, !3425, !791}
!6882 = !{!6883, !6884}
!6883 = !DILocalVariable(name: "err", arg: 2, scope: !6879, file: !6143, line: 602, type: !791)
!6884 = !DILocalVariable(arg: 1, scope: !6879, file: !6143, line: 602, type: !3425)
!6885 = !DILocation(line: 602, column: 34, scope: !6879)
!6886 = !DILocation(line: 602, column: 35, scope: !6879)
!6887 = !DILocation(line: 602, column: 46, scope: !6879)
!6888 = !DILocation(line: 602, column: 40, scope: !6879)
!6889 = !DILocation(line: 603, column: 44, scope: !6879)
!6890 = !DILocation(line: 604, column: 38, scope: !6879)
!6891 = !DILocation(line: 605, column: 10, scope: !6879)
!6892 = distinct !DISubprogram(name: "{closure#3}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h43a150eea3155e56E", scope: !3293, file: !6143, line: 610, type: !6893, scopeLine: 610, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6895)
!6893 = !DISubroutineType(types: !6894)
!6894 = !{!877, !3322, !791}
!6895 = !{!6896, !6897}
!6896 = !DILocalVariable(name: "err", arg: 2, scope: !6892, file: !6143, line: 610, type: !791)
!6897 = !DILocalVariable(arg: 1, scope: !6892, file: !6143, line: 610, type: !3322)
!6898 = !DILocation(line: 610, column: 46, scope: !6892)
!6899 = !DILocation(line: 610, column: 47, scope: !6892)
!6900 = !DILocation(line: 610, column: 58, scope: !6892)
!6901 = !DILocation(line: 610, column: 52, scope: !6892)
!6902 = !DILocation(line: 611, column: 44, scope: !6892)
!6903 = !DILocation(line: 612, column: 38, scope: !6892)
!6904 = !DILocation(line: 613, column: 10, scope: !6892)
!6905 = distinct !DISubprogram(name: "update_flags", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$12update_flags17h6640de2bce7a1d6cE", scope: !3294, file: !6143, line: 619, type: !6906, scopeLine: 619, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6923)
!6906 = !DISubroutineType(types: !6907)
!6907 = !{!6908, !6150, !1007, !362}
!6908 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !189, file: !2, size: 128, align: 64, elements: !6909, templateParams: !19, identifier: "d586c64fb91af792f907059d5ce48066")
!6909 = !{!6910}
!6910 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6908, file: !2, size: 128, align: 64, elements: !6911, templateParams: !19, identifier: "8ffb041a4a6a2f797ecb737044d3f99e", discriminator: !6922)
!6911 = !{!6912, !6918}
!6912 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6910, file: !2, baseType: !6913, size: 128, align: 64, extraData: i64 0)
!6913 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6908, file: !2, size: 128, align: 64, elements: !6914, templateParams: !6916, identifier: "f7d687e496814ec46684b9178f3b83a2")
!6914 = !{!6915}
!6915 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6913, file: !2, baseType: !1004, size: 64, align: 64, offset: 64)
!6916 = !{!6917, !6266}
!6917 = !DITemplateTypeParameter(name: "T", type: !1004)
!6918 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6910, file: !2, baseType: !6919, size: 128, align: 64, extraData: i64 1)
!6919 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6908, file: !2, size: 128, align: 64, elements: !6920, templateParams: !6916, identifier: "3d7e3cb3ed815b7917f7a840ba762584")
!6920 = !{!6921}
!6921 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6919, file: !2, baseType: !801, size: 8, align: 8, offset: 8)
!6922 = !DIDerivedType(tag: DW_TAG_member, scope: !6908, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6923 = !{!6924, !6925, !6926, !6927, !6929, !6931, !6933}
!6924 = !DILocalVariable(name: "self", arg: 1, scope: !6905, file: !6143, line: 620, type: !6150)
!6925 = !DILocalVariable(name: "page", arg: 2, scope: !6905, file: !6143, line: 621, type: !1007)
!6926 = !DILocalVariable(name: "flags", arg: 3, scope: !6905, file: !6143, line: 622, type: !362)
!6927 = !DILocalVariable(name: "p4", scope: !6928, file: !6143, line: 624, type: !6164, align: 8)
!6928 = distinct !DILexicalBlock(scope: !6905, file: !6143, line: 624, column: 9)
!6929 = !DILocalVariable(name: "p3", scope: !6930, file: !6143, line: 630, type: !586, align: 8)
!6930 = distinct !DILexicalBlock(scope: !6928, file: !6143, line: 630, column: 9)
!6931 = !DILocalVariable(name: "p2", scope: !6932, file: !6143, line: 636, type: !586, align: 8)
!6932 = distinct !DILexicalBlock(scope: !6930, file: !6143, line: 636, column: 9)
!6933 = !DILocalVariable(name: "p1", scope: !6934, file: !6143, line: 642, type: !586, align: 8)
!6934 = distinct !DILexicalBlock(scope: !6932, file: !6143, line: 642, column: 9)
!6935 = !DILocation(line: 620, column: 9, scope: !6905)
!6936 = !DILocation(line: 621, column: 9, scope: !6905)
!6937 = !DILocation(line: 622, column: 9, scope: !6905)
!6938 = !DILocation(line: 624, column: 18, scope: !6905)
!6939 = !DILocation(line: 624, column: 13, scope: !6928)
!6940 = !DILocation(line: 626, column: 12, scope: !6928)
!6941 = !DILocation(line: 626, column: 15, scope: !6928)
!6942 = !DILocation(line: 630, column: 47, scope: !6928)
!6943 = !DILocation(line: 630, column: 33, scope: !6928)
!6944 = !DILocation(line: 630, column: 27, scope: !6928)
!6945 = !DILocation(line: 630, column: 13, scope: !6930)
!6946 = !DILocation(line: 632, column: 15, scope: !6930)
!6947 = !DILocation(line: 632, column: 12, scope: !6930)
!6948 = !DILocation(line: 627, column: 24, scope: !6928)
!6949 = !DILocation(line: 627, column: 20, scope: !6928)
!6950 = !DILocation(line: 1, column: 1, scope: !6951)
!6951 = !DILexicalBlockFile(scope: !6928, file: !4749, discriminator: 0)
!6952 = !DILocation(line: 651, column: 6, scope: !6905)
!6953 = !DILocation(line: 636, column: 47, scope: !6930)
!6954 = !DILocation(line: 636, column: 33, scope: !6930)
!6955 = !DILocation(line: 636, column: 27, scope: !6930)
!6956 = !DILocation(line: 636, column: 13, scope: !6932)
!6957 = !DILocation(line: 638, column: 15, scope: !6932)
!6958 = !DILocation(line: 638, column: 12, scope: !6932)
!6959 = !DILocation(line: 633, column: 24, scope: !6930)
!6960 = !DILocation(line: 633, column: 20, scope: !6930)
!6961 = !DILocation(line: 1, column: 1, scope: !6962)
!6962 = !DILexicalBlockFile(scope: !6930, file: !4749, discriminator: 0)
!6963 = !DILocation(line: 642, column: 47, scope: !6932)
!6964 = !DILocation(line: 642, column: 33, scope: !6932)
!6965 = !DILocation(line: 642, column: 27, scope: !6932)
!6966 = !DILocation(line: 642, column: 13, scope: !6934)
!6967 = !DILocation(line: 644, column: 15, scope: !6934)
!6968 = !DILocation(line: 644, column: 12, scope: !6934)
!6969 = !DILocation(line: 639, column: 24, scope: !6932)
!6970 = !DILocation(line: 639, column: 20, scope: !6932)
!6971 = !DILocation(line: 1, column: 1, scope: !6972)
!6972 = !DILexicalBlockFile(scope: !6932, file: !4749, discriminator: 0)
!6973 = !DILocation(line: 648, column: 12, scope: !6934)
!6974 = !DILocation(line: 648, column: 9, scope: !6934)
!6975 = !DILocation(line: 650, column: 12, scope: !6934)
!6976 = !DILocation(line: 650, column: 9, scope: !6934)
!6977 = !DILocation(line: 645, column: 24, scope: !6934)
!6978 = !DILocation(line: 645, column: 20, scope: !6934)
!6979 = distinct !DISubprogram(name: "set_flags_p4_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p4_entry17h3cd5087c8f1680ceE", scope: !3294, file: !6143, line: 653, type: !6980, scopeLine: 653, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !6982)
!6980 = !DISubroutineType(types: !6981)
!6981 = !{!6308, !6150, !1007, !362}
!6982 = !{!6983, !6984, !6985, !6986, !6988}
!6983 = !DILocalVariable(name: "self", arg: 1, scope: !6979, file: !6143, line: 654, type: !6150)
!6984 = !DILocalVariable(name: "page", arg: 2, scope: !6979, file: !6143, line: 655, type: !1007)
!6985 = !DILocalVariable(name: "flags", arg: 3, scope: !6979, file: !6143, line: 656, type: !362)
!6986 = !DILocalVariable(name: "p4", scope: !6987, file: !6143, line: 658, type: !6164, align: 8)
!6987 = distinct !DILexicalBlock(scope: !6979, file: !6143, line: 658, column: 9)
!6988 = !DILocalVariable(name: "p4_entry", scope: !6989, file: !6143, line: 659, type: !3515, align: 8)
!6989 = distinct !DILexicalBlock(scope: !6987, file: !6143, line: 659, column: 9)
!6990 = !DILocation(line: 654, column: 9, scope: !6979)
!6991 = !DILocation(line: 655, column: 9, scope: !6979)
!6992 = !DILocation(line: 656, column: 9, scope: !6979)
!6993 = !DILocation(line: 658, column: 18, scope: !6979)
!6994 = !DILocation(line: 658, column: 13, scope: !6987)
!6995 = !DILocation(line: 659, column: 29, scope: !6987)
!6996 = !DILocation(line: 659, column: 32, scope: !6987)
!6997 = !DILocation(line: 659, column: 24, scope: !6987)
!6998 = !DILocation(line: 659, column: 13, scope: !6989)
!6999 = !DILocation(line: 661, column: 12, scope: !6989)
!7000 = !DILocation(line: 665, column: 9, scope: !6989)
!7001 = !DILocation(line: 667, column: 12, scope: !6989)
!7002 = !DILocation(line: 667, column: 9, scope: !6989)
!7003 = !DILocation(line: 668, column: 6, scope: !6979)
!7004 = !DILocation(line: 662, column: 24, scope: !6989)
!7005 = !DILocation(line: 662, column: 20, scope: !6989)
!7006 = distinct !DISubprogram(name: "set_flags_p3_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p3_entry17h4e38319dbacf4bc8E", scope: !3294, file: !6143, line: 670, type: !6980, scopeLine: 670, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7007)
!7007 = !{!7008, !7009, !7010, !7011, !7013, !7015}
!7008 = !DILocalVariable(name: "self", arg: 1, scope: !7006, file: !6143, line: 671, type: !6150)
!7009 = !DILocalVariable(name: "page", arg: 2, scope: !7006, file: !6143, line: 672, type: !1007)
!7010 = !DILocalVariable(name: "flags", arg: 3, scope: !7006, file: !6143, line: 673, type: !362)
!7011 = !DILocalVariable(name: "p4", scope: !7012, file: !6143, line: 675, type: !6164, align: 8)
!7012 = distinct !DILexicalBlock(scope: !7006, file: !6143, line: 675, column: 9)
!7013 = !DILocalVariable(name: "p3", scope: !7014, file: !6143, line: 681, type: !586, align: 8)
!7014 = distinct !DILexicalBlock(scope: !7012, file: !6143, line: 681, column: 9)
!7015 = !DILocalVariable(name: "p3_entry", scope: !7016, file: !6143, line: 682, type: !3515, align: 8)
!7016 = distinct !DILexicalBlock(scope: !7014, file: !6143, line: 682, column: 9)
!7017 = !DILocation(line: 671, column: 9, scope: !7006)
!7018 = !DILocation(line: 672, column: 9, scope: !7006)
!7019 = !DILocation(line: 673, column: 9, scope: !7006)
!7020 = !DILocation(line: 675, column: 18, scope: !7006)
!7021 = !DILocation(line: 675, column: 13, scope: !7012)
!7022 = !DILocation(line: 677, column: 12, scope: !7012)
!7023 = !DILocation(line: 677, column: 15, scope: !7012)
!7024 = !DILocation(line: 681, column: 47, scope: !7012)
!7025 = !DILocation(line: 681, column: 33, scope: !7012)
!7026 = !DILocation(line: 681, column: 27, scope: !7012)
!7027 = !DILocation(line: 681, column: 13, scope: !7014)
!7028 = !DILocation(line: 682, column: 32, scope: !7014)
!7029 = !DILocation(line: 682, column: 29, scope: !7014)
!7030 = !DILocation(line: 682, column: 24, scope: !7014)
!7031 = !DILocation(line: 682, column: 13, scope: !7016)
!7032 = !DILocation(line: 684, column: 12, scope: !7016)
!7033 = !DILocation(line: 678, column: 24, scope: !7012)
!7034 = !DILocation(line: 678, column: 20, scope: !7012)
!7035 = !DILocation(line: 1, column: 1, scope: !7036)
!7036 = !DILexicalBlockFile(scope: !7012, file: !4749, discriminator: 0)
!7037 = !DILocation(line: 691, column: 6, scope: !7006)
!7038 = !DILocation(line: 688, column: 9, scope: !7016)
!7039 = !DILocation(line: 690, column: 12, scope: !7016)
!7040 = !DILocation(line: 690, column: 9, scope: !7016)
!7041 = !DILocation(line: 685, column: 24, scope: !7016)
!7042 = !DILocation(line: 685, column: 20, scope: !7016)
!7043 = distinct !DISubprogram(name: "set_flags_p2_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p2_entry17h99975c05c063ebf3E", scope: !3294, file: !6143, line: 693, type: !6980, scopeLine: 693, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7044)
!7044 = !{!7045, !7046, !7047, !7048, !7050, !7052, !7054}
!7045 = !DILocalVariable(name: "self", arg: 1, scope: !7043, file: !6143, line: 694, type: !6150)
!7046 = !DILocalVariable(name: "page", arg: 2, scope: !7043, file: !6143, line: 695, type: !1007)
!7047 = !DILocalVariable(name: "flags", arg: 3, scope: !7043, file: !6143, line: 696, type: !362)
!7048 = !DILocalVariable(name: "p4", scope: !7049, file: !6143, line: 698, type: !6164, align: 8)
!7049 = distinct !DILexicalBlock(scope: !7043, file: !6143, line: 698, column: 9)
!7050 = !DILocalVariable(name: "p3", scope: !7051, file: !6143, line: 704, type: !586, align: 8)
!7051 = distinct !DILexicalBlock(scope: !7049, file: !6143, line: 704, column: 9)
!7052 = !DILocalVariable(name: "p2", scope: !7053, file: !6143, line: 710, type: !586, align: 8)
!7053 = distinct !DILexicalBlock(scope: !7051, file: !6143, line: 710, column: 9)
!7054 = !DILocalVariable(name: "p2_entry", scope: !7055, file: !6143, line: 711, type: !3515, align: 8)
!7055 = distinct !DILexicalBlock(scope: !7053, file: !6143, line: 711, column: 9)
!7056 = !DILocation(line: 694, column: 9, scope: !7043)
!7057 = !DILocation(line: 695, column: 9, scope: !7043)
!7058 = !DILocation(line: 696, column: 9, scope: !7043)
!7059 = !DILocation(line: 698, column: 18, scope: !7043)
!7060 = !DILocation(line: 698, column: 13, scope: !7049)
!7061 = !DILocation(line: 700, column: 12, scope: !7049)
!7062 = !DILocation(line: 700, column: 15, scope: !7049)
!7063 = !DILocation(line: 704, column: 47, scope: !7049)
!7064 = !DILocation(line: 704, column: 33, scope: !7049)
!7065 = !DILocation(line: 704, column: 27, scope: !7049)
!7066 = !DILocation(line: 704, column: 13, scope: !7051)
!7067 = !DILocation(line: 706, column: 15, scope: !7051)
!7068 = !DILocation(line: 706, column: 12, scope: !7051)
!7069 = !DILocation(line: 701, column: 24, scope: !7049)
!7070 = !DILocation(line: 701, column: 20, scope: !7049)
!7071 = !DILocation(line: 1, column: 1, scope: !7072)
!7072 = !DILexicalBlockFile(scope: !7049, file: !4749, discriminator: 0)
!7073 = !DILocation(line: 720, column: 6, scope: !7043)
!7074 = !DILocation(line: 710, column: 47, scope: !7051)
!7075 = !DILocation(line: 710, column: 33, scope: !7051)
!7076 = !DILocation(line: 710, column: 27, scope: !7051)
!7077 = !DILocation(line: 710, column: 13, scope: !7053)
!7078 = !DILocation(line: 711, column: 32, scope: !7053)
!7079 = !DILocation(line: 711, column: 29, scope: !7053)
!7080 = !DILocation(line: 711, column: 24, scope: !7053)
!7081 = !DILocation(line: 711, column: 13, scope: !7055)
!7082 = !DILocation(line: 713, column: 12, scope: !7055)
!7083 = !DILocation(line: 707, column: 24, scope: !7051)
!7084 = !DILocation(line: 707, column: 20, scope: !7051)
!7085 = !DILocation(line: 1, column: 1, scope: !7086)
!7086 = !DILexicalBlockFile(scope: !7051, file: !4749, discriminator: 0)
!7087 = !DILocation(line: 717, column: 9, scope: !7055)
!7088 = !DILocation(line: 719, column: 12, scope: !7055)
!7089 = !DILocation(line: 719, column: 9, scope: !7055)
!7090 = !DILocation(line: 714, column: 24, scope: !7055)
!7091 = !DILocation(line: 714, column: 20, scope: !7055)
!7092 = distinct !DISubprogram(name: "translate_page", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page17hd373ce810351491dE", scope: !3294, file: !6143, line: 722, type: !7093, scopeLine: 722, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7095)
!7093 = !DISubroutineType(types: !7094)
!7094 = !{!3366, !6375, !1007}
!7095 = !{!7096, !7097, !7098, !7100, !7102, !7104, !7106, !7108, !7110}
!7096 = !DILocalVariable(name: "self", arg: 1, scope: !7092, file: !6143, line: 722, type: !6375)
!7097 = !DILocalVariable(name: "page", arg: 2, scope: !7092, file: !6143, line: 722, type: !1007)
!7098 = !DILocalVariable(name: "p4", scope: !7099, file: !6143, line: 723, type: !585, align: 8)
!7099 = distinct !DILexicalBlock(scope: !7092, file: !6143, line: 723, column: 9)
!7100 = !DILocalVariable(name: "p3", scope: !7101, file: !6143, line: 729, type: !6383, align: 8)
!7101 = distinct !DILexicalBlock(scope: !7099, file: !6143, line: 729, column: 9)
!7102 = !DILocalVariable(name: "p3_entry", scope: !7103, file: !6143, line: 730, type: !82, align: 8)
!7103 = distinct !DILexicalBlock(scope: !7101, file: !6143, line: 730, column: 9)
!7104 = !DILocalVariable(name: "p2", scope: !7105, file: !6143, line: 736, type: !6383, align: 8)
!7105 = distinct !DILexicalBlock(scope: !7103, file: !6143, line: 736, column: 9)
!7106 = !DILocalVariable(name: "p2_entry", scope: !7107, file: !6143, line: 737, type: !82, align: 8)
!7107 = distinct !DILexicalBlock(scope: !7105, file: !6143, line: 737, column: 9)
!7108 = !DILocalVariable(name: "p1", scope: !7109, file: !6143, line: 743, type: !6383, align: 8)
!7109 = distinct !DILexicalBlock(scope: !7107, file: !6143, line: 743, column: 9)
!7110 = !DILocalVariable(name: "p1_entry", scope: !7111, file: !6143, line: 744, type: !82, align: 8)
!7111 = distinct !DILexicalBlock(scope: !7109, file: !6143, line: 744, column: 9)
!7112 = !DILocation(line: 722, column: 23, scope: !7092)
!7113 = !DILocation(line: 722, column: 30, scope: !7092)
!7114 = !DILocation(line: 744, column: 13, scope: !7111)
!7115 = !DILocation(line: 723, column: 18, scope: !7092)
!7116 = !DILocation(line: 723, column: 13, scope: !7099)
!7117 = !DILocation(line: 725, column: 12, scope: !7099)
!7118 = !DILocation(line: 725, column: 15, scope: !7099)
!7119 = !DILocation(line: 729, column: 43, scope: !7099)
!7120 = !DILocation(line: 729, column: 29, scope: !7099)
!7121 = !DILocation(line: 729, column: 27, scope: !7099)
!7122 = !DILocation(line: 729, column: 13, scope: !7101)
!7123 = !DILocation(line: 730, column: 28, scope: !7101)
!7124 = !DILocation(line: 730, column: 25, scope: !7101)
!7125 = !DILocation(line: 730, column: 24, scope: !7101)
!7126 = !DILocation(line: 730, column: 13, scope: !7103)
!7127 = !DILocation(line: 732, column: 12, scope: !7103)
!7128 = !DILocation(line: 726, column: 24, scope: !7099)
!7129 = !DILocation(line: 726, column: 20, scope: !7099)
!7130 = !DILocation(line: 1, column: 1, scope: !7131)
!7131 = !DILexicalBlockFile(scope: !7099, file: !4749, discriminator: 0)
!7132 = !DILocation(line: 752, column: 6, scope: !7092)
!7133 = !DILocation(line: 736, column: 43, scope: !7103)
!7134 = !DILocation(line: 736, column: 29, scope: !7103)
!7135 = !DILocation(line: 736, column: 27, scope: !7103)
!7136 = !DILocation(line: 736, column: 13, scope: !7105)
!7137 = !DILocation(line: 737, column: 28, scope: !7105)
!7138 = !DILocation(line: 737, column: 25, scope: !7105)
!7139 = !DILocation(line: 737, column: 24, scope: !7105)
!7140 = !DILocation(line: 737, column: 13, scope: !7107)
!7141 = !DILocation(line: 739, column: 12, scope: !7107)
!7142 = !DILocation(line: 733, column: 24, scope: !7103)
!7143 = !DILocation(line: 733, column: 20, scope: !7103)
!7144 = !DILocation(line: 1, column: 1, scope: !7145)
!7145 = !DILexicalBlockFile(scope: !7103, file: !4749, discriminator: 0)
!7146 = !DILocation(line: 743, column: 43, scope: !7107)
!7147 = !DILocation(line: 743, column: 29, scope: !7107)
!7148 = !DILocation(line: 743, column: 27, scope: !7107)
!7149 = !DILocation(line: 743, column: 13, scope: !7109)
!7150 = !DILocation(line: 744, column: 28, scope: !7109)
!7151 = !DILocation(line: 744, column: 25, scope: !7109)
!7152 = !DILocation(line: 744, column: 24, scope: !7109)
!7153 = !DILocation(line: 746, column: 12, scope: !7111)
!7154 = !DILocation(line: 740, column: 24, scope: !7107)
!7155 = !DILocation(line: 740, column: 20, scope: !7107)
!7156 = !DILocation(line: 1, column: 1, scope: !7157)
!7157 = !DILexicalBlockFile(scope: !7107, file: !4749, discriminator: 0)
!7158 = !DILocation(line: 750, column: 39, scope: !7111)
!7159 = !DILocation(line: 750, column: 9, scope: !7111)
!7160 = !DILocation(line: 751, column: 22, scope: !7111)
!7161 = !DILocation(line: 747, column: 24, scope: !7111)
!7162 = !DILocation(line: 747, column: 20, scope: !7111)
!7163 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h9b8bf1ff8d5d84e6E", scope: !3395, file: !6143, line: 751, type: !7164, scopeLine: 751, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7166)
!7164 = !DISubroutineType(types: !7165)
!7165 = !{!3376, !3394, !3358}
!7166 = !{!7167, !7168}
!7167 = !DILocalVariable(name: "p1_entry", scope: !7163, file: !6143, line: 744, type: !82, align: 8)
!7168 = !DILocalVariable(arg: 2, scope: !7163, file: !6143, line: 751, type: !3358)
!7169 = !DILocation(line: 744, column: 13, scope: !7163)
!7170 = !DILocation(line: 751, column: 23, scope: !7163)
!7171 = !DILocation(line: 751, column: 78, scope: !7163)
!7172 = !DILocation(line: 751, column: 42, scope: !7163)
!7173 = !DILocation(line: 751, column: 94, scope: !7163)
!7174 = distinct !DISubprogram(name: "translate", linkageName: "_ZN142_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Translate$GT$9translate17h80f369b090d3f9a5E", scope: !7175, file: !6143, line: 757, type: !7176, scopeLine: 757, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7195)
!7175 = !DINamespace(name: "{impl#4}", scope: !806)
!7176 = !DISubroutineType(types: !7177)
!7177 = !{!7178, !6375, !13}
!7178 = !DICompositeType(tag: DW_TAG_structure_type, name: "TranslateResult", scope: !322, file: !2, size: 256, align: 64, elements: !7179, templateParams: !19, identifier: "e4f77c1cc72c5db1d28f47e80f9aad60")
!7179 = !{!7180}
!7180 = !DICompositeType(tag: DW_TAG_variant_part, scope: !7178, file: !2, size: 256, align: 64, elements: !7181, templateParams: !19, identifier: "b09a507a35473bc965d751788c68af70", discriminator: !7194)
!7181 = !{!7182, !7188, !7190}
!7182 = !DIDerivedType(tag: DW_TAG_member, name: "Mapped", scope: !7180, file: !2, baseType: !7183, size: 256, align: 64)
!7183 = !DICompositeType(tag: DW_TAG_structure_type, name: "Mapped", scope: !7178, file: !2, size: 256, align: 64, elements: !7184, templateParams: !19, identifier: "c41f0b541028305952e11549d9864fa8")
!7184 = !{!7185, !7186, !7187}
!7185 = !DIDerivedType(tag: DW_TAG_member, name: "frame", scope: !7183, file: !2, baseType: !652, size: 128, align: 64)
!7186 = !DIDerivedType(tag: DW_TAG_member, name: "offset", scope: !7183, file: !2, baseType: !18, size: 64, align: 64, offset: 128)
!7187 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !7183, file: !2, baseType: !362, size: 64, align: 64, offset: 192)
!7188 = !DIDerivedType(tag: DW_TAG_member, name: "NotMapped", scope: !7180, file: !2, baseType: !7189, size: 256, align: 64, extraData: i64 3)
!7189 = !DICompositeType(tag: DW_TAG_structure_type, name: "NotMapped", scope: !7178, file: !2, size: 256, align: 64, elements: !19, identifier: "a7b6ab8771e4c3187ee17b8132df8137")
!7190 = !DIDerivedType(tag: DW_TAG_member, name: "InvalidFrameAddress", scope: !7180, file: !2, baseType: !7191, size: 256, align: 64, extraData: i64 4)
!7191 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvalidFrameAddress", scope: !7178, file: !2, size: 256, align: 64, elements: !7192, templateParams: !19, identifier: "acf40933c4de3f9e21cdfc1ba88e6b08")
!7192 = !{!7193}
!7193 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7191, file: !2, baseType: !351, size: 64, align: 64, offset: 64)
!7194 = !DIDerivedType(tag: DW_TAG_member, scope: !7178, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!7195 = !{!7196, !7197, !7198, !7200, !7202, !7204, !7206, !7208, !7210, !7212, !7214, !7216, !7218, !7220, !7222, !7224, !7226, !7228, !7230, !7232, !7234, !7236, !7238}
!7196 = !DILocalVariable(name: "self", arg: 1, scope: !7174, file: !6143, line: 757, type: !6375)
!7197 = !DILocalVariable(name: "addr", arg: 2, scope: !7174, file: !6143, line: 757, type: !13)
!7198 = !DILocalVariable(name: "page", scope: !7199, file: !6143, line: 758, type: !1007, align: 8)
!7199 = distinct !DILexicalBlock(scope: !7174, file: !6143, line: 758, column: 9)
!7200 = !DILocalVariable(name: "p4", scope: !7201, file: !6143, line: 760, type: !585, align: 8)
!7201 = distinct !DILexicalBlock(scope: !7199, file: !6143, line: 760, column: 9)
!7202 = !DILocalVariable(name: "p4_entry", scope: !7203, file: !6143, line: 761, type: !82, align: 8)
!7203 = distinct !DILexicalBlock(scope: !7201, file: !6143, line: 761, column: 9)
!7204 = !DILocalVariable(name: "p3", scope: !7205, file: !6143, line: 769, type: !6383, align: 8)
!7205 = distinct !DILexicalBlock(scope: !7203, file: !6143, line: 769, column: 9)
!7206 = !DILocalVariable(name: "p3_entry", scope: !7207, file: !6143, line: 770, type: !82, align: 8)
!7207 = distinct !DILexicalBlock(scope: !7205, file: !6143, line: 770, column: 9)
!7208 = !DILocalVariable(name: "entry", scope: !7209, file: !6143, line: 775, type: !82, align: 8)
!7209 = distinct !DILexicalBlock(scope: !7207, file: !6143, line: 775, column: 13)
!7210 = !DILocalVariable(name: "frame", scope: !7211, file: !6143, line: 776, type: !694, align: 8)
!7211 = distinct !DILexicalBlock(scope: !7209, file: !6143, line: 776, column: 13)
!7212 = !DILocalVariable(name: "offset", scope: !7213, file: !6143, line: 777, type: !18, align: 8)
!7213 = distinct !DILexicalBlock(scope: !7211, file: !6143, line: 777, column: 13)
!7214 = !DILocalVariable(name: "flags", scope: !7215, file: !6143, line: 778, type: !362, align: 8)
!7215 = distinct !DILexicalBlock(scope: !7213, file: !6143, line: 778, column: 13)
!7216 = !DILocalVariable(name: "p2", scope: !7217, file: !6143, line: 786, type: !6383, align: 8)
!7217 = distinct !DILexicalBlock(scope: !7207, file: !6143, line: 786, column: 9)
!7218 = !DILocalVariable(name: "p2_entry", scope: !7219, file: !6143, line: 787, type: !82, align: 8)
!7219 = distinct !DILexicalBlock(scope: !7217, file: !6143, line: 787, column: 9)
!7220 = !DILocalVariable(name: "entry", scope: !7221, file: !6143, line: 792, type: !82, align: 8)
!7221 = distinct !DILexicalBlock(scope: !7219, file: !6143, line: 792, column: 13)
!7222 = !DILocalVariable(name: "frame", scope: !7223, file: !6143, line: 793, type: !678, align: 8)
!7223 = distinct !DILexicalBlock(scope: !7221, file: !6143, line: 793, column: 13)
!7224 = !DILocalVariable(name: "offset", scope: !7225, file: !6143, line: 794, type: !18, align: 8)
!7225 = distinct !DILexicalBlock(scope: !7223, file: !6143, line: 794, column: 13)
!7226 = !DILocalVariable(name: "flags", scope: !7227, file: !6143, line: 795, type: !362, align: 8)
!7227 = distinct !DILexicalBlock(scope: !7225, file: !6143, line: 795, column: 13)
!7228 = !DILocalVariable(name: "p1", scope: !7229, file: !6143, line: 803, type: !6383, align: 8)
!7229 = distinct !DILexicalBlock(scope: !7219, file: !6143, line: 803, column: 9)
!7230 = !DILocalVariable(name: "p1_entry", scope: !7231, file: !6143, line: 804, type: !82, align: 8)
!7231 = distinct !DILexicalBlock(scope: !7229, file: !6143, line: 804, column: 9)
!7232 = !DILocalVariable(name: "frame", scope: !7233, file: !6143, line: 812, type: !660, align: 8)
!7233 = distinct !DILexicalBlock(scope: !7231, file: !6143, line: 812, column: 9)
!7234 = !DILocalVariable(name: "frame", scope: !7235, file: !6143, line: 813, type: !660, align: 8)
!7235 = distinct !DILexicalBlock(scope: !7231, file: !6143, line: 813, column: 13)
!7236 = !DILocalVariable(name: "offset", scope: !7237, file: !6143, line: 816, type: !18, align: 8)
!7237 = distinct !DILexicalBlock(scope: !7233, file: !6143, line: 816, column: 9)
!7238 = !DILocalVariable(name: "flags", scope: !7239, file: !6143, line: 817, type: !362, align: 8)
!7239 = distinct !DILexicalBlock(scope: !7237, file: !6143, line: 817, column: 9)
!7240 = !DILocation(line: 757, column: 18, scope: !7174)
!7241 = !DILocation(line: 757, column: 25, scope: !7174)
!7242 = !DILocation(line: 758, column: 13, scope: !7199)
!7243 = !DILocation(line: 776, column: 17, scope: !7211)
!7244 = !DILocation(line: 793, column: 17, scope: !7223)
!7245 = !DILocation(line: 812, column: 13, scope: !7233)
!7246 = !DILocation(line: 813, column: 16, scope: !7235)
!7247 = !DILocation(line: 758, column: 20, scope: !7174)
!7248 = !DILocation(line: 760, column: 18, scope: !7199)
!7249 = !DILocation(line: 760, column: 13, scope: !7201)
!7250 = !DILocation(line: 761, column: 25, scope: !7201)
!7251 = !DILocation(line: 761, column: 28, scope: !7201)
!7252 = !DILocation(line: 761, column: 24, scope: !7201)
!7253 = !DILocation(line: 761, column: 13, scope: !7203)
!7254 = !DILocation(line: 762, column: 12, scope: !7203)
!7255 = !DILocation(line: 765, column: 12, scope: !7203)
!7256 = !DILocation(line: 763, column: 20, scope: !7203)
!7257 = !DILocation(line: 1, column: 1, scope: !7258)
!7258 = !DILexicalBlockFile(scope: !7203, file: !4749, discriminator: 0)
!7259 = !DILocation(line: 823, column: 6, scope: !7174)
!7260 = !DILocation(line: 769, column: 37, scope: !7203)
!7261 = !DILocation(line: 769, column: 43, scope: !7203)
!7262 = !DILocation(line: 769, column: 29, scope: !7203)
!7263 = !DILocation(line: 769, column: 27, scope: !7203)
!7264 = !DILocation(line: 769, column: 13, scope: !7205)
!7265 = !DILocation(line: 770, column: 28, scope: !7205)
!7266 = !DILocation(line: 770, column: 25, scope: !7205)
!7267 = !DILocation(line: 770, column: 24, scope: !7205)
!7268 = !DILocation(line: 770, column: 13, scope: !7207)
!7269 = !DILocation(line: 771, column: 12, scope: !7207)
!7270 = !DILocation(line: 766, column: 13, scope: !7203)
!7271 = !DILocation(line: 774, column: 12, scope: !7207)
!7272 = !DILocation(line: 772, column: 20, scope: !7207)
!7273 = !DILocation(line: 1, column: 1, scope: !7274)
!7274 = !DILexicalBlockFile(scope: !7207, file: !4749, discriminator: 0)
!7275 = !DILocation(line: 786, column: 37, scope: !7207)
!7276 = !DILocation(line: 786, column: 43, scope: !7207)
!7277 = !DILocation(line: 786, column: 29, scope: !7207)
!7278 = !DILocation(line: 786, column: 27, scope: !7207)
!7279 = !DILocation(line: 786, column: 13, scope: !7217)
!7280 = !DILocation(line: 787, column: 28, scope: !7217)
!7281 = !DILocation(line: 787, column: 25, scope: !7217)
!7282 = !DILocation(line: 787, column: 24, scope: !7217)
!7283 = !DILocation(line: 787, column: 13, scope: !7219)
!7284 = !DILocation(line: 788, column: 12, scope: !7219)
!7285 = !DILocation(line: 775, column: 29, scope: !7207)
!7286 = !DILocation(line: 775, column: 26, scope: !7207)
!7287 = !DILocation(line: 775, column: 25, scope: !7207)
!7288 = !DILocation(line: 775, column: 17, scope: !7209)
!7289 = !DILocation(line: 776, column: 55, scope: !7209)
!7290 = !DILocation(line: 776, column: 25, scope: !7209)
!7291 = !DILocation(line: 777, column: 26, scope: !7211)
!7292 = !DILocation(line: 777, column: 17, scope: !7213)
!7293 = !DILocation(line: 778, column: 25, scope: !7213)
!7294 = !DILocation(line: 778, column: 17, scope: !7215)
!7295 = !DILocation(line: 780, column: 46, scope: !7215)
!7296 = !DILocation(line: 780, column: 24, scope: !7215)
!7297 = !DILocation(line: 779, column: 20, scope: !7215)
!7298 = !DILocation(line: 791, column: 12, scope: !7219)
!7299 = !DILocation(line: 789, column: 20, scope: !7219)
!7300 = !DILocation(line: 1, column: 1, scope: !7301)
!7301 = !DILexicalBlockFile(scope: !7219, file: !4749, discriminator: 0)
!7302 = !DILocation(line: 803, column: 37, scope: !7219)
!7303 = !DILocation(line: 803, column: 43, scope: !7219)
!7304 = !DILocation(line: 803, column: 29, scope: !7219)
!7305 = !DILocation(line: 803, column: 27, scope: !7219)
!7306 = !DILocation(line: 803, column: 13, scope: !7229)
!7307 = !DILocation(line: 804, column: 28, scope: !7229)
!7308 = !DILocation(line: 804, column: 25, scope: !7229)
!7309 = !DILocation(line: 804, column: 24, scope: !7229)
!7310 = !DILocation(line: 804, column: 13, scope: !7231)
!7311 = !DILocation(line: 805, column: 12, scope: !7231)
!7312 = !DILocation(line: 792, column: 29, scope: !7219)
!7313 = !DILocation(line: 792, column: 26, scope: !7219)
!7314 = !DILocation(line: 792, column: 25, scope: !7219)
!7315 = !DILocation(line: 792, column: 17, scope: !7221)
!7316 = !DILocation(line: 793, column: 55, scope: !7221)
!7317 = !DILocation(line: 793, column: 25, scope: !7221)
!7318 = !DILocation(line: 794, column: 26, scope: !7223)
!7319 = !DILocation(line: 794, column: 17, scope: !7225)
!7320 = !DILocation(line: 795, column: 25, scope: !7225)
!7321 = !DILocation(line: 795, column: 17, scope: !7227)
!7322 = !DILocation(line: 797, column: 46, scope: !7227)
!7323 = !DILocation(line: 797, column: 24, scope: !7227)
!7324 = !DILocation(line: 796, column: 20, scope: !7227)
!7325 = !DILocation(line: 808, column: 12, scope: !7231)
!7326 = !DILocation(line: 806, column: 20, scope: !7231)
!7327 = !DILocation(line: 1, column: 1, scope: !7328)
!7328 = !DILexicalBlockFile(scope: !7231, file: !4749, discriminator: 0)
!7329 = !DILocation(line: 812, column: 57, scope: !7231)
!7330 = !DILocation(line: 812, column: 27, scope: !7231)
!7331 = !DILocation(line: 812, column: 21, scope: !7231)
!7332 = !DILocation(line: 809, column: 13, scope: !7231)
!7333 = !DILocation(line: 813, column: 16, scope: !7231)
!7334 = !DILocation(line: 816, column: 32, scope: !7233)
!7335 = !DILocation(line: 816, column: 22, scope: !7233)
!7336 = !DILocation(line: 816, column: 13, scope: !7237)
!7337 = !DILocation(line: 817, column: 21, scope: !7237)
!7338 = !DILocation(line: 817, column: 13, scope: !7239)
!7339 = !DILocation(line: 819, column: 20, scope: !7239)
!7340 = !DILocation(line: 818, column: 9, scope: !7239)
!7341 = !DILocation(line: 814, column: 83, scope: !7231)
!7342 = !DILocation(line: 814, column: 46, scope: !7231)
!7343 = !DILocation(line: 762, column: 33, scope: !7203)
!7344 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Display$GT$3fmt17hcae3bd37c8607b6eE", scope: !7345, file: !6143, line: 936, type: !7346, scopeLine: 936, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7349)
!7345 = !DINamespace(name: "{impl#6}", scope: !806)
!7346 = !DISubroutineType(types: !7347)
!7347 = !{!188, !7348, !206}
!7348 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::recursive_page_table::InvalidPageTable", baseType: !805, size: 64, align: 64, dwarfAddressSpace: 0)
!7349 = !{!7350, !7351}
!7350 = !DILocalVariable(name: "self", arg: 1, scope: !7344, file: !6143, line: 936, type: !7348)
!7351 = !DILocalVariable(name: "f", arg: 2, scope: !7344, file: !6143, line: 936, type: !206)
!7352 = !DILocation(line: 936, column: 12, scope: !7344)
!7353 = !DILocation(line: 936, column: 19, scope: !7344)
!7354 = !DILocation(line: 937, column: 15, scope: !7344)
!7355 = !DILocation(line: 937, column: 9, scope: !7344)
!7356 = !DILocation(line: 939, column: 17, scope: !7344)
!7357 = !DILocation(line: 941, column: 44, scope: !7344)
!7358 = !DILocation(line: 943, column: 6, scope: !7344)
!7359 = distinct !DISubprogram(name: "p3_ptr<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h15ca291a635430afE", scope: !806, file: !6143, line: 947, type: !7360, scopeLine: 947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, retainedNodes: !7362)
!7360 = !DISubroutineType(types: !7361)
!7361 = !{!4575, !964, !632}
!7362 = !{!7363, !7364}
!7363 = !DILocalVariable(name: "page", arg: 1, scope: !7359, file: !6143, line: 947, type: !964)
!7364 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7359, file: !6143, line: 947, type: !632)
!7365 = !DILocation(line: 947, column: 24, scope: !7359)
!7366 = !DILocation(line: 947, column: 39, scope: !7359)
!7367 = !DILocation(line: 948, column: 5, scope: !7359)
!7368 = !DILocation(line: 949, column: 2, scope: !7359)
!7369 = distinct !DISubprogram(name: "p3_ptr<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17had077ac26c7328f3E", scope: !806, file: !6143, line: 947, type: !7370, scopeLine: 947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !7372)
!7370 = !DISubroutineType(types: !7371)
!7371 = !{!4575, !870, !632}
!7372 = !{!7373, !7374}
!7373 = !DILocalVariable(name: "page", arg: 1, scope: !7369, file: !6143, line: 947, type: !870)
!7374 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7369, file: !6143, line: 947, type: !632)
!7375 = !DILocation(line: 947, column: 24, scope: !7369)
!7376 = !DILocation(line: 947, column: 39, scope: !7369)
!7377 = !DILocation(line: 948, column: 5, scope: !7369)
!7378 = !DILocation(line: 949, column: 2, scope: !7369)
!7379 = distinct !DISubprogram(name: "p3_ptr<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17he8d7b0b1dc699bd0E", scope: !806, file: !6143, line: 947, type: !7380, scopeLine: 947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !7382)
!7380 = !DISubroutineType(types: !7381)
!7381 = !{!4575, !1007, !632}
!7382 = !{!7383, !7384}
!7383 = !DILocalVariable(name: "page", arg: 1, scope: !7379, file: !6143, line: 947, type: !1007)
!7384 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7379, file: !6143, line: 947, type: !632)
!7385 = !DILocation(line: 947, column: 24, scope: !7379)
!7386 = !DILocation(line: 947, column: 39, scope: !7379)
!7387 = !DILocation(line: 948, column: 5, scope: !7379)
!7388 = !DILocation(line: 949, column: 2, scope: !7379)
!7389 = distinct !DISubprogram(name: "p3_page<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h203ec7a5d020d823E", scope: !806, file: !6143, line: 952, type: !7390, scopeLine: 952, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, retainedNodes: !7392)
!7390 = !DISubroutineType(types: !7391)
!7391 = !{!1007, !964, !632}
!7392 = !{!7393, !7394}
!7393 = !DILocalVariable(name: "page", arg: 1, scope: !7389, file: !6143, line: 952, type: !964)
!7394 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7389, file: !6143, line: 952, type: !632)
!7395 = !DILocation(line: 952, column: 25, scope: !7389)
!7396 = !DILocation(line: 952, column: 40, scope: !7389)
!7397 = !DILocation(line: 957, column: 9, scope: !7389)
!7398 = !DILocation(line: 953, column: 5, scope: !7389)
!7399 = !DILocation(line: 959, column: 2, scope: !7389)
!7400 = distinct !DISubprogram(name: "p3_page<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h6698decc626e28fbE", scope: !806, file: !6143, line: 952, type: !7401, scopeLine: 952, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !7403)
!7401 = !DISubroutineType(types: !7402)
!7402 = !{!1007, !1007, !632}
!7403 = !{!7404, !7405}
!7404 = !DILocalVariable(name: "page", arg: 1, scope: !7400, file: !6143, line: 952, type: !1007)
!7405 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7400, file: !6143, line: 952, type: !632)
!7406 = !DILocation(line: 952, column: 25, scope: !7400)
!7407 = !DILocation(line: 952, column: 40, scope: !7400)
!7408 = !DILocation(line: 957, column: 9, scope: !7400)
!7409 = !DILocation(line: 953, column: 5, scope: !7400)
!7410 = !DILocation(line: 959, column: 2, scope: !7400)
!7411 = distinct !DISubprogram(name: "p3_page<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17hb30172d76400bc8dE", scope: !806, file: !6143, line: 952, type: !7412, scopeLine: 952, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !7414)
!7412 = !DISubroutineType(types: !7413)
!7413 = !{!1007, !870, !632}
!7414 = !{!7415, !7416}
!7415 = !DILocalVariable(name: "page", arg: 1, scope: !7411, file: !6143, line: 952, type: !870)
!7416 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7411, file: !6143, line: 952, type: !632)
!7417 = !DILocation(line: 952, column: 25, scope: !7411)
!7418 = !DILocation(line: 952, column: 40, scope: !7411)
!7419 = !DILocation(line: 957, column: 9, scope: !7411)
!7420 = !DILocation(line: 953, column: 5, scope: !7411)
!7421 = !DILocation(line: 959, column: 2, scope: !7411)
!7422 = distinct !DISubprogram(name: "p2_ptr<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h54fcde006a0de1caE", scope: !806, file: !6143, line: 962, type: !7370, scopeLine: 962, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !7423)
!7423 = !{!7424, !7425}
!7424 = !DILocalVariable(name: "page", arg: 1, scope: !7422, file: !6143, line: 962, type: !870)
!7425 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7422, file: !6143, line: 962, type: !632)
!7426 = !DILocation(line: 962, column: 32, scope: !7422)
!7427 = !DILocation(line: 962, column: 47, scope: !7422)
!7428 = !DILocation(line: 963, column: 5, scope: !7422)
!7429 = !DILocation(line: 964, column: 2, scope: !7422)
!7430 = distinct !DISubprogram(name: "p2_ptr<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17hf659ea904b1883b8E", scope: !806, file: !6143, line: 962, type: !7380, scopeLine: 962, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !7431)
!7431 = !{!7432, !7433}
!7432 = !DILocalVariable(name: "page", arg: 1, scope: !7430, file: !6143, line: 962, type: !1007)
!7433 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7430, file: !6143, line: 962, type: !632)
!7434 = !DILocation(line: 962, column: 32, scope: !7430)
!7435 = !DILocation(line: 962, column: 47, scope: !7430)
!7436 = !DILocation(line: 963, column: 5, scope: !7430)
!7437 = !DILocation(line: 964, column: 2, scope: !7430)
!7438 = distinct !DISubprogram(name: "p2_page<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h17e4a9059091d602E", scope: !806, file: !6143, line: 967, type: !7412, scopeLine: 967, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !7439)
!7439 = !{!7440, !7441}
!7440 = !DILocalVariable(name: "page", arg: 1, scope: !7438, file: !6143, line: 967, type: !870)
!7441 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7438, file: !6143, line: 967, type: !632)
!7442 = !DILocation(line: 967, column: 33, scope: !7438)
!7443 = !DILocation(line: 967, column: 48, scope: !7438)
!7444 = !DILocation(line: 971, column: 9, scope: !7438)
!7445 = !DILocation(line: 972, column: 9, scope: !7438)
!7446 = !DILocation(line: 968, column: 5, scope: !7438)
!7447 = !DILocation(line: 974, column: 2, scope: !7438)
!7448 = distinct !DISubprogram(name: "p2_page<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17hfd02a35db24e8fe6E", scope: !806, file: !6143, line: 967, type: !7401, scopeLine: 967, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !7449)
!7449 = !{!7450, !7451}
!7450 = !DILocalVariable(name: "page", arg: 1, scope: !7448, file: !6143, line: 967, type: !1007)
!7451 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7448, file: !6143, line: 967, type: !632)
!7452 = !DILocation(line: 967, column: 33, scope: !7448)
!7453 = !DILocation(line: 967, column: 48, scope: !7448)
!7454 = !DILocation(line: 971, column: 9, scope: !7448)
!7455 = !DILocation(line: 972, column: 9, scope: !7448)
!7456 = !DILocation(line: 968, column: 5, scope: !7448)
!7457 = !DILocation(line: 974, column: 2, scope: !7448)
!7458 = distinct !DISubprogram(name: "p1_ptr", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h9df005a8a8239ae1E", scope: !806, file: !6143, line: 977, type: !7380, scopeLine: 977, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7459)
!7459 = !{!7460, !7461}
!7460 = !DILocalVariable(name: "page", arg: 1, scope: !7458, file: !6143, line: 977, type: !1007)
!7461 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7458, file: !6143, line: 977, type: !632)
!7462 = !DILocation(line: 977, column: 11, scope: !7458)
!7463 = !DILocation(line: 977, column: 33, scope: !7458)
!7464 = !DILocation(line: 978, column: 5, scope: !7458)
!7465 = !DILocation(line: 979, column: 2, scope: !7458)
!7466 = distinct !DISubprogram(name: "p1_page", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p1_page17hb6d0ede9e577ddf3E", scope: !806, file: !6143, line: 982, type: !7401, scopeLine: 982, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7467)
!7467 = !{!7468, !7469}
!7468 = !DILocalVariable(name: "page", arg: 1, scope: !7466, file: !6143, line: 982, type: !1007)
!7469 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7466, file: !6143, line: 982, type: !632)
!7470 = !DILocation(line: 982, column: 12, scope: !7466)
!7471 = !DILocation(line: 982, column: 34, scope: !7466)
!7472 = !DILocation(line: 985, column: 9, scope: !7466)
!7473 = !DILocation(line: 986, column: 9, scope: !7466)
!7474 = !DILocation(line: 987, column: 9, scope: !7466)
!7475 = !DILocation(line: 983, column: 5, scope: !7466)
!7476 = !DILocation(line: 989, column: 2, scope: !7466)
!7477 = distinct !DISubprogram(name: "start_address", linkageName: "_ZN6x86_6410structures6paging6mapper11MappedFrame13start_address17he6f13d3aa13868c1E", scope: !652, file: !323, line: 91, type: !7478, scopeLine: 91, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7481)
!7478 = !DISubroutineType(types: !7479)
!7479 = !{!351, !7480}
!7480 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::MappedFrame", baseType: !652, size: 64, align: 64, dwarfAddressSpace: 0)
!7481 = !{!7482, !7483, !7485, !7487}
!7482 = !DILocalVariable(name: "self", arg: 1, scope: !7477, file: !323, line: 91, type: !7480)
!7483 = !DILocalVariable(name: "frame", scope: !7484, file: !323, line: 93, type: !742, align: 8)
!7484 = distinct !DILexicalBlock(scope: !7477, file: !323, line: 93, column: 13)
!7485 = !DILocalVariable(name: "frame", scope: !7486, file: !323, line: 94, type: !733, align: 8)
!7486 = distinct !DILexicalBlock(scope: !7477, file: !323, line: 94, column: 13)
!7487 = !DILocalVariable(name: "frame", scope: !7488, file: !323, line: 95, type: !724, align: 8)
!7488 = distinct !DILexicalBlock(scope: !7477, file: !323, line: 95, column: 13)
!7489 = !DILocation(line: 91, column: 32, scope: !7477)
!7490 = !DILocation(line: 92, column: 15, scope: !7477)
!7491 = !DILocation(line: 92, column: 9, scope: !7477)
!7492 = !DILocation(line: 93, column: 35, scope: !7477)
!7493 = !DILocation(line: 93, column: 35, scope: !7484)
!7494 = !DILocation(line: 93, column: 45, scope: !7484)
!7495 = !DILocation(line: 93, column: 63, scope: !7477)
!7496 = !DILocation(line: 94, column: 35, scope: !7477)
!7497 = !DILocation(line: 94, column: 35, scope: !7486)
!7498 = !DILocation(line: 94, column: 45, scope: !7486)
!7499 = !DILocation(line: 94, column: 63, scope: !7477)
!7500 = !DILocation(line: 95, column: 35, scope: !7477)
!7501 = !DILocation(line: 95, column: 35, scope: !7488)
!7502 = !DILocation(line: 95, column: 45, scope: !7488)
!7503 = !DILocation(line: 95, column: 63, scope: !7477)
!7504 = !DILocation(line: 97, column: 6, scope: !7477)
!7505 = distinct !DISubprogram(name: "size", linkageName: "_ZN6x86_6410structures6paging6mapper11MappedFrame4size17hb229af94e341fb51E", scope: !652, file: !323, line: 100, type: !7506, scopeLine: 100, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7508)
!7506 = !DISubroutineType(types: !7507)
!7507 = !{!18, !7480}
!7508 = !{!7509}
!7509 = !DILocalVariable(name: "self", arg: 1, scope: !7505, file: !323, line: 100, type: !7480)
!7510 = !DILocation(line: 100, column: 23, scope: !7505)
!7511 = !DILocation(line: 101, column: 15, scope: !7505)
!7512 = !DILocation(line: 101, column: 9, scope: !7505)
!7513 = !DILocation(line: 102, column: 41, scope: !7505)
!7514 = !DILocation(line: 103, column: 41, scope: !7505)
!7515 = !DILocation(line: 104, column: 41, scope: !7505)
!7516 = !DILocation(line: 106, column: 6, scope: !7505)
!7517 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h1c71fdfe1838ab6bE", scope: !961, file: !323, line: 392, type: !7518, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, retainedNodes: !7520)
!7518 = !DISubroutineType(types: !7519)
!7519 = !{!961, !964}
!7520 = !{!7521}
!7521 = !DILocalVariable(name: "page", arg: 1, scope: !7517, file: !323, line: 392, type: !964)
!7522 = !DILocation(line: 392, column: 16, scope: !7517)
!7523 = !DILocation(line: 393, column: 9, scope: !7517)
!7524 = !DILocation(line: 394, column: 6, scope: !7517)
!7525 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h6b13c10d88f77732E", scope: !867, file: !323, line: 392, type: !7526, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !7528)
!7526 = !DISubroutineType(types: !7527)
!7527 = !{!867, !870}
!7528 = !{!7529}
!7529 = !DILocalVariable(name: "page", arg: 1, scope: !7525, file: !323, line: 392, type: !870)
!7530 = !DILocation(line: 392, column: 16, scope: !7525)
!7531 = !DILocation(line: 393, column: 9, scope: !7525)
!7532 = !DILocation(line: 394, column: 6, scope: !7525)
!7533 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h85eac440d669ad89E", scope: !1004, file: !323, line: 392, type: !7534, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !7536)
!7534 = !DISubroutineType(types: !7535)
!7535 = !{!1004, !1007}
!7536 = !{!7537}
!7537 = !DILocalVariable(name: "page", arg: 1, scope: !7533, file: !323, line: 392, type: !1007)
!7538 = !DILocation(line: 392, column: 16, scope: !7533)
!7539 = !DILocation(line: 393, column: 9, scope: !7533)
!7540 = !DILocation(line: 394, column: 6, scope: !7533)
!7541 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hb9dda0cc9ed43171E", scope: !6316, file: !323, line: 423, type: !5004, scopeLine: 423, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !19)
!7542 = !DILocation(line: 425, column: 6, scope: !7541)
!7543 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17h12de18586983311fE", scope: !1007, file: !7544, line: 96, type: !7545, scopeLine: 96, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !7547)
!7544 = !DIFile(filename: "src/structures/paging/page.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "a1d00fa70d5e3cd02cbe162e5958cade")
!7545 = !DISubroutineType(types: !7546)
!7546 = !{!1007, !13}
!7547 = !{!7548}
!7548 = !DILocalVariable(name: "address", arg: 1, scope: !7543, file: !7544, line: 96, type: !13)
!7549 = !DILocation(line: 96, column: 31, scope: !7543)
!7550 = !DILocation(line: 98, column: 28, scope: !7543)
!7551 = !DILocation(line: 97, column: 9, scope: !7543)
!7552 = !DILocation(line: 101, column: 6, scope: !7543)
!7553 = distinct !DISubprogram(name: "from_page_table_indices", linkageName: "_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17hdc95718c0c427db3E", scope: !1007, file: !7544, line: 199, type: !7554, scopeLine: 199, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7556)
!7554 = !DISubroutineType(types: !7555)
!7555 = !{!1007, !632, !632, !632, !632}
!7556 = !{!7557, !7558, !7559, !7560, !7561}
!7557 = !DILocalVariable(name: "p4_index", arg: 1, scope: !7553, file: !7544, line: 200, type: !632)
!7558 = !DILocalVariable(name: "p3_index", arg: 2, scope: !7553, file: !7544, line: 201, type: !632)
!7559 = !DILocalVariable(name: "p2_index", arg: 3, scope: !7553, file: !7544, line: 202, type: !632)
!7560 = !DILocalVariable(name: "p1_index", arg: 4, scope: !7553, file: !7544, line: 203, type: !632)
!7561 = !DILocalVariable(name: "addr", scope: !7562, file: !7544, line: 207, type: !18, align: 8)
!7562 = distinct !DILexicalBlock(scope: !7553, file: !7544, line: 207, column: 9)
!7563 = !DILocation(line: 200, column: 9, scope: !7553)
!7564 = !DILocation(line: 201, column: 9, scope: !7553)
!7565 = !DILocation(line: 202, column: 9, scope: !7553)
!7566 = !DILocation(line: 203, column: 9, scope: !7553)
!7567 = !DILocation(line: 207, column: 13, scope: !7562)
!7568 = !DILocation(line: 207, column: 24, scope: !7553)
!7569 = !DILocation(line: 208, column: 23, scope: !7562)
!7570 = !DILocation(line: 208, column: 31, scope: !7562)
!7571 = !DILocation(line: 208, column: 9, scope: !7562)
!7572 = !DILocation(line: 209, column: 23, scope: !7562)
!7573 = !DILocation(line: 209, column: 31, scope: !7562)
!7574 = !DILocation(line: 209, column: 9, scope: !7562)
!7575 = !DILocation(line: 210, column: 23, scope: !7562)
!7576 = !DILocation(line: 210, column: 31, scope: !7562)
!7577 = !DILocation(line: 210, column: 9, scope: !7562)
!7578 = !DILocation(line: 211, column: 23, scope: !7562)
!7579 = !DILocation(line: 211, column: 31, scope: !7562)
!7580 = !DILocation(line: 211, column: 9, scope: !7562)
!7581 = !DILocation(line: 212, column: 48, scope: !7562)
!7582 = !DILocation(line: 212, column: 34, scope: !7562)
!7583 = !DILocation(line: 212, column: 9, scope: !7562)
!7584 = !DILocation(line: 213, column: 6, scope: !7553)
!7585 = distinct !DISubprogram(name: "p1_index", linkageName: "_ZN6x86_6410structures6paging4page4Page8p1_index17hbbeb6800b01173c4E", scope: !1007, file: !7544, line: 217, type: !7586, scopeLine: 217, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7588)
!7586 = !DISubroutineType(types: !7587)
!7587 = !{!632, !1007}
!7588 = !{!7589}
!7589 = !DILocalVariable(name: "self", arg: 1, scope: !7585, file: !7544, line: 217, type: !1007)
!7590 = !DILocation(line: 217, column: 27, scope: !7585)
!7591 = !DILocation(line: 218, column: 9, scope: !7585)
!7592 = !DILocation(line: 219, column: 6, scope: !7585)
!7593 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN90_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Display$GT$3fmt17hbc61877c0a154d51E", scope: !7594, file: !7544, line: 405, type: !7595, scopeLine: 405, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7598)
!7594 = !DINamespace(name: "{impl#24}", scope: !669)
!7595 = !DISubroutineType(types: !7596)
!7596 = !{!188, !7597, !206}
!7597 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::AddressNotAligned", baseType: !3358, size: 64, align: 64, dwarfAddressSpace: 0)
!7598 = !{!7599, !7600}
!7599 = !DILocalVariable(name: "self", arg: 1, scope: !7593, file: !7544, line: 405, type: !7597)
!7600 = !DILocalVariable(name: "f", arg: 2, scope: !7593, file: !7544, line: 405, type: !206)
!7601 = !DILocation(line: 405, column: 12, scope: !7593)
!7602 = !DILocation(line: 405, column: 19, scope: !7593)
!7603 = !DILocation(line: 406, column: 9, scope: !7593)
!7604 = !DILocation(line: 407, column: 6, scope: !7593)
!7605 = distinct !DISubprogram(name: "is_unused", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17hb9d344b3bc15ee49E", scope: !83, file: !7606, line: 37, type: !7607, scopeLine: 37, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7609)
!7606 = !DIFile(filename: "src/structures/paging/page_table.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "0dbb2f540109c1e34222996c12c8c344")
!7607 = !DISubroutineType(types: !7608)
!7608 = !{!306, !82}
!7609 = !{!7610}
!7610 = !DILocalVariable(name: "self", arg: 1, scope: !7605, file: !7606, line: 37, type: !82)
!7611 = !DILocation(line: 37, column: 28, scope: !7605)
!7612 = !DILocation(line: 38, column: 9, scope: !7605)
!7613 = !DILocation(line: 39, column: 6, scope: !7605)
!7614 = distinct !DISubprogram(name: "set_unused", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17heaa55d76ec14a7c3E", scope: !83, file: !7606, line: 43, type: !7615, scopeLine: 43, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7617)
!7615 = !DISubroutineType(types: !7616)
!7616 = !{null, !3515}
!7617 = !{!7618}
!7618 = !DILocalVariable(name: "self", arg: 1, scope: !7614, file: !7606, line: 43, type: !3515)
!7619 = !DILocation(line: 43, column: 23, scope: !7614)
!7620 = !DILocation(line: 44, column: 9, scope: !7614)
!7621 = !DILocation(line: 45, column: 6, scope: !7614)
!7622 = distinct !DISubprogram(name: "flags", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h7a607bba8cfc69bdE", scope: !83, file: !7606, line: 49, type: !7623, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7625)
!7623 = !DISubroutineType(types: !7624)
!7624 = !{!362, !82}
!7625 = !{!7626}
!7626 = !DILocalVariable(name: "self", arg: 1, scope: !7622, file: !7606, line: 49, type: !82)
!7627 = !DILocation(line: 49, column: 24, scope: !7622)
!7628 = !DILocation(line: 50, column: 44, scope: !7622)
!7629 = !DILocation(line: 50, column: 9, scope: !7622)
!7630 = !DILocation(line: 51, column: 6, scope: !7622)
!7631 = distinct !DISubprogram(name: "addr", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hf5b7a30e35c9c943E", scope: !83, file: !7606, line: 55, type: !7632, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7634)
!7632 = !DISubroutineType(types: !7633)
!7633 = !{!351, !82}
!7634 = !{!7635}
!7635 = !DILocalVariable(name: "self", arg: 1, scope: !7631, file: !7606, line: 55, type: !82)
!7636 = !DILocation(line: 55, column: 17, scope: !7631)
!7637 = !DILocation(line: 56, column: 23, scope: !7631)
!7638 = !DILocation(line: 56, column: 9, scope: !7631)
!7639 = !DILocation(line: 57, column: 6, scope: !7631)
!7640 = distinct !DISubprogram(name: "frame", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h5d7ffa12923a91cfE", scope: !83, file: !7606, line: 67, type: !7641, scopeLine: 67, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7643)
!7641 = !DISubroutineType(types: !7642)
!7642 = !{!3231, !82}
!7643 = !{!7644}
!7644 = !DILocalVariable(name: "self", arg: 1, scope: !7640, file: !7606, line: 67, type: !82)
!7645 = !DILocation(line: 67, column: 18, scope: !7640)
!7646 = !DILocation(line: 68, column: 13, scope: !7640)
!7647 = !DILocation(line: 68, column: 12, scope: !7640)
!7648 = !DILocation(line: 70, column: 19, scope: !7640)
!7649 = !DILocation(line: 69, column: 17, scope: !7640)
!7650 = !DILocation(line: 69, column: 13, scope: !7640)
!7651 = !DILocation(line: 68, column: 9, scope: !7640)
!7652 = !DILocation(line: 75, column: 6, scope: !7640)
!7653 = !DILocation(line: 73, column: 46, scope: !7640)
!7654 = !DILocation(line: 73, column: 16, scope: !7640)
!7655 = !DILocation(line: 73, column: 13, scope: !7640)
!7656 = !DILocation(line: 70, column: 16, scope: !7640)
!7657 = !DILocation(line: 71, column: 17, scope: !7640)
!7658 = !DILocation(line: 71, column: 13, scope: !7640)
!7659 = distinct !DISubprogram(name: "set_flags", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hc81808496a183eb3E", scope: !83, file: !7606, line: 93, type: !7660, scopeLine: 93, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7662)
!7660 = !DISubroutineType(types: !7661)
!7661 = !{null, !3515, !362}
!7662 = !{!7663, !7664}
!7663 = !DILocalVariable(name: "self", arg: 1, scope: !7659, file: !7606, line: 93, type: !3515)
!7664 = !DILocalVariable(name: "flags", arg: 2, scope: !7659, file: !7606, line: 93, type: !362)
!7665 = !DILocation(line: 93, column: 22, scope: !7659)
!7666 = !DILocation(line: 93, column: 33, scope: !7659)
!7667 = !DILocation(line: 94, column: 22, scope: !7659)
!7668 = !DILocation(line: 94, column: 45, scope: !7659)
!7669 = !DILocation(line: 94, column: 9, scope: !7659)
!7670 = !DILocation(line: 95, column: 6, scope: !7659)
!7671 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableEntry$u20$as$u20$core..fmt..Debug$GT$3fmt17ha22d52e49a7ace48E", scope: !7672, file: !7606, line: 99, type: !7673, scopeLine: 99, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7675)
!7672 = !DINamespace(name: "{impl#1}", scope: !84)
!7673 = !DISubroutineType(types: !7674)
!7674 = !{!188, !82, !206}
!7675 = !{!7676, !7677, !7678}
!7676 = !DILocalVariable(name: "self", arg: 1, scope: !7671, file: !7606, line: 99, type: !82)
!7677 = !DILocalVariable(name: "f", arg: 2, scope: !7671, file: !7606, line: 99, type: !206)
!7678 = !DILocalVariable(name: "f", scope: !7679, file: !7606, line: 100, type: !5353, align: 8)
!7679 = distinct !DILexicalBlock(scope: !7671, file: !7606, line: 100, column: 9)
!7680 = !DILocation(line: 99, column: 12, scope: !7671)
!7681 = !DILocation(line: 99, column: 19, scope: !7671)
!7682 = !DILocation(line: 100, column: 13, scope: !7679)
!7683 = !DILocation(line: 100, column: 21, scope: !7671)
!7684 = !DILocation(line: 101, column: 26, scope: !7679)
!7685 = !DILocation(line: 101, column: 9, scope: !7679)
!7686 = !DILocation(line: 102, column: 27, scope: !7679)
!7687 = !DILocation(line: 102, column: 9, scope: !7679)
!7688 = !DILocation(line: 103, column: 9, scope: !7679)
!7689 = !DILocation(line: 104, column: 6, scope: !7671)
!7690 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures6paging10page_table9PageTable3new17hc5aed9d7aa7c6957E", scope: !587, file: !7606, line: 193, type: !7691, scopeLine: 193, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !19)
!7691 = !DISubroutineType(types: !7692)
!7692 = !{!587}
!7693 = !DILocation(line: 196, column: 22, scope: !7690)
!7694 = !DILocation(line: 195, column: 9, scope: !7690)
!7695 = !DILocation(line: 198, column: 6, scope: !7690)
!7696 = distinct !DISubprogram(name: "index", linkageName: "_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h2147edecc79f2261E", scope: !7697, file: !7606, line: 241, type: !7698, scopeLine: 241, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7700)
!7697 = !DINamespace(name: "{impl#5}", scope: !84)
!7698 = !DISubroutineType(types: !7699)
!7699 = !{!82, !6383, !632, !913}
!7700 = !{!7701, !7702}
!7701 = !DILocalVariable(name: "self", arg: 1, scope: !7696, file: !7606, line: 241, type: !6383)
!7702 = !DILocalVariable(name: "index", arg: 2, scope: !7696, file: !7606, line: 241, type: !632)
!7703 = !DILocation(line: 241, column: 14, scope: !7696)
!7704 = !DILocation(line: 241, column: 21, scope: !7696)
!7705 = !DILocation(line: 242, column: 23, scope: !7696)
!7706 = !DILocation(line: 242, column: 10, scope: !7696)
!7707 = !DILocation(line: 242, column: 9, scope: !7696)
!7708 = !DILocation(line: 243, column: 6, scope: !7696)
!7709 = distinct !DISubprogram(name: "index_mut", linkageName: "_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17heaae314eb32f3db4E", scope: !7710, file: !7606, line: 248, type: !7711, scopeLine: 248, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7713)
!7710 = !DINamespace(name: "{impl#6}", scope: !84)
!7711 = !DISubroutineType(types: !7712)
!7712 = !{!3515, !586, !632, !913}
!7713 = !{!7714, !7715}
!7714 = !DILocalVariable(name: "self", arg: 1, scope: !7709, file: !7606, line: 248, type: !586)
!7715 = !DILocalVariable(name: "index", arg: 2, scope: !7709, file: !7606, line: 248, type: !632)
!7716 = !DILocation(line: 248, column: 18, scope: !7709)
!7717 = !DILocation(line: 248, column: 29, scope: !7709)
!7718 = !DILocation(line: 249, column: 27, scope: !7709)
!7719 = !DILocation(line: 249, column: 14, scope: !7709)
!7720 = !DILocation(line: 249, column: 9, scope: !7709)
!7721 = !DILocation(line: 250, column: 6, scope: !7709)
!7722 = distinct !DISubprogram(name: "default", linkageName: "_ZN92_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..default..Default$GT$7default17h0cc227943a2062c8E", scope: !7723, file: !7606, line: 254, type: !7691, scopeLine: 254, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !19)
!7723 = !DINamespace(name: "{impl#7}", scope: !84)
!7724 = !DILocation(line: 255, column: 9, scope: !7722)
!7725 = !DILocation(line: 256, column: 6, scope: !7722)
!7726 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN86_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h49f200b4e55a0c1eE", scope: !7727, file: !7606, line: 261, type: !7728, scopeLine: 261, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7730)
!7727 = !DINamespace(name: "{impl#8}", scope: !84)
!7728 = !DISubroutineType(types: !7729)
!7729 = !{!188, !6383, !206}
!7730 = !{!7731, !7732}
!7731 = !DILocalVariable(name: "self", arg: 1, scope: !7726, file: !7606, line: 261, type: !6383)
!7732 = !DILocalVariable(name: "f", arg: 2, scope: !7726, file: !7606, line: 261, type: !206)
!7733 = !DILocation(line: 261, column: 12, scope: !7726)
!7734 = !DILocation(line: 261, column: 19, scope: !7726)
!7735 = !DILocation(line: 262, column: 9, scope: !7726)
!7736 = !DILocation(line: 263, column: 6, scope: !7726)
!7737 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17he5520eb8745db5c6E", scope: !632, file: !7606, line: 284, type: !7738, scopeLine: 284, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7740)
!7738 = !DISubroutineType(types: !7739)
!7739 = !{!632, !43}
!7740 = !{!7741}
!7741 = !DILocalVariable(name: "index", arg: 1, scope: !7737, file: !7606, line: 284, type: !43)
!7742 = !DILocation(line: 284, column: 31, scope: !7737)
!7743 = !DILocation(line: 285, column: 14, scope: !7737)
!7744 = !DILocation(line: 285, column: 9, scope: !7737)
!7745 = !DILocation(line: 286, column: 6, scope: !7737)
!7746 = distinct !DISubprogram(name: "from", linkageName: "_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17hde78868aba7e80a5E", scope: !7747, file: !7606, line: 305, type: !7748, scopeLine: 305, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7750)
!7747 = !DINamespace(name: "{impl#12}", scope: !84)
!7748 = !DISubroutineType(types: !7749)
!7749 = !{!18, !632}
!7750 = !{!7751}
!7751 = !DILocalVariable(name: "index", arg: 1, scope: !7746, file: !7606, line: 305, type: !632)
!7752 = !DILocation(line: 305, column: 13, scope: !7746)
!7753 = !DILocation(line: 52, column: 21, scope: !4991, inlinedAt: !7754)
!7754 = distinct !DILocation(line: 306, column: 9, scope: !7746)
!7755 = !DILocation(line: 53, column: 17, scope: !4991, inlinedAt: !7754)
!7756 = !DILocation(line: 307, column: 6, scope: !7746)
!7757 = distinct !DISubprogram(name: "from", linkageName: "_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h8e23c345155daf6eE", scope: !7758, file: !7606, line: 312, type: !7759, scopeLine: 312, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7761)
!7758 = !DINamespace(name: "{impl#13}", scope: !84)
!7759 = !DISubroutineType(types: !7760)
!7760 = !{!9, !632}
!7761 = !{!7762}
!7762 = !DILocalVariable(name: "index", arg: 1, scope: !7757, file: !7606, line: 312, type: !632)
!7763 = !DILocation(line: 312, column: 13, scope: !7757)
!7764 = !DILocalVariable(name: "small", arg: 1, scope: !7765, file: !3741, line: 52, type: !43)
!7765 = distinct !DISubprogram(name: "from", linkageName: "_ZN4core7convert3num66_$LT$impl$u20$core..convert..From$LT$u16$GT$$u20$for$u20$usize$GT$4from17h30d518bfb8e170e9E", scope: !7766, file: !3741, line: 52, type: !7767, scopeLine: 52, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7769)
!7766 = !DINamespace(name: "{impl#72}", scope: !3744)
!7767 = !DISubroutineType(types: !7768)
!7768 = !{!9, !43}
!7769 = !{!7764}
!7770 = !DILocation(line: 52, column: 21, scope: !7765, inlinedAt: !7771)
!7771 = distinct !DILocation(line: 313, column: 9, scope: !7757)
!7772 = !DILocation(line: 53, column: 17, scope: !7765, inlinedAt: !7771)
!7773 = !DILocation(line: 314, column: 6, scope: !7757)
!7774 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table10PageOffset12new_truncate17h057128183d41f8deE", scope: !4597, file: !7606, line: 335, type: !7775, scopeLine: 335, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7777)
!7775 = !DISubroutineType(types: !7776)
!7776 = !{!4597, !43}
!7777 = !{!7778}
!7778 = !DILocalVariable(name: "offset", arg: 1, scope: !7774, file: !7606, line: 335, type: !43)
!7779 = !DILocation(line: 335, column: 31, scope: !7774)
!7780 = !DILocation(line: 336, column: 14, scope: !7774)
!7781 = !DILocation(line: 336, column: 9, scope: !7774)
!7782 = !DILocation(line: 337, column: 6, scope: !7774)
!7783 = distinct !DISubprogram(name: "from", linkageName: "_ZN6x86_6410structures6paging10page_table111_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageOffset$GT$$u20$for$u20$u64$GT$4from17h053d6fac42943485E", scope: !7784, file: !7606, line: 356, type: !7785, scopeLine: 356, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7787)
!7784 = !DINamespace(name: "{impl#17}", scope: !84)
!7785 = !DISubroutineType(types: !7786)
!7786 = !{!18, !4597}
!7787 = !{!7788}
!7788 = !DILocalVariable(name: "offset", arg: 1, scope: !7783, file: !7606, line: 356, type: !4597)
!7789 = !DILocation(line: 356, column: 13, scope: !7783)
!7790 = !DILocation(line: 52, column: 21, scope: !4991, inlinedAt: !7791)
!7791 = distinct !DILocation(line: 357, column: 9, scope: !7783)
!7792 = !DILocation(line: 53, column: 17, scope: !4991, inlinedAt: !7791)
!7793 = !DILocation(line: 358, column: 6, scope: !7783)
!7794 = distinct !DISubprogram(name: "next_lower_level", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel16next_lower_level17h1347a3071e758cbaE", scope: !810, file: !7606, line: 383, type: !7795, scopeLine: 383, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7810)
!7795 = !DISubroutineType(types: !7796)
!7796 = !{!7797, !810}
!7797 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::structures::paging::page_table::PageTableLevel>", scope: !124, file: !2, size: 8, align: 8, elements: !7798, templateParams: !19, identifier: "378391a9658ec02884b43f4067109069")
!7798 = !{!7799}
!7799 = !DICompositeType(tag: DW_TAG_variant_part, scope: !7797, file: !2, size: 8, align: 8, elements: !7800, templateParams: !19, identifier: "fe6d7ea9e63106bf6bed789d6c7418c9", discriminator: !7809)
!7800 = !{!7801, !7805}
!7801 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !7799, file: !2, baseType: !7802, size: 8, align: 8, extraData: i64 0)
!7802 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !7797, file: !2, size: 8, align: 8, elements: !19, templateParams: !7803, identifier: "a68c35353d0dcd582d3eae3029c0f5fe")
!7803 = !{!7804}
!7804 = !DITemplateTypeParameter(name: "T", type: !810)
!7805 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !7799, file: !2, baseType: !7806, size: 8, align: 8)
!7806 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !7797, file: !2, size: 8, align: 8, elements: !7807, templateParams: !7803, identifier: "4bf75fc8f9f0b43758e16554c5421564")
!7807 = !{!7808}
!7808 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7806, file: !2, baseType: !810, size: 8, align: 8)
!7809 = !DIDerivedType(tag: DW_TAG_member, scope: !7797, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!7810 = !{!7811}
!7811 = !DILocalVariable(name: "self", arg: 1, scope: !7794, file: !7606, line: 383, type: !810)
!7812 = !DILocation(line: 383, column: 35, scope: !7794)
!7813 = !DILocation(line: 384, column: 15, scope: !7794)
!7814 = !{i8 1, i8 5}
!7815 = !DILocation(line: 384, column: 9, scope: !7794)
!7816 = !DILocation(line: 388, column: 36, scope: !7794)
!7817 = !DILocation(line: 387, column: 41, scope: !7794)
!7818 = !DILocation(line: 387, column: 36, scope: !7794)
!7819 = !DILocation(line: 387, column: 60, scope: !7794)
!7820 = !DILocation(line: 386, column: 43, scope: !7794)
!7821 = !DILocation(line: 386, column: 38, scope: !7794)
!7822 = !DILocation(line: 386, column: 62, scope: !7794)
!7823 = !DILocation(line: 385, column: 42, scope: !7794)
!7824 = !DILocation(line: 385, column: 37, scope: !7794)
!7825 = !DILocation(line: 385, column: 63, scope: !7794)
!7826 = !DILocation(line: 390, column: 6, scope: !7794)
!7827 = distinct !DISubprogram(name: "table_address_space_alignment", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel29table_address_space_alignment17hbaedaa108573721fE", scope: !810, file: !7606, line: 393, type: !7828, scopeLine: 393, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7830)
!7828 = !DISubroutineType(types: !7829)
!7829 = !{!18, !810}
!7830 = !{!7831}
!7831 = !DILocalVariable(name: "self", arg: 1, scope: !7827, file: !7606, line: 393, type: !810)
!7832 = !DILocation(line: 393, column: 48, scope: !7827)
!7833 = !DILocation(line: 394, column: 18, scope: !7827)
!7834 = !DILocation(line: 394, column: 17, scope: !7827)
!7835 = !DILocation(line: 394, column: 9, scope: !7827)
!7836 = !DILocation(line: 395, column: 6, scope: !7827)
!7837 = distinct !DISubprogram(name: "entry_address_space_alignment", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel29entry_address_space_alignment17hb9a7b1b61ba180f9E", scope: !810, file: !7606, line: 398, type: !7828, scopeLine: 398, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7838)
!7838 = !{!7839}
!7839 = !DILocalVariable(name: "self", arg: 1, scope: !7837, file: !7606, line: 398, type: !810)
!7840 = !DILocation(line: 398, column: 48, scope: !7837)
!7841 = !DILocation(line: 399, column: 20, scope: !7837)
!7842 = !DILocation(line: 399, column: 19, scope: !7837)
!7843 = !DILocation(line: 399, column: 18, scope: !7837)
!7844 = !DILocation(line: 399, column: 17, scope: !7837)
!7845 = !DILocation(line: 399, column: 9, scope: !7837)
!7846 = !DILocation(line: 400, column: 6, scope: !7837)
!7847 = distinct !DISubprogram(name: "from_u16", linkageName: "_ZN6x86_6414PrivilegeLevel8from_u1617hecdb388af53d9093E", scope: !255, file: !4749, line: 55, type: !7848, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7850)
!7848 = !DISubroutineType(types: !7849)
!7849 = !{!255, !43}
!7850 = !{!7851, !7852}
!7851 = !DILocalVariable(name: "value", arg: 1, scope: !7847, file: !4749, line: 55, type: !43)
!7852 = !DILocalVariable(name: "i", scope: !7853, file: !4749, line: 61, type: !43, align: 2)
!7853 = distinct !DILexicalBlock(scope: !7847, file: !4749, line: 61, column: 13)
!7854 = !DILocation(line: 55, column: 21, scope: !7847)
!7855 = !DILocation(line: 61, column: 13, scope: !7853)
!7856 = !DILocation(line: 56, column: 9, scope: !7847)
!7857 = !DILocation(line: 61, column: 13, scope: !7847)
!7858 = !DILocalVariable(name: "x", arg: 1, scope: !7859, file: !1539, line: 96, type: !396)
!7859 = distinct !DISubprogram(name: "new_display<u16>", linkageName: "_ZN4core3fmt2rt8Argument11new_display17h04e3c050cd6effddE", scope: !178, file: !1539, line: 96, type: !5694, scopeLine: 96, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2010, retainedNodes: !7860)
!7860 = !{!7858}
!7861 = !DILocation(line: 96, column: 40, scope: !7859, inlinedAt: !7862)
!7862 = distinct !DILocation(line: 61, column: 18, scope: !7853)
!7863 = !DILocation(line: 83, column: 19, scope: !5700, inlinedAt: !7864)
!7864 = distinct !DILocation(line: 97, column: 9, scope: !7859, inlinedAt: !7862)
!7865 = !DILocation(line: 83, column: 29, scope: !5700, inlinedAt: !7864)
!7866 = !DILocation(line: 92, column: 18, scope: !5700, inlinedAt: !7864)
!7867 = !DILocation(line: 93, column: 6, scope: !5700, inlinedAt: !7864)
!7868 = !DILocation(line: 97, column: 9, scope: !7859, inlinedAt: !7862)
!7869 = !DILocation(line: 61, column: 18, scope: !7853)
!7870 = !DILocation(line: 57, column: 18, scope: !7847)
!7871 = !DILocation(line: 58, column: 18, scope: !7847)
!7872 = !DILocation(line: 59, column: 18, scope: !7847)
!7873 = !DILocation(line: 60, column: 18, scope: !7847)
!7874 = !DILocation(line: 63, column: 6, scope: !7847)
!7875 = distinct !DISubprogram(name: "eq", linkageName: "_ZN63_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h17bdb2da82cb6cf7E", scope: !7876, file: !4463, line: 40, type: !7877, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7879)
!7876 = !DINamespace(name: "{impl#47}", scope: !14)
!7877 = !DISubroutineType(types: !7878)
!7878 = !{!306, !643, !643}
!7879 = !{!7880, !7881}
!7880 = !DILocalVariable(name: "self", arg: 1, scope: !7875, file: !4463, line: 40, type: !643)
!7881 = !DILocalVariable(name: "other", arg: 2, scope: !7875, file: !4463, line: 40, type: !643)
!7882 = !DILocation(line: 40, column: 23, scope: !7875)
!7883 = !DILocation(line: 42, column: 21, scope: !7875)
!7884 = !DILocation(line: 40, column: 32, scope: !7875)
!7885 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..instructions..port..ReadOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h240e78b7da136bc3E", scope: !7887, file: !7886, line: 82, type: !7889, scopeLine: 82, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7895)
!7886 = !DIFile(filename: "src/instructions/port.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "d2d89e3a4061823cc5bef50c152ccf5c")
!7887 = !DINamespace(name: "{impl#20}", scope: !7888)
!7888 = !DINamespace(name: "port", scope: !385)
!7889 = !DISubroutineType(types: !7890)
!7890 = !{!188, !7891, !206}
!7891 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::port::ReadOnlyAccess", baseType: !7892, size: 64, align: 64, dwarfAddressSpace: 0)
!7892 = !DICompositeType(tag: DW_TAG_structure_type, name: "ReadOnlyAccess", scope: !7888, file: !2, align: 8, elements: !7893, templateParams: !19, identifier: "22f7059c275237fbe840f7e8507af4c0")
!7893 = !{!7894}
!7894 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7892, file: !2, baseType: !7, align: 8)
!7895 = !{!7896, !7897}
!7896 = !DILocalVariable(name: "self", arg: 1, scope: !7885, file: !7886, line: 82, type: !7891)
!7897 = !DILocalVariable(name: "f", arg: 2, scope: !7885, file: !7886, line: 82, type: !206)
!7898 = !DILocation(line: 82, column: 10, scope: !7885)
!7899 = !DILocation(line: 83, column: 27, scope: !7885)
!7900 = !DILocation(line: 82, column: 15, scope: !7885)
!7901 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..instructions..port..WriteOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17he1f2623464710f73E", scope: !7902, file: !7886, line: 91, type: !7903, scopeLine: 91, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7909)
!7902 = !DINamespace(name: "{impl#21}", scope: !7888)
!7903 = !DISubroutineType(types: !7904)
!7904 = !{!188, !7905, !206}
!7905 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::port::WriteOnlyAccess", baseType: !7906, size: 64, align: 64, dwarfAddressSpace: 0)
!7906 = !DICompositeType(tag: DW_TAG_structure_type, name: "WriteOnlyAccess", scope: !7888, file: !2, align: 8, elements: !7907, templateParams: !19, identifier: "d01577559bc10e9e88fcc9a8e572a90f")
!7907 = !{!7908}
!7908 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7906, file: !2, baseType: !7, align: 8)
!7909 = !{!7910, !7911}
!7910 = !DILocalVariable(name: "self", arg: 1, scope: !7901, file: !7886, line: 91, type: !7905)
!7911 = !DILocalVariable(name: "f", arg: 2, scope: !7901, file: !7886, line: 91, type: !206)
!7912 = !DILocation(line: 91, column: 10, scope: !7901)
!7913 = !DILocation(line: 92, column: 28, scope: !7901)
!7914 = !DILocation(line: 91, column: 15, scope: !7901)
!7915 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..instructions..port..ReadWriteAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h6b1f0b8a252da709E", scope: !7916, file: !7886, line: 100, type: !7917, scopeLine: 100, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7923)
!7916 = !DINamespace(name: "{impl#22}", scope: !7888)
!7917 = !DISubroutineType(types: !7918)
!7918 = !{!188, !7919, !206}
!7919 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::port::ReadWriteAccess", baseType: !7920, size: 64, align: 64, dwarfAddressSpace: 0)
!7920 = !DICompositeType(tag: DW_TAG_structure_type, name: "ReadWriteAccess", scope: !7888, file: !2, align: 8, elements: !7921, templateParams: !19, identifier: "ba04084ef85741dbd6d664ae725b308f")
!7921 = !{!7922}
!7922 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7920, file: !2, baseType: !7, align: 8)
!7923 = !{!7924, !7925}
!7924 = !DILocalVariable(name: "self", arg: 1, scope: !7915, file: !7886, line: 100, type: !7919)
!7925 = !DILocalVariable(name: "f", arg: 2, scope: !7915, file: !7886, line: 100, type: !206)
!7926 = !DILocation(line: 100, column: 10, scope: !7915)
!7927 = !DILocation(line: 101, column: 28, scope: !7915)
!7928 = !DILocation(line: 100, column: 15, scope: !7915)
!7929 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..instructions..random..RdRand$u20$as$u20$core..fmt..Debug$GT$3fmt17he3474461646bb3f7E", scope: !7931, file: !7930, line: 3, type: !7933, scopeLine: 3, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7939)
!7930 = !DIFile(filename: "src/instructions/random.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "b1a9cdbe915f73f122782ebda9eeb864")
!7931 = !DINamespace(name: "{impl#3}", scope: !7932)
!7932 = !DINamespace(name: "random", scope: !385)
!7933 = !DISubroutineType(types: !7934)
!7934 = !{!188, !7935, !206}
!7935 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::random::RdRand", baseType: !7936, size: 64, align: 64, dwarfAddressSpace: 0)
!7936 = !DICompositeType(tag: DW_TAG_structure_type, name: "RdRand", scope: !7932, file: !2, align: 8, elements: !7937, templateParams: !19, identifier: "ec6a2076f632868dfa737ba4917ef45b")
!7937 = !{!7938}
!7938 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7936, file: !2, baseType: !7, align: 8)
!7939 = !{!7940, !7941}
!7940 = !DILocalVariable(name: "self", arg: 1, scope: !7929, file: !7930, line: 3, type: !7935)
!7941 = !DILocalVariable(name: "f", arg: 2, scope: !7929, file: !7930, line: 3, type: !206)
!7942 = !DILocation(line: 3, column: 23, scope: !7929)
!7943 = !DILocation(line: 5, column: 19, scope: !7929)
!7944 = !DILocation(line: 3, column: 28, scope: !7929)
!7945 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7get_reg17hbccd1f07738255bbE", scope: !4979, file: !4978, line: 13, type: !7946, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7948)
!7946 = !DISubroutineType(types: !7947)
!7947 = !{!4983}
!7948 = !{!7949}
!7949 = !DILocalVariable(name: "segment", scope: !7950, file: !4978, line: 14, type: !43, align: 2)
!7950 = distinct !DILexicalBlock(scope: !7945, file: !4978, line: 14, column: 13)
!7951 = !DILocation(line: 14, column: 17, scope: !7950)
!7952 = !DILocation(line: 16, column: 17, scope: !7950)
!7953 = !{i32 40502}
!7954 = !DILocation(line: 18, column: 29, scope: !7950)
!7955 = !DILocation(line: 18, column: 13, scope: !7950)
!7956 = !DILocation(line: 19, column: 10, scope: !7945)
!7957 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7set_reg17h5caad344dbbcbd4bE", scope: !7958, file: !4978, line: 28, type: !4981, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7959)
!7958 = !DINamespace(name: "{impl#2}", scope: !4980)
!7959 = !{!7960}
!7960 = !DILocalVariable(name: "sel", arg: 1, scope: !7957, file: !4978, line: 28, type: !4983)
!7961 = !DILocation(line: 28, column: 31, scope: !7957)
!7962 = !DILocation(line: 30, column: 21, scope: !7957)
!7963 = !{i32 40900}
!7964 = !DILocation(line: 32, column: 14, scope: !7957)
!7965 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7get_reg17h76dfaa850937c941E", scope: !7958, file: !4978, line: 13, type: !7946, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7966)
!7966 = !{!7967}
!7967 = !DILocalVariable(name: "segment", scope: !7968, file: !4978, line: 14, type: !43, align: 2)
!7968 = distinct !DILexicalBlock(scope: !7965, file: !4978, line: 14, column: 13)
!7969 = !DILocation(line: 14, column: 17, scope: !7968)
!7970 = !DILocation(line: 16, column: 17, scope: !7968)
!7971 = !DILocation(line: 18, column: 29, scope: !7968)
!7972 = !DILocation(line: 18, column: 13, scope: !7968)
!7973 = !DILocation(line: 19, column: 10, scope: !7965)
!7974 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7set_reg17h71f73de6d30b11b6E", scope: !7975, file: !4978, line: 28, type: !4981, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7976)
!7975 = !DINamespace(name: "{impl#3}", scope: !4980)
!7976 = !{!7977}
!7977 = !DILocalVariable(name: "sel", arg: 1, scope: !7974, file: !4978, line: 28, type: !4983)
!7978 = !DILocation(line: 28, column: 31, scope: !7974)
!7979 = !DILocation(line: 30, column: 21, scope: !7974)
!7980 = !DILocation(line: 32, column: 14, scope: !7974)
!7981 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7get_reg17h59135c91d95a18cdE", scope: !7975, file: !4978, line: 13, type: !7946, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7982)
!7982 = !{!7983}
!7983 = !DILocalVariable(name: "segment", scope: !7984, file: !4978, line: 14, type: !43, align: 2)
!7984 = distinct !DILexicalBlock(scope: !7981, file: !4978, line: 14, column: 13)
!7985 = !DILocation(line: 14, column: 17, scope: !7984)
!7986 = !DILocation(line: 16, column: 17, scope: !7984)
!7987 = !DILocation(line: 18, column: 29, scope: !7984)
!7988 = !DILocation(line: 18, column: 13, scope: !7984)
!7989 = !DILocation(line: 19, column: 10, scope: !7981)
!7990 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7set_reg17h6a6af3f6d6c347a6E", scope: !7991, file: !4978, line: 28, type: !4981, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7992)
!7991 = !DINamespace(name: "{impl#4}", scope: !4980)
!7992 = !{!7993}
!7993 = !DILocalVariable(name: "sel", arg: 1, scope: !7990, file: !4978, line: 28, type: !4983)
!7994 = !DILocation(line: 28, column: 31, scope: !7990)
!7995 = !DILocation(line: 30, column: 21, scope: !7990)
!7996 = !DILocation(line: 32, column: 14, scope: !7990)
!7997 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7get_reg17h2f621c09ee8ce977E", scope: !7991, file: !4978, line: 13, type: !7946, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !7998)
!7998 = !{!7999}
!7999 = !DILocalVariable(name: "segment", scope: !8000, file: !4978, line: 14, type: !43, align: 2)
!8000 = distinct !DILexicalBlock(scope: !7997, file: !4978, line: 14, column: 13)
!8001 = !DILocation(line: 14, column: 17, scope: !8000)
!8002 = !DILocation(line: 16, column: 17, scope: !8000)
!8003 = !DILocation(line: 18, column: 29, scope: !8000)
!8004 = !DILocation(line: 18, column: 13, scope: !8000)
!8005 = !DILocation(line: 19, column: 10, scope: !7997)
!8006 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7set_reg17heeac8b7774444c8eE", scope: !8007, file: !4978, line: 28, type: !4981, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8008)
!8007 = !DINamespace(name: "{impl#5}", scope: !4980)
!8008 = !{!8009}
!8009 = !DILocalVariable(name: "sel", arg: 1, scope: !8006, file: !4978, line: 28, type: !4983)
!8010 = !DILocation(line: 28, column: 31, scope: !8006)
!8011 = !DILocation(line: 30, column: 21, scope: !8006)
!8012 = !DILocation(line: 32, column: 14, scope: !8006)
!8013 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7get_reg17h49993b9869569990E", scope: !8007, file: !4978, line: 13, type: !7946, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8014)
!8014 = !{!8015}
!8015 = !DILocalVariable(name: "segment", scope: !8016, file: !4978, line: 14, type: !43, align: 2)
!8016 = distinct !DILexicalBlock(scope: !8013, file: !4978, line: 14, column: 13)
!8017 = !DILocation(line: 14, column: 17, scope: !8016)
!8018 = !DILocation(line: 16, column: 17, scope: !8016)
!8019 = !DILocation(line: 18, column: 29, scope: !8016)
!8020 = !DILocation(line: 18, column: 13, scope: !8016)
!8021 = !DILocation(line: 19, column: 10, scope: !8013)
!8022 = distinct !DISubprogram(name: "read_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$9read_base17hbf0ed28f038880b0E", scope: !8023, file: !4978, line: 41, type: !8024, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8026)
!8023 = !DINamespace(name: "{impl#6}", scope: !4980)
!8024 = !DISubroutineType(types: !8025)
!8025 = !{!13}
!8026 = !{!8027}
!8027 = !DILocalVariable(name: "val", scope: !8028, file: !4978, line: 43, type: !18, align: 8)
!8028 = distinct !DILexicalBlock(scope: !8022, file: !4978, line: 43, column: 21)
!8029 = !DILocation(line: 43, column: 25, scope: !8028)
!8030 = !DILocation(line: 44, column: 21, scope: !8028)
!8031 = !{i32 41317}
!8032 = !DILocation(line: 45, column: 42, scope: !8028)
!8033 = !DILocation(line: 45, column: 21, scope: !8028)
!8034 = !DILocation(line: 47, column: 14, scope: !8022)
!8035 = distinct !DISubprogram(name: "write_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$10write_base17h4d2fd8f856657134E", scope: !8023, file: !4978, line: 49, type: !8036, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8038)
!8036 = !DISubroutineType(types: !8037)
!8037 = !{null, !13}
!8038 = !{!8039}
!8039 = !DILocalVariable(name: "base", arg: 1, scope: !8035, file: !4978, line: 49, type: !13)
!8040 = !DILocation(line: 49, column: 34, scope: !8035)
!8041 = !DILocation(line: 51, column: 67, scope: !8035)
!8042 = !DILocation(line: 51, column: 21, scope: !8035)
!8043 = !{i32 41586}
!8044 = !DILocation(line: 53, column: 14, scope: !8035)
!8045 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7set_reg17ha4de5f899730ef75E", scope: !8046, file: !4978, line: 28, type: !4981, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8047)
!8046 = !DINamespace(name: "{impl#7}", scope: !4980)
!8047 = !{!8048}
!8048 = !DILocalVariable(name: "sel", arg: 1, scope: !8045, file: !4978, line: 28, type: !4983)
!8049 = !DILocation(line: 28, column: 31, scope: !8045)
!8050 = !DILocation(line: 30, column: 21, scope: !8045)
!8051 = !DILocation(line: 32, column: 14, scope: !8045)
!8052 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7get_reg17he6ceac78dbad5d31E", scope: !8046, file: !4978, line: 13, type: !7946, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8053)
!8053 = !{!8054}
!8054 = !DILocalVariable(name: "segment", scope: !8055, file: !4978, line: 14, type: !43, align: 2)
!8055 = distinct !DILexicalBlock(scope: !8052, file: !4978, line: 14, column: 13)
!8056 = !DILocation(line: 14, column: 17, scope: !8055)
!8057 = !DILocation(line: 16, column: 17, scope: !8055)
!8058 = !DILocation(line: 18, column: 29, scope: !8055)
!8059 = !DILocation(line: 18, column: 13, scope: !8055)
!8060 = !DILocation(line: 19, column: 10, scope: !8052)
!8061 = distinct !DISubprogram(name: "read_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$9read_base17hf80559ddd033d2f8E", scope: !8062, file: !4978, line: 41, type: !8024, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8063)
!8062 = !DINamespace(name: "{impl#8}", scope: !4980)
!8063 = !{!8064}
!8064 = !DILocalVariable(name: "val", scope: !8065, file: !4978, line: 43, type: !18, align: 8)
!8065 = distinct !DILexicalBlock(scope: !8061, file: !4978, line: 43, column: 21)
!8066 = !DILocation(line: 43, column: 25, scope: !8065)
!8067 = !DILocation(line: 44, column: 21, scope: !8065)
!8068 = !DILocation(line: 45, column: 42, scope: !8065)
!8069 = !DILocation(line: 45, column: 21, scope: !8065)
!8070 = !DILocation(line: 47, column: 14, scope: !8061)
!8071 = distinct !DISubprogram(name: "write_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$10write_base17hc98e9dce73fb530dE", scope: !8062, file: !4978, line: 49, type: !8036, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8072)
!8072 = !{!8073}
!8073 = !DILocalVariable(name: "base", arg: 1, scope: !8071, file: !4978, line: 49, type: !13)
!8074 = !DILocation(line: 49, column: 34, scope: !8071)
!8075 = !DILocation(line: 51, column: 67, scope: !8071)
!8076 = !DILocation(line: 51, column: 21, scope: !8071)
!8077 = !DILocation(line: 53, column: 14, scope: !8071)
!8078 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..instructions..tlb..InvPicdCommand$u20$as$u20$core..fmt..Debug$GT$3fmt17h6b54e2aa3374ad75E", scope: !8079, file: !5010, line: 23, type: !8080, scopeLine: 23, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8101)
!8079 = !DINamespace(name: "{impl#1}", scope: !384)
!8080 = !DISubroutineType(types: !8081)
!8081 = !{!188, !8082, !206}
!8082 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::tlb::InvPicdCommand", baseType: !8083, size: 64, align: 64, dwarfAddressSpace: 0)
!8083 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvPicdCommand", scope: !384, file: !2, size: 128, align: 64, elements: !8084, templateParams: !19, identifier: "d05f461d82356a322dae873a4a5499a8")
!8084 = !{!8085}
!8085 = !DICompositeType(tag: DW_TAG_variant_part, scope: !8083, file: !2, size: 128, align: 64, elements: !8086, templateParams: !19, identifier: "6dd054d4fa2aff7245b1b36cce4e4af2", discriminator: !8100)
!8086 = !{!8087, !8092, !8096, !8098}
!8087 = !DIDerivedType(tag: DW_TAG_member, name: "Address", scope: !8085, file: !2, baseType: !8088, size: 128, align: 64, extraData: i64 0)
!8088 = !DICompositeType(tag: DW_TAG_structure_type, name: "Address", scope: !8083, file: !2, size: 128, align: 64, elements: !8089, templateParams: !19, identifier: "c3ba8969b4433043de9443f2e3bbefc4")
!8089 = !{!8090, !8091}
!8090 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !8088, file: !2, baseType: !13, size: 64, align: 64, offset: 64)
!8091 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !8088, file: !2, baseType: !383, size: 16, align: 16, offset: 16)
!8092 = !DIDerivedType(tag: DW_TAG_member, name: "Single", scope: !8085, file: !2, baseType: !8093, size: 128, align: 64, extraData: i64 1)
!8093 = !DICompositeType(tag: DW_TAG_structure_type, name: "Single", scope: !8083, file: !2, size: 128, align: 64, elements: !8094, templateParams: !19, identifier: "698a9b9f3496bc2b8c5b88d1007590e4")
!8094 = !{!8095}
!8095 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !8093, file: !2, baseType: !383, size: 16, align: 16, offset: 16)
!8096 = !DIDerivedType(tag: DW_TAG_member, name: "All", scope: !8085, file: !2, baseType: !8097, size: 128, align: 64, extraData: i64 2)
!8097 = !DICompositeType(tag: DW_TAG_structure_type, name: "All", scope: !8083, file: !2, size: 128, align: 64, elements: !19, identifier: "bd65d0d46fc0fa876f2c16af539061a8")
!8098 = !DIDerivedType(tag: DW_TAG_member, name: "AllExceptGlobal", scope: !8085, file: !2, baseType: !8099, size: 128, align: 64, extraData: i64 3)
!8099 = !DICompositeType(tag: DW_TAG_structure_type, name: "AllExceptGlobal", scope: !8083, file: !2, size: 128, align: 64, elements: !19, identifier: "fb7e860b29d887b59a3598867ad314f4")
!8100 = !DIDerivedType(tag: DW_TAG_member, scope: !8083, file: !2, baseType: !43, size: 16, align: 16, flags: DIFlagArtificial)
!8101 = !{!8102, !8103, !8104, !8106, !8107}
!8102 = !DILocalVariable(name: "self", arg: 1, scope: !8078, file: !5010, line: 23, type: !8082)
!8103 = !DILocalVariable(name: "f", arg: 2, scope: !8078, file: !5010, line: 23, type: !206)
!8104 = !DILocalVariable(name: "__self_0", scope: !8105, file: !5010, line: 26, type: !12, align: 8)
!8105 = distinct !DILexicalBlock(scope: !8078, file: !5010, line: 23, column: 10)
!8106 = !DILocalVariable(name: "__self_1", scope: !8105, file: !5010, line: 26, type: !382, align: 8)
!8107 = !DILocalVariable(name: "__self_0", scope: !8108, file: !5010, line: 29, type: !382, align: 8)
!8108 = distinct !DILexicalBlock(scope: !8078, file: !5010, line: 23, column: 10)
!8109 = !DILocation(line: 23, column: 10, scope: !8078)
!8110 = !DILocation(line: 26, column: 23, scope: !8105)
!8111 = !DILocation(line: 29, column: 12, scope: !8108)
!8112 = !{i16 0, i16 4}
!8113 = !DILocation(line: 26, column: 13, scope: !8078)
!8114 = !DILocation(line: 26, column: 13, scope: !8105)
!8115 = !DILocation(line: 26, column: 23, scope: !8078)
!8116 = !DILocation(line: 23, column: 10, scope: !8105)
!8117 = !DILocation(line: 29, column: 12, scope: !8078)
!8118 = !DILocation(line: 23, column: 10, scope: !8108)
!8119 = !DILocation(line: 23, column: 15, scope: !8078)
!8120 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..instructions..tlb..InvpcidDescriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc849ee71f33859cE", scope: !8121, file: !5010, line: 41, type: !8122, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8129)
!8121 = !DINamespace(name: "{impl#2}", scope: !384)
!8122 = !DISubroutineType(types: !8123)
!8123 = !{!188, !8124, !206}
!8124 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::tlb::InvpcidDescriptor", baseType: !8125, size: 64, align: 64, dwarfAddressSpace: 0)
!8125 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvpcidDescriptor", scope: !384, file: !2, size: 128, align: 64, elements: !8126, templateParams: !19, identifier: "d551b2a08904b2a5a0d37fd5de80e6b3")
!8126 = !{!8127, !8128}
!8127 = !DIDerivedType(tag: DW_TAG_member, name: "address", scope: !8125, file: !2, baseType: !18, size: 64, align: 64)
!8128 = !DIDerivedType(tag: DW_TAG_member, name: "pcid", scope: !8125, file: !2, baseType: !18, size: 64, align: 64, offset: 64)
!8129 = !{!8130, !8131}
!8130 = !DILocalVariable(name: "self", arg: 1, scope: !8120, file: !5010, line: 41, type: !8124)
!8131 = !DILocalVariable(name: "f", arg: 2, scope: !8120, file: !5010, line: 41, type: !206)
!8132 = !DILocation(line: 41, column: 10, scope: !8120)
!8133 = !DILocation(line: 44, column: 5, scope: !8120)
!8134 = !DILocation(line: 41, column: 15, scope: !8120)
!8135 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..instructions..tlb..Pcid$u20$as$u20$core..fmt..Debug$GT$3fmt17hcd0b6f0d66ec2297E", scope: !8136, file: !5010, line: 49, type: !8137, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8139)
!8136 = !DINamespace(name: "{impl#3}", scope: !384)
!8137 = !DISubroutineType(types: !8138)
!8138 = !{!188, !382, !206}
!8139 = !{!8140, !8141}
!8140 = !DILocalVariable(name: "self", arg: 1, scope: !8135, file: !5010, line: 49, type: !382)
!8141 = !DILocalVariable(name: "f", arg: 2, scope: !8135, file: !5010, line: 49, type: !206)
!8142 = !DILocation(line: 49, column: 10, scope: !8135)
!8143 = !DILocation(line: 50, column: 17, scope: !8135)
!8144 = !DILocation(line: 49, column: 15, scope: !8135)
!8145 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr0$u20$as$u20$core..fmt..Debug$GT$3fmt17hfe76eae32b47b61eE", scope: !8147, file: !8146, line: 7, type: !8149, scopeLine: 7, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8153)
!8146 = !DIFile(filename: "src/registers/control.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "e839101217229d77358c4ba8b8320744")
!8147 = !DINamespace(name: "{impl#0}", scope: !8148)
!8148 = !DINamespace(name: "control", scope: !779)
!8149 = !DISubroutineType(types: !8150)
!8150 = !{!188, !8151, !206}
!8151 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr0", baseType: !8152, size: 64, align: 64, dwarfAddressSpace: 0)
!8152 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr0", scope: !8148, file: !2, align: 8, elements: !19, identifier: "bdb06293667af70a73d36e1ff0ddb4db")
!8153 = !{!8154, !8155}
!8154 = !DILocalVariable(name: "self", arg: 1, scope: !8145, file: !8146, line: 7, type: !8151)
!8155 = !DILocalVariable(name: "f", arg: 2, scope: !8145, file: !8146, line: 7, type: !206)
!8156 = !DILocation(line: 7, column: 10, scope: !8145)
!8157 = !DILocation(line: 7, column: 15, scope: !8145)
!8158 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hafa675c84c1da8eeE", scope: !8160, file: !8159, line: 434, type: !8161, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8167)
!8159 = !DIFile(filename: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/bitflags-1.3.2/src/lib.rs", directory: "", checksumkind: CSK_MD5, checksum: "a71177c4b92801136d960c3c8e5a0a3c")
!8160 = !DINamespace(name: "{impl#10}", scope: !8148)
!8161 = !DISubroutineType(types: !8162)
!8162 = !{!188, !8163, !206}
!8163 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr0Flags", baseType: !8164, size: 64, align: 64, dwarfAddressSpace: 0)
!8164 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr0Flags", scope: !8148, file: !2, size: 64, align: 64, elements: !8165, templateParams: !19, identifier: "8cbd627fd3f9421c8c3bca6d48f5c27f")
!8165 = !{!8166}
!8166 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !8164, file: !2, baseType: !18, size: 64, align: 64)
!8167 = !{!8168, !8169, !8170, !8172, !8187, !8189, !8191, !8193, !8195, !8197, !8199, !8201, !8203, !8205, !8207, !8209, !8211, !8213, !8215, !8217, !8219, !8221, !8223, !8225, !8227, !8229, !8231, !8233, !8235, !8237, !8239, !8241, !8243, !8245, !8247, !8249, !8251, !8253, !8255, !8257, !8259, !8261, !8263, !8265, !8267, !8269, !8271, !8273, !8275, !8277, !8279, !8281, !8283, !8285, !8287, !8289}
!8168 = !DILocalVariable(name: "self", arg: 1, scope: !8158, file: !8159, line: 434, type: !8163)
!8169 = !DILocalVariable(name: "f", arg: 2, scope: !8158, file: !8159, line: 434, type: !206)
!8170 = !DILocalVariable(name: "first", scope: !8171, file: !8159, line: 471, type: !306, align: 1)
!8171 = distinct !DILexicalBlock(scope: !8158, file: !8159, line: 471, column: 17)
!8172 = !DILocalVariable(name: "residual", scope: !8173, file: !8159, line: 475, type: !8174, align: 1)
!8173 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 475, column: 47)
!8174 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<core::convert::Infallible, core::fmt::Error>", scope: !189, file: !2, align: 8, elements: !8175, templateParams: !19, identifier: "8c59fde105e0395e5a49b880bac49f04")
!8175 = !{!8176}
!8176 = !DICompositeType(tag: DW_TAG_variant_part, scope: !8174, file: !2, align: 8, elements: !8177, templateParams: !19, identifier: "a82a8c365cc63c5c50ae33fe5f3f65f0")
!8177 = !{!8178, !8183}
!8178 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !8176, file: !2, baseType: !8179, align: 8)
!8179 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !8174, file: !2, align: 8, elements: !8180, templateParams: !8182, identifier: "c023777eacff483418952a49d4ae7bc0")
!8180 = !{!8181}
!8181 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !8179, file: !2, baseType: !903, align: 8)
!8182 = !{!908, !199}
!8183 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !8176, file: !2, baseType: !8184, align: 8)
!8184 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !8174, file: !2, align: 8, elements: !8185, templateParams: !8182, identifier: "1d9046af92c01d005bd833379eef0ac4")
!8185 = !{!8186}
!8186 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !8184, file: !2, baseType: !200, align: 8)
!8187 = !DILocalVariable(name: "val", scope: !8188, file: !8159, line: 475, type: !7, align: 1)
!8188 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 475, column: 29)
!8189 = !DILocalVariable(name: "residual", scope: !8190, file: !8159, line: 478, type: !8174, align: 1)
!8190 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 478, column: 70)
!8191 = !DILocalVariable(name: "val", scope: !8192, file: !8159, line: 478, type: !7, align: 1)
!8192 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 478, column: 25)
!8193 = !DILocalVariable(name: "residual", scope: !8194, file: !8159, line: 475, type: !8174, align: 1)
!8194 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 475, column: 47)
!8195 = !DILocalVariable(name: "val", scope: !8196, file: !8159, line: 475, type: !7, align: 1)
!8196 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 475, column: 29)
!8197 = !DILocalVariable(name: "residual", scope: !8198, file: !8159, line: 478, type: !8174, align: 1)
!8198 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 478, column: 70)
!8199 = !DILocalVariable(name: "val", scope: !8200, file: !8159, line: 478, type: !7, align: 1)
!8200 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 478, column: 25)
!8201 = !DILocalVariable(name: "residual", scope: !8202, file: !8159, line: 475, type: !8174, align: 1)
!8202 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 475, column: 47)
!8203 = !DILocalVariable(name: "val", scope: !8204, file: !8159, line: 475, type: !7, align: 1)
!8204 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 475, column: 29)
!8205 = !DILocalVariable(name: "residual", scope: !8206, file: !8159, line: 478, type: !8174, align: 1)
!8206 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 478, column: 70)
!8207 = !DILocalVariable(name: "val", scope: !8208, file: !8159, line: 478, type: !7, align: 1)
!8208 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 478, column: 25)
!8209 = !DILocalVariable(name: "residual", scope: !8210, file: !8159, line: 475, type: !8174, align: 1)
!8210 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 475, column: 47)
!8211 = !DILocalVariable(name: "val", scope: !8212, file: !8159, line: 475, type: !7, align: 1)
!8212 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 475, column: 29)
!8213 = !DILocalVariable(name: "residual", scope: !8214, file: !8159, line: 478, type: !8174, align: 1)
!8214 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 478, column: 70)
!8215 = !DILocalVariable(name: "val", scope: !8216, file: !8159, line: 478, type: !7, align: 1)
!8216 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 478, column: 25)
!8217 = !DILocalVariable(name: "residual", scope: !8218, file: !8159, line: 475, type: !8174, align: 1)
!8218 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 475, column: 47)
!8219 = !DILocalVariable(name: "val", scope: !8220, file: !8159, line: 475, type: !7, align: 1)
!8220 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 475, column: 29)
!8221 = !DILocalVariable(name: "residual", scope: !8222, file: !8159, line: 478, type: !8174, align: 1)
!8222 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 478, column: 70)
!8223 = !DILocalVariable(name: "val", scope: !8224, file: !8159, line: 478, type: !7, align: 1)
!8224 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 478, column: 25)
!8225 = !DILocalVariable(name: "residual", scope: !8226, file: !8159, line: 475, type: !8174, align: 1)
!8226 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 475, column: 47)
!8227 = !DILocalVariable(name: "val", scope: !8228, file: !8159, line: 475, type: !7, align: 1)
!8228 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 475, column: 29)
!8229 = !DILocalVariable(name: "residual", scope: !8230, file: !8159, line: 478, type: !8174, align: 1)
!8230 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 478, column: 70)
!8231 = !DILocalVariable(name: "val", scope: !8232, file: !8159, line: 478, type: !7, align: 1)
!8232 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 478, column: 25)
!8233 = !DILocalVariable(name: "residual", scope: !8234, file: !8159, line: 475, type: !8174, align: 1)
!8234 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 475, column: 47)
!8235 = !DILocalVariable(name: "val", scope: !8236, file: !8159, line: 475, type: !7, align: 1)
!8236 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 475, column: 29)
!8237 = !DILocalVariable(name: "residual", scope: !8238, file: !8159, line: 478, type: !8174, align: 1)
!8238 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 478, column: 70)
!8239 = !DILocalVariable(name: "val", scope: !8240, file: !8159, line: 478, type: !7, align: 1)
!8240 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 478, column: 25)
!8241 = !DILocalVariable(name: "residual", scope: !8242, file: !8159, line: 475, type: !8174, align: 1)
!8242 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 475, column: 47)
!8243 = !DILocalVariable(name: "val", scope: !8244, file: !8159, line: 475, type: !7, align: 1)
!8244 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 475, column: 29)
!8245 = !DILocalVariable(name: "residual", scope: !8246, file: !8159, line: 478, type: !8174, align: 1)
!8246 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 478, column: 70)
!8247 = !DILocalVariable(name: "val", scope: !8248, file: !8159, line: 478, type: !7, align: 1)
!8248 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 478, column: 25)
!8249 = !DILocalVariable(name: "residual", scope: !8250, file: !8159, line: 475, type: !8174, align: 1)
!8250 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 475, column: 47)
!8251 = !DILocalVariable(name: "val", scope: !8252, file: !8159, line: 475, type: !7, align: 1)
!8252 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 475, column: 29)
!8253 = !DILocalVariable(name: "residual", scope: !8254, file: !8159, line: 478, type: !8174, align: 1)
!8254 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 478, column: 70)
!8255 = !DILocalVariable(name: "val", scope: !8256, file: !8159, line: 478, type: !7, align: 1)
!8256 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 478, column: 25)
!8257 = !DILocalVariable(name: "residual", scope: !8258, file: !8159, line: 475, type: !8174, align: 1)
!8258 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 475, column: 47)
!8259 = !DILocalVariable(name: "val", scope: !8260, file: !8159, line: 475, type: !7, align: 1)
!8260 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 475, column: 29)
!8261 = !DILocalVariable(name: "residual", scope: !8262, file: !8159, line: 478, type: !8174, align: 1)
!8262 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 478, column: 70)
!8263 = !DILocalVariable(name: "val", scope: !8264, file: !8159, line: 478, type: !7, align: 1)
!8264 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 478, column: 25)
!8265 = !DILocalVariable(name: "residual", scope: !8266, file: !8159, line: 475, type: !8174, align: 1)
!8266 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 475, column: 47)
!8267 = !DILocalVariable(name: "val", scope: !8268, file: !8159, line: 475, type: !7, align: 1)
!8268 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 475, column: 29)
!8269 = !DILocalVariable(name: "residual", scope: !8270, file: !8159, line: 478, type: !8174, align: 1)
!8270 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 478, column: 70)
!8271 = !DILocalVariable(name: "val", scope: !8272, file: !8159, line: 478, type: !7, align: 1)
!8272 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 478, column: 25)
!8273 = !DILocalVariable(name: "extra_bits", scope: !8274, file: !8159, line: 481, type: !18, align: 8)
!8274 = distinct !DILexicalBlock(scope: !8171, file: !8159, line: 481, column: 17)
!8275 = !DILocalVariable(name: "residual", scope: !8276, file: !8159, line: 484, type: !8174, align: 1)
!8276 = distinct !DILexicalBlock(scope: !8274, file: !8159, line: 484, column: 43)
!8277 = !DILocalVariable(name: "val", scope: !8278, file: !8159, line: 484, type: !7, align: 1)
!8278 = distinct !DILexicalBlock(scope: !8274, file: !8159, line: 484, column: 25)
!8279 = !DILocalVariable(name: "residual", scope: !8280, file: !8159, line: 487, type: !8174, align: 1)
!8280 = distinct !DILexicalBlock(scope: !8274, file: !8159, line: 487, column: 38)
!8281 = !DILocalVariable(name: "val", scope: !8282, file: !8159, line: 487, type: !7, align: 1)
!8282 = distinct !DILexicalBlock(scope: !8274, file: !8159, line: 487, column: 21)
!8283 = !DILocalVariable(name: "residual", scope: !8284, file: !8159, line: 488, type: !8174, align: 1)
!8284 = distinct !DILexicalBlock(scope: !8274, file: !8159, line: 488, column: 70)
!8285 = !DILocalVariable(name: "val", scope: !8286, file: !8159, line: 488, type: !7, align: 1)
!8286 = distinct !DILexicalBlock(scope: !8274, file: !8159, line: 488, column: 21)
!8287 = !DILocalVariable(name: "residual", scope: !8288, file: !8159, line: 491, type: !8174, align: 1)
!8288 = distinct !DILexicalBlock(scope: !8274, file: !8159, line: 491, column: 43)
!8289 = !DILocalVariable(name: "val", scope: !8290, file: !8159, line: 491, type: !7, align: 1)
!8290 = distinct !DILexicalBlock(scope: !8274, file: !8159, line: 491, column: 21)
!8291 = !DILocation(line: 475, column: 47, scope: !8173)
!8292 = !DILocation(line: 475, column: 29, scope: !8188)
!8293 = !DILocation(line: 478, column: 70, scope: !8190)
!8294 = !DILocation(line: 478, column: 25, scope: !8192)
!8295 = !DILocation(line: 475, column: 47, scope: !8194)
!8296 = !DILocation(line: 475, column: 29, scope: !8196)
!8297 = !DILocation(line: 478, column: 70, scope: !8198)
!8298 = !DILocation(line: 478, column: 25, scope: !8200)
!8299 = !DILocation(line: 475, column: 47, scope: !8202)
!8300 = !DILocation(line: 475, column: 29, scope: !8204)
!8301 = !DILocation(line: 478, column: 70, scope: !8206)
!8302 = !DILocation(line: 478, column: 25, scope: !8208)
!8303 = !DILocation(line: 475, column: 47, scope: !8210)
!8304 = !DILocation(line: 475, column: 29, scope: !8212)
!8305 = !DILocation(line: 478, column: 70, scope: !8214)
!8306 = !DILocation(line: 478, column: 25, scope: !8216)
!8307 = !DILocation(line: 475, column: 47, scope: !8218)
!8308 = !DILocation(line: 475, column: 29, scope: !8220)
!8309 = !DILocation(line: 478, column: 70, scope: !8222)
!8310 = !DILocation(line: 478, column: 25, scope: !8224)
!8311 = !DILocation(line: 475, column: 47, scope: !8226)
!8312 = !DILocation(line: 475, column: 29, scope: !8228)
!8313 = !DILocation(line: 478, column: 70, scope: !8230)
!8314 = !DILocation(line: 478, column: 25, scope: !8232)
!8315 = !DILocation(line: 475, column: 47, scope: !8234)
!8316 = !DILocation(line: 475, column: 29, scope: !8236)
!8317 = !DILocation(line: 478, column: 70, scope: !8238)
!8318 = !DILocation(line: 478, column: 25, scope: !8240)
!8319 = !DILocation(line: 475, column: 47, scope: !8242)
!8320 = !DILocation(line: 475, column: 29, scope: !8244)
!8321 = !DILocation(line: 478, column: 70, scope: !8246)
!8322 = !DILocation(line: 478, column: 25, scope: !8248)
!8323 = !DILocation(line: 475, column: 47, scope: !8250)
!8324 = !DILocation(line: 475, column: 29, scope: !8252)
!8325 = !DILocation(line: 478, column: 70, scope: !8254)
!8326 = !DILocation(line: 478, column: 25, scope: !8256)
!8327 = !DILocation(line: 475, column: 47, scope: !8258)
!8328 = !DILocation(line: 475, column: 29, scope: !8260)
!8329 = !DILocation(line: 478, column: 70, scope: !8262)
!8330 = !DILocation(line: 478, column: 25, scope: !8264)
!8331 = !DILocation(line: 475, column: 47, scope: !8266)
!8332 = !DILocation(line: 475, column: 29, scope: !8268)
!8333 = !DILocation(line: 478, column: 70, scope: !8270)
!8334 = !DILocation(line: 478, column: 25, scope: !8272)
!8335 = !DILocation(line: 484, column: 43, scope: !8276)
!8336 = !DILocation(line: 484, column: 25, scope: !8278)
!8337 = !DILocation(line: 487, column: 38, scope: !8280)
!8338 = !DILocation(line: 487, column: 21, scope: !8282)
!8339 = !DILocation(line: 488, column: 70, scope: !8284)
!8340 = !DILocation(line: 488, column: 21, scope: !8286)
!8341 = !DILocation(line: 491, column: 43, scope: !8288)
!8342 = !DILocation(line: 491, column: 21, scope: !8290)
!8343 = !DILocation(line: 434, column: 20, scope: !8158)
!8344 = !DILocation(line: 434, column: 27, scope: !8158)
!8345 = !DILocation(line: 471, column: 21, scope: !8171)
!8346 = !DILocation(line: 481, column: 21, scope: !8274)
!8347 = !DILocation(line: 471, column: 33, scope: !8158)
!8348 = !DILocation(line: 473, column: 46, scope: !8171)
!8349 = !DILocation(line: 474, column: 29, scope: !8171)
!8350 = !DILocation(line: 474, column: 28, scope: !8171)
!8351 = !DILocation(line: 477, column: 25, scope: !8171)
!8352 = !DILocation(line: 478, column: 25, scope: !8171)
!8353 = !DILocation(line: 475, column: 29, scope: !8171)
!8354 = !DILocation(line: 475, column: 29, scope: !8173)
!8355 = !DILocation(line: 494, column: 14, scope: !8158)
!8356 = !DILocation(line: 478, column: 25, scope: !8190)
!8357 = !DILocation(line: 475, column: 29, scope: !8194)
!8358 = !DILocation(line: 478, column: 25, scope: !8198)
!8359 = !DILocation(line: 475, column: 29, scope: !8202)
!8360 = !DILocation(line: 478, column: 25, scope: !8206)
!8361 = !DILocation(line: 475, column: 29, scope: !8210)
!8362 = !DILocation(line: 478, column: 25, scope: !8214)
!8363 = !DILocation(line: 475, column: 29, scope: !8218)
!8364 = !DILocation(line: 478, column: 25, scope: !8222)
!8365 = !DILocation(line: 475, column: 29, scope: !8226)
!8366 = !DILocation(line: 478, column: 25, scope: !8230)
!8367 = !DILocation(line: 475, column: 29, scope: !8234)
!8368 = !DILocation(line: 478, column: 25, scope: !8238)
!8369 = !DILocation(line: 475, column: 29, scope: !8242)
!8370 = !DILocation(line: 478, column: 25, scope: !8246)
!8371 = !DILocation(line: 475, column: 29, scope: !8250)
!8372 = !DILocation(line: 478, column: 25, scope: !8254)
!8373 = !DILocation(line: 475, column: 29, scope: !8258)
!8374 = !DILocation(line: 478, column: 25, scope: !8262)
!8375 = !DILocation(line: 481, column: 34, scope: !8171)
!8376 = !DILocation(line: 481, column: 47, scope: !8171)
!8377 = !DILocation(line: 481, column: 46, scope: !8171)
!8378 = !DILocation(line: 482, column: 20, scope: !8274)
!8379 = !DILocation(line: 475, column: 29, scope: !8266)
!8380 = !DILocation(line: 478, column: 25, scope: !8270)
!8381 = !DILocation(line: 490, column: 20, scope: !8274)
!8382 = !DILocation(line: 483, column: 25, scope: !8274)
!8383 = !DILocation(line: 483, column: 24, scope: !8274)
!8384 = !DILocation(line: 486, column: 21, scope: !8274)
!8385 = !DILocation(line: 487, column: 21, scope: !8274)
!8386 = !DILocation(line: 484, column: 25, scope: !8274)
!8387 = !DILocation(line: 484, column: 25, scope: !8276)
!8388 = !DILocation(line: 488, column: 21, scope: !8274)
!8389 = !DILocation(line: 487, column: 21, scope: !8280)
!8390 = !DILocation(line: 488, column: 21, scope: !8284)
!8391 = !DILocation(line: 493, column: 17, scope: !8274)
!8392 = !DILocation(line: 491, column: 21, scope: !8274)
!8393 = !DILocation(line: 491, column: 21, scope: !8288)
!8394 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h6e95653329aec9eeE", scope: !8395, file: !8159, line: 497, type: !8161, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8396)
!8395 = !DINamespace(name: "{impl#11}", scope: !8148)
!8396 = !{!8397, !8398}
!8397 = !DILocalVariable(name: "self", arg: 1, scope: !8394, file: !8159, line: 497, type: !8163)
!8398 = !DILocalVariable(name: "f", arg: 2, scope: !8394, file: !8159, line: 497, type: !206)
!8399 = !DILocation(line: 497, column: 20, scope: !8394)
!8400 = !DILocation(line: 497, column: 27, scope: !8394)
!8401 = !DILocation(line: 498, column: 17, scope: !8394)
!8402 = !DILocation(line: 499, column: 14, scope: !8394)
!8403 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h38d87135f8858ed0E", scope: !8404, file: !8159, line: 502, type: !8161, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8405)
!8404 = !DINamespace(name: "{impl#12}", scope: !8148)
!8405 = !{!8406, !8407}
!8406 = !DILocalVariable(name: "self", arg: 1, scope: !8403, file: !8159, line: 502, type: !8163)
!8407 = !DILocalVariable(name: "f", arg: 2, scope: !8403, file: !8159, line: 502, type: !206)
!8408 = !DILocation(line: 502, column: 20, scope: !8403)
!8409 = !DILocation(line: 502, column: 27, scope: !8403)
!8410 = !DILocation(line: 503, column: 17, scope: !8403)
!8411 = !DILocation(line: 504, column: 14, scope: !8403)
!8412 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h498c2d619981da19E", scope: !8413, file: !8159, line: 507, type: !8161, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8414)
!8413 = !DINamespace(name: "{impl#13}", scope: !8148)
!8414 = !{!8415, !8416}
!8415 = !DILocalVariable(name: "self", arg: 1, scope: !8412, file: !8159, line: 507, type: !8163)
!8416 = !DILocalVariable(name: "f", arg: 2, scope: !8412, file: !8159, line: 507, type: !206)
!8417 = !DILocation(line: 507, column: 20, scope: !8412)
!8418 = !DILocation(line: 507, column: 27, scope: !8412)
!8419 = !DILocation(line: 508, column: 17, scope: !8412)
!8420 = !DILocation(line: 509, column: 14, scope: !8412)
!8421 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17ha267cacab3b85592E", scope: !8422, file: !8159, line: 512, type: !8161, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8423)
!8422 = !DINamespace(name: "{impl#14}", scope: !8148)
!8423 = !{!8424, !8425}
!8424 = !DILocalVariable(name: "self", arg: 1, scope: !8421, file: !8159, line: 512, type: !8163)
!8425 = !DILocalVariable(name: "f", arg: 2, scope: !8421, file: !8159, line: 512, type: !206)
!8426 = !DILocation(line: 512, column: 20, scope: !8421)
!8427 = !DILocation(line: 512, column: 27, scope: !8421)
!8428 = !DILocation(line: 513, column: 17, scope: !8421)
!8429 = !DILocation(line: 514, column: 14, scope: !8421)
!8430 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr0Flags3all17h42462ea88afc04edE", scope: !8164, file: !8159, line: 532, type: !8431, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !19)
!8431 = !DISubroutineType(types: !8432)
!8432 = !{!8164}
!8433 = !DILocation(line: 533, column: 17, scope: !8430)
!8434 = !DILocation(line: 541, column: 14, scope: !8430)
!8435 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr0Flags4bits17h5234b42c4f04016aE", scope: !8164, file: !8159, line: 545, type: !8436, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8438)
!8436 = !DISubroutineType(types: !8437)
!8437 = !{!18, !8163}
!8438 = !{!8439}
!8439 = !DILocalVariable(name: "self", arg: 1, scope: !8435, file: !8159, line: 545, type: !8163)
!8440 = !DILocation(line: 545, column: 31, scope: !8435)
!8441 = !DILocation(line: 546, column: 17, scope: !8435)
!8442 = !DILocation(line: 547, column: 14, scope: !8435)
!8443 = distinct !DISubprogram(name: "PROTECTED_MODE_ENABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21PROTECTED_MODE_ENABLE17h12f3b8c70a32efb2E", scope: !8444, file: !8159, line: 460, type: !8446, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8448)
!8444 = !DINamespace(name: "{impl#0}", scope: !8445)
!8445 = !DINamespace(name: "fmt", scope: !8160)
!8446 = !DISubroutineType(types: !8447)
!8447 = !{!306, !8163}
!8448 = !{!8449}
!8449 = !DILocalVariable(name: "self", arg: 1, scope: !8450, file: !8146, line: 10, type: !8163)
!8450 = !DILexicalBlockFile(scope: !8443, file: !8146, discriminator: 0)
!8451 = !DILocation(line: 10, column: 1, scope: !8450)
!8452 = !DILocation(line: 875, column: 11, scope: !8443)
!8453 = distinct !DISubprogram(name: "MONITOR_COPROCESSOR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19MONITOR_COPROCESSOR17h47ac68455bf87515E", scope: !8444, file: !8159, line: 460, type: !8446, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8454)
!8454 = !{!8455}
!8455 = !DILocalVariable(name: "self", arg: 1, scope: !8456, file: !8146, line: 10, type: !8163)
!8456 = !DILexicalBlockFile(scope: !8453, file: !8146, discriminator: 0)
!8457 = !DILocation(line: 10, column: 1, scope: !8456)
!8458 = !DILocation(line: 875, column: 11, scope: !8453)
!8459 = distinct !DISubprogram(name: "EMULATE_COPROCESSOR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19EMULATE_COPROCESSOR17h8e5f07cb17eb19f7E", scope: !8444, file: !8159, line: 460, type: !8446, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8460)
!8460 = !{!8461}
!8461 = !DILocalVariable(name: "self", arg: 1, scope: !8462, file: !8146, line: 10, type: !8163)
!8462 = !DILexicalBlockFile(scope: !8459, file: !8146, discriminator: 0)
!8463 = !DILocation(line: 10, column: 1, scope: !8462)
!8464 = !DILocation(line: 875, column: 11, scope: !8459)
!8465 = distinct !DISubprogram(name: "TASK_SWITCHED", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13TASK_SWITCHED17h97b4c23eb99d3befE", scope: !8444, file: !8159, line: 460, type: !8446, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8466)
!8466 = !{!8467}
!8467 = !DILocalVariable(name: "self", arg: 1, scope: !8468, file: !8146, line: 10, type: !8163)
!8468 = !DILexicalBlockFile(scope: !8465, file: !8146, discriminator: 0)
!8469 = !DILocation(line: 10, column: 1, scope: !8468)
!8470 = !DILocation(line: 875, column: 11, scope: !8465)
!8471 = distinct !DISubprogram(name: "EXTENSION_TYPE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14EXTENSION_TYPE17h285b4c0044482e06E", scope: !8444, file: !8159, line: 460, type: !8446, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8472)
!8472 = !{!8473}
!8473 = !DILocalVariable(name: "self", arg: 1, scope: !8474, file: !8146, line: 10, type: !8163)
!8474 = !DILexicalBlockFile(scope: !8471, file: !8146, discriminator: 0)
!8475 = !DILocation(line: 10, column: 1, scope: !8474)
!8476 = !DILocation(line: 875, column: 11, scope: !8471)
!8477 = distinct !DISubprogram(name: "NUMERIC_ERROR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13NUMERIC_ERROR17heaa47fba68a5e8abE", scope: !8444, file: !8159, line: 460, type: !8446, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8478)
!8478 = !{!8479}
!8479 = !DILocalVariable(name: "self", arg: 1, scope: !8480, file: !8146, line: 10, type: !8163)
!8480 = !DILexicalBlockFile(scope: !8477, file: !8146, discriminator: 0)
!8481 = !DILocation(line: 10, column: 1, scope: !8480)
!8482 = !DILocation(line: 875, column: 11, scope: !8477)
!8483 = distinct !DISubprogram(name: "WRITE_PROTECT", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_PROTECT17hed380ccd580d75cdE", scope: !8444, file: !8159, line: 460, type: !8446, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8484)
!8484 = !{!8485}
!8485 = !DILocalVariable(name: "self", arg: 1, scope: !8486, file: !8146, line: 10, type: !8163)
!8486 = !DILexicalBlockFile(scope: !8483, file: !8146, discriminator: 0)
!8487 = !DILocation(line: 10, column: 1, scope: !8486)
!8488 = !DILocation(line: 875, column: 11, scope: !8483)
!8489 = distinct !DISubprogram(name: "ALIGNMENT_MASK", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14ALIGNMENT_MASK17hac22bf739de7891cE", scope: !8444, file: !8159, line: 460, type: !8446, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8490)
!8490 = !{!8491}
!8491 = !DILocalVariable(name: "self", arg: 1, scope: !8492, file: !8146, line: 10, type: !8163)
!8492 = !DILexicalBlockFile(scope: !8489, file: !8146, discriminator: 0)
!8493 = !DILocation(line: 10, column: 1, scope: !8492)
!8494 = !DILocation(line: 875, column: 11, scope: !8489)
!8495 = distinct !DISubprogram(name: "NOT_WRITE_THROUGH", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NOT_WRITE_THROUGH17h110227906dd7a223E", scope: !8444, file: !8159, line: 460, type: !8446, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8496)
!8496 = !{!8497}
!8497 = !DILocalVariable(name: "self", arg: 1, scope: !8498, file: !8146, line: 10, type: !8163)
!8498 = !DILexicalBlockFile(scope: !8495, file: !8146, discriminator: 0)
!8499 = !DILocation(line: 10, column: 1, scope: !8498)
!8500 = !DILocation(line: 875, column: 11, scope: !8495)
!8501 = distinct !DISubprogram(name: "CACHE_DISABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13CACHE_DISABLE17h9e591d862c3568c5E", scope: !8444, file: !8159, line: 460, type: !8446, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8502)
!8502 = !{!8503}
!8503 = !DILocalVariable(name: "self", arg: 1, scope: !8504, file: !8146, line: 10, type: !8163)
!8504 = !DILexicalBlockFile(scope: !8501, file: !8146, discriminator: 0)
!8505 = !DILocation(line: 10, column: 1, scope: !8504)
!8506 = !DILocation(line: 875, column: 11, scope: !8501)
!8507 = distinct !DISubprogram(name: "PAGING", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6PAGING17h803b7b3192e4f284E", scope: !8444, file: !8159, line: 460, type: !8446, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8508)
!8508 = !{!8509}
!8509 = !DILocalVariable(name: "self", arg: 1, scope: !8510, file: !8146, line: 10, type: !8163)
!8510 = !DILexicalBlockFile(scope: !8507, file: !8146, discriminator: 0)
!8511 = !DILocation(line: 10, column: 1, scope: !8510)
!8512 = !DILocation(line: 875, column: 11, scope: !8507)
!8513 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr2$u20$as$u20$core..fmt..Debug$GT$3fmt17h8500153cb8111087E", scope: !8514, file: !8146, line: 55, type: !8515, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8519)
!8514 = !DINamespace(name: "{impl#27}", scope: !8148)
!8515 = !DISubroutineType(types: !8516)
!8516 = !{!188, !8517, !206}
!8517 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr2", baseType: !8518, size: 64, align: 64, dwarfAddressSpace: 0)
!8518 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr2", scope: !8148, file: !2, align: 8, elements: !19, identifier: "fcbbf20a7b47f661fbca87cf4e3aa59f")
!8519 = !{!8520, !8521}
!8520 = !DILocalVariable(name: "self", arg: 1, scope: !8513, file: !8146, line: 55, type: !8517)
!8521 = !DILocalVariable(name: "f", arg: 2, scope: !8513, file: !8146, line: 55, type: !206)
!8522 = !DILocation(line: 55, column: 10, scope: !8513)
!8523 = !DILocation(line: 55, column: 15, scope: !8513)
!8524 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr3$u20$as$u20$core..fmt..Debug$GT$3fmt17h3021d5fba62ef9d9E", scope: !8525, file: !8146, line: 59, type: !8526, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8530)
!8525 = !DINamespace(name: "{impl#28}", scope: !8148)
!8526 = !DISubroutineType(types: !8527)
!8527 = !{!188, !8528, !206}
!8528 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr3", baseType: !8529, size: 64, align: 64, dwarfAddressSpace: 0)
!8529 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr3", scope: !8148, file: !2, align: 8, elements: !19, identifier: "de82012a9ca542ff4df45b593058bb9e")
!8530 = !{!8531, !8532}
!8531 = !DILocalVariable(name: "self", arg: 1, scope: !8524, file: !8146, line: 59, type: !8528)
!8532 = !DILocalVariable(name: "f", arg: 2, scope: !8524, file: !8146, line: 59, type: !206)
!8533 = !DILocation(line: 59, column: 10, scope: !8524)
!8534 = !DILocation(line: 59, column: 15, scope: !8524)
!8535 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hb11470d382547aebE", scope: !8536, file: !8159, line: 434, type: !8537, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8543)
!8536 = !DINamespace(name: "{impl#38}", scope: !8148)
!8537 = !DISubroutineType(types: !8538)
!8538 = !{!188, !8539, !206}
!8539 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr3Flags", baseType: !8540, size: 64, align: 64, dwarfAddressSpace: 0)
!8540 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr3Flags", scope: !8148, file: !2, size: 64, align: 64, elements: !8541, templateParams: !19, identifier: "c4572efcf55d02bf9d1e99dd5d43d820")
!8541 = !{!8542}
!8542 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !8540, file: !2, baseType: !18, size: 64, align: 64)
!8543 = !{!8544, !8545, !8546, !8548, !8550, !8552, !8554, !8556, !8558, !8560, !8562, !8564, !8566, !8568, !8570, !8572, !8574, !8576, !8578, !8580}
!8544 = !DILocalVariable(name: "self", arg: 1, scope: !8535, file: !8159, line: 434, type: !8539)
!8545 = !DILocalVariable(name: "f", arg: 2, scope: !8535, file: !8159, line: 434, type: !206)
!8546 = !DILocalVariable(name: "first", scope: !8547, file: !8159, line: 471, type: !306, align: 1)
!8547 = distinct !DILexicalBlock(scope: !8535, file: !8159, line: 471, column: 17)
!8548 = !DILocalVariable(name: "residual", scope: !8549, file: !8159, line: 475, type: !8174, align: 1)
!8549 = distinct !DILexicalBlock(scope: !8547, file: !8159, line: 475, column: 47)
!8550 = !DILocalVariable(name: "val", scope: !8551, file: !8159, line: 475, type: !7, align: 1)
!8551 = distinct !DILexicalBlock(scope: !8547, file: !8159, line: 475, column: 29)
!8552 = !DILocalVariable(name: "residual", scope: !8553, file: !8159, line: 478, type: !8174, align: 1)
!8553 = distinct !DILexicalBlock(scope: !8547, file: !8159, line: 478, column: 70)
!8554 = !DILocalVariable(name: "val", scope: !8555, file: !8159, line: 478, type: !7, align: 1)
!8555 = distinct !DILexicalBlock(scope: !8547, file: !8159, line: 478, column: 25)
!8556 = !DILocalVariable(name: "residual", scope: !8557, file: !8159, line: 475, type: !8174, align: 1)
!8557 = distinct !DILexicalBlock(scope: !8547, file: !8159, line: 475, column: 47)
!8558 = !DILocalVariable(name: "val", scope: !8559, file: !8159, line: 475, type: !7, align: 1)
!8559 = distinct !DILexicalBlock(scope: !8547, file: !8159, line: 475, column: 29)
!8560 = !DILocalVariable(name: "residual", scope: !8561, file: !8159, line: 478, type: !8174, align: 1)
!8561 = distinct !DILexicalBlock(scope: !8547, file: !8159, line: 478, column: 70)
!8562 = !DILocalVariable(name: "val", scope: !8563, file: !8159, line: 478, type: !7, align: 1)
!8563 = distinct !DILexicalBlock(scope: !8547, file: !8159, line: 478, column: 25)
!8564 = !DILocalVariable(name: "extra_bits", scope: !8565, file: !8159, line: 481, type: !18, align: 8)
!8565 = distinct !DILexicalBlock(scope: !8547, file: !8159, line: 481, column: 17)
!8566 = !DILocalVariable(name: "residual", scope: !8567, file: !8159, line: 484, type: !8174, align: 1)
!8567 = distinct !DILexicalBlock(scope: !8565, file: !8159, line: 484, column: 43)
!8568 = !DILocalVariable(name: "val", scope: !8569, file: !8159, line: 484, type: !7, align: 1)
!8569 = distinct !DILexicalBlock(scope: !8565, file: !8159, line: 484, column: 25)
!8570 = !DILocalVariable(name: "residual", scope: !8571, file: !8159, line: 487, type: !8174, align: 1)
!8571 = distinct !DILexicalBlock(scope: !8565, file: !8159, line: 487, column: 38)
!8572 = !DILocalVariable(name: "val", scope: !8573, file: !8159, line: 487, type: !7, align: 1)
!8573 = distinct !DILexicalBlock(scope: !8565, file: !8159, line: 487, column: 21)
!8574 = !DILocalVariable(name: "residual", scope: !8575, file: !8159, line: 488, type: !8174, align: 1)
!8575 = distinct !DILexicalBlock(scope: !8565, file: !8159, line: 488, column: 70)
!8576 = !DILocalVariable(name: "val", scope: !8577, file: !8159, line: 488, type: !7, align: 1)
!8577 = distinct !DILexicalBlock(scope: !8565, file: !8159, line: 488, column: 21)
!8578 = !DILocalVariable(name: "residual", scope: !8579, file: !8159, line: 491, type: !8174, align: 1)
!8579 = distinct !DILexicalBlock(scope: !8565, file: !8159, line: 491, column: 43)
!8580 = !DILocalVariable(name: "val", scope: !8581, file: !8159, line: 491, type: !7, align: 1)
!8581 = distinct !DILexicalBlock(scope: !8565, file: !8159, line: 491, column: 21)
!8582 = !DILocation(line: 475, column: 47, scope: !8549)
!8583 = !DILocation(line: 475, column: 29, scope: !8551)
!8584 = !DILocation(line: 478, column: 70, scope: !8553)
!8585 = !DILocation(line: 478, column: 25, scope: !8555)
!8586 = !DILocation(line: 475, column: 47, scope: !8557)
!8587 = !DILocation(line: 475, column: 29, scope: !8559)
!8588 = !DILocation(line: 478, column: 70, scope: !8561)
!8589 = !DILocation(line: 478, column: 25, scope: !8563)
!8590 = !DILocation(line: 484, column: 43, scope: !8567)
!8591 = !DILocation(line: 484, column: 25, scope: !8569)
!8592 = !DILocation(line: 487, column: 38, scope: !8571)
!8593 = !DILocation(line: 487, column: 21, scope: !8573)
!8594 = !DILocation(line: 488, column: 70, scope: !8575)
!8595 = !DILocation(line: 488, column: 21, scope: !8577)
!8596 = !DILocation(line: 491, column: 43, scope: !8579)
!8597 = !DILocation(line: 491, column: 21, scope: !8581)
!8598 = !DILocation(line: 434, column: 20, scope: !8535)
!8599 = !DILocation(line: 434, column: 27, scope: !8535)
!8600 = !DILocation(line: 471, column: 21, scope: !8547)
!8601 = !DILocation(line: 481, column: 21, scope: !8565)
!8602 = !DILocation(line: 471, column: 33, scope: !8535)
!8603 = !DILocation(line: 473, column: 46, scope: !8547)
!8604 = !DILocation(line: 474, column: 29, scope: !8547)
!8605 = !DILocation(line: 474, column: 28, scope: !8547)
!8606 = !DILocation(line: 477, column: 25, scope: !8547)
!8607 = !DILocation(line: 478, column: 25, scope: !8547)
!8608 = !DILocation(line: 475, column: 29, scope: !8547)
!8609 = !DILocation(line: 475, column: 29, scope: !8549)
!8610 = !DILocation(line: 494, column: 14, scope: !8535)
!8611 = !DILocation(line: 478, column: 25, scope: !8553)
!8612 = !DILocation(line: 481, column: 34, scope: !8547)
!8613 = !DILocation(line: 481, column: 47, scope: !8547)
!8614 = !DILocation(line: 481, column: 46, scope: !8547)
!8615 = !DILocation(line: 482, column: 20, scope: !8565)
!8616 = !DILocation(line: 475, column: 29, scope: !8557)
!8617 = !DILocation(line: 478, column: 25, scope: !8561)
!8618 = !DILocation(line: 490, column: 20, scope: !8565)
!8619 = !DILocation(line: 483, column: 25, scope: !8565)
!8620 = !DILocation(line: 483, column: 24, scope: !8565)
!8621 = !DILocation(line: 486, column: 21, scope: !8565)
!8622 = !DILocation(line: 487, column: 21, scope: !8565)
!8623 = !DILocation(line: 484, column: 25, scope: !8565)
!8624 = !DILocation(line: 484, column: 25, scope: !8567)
!8625 = !DILocation(line: 488, column: 21, scope: !8565)
!8626 = !DILocation(line: 487, column: 21, scope: !8571)
!8627 = !DILocation(line: 488, column: 21, scope: !8575)
!8628 = !DILocation(line: 493, column: 17, scope: !8565)
!8629 = !DILocation(line: 491, column: 21, scope: !8565)
!8630 = !DILocation(line: 491, column: 21, scope: !8579)
!8631 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h827257e82aa9fbddE", scope: !8632, file: !8159, line: 497, type: !8537, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8633)
!8632 = !DINamespace(name: "{impl#39}", scope: !8148)
!8633 = !{!8634, !8635}
!8634 = !DILocalVariable(name: "self", arg: 1, scope: !8631, file: !8159, line: 497, type: !8539)
!8635 = !DILocalVariable(name: "f", arg: 2, scope: !8631, file: !8159, line: 497, type: !206)
!8636 = !DILocation(line: 497, column: 20, scope: !8631)
!8637 = !DILocation(line: 497, column: 27, scope: !8631)
!8638 = !DILocation(line: 498, column: 17, scope: !8631)
!8639 = !DILocation(line: 499, column: 14, scope: !8631)
!8640 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h2b2b1ebbd344b9c3E", scope: !8641, file: !8159, line: 502, type: !8537, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8642)
!8641 = !DINamespace(name: "{impl#40}", scope: !8148)
!8642 = !{!8643, !8644}
!8643 = !DILocalVariable(name: "self", arg: 1, scope: !8640, file: !8159, line: 502, type: !8539)
!8644 = !DILocalVariable(name: "f", arg: 2, scope: !8640, file: !8159, line: 502, type: !206)
!8645 = !DILocation(line: 502, column: 20, scope: !8640)
!8646 = !DILocation(line: 502, column: 27, scope: !8640)
!8647 = !DILocation(line: 503, column: 17, scope: !8640)
!8648 = !DILocation(line: 504, column: 14, scope: !8640)
!8649 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hf9f49210ff686a3cE", scope: !8650, file: !8159, line: 507, type: !8537, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8651)
!8650 = !DINamespace(name: "{impl#41}", scope: !8148)
!8651 = !{!8652, !8653}
!8652 = !DILocalVariable(name: "self", arg: 1, scope: !8649, file: !8159, line: 507, type: !8539)
!8653 = !DILocalVariable(name: "f", arg: 2, scope: !8649, file: !8159, line: 507, type: !206)
!8654 = !DILocation(line: 507, column: 20, scope: !8649)
!8655 = !DILocation(line: 507, column: 27, scope: !8649)
!8656 = !DILocation(line: 508, column: 17, scope: !8649)
!8657 = !DILocation(line: 509, column: 14, scope: !8649)
!8658 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h6a6126cf7e480542E", scope: !8659, file: !8159, line: 512, type: !8537, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8660)
!8659 = !DINamespace(name: "{impl#42}", scope: !8148)
!8660 = !{!8661, !8662}
!8661 = !DILocalVariable(name: "self", arg: 1, scope: !8658, file: !8159, line: 512, type: !8539)
!8662 = !DILocalVariable(name: "f", arg: 2, scope: !8658, file: !8159, line: 512, type: !206)
!8663 = !DILocation(line: 512, column: 20, scope: !8658)
!8664 = !DILocation(line: 512, column: 27, scope: !8658)
!8665 = !DILocation(line: 513, column: 17, scope: !8658)
!8666 = !DILocation(line: 514, column: 14, scope: !8658)
!8667 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr3Flags3all17h8c69fafe1b40938eE", scope: !8540, file: !8159, line: 532, type: !8668, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !19)
!8668 = !DISubroutineType(types: !8669)
!8669 = !{!8540}
!8670 = !DILocation(line: 533, column: 17, scope: !8667)
!8671 = !DILocation(line: 541, column: 14, scope: !8667)
!8672 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr3Flags4bits17h5082622974273f72E", scope: !8540, file: !8159, line: 545, type: !8673, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8675)
!8673 = !DISubroutineType(types: !8674)
!8674 = !{!18, !8539}
!8675 = !{!8676}
!8676 = !DILocalVariable(name: "self", arg: 1, scope: !8672, file: !8159, line: 545, type: !8539)
!8677 = !DILocation(line: 545, column: 31, scope: !8672)
!8678 = !DILocation(line: 546, column: 17, scope: !8672)
!8679 = !DILocation(line: 547, column: 14, scope: !8672)
!8680 = distinct !DISubprogram(name: "PAGE_LEVEL_WRITETHROUGH", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23PAGE_LEVEL_WRITETHROUGH17h333cc8075a5cc299E", scope: !8681, file: !8159, line: 460, type: !8683, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8685)
!8681 = !DINamespace(name: "{impl#0}", scope: !8682)
!8682 = !DINamespace(name: "fmt", scope: !8536)
!8683 = !DISubroutineType(types: !8684)
!8684 = !{!306, !8539}
!8685 = !{!8686}
!8686 = !DILocalVariable(name: "self", arg: 1, scope: !8687, file: !8146, line: 62, type: !8539)
!8687 = !DILexicalBlockFile(scope: !8680, file: !8146, discriminator: 0)
!8688 = !DILocation(line: 62, column: 1, scope: !8687)
!8689 = !DILocation(line: 875, column: 11, scope: !8680)
!8690 = distinct !DISubprogram(name: "PAGE_LEVEL_CACHE_DISABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24PAGE_LEVEL_CACHE_DISABLE17h0c2926df4d4c288aE", scope: !8681, file: !8159, line: 460, type: !8683, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8691)
!8691 = !{!8692}
!8692 = !DILocalVariable(name: "self", arg: 1, scope: !8693, file: !8146, line: 62, type: !8539)
!8693 = !DILexicalBlockFile(scope: !8690, file: !8146, discriminator: 0)
!8694 = !DILocation(line: 62, column: 1, scope: !8693)
!8695 = !DILocation(line: 875, column: 11, scope: !8690)
!8696 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr4$u20$as$u20$core..fmt..Debug$GT$3fmt17hd5372982f29001e4E", scope: !8697, file: !8146, line: 76, type: !8698, scopeLine: 76, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8702)
!8697 = !DINamespace(name: "{impl#55}", scope: !8148)
!8698 = !DISubroutineType(types: !8699)
!8699 = !{!188, !8700, !206}
!8700 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr4", baseType: !8701, size: 64, align: 64, dwarfAddressSpace: 0)
!8701 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr4", scope: !8148, file: !2, align: 8, elements: !19, identifier: "efe237c17e1bd3d64d67f00d08f3e7b6")
!8702 = !{!8703, !8704}
!8703 = !DILocalVariable(name: "self", arg: 1, scope: !8696, file: !8146, line: 76, type: !8700)
!8704 = !DILocalVariable(name: "f", arg: 2, scope: !8696, file: !8146, line: 76, type: !206)
!8705 = !DILocation(line: 76, column: 10, scope: !8696)
!8706 = !DILocation(line: 76, column: 15, scope: !8696)
!8707 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hc926ec08e0f782c4E", scope: !8708, file: !8159, line: 434, type: !8709, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !8715)
!8708 = !DINamespace(name: "{impl#65}", scope: !8148)
!8709 = !DISubroutineType(types: !8710)
!8710 = !{!188, !8711, !206}
!8711 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr4Flags", baseType: !8712, size: 64, align: 64, dwarfAddressSpace: 0)
!8712 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr4Flags", scope: !8148, file: !2, size: 64, align: 64, elements: !8713, templateParams: !19, identifier: "ae3ab8a739e047ad8ded4a7c1d463504")
!8713 = !{!8714}
!8714 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !8712, file: !2, baseType: !18, size: 64, align: 64)
!8715 = !{!8716, !8717, !8718, !8720, !8722, !8724, !8726, !8728, !8730, !8732, !8734, !8736, !8738, !8740, !8742, !8744, !8746, !8748, !8750, !8752, !8754, !8756, !8758, !8760, !8762, !8764, !8766, !8768, !8770, !8772, !8774, !8776, !8778, !8780, !8782, !8784, !8786, !8788, !8790, !8792, !8794, !8796, !8798, !8800, !8802, !8804, !8806, !8808, !8810, !8812, !8814, !8816, !8818, !8820, !8822, !8824, !8826, !8828, !8830, !8832, !8834, !8836, !8838, !8840, !8842, !8844, !8846, !8848, !8850, !8852, !8854, !8856, !8858, !8860, !8862, !8864, !8866, !8868, !8870, !8872, !8874, !8876, !8878, !8880, !8882, !8884, !8886, !8888, !8890, !8892, !8894, !8896, !8898, !8900, !8902, !8904, !8906, !8908, !8910, !8912, !8914, !8916, !8918, !8920, !8922, !8924, !8926, !8928, !8930, !8932, !8934, !8936}
!8716 = !DILocalVariable(name: "self", arg: 1, scope: !8707, file: !8159, line: 434, type: !8711)
!8717 = !DILocalVariable(name: "f", arg: 2, scope: !8707, file: !8159, line: 434, type: !206)
!8718 = !DILocalVariable(name: "first", scope: !8719, file: !8159, line: 471, type: !306, align: 1)
!8719 = distinct !DILexicalBlock(scope: !8707, file: !8159, line: 471, column: 17)
!8720 = !DILocalVariable(name: "residual", scope: !8721, file: !8159, line: 475, type: !8174, align: 1)
!8721 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 47)
!8722 = !DILocalVariable(name: "val", scope: !8723, file: !8159, line: 475, type: !7, align: 1)
!8723 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 29)
!8724 = !DILocalVariable(name: "residual", scope: !8725, file: !8159, line: 478, type: !8174, align: 1)
!8725 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 70)
!8726 = !DILocalVariable(name: "val", scope: !8727, file: !8159, line: 478, type: !7, align: 1)
!8727 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 25)
!8728 = !DILocalVariable(name: "residual", scope: !8729, file: !8159, line: 475, type: !8174, align: 1)
!8729 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 47)
!8730 = !DILocalVariable(name: "val", scope: !8731, file: !8159, line: 475, type: !7, align: 1)
!8731 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 29)
!8732 = !DILocalVariable(name: "residual", scope: !8733, file: !8159, line: 478, type: !8174, align: 1)
!8733 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 70)
!8734 = !DILocalVariable(name: "val", scope: !8735, file: !8159, line: 478, type: !7, align: 1)
!8735 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 25)
!8736 = !DILocalVariable(name: "residual", scope: !8737, file: !8159, line: 475, type: !8174, align: 1)
!8737 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 47)
!8738 = !DILocalVariable(name: "val", scope: !8739, file: !8159, line: 475, type: !7, align: 1)
!8739 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 29)
!8740 = !DILocalVariable(name: "residual", scope: !8741, file: !8159, line: 478, type: !8174, align: 1)
!8741 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 70)
!8742 = !DILocalVariable(name: "val", scope: !8743, file: !8159, line: 478, type: !7, align: 1)
!8743 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 25)
!8744 = !DILocalVariable(name: "residual", scope: !8745, file: !8159, line: 475, type: !8174, align: 1)
!8745 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 47)
!8746 = !DILocalVariable(name: "val", scope: !8747, file: !8159, line: 475, type: !7, align: 1)
!8747 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 29)
!8748 = !DILocalVariable(name: "residual", scope: !8749, file: !8159, line: 478, type: !8174, align: 1)
!8749 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 70)
!8750 = !DILocalVariable(name: "val", scope: !8751, file: !8159, line: 478, type: !7, align: 1)
!8751 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 25)
!8752 = !DILocalVariable(name: "residual", scope: !8753, file: !8159, line: 475, type: !8174, align: 1)
!8753 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 47)
!8754 = !DILocalVariable(name: "val", scope: !8755, file: !8159, line: 475, type: !7, align: 1)
!8755 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 29)
!8756 = !DILocalVariable(name: "residual", scope: !8757, file: !8159, line: 478, type: !8174, align: 1)
!8757 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 70)
!8758 = !DILocalVariable(name: "val", scope: !8759, file: !8159, line: 478, type: !7, align: 1)
!8759 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 25)
!8760 = !DILocalVariable(name: "residual", scope: !8761, file: !8159, line: 475, type: !8174, align: 1)
!8761 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 47)
!8762 = !DILocalVariable(name: "val", scope: !8763, file: !8159, line: 475, type: !7, align: 1)
!8763 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 29)
!8764 = !DILocalVariable(name: "residual", scope: !8765, file: !8159, line: 478, type: !8174, align: 1)
!8765 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 70)
!8766 = !DILocalVariable(name: "val", scope: !8767, file: !8159, line: 478, type: !7, align: 1)
!8767 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 25)
!8768 = !DILocalVariable(name: "residual", scope: !8769, file: !8159, line: 475, type: !8174, align: 1)
!8769 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 47)
!8770 = !DILocalVariable(name: "val", scope: !8771, file: !8159, line: 475, type: !7, align: 1)
!8771 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 29)
!8772 = !DILocalVariable(name: "residual", scope: !8773, file: !8159, line: 478, type: !8174, align: 1)
!8773 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 70)
!8774 = !DILocalVariable(name: "val", scope: !8775, file: !8159, line: 478, type: !7, align: 1)
!8775 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 25)
!8776 = !DILocalVariable(name: "residual", scope: !8777, file: !8159, line: 475, type: !8174, align: 1)
!8777 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 47)
!8778 = !DILocalVariable(name: "val", scope: !8779, file: !8159, line: 475, type: !7, align: 1)
!8779 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 29)
!8780 = !DILocalVariable(name: "residual", scope: !8781, file: !8159, line: 478, type: !8174, align: 1)
!8781 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 70)
!8782 = !DILocalVariable(name: "val", scope: !8783, file: !8159, line: 478, type: !7, align: 1)
!8783 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 25)
!8784 = !DILocalVariable(name: "residual", scope: !8785, file: !8159, line: 475, type: !8174, align: 1)
!8785 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 47)
!8786 = !DILocalVariable(name: "val", scope: !8787, file: !8159, line: 475, type: !7, align: 1)
!8787 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 29)
!8788 = !DILocalVariable(name: "residual", scope: !8789, file: !8159, line: 478, type: !8174, align: 1)
!8789 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 70)
!8790 = !DILocalVariable(name: "val", scope: !8791, file: !8159, line: 478, type: !7, align: 1)
!8791 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 25)
!8792 = !DILocalVariable(name: "residual", scope: !8793, file: !8159, line: 475, type: !8174, align: 1)
!8793 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 47)
!8794 = !DILocalVariable(name: "val", scope: !8795, file: !8159, line: 475, type: !7, align: 1)
!8795 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 29)
!8796 = !DILocalVariable(name: "residual", scope: !8797, file: !8159, line: 478, type: !8174, align: 1)
!8797 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 70)
!8798 = !DILocalVariable(name: "val", scope: !8799, file: !8159, line: 478, type: !7, align: 1)
!8799 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 25)
!8800 = !DILocalVariable(name: "residual", scope: !8801, file: !8159, line: 475, type: !8174, align: 1)
!8801 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 47)
!8802 = !DILocalVariable(name: "val", scope: !8803, file: !8159, line: 475, type: !7, align: 1)
!8803 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 29)
!8804 = !DILocalVariable(name: "residual", scope: !8805, file: !8159, line: 478, type: !8174, align: 1)
!8805 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 70)
!8806 = !DILocalVariable(name: "val", scope: !8807, file: !8159, line: 478, type: !7, align: 1)
!8807 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 25)
!8808 = !DILocalVariable(name: "residual", scope: !8809, file: !8159, line: 475, type: !8174, align: 1)
!8809 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 47)
!8810 = !DILocalVariable(name: "val", scope: !8811, file: !8159, line: 475, type: !7, align: 1)
!8811 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 29)
!8812 = !DILocalVariable(name: "residual", scope: !8813, file: !8159, line: 478, type: !8174, align: 1)
!8813 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 70)
!8814 = !DILocalVariable(name: "val", scope: !8815, file: !8159, line: 478, type: !7, align: 1)
!8815 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 25)
!8816 = !DILocalVariable(name: "residual", scope: !8817, file: !8159, line: 475, type: !8174, align: 1)
!8817 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 47)
!8818 = !DILocalVariable(name: "val", scope: !8819, file: !8159, line: 475, type: !7, align: 1)
!8819 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 29)
!8820 = !DILocalVariable(name: "residual", scope: !8821, file: !8159, line: 478, type: !8174, align: 1)
!8821 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 70)
!8822 = !DILocalVariable(name: "val", scope: !8823, file: !8159, line: 478, type: !7, align: 1)
!8823 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 25)
!8824 = !DILocalVariable(name: "residual", scope: !8825, file: !8159, line: 475, type: !8174, align: 1)
!8825 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 47)
!8826 = !DILocalVariable(name: "val", scope: !8827, file: !8159, line: 475, type: !7, align: 1)
!8827 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 29)
!8828 = !DILocalVariable(name: "residual", scope: !8829, file: !8159, line: 478, type: !8174, align: 1)
!8829 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 70)
!8830 = !DILocalVariable(name: "val", scope: !8831, file: !8159, line: 478, type: !7, align: 1)
!8831 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 25)
!8832 = !DILocalVariable(name: "residual", scope: !8833, file: !8159, line: 475, type: !8174, align: 1)
!8833 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 47)
!8834 = !DILocalVariable(name: "val", scope: !8835, file: !8159, line: 475, type: !7, align: 1)
!8835 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 29)
!8836 = !DILocalVariable(name: "residual", scope: !8837, file: !8159, line: 478, type: !8174, align: 1)
!8837 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 70)
!8838 = !DILocalVariable(name: "val", scope: !8839, file: !8159, line: 478, type: !7, align: 1)
!8839 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 25)
!8840 = !DILocalVariable(name: "residual", scope: !8841, file: !8159, line: 475, type: !8174, align: 1)
!8841 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 47)
!8842 = !DILocalVariable(name: "val", scope: !8843, file: !8159, line: 475, type: !7, align: 1)
!8843 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 29)
!8844 = !DILocalVariable(name: "residual", scope: !8845, file: !8159, line: 478, type: !8174, align: 1)
!8845 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 70)
!8846 = !DILocalVariable(name: "val", scope: !8847, file: !8159, line: 478, type: !7, align: 1)
!8847 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 25)
!8848 = !DILocalVariable(name: "residual", scope: !8849, file: !8159, line: 475, type: !8174, align: 1)
!8849 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 47)
!8850 = !DILocalVariable(name: "val", scope: !8851, file: !8159, line: 475, type: !7, align: 1)
!8851 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 29)
!8852 = !DILocalVariable(name: "residual", scope: !8853, file: !8159, line: 478, type: !8174, align: 1)
!8853 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 70)
!8854 = !DILocalVariable(name: "val", scope: !8855, file: !8159, line: 478, type: !7, align: 1)
!8855 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 25)
!8856 = !DILocalVariable(name: "residual", scope: !8857, file: !8159, line: 475, type: !8174, align: 1)
!8857 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 47)
!8858 = !DILocalVariable(name: "val", scope: !8859, file: !8159, line: 475, type: !7, align: 1)
!8859 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 29)
!8860 = !DILocalVariable(name: "residual", scope: !8861, file: !8159, line: 478, type: !8174, align: 1)
!8861 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 70)
!8862 = !DILocalVariable(name: "val", scope: !8863, file: !8159, line: 478, type: !7, align: 1)
!8863 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 25)
!8864 = !DILocalVariable(name: "residual", scope: !8865, file: !8159, line: 475, type: !8174, align: 1)
!8865 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 47)
!8866 = !DILocalVariable(name: "val", scope: !8867, file: !8159, line: 475, type: !7, align: 1)
!8867 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 29)
!8868 = !DILocalVariable(name: "residual", scope: !8869, file: !8159, line: 478, type: !8174, align: 1)
!8869 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 70)
!8870 = !DILocalVariable(name: "val", scope: !8871, file: !8159, line: 478, type: !7, align: 1)
!8871 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 25)
!8872 = !DILocalVariable(name: "residual", scope: !8873, file: !8159, line: 475, type: !8174, align: 1)
!8873 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 47)
!8874 = !DILocalVariable(name: "val", scope: !8875, file: !8159, line: 475, type: !7, align: 1)
!8875 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 29)
!8876 = !DILocalVariable(name: "residual", scope: !8877, file: !8159, line: 478, type: !8174, align: 1)
!8877 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 70)
!8878 = !DILocalVariable(name: "val", scope: !8879, file: !8159, line: 478, type: !7, align: 1)
!8879 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 25)
!8880 = !DILocalVariable(name: "residual", scope: !8881, file: !8159, line: 475, type: !8174, align: 1)
!8881 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 47)
!8882 = !DILocalVariable(name: "val", scope: !8883, file: !8159, line: 475, type: !7, align: 1)
!8883 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 29)
!8884 = !DILocalVariable(name: "residual", scope: !8885, file: !8159, line: 478, type: !8174, align: 1)
!8885 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 70)
!8886 = !DILocalVariable(name: "val", scope: !8887, file: !8159, line: 478, type: !7, align: 1)
!8887 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 25)
!8888 = !DILocalVariable(name: "residual", scope: !8889, file: !8159, line: 475, type: !8174, align: 1)
!8889 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 47)
!8890 = !DILocalVariable(name: "val", scope: !8891, file: !8159, line: 475, type: !7, align: 1)
!8891 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 29)
!8892 = !DILocalVariable(name: "residual", scope: !8893, file: !8159, line: 478, type: !8174, align: 1)
!8893 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 70)
!8894 = !DILocalVariable(name: "val", scope: !8895, file: !8159, line: 478, type: !7, align: 1)
!8895 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 25)
!8896 = !DILocalVariable(name: "residual", scope: !8897, file: !8159, line: 475, type: !8174, align: 1)
!8897 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 47)
!8898 = !DILocalVariable(name: "val", scope: !8899, file: !8159, line: 475, type: !7, align: 1)
!8899 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 29)
!8900 = !DILocalVariable(name: "residual", scope: !8901, file: !8159, line: 478, type: !8174, align: 1)
!8901 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 70)
!8902 = !DILocalVariable(name: "val", scope: !8903, file: !8159, line: 478, type: !7, align: 1)
!8903 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 25)
!8904 = !DILocalVariable(name: "residual", scope: !8905, file: !8159, line: 475, type: !8174, align: 1)
!8905 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 47)
!8906 = !DILocalVariable(name: "val", scope: !8907, file: !8159, line: 475, type: !7, align: 1)
!8907 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 29)
!8908 = !DILocalVariable(name: "residual", scope: !8909, file: !8159, line: 478, type: !8174, align: 1)
!8909 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 70)
!8910 = !DILocalVariable(name: "val", scope: !8911, file: !8159, line: 478, type: !7, align: 1)
!8911 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 25)
!8912 = !DILocalVariable(name: "residual", scope: !8913, file: !8159, line: 475, type: !8174, align: 1)
!8913 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 47)
!8914 = !DILocalVariable(name: "val", scope: !8915, file: !8159, line: 475, type: !7, align: 1)
!8915 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 475, column: 29)
!8916 = !DILocalVariable(name: "residual", scope: !8917, file: !8159, line: 478, type: !8174, align: 1)
!8917 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 70)
!8918 = !DILocalVariable(name: "val", scope: !8919, file: !8159, line: 478, type: !7, align: 1)
!8919 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 478, column: 25)
!8920 = !DILocalVariable(name: "extra_bits", scope: !8921, file: !8159, line: 481, type: !18, align: 8)
!8921 = distinct !DILexicalBlock(scope: !8719, file: !8159, line: 481, column: 17)
!8922 = !DILocalVariable(name: "residual", scope: !8923, file: !8159, line: 484, type: !8174, align: 1)
!8923 = distinct !DILexicalBlock(scope: !8921, file: !8159, line: 484, column: 43)
!8924 = !DILocalVariable(name: "val", scope: !8925, file: !8159, line: 484, type: !7, align: 1)
!8925 = distinct !DILexicalBlock(scope: !8921, file: !8159, line: 484, column: 25)
!8926 = !DILocalVariable(name: "residual", scope: !8927, file: !8159, line: 487, type: !8174, align: 1)
!8927 = distinct !DILexicalBlock(scope: !8921, file: !8159, line: 487, column: 38)
!8928 = !DILocalVariable(name: "val", scope: !8929, file: !8159, line: 487, type: !7, align: 1)
!8929 = distinct !DILexicalBlock(scope: !8921, file: !8159, line: 487, column: 21)
!8930 = !DILocalVariable(name: "residual", scope: !8931, file: !8159, line: 488, type: !8174, align: 1)
!8931 = distinct !DILexicalBlock(scope: !8921, file: !8159, line: 488, column: 70)
!8932 = !DILocalVariable(name: "val", scope: !8933, file: !8159, line: 488, type: !7, align: 1)
!8933 = distinct !DILexicalBlock(scope: !8921, file: !8159, line: 488, column: 21)
!8934 = !DILocalVariable(name: "residual", scope: !8935, file: !8159, line: 491, type: !8174, align: 1)
!8935 = distinct !DILexicalBlock(scope: !8921, file: !8159, line: 491, column: 43)
!8936 = !DILocalVariable(name: "val", scope: !8937, file: !8159, line: 491, type: !7, align: 1)
!8937 = distinct !DILexicalBlock(scope: !8921, file: !8159, line: 491, column: 21)
!8938 = !DILocation(line: 475, column: 47, scope: !8721)
!8939 = !DILocation(line: 475, column: 29, scope: !8723)
!8940 = !DILocation(line: 478, column: 70, scope: !8725)
!8941 = !DILocation(line: 478, column: 25, scope: !8727)
!8942 = !DILocation(line: 475, column: 47, scope: !8729)
!8943 = !DILocation(line: 475, column: 29, scope: !8731)
!8944 = !DILocation(line: 478, column: 70, scope: !8733)
!8945 = !DILocation(line: 478, column: 25, scope: !8735)
!8946 = !DILocation(line: 475, column: 47, scope: !8737)
!8947 = !DILocation(line: 475, column: 29, scope: !8739)
!8948 = !DILocation(line: 478, column: 70, scope: !8741)
!8949 = !DILocation(line: 478, column: 25, scope: !8743)
!8950 = !DILocation(line: 475, column: 47, scope: !8745)
!8951 = !DILocation(line: 475, column: 29, scope: !8747)
!8952 = !DILocation(line: 478, column: 70, scope: !8749)
!8953 = !DILocation(line: 478, column: 25, scope: !8751)
!8954 = !DILocation(line: 475, column: 47, scope: !8753)
!8955 = !DILocation(line: 475, column: 29, scope: !8755)
!8956 = !DILocation(line: 478, column: 70, scope: !8757)
!8957 = !DILocation(line: 478, column: 25, scope: !8759)
!8958 = !DILocation(line: 475, column: 47, scope: !8761)
!8959 = !DILocation(line: 475, column: 29, scope: !8763)
!8960 = !DILocation(line: 478, column: 70, scope: !8765)
!8961 = !DILocation(line: 478, column: 25, scope: !8767)
!8962 = !DILocation(line: 475, column: 47, scope: !8769)
!8963 = !DILocation(line: 475, column: 29, scope: !8771)
!8964 = !DILocation(line: 478, column: 70, scope: !8773)
!8965 = !DILocation(line: 478, column: 25, scope: !8775)
!8966 = !DILocation(line: 475, column: 47, scope: !8777)
!8967 = !DILocation(line: 475, column: 29, scope: !8779)
!8968 = !DILocation(line: 478, column: 70, scope: !8781)
!8969 = !DILocation(line: 478, column: 25, scope: !8783)
!8970 = !DILocation(line: 475, column: 47, scope: !8785)
!8971 = !DILocation(line: 475, column: 29, scope: !8787)
!8972 = !DILocation(line: 478, column: 70, scope: !8789)
!8973 = !DILocation(line: 478, column: 25, scope: !8791)
!8974 = !DILocation(line: 475, column: 47, scope: !8793)
!8975 = !DILocation(line: 475, column: 29, scope: !8795)
!8976 = !DILocation(line: 478, column: 70, scope: !8797)
!8977 = !DILocation(line: 478, column: 25, scope: !8799)
!8978 = !DILocation(line: 475, column: 47, scope: !8801)
!8979 = !DILocation(line: 475, column: 29, scope: !8803)
!8980 = !DILocation(line: 478, column: 70, scope: !8805)
!8981 = !DILocation(line: 478, column: 25, scope: !8807)
!8982 = !DILocation(line: 475, column: 47, scope: !8809)
!8983 = !DILocation(line: 475, column: 29, scope: !8811)
!8984 = !DILocation(line: 478, column: 70, scope: !8813)
!8985 = !DILocation(line: 478, column: 25, scope: !8815)
!8986 = !DILocation(line: 475, column: 47, scope: !8817)
!8987 = !DILocation(line: 475, column: 29, scope: !8819)
!8988 = !DILocation(line: 478, column: 70, scope: !8821)
!8989 = !DILocation(line: 478, column: 25, scope: !8823)
!8990 = !DILocation(line: 475, column: 47, scope: !8825)
!8991 = !DILocation(line: 475, column: 29, scope: !8827)
!8992 = !DILocation(line: 478, column: 70, scope: !8829)
!8993 = !DILocation(line: 478, column: 25, scope: !8831)
!8994 = !DILocation(line: 475, column: 47, scope: !8833)
!8995 = !DILocation(line: 475, column: 29, scope: !8835)
!8996 = !DILocation(line: 478, column: 70, scope: !8837)
!8997 = !DILocation(line: 478, column: 25, scope: !8839)
!8998 = !DILocation(line: 475, column: 47, scope: !8841)
!8999 = !DILocation(line: 475, column: 29, scope: !8843)
!9000 = !DILocation(line: 478, column: 70, scope: !8845)
!9001 = !DILocation(line: 478, column: 25, scope: !8847)
!9002 = !DILocation(line: 475, column: 47, scope: !8849)
!9003 = !DILocation(line: 475, column: 29, scope: !8851)
!9004 = !DILocation(line: 478, column: 70, scope: !8853)
!9005 = !DILocation(line: 478, column: 25, scope: !8855)
!9006 = !DILocation(line: 475, column: 47, scope: !8857)
!9007 = !DILocation(line: 475, column: 29, scope: !8859)
!9008 = !DILocation(line: 478, column: 70, scope: !8861)
!9009 = !DILocation(line: 478, column: 25, scope: !8863)
!9010 = !DILocation(line: 475, column: 47, scope: !8865)
!9011 = !DILocation(line: 475, column: 29, scope: !8867)
!9012 = !DILocation(line: 478, column: 70, scope: !8869)
!9013 = !DILocation(line: 478, column: 25, scope: !8871)
!9014 = !DILocation(line: 475, column: 47, scope: !8873)
!9015 = !DILocation(line: 475, column: 29, scope: !8875)
!9016 = !DILocation(line: 478, column: 70, scope: !8877)
!9017 = !DILocation(line: 478, column: 25, scope: !8879)
!9018 = !DILocation(line: 475, column: 47, scope: !8881)
!9019 = !DILocation(line: 475, column: 29, scope: !8883)
!9020 = !DILocation(line: 478, column: 70, scope: !8885)
!9021 = !DILocation(line: 478, column: 25, scope: !8887)
!9022 = !DILocation(line: 475, column: 47, scope: !8889)
!9023 = !DILocation(line: 475, column: 29, scope: !8891)
!9024 = !DILocation(line: 478, column: 70, scope: !8893)
!9025 = !DILocation(line: 478, column: 25, scope: !8895)
!9026 = !DILocation(line: 475, column: 47, scope: !8897)
!9027 = !DILocation(line: 475, column: 29, scope: !8899)
!9028 = !DILocation(line: 478, column: 70, scope: !8901)
!9029 = !DILocation(line: 478, column: 25, scope: !8903)
!9030 = !DILocation(line: 475, column: 47, scope: !8905)
!9031 = !DILocation(line: 475, column: 29, scope: !8907)
!9032 = !DILocation(line: 478, column: 70, scope: !8909)
!9033 = !DILocation(line: 478, column: 25, scope: !8911)
!9034 = !DILocation(line: 475, column: 47, scope: !8913)
!9035 = !DILocation(line: 475, column: 29, scope: !8915)
!9036 = !DILocation(line: 478, column: 70, scope: !8917)
!9037 = !DILocation(line: 478, column: 25, scope: !8919)
!9038 = !DILocation(line: 484, column: 43, scope: !8923)
!9039 = !DILocation(line: 484, column: 25, scope: !8925)
!9040 = !DILocation(line: 487, column: 38, scope: !8927)
!9041 = !DILocation(line: 487, column: 21, scope: !8929)
!9042 = !DILocation(line: 488, column: 70, scope: !8931)
!9043 = !DILocation(line: 488, column: 21, scope: !8933)
!9044 = !DILocation(line: 491, column: 43, scope: !8935)
!9045 = !DILocation(line: 491, column: 21, scope: !8937)
!9046 = !DILocation(line: 434, column: 20, scope: !8707)
!9047 = !DILocation(line: 434, column: 27, scope: !8707)
!9048 = !DILocation(line: 471, column: 21, scope: !8719)
!9049 = !DILocation(line: 481, column: 21, scope: !8921)
!9050 = !DILocation(line: 471, column: 33, scope: !8707)
!9051 = !DILocation(line: 473, column: 46, scope: !8719)
!9052 = !DILocation(line: 474, column: 29, scope: !8719)
!9053 = !DILocation(line: 474, column: 28, scope: !8719)
!9054 = !DILocation(line: 477, column: 25, scope: !8719)
!9055 = !DILocation(line: 478, column: 25, scope: !8719)
!9056 = !DILocation(line: 475, column: 29, scope: !8719)
!9057 = !DILocation(line: 475, column: 29, scope: !8721)
!9058 = !DILocation(line: 494, column: 14, scope: !8707)
!9059 = !DILocation(line: 478, column: 25, scope: !8725)
!9060 = !DILocation(line: 475, column: 29, scope: !8729)
!9061 = !DILocation(line: 478, column: 25, scope: !8733)
!9062 = !DILocation(line: 475, column: 29, scope: !8737)
!9063 = !DILocation(line: 478, column: 25, scope: !8741)
!9064 = !DILocation(line: 475, column: 29, scope: !8745)
!9065 = !DILocation(line: 478, column: 25, scope: !8749)
!9066 = !DILocation(line: 475, column: 29, scope: !8753)
!9067 = !DILocation(line: 478, column: 25, scope: !8757)
!9068 = !DILocation(line: 475, column: 29, scope: !8761)
!9069 = !DILocation(line: 478, column: 25, scope: !8765)
!9070 = !DILocation(line: 475, column: 29, scope: !8769)
!9071 = !DILocation(line: 478, column: 25, scope: !8773)
!9072 = !DILocation(line: 475, column: 29, scope: !8777)
!9073 = !DILocation(line: 478, column: 25, scope: !8781)
!9074 = !DILocation(line: 475, column: 29, scope: !8785)
!9075 = !DILocation(line: 478, column: 25, scope: !8789)
!9076 = !DILocation(line: 475, column: 29, scope: !8793)
!9077 = !DILocation(line: 478, column: 25, scope: !8797)
!9078 = !DILocation(line: 475, column: 29, scope: !8801)
!9079 = !DILocation(line: 478, column: 25, scope: !8805)
!9080 = !DILocation(line: 475, column: 29, scope: !8809)
!9081 = !DILocation(line: 478, column: 25, scope: !8813)
!9082 = !DILocation(line: 475, column: 29, scope: !8817)
!9083 = !DILocation(line: 478, column: 25, scope: !8821)
!9084 = !DILocation(line: 475, column: 29, scope: !8825)
!9085 = !DILocation(line: 478, column: 25, scope: !8829)
!9086 = !DILocation(line: 475, column: 29, scope: !8833)
!9087 = !DILocation(line: 478, column: 25, scope: !8837)
!9088 = !DILocation(line: 475, column: 29, scope: !8841)
!9089 = !DILocation(line: 478, column: 25, scope: !8845)
!9090 = !DILocation(line: 475, column: 29, scope: !8849)
!9091 = !DILocation(line: 478, column: 25, scope: !8853)
!9092 = !DILocation(line: 475, column: 29, scope: !8857)
!9093 = !DILocation(line: 478, column: 25, scope: !8861)
!9094 = !DILocation(line: 475, column: 29, scope: !8865)
!9095 = !DILocation(line: 478, column: 25, scope: !8869)
!9096 = !DILocation(line: 475, column: 29, scope: !8873)
!9097 = !DILocation(line: 478, column: 25, scope: !8877)
!9098 = !DILocation(line: 475, column: 29, scope: !8881)
!9099 = !DILocation(line: 478, column: 25, scope: !8885)
!9100 = !DILocation(line: 475, column: 29, scope: !8889)
!9101 = !DILocation(line: 478, column: 25, scope: !8893)
!9102 = !DILocation(line: 475, column: 29, scope: !8897)
!9103 = !DILocation(line: 478, column: 25, scope: !8901)
!9104 = !DILocation(line: 475, column: 29, scope: !8905)
!9105 = !DILocation(line: 478, column: 25, scope: !8909)
!9106 = !DILocation(line: 481, column: 34, scope: !8719)
!9107 = !DILocation(line: 481, column: 47, scope: !8719)
!9108 = !DILocation(line: 481, column: 46, scope: !8719)
!9109 = !DILocation(line: 482, column: 20, scope: !8921)
!9110 = !DILocation(line: 475, column: 29, scope: !8913)
!9111 = !DILocation(line: 478, column: 25, scope: !8917)
!9112 = !DILocation(line: 490, column: 20, scope: !8921)
!9113 = !DILocation(line: 483, column: 25, scope: !8921)
!9114 = !DILocation(line: 483, column: 24, scope: !8921)
!9115 = !DILocation(line: 486, column: 21, scope: !8921)
!9116 = !DILocation(line: 487, column: 21, scope: !8921)
!9117 = !DILocation(line: 484, column: 25, scope: !8921)
!9118 = !DILocation(line: 484, column: 25, scope: !8923)
!9119 = !DILocation(line: 488, column: 21, scope: !8921)
!9120 = !DILocation(line: 487, column: 21, scope: !8927)
!9121 = !DILocation(line: 488, column: 21, scope: !8931)
!9122 = !DILocation(line: 493, column: 17, scope: !8921)
!9123 = !DILocation(line: 491, column: 21, scope: !8921)
!9124 = !DILocation(line: 491, column: 21, scope: !8935)
!9125 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h149e6c7a94728f83E", scope: !9126, file: !8159, line: 497, type: !8709, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9127)
!9126 = !DINamespace(name: "{impl#66}", scope: !8148)
!9127 = !{!9128, !9129}
!9128 = !DILocalVariable(name: "self", arg: 1, scope: !9125, file: !8159, line: 497, type: !8711)
!9129 = !DILocalVariable(name: "f", arg: 2, scope: !9125, file: !8159, line: 497, type: !206)
!9130 = !DILocation(line: 497, column: 20, scope: !9125)
!9131 = !DILocation(line: 497, column: 27, scope: !9125)
!9132 = !DILocation(line: 498, column: 17, scope: !9125)
!9133 = !DILocation(line: 499, column: 14, scope: !9125)
!9134 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17ha37370e80c999a5cE", scope: !9135, file: !8159, line: 502, type: !8709, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9136)
!9135 = !DINamespace(name: "{impl#67}", scope: !8148)
!9136 = !{!9137, !9138}
!9137 = !DILocalVariable(name: "self", arg: 1, scope: !9134, file: !8159, line: 502, type: !8711)
!9138 = !DILocalVariable(name: "f", arg: 2, scope: !9134, file: !8159, line: 502, type: !206)
!9139 = !DILocation(line: 502, column: 20, scope: !9134)
!9140 = !DILocation(line: 502, column: 27, scope: !9134)
!9141 = !DILocation(line: 503, column: 17, scope: !9134)
!9142 = !DILocation(line: 504, column: 14, scope: !9134)
!9143 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h8ddf8a4ee97ad243E", scope: !9144, file: !8159, line: 507, type: !8709, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9145)
!9144 = !DINamespace(name: "{impl#68}", scope: !8148)
!9145 = !{!9146, !9147}
!9146 = !DILocalVariable(name: "self", arg: 1, scope: !9143, file: !8159, line: 507, type: !8711)
!9147 = !DILocalVariable(name: "f", arg: 2, scope: !9143, file: !8159, line: 507, type: !206)
!9148 = !DILocation(line: 507, column: 20, scope: !9143)
!9149 = !DILocation(line: 507, column: 27, scope: !9143)
!9150 = !DILocation(line: 508, column: 17, scope: !9143)
!9151 = !DILocation(line: 509, column: 14, scope: !9143)
!9152 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h95aedf2b9a45e918E", scope: !9153, file: !8159, line: 512, type: !8709, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9154)
!9153 = !DINamespace(name: "{impl#69}", scope: !8148)
!9154 = !{!9155, !9156}
!9155 = !DILocalVariable(name: "self", arg: 1, scope: !9152, file: !8159, line: 512, type: !8711)
!9156 = !DILocalVariable(name: "f", arg: 2, scope: !9152, file: !8159, line: 512, type: !206)
!9157 = !DILocation(line: 512, column: 20, scope: !9152)
!9158 = !DILocation(line: 512, column: 27, scope: !9152)
!9159 = !DILocation(line: 513, column: 17, scope: !9152)
!9160 = !DILocation(line: 514, column: 14, scope: !9152)
!9161 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr4Flags3all17h9534d7968c9288f9E", scope: !8712, file: !8159, line: 532, type: !9162, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !19)
!9162 = !DISubroutineType(types: !9163)
!9163 = !{!8712}
!9164 = !DILocation(line: 533, column: 17, scope: !9161)
!9165 = !DILocation(line: 541, column: 14, scope: !9161)
!9166 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr4Flags4bits17h675059462ed98b3fE", scope: !8712, file: !8159, line: 545, type: !9167, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9169)
!9167 = !DISubroutineType(types: !9168)
!9168 = !{!18, !8711}
!9169 = !{!9170}
!9170 = !DILocalVariable(name: "self", arg: 1, scope: !9166, file: !8159, line: 545, type: !8711)
!9171 = !DILocation(line: 545, column: 31, scope: !9166)
!9172 = !DILocation(line: 546, column: 17, scope: !9166)
!9173 = !DILocation(line: 547, column: 14, scope: !9166)
!9174 = distinct !DISubprogram(name: "VIRTUAL_8086_MODE_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$28VIRTUAL_8086_MODE_EXTENSIONS17hcda93f83091509f1E", scope: !9175, file: !8159, line: 460, type: !9177, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9179)
!9175 = !DINamespace(name: "{impl#0}", scope: !9176)
!9176 = !DINamespace(name: "fmt", scope: !8708)
!9177 = !DISubroutineType(types: !9178)
!9178 = !{!306, !8711}
!9179 = !{!9180}
!9180 = !DILocalVariable(name: "self", arg: 1, scope: !9181, file: !8146, line: 79, type: !8711)
!9181 = !DILexicalBlockFile(scope: !9174, file: !8146, discriminator: 0)
!9182 = !DILocation(line: 79, column: 1, scope: !9181)
!9183 = !DILocation(line: 875, column: 11, scope: !9174)
!9184 = distinct !DISubprogram(name: "PROTECTED_MODE_VIRTUAL_INTERRUPTS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33PROTECTED_MODE_VIRTUAL_INTERRUPTS17h9a9a5d46fe5262daE", scope: !9175, file: !8159, line: 460, type: !9177, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9185)
!9185 = !{!9186}
!9186 = !DILocalVariable(name: "self", arg: 1, scope: !9187, file: !8146, line: 79, type: !8711)
!9187 = !DILexicalBlockFile(scope: !9184, file: !8146, discriminator: 0)
!9188 = !DILocation(line: 79, column: 1, scope: !9187)
!9189 = !DILocation(line: 875, column: 11, scope: !9184)
!9190 = distinct !DISubprogram(name: "TIMESTAMP_DISABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17TIMESTAMP_DISABLE17hb7287461e3bf78eeE", scope: !9175, file: !8159, line: 460, type: !9177, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9191)
!9191 = !{!9192}
!9192 = !DILocalVariable(name: "self", arg: 1, scope: !9193, file: !8146, line: 79, type: !8711)
!9193 = !DILexicalBlockFile(scope: !9190, file: !8146, discriminator: 0)
!9194 = !DILocation(line: 79, column: 1, scope: !9193)
!9195 = !DILocation(line: 875, column: 11, scope: !9190)
!9196 = distinct !DISubprogram(name: "DEBUGGING_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20DEBUGGING_EXTENSIONS17h1bb8c8af31010f4aE", scope: !9175, file: !8159, line: 460, type: !9177, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9197)
!9197 = !{!9198}
!9198 = !DILocalVariable(name: "self", arg: 1, scope: !9199, file: !8146, line: 79, type: !8711)
!9199 = !DILexicalBlockFile(scope: !9196, file: !8146, discriminator: 0)
!9200 = !DILocation(line: 79, column: 1, scope: !9199)
!9201 = !DILocation(line: 875, column: 11, scope: !9196)
!9202 = distinct !DISubprogram(name: "PAGE_SIZE_EXTENSION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PAGE_SIZE_EXTENSION17h5aaa2a31b77ba32cE", scope: !9175, file: !8159, line: 460, type: !9177, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9203)
!9203 = !{!9204}
!9204 = !DILocalVariable(name: "self", arg: 1, scope: !9205, file: !8146, line: 79, type: !8711)
!9205 = !DILexicalBlockFile(scope: !9202, file: !8146, discriminator: 0)
!9206 = !DILocation(line: 79, column: 1, scope: !9205)
!9207 = !DILocation(line: 875, column: 11, scope: !9202)
!9208 = distinct !DISubprogram(name: "PHYSICAL_ADDRESS_EXTENSION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26PHYSICAL_ADDRESS_EXTENSION17h081b0b73e9640997E", scope: !9175, file: !8159, line: 460, type: !9177, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9209)
!9209 = !{!9210}
!9210 = !DILocalVariable(name: "self", arg: 1, scope: !9211, file: !8146, line: 79, type: !8711)
!9211 = !DILexicalBlockFile(scope: !9208, file: !8146, discriminator: 0)
!9212 = !DILocation(line: 79, column: 1, scope: !9211)
!9213 = !DILocation(line: 875, column: 11, scope: !9208)
!9214 = distinct !DISubprogram(name: "MACHINE_CHECK_EXCEPTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23MACHINE_CHECK_EXCEPTION17hfa38459dcdde95b4E", scope: !9175, file: !8159, line: 460, type: !9177, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9215)
!9215 = !{!9216}
!9216 = !DILocalVariable(name: "self", arg: 1, scope: !9217, file: !8146, line: 79, type: !8711)
!9217 = !DILexicalBlockFile(scope: !9214, file: !8146, discriminator: 0)
!9218 = !DILocation(line: 79, column: 1, scope: !9217)
!9219 = !DILocation(line: 875, column: 11, scope: !9214)
!9220 = distinct !DISubprogram(name: "PAGE_GLOBAL", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PAGE_GLOBAL17h991b89400aed3d17E", scope: !9175, file: !8159, line: 460, type: !9177, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9221)
!9221 = !{!9222}
!9222 = !DILocalVariable(name: "self", arg: 1, scope: !9223, file: !8146, line: 79, type: !8711)
!9223 = !DILexicalBlockFile(scope: !9220, file: !8146, discriminator: 0)
!9224 = !DILocation(line: 79, column: 1, scope: !9223)
!9225 = !DILocation(line: 875, column: 11, scope: !9220)
!9226 = distinct !DISubprogram(name: "PERFORMANCE_MONITOR_COUNTER", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27PERFORMANCE_MONITOR_COUNTER17h9a95f3d2548988b6E", scope: !9175, file: !8159, line: 460, type: !9177, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9227)
!9227 = !{!9228}
!9228 = !DILocalVariable(name: "self", arg: 1, scope: !9229, file: !8146, line: 79, type: !8711)
!9229 = !DILexicalBlockFile(scope: !9226, file: !8146, discriminator: 0)
!9230 = !DILocation(line: 79, column: 1, scope: !9229)
!9231 = !DILocation(line: 875, column: 11, scope: !9226)
!9232 = distinct !DISubprogram(name: "OSFXSR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OSFXSR17h23a0b97962d3d989E", scope: !9175, file: !8159, line: 460, type: !9177, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9233)
!9233 = !{!9234}
!9234 = !DILocalVariable(name: "self", arg: 1, scope: !9235, file: !8146, line: 79, type: !8711)
!9235 = !DILexicalBlockFile(scope: !9232, file: !8146, discriminator: 0)
!9236 = !DILocation(line: 79, column: 1, scope: !9235)
!9237 = !DILocation(line: 875, column: 11, scope: !9232)
!9238 = distinct !DISubprogram(name: "OSXMMEXCPT_ENABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17OSXMMEXCPT_ENABLE17ha2fd548996452d10E", scope: !9175, file: !8159, line: 460, type: !9177, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9239)
!9239 = !{!9240}
!9240 = !DILocalVariable(name: "self", arg: 1, scope: !9241, file: !8146, line: 79, type: !8711)
!9241 = !DILexicalBlockFile(scope: !9238, file: !8146, discriminator: 0)
!9242 = !DILocation(line: 79, column: 1, scope: !9241)
!9243 = !DILocation(line: 875, column: 11, scope: !9238)
!9244 = distinct !DISubprogram(name: "USER_MODE_INSTRUCTION_PREVENTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$32USER_MODE_INSTRUCTION_PREVENTION17h0df4dbe207307e42E", scope: !9175, file: !8159, line: 460, type: !9177, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9245)
!9245 = !{!9246}
!9246 = !DILocalVariable(name: "self", arg: 1, scope: !9247, file: !8146, line: 79, type: !8711)
!9247 = !DILexicalBlockFile(scope: !9244, file: !8146, discriminator: 0)
!9248 = !DILocation(line: 79, column: 1, scope: !9247)
!9249 = !DILocation(line: 875, column: 11, scope: !9244)
!9250 = distinct !DISubprogram(name: "L5_PAGING", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9L5_PAGING17h6bf359dc1221acf0E", scope: !9175, file: !8159, line: 460, type: !9177, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9251)
!9251 = !{!9252}
!9252 = !DILocalVariable(name: "self", arg: 1, scope: !9253, file: !8146, line: 79, type: !8711)
!9253 = !DILexicalBlockFile(scope: !9250, file: !8146, discriminator: 0)
!9254 = !DILocation(line: 79, column: 1, scope: !9253)
!9255 = !DILocation(line: 875, column: 11, scope: !9250)
!9256 = distinct !DISubprogram(name: "VIRTUAL_MACHINE_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26VIRTUAL_MACHINE_EXTENSIONS17h57ed232949e25c29E", scope: !9175, file: !8159, line: 460, type: !9177, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9257)
!9257 = !{!9258}
!9258 = !DILocalVariable(name: "self", arg: 1, scope: !9259, file: !8146, line: 79, type: !8711)
!9259 = !DILexicalBlockFile(scope: !9256, file: !8146, discriminator: 0)
!9260 = !DILocation(line: 79, column: 1, scope: !9259)
!9261 = !DILocation(line: 875, column: 11, scope: !9256)
!9262 = distinct !DISubprogram(name: "SAFER_MODE_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21SAFER_MODE_EXTENSIONS17h6b9eaab1fd87d79aE", scope: !9175, file: !8159, line: 460, type: !9177, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9263)
!9263 = !{!9264}
!9264 = !DILocalVariable(name: "self", arg: 1, scope: !9265, file: !8146, line: 79, type: !8711)
!9265 = !DILexicalBlockFile(scope: !9262, file: !8146, discriminator: 0)
!9266 = !DILocation(line: 79, column: 1, scope: !9265)
!9267 = !DILocation(line: 875, column: 11, scope: !9262)
!9268 = distinct !DISubprogram(name: "FSGSBASE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8FSGSBASE17h4cfd01f9e883731bE", scope: !9175, file: !8159, line: 460, type: !9177, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9269)
!9269 = !{!9270}
!9270 = !DILocalVariable(name: "self", arg: 1, scope: !9271, file: !8146, line: 79, type: !8711)
!9271 = !DILexicalBlockFile(scope: !9268, file: !8146, discriminator: 0)
!9272 = !DILocation(line: 79, column: 1, scope: !9271)
!9273 = !DILocation(line: 875, column: 11, scope: !9268)
!9274 = distinct !DISubprogram(name: "PCID", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4PCID17h54617ffa4f975c7aE", scope: !9175, file: !8159, line: 460, type: !9177, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9275)
!9275 = !{!9276}
!9276 = !DILocalVariable(name: "self", arg: 1, scope: !9277, file: !8146, line: 79, type: !8711)
!9277 = !DILexicalBlockFile(scope: !9274, file: !8146, discriminator: 0)
!9278 = !DILocation(line: 79, column: 1, scope: !9277)
!9279 = !DILocation(line: 875, column: 11, scope: !9274)
!9280 = distinct !DISubprogram(name: "OSXSAVE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7OSXSAVE17h4f57faba3a88d9b1E", scope: !9175, file: !8159, line: 460, type: !9177, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9281)
!9281 = !{!9282}
!9282 = !DILocalVariable(name: "self", arg: 1, scope: !9283, file: !8146, line: 79, type: !8711)
!9283 = !DILexicalBlockFile(scope: !9280, file: !8146, discriminator: 0)
!9284 = !DILocation(line: 79, column: 1, scope: !9283)
!9285 = !DILocation(line: 875, column: 11, scope: !9280)
!9286 = distinct !DISubprogram(name: "KEY_LOCKER", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10KEY_LOCKER17h73d458a1e21a5ffbE", scope: !9175, file: !8159, line: 460, type: !9177, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9287)
!9287 = !{!9288}
!9288 = !DILocalVariable(name: "self", arg: 1, scope: !9289, file: !8146, line: 79, type: !8711)
!9289 = !DILexicalBlockFile(scope: !9286, file: !8146, discriminator: 0)
!9290 = !DILocation(line: 79, column: 1, scope: !9289)
!9291 = !DILocation(line: 875, column: 11, scope: !9286)
!9292 = distinct !DISubprogram(name: "SUPERVISOR_MODE_EXECUTION_PROTECTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$36SUPERVISOR_MODE_EXECUTION_PROTECTION17h2bfe5d94660a7985E", scope: !9175, file: !8159, line: 460, type: !9177, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9293)
!9293 = !{!9294}
!9294 = !DILocalVariable(name: "self", arg: 1, scope: !9295, file: !8146, line: 79, type: !8711)
!9295 = !DILexicalBlockFile(scope: !9292, file: !8146, discriminator: 0)
!9296 = !DILocation(line: 79, column: 1, scope: !9295)
!9297 = !DILocation(line: 875, column: 11, scope: !9292)
!9298 = distinct !DISubprogram(name: "SUPERVISOR_MODE_ACCESS_PREVENTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33SUPERVISOR_MODE_ACCESS_PREVENTION17h996b523010d9c7d6E", scope: !9175, file: !8159, line: 460, type: !9177, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9299)
!9299 = !{!9300}
!9300 = !DILocalVariable(name: "self", arg: 1, scope: !9301, file: !8146, line: 79, type: !8711)
!9301 = !DILexicalBlockFile(scope: !9298, file: !8146, discriminator: 0)
!9302 = !DILocation(line: 79, column: 1, scope: !9301)
!9303 = !DILocation(line: 875, column: 11, scope: !9298)
!9304 = distinct !DISubprogram(name: "PROTECTION_KEY_USER", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PROTECTION_KEY_USER17h736f112e758f0d2fE", scope: !9175, file: !8159, line: 460, type: !9177, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9305)
!9305 = !{!9306}
!9306 = !DILocalVariable(name: "self", arg: 1, scope: !9307, file: !8146, line: 79, type: !8711)
!9307 = !DILexicalBlockFile(scope: !9304, file: !8146, discriminator: 0)
!9308 = !DILocation(line: 79, column: 1, scope: !9307)
!9309 = !DILocation(line: 875, column: 11, scope: !9304)
!9310 = distinct !DISubprogram(name: "PROTECTION_KEY", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17had09c684a4045badE", scope: !9175, file: !8159, line: 460, type: !9177, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9311)
!9311 = !{!9312}
!9312 = !DILocalVariable(name: "self", arg: 1, scope: !9313, file: !8146, line: 79, type: !8711)
!9313 = !DILexicalBlockFile(scope: !9310, file: !8146, discriminator: 0)
!9314 = !DILocation(line: 79, column: 1, scope: !9313)
!9315 = !DILocation(line: 875, column: 11, scope: !9310)
!9316 = distinct !DISubprogram(name: "CONTROL_FLOW_ENFORCEMENT", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24CONTROL_FLOW_ENFORCEMENT17h3c42a48a58608319E", scope: !9175, file: !8159, line: 460, type: !9177, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9317)
!9317 = !{!9318}
!9318 = !DILocalVariable(name: "self", arg: 1, scope: !9319, file: !8146, line: 79, type: !8711)
!9319 = !DILexicalBlockFile(scope: !9316, file: !8146, discriminator: 0)
!9320 = !DILocation(line: 79, column: 1, scope: !9319)
!9321 = !DILocation(line: 875, column: 11, scope: !9316)
!9322 = distinct !DISubprogram(name: "PROTECTION_KEY_SUPERVISOR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25PROTECTION_KEY_SUPERVISOR17h1556176ddbaabda9E", scope: !9175, file: !8159, line: 460, type: !9177, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9323)
!9323 = !{!9324}
!9324 = !DILocalVariable(name: "self", arg: 1, scope: !9325, file: !8146, line: 79, type: !8711)
!9325 = !DILexicalBlockFile(scope: !9322, file: !8146, discriminator: 0)
!9326 = !DILocation(line: 79, column: 1, scope: !9325)
!9327 = !DILocation(line: 875, column: 11, scope: !9322)
!9328 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr0$u20$as$u20$core..fmt..Debug$GT$3fmt17haa9792d74748e608E", scope: !9329, file: !5046, line: 31, type: !9330, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9334)
!9329 = !DINamespace(name: "{impl#8}", scope: !778)
!9330 = !DISubroutineType(types: !9331)
!9331 = !{!188, !9332, !206}
!9332 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr0", baseType: !9333, size: 64, align: 64, dwarfAddressSpace: 0)
!9333 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr0", scope: !778, file: !2, align: 8, elements: !19, identifier: "2b9c710ff9a110b5e76f094d0b58da7d")
!9334 = !{!9335, !9336}
!9335 = !DILocalVariable(name: "self", arg: 1, scope: !9328, file: !5046, line: 31, type: !9332)
!9336 = !DILocalVariable(name: "f", arg: 2, scope: !9328, file: !5046, line: 31, type: !206)
!9337 = !DILocation(line: 31, column: 18, scope: !9328)
!9338 = !DILocation(line: 31, column: 23, scope: !9328)
!9339 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr1$u20$as$u20$core..fmt..Debug$GT$3fmt17h54d67e514909ccbeE", scope: !9340, file: !5046, line: 31, type: !9341, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9345)
!9340 = !DINamespace(name: "{impl#10}", scope: !778)
!9341 = !DISubroutineType(types: !9342)
!9342 = !{!188, !9343, !206}
!9343 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr1", baseType: !9344, size: 64, align: 64, dwarfAddressSpace: 0)
!9344 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr1", scope: !778, file: !2, align: 8, elements: !19, identifier: "b145c114a4a60399ca6ac56490274568")
!9345 = !{!9346, !9347}
!9346 = !DILocalVariable(name: "self", arg: 1, scope: !9339, file: !5046, line: 31, type: !9343)
!9347 = !DILocalVariable(name: "f", arg: 2, scope: !9339, file: !5046, line: 31, type: !206)
!9348 = !DILocation(line: 31, column: 18, scope: !9339)
!9349 = !DILocation(line: 31, column: 23, scope: !9339)
!9350 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr2$u20$as$u20$core..fmt..Debug$GT$3fmt17hf0c5a9ffef3ae936E", scope: !9351, file: !5046, line: 31, type: !9352, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9356)
!9351 = !DINamespace(name: "{impl#12}", scope: !778)
!9352 = !DISubroutineType(types: !9353)
!9353 = !{!188, !9354, !206}
!9354 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr2", baseType: !9355, size: 64, align: 64, dwarfAddressSpace: 0)
!9355 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr2", scope: !778, file: !2, align: 8, elements: !19, identifier: "80a3ffd8f96d89aee7c1ee994f664385")
!9356 = !{!9357, !9358}
!9357 = !DILocalVariable(name: "self", arg: 1, scope: !9350, file: !5046, line: 31, type: !9354)
!9358 = !DILocalVariable(name: "f", arg: 2, scope: !9350, file: !5046, line: 31, type: !206)
!9359 = !DILocation(line: 31, column: 18, scope: !9350)
!9360 = !DILocation(line: 31, column: 23, scope: !9350)
!9361 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr3$u20$as$u20$core..fmt..Debug$GT$3fmt17hf24690fc064187f9E", scope: !9362, file: !5046, line: 31, type: !9363, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9367)
!9362 = !DINamespace(name: "{impl#14}", scope: !778)
!9363 = !DISubroutineType(types: !9364)
!9364 = !{!188, !9365, !206}
!9365 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr3", baseType: !9366, size: 64, align: 64, dwarfAddressSpace: 0)
!9366 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr3", scope: !778, file: !2, align: 8, elements: !19, identifier: "abd841d35ab1d5f79972c0724dd60bad")
!9367 = !{!9368, !9369}
!9368 = !DILocalVariable(name: "self", arg: 1, scope: !9361, file: !5046, line: 31, type: !9365)
!9369 = !DILocalVariable(name: "f", arg: 2, scope: !9361, file: !5046, line: 31, type: !206)
!9370 = !DILocation(line: 31, column: 18, scope: !9361)
!9371 = !DILocation(line: 31, column: 23, scope: !9361)
!9372 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN89_$LT$x86_64..registers..debug..DebugAddressRegisterNumber$u20$as$u20$core..fmt..Debug$GT$3fmt17h8c958d07f709f0daE", scope: !9373, file: !5046, line: 63, type: !9374, scopeLine: 63, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9377)
!9373 = !DINamespace(name: "{impl#17}", scope: !778)
!9374 = !DISubroutineType(types: !9375)
!9375 = !{!188, !9376, !206}
!9376 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::DebugAddressRegisterNumber", baseType: !795, size: 64, align: 64, dwarfAddressSpace: 0)
!9377 = !{!9378, !9379}
!9378 = !DILocalVariable(name: "self", arg: 1, scope: !9372, file: !5046, line: 63, type: !9376)
!9379 = !DILocalVariable(name: "f", arg: 2, scope: !9372, file: !5046, line: 63, type: !206)
!9380 = !DILocation(line: 63, column: 23, scope: !9372)
!9381 = !DILocation(line: 63, column: 27, scope: !9372)
!9382 = !DILocation(line: 63, column: 28, scope: !9372)
!9383 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr6$u20$as$u20$core..fmt..Debug$GT$3fmt17h7337da7dce8e535aE", scope: !9384, file: !5046, line: 107, type: !9385, scopeLine: 107, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9389)
!9384 = !DINamespace(name: "{impl#22}", scope: !778)
!9385 = !DISubroutineType(types: !9386)
!9386 = !{!188, !9387, !206}
!9387 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr6", baseType: !9388, size: 64, align: 64, dwarfAddressSpace: 0)
!9388 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr6", scope: !778, file: !2, align: 8, elements: !19, identifier: "8f434b7e0e863daf7a2a0fd0c2b59cce")
!9389 = !{!9390, !9391}
!9390 = !DILocalVariable(name: "self", arg: 1, scope: !9383, file: !5046, line: 107, type: !9387)
!9391 = !DILocalVariable(name: "f", arg: 2, scope: !9383, file: !5046, line: 107, type: !206)
!9392 = !DILocation(line: 107, column: 10, scope: !9383)
!9393 = !DILocation(line: 107, column: 15, scope: !9383)
!9394 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h1e8c1546c6adfdfbE", scope: !9395, file: !8159, line: 434, type: !9396, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9399)
!9395 = !DINamespace(name: "{impl#32}", scope: !778)
!9396 = !DISubroutineType(types: !9397)
!9397 = !{!188, !9398, !206}
!9398 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr6Flags", baseType: !5094, size: 64, align: 64, dwarfAddressSpace: 0)
!9399 = !{!9400, !9401, !9402, !9404, !9406, !9408, !9410, !9412, !9414, !9416, !9418, !9420, !9422, !9424, !9426, !9428, !9430, !9432, !9434, !9436, !9438, !9440, !9442, !9444, !9446, !9448, !9450, !9452, !9454, !9456, !9458, !9460, !9462, !9464, !9466, !9468, !9470, !9472, !9474, !9476, !9478, !9480, !9482, !9484, !9486, !9488, !9490, !9492}
!9400 = !DILocalVariable(name: "self", arg: 1, scope: !9394, file: !8159, line: 434, type: !9398)
!9401 = !DILocalVariable(name: "f", arg: 2, scope: !9394, file: !8159, line: 434, type: !206)
!9402 = !DILocalVariable(name: "first", scope: !9403, file: !8159, line: 471, type: !306, align: 1)
!9403 = distinct !DILexicalBlock(scope: !9394, file: !8159, line: 471, column: 17)
!9404 = !DILocalVariable(name: "residual", scope: !9405, file: !8159, line: 475, type: !8174, align: 1)
!9405 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 475, column: 47)
!9406 = !DILocalVariable(name: "val", scope: !9407, file: !8159, line: 475, type: !7, align: 1)
!9407 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 475, column: 29)
!9408 = !DILocalVariable(name: "residual", scope: !9409, file: !8159, line: 478, type: !8174, align: 1)
!9409 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 478, column: 70)
!9410 = !DILocalVariable(name: "val", scope: !9411, file: !8159, line: 478, type: !7, align: 1)
!9411 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 478, column: 25)
!9412 = !DILocalVariable(name: "residual", scope: !9413, file: !8159, line: 475, type: !8174, align: 1)
!9413 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 475, column: 47)
!9414 = !DILocalVariable(name: "val", scope: !9415, file: !8159, line: 475, type: !7, align: 1)
!9415 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 475, column: 29)
!9416 = !DILocalVariable(name: "residual", scope: !9417, file: !8159, line: 478, type: !8174, align: 1)
!9417 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 478, column: 70)
!9418 = !DILocalVariable(name: "val", scope: !9419, file: !8159, line: 478, type: !7, align: 1)
!9419 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 478, column: 25)
!9420 = !DILocalVariable(name: "residual", scope: !9421, file: !8159, line: 475, type: !8174, align: 1)
!9421 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 475, column: 47)
!9422 = !DILocalVariable(name: "val", scope: !9423, file: !8159, line: 475, type: !7, align: 1)
!9423 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 475, column: 29)
!9424 = !DILocalVariable(name: "residual", scope: !9425, file: !8159, line: 478, type: !8174, align: 1)
!9425 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 478, column: 70)
!9426 = !DILocalVariable(name: "val", scope: !9427, file: !8159, line: 478, type: !7, align: 1)
!9427 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 478, column: 25)
!9428 = !DILocalVariable(name: "residual", scope: !9429, file: !8159, line: 475, type: !8174, align: 1)
!9429 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 475, column: 47)
!9430 = !DILocalVariable(name: "val", scope: !9431, file: !8159, line: 475, type: !7, align: 1)
!9431 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 475, column: 29)
!9432 = !DILocalVariable(name: "residual", scope: !9433, file: !8159, line: 478, type: !8174, align: 1)
!9433 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 478, column: 70)
!9434 = !DILocalVariable(name: "val", scope: !9435, file: !8159, line: 478, type: !7, align: 1)
!9435 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 478, column: 25)
!9436 = !DILocalVariable(name: "residual", scope: !9437, file: !8159, line: 475, type: !8174, align: 1)
!9437 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 475, column: 47)
!9438 = !DILocalVariable(name: "val", scope: !9439, file: !8159, line: 475, type: !7, align: 1)
!9439 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 475, column: 29)
!9440 = !DILocalVariable(name: "residual", scope: !9441, file: !8159, line: 478, type: !8174, align: 1)
!9441 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 478, column: 70)
!9442 = !DILocalVariable(name: "val", scope: !9443, file: !8159, line: 478, type: !7, align: 1)
!9443 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 478, column: 25)
!9444 = !DILocalVariable(name: "residual", scope: !9445, file: !8159, line: 475, type: !8174, align: 1)
!9445 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 475, column: 47)
!9446 = !DILocalVariable(name: "val", scope: !9447, file: !8159, line: 475, type: !7, align: 1)
!9447 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 475, column: 29)
!9448 = !DILocalVariable(name: "residual", scope: !9449, file: !8159, line: 478, type: !8174, align: 1)
!9449 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 478, column: 70)
!9450 = !DILocalVariable(name: "val", scope: !9451, file: !8159, line: 478, type: !7, align: 1)
!9451 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 478, column: 25)
!9452 = !DILocalVariable(name: "residual", scope: !9453, file: !8159, line: 475, type: !8174, align: 1)
!9453 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 475, column: 47)
!9454 = !DILocalVariable(name: "val", scope: !9455, file: !8159, line: 475, type: !7, align: 1)
!9455 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 475, column: 29)
!9456 = !DILocalVariable(name: "residual", scope: !9457, file: !8159, line: 478, type: !8174, align: 1)
!9457 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 478, column: 70)
!9458 = !DILocalVariable(name: "val", scope: !9459, file: !8159, line: 478, type: !7, align: 1)
!9459 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 478, column: 25)
!9460 = !DILocalVariable(name: "residual", scope: !9461, file: !8159, line: 475, type: !8174, align: 1)
!9461 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 475, column: 47)
!9462 = !DILocalVariable(name: "val", scope: !9463, file: !8159, line: 475, type: !7, align: 1)
!9463 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 475, column: 29)
!9464 = !DILocalVariable(name: "residual", scope: !9465, file: !8159, line: 478, type: !8174, align: 1)
!9465 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 478, column: 70)
!9466 = !DILocalVariable(name: "val", scope: !9467, file: !8159, line: 478, type: !7, align: 1)
!9467 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 478, column: 25)
!9468 = !DILocalVariable(name: "residual", scope: !9469, file: !8159, line: 475, type: !8174, align: 1)
!9469 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 475, column: 47)
!9470 = !DILocalVariable(name: "val", scope: !9471, file: !8159, line: 475, type: !7, align: 1)
!9471 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 475, column: 29)
!9472 = !DILocalVariable(name: "residual", scope: !9473, file: !8159, line: 478, type: !8174, align: 1)
!9473 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 478, column: 70)
!9474 = !DILocalVariable(name: "val", scope: !9475, file: !8159, line: 478, type: !7, align: 1)
!9475 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 478, column: 25)
!9476 = !DILocalVariable(name: "extra_bits", scope: !9477, file: !8159, line: 481, type: !18, align: 8)
!9477 = distinct !DILexicalBlock(scope: !9403, file: !8159, line: 481, column: 17)
!9478 = !DILocalVariable(name: "residual", scope: !9479, file: !8159, line: 484, type: !8174, align: 1)
!9479 = distinct !DILexicalBlock(scope: !9477, file: !8159, line: 484, column: 43)
!9480 = !DILocalVariable(name: "val", scope: !9481, file: !8159, line: 484, type: !7, align: 1)
!9481 = distinct !DILexicalBlock(scope: !9477, file: !8159, line: 484, column: 25)
!9482 = !DILocalVariable(name: "residual", scope: !9483, file: !8159, line: 487, type: !8174, align: 1)
!9483 = distinct !DILexicalBlock(scope: !9477, file: !8159, line: 487, column: 38)
!9484 = !DILocalVariable(name: "val", scope: !9485, file: !8159, line: 487, type: !7, align: 1)
!9485 = distinct !DILexicalBlock(scope: !9477, file: !8159, line: 487, column: 21)
!9486 = !DILocalVariable(name: "residual", scope: !9487, file: !8159, line: 488, type: !8174, align: 1)
!9487 = distinct !DILexicalBlock(scope: !9477, file: !8159, line: 488, column: 70)
!9488 = !DILocalVariable(name: "val", scope: !9489, file: !8159, line: 488, type: !7, align: 1)
!9489 = distinct !DILexicalBlock(scope: !9477, file: !8159, line: 488, column: 21)
!9490 = !DILocalVariable(name: "residual", scope: !9491, file: !8159, line: 491, type: !8174, align: 1)
!9491 = distinct !DILexicalBlock(scope: !9477, file: !8159, line: 491, column: 43)
!9492 = !DILocalVariable(name: "val", scope: !9493, file: !8159, line: 491, type: !7, align: 1)
!9493 = distinct !DILexicalBlock(scope: !9477, file: !8159, line: 491, column: 21)
!9494 = !DILocation(line: 475, column: 47, scope: !9405)
!9495 = !DILocation(line: 475, column: 29, scope: !9407)
!9496 = !DILocation(line: 478, column: 70, scope: !9409)
!9497 = !DILocation(line: 478, column: 25, scope: !9411)
!9498 = !DILocation(line: 475, column: 47, scope: !9413)
!9499 = !DILocation(line: 475, column: 29, scope: !9415)
!9500 = !DILocation(line: 478, column: 70, scope: !9417)
!9501 = !DILocation(line: 478, column: 25, scope: !9419)
!9502 = !DILocation(line: 475, column: 47, scope: !9421)
!9503 = !DILocation(line: 475, column: 29, scope: !9423)
!9504 = !DILocation(line: 478, column: 70, scope: !9425)
!9505 = !DILocation(line: 478, column: 25, scope: !9427)
!9506 = !DILocation(line: 475, column: 47, scope: !9429)
!9507 = !DILocation(line: 475, column: 29, scope: !9431)
!9508 = !DILocation(line: 478, column: 70, scope: !9433)
!9509 = !DILocation(line: 478, column: 25, scope: !9435)
!9510 = !DILocation(line: 475, column: 47, scope: !9437)
!9511 = !DILocation(line: 475, column: 29, scope: !9439)
!9512 = !DILocation(line: 478, column: 70, scope: !9441)
!9513 = !DILocation(line: 478, column: 25, scope: !9443)
!9514 = !DILocation(line: 475, column: 47, scope: !9445)
!9515 = !DILocation(line: 475, column: 29, scope: !9447)
!9516 = !DILocation(line: 478, column: 70, scope: !9449)
!9517 = !DILocation(line: 478, column: 25, scope: !9451)
!9518 = !DILocation(line: 475, column: 47, scope: !9453)
!9519 = !DILocation(line: 475, column: 29, scope: !9455)
!9520 = !DILocation(line: 478, column: 70, scope: !9457)
!9521 = !DILocation(line: 478, column: 25, scope: !9459)
!9522 = !DILocation(line: 475, column: 47, scope: !9461)
!9523 = !DILocation(line: 475, column: 29, scope: !9463)
!9524 = !DILocation(line: 478, column: 70, scope: !9465)
!9525 = !DILocation(line: 478, column: 25, scope: !9467)
!9526 = !DILocation(line: 475, column: 47, scope: !9469)
!9527 = !DILocation(line: 475, column: 29, scope: !9471)
!9528 = !DILocation(line: 478, column: 70, scope: !9473)
!9529 = !DILocation(line: 478, column: 25, scope: !9475)
!9530 = !DILocation(line: 484, column: 43, scope: !9479)
!9531 = !DILocation(line: 484, column: 25, scope: !9481)
!9532 = !DILocation(line: 487, column: 38, scope: !9483)
!9533 = !DILocation(line: 487, column: 21, scope: !9485)
!9534 = !DILocation(line: 488, column: 70, scope: !9487)
!9535 = !DILocation(line: 488, column: 21, scope: !9489)
!9536 = !DILocation(line: 491, column: 43, scope: !9491)
!9537 = !DILocation(line: 491, column: 21, scope: !9493)
!9538 = !DILocation(line: 434, column: 20, scope: !9394)
!9539 = !DILocation(line: 434, column: 27, scope: !9394)
!9540 = !DILocation(line: 471, column: 21, scope: !9403)
!9541 = !DILocation(line: 481, column: 21, scope: !9477)
!9542 = !DILocation(line: 471, column: 33, scope: !9394)
!9543 = !DILocation(line: 473, column: 46, scope: !9403)
!9544 = !DILocation(line: 474, column: 29, scope: !9403)
!9545 = !DILocation(line: 474, column: 28, scope: !9403)
!9546 = !DILocation(line: 477, column: 25, scope: !9403)
!9547 = !DILocation(line: 478, column: 25, scope: !9403)
!9548 = !DILocation(line: 475, column: 29, scope: !9403)
!9549 = !DILocation(line: 475, column: 29, scope: !9405)
!9550 = !DILocation(line: 494, column: 14, scope: !9394)
!9551 = !DILocation(line: 478, column: 25, scope: !9409)
!9552 = !DILocation(line: 475, column: 29, scope: !9413)
!9553 = !DILocation(line: 478, column: 25, scope: !9417)
!9554 = !DILocation(line: 475, column: 29, scope: !9421)
!9555 = !DILocation(line: 478, column: 25, scope: !9425)
!9556 = !DILocation(line: 475, column: 29, scope: !9429)
!9557 = !DILocation(line: 478, column: 25, scope: !9433)
!9558 = !DILocation(line: 475, column: 29, scope: !9437)
!9559 = !DILocation(line: 478, column: 25, scope: !9441)
!9560 = !DILocation(line: 475, column: 29, scope: !9445)
!9561 = !DILocation(line: 478, column: 25, scope: !9449)
!9562 = !DILocation(line: 475, column: 29, scope: !9453)
!9563 = !DILocation(line: 478, column: 25, scope: !9457)
!9564 = !DILocation(line: 475, column: 29, scope: !9461)
!9565 = !DILocation(line: 478, column: 25, scope: !9465)
!9566 = !DILocation(line: 481, column: 34, scope: !9403)
!9567 = !DILocation(line: 481, column: 47, scope: !9403)
!9568 = !DILocation(line: 481, column: 46, scope: !9403)
!9569 = !DILocation(line: 482, column: 20, scope: !9477)
!9570 = !DILocation(line: 475, column: 29, scope: !9469)
!9571 = !DILocation(line: 478, column: 25, scope: !9473)
!9572 = !DILocation(line: 490, column: 20, scope: !9477)
!9573 = !DILocation(line: 483, column: 25, scope: !9477)
!9574 = !DILocation(line: 483, column: 24, scope: !9477)
!9575 = !DILocation(line: 486, column: 21, scope: !9477)
!9576 = !DILocation(line: 487, column: 21, scope: !9477)
!9577 = !DILocation(line: 484, column: 25, scope: !9477)
!9578 = !DILocation(line: 484, column: 25, scope: !9479)
!9579 = !DILocation(line: 488, column: 21, scope: !9477)
!9580 = !DILocation(line: 487, column: 21, scope: !9483)
!9581 = !DILocation(line: 488, column: 21, scope: !9487)
!9582 = !DILocation(line: 493, column: 17, scope: !9477)
!9583 = !DILocation(line: 491, column: 21, scope: !9477)
!9584 = !DILocation(line: 491, column: 21, scope: !9491)
!9585 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h043bbfc1be756796E", scope: !9586, file: !8159, line: 497, type: !9396, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9587)
!9586 = !DINamespace(name: "{impl#33}", scope: !778)
!9587 = !{!9588, !9589}
!9588 = !DILocalVariable(name: "self", arg: 1, scope: !9585, file: !8159, line: 497, type: !9398)
!9589 = !DILocalVariable(name: "f", arg: 2, scope: !9585, file: !8159, line: 497, type: !206)
!9590 = !DILocation(line: 497, column: 20, scope: !9585)
!9591 = !DILocation(line: 497, column: 27, scope: !9585)
!9592 = !DILocation(line: 498, column: 17, scope: !9585)
!9593 = !DILocation(line: 499, column: 14, scope: !9585)
!9594 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h593258805ea0566bE", scope: !9595, file: !8159, line: 502, type: !9396, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9596)
!9595 = !DINamespace(name: "{impl#34}", scope: !778)
!9596 = !{!9597, !9598}
!9597 = !DILocalVariable(name: "self", arg: 1, scope: !9594, file: !8159, line: 502, type: !9398)
!9598 = !DILocalVariable(name: "f", arg: 2, scope: !9594, file: !8159, line: 502, type: !206)
!9599 = !DILocation(line: 502, column: 20, scope: !9594)
!9600 = !DILocation(line: 502, column: 27, scope: !9594)
!9601 = !DILocation(line: 503, column: 17, scope: !9594)
!9602 = !DILocation(line: 504, column: 14, scope: !9594)
!9603 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17ha34931da004eab17E", scope: !9604, file: !8159, line: 507, type: !9396, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9605)
!9604 = !DINamespace(name: "{impl#35}", scope: !778)
!9605 = !{!9606, !9607}
!9606 = !DILocalVariable(name: "self", arg: 1, scope: !9603, file: !8159, line: 507, type: !9398)
!9607 = !DILocalVariable(name: "f", arg: 2, scope: !9603, file: !8159, line: 507, type: !206)
!9608 = !DILocation(line: 507, column: 20, scope: !9603)
!9609 = !DILocation(line: 507, column: 27, scope: !9603)
!9610 = !DILocation(line: 508, column: 17, scope: !9603)
!9611 = !DILocation(line: 509, column: 14, scope: !9603)
!9612 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h8aec19bff7466b03E", scope: !9613, file: !8159, line: 512, type: !9396, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9614)
!9613 = !DINamespace(name: "{impl#36}", scope: !778)
!9614 = !{!9615, !9616}
!9615 = !DILocalVariable(name: "self", arg: 1, scope: !9612, file: !8159, line: 512, type: !9398)
!9616 = !DILocalVariable(name: "f", arg: 2, scope: !9612, file: !8159, line: 512, type: !206)
!9617 = !DILocation(line: 512, column: 20, scope: !9612)
!9618 = !DILocation(line: 512, column: 27, scope: !9612)
!9619 = !DILocation(line: 513, column: 17, scope: !9612)
!9620 = !DILocation(line: 514, column: 14, scope: !9612)
!9621 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5debug8Dr6Flags3all17h49c8fca45bfd49cfE", scope: !5094, file: !8159, line: 532, type: !9622, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !19)
!9622 = !DISubroutineType(types: !9623)
!9623 = !{!5094}
!9624 = !DILocation(line: 533, column: 17, scope: !9621)
!9625 = !DILocation(line: 541, column: 14, scope: !9621)
!9626 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5debug8Dr6Flags4bits17h4091ea7e8e0e8a11E", scope: !5094, file: !8159, line: 545, type: !9627, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9629)
!9627 = !DISubroutineType(types: !9628)
!9628 = !{!18, !9398}
!9629 = !{!9630}
!9630 = !DILocalVariable(name: "self", arg: 1, scope: !9626, file: !8159, line: 545, type: !9398)
!9631 = !DILocation(line: 545, column: 31, scope: !9626)
!9632 = !DILocation(line: 546, column: 17, scope: !9626)
!9633 = !DILocation(line: 547, column: 14, scope: !9626)
!9634 = distinct !DISubprogram(name: "TRAP0", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP017h12ff73e72e762dfbE", scope: !9635, file: !8159, line: 460, type: !9637, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9639)
!9635 = !DINamespace(name: "{impl#0}", scope: !9636)
!9636 = !DINamespace(name: "fmt", scope: !9395)
!9637 = !DISubroutineType(types: !9638)
!9638 = !{!306, !9398}
!9639 = !{!9640}
!9640 = !DILocalVariable(name: "self", arg: 1, scope: !9641, file: !5046, line: 110, type: !9398)
!9641 = !DILexicalBlockFile(scope: !9634, file: !5046, discriminator: 0)
!9642 = !DILocation(line: 110, column: 1, scope: !9641)
!9643 = !DILocation(line: 875, column: 11, scope: !9634)
!9644 = distinct !DISubprogram(name: "TRAP1", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP117hf3959eac19034482E", scope: !9635, file: !8159, line: 460, type: !9637, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9645)
!9645 = !{!9646}
!9646 = !DILocalVariable(name: "self", arg: 1, scope: !9647, file: !5046, line: 110, type: !9398)
!9647 = !DILexicalBlockFile(scope: !9644, file: !5046, discriminator: 0)
!9648 = !DILocation(line: 110, column: 1, scope: !9647)
!9649 = !DILocation(line: 875, column: 11, scope: !9644)
!9650 = distinct !DISubprogram(name: "TRAP2", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP217h10826704a4da9ca0E", scope: !9635, file: !8159, line: 460, type: !9637, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9651)
!9651 = !{!9652}
!9652 = !DILocalVariable(name: "self", arg: 1, scope: !9653, file: !5046, line: 110, type: !9398)
!9653 = !DILexicalBlockFile(scope: !9650, file: !5046, discriminator: 0)
!9654 = !DILocation(line: 110, column: 1, scope: !9653)
!9655 = !DILocation(line: 875, column: 11, scope: !9650)
!9656 = distinct !DISubprogram(name: "TRAP3", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP317h17eebbb78f93d6e4E", scope: !9635, file: !8159, line: 460, type: !9637, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9657)
!9657 = !{!9658}
!9658 = !DILocalVariable(name: "self", arg: 1, scope: !9659, file: !5046, line: 110, type: !9398)
!9659 = !DILexicalBlockFile(scope: !9656, file: !5046, discriminator: 0)
!9660 = !DILocation(line: 110, column: 1, scope: !9659)
!9661 = !DILocation(line: 875, column: 11, scope: !9656)
!9662 = distinct !DISubprogram(name: "TRAP", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4TRAP17h8ab1a35ee1b510b5E", scope: !9635, file: !8159, line: 460, type: !9637, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9663)
!9663 = !{!9664}
!9664 = !DILocalVariable(name: "self", arg: 1, scope: !9665, file: !5046, line: 110, type: !9398)
!9665 = !DILexicalBlockFile(scope: !9662, file: !5046, discriminator: 0)
!9666 = !DILocation(line: 110, column: 1, scope: !9665)
!9667 = !DILocation(line: 875, column: 11, scope: !9662)
!9668 = distinct !DISubprogram(name: "ACCESS_DETECTED", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ACCESS_DETECTED17h6237f62cf059bcabE", scope: !9635, file: !8159, line: 460, type: !9637, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9669)
!9669 = !{!9670}
!9670 = !DILocalVariable(name: "self", arg: 1, scope: !9671, file: !5046, line: 110, type: !9398)
!9671 = !DILexicalBlockFile(scope: !9668, file: !5046, discriminator: 0)
!9672 = !DILocation(line: 110, column: 1, scope: !9671)
!9673 = !DILocation(line: 875, column: 11, scope: !9668)
!9674 = distinct !DISubprogram(name: "STEP", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4STEP17hcff794d7dace4537E", scope: !9635, file: !8159, line: 460, type: !9637, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9675)
!9675 = !{!9676}
!9676 = !DILocalVariable(name: "self", arg: 1, scope: !9677, file: !5046, line: 110, type: !9398)
!9677 = !DILexicalBlockFile(scope: !9674, file: !5046, discriminator: 0)
!9678 = !DILocation(line: 110, column: 1, scope: !9677)
!9679 = !DILocation(line: 875, column: 11, scope: !9674)
!9680 = distinct !DISubprogram(name: "SWITCH", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6SWITCH17h98d0372265faaf39E", scope: !9635, file: !8159, line: 460, type: !9637, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9681)
!9681 = !{!9682}
!9682 = !DILocalVariable(name: "self", arg: 1, scope: !9683, file: !5046, line: 110, type: !9398)
!9683 = !DILexicalBlockFile(scope: !9680, file: !5046, discriminator: 0)
!9684 = !DILocation(line: 110, column: 1, scope: !9683)
!9685 = !DILocation(line: 875, column: 11, scope: !9680)
!9686 = distinct !DISubprogram(name: "RTM", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RTM17he9b2a3a74dd3b1f0E", scope: !9635, file: !8159, line: 460, type: !9637, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9687)
!9687 = !{!9688}
!9688 = !DILocalVariable(name: "self", arg: 1, scope: !9689, file: !5046, line: 110, type: !9398)
!9689 = !DILexicalBlockFile(scope: !9686, file: !5046, discriminator: 0)
!9690 = !DILocation(line: 110, column: 1, scope: !9689)
!9691 = !DILocation(line: 875, column: 11, scope: !9686)
!9692 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h39e6ed5af271e476E", scope: !9693, file: !8159, line: 434, type: !9694, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9697)
!9693 = !DINamespace(name: "{impl#58}", scope: !778)
!9694 = !DISubroutineType(types: !9695)
!9695 = !{!188, !9696, !206}
!9696 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr7Flags", baseType: !5110, size: 64, align: 64, dwarfAddressSpace: 0)
!9697 = !{!9698, !9699, !9700, !9702, !9704, !9706, !9708, !9710, !9712, !9714, !9716, !9718, !9720, !9722, !9724, !9726, !9728, !9730, !9732, !9734, !9736, !9738, !9740, !9742, !9744, !9746, !9748, !9750, !9752, !9754, !9756, !9758, !9760, !9762, !9764, !9766, !9768, !9770, !9772, !9774, !9776, !9778, !9780, !9782, !9784, !9786, !9788, !9790, !9792, !9794, !9796, !9798, !9800, !9802, !9804, !9806, !9808, !9810, !9812, !9814}
!9698 = !DILocalVariable(name: "self", arg: 1, scope: !9692, file: !8159, line: 434, type: !9696)
!9699 = !DILocalVariable(name: "f", arg: 2, scope: !9692, file: !8159, line: 434, type: !206)
!9700 = !DILocalVariable(name: "first", scope: !9701, file: !8159, line: 471, type: !306, align: 1)
!9701 = distinct !DILexicalBlock(scope: !9692, file: !8159, line: 471, column: 17)
!9702 = !DILocalVariable(name: "residual", scope: !9703, file: !8159, line: 475, type: !8174, align: 1)
!9703 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 475, column: 47)
!9704 = !DILocalVariable(name: "val", scope: !9705, file: !8159, line: 475, type: !7, align: 1)
!9705 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 475, column: 29)
!9706 = !DILocalVariable(name: "residual", scope: !9707, file: !8159, line: 478, type: !8174, align: 1)
!9707 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 478, column: 70)
!9708 = !DILocalVariable(name: "val", scope: !9709, file: !8159, line: 478, type: !7, align: 1)
!9709 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 478, column: 25)
!9710 = !DILocalVariable(name: "residual", scope: !9711, file: !8159, line: 475, type: !8174, align: 1)
!9711 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 475, column: 47)
!9712 = !DILocalVariable(name: "val", scope: !9713, file: !8159, line: 475, type: !7, align: 1)
!9713 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 475, column: 29)
!9714 = !DILocalVariable(name: "residual", scope: !9715, file: !8159, line: 478, type: !8174, align: 1)
!9715 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 478, column: 70)
!9716 = !DILocalVariable(name: "val", scope: !9717, file: !8159, line: 478, type: !7, align: 1)
!9717 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 478, column: 25)
!9718 = !DILocalVariable(name: "residual", scope: !9719, file: !8159, line: 475, type: !8174, align: 1)
!9719 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 475, column: 47)
!9720 = !DILocalVariable(name: "val", scope: !9721, file: !8159, line: 475, type: !7, align: 1)
!9721 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 475, column: 29)
!9722 = !DILocalVariable(name: "residual", scope: !9723, file: !8159, line: 478, type: !8174, align: 1)
!9723 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 478, column: 70)
!9724 = !DILocalVariable(name: "val", scope: !9725, file: !8159, line: 478, type: !7, align: 1)
!9725 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 478, column: 25)
!9726 = !DILocalVariable(name: "residual", scope: !9727, file: !8159, line: 475, type: !8174, align: 1)
!9727 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 475, column: 47)
!9728 = !DILocalVariable(name: "val", scope: !9729, file: !8159, line: 475, type: !7, align: 1)
!9729 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 475, column: 29)
!9730 = !DILocalVariable(name: "residual", scope: !9731, file: !8159, line: 478, type: !8174, align: 1)
!9731 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 478, column: 70)
!9732 = !DILocalVariable(name: "val", scope: !9733, file: !8159, line: 478, type: !7, align: 1)
!9733 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 478, column: 25)
!9734 = !DILocalVariable(name: "residual", scope: !9735, file: !8159, line: 475, type: !8174, align: 1)
!9735 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 475, column: 47)
!9736 = !DILocalVariable(name: "val", scope: !9737, file: !8159, line: 475, type: !7, align: 1)
!9737 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 475, column: 29)
!9738 = !DILocalVariable(name: "residual", scope: !9739, file: !8159, line: 478, type: !8174, align: 1)
!9739 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 478, column: 70)
!9740 = !DILocalVariable(name: "val", scope: !9741, file: !8159, line: 478, type: !7, align: 1)
!9741 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 478, column: 25)
!9742 = !DILocalVariable(name: "residual", scope: !9743, file: !8159, line: 475, type: !8174, align: 1)
!9743 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 475, column: 47)
!9744 = !DILocalVariable(name: "val", scope: !9745, file: !8159, line: 475, type: !7, align: 1)
!9745 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 475, column: 29)
!9746 = !DILocalVariable(name: "residual", scope: !9747, file: !8159, line: 478, type: !8174, align: 1)
!9747 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 478, column: 70)
!9748 = !DILocalVariable(name: "val", scope: !9749, file: !8159, line: 478, type: !7, align: 1)
!9749 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 478, column: 25)
!9750 = !DILocalVariable(name: "residual", scope: !9751, file: !8159, line: 475, type: !8174, align: 1)
!9751 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 475, column: 47)
!9752 = !DILocalVariable(name: "val", scope: !9753, file: !8159, line: 475, type: !7, align: 1)
!9753 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 475, column: 29)
!9754 = !DILocalVariable(name: "residual", scope: !9755, file: !8159, line: 478, type: !8174, align: 1)
!9755 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 478, column: 70)
!9756 = !DILocalVariable(name: "val", scope: !9757, file: !8159, line: 478, type: !7, align: 1)
!9757 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 478, column: 25)
!9758 = !DILocalVariable(name: "residual", scope: !9759, file: !8159, line: 475, type: !8174, align: 1)
!9759 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 475, column: 47)
!9760 = !DILocalVariable(name: "val", scope: !9761, file: !8159, line: 475, type: !7, align: 1)
!9761 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 475, column: 29)
!9762 = !DILocalVariable(name: "residual", scope: !9763, file: !8159, line: 478, type: !8174, align: 1)
!9763 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 478, column: 70)
!9764 = !DILocalVariable(name: "val", scope: !9765, file: !8159, line: 478, type: !7, align: 1)
!9765 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 478, column: 25)
!9766 = !DILocalVariable(name: "residual", scope: !9767, file: !8159, line: 475, type: !8174, align: 1)
!9767 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 475, column: 47)
!9768 = !DILocalVariable(name: "val", scope: !9769, file: !8159, line: 475, type: !7, align: 1)
!9769 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 475, column: 29)
!9770 = !DILocalVariable(name: "residual", scope: !9771, file: !8159, line: 478, type: !8174, align: 1)
!9771 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 478, column: 70)
!9772 = !DILocalVariable(name: "val", scope: !9773, file: !8159, line: 478, type: !7, align: 1)
!9773 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 478, column: 25)
!9774 = !DILocalVariable(name: "residual", scope: !9775, file: !8159, line: 475, type: !8174, align: 1)
!9775 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 475, column: 47)
!9776 = !DILocalVariable(name: "val", scope: !9777, file: !8159, line: 475, type: !7, align: 1)
!9777 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 475, column: 29)
!9778 = !DILocalVariable(name: "residual", scope: !9779, file: !8159, line: 478, type: !8174, align: 1)
!9779 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 478, column: 70)
!9780 = !DILocalVariable(name: "val", scope: !9781, file: !8159, line: 478, type: !7, align: 1)
!9781 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 478, column: 25)
!9782 = !DILocalVariable(name: "residual", scope: !9783, file: !8159, line: 475, type: !8174, align: 1)
!9783 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 475, column: 47)
!9784 = !DILocalVariable(name: "val", scope: !9785, file: !8159, line: 475, type: !7, align: 1)
!9785 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 475, column: 29)
!9786 = !DILocalVariable(name: "residual", scope: !9787, file: !8159, line: 478, type: !8174, align: 1)
!9787 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 478, column: 70)
!9788 = !DILocalVariable(name: "val", scope: !9789, file: !8159, line: 478, type: !7, align: 1)
!9789 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 478, column: 25)
!9790 = !DILocalVariable(name: "residual", scope: !9791, file: !8159, line: 475, type: !8174, align: 1)
!9791 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 475, column: 47)
!9792 = !DILocalVariable(name: "val", scope: !9793, file: !8159, line: 475, type: !7, align: 1)
!9793 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 475, column: 29)
!9794 = !DILocalVariable(name: "residual", scope: !9795, file: !8159, line: 478, type: !8174, align: 1)
!9795 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 478, column: 70)
!9796 = !DILocalVariable(name: "val", scope: !9797, file: !8159, line: 478, type: !7, align: 1)
!9797 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 478, column: 25)
!9798 = !DILocalVariable(name: "extra_bits", scope: !9799, file: !8159, line: 481, type: !18, align: 8)
!9799 = distinct !DILexicalBlock(scope: !9701, file: !8159, line: 481, column: 17)
!9800 = !DILocalVariable(name: "residual", scope: !9801, file: !8159, line: 484, type: !8174, align: 1)
!9801 = distinct !DILexicalBlock(scope: !9799, file: !8159, line: 484, column: 43)
!9802 = !DILocalVariable(name: "val", scope: !9803, file: !8159, line: 484, type: !7, align: 1)
!9803 = distinct !DILexicalBlock(scope: !9799, file: !8159, line: 484, column: 25)
!9804 = !DILocalVariable(name: "residual", scope: !9805, file: !8159, line: 487, type: !8174, align: 1)
!9805 = distinct !DILexicalBlock(scope: !9799, file: !8159, line: 487, column: 38)
!9806 = !DILocalVariable(name: "val", scope: !9807, file: !8159, line: 487, type: !7, align: 1)
!9807 = distinct !DILexicalBlock(scope: !9799, file: !8159, line: 487, column: 21)
!9808 = !DILocalVariable(name: "residual", scope: !9809, file: !8159, line: 488, type: !8174, align: 1)
!9809 = distinct !DILexicalBlock(scope: !9799, file: !8159, line: 488, column: 70)
!9810 = !DILocalVariable(name: "val", scope: !9811, file: !8159, line: 488, type: !7, align: 1)
!9811 = distinct !DILexicalBlock(scope: !9799, file: !8159, line: 488, column: 21)
!9812 = !DILocalVariable(name: "residual", scope: !9813, file: !8159, line: 491, type: !8174, align: 1)
!9813 = distinct !DILexicalBlock(scope: !9799, file: !8159, line: 491, column: 43)
!9814 = !DILocalVariable(name: "val", scope: !9815, file: !8159, line: 491, type: !7, align: 1)
!9815 = distinct !DILexicalBlock(scope: !9799, file: !8159, line: 491, column: 21)
!9816 = !DILocation(line: 475, column: 47, scope: !9703)
!9817 = !DILocation(line: 475, column: 29, scope: !9705)
!9818 = !DILocation(line: 478, column: 70, scope: !9707)
!9819 = !DILocation(line: 478, column: 25, scope: !9709)
!9820 = !DILocation(line: 475, column: 47, scope: !9711)
!9821 = !DILocation(line: 475, column: 29, scope: !9713)
!9822 = !DILocation(line: 478, column: 70, scope: !9715)
!9823 = !DILocation(line: 478, column: 25, scope: !9717)
!9824 = !DILocation(line: 475, column: 47, scope: !9719)
!9825 = !DILocation(line: 475, column: 29, scope: !9721)
!9826 = !DILocation(line: 478, column: 70, scope: !9723)
!9827 = !DILocation(line: 478, column: 25, scope: !9725)
!9828 = !DILocation(line: 475, column: 47, scope: !9727)
!9829 = !DILocation(line: 475, column: 29, scope: !9729)
!9830 = !DILocation(line: 478, column: 70, scope: !9731)
!9831 = !DILocation(line: 478, column: 25, scope: !9733)
!9832 = !DILocation(line: 475, column: 47, scope: !9735)
!9833 = !DILocation(line: 475, column: 29, scope: !9737)
!9834 = !DILocation(line: 478, column: 70, scope: !9739)
!9835 = !DILocation(line: 478, column: 25, scope: !9741)
!9836 = !DILocation(line: 475, column: 47, scope: !9743)
!9837 = !DILocation(line: 475, column: 29, scope: !9745)
!9838 = !DILocation(line: 478, column: 70, scope: !9747)
!9839 = !DILocation(line: 478, column: 25, scope: !9749)
!9840 = !DILocation(line: 475, column: 47, scope: !9751)
!9841 = !DILocation(line: 475, column: 29, scope: !9753)
!9842 = !DILocation(line: 478, column: 70, scope: !9755)
!9843 = !DILocation(line: 478, column: 25, scope: !9757)
!9844 = !DILocation(line: 475, column: 47, scope: !9759)
!9845 = !DILocation(line: 475, column: 29, scope: !9761)
!9846 = !DILocation(line: 478, column: 70, scope: !9763)
!9847 = !DILocation(line: 478, column: 25, scope: !9765)
!9848 = !DILocation(line: 475, column: 47, scope: !9767)
!9849 = !DILocation(line: 475, column: 29, scope: !9769)
!9850 = !DILocation(line: 478, column: 70, scope: !9771)
!9851 = !DILocation(line: 478, column: 25, scope: !9773)
!9852 = !DILocation(line: 475, column: 47, scope: !9775)
!9853 = !DILocation(line: 475, column: 29, scope: !9777)
!9854 = !DILocation(line: 478, column: 70, scope: !9779)
!9855 = !DILocation(line: 478, column: 25, scope: !9781)
!9856 = !DILocation(line: 475, column: 47, scope: !9783)
!9857 = !DILocation(line: 475, column: 29, scope: !9785)
!9858 = !DILocation(line: 478, column: 70, scope: !9787)
!9859 = !DILocation(line: 478, column: 25, scope: !9789)
!9860 = !DILocation(line: 475, column: 47, scope: !9791)
!9861 = !DILocation(line: 475, column: 29, scope: !9793)
!9862 = !DILocation(line: 478, column: 70, scope: !9795)
!9863 = !DILocation(line: 478, column: 25, scope: !9797)
!9864 = !DILocation(line: 484, column: 43, scope: !9801)
!9865 = !DILocation(line: 484, column: 25, scope: !9803)
!9866 = !DILocation(line: 487, column: 38, scope: !9805)
!9867 = !DILocation(line: 487, column: 21, scope: !9807)
!9868 = !DILocation(line: 488, column: 70, scope: !9809)
!9869 = !DILocation(line: 488, column: 21, scope: !9811)
!9870 = !DILocation(line: 491, column: 43, scope: !9813)
!9871 = !DILocation(line: 491, column: 21, scope: !9815)
!9872 = !DILocation(line: 434, column: 20, scope: !9692)
!9873 = !DILocation(line: 434, column: 27, scope: !9692)
!9874 = !DILocation(line: 471, column: 21, scope: !9701)
!9875 = !DILocation(line: 481, column: 21, scope: !9799)
!9876 = !DILocation(line: 471, column: 33, scope: !9692)
!9877 = !DILocation(line: 473, column: 46, scope: !9701)
!9878 = !DILocation(line: 474, column: 29, scope: !9701)
!9879 = !DILocation(line: 474, column: 28, scope: !9701)
!9880 = !DILocation(line: 477, column: 25, scope: !9701)
!9881 = !DILocation(line: 478, column: 25, scope: !9701)
!9882 = !DILocation(line: 475, column: 29, scope: !9701)
!9883 = !DILocation(line: 475, column: 29, scope: !9703)
!9884 = !DILocation(line: 494, column: 14, scope: !9692)
!9885 = !DILocation(line: 478, column: 25, scope: !9707)
!9886 = !DILocation(line: 475, column: 29, scope: !9711)
!9887 = !DILocation(line: 478, column: 25, scope: !9715)
!9888 = !DILocation(line: 475, column: 29, scope: !9719)
!9889 = !DILocation(line: 478, column: 25, scope: !9723)
!9890 = !DILocation(line: 475, column: 29, scope: !9727)
!9891 = !DILocation(line: 478, column: 25, scope: !9731)
!9892 = !DILocation(line: 475, column: 29, scope: !9735)
!9893 = !DILocation(line: 478, column: 25, scope: !9739)
!9894 = !DILocation(line: 475, column: 29, scope: !9743)
!9895 = !DILocation(line: 478, column: 25, scope: !9747)
!9896 = !DILocation(line: 475, column: 29, scope: !9751)
!9897 = !DILocation(line: 478, column: 25, scope: !9755)
!9898 = !DILocation(line: 475, column: 29, scope: !9759)
!9899 = !DILocation(line: 478, column: 25, scope: !9763)
!9900 = !DILocation(line: 475, column: 29, scope: !9767)
!9901 = !DILocation(line: 478, column: 25, scope: !9771)
!9902 = !DILocation(line: 475, column: 29, scope: !9775)
!9903 = !DILocation(line: 478, column: 25, scope: !9779)
!9904 = !DILocation(line: 475, column: 29, scope: !9783)
!9905 = !DILocation(line: 478, column: 25, scope: !9787)
!9906 = !DILocation(line: 481, column: 34, scope: !9701)
!9907 = !DILocation(line: 481, column: 47, scope: !9701)
!9908 = !DILocation(line: 481, column: 46, scope: !9701)
!9909 = !DILocation(line: 482, column: 20, scope: !9799)
!9910 = !DILocation(line: 475, column: 29, scope: !9791)
!9911 = !DILocation(line: 478, column: 25, scope: !9795)
!9912 = !DILocation(line: 490, column: 20, scope: !9799)
!9913 = !DILocation(line: 483, column: 25, scope: !9799)
!9914 = !DILocation(line: 483, column: 24, scope: !9799)
!9915 = !DILocation(line: 486, column: 21, scope: !9799)
!9916 = !DILocation(line: 487, column: 21, scope: !9799)
!9917 = !DILocation(line: 484, column: 25, scope: !9799)
!9918 = !DILocation(line: 484, column: 25, scope: !9801)
!9919 = !DILocation(line: 488, column: 21, scope: !9799)
!9920 = !DILocation(line: 487, column: 21, scope: !9805)
!9921 = !DILocation(line: 488, column: 21, scope: !9809)
!9922 = !DILocation(line: 493, column: 17, scope: !9799)
!9923 = !DILocation(line: 491, column: 21, scope: !9799)
!9924 = !DILocation(line: 491, column: 21, scope: !9813)
!9925 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hab672da3b78dad21E", scope: !9926, file: !8159, line: 497, type: !9694, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9927)
!9926 = !DINamespace(name: "{impl#59}", scope: !778)
!9927 = !{!9928, !9929}
!9928 = !DILocalVariable(name: "self", arg: 1, scope: !9925, file: !8159, line: 497, type: !9696)
!9929 = !DILocalVariable(name: "f", arg: 2, scope: !9925, file: !8159, line: 497, type: !206)
!9930 = !DILocation(line: 497, column: 20, scope: !9925)
!9931 = !DILocation(line: 497, column: 27, scope: !9925)
!9932 = !DILocation(line: 498, column: 17, scope: !9925)
!9933 = !DILocation(line: 499, column: 14, scope: !9925)
!9934 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h8bad57b4b5fcaf89E", scope: !9935, file: !8159, line: 502, type: !9694, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9936)
!9935 = !DINamespace(name: "{impl#60}", scope: !778)
!9936 = !{!9937, !9938}
!9937 = !DILocalVariable(name: "self", arg: 1, scope: !9934, file: !8159, line: 502, type: !9696)
!9938 = !DILocalVariable(name: "f", arg: 2, scope: !9934, file: !8159, line: 502, type: !206)
!9939 = !DILocation(line: 502, column: 20, scope: !9934)
!9940 = !DILocation(line: 502, column: 27, scope: !9934)
!9941 = !DILocation(line: 503, column: 17, scope: !9934)
!9942 = !DILocation(line: 504, column: 14, scope: !9934)
!9943 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h0f957d2eb5847f21E", scope: !9944, file: !8159, line: 507, type: !9694, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9945)
!9944 = !DINamespace(name: "{impl#61}", scope: !778)
!9945 = !{!9946, !9947}
!9946 = !DILocalVariable(name: "self", arg: 1, scope: !9943, file: !8159, line: 507, type: !9696)
!9947 = !DILocalVariable(name: "f", arg: 2, scope: !9943, file: !8159, line: 507, type: !206)
!9948 = !DILocation(line: 507, column: 20, scope: !9943)
!9949 = !DILocation(line: 507, column: 27, scope: !9943)
!9950 = !DILocation(line: 508, column: 17, scope: !9943)
!9951 = !DILocation(line: 509, column: 14, scope: !9943)
!9952 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hc98cf93bf4004655E", scope: !9953, file: !8159, line: 512, type: !9694, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9954)
!9953 = !DINamespace(name: "{impl#62}", scope: !778)
!9954 = !{!9955, !9956}
!9955 = !DILocalVariable(name: "self", arg: 1, scope: !9952, file: !8159, line: 512, type: !9696)
!9956 = !DILocalVariable(name: "f", arg: 2, scope: !9952, file: !8159, line: 512, type: !206)
!9957 = !DILocation(line: 512, column: 20, scope: !9952)
!9958 = !DILocation(line: 512, column: 27, scope: !9952)
!9959 = !DILocation(line: 513, column: 17, scope: !9952)
!9960 = !DILocation(line: 514, column: 14, scope: !9952)
!9961 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5debug8Dr7Flags3all17had1ac5d7f38630f3E", scope: !5110, file: !8159, line: 532, type: !9962, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !19)
!9962 = !DISubroutineType(types: !9963)
!9963 = !{!5110}
!9964 = !DILocation(line: 533, column: 17, scope: !9961)
!9965 = !DILocation(line: 541, column: 14, scope: !9961)
!9966 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5debug8Dr7Flags4bits17h0db2ed16cd514237E", scope: !5110, file: !8159, line: 545, type: !9967, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9969)
!9967 = !DISubroutineType(types: !9968)
!9968 = !{!18, !9696}
!9969 = !{!9970}
!9970 = !DILocalVariable(name: "self", arg: 1, scope: !9966, file: !8159, line: 545, type: !9696)
!9971 = !DILocation(line: 545, column: 31, scope: !9966)
!9972 = !DILocation(line: 546, column: 17, scope: !9966)
!9973 = !DILocation(line: 547, column: 14, scope: !9966)
!9974 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_0_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_0_ENABLE17hf7105171f76809d9E", scope: !9975, file: !8159, line: 460, type: !9977, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9979)
!9975 = !DINamespace(name: "{impl#0}", scope: !9976)
!9976 = !DINamespace(name: "fmt", scope: !9693)
!9977 = !DISubroutineType(types: !9978)
!9978 = !{!306, !9696}
!9979 = !{!9980}
!9980 = !DILocalVariable(name: "self", arg: 1, scope: !9981, file: !5046, line: 163, type: !9696)
!9981 = !DILexicalBlockFile(scope: !9974, file: !5046, discriminator: 0)
!9982 = !DILocation(line: 163, column: 1, scope: !9981)
!9983 = !DILocation(line: 875, column: 11, scope: !9974)
!9984 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_1_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_1_ENABLE17hac34525623c0046eE", scope: !9975, file: !8159, line: 460, type: !9977, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9985)
!9985 = !{!9986}
!9986 = !DILocalVariable(name: "self", arg: 1, scope: !9987, file: !5046, line: 163, type: !9696)
!9987 = !DILexicalBlockFile(scope: !9984, file: !5046, discriminator: 0)
!9988 = !DILocation(line: 163, column: 1, scope: !9987)
!9989 = !DILocation(line: 875, column: 11, scope: !9984)
!9990 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_2_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_2_ENABLE17hc19994711e90fbb1E", scope: !9975, file: !8159, line: 460, type: !9977, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9991)
!9991 = !{!9992}
!9992 = !DILocalVariable(name: "self", arg: 1, scope: !9993, file: !5046, line: 163, type: !9696)
!9993 = !DILexicalBlockFile(scope: !9990, file: !5046, discriminator: 0)
!9994 = !DILocation(line: 163, column: 1, scope: !9993)
!9995 = !DILocation(line: 875, column: 11, scope: !9990)
!9996 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_3_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_3_ENABLE17ha1741a76c65156fcE", scope: !9975, file: !8159, line: 460, type: !9977, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !9997)
!9997 = !{!9998}
!9998 = !DILocalVariable(name: "self", arg: 1, scope: !9999, file: !5046, line: 163, type: !9696)
!9999 = !DILexicalBlockFile(scope: !9996, file: !5046, discriminator: 0)
!10000 = !DILocation(line: 163, column: 1, scope: !9999)
!10001 = !DILocation(line: 875, column: 11, scope: !9996)
!10002 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_0_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_0_ENABLE17h33bfe28123188980E", scope: !9975, file: !8159, line: 460, type: !9977, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10003)
!10003 = !{!10004}
!10004 = !DILocalVariable(name: "self", arg: 1, scope: !10005, file: !5046, line: 163, type: !9696)
!10005 = !DILexicalBlockFile(scope: !10002, file: !5046, discriminator: 0)
!10006 = !DILocation(line: 163, column: 1, scope: !10005)
!10007 = !DILocation(line: 875, column: 11, scope: !10002)
!10008 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_1_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_1_ENABLE17haba3d55b08f500fbE", scope: !9975, file: !8159, line: 460, type: !9977, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10009)
!10009 = !{!10010}
!10010 = !DILocalVariable(name: "self", arg: 1, scope: !10011, file: !5046, line: 163, type: !9696)
!10011 = !DILexicalBlockFile(scope: !10008, file: !5046, discriminator: 0)
!10012 = !DILocation(line: 163, column: 1, scope: !10011)
!10013 = !DILocation(line: 875, column: 11, scope: !10008)
!10014 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_2_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_2_ENABLE17h9741408792445c3eE", scope: !9975, file: !8159, line: 460, type: !9977, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10015)
!10015 = !{!10016}
!10016 = !DILocalVariable(name: "self", arg: 1, scope: !10017, file: !5046, line: 163, type: !9696)
!10017 = !DILexicalBlockFile(scope: !10014, file: !5046, discriminator: 0)
!10018 = !DILocation(line: 163, column: 1, scope: !10017)
!10019 = !DILocation(line: 875, column: 11, scope: !10014)
!10020 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_3_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_3_ENABLE17h407e06976133f610E", scope: !9975, file: !8159, line: 460, type: !9977, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10021)
!10021 = !{!10022}
!10022 = !DILocalVariable(name: "self", arg: 1, scope: !10023, file: !5046, line: 163, type: !9696)
!10023 = !DILexicalBlockFile(scope: !10020, file: !5046, discriminator: 0)
!10024 = !DILocation(line: 163, column: 1, scope: !10023)
!10025 = !DILocation(line: 875, column: 11, scope: !10020)
!10026 = distinct !DISubprogram(name: "LOCAL_EXACT_BREAKPOINT_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29LOCAL_EXACT_BREAKPOINT_ENABLE17h66ed423862d3ce4dE", scope: !9975, file: !8159, line: 460, type: !9977, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10027)
!10027 = !{!10028}
!10028 = !DILocalVariable(name: "self", arg: 1, scope: !10029, file: !5046, line: 163, type: !9696)
!10029 = !DILexicalBlockFile(scope: !10026, file: !5046, discriminator: 0)
!10030 = !DILocation(line: 163, column: 1, scope: !10029)
!10031 = !DILocation(line: 875, column: 11, scope: !10026)
!10032 = distinct !DISubprogram(name: "GLOBAL_EXACT_BREAKPOINT_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30GLOBAL_EXACT_BREAKPOINT_ENABLE17h1a59325e9fa0f63eE", scope: !9975, file: !8159, line: 460, type: !9977, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10033)
!10033 = !{!10034}
!10034 = !DILocalVariable(name: "self", arg: 1, scope: !10035, file: !5046, line: 163, type: !9696)
!10035 = !DILexicalBlockFile(scope: !10032, file: !5046, discriminator: 0)
!10036 = !DILocation(line: 163, column: 1, scope: !10035)
!10037 = !DILocation(line: 875, column: 11, scope: !10032)
!10038 = distinct !DISubprogram(name: "RESTRICTED_TRANSACTIONAL_MEMORY", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$31RESTRICTED_TRANSACTIONAL_MEMORY17h8d5c61fcd244defdE", scope: !9975, file: !8159, line: 460, type: !9977, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10039)
!10039 = !{!10040}
!10040 = !DILocalVariable(name: "self", arg: 1, scope: !10041, file: !5046, line: 163, type: !9696)
!10041 = !DILexicalBlockFile(scope: !10038, file: !5046, discriminator: 0)
!10042 = !DILocation(line: 163, column: 1, scope: !10041)
!10043 = !DILocation(line: 875, column: 11, scope: !10038)
!10044 = distinct !DISubprogram(name: "GENERAL_DETECT_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21GENERAL_DETECT_ENABLE17hb7ecaf284631592aE", scope: !9975, file: !8159, line: 460, type: !9977, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10045)
!10045 = !{!10046}
!10046 = !DILocalVariable(name: "self", arg: 1, scope: !10047, file: !5046, line: 163, type: !9696)
!10047 = !DILexicalBlockFile(scope: !10044, file: !5046, discriminator: 0)
!10048 = !DILocation(line: 163, column: 1, scope: !10047)
!10049 = !DILocation(line: 875, column: 11, scope: !10044)
!10050 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN82_$LT$x86_64..registers..debug..BreakpointCondition$u20$as$u20$core..fmt..Debug$GT$3fmt17h4ae6b06b0394dde1E", scope: !10051, file: !5046, line: 236, type: !10052, scopeLine: 236, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10055)
!10051 = !DINamespace(name: "{impl#77}", scope: !778)
!10052 = !DISubroutineType(types: !10053)
!10053 = !{!188, !10054, !206}
!10054 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::BreakpointCondition", baseType: !785, size: 64, align: 64, dwarfAddressSpace: 0)
!10055 = !{!10056, !10057}
!10056 = !DILocalVariable(name: "self", arg: 1, scope: !10050, file: !5046, line: 236, type: !10054)
!10057 = !DILocalVariable(name: "f", arg: 2, scope: !10050, file: !5046, line: 236, type: !206)
!10058 = !DILocation(line: 236, column: 23, scope: !10050)
!10059 = !DILocation(line: 236, column: 27, scope: !10050)
!10060 = !DILocation(line: 236, column: 28, scope: !10050)
!10061 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..registers..debug..BreakpointSize$u20$as$u20$core..fmt..Debug$GT$3fmt17hb34148eb1c9bf178E", scope: !10062, file: !5046, line: 271, type: !10063, scopeLine: 271, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10066)
!10062 = !DINamespace(name: "{impl#84}", scope: !778)
!10063 = !DISubroutineType(types: !10064)
!10064 = !{!188, !10065, !206}
!10065 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::BreakpointSize", baseType: !777, size: 64, align: 64, dwarfAddressSpace: 0)
!10066 = !{!10067, !10068}
!10067 = !DILocalVariable(name: "self", arg: 1, scope: !10061, file: !5046, line: 271, type: !10065)
!10068 = !DILocalVariable(name: "f", arg: 2, scope: !10061, file: !5046, line: 271, type: !206)
!10069 = !DILocation(line: 271, column: 23, scope: !10061)
!10070 = !DILocation(line: 271, column: 27, scope: !10061)
!10071 = !DILocation(line: 271, column: 28, scope: !10061)
!10072 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..fmt..Debug$GT$3fmt17h02d6251e656ac794E", scope: !10073, file: !5046, line: 319, type: !10074, scopeLine: 319, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10076)
!10073 = !DINamespace(name: "{impl#91}", scope: !778)
!10074 = !DISubroutineType(types: !10075)
!10075 = !{!188, !5267, !206}
!10076 = !{!10077, !10078}
!10077 = !DILocalVariable(name: "self", arg: 1, scope: !10072, file: !5046, line: 319, type: !5267)
!10078 = !DILocalVariable(name: "f", arg: 2, scope: !10072, file: !5046, line: 319, type: !206)
!10079 = !DILocation(line: 319, column: 23, scope: !10072)
!10080 = !DILocation(line: 322, column: 5, scope: !10072)
!10081 = !DILocation(line: 319, column: 28, scope: !10072)
!10082 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr7$u20$as$u20$core..fmt..Debug$GT$3fmt17hb579e83ba38a2efaE", scope: !10083, file: !5046, line: 434, type: !10084, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10088)
!10083 = !DINamespace(name: "{impl#96}", scope: !778)
!10084 = !DISubroutineType(types: !10085)
!10085 = !{!188, !10086, !206}
!10086 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr7", baseType: !10087, size: 64, align: 64, dwarfAddressSpace: 0)
!10087 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr7", scope: !778, file: !2, align: 8, elements: !19, identifier: "8b127688fef0b5bf36b7647de1d41adf")
!10088 = !{!10089, !10090}
!10089 = !DILocalVariable(name: "self", arg: 1, scope: !10082, file: !5046, line: 434, type: !10086)
!10090 = !DILocalVariable(name: "f", arg: 2, scope: !10082, file: !5046, line: 434, type: !206)
!10091 = !DILocation(line: 434, column: 10, scope: !10082)
!10092 = !DILocation(line: 434, column: 15, scope: !10082)
!10093 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN75_$LT$x86_64..registers..model_specific..Msr$u20$as$u20$core..fmt..Debug$GT$3fmt17h74386775cac5139cE", scope: !10095, file: !10094, line: 9, type: !10097, scopeLine: 9, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10103)
!10094 = !DIFile(filename: "src/registers/model_specific.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "8ba587ca82f8fefa8401d3fd1ed061d6")
!10095 = !DINamespace(name: "{impl#10}", scope: !10096)
!10096 = !DINamespace(name: "model_specific", scope: !779)
!10097 = !DISubroutineType(types: !10098)
!10098 = !{!188, !10099, !206}
!10099 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::Msr", baseType: !10100, size: 64, align: 64, dwarfAddressSpace: 0)
!10100 = !DICompositeType(tag: DW_TAG_structure_type, name: "Msr", scope: !10096, file: !2, size: 32, align: 32, elements: !10101, templateParams: !19, identifier: "b5359e8cd32578c7258f24d9e7ee6e67")
!10101 = !{!10102}
!10102 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !10100, file: !2, baseType: !51, size: 32, align: 32)
!10103 = !{!10104, !10105}
!10104 = !DILocalVariable(name: "self", arg: 1, scope: !10093, file: !10094, line: 9, type: !10099)
!10105 = !DILocalVariable(name: "f", arg: 2, scope: !10093, file: !10094, line: 9, type: !206)
!10106 = !DILocation(line: 9, column: 10, scope: !10093)
!10107 = !DILocation(line: 10, column: 16, scope: !10093)
!10108 = !DILocation(line: 9, column: 15, scope: !10093)
!10109 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..Efer$u20$as$u20$core..fmt..Debug$GT$3fmt17hb56d4261492a19d3E", scope: !10110, file: !10094, line: 21, type: !10111, scopeLine: 21, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10115)
!10110 = !DINamespace(name: "{impl#11}", scope: !10096)
!10111 = !DISubroutineType(types: !10112)
!10112 = !{!188, !10113, !206}
!10113 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::Efer", baseType: !10114, size: 64, align: 64, dwarfAddressSpace: 0)
!10114 = !DICompositeType(tag: DW_TAG_structure_type, name: "Efer", scope: !10096, file: !2, align: 8, elements: !19, identifier: "a8bc48259cc2141fca82fa6af7b345d")
!10115 = !{!10116, !10117}
!10116 = !DILocalVariable(name: "self", arg: 1, scope: !10109, file: !10094, line: 21, type: !10113)
!10117 = !DILocalVariable(name: "f", arg: 2, scope: !10109, file: !10094, line: 21, type: !206)
!10118 = !DILocation(line: 21, column: 10, scope: !10109)
!10119 = !DILocation(line: 21, column: 15, scope: !10109)
!10120 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..model_specific..FsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17h360c6953d829de17E", scope: !10121, file: !10094, line: 25, type: !10122, scopeLine: 25, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10126)
!10121 = !DINamespace(name: "{impl#12}", scope: !10096)
!10122 = !DISubroutineType(types: !10123)
!10123 = !{!188, !10124, !206}
!10124 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::FsBase", baseType: !10125, size: 64, align: 64, dwarfAddressSpace: 0)
!10125 = !DICompositeType(tag: DW_TAG_structure_type, name: "FsBase", scope: !10096, file: !2, align: 8, elements: !19, identifier: "92cab3186604441f9ad1fac25d9922f3")
!10126 = !{!10127, !10128}
!10127 = !DILocalVariable(name: "self", arg: 1, scope: !10120, file: !10094, line: 25, type: !10124)
!10128 = !DILocalVariable(name: "f", arg: 2, scope: !10120, file: !10094, line: 25, type: !206)
!10129 = !DILocation(line: 25, column: 10, scope: !10120)
!10130 = !DILocation(line: 25, column: 15, scope: !10120)
!10131 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..model_specific..GsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17hd250f8b14e6734bdE", scope: !10132, file: !10094, line: 34, type: !10133, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10137)
!10132 = !DINamespace(name: "{impl#13}", scope: !10096)
!10133 = !DISubroutineType(types: !10134)
!10134 = !{!188, !10135, !206}
!10135 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::GsBase", baseType: !10136, size: 64, align: 64, dwarfAddressSpace: 0)
!10136 = !DICompositeType(tag: DW_TAG_structure_type, name: "GsBase", scope: !10096, file: !2, align: 8, elements: !19, identifier: "5dc1f17b5b66e3e439c0eafaecb3aad")
!10137 = !{!10138, !10139}
!10138 = !DILocalVariable(name: "self", arg: 1, scope: !10131, file: !10094, line: 34, type: !10135)
!10139 = !DILocalVariable(name: "f", arg: 2, scope: !10131, file: !10094, line: 34, type: !206)
!10140 = !DILocation(line: 34, column: 10, scope: !10131)
!10141 = !DILocation(line: 34, column: 15, scope: !10131)
!10142 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..registers..model_specific..KernelGsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17hc506c5212481963bE", scope: !10143, file: !10094, line: 43, type: !10144, scopeLine: 43, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10148)
!10143 = !DINamespace(name: "{impl#14}", scope: !10096)
!10144 = !DISubroutineType(types: !10145)
!10145 = !{!188, !10146, !206}
!10146 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::KernelGsBase", baseType: !10147, size: 64, align: 64, dwarfAddressSpace: 0)
!10147 = !DICompositeType(tag: DW_TAG_structure_type, name: "KernelGsBase", scope: !10096, file: !2, align: 8, elements: !19, identifier: "fda5779694451bfea9d121a8d36d1ac4")
!10148 = !{!10149, !10150}
!10149 = !DILocalVariable(name: "self", arg: 1, scope: !10142, file: !10094, line: 43, type: !10146)
!10150 = !DILocalVariable(name: "f", arg: 2, scope: !10142, file: !10094, line: 43, type: !206)
!10151 = !DILocation(line: 43, column: 10, scope: !10142)
!10152 = !DILocation(line: 43, column: 15, scope: !10142)
!10153 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..Star$u20$as$u20$core..fmt..Debug$GT$3fmt17hf7129e79d019ff72E", scope: !10154, file: !10094, line: 47, type: !10155, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10159)
!10154 = !DINamespace(name: "{impl#15}", scope: !10096)
!10155 = !DISubroutineType(types: !10156)
!10156 = !{!188, !10157, !206}
!10157 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::Star", baseType: !10158, size: 64, align: 64, dwarfAddressSpace: 0)
!10158 = !DICompositeType(tag: DW_TAG_structure_type, name: "Star", scope: !10096, file: !2, align: 8, elements: !19, identifier: "8ccb667db8af74ccb5e95c9f57492c83")
!10159 = !{!10160, !10161}
!10160 = !DILocalVariable(name: "self", arg: 1, scope: !10153, file: !10094, line: 47, type: !10157)
!10161 = !DILocalVariable(name: "f", arg: 2, scope: !10153, file: !10094, line: 47, type: !206)
!10162 = !DILocation(line: 47, column: 10, scope: !10153)
!10163 = !DILocation(line: 47, column: 15, scope: !10153)
!10164 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..registers..model_specific..LStar$u20$as$u20$core..fmt..Debug$GT$3fmt17hef1bc3c5f009157bE", scope: !10165, file: !10094, line: 51, type: !10166, scopeLine: 51, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10170)
!10165 = !DINamespace(name: "{impl#16}", scope: !10096)
!10166 = !DISubroutineType(types: !10167)
!10167 = !{!188, !10168, !206}
!10168 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::LStar", baseType: !10169, size: 64, align: 64, dwarfAddressSpace: 0)
!10169 = !DICompositeType(tag: DW_TAG_structure_type, name: "LStar", scope: !10096, file: !2, align: 8, elements: !19, identifier: "5e482fb7b1d78d2a9e92413449ac283d")
!10170 = !{!10171, !10172}
!10171 = !DILocalVariable(name: "self", arg: 1, scope: !10164, file: !10094, line: 51, type: !10168)
!10172 = !DILocalVariable(name: "f", arg: 2, scope: !10164, file: !10094, line: 51, type: !206)
!10173 = !DILocation(line: 51, column: 10, scope: !10164)
!10174 = !DILocation(line: 51, column: 15, scope: !10164)
!10175 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..model_specific..SFMask$u20$as$u20$core..fmt..Debug$GT$3fmt17hb7eaadbd2ca81783E", scope: !10176, file: !10094, line: 55, type: !10177, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10181)
!10176 = !DINamespace(name: "{impl#17}", scope: !10096)
!10177 = !DISubroutineType(types: !10178)
!10178 = !{!188, !10179, !206}
!10179 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::SFMask", baseType: !10180, size: 64, align: 64, dwarfAddressSpace: 0)
!10180 = !DICompositeType(tag: DW_TAG_structure_type, name: "SFMask", scope: !10096, file: !2, align: 8, elements: !19, identifier: "975c4e835465ddcc5c3b7d1ab28fb6cf")
!10181 = !{!10182, !10183}
!10182 = !DILocalVariable(name: "self", arg: 1, scope: !10175, file: !10094, line: 55, type: !10179)
!10183 = !DILocalVariable(name: "f", arg: 2, scope: !10175, file: !10094, line: 55, type: !206)
!10184 = !DILocation(line: 55, column: 10, scope: !10175)
!10185 = !DILocation(line: 55, column: 15, scope: !10175)
!10186 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..UCet$u20$as$u20$core..fmt..Debug$GT$3fmt17h99a82ee611642ce0E", scope: !10187, file: !10094, line: 59, type: !10188, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10192)
!10187 = !DINamespace(name: "{impl#18}", scope: !10096)
!10188 = !DISubroutineType(types: !10189)
!10189 = !{!188, !10190, !206}
!10190 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::UCet", baseType: !10191, size: 64, align: 64, dwarfAddressSpace: 0)
!10191 = !DICompositeType(tag: DW_TAG_structure_type, name: "UCet", scope: !10096, file: !2, align: 8, elements: !19, identifier: "235de29585398582c8edc7252837f016")
!10192 = !{!10193, !10194}
!10193 = !DILocalVariable(name: "self", arg: 1, scope: !10186, file: !10094, line: 59, type: !10190)
!10194 = !DILocalVariable(name: "f", arg: 2, scope: !10186, file: !10094, line: 59, type: !206)
!10195 = !DILocation(line: 59, column: 10, scope: !10186)
!10196 = !DILocation(line: 59, column: 15, scope: !10186)
!10197 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..SCet$u20$as$u20$core..fmt..Debug$GT$3fmt17hd6c35881937a6ec4E", scope: !10198, file: !10094, line: 63, type: !10199, scopeLine: 63, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10203)
!10198 = !DINamespace(name: "{impl#19}", scope: !10096)
!10199 = !DISubroutineType(types: !10200)
!10200 = !{!188, !10201, !206}
!10201 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::SCet", baseType: !10202, size: 64, align: 64, dwarfAddressSpace: 0)
!10202 = !DICompositeType(tag: DW_TAG_structure_type, name: "SCet", scope: !10096, file: !2, align: 8, elements: !19, identifier: "c7ddcd79b24e1b9a7dd0f94274751013")
!10203 = !{!10204, !10205}
!10204 = !DILocalVariable(name: "self", arg: 1, scope: !10197, file: !10094, line: 63, type: !10201)
!10205 = !DILocalVariable(name: "f", arg: 2, scope: !10197, file: !10094, line: 63, type: !206)
!10206 = !DILocation(line: 63, column: 10, scope: !10197)
!10207 = !DILocation(line: 63, column: 15, scope: !10197)
!10208 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h27e46d306ec95224E", scope: !10209, file: !8159, line: 434, type: !10210, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10216)
!10209 = !DINamespace(name: "{impl#29}", scope: !10096)
!10210 = !DISubroutineType(types: !10211)
!10211 = !{!188, !10212, !206}
!10212 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::EferFlags", baseType: !10213, size: 64, align: 64, dwarfAddressSpace: 0)
!10213 = !DICompositeType(tag: DW_TAG_structure_type, name: "EferFlags", scope: !10096, file: !2, size: 64, align: 64, elements: !10214, templateParams: !19, identifier: "da473e1c280ff409f45a3ec48652b406")
!10214 = !{!10215}
!10215 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !10213, file: !2, baseType: !18, size: 64, align: 64)
!10216 = !{!10217, !10218, !10219, !10221, !10223, !10225, !10227, !10229, !10231, !10233, !10235, !10237, !10239, !10241, !10243, !10245, !10247, !10249, !10251, !10253, !10255, !10257, !10259, !10261, !10263, !10265, !10267, !10269, !10271, !10273, !10275, !10277, !10279, !10281, !10283, !10285, !10287, !10289, !10291, !10293, !10295, !10297, !10299, !10301}
!10217 = !DILocalVariable(name: "self", arg: 1, scope: !10208, file: !8159, line: 434, type: !10212)
!10218 = !DILocalVariable(name: "f", arg: 2, scope: !10208, file: !8159, line: 434, type: !206)
!10219 = !DILocalVariable(name: "first", scope: !10220, file: !8159, line: 471, type: !306, align: 1)
!10220 = distinct !DILexicalBlock(scope: !10208, file: !8159, line: 471, column: 17)
!10221 = !DILocalVariable(name: "residual", scope: !10222, file: !8159, line: 475, type: !8174, align: 1)
!10222 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 475, column: 47)
!10223 = !DILocalVariable(name: "val", scope: !10224, file: !8159, line: 475, type: !7, align: 1)
!10224 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 475, column: 29)
!10225 = !DILocalVariable(name: "residual", scope: !10226, file: !8159, line: 478, type: !8174, align: 1)
!10226 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 478, column: 70)
!10227 = !DILocalVariable(name: "val", scope: !10228, file: !8159, line: 478, type: !7, align: 1)
!10228 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 478, column: 25)
!10229 = !DILocalVariable(name: "residual", scope: !10230, file: !8159, line: 475, type: !8174, align: 1)
!10230 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 475, column: 47)
!10231 = !DILocalVariable(name: "val", scope: !10232, file: !8159, line: 475, type: !7, align: 1)
!10232 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 475, column: 29)
!10233 = !DILocalVariable(name: "residual", scope: !10234, file: !8159, line: 478, type: !8174, align: 1)
!10234 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 478, column: 70)
!10235 = !DILocalVariable(name: "val", scope: !10236, file: !8159, line: 478, type: !7, align: 1)
!10236 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 478, column: 25)
!10237 = !DILocalVariable(name: "residual", scope: !10238, file: !8159, line: 475, type: !8174, align: 1)
!10238 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 475, column: 47)
!10239 = !DILocalVariable(name: "val", scope: !10240, file: !8159, line: 475, type: !7, align: 1)
!10240 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 475, column: 29)
!10241 = !DILocalVariable(name: "residual", scope: !10242, file: !8159, line: 478, type: !8174, align: 1)
!10242 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 478, column: 70)
!10243 = !DILocalVariable(name: "val", scope: !10244, file: !8159, line: 478, type: !7, align: 1)
!10244 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 478, column: 25)
!10245 = !DILocalVariable(name: "residual", scope: !10246, file: !8159, line: 475, type: !8174, align: 1)
!10246 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 475, column: 47)
!10247 = !DILocalVariable(name: "val", scope: !10248, file: !8159, line: 475, type: !7, align: 1)
!10248 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 475, column: 29)
!10249 = !DILocalVariable(name: "residual", scope: !10250, file: !8159, line: 478, type: !8174, align: 1)
!10250 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 478, column: 70)
!10251 = !DILocalVariable(name: "val", scope: !10252, file: !8159, line: 478, type: !7, align: 1)
!10252 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 478, column: 25)
!10253 = !DILocalVariable(name: "residual", scope: !10254, file: !8159, line: 475, type: !8174, align: 1)
!10254 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 475, column: 47)
!10255 = !DILocalVariable(name: "val", scope: !10256, file: !8159, line: 475, type: !7, align: 1)
!10256 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 475, column: 29)
!10257 = !DILocalVariable(name: "residual", scope: !10258, file: !8159, line: 478, type: !8174, align: 1)
!10258 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 478, column: 70)
!10259 = !DILocalVariable(name: "val", scope: !10260, file: !8159, line: 478, type: !7, align: 1)
!10260 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 478, column: 25)
!10261 = !DILocalVariable(name: "residual", scope: !10262, file: !8159, line: 475, type: !8174, align: 1)
!10262 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 475, column: 47)
!10263 = !DILocalVariable(name: "val", scope: !10264, file: !8159, line: 475, type: !7, align: 1)
!10264 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 475, column: 29)
!10265 = !DILocalVariable(name: "residual", scope: !10266, file: !8159, line: 478, type: !8174, align: 1)
!10266 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 478, column: 70)
!10267 = !DILocalVariable(name: "val", scope: !10268, file: !8159, line: 478, type: !7, align: 1)
!10268 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 478, column: 25)
!10269 = !DILocalVariable(name: "residual", scope: !10270, file: !8159, line: 475, type: !8174, align: 1)
!10270 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 475, column: 47)
!10271 = !DILocalVariable(name: "val", scope: !10272, file: !8159, line: 475, type: !7, align: 1)
!10272 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 475, column: 29)
!10273 = !DILocalVariable(name: "residual", scope: !10274, file: !8159, line: 478, type: !8174, align: 1)
!10274 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 478, column: 70)
!10275 = !DILocalVariable(name: "val", scope: !10276, file: !8159, line: 478, type: !7, align: 1)
!10276 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 478, column: 25)
!10277 = !DILocalVariable(name: "residual", scope: !10278, file: !8159, line: 475, type: !8174, align: 1)
!10278 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 475, column: 47)
!10279 = !DILocalVariable(name: "val", scope: !10280, file: !8159, line: 475, type: !7, align: 1)
!10280 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 475, column: 29)
!10281 = !DILocalVariable(name: "residual", scope: !10282, file: !8159, line: 478, type: !8174, align: 1)
!10282 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 478, column: 70)
!10283 = !DILocalVariable(name: "val", scope: !10284, file: !8159, line: 478, type: !7, align: 1)
!10284 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 478, column: 25)
!10285 = !DILocalVariable(name: "extra_bits", scope: !10286, file: !8159, line: 481, type: !18, align: 8)
!10286 = distinct !DILexicalBlock(scope: !10220, file: !8159, line: 481, column: 17)
!10287 = !DILocalVariable(name: "residual", scope: !10288, file: !8159, line: 484, type: !8174, align: 1)
!10288 = distinct !DILexicalBlock(scope: !10286, file: !8159, line: 484, column: 43)
!10289 = !DILocalVariable(name: "val", scope: !10290, file: !8159, line: 484, type: !7, align: 1)
!10290 = distinct !DILexicalBlock(scope: !10286, file: !8159, line: 484, column: 25)
!10291 = !DILocalVariable(name: "residual", scope: !10292, file: !8159, line: 487, type: !8174, align: 1)
!10292 = distinct !DILexicalBlock(scope: !10286, file: !8159, line: 487, column: 38)
!10293 = !DILocalVariable(name: "val", scope: !10294, file: !8159, line: 487, type: !7, align: 1)
!10294 = distinct !DILexicalBlock(scope: !10286, file: !8159, line: 487, column: 21)
!10295 = !DILocalVariable(name: "residual", scope: !10296, file: !8159, line: 488, type: !8174, align: 1)
!10296 = distinct !DILexicalBlock(scope: !10286, file: !8159, line: 488, column: 70)
!10297 = !DILocalVariable(name: "val", scope: !10298, file: !8159, line: 488, type: !7, align: 1)
!10298 = distinct !DILexicalBlock(scope: !10286, file: !8159, line: 488, column: 21)
!10299 = !DILocalVariable(name: "residual", scope: !10300, file: !8159, line: 491, type: !8174, align: 1)
!10300 = distinct !DILexicalBlock(scope: !10286, file: !8159, line: 491, column: 43)
!10301 = !DILocalVariable(name: "val", scope: !10302, file: !8159, line: 491, type: !7, align: 1)
!10302 = distinct !DILexicalBlock(scope: !10286, file: !8159, line: 491, column: 21)
!10303 = !DILocation(line: 475, column: 47, scope: !10222)
!10304 = !DILocation(line: 475, column: 29, scope: !10224)
!10305 = !DILocation(line: 478, column: 70, scope: !10226)
!10306 = !DILocation(line: 478, column: 25, scope: !10228)
!10307 = !DILocation(line: 475, column: 47, scope: !10230)
!10308 = !DILocation(line: 475, column: 29, scope: !10232)
!10309 = !DILocation(line: 478, column: 70, scope: !10234)
!10310 = !DILocation(line: 478, column: 25, scope: !10236)
!10311 = !DILocation(line: 475, column: 47, scope: !10238)
!10312 = !DILocation(line: 475, column: 29, scope: !10240)
!10313 = !DILocation(line: 478, column: 70, scope: !10242)
!10314 = !DILocation(line: 478, column: 25, scope: !10244)
!10315 = !DILocation(line: 475, column: 47, scope: !10246)
!10316 = !DILocation(line: 475, column: 29, scope: !10248)
!10317 = !DILocation(line: 478, column: 70, scope: !10250)
!10318 = !DILocation(line: 478, column: 25, scope: !10252)
!10319 = !DILocation(line: 475, column: 47, scope: !10254)
!10320 = !DILocation(line: 475, column: 29, scope: !10256)
!10321 = !DILocation(line: 478, column: 70, scope: !10258)
!10322 = !DILocation(line: 478, column: 25, scope: !10260)
!10323 = !DILocation(line: 475, column: 47, scope: !10262)
!10324 = !DILocation(line: 475, column: 29, scope: !10264)
!10325 = !DILocation(line: 478, column: 70, scope: !10266)
!10326 = !DILocation(line: 478, column: 25, scope: !10268)
!10327 = !DILocation(line: 475, column: 47, scope: !10270)
!10328 = !DILocation(line: 475, column: 29, scope: !10272)
!10329 = !DILocation(line: 478, column: 70, scope: !10274)
!10330 = !DILocation(line: 478, column: 25, scope: !10276)
!10331 = !DILocation(line: 475, column: 47, scope: !10278)
!10332 = !DILocation(line: 475, column: 29, scope: !10280)
!10333 = !DILocation(line: 478, column: 70, scope: !10282)
!10334 = !DILocation(line: 478, column: 25, scope: !10284)
!10335 = !DILocation(line: 484, column: 43, scope: !10288)
!10336 = !DILocation(line: 484, column: 25, scope: !10290)
!10337 = !DILocation(line: 487, column: 38, scope: !10292)
!10338 = !DILocation(line: 487, column: 21, scope: !10294)
!10339 = !DILocation(line: 488, column: 70, scope: !10296)
!10340 = !DILocation(line: 488, column: 21, scope: !10298)
!10341 = !DILocation(line: 491, column: 43, scope: !10300)
!10342 = !DILocation(line: 491, column: 21, scope: !10302)
!10343 = !DILocation(line: 434, column: 20, scope: !10208)
!10344 = !DILocation(line: 434, column: 27, scope: !10208)
!10345 = !DILocation(line: 471, column: 21, scope: !10220)
!10346 = !DILocation(line: 481, column: 21, scope: !10286)
!10347 = !DILocation(line: 471, column: 33, scope: !10208)
!10348 = !DILocation(line: 473, column: 46, scope: !10220)
!10349 = !DILocation(line: 474, column: 29, scope: !10220)
!10350 = !DILocation(line: 474, column: 28, scope: !10220)
!10351 = !DILocation(line: 477, column: 25, scope: !10220)
!10352 = !DILocation(line: 478, column: 25, scope: !10220)
!10353 = !DILocation(line: 475, column: 29, scope: !10220)
!10354 = !DILocation(line: 475, column: 29, scope: !10222)
!10355 = !DILocation(line: 494, column: 14, scope: !10208)
!10356 = !DILocation(line: 478, column: 25, scope: !10226)
!10357 = !DILocation(line: 475, column: 29, scope: !10230)
!10358 = !DILocation(line: 478, column: 25, scope: !10234)
!10359 = !DILocation(line: 475, column: 29, scope: !10238)
!10360 = !DILocation(line: 478, column: 25, scope: !10242)
!10361 = !DILocation(line: 475, column: 29, scope: !10246)
!10362 = !DILocation(line: 478, column: 25, scope: !10250)
!10363 = !DILocation(line: 475, column: 29, scope: !10254)
!10364 = !DILocation(line: 478, column: 25, scope: !10258)
!10365 = !DILocation(line: 475, column: 29, scope: !10262)
!10366 = !DILocation(line: 478, column: 25, scope: !10266)
!10367 = !DILocation(line: 475, column: 29, scope: !10270)
!10368 = !DILocation(line: 478, column: 25, scope: !10274)
!10369 = !DILocation(line: 481, column: 34, scope: !10220)
!10370 = !DILocation(line: 481, column: 47, scope: !10220)
!10371 = !DILocation(line: 481, column: 46, scope: !10220)
!10372 = !DILocation(line: 482, column: 20, scope: !10286)
!10373 = !DILocation(line: 475, column: 29, scope: !10278)
!10374 = !DILocation(line: 478, column: 25, scope: !10282)
!10375 = !DILocation(line: 490, column: 20, scope: !10286)
!10376 = !DILocation(line: 483, column: 25, scope: !10286)
!10377 = !DILocation(line: 483, column: 24, scope: !10286)
!10378 = !DILocation(line: 486, column: 21, scope: !10286)
!10379 = !DILocation(line: 487, column: 21, scope: !10286)
!10380 = !DILocation(line: 484, column: 25, scope: !10286)
!10381 = !DILocation(line: 484, column: 25, scope: !10288)
!10382 = !DILocation(line: 488, column: 21, scope: !10286)
!10383 = !DILocation(line: 487, column: 21, scope: !10292)
!10384 = !DILocation(line: 488, column: 21, scope: !10296)
!10385 = !DILocation(line: 493, column: 17, scope: !10286)
!10386 = !DILocation(line: 491, column: 21, scope: !10286)
!10387 = !DILocation(line: 491, column: 21, scope: !10300)
!10388 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN82_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h04336fabda91cb52E", scope: !10389, file: !8159, line: 497, type: !10210, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10390)
!10389 = !DINamespace(name: "{impl#30}", scope: !10096)
!10390 = !{!10391, !10392}
!10391 = !DILocalVariable(name: "self", arg: 1, scope: !10388, file: !8159, line: 497, type: !10212)
!10392 = !DILocalVariable(name: "f", arg: 2, scope: !10388, file: !8159, line: 497, type: !206)
!10393 = !DILocation(line: 497, column: 20, scope: !10388)
!10394 = !DILocation(line: 497, column: 27, scope: !10388)
!10395 = !DILocation(line: 498, column: 17, scope: !10388)
!10396 = !DILocation(line: 499, column: 14, scope: !10388)
!10397 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h3931bf6e6a9ac4ebE", scope: !10398, file: !8159, line: 502, type: !10210, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10399)
!10398 = !DINamespace(name: "{impl#31}", scope: !10096)
!10399 = !{!10400, !10401}
!10400 = !DILocalVariable(name: "self", arg: 1, scope: !10397, file: !8159, line: 502, type: !10212)
!10401 = !DILocalVariable(name: "f", arg: 2, scope: !10397, file: !8159, line: 502, type: !206)
!10402 = !DILocation(line: 502, column: 20, scope: !10397)
!10403 = !DILocation(line: 502, column: 27, scope: !10397)
!10404 = !DILocation(line: 503, column: 17, scope: !10397)
!10405 = !DILocation(line: 504, column: 14, scope: !10397)
!10406 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h91e0b2c654c00482E", scope: !10407, file: !8159, line: 507, type: !10210, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10408)
!10407 = !DINamespace(name: "{impl#32}", scope: !10096)
!10408 = !{!10409, !10410}
!10409 = !DILocalVariable(name: "self", arg: 1, scope: !10406, file: !8159, line: 507, type: !10212)
!10410 = !DILocalVariable(name: "f", arg: 2, scope: !10406, file: !8159, line: 507, type: !206)
!10411 = !DILocation(line: 507, column: 20, scope: !10406)
!10412 = !DILocation(line: 507, column: 27, scope: !10406)
!10413 = !DILocation(line: 508, column: 17, scope: !10406)
!10414 = !DILocation(line: 509, column: 14, scope: !10406)
!10415 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h3c5576fbeef8941bE", scope: !10416, file: !8159, line: 512, type: !10210, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10417)
!10416 = !DINamespace(name: "{impl#33}", scope: !10096)
!10417 = !{!10418, !10419}
!10418 = !DILocalVariable(name: "self", arg: 1, scope: !10415, file: !8159, line: 512, type: !10212)
!10419 = !DILocalVariable(name: "f", arg: 2, scope: !10415, file: !8159, line: 512, type: !206)
!10420 = !DILocation(line: 512, column: 20, scope: !10415)
!10421 = !DILocation(line: 512, column: 27, scope: !10415)
!10422 = !DILocation(line: 513, column: 17, scope: !10415)
!10423 = !DILocation(line: 514, column: 14, scope: !10415)
!10424 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers14model_specific9EferFlags3all17h5f5eb8495d6ed053E", scope: !10213, file: !8159, line: 532, type: !10425, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !19)
!10425 = !DISubroutineType(types: !10426)
!10426 = !{!10213}
!10427 = !DILocation(line: 533, column: 17, scope: !10424)
!10428 = !DILocation(line: 541, column: 14, scope: !10424)
!10429 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers14model_specific9EferFlags4bits17h4bcfac4c41082e2bE", scope: !10213, file: !8159, line: 545, type: !10430, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10432)
!10430 = !DISubroutineType(types: !10431)
!10431 = !{!18, !10212}
!10432 = !{!10433}
!10433 = !DILocalVariable(name: "self", arg: 1, scope: !10429, file: !8159, line: 545, type: !10212)
!10434 = !DILocation(line: 545, column: 31, scope: !10429)
!10435 = !DILocation(line: 546, column: 17, scope: !10429)
!10436 = !DILocation(line: 547, column: 14, scope: !10429)
!10437 = distinct !DISubprogram(name: "SYSTEM_CALL_EXTENSIONS", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22SYSTEM_CALL_EXTENSIONS17hfafe265797904e36E", scope: !10438, file: !8159, line: 460, type: !10440, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10442)
!10438 = !DINamespace(name: "{impl#0}", scope: !10439)
!10439 = !DINamespace(name: "fmt", scope: !10209)
!10440 = !DISubroutineType(types: !10441)
!10441 = !{!306, !10212}
!10442 = !{!10443}
!10443 = !DILocalVariable(name: "self", arg: 1, scope: !10444, file: !10094, line: 111, type: !10212)
!10444 = !DILexicalBlockFile(scope: !10437, file: !10094, discriminator: 0)
!10445 = !DILocation(line: 111, column: 1, scope: !10444)
!10446 = !DILocation(line: 875, column: 11, scope: !10437)
!10447 = distinct !DISubprogram(name: "LONG_MODE_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ENABLE17hf5b2ac4898f1e280E", scope: !10438, file: !8159, line: 460, type: !10440, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10448)
!10448 = !{!10449}
!10449 = !DILocalVariable(name: "self", arg: 1, scope: !10450, file: !10094, line: 111, type: !10212)
!10450 = !DILexicalBlockFile(scope: !10447, file: !10094, discriminator: 0)
!10451 = !DILocation(line: 111, column: 1, scope: !10450)
!10452 = !DILocation(line: 875, column: 11, scope: !10447)
!10453 = distinct !DISubprogram(name: "LONG_MODE_ACTIVE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ACTIVE17h8c6f95a4df8b5924E", scope: !10438, file: !8159, line: 460, type: !10440, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10454)
!10454 = !{!10455}
!10455 = !DILocalVariable(name: "self", arg: 1, scope: !10456, file: !10094, line: 111, type: !10212)
!10456 = !DILexicalBlockFile(scope: !10453, file: !10094, discriminator: 0)
!10457 = !DILocation(line: 111, column: 1, scope: !10456)
!10458 = !DILocation(line: 875, column: 11, scope: !10453)
!10459 = distinct !DISubprogram(name: "NO_EXECUTE_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NO_EXECUTE_ENABLE17h77ada25e5b9d27f6E", scope: !10438, file: !8159, line: 460, type: !10440, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10460)
!10460 = !{!10461}
!10461 = !DILocalVariable(name: "self", arg: 1, scope: !10462, file: !10094, line: 111, type: !10212)
!10462 = !DILexicalBlockFile(scope: !10459, file: !10094, discriminator: 0)
!10463 = !DILocation(line: 111, column: 1, scope: !10462)
!10464 = !DILocation(line: 875, column: 11, scope: !10459)
!10465 = distinct !DISubprogram(name: "SECURE_VIRTUAL_MACHINE_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29SECURE_VIRTUAL_MACHINE_ENABLE17he5c044a9e64ad4c9E", scope: !10438, file: !8159, line: 460, type: !10440, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10466)
!10466 = !{!10467}
!10467 = !DILocalVariable(name: "self", arg: 1, scope: !10468, file: !10094, line: 111, type: !10212)
!10468 = !DILexicalBlockFile(scope: !10465, file: !10094, discriminator: 0)
!10469 = !DILocation(line: 111, column: 1, scope: !10468)
!10470 = !DILocation(line: 875, column: 11, scope: !10465)
!10471 = distinct !DISubprogram(name: "LONG_MODE_SEGMENT_LIMIT_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30LONG_MODE_SEGMENT_LIMIT_ENABLE17h36d61202ddfb08c7E", scope: !10438, file: !8159, line: 460, type: !10440, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10472)
!10472 = !{!10473}
!10473 = !DILocalVariable(name: "self", arg: 1, scope: !10474, file: !10094, line: 111, type: !10212)
!10474 = !DILexicalBlockFile(scope: !10471, file: !10094, discriminator: 0)
!10475 = !DILocation(line: 111, column: 1, scope: !10474)
!10476 = !DILocation(line: 875, column: 11, scope: !10471)
!10477 = distinct !DISubprogram(name: "FAST_FXSAVE_FXRSTOR", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19FAST_FXSAVE_FXRSTOR17ha139efe9a9a6e791E", scope: !10438, file: !8159, line: 460, type: !10440, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10478)
!10478 = !{!10479}
!10479 = !DILocalVariable(name: "self", arg: 1, scope: !10480, file: !10094, line: 111, type: !10212)
!10480 = !DILexicalBlockFile(scope: !10477, file: !10094, discriminator: 0)
!10481 = !DILocation(line: 111, column: 1, scope: !10480)
!10482 = !DILocation(line: 875, column: 11, scope: !10477)
!10483 = distinct !DISubprogram(name: "TRANSLATION_CACHE_EXTENSION", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27TRANSLATION_CACHE_EXTENSION17h5dc56b359ef60c09E", scope: !10438, file: !8159, line: 460, type: !10440, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10484)
!10484 = !{!10485}
!10485 = !DILocalVariable(name: "self", arg: 1, scope: !10486, file: !10094, line: 111, type: !10212)
!10486 = !DILexicalBlockFile(scope: !10483, file: !10094, discriminator: 0)
!10487 = !DILocation(line: 111, column: 1, scope: !10486)
!10488 = !DILocation(line: 875, column: 11, scope: !10483)
!10489 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h2cdcbbc5c49494c6E", scope: !10490, file: !8159, line: 434, type: !10491, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10497)
!10490 = !DINamespace(name: "{impl#55}", scope: !10096)
!10491 = !DISubroutineType(types: !10492)
!10492 = !{!188, !10493, !206}
!10493 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::CetFlags", baseType: !10494, size: 64, align: 64, dwarfAddressSpace: 0)
!10494 = !DICompositeType(tag: DW_TAG_structure_type, name: "CetFlags", scope: !10096, file: !2, size: 64, align: 64, elements: !10495, templateParams: !19, identifier: "b6359b5ad81fee7cf7de51dfc3b12a9")
!10495 = !{!10496}
!10496 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !10494, file: !2, baseType: !18, size: 64, align: 64)
!10497 = !{!10498, !10499, !10500, !10502, !10504, !10506, !10508, !10510, !10512, !10514, !10516, !10518, !10520, !10522, !10524, !10526, !10528, !10530, !10532, !10534, !10536, !10538, !10540, !10542, !10544, !10546, !10548, !10550, !10552, !10554, !10556, !10558, !10560, !10562, !10564, !10566, !10568, !10570, !10572, !10574, !10576, !10578, !10580, !10582}
!10498 = !DILocalVariable(name: "self", arg: 1, scope: !10489, file: !8159, line: 434, type: !10493)
!10499 = !DILocalVariable(name: "f", arg: 2, scope: !10489, file: !8159, line: 434, type: !206)
!10500 = !DILocalVariable(name: "first", scope: !10501, file: !8159, line: 471, type: !306, align: 1)
!10501 = distinct !DILexicalBlock(scope: !10489, file: !8159, line: 471, column: 17)
!10502 = !DILocalVariable(name: "residual", scope: !10503, file: !8159, line: 475, type: !8174, align: 1)
!10503 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 475, column: 47)
!10504 = !DILocalVariable(name: "val", scope: !10505, file: !8159, line: 475, type: !7, align: 1)
!10505 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 475, column: 29)
!10506 = !DILocalVariable(name: "residual", scope: !10507, file: !8159, line: 478, type: !8174, align: 1)
!10507 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 478, column: 70)
!10508 = !DILocalVariable(name: "val", scope: !10509, file: !8159, line: 478, type: !7, align: 1)
!10509 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 478, column: 25)
!10510 = !DILocalVariable(name: "residual", scope: !10511, file: !8159, line: 475, type: !8174, align: 1)
!10511 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 475, column: 47)
!10512 = !DILocalVariable(name: "val", scope: !10513, file: !8159, line: 475, type: !7, align: 1)
!10513 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 475, column: 29)
!10514 = !DILocalVariable(name: "residual", scope: !10515, file: !8159, line: 478, type: !8174, align: 1)
!10515 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 478, column: 70)
!10516 = !DILocalVariable(name: "val", scope: !10517, file: !8159, line: 478, type: !7, align: 1)
!10517 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 478, column: 25)
!10518 = !DILocalVariable(name: "residual", scope: !10519, file: !8159, line: 475, type: !8174, align: 1)
!10519 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 475, column: 47)
!10520 = !DILocalVariable(name: "val", scope: !10521, file: !8159, line: 475, type: !7, align: 1)
!10521 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 475, column: 29)
!10522 = !DILocalVariable(name: "residual", scope: !10523, file: !8159, line: 478, type: !8174, align: 1)
!10523 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 478, column: 70)
!10524 = !DILocalVariable(name: "val", scope: !10525, file: !8159, line: 478, type: !7, align: 1)
!10525 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 478, column: 25)
!10526 = !DILocalVariable(name: "residual", scope: !10527, file: !8159, line: 475, type: !8174, align: 1)
!10527 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 475, column: 47)
!10528 = !DILocalVariable(name: "val", scope: !10529, file: !8159, line: 475, type: !7, align: 1)
!10529 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 475, column: 29)
!10530 = !DILocalVariable(name: "residual", scope: !10531, file: !8159, line: 478, type: !8174, align: 1)
!10531 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 478, column: 70)
!10532 = !DILocalVariable(name: "val", scope: !10533, file: !8159, line: 478, type: !7, align: 1)
!10533 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 478, column: 25)
!10534 = !DILocalVariable(name: "residual", scope: !10535, file: !8159, line: 475, type: !8174, align: 1)
!10535 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 475, column: 47)
!10536 = !DILocalVariable(name: "val", scope: !10537, file: !8159, line: 475, type: !7, align: 1)
!10537 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 475, column: 29)
!10538 = !DILocalVariable(name: "residual", scope: !10539, file: !8159, line: 478, type: !8174, align: 1)
!10539 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 478, column: 70)
!10540 = !DILocalVariable(name: "val", scope: !10541, file: !8159, line: 478, type: !7, align: 1)
!10541 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 478, column: 25)
!10542 = !DILocalVariable(name: "residual", scope: !10543, file: !8159, line: 475, type: !8174, align: 1)
!10543 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 475, column: 47)
!10544 = !DILocalVariable(name: "val", scope: !10545, file: !8159, line: 475, type: !7, align: 1)
!10545 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 475, column: 29)
!10546 = !DILocalVariable(name: "residual", scope: !10547, file: !8159, line: 478, type: !8174, align: 1)
!10547 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 478, column: 70)
!10548 = !DILocalVariable(name: "val", scope: !10549, file: !8159, line: 478, type: !7, align: 1)
!10549 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 478, column: 25)
!10550 = !DILocalVariable(name: "residual", scope: !10551, file: !8159, line: 475, type: !8174, align: 1)
!10551 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 475, column: 47)
!10552 = !DILocalVariable(name: "val", scope: !10553, file: !8159, line: 475, type: !7, align: 1)
!10553 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 475, column: 29)
!10554 = !DILocalVariable(name: "residual", scope: !10555, file: !8159, line: 478, type: !8174, align: 1)
!10555 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 478, column: 70)
!10556 = !DILocalVariable(name: "val", scope: !10557, file: !8159, line: 478, type: !7, align: 1)
!10557 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 478, column: 25)
!10558 = !DILocalVariable(name: "residual", scope: !10559, file: !8159, line: 475, type: !8174, align: 1)
!10559 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 475, column: 47)
!10560 = !DILocalVariable(name: "val", scope: !10561, file: !8159, line: 475, type: !7, align: 1)
!10561 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 475, column: 29)
!10562 = !DILocalVariable(name: "residual", scope: !10563, file: !8159, line: 478, type: !8174, align: 1)
!10563 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 478, column: 70)
!10564 = !DILocalVariable(name: "val", scope: !10565, file: !8159, line: 478, type: !7, align: 1)
!10565 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 478, column: 25)
!10566 = !DILocalVariable(name: "extra_bits", scope: !10567, file: !8159, line: 481, type: !18, align: 8)
!10567 = distinct !DILexicalBlock(scope: !10501, file: !8159, line: 481, column: 17)
!10568 = !DILocalVariable(name: "residual", scope: !10569, file: !8159, line: 484, type: !8174, align: 1)
!10569 = distinct !DILexicalBlock(scope: !10567, file: !8159, line: 484, column: 43)
!10570 = !DILocalVariable(name: "val", scope: !10571, file: !8159, line: 484, type: !7, align: 1)
!10571 = distinct !DILexicalBlock(scope: !10567, file: !8159, line: 484, column: 25)
!10572 = !DILocalVariable(name: "residual", scope: !10573, file: !8159, line: 487, type: !8174, align: 1)
!10573 = distinct !DILexicalBlock(scope: !10567, file: !8159, line: 487, column: 38)
!10574 = !DILocalVariable(name: "val", scope: !10575, file: !8159, line: 487, type: !7, align: 1)
!10575 = distinct !DILexicalBlock(scope: !10567, file: !8159, line: 487, column: 21)
!10576 = !DILocalVariable(name: "residual", scope: !10577, file: !8159, line: 488, type: !8174, align: 1)
!10577 = distinct !DILexicalBlock(scope: !10567, file: !8159, line: 488, column: 70)
!10578 = !DILocalVariable(name: "val", scope: !10579, file: !8159, line: 488, type: !7, align: 1)
!10579 = distinct !DILexicalBlock(scope: !10567, file: !8159, line: 488, column: 21)
!10580 = !DILocalVariable(name: "residual", scope: !10581, file: !8159, line: 491, type: !8174, align: 1)
!10581 = distinct !DILexicalBlock(scope: !10567, file: !8159, line: 491, column: 43)
!10582 = !DILocalVariable(name: "val", scope: !10583, file: !8159, line: 491, type: !7, align: 1)
!10583 = distinct !DILexicalBlock(scope: !10567, file: !8159, line: 491, column: 21)
!10584 = !DILocation(line: 475, column: 47, scope: !10503)
!10585 = !DILocation(line: 475, column: 29, scope: !10505)
!10586 = !DILocation(line: 478, column: 70, scope: !10507)
!10587 = !DILocation(line: 478, column: 25, scope: !10509)
!10588 = !DILocation(line: 475, column: 47, scope: !10511)
!10589 = !DILocation(line: 475, column: 29, scope: !10513)
!10590 = !DILocation(line: 478, column: 70, scope: !10515)
!10591 = !DILocation(line: 478, column: 25, scope: !10517)
!10592 = !DILocation(line: 475, column: 47, scope: !10519)
!10593 = !DILocation(line: 475, column: 29, scope: !10521)
!10594 = !DILocation(line: 478, column: 70, scope: !10523)
!10595 = !DILocation(line: 478, column: 25, scope: !10525)
!10596 = !DILocation(line: 475, column: 47, scope: !10527)
!10597 = !DILocation(line: 475, column: 29, scope: !10529)
!10598 = !DILocation(line: 478, column: 70, scope: !10531)
!10599 = !DILocation(line: 478, column: 25, scope: !10533)
!10600 = !DILocation(line: 475, column: 47, scope: !10535)
!10601 = !DILocation(line: 475, column: 29, scope: !10537)
!10602 = !DILocation(line: 478, column: 70, scope: !10539)
!10603 = !DILocation(line: 478, column: 25, scope: !10541)
!10604 = !DILocation(line: 475, column: 47, scope: !10543)
!10605 = !DILocation(line: 475, column: 29, scope: !10545)
!10606 = !DILocation(line: 478, column: 70, scope: !10547)
!10607 = !DILocation(line: 478, column: 25, scope: !10549)
!10608 = !DILocation(line: 475, column: 47, scope: !10551)
!10609 = !DILocation(line: 475, column: 29, scope: !10553)
!10610 = !DILocation(line: 478, column: 70, scope: !10555)
!10611 = !DILocation(line: 478, column: 25, scope: !10557)
!10612 = !DILocation(line: 475, column: 47, scope: !10559)
!10613 = !DILocation(line: 475, column: 29, scope: !10561)
!10614 = !DILocation(line: 478, column: 70, scope: !10563)
!10615 = !DILocation(line: 478, column: 25, scope: !10565)
!10616 = !DILocation(line: 484, column: 43, scope: !10569)
!10617 = !DILocation(line: 484, column: 25, scope: !10571)
!10618 = !DILocation(line: 487, column: 38, scope: !10573)
!10619 = !DILocation(line: 487, column: 21, scope: !10575)
!10620 = !DILocation(line: 488, column: 70, scope: !10577)
!10621 = !DILocation(line: 488, column: 21, scope: !10579)
!10622 = !DILocation(line: 491, column: 43, scope: !10581)
!10623 = !DILocation(line: 491, column: 21, scope: !10583)
!10624 = !DILocation(line: 434, column: 20, scope: !10489)
!10625 = !DILocation(line: 434, column: 27, scope: !10489)
!10626 = !DILocation(line: 471, column: 21, scope: !10501)
!10627 = !DILocation(line: 481, column: 21, scope: !10567)
!10628 = !DILocation(line: 471, column: 33, scope: !10489)
!10629 = !DILocation(line: 473, column: 46, scope: !10501)
!10630 = !DILocation(line: 474, column: 29, scope: !10501)
!10631 = !DILocation(line: 474, column: 28, scope: !10501)
!10632 = !DILocation(line: 477, column: 25, scope: !10501)
!10633 = !DILocation(line: 478, column: 25, scope: !10501)
!10634 = !DILocation(line: 475, column: 29, scope: !10501)
!10635 = !DILocation(line: 475, column: 29, scope: !10503)
!10636 = !DILocation(line: 494, column: 14, scope: !10489)
!10637 = !DILocation(line: 478, column: 25, scope: !10507)
!10638 = !DILocation(line: 475, column: 29, scope: !10511)
!10639 = !DILocation(line: 478, column: 25, scope: !10515)
!10640 = !DILocation(line: 475, column: 29, scope: !10519)
!10641 = !DILocation(line: 478, column: 25, scope: !10523)
!10642 = !DILocation(line: 475, column: 29, scope: !10527)
!10643 = !DILocation(line: 478, column: 25, scope: !10531)
!10644 = !DILocation(line: 475, column: 29, scope: !10535)
!10645 = !DILocation(line: 478, column: 25, scope: !10539)
!10646 = !DILocation(line: 475, column: 29, scope: !10543)
!10647 = !DILocation(line: 478, column: 25, scope: !10547)
!10648 = !DILocation(line: 475, column: 29, scope: !10551)
!10649 = !DILocation(line: 478, column: 25, scope: !10555)
!10650 = !DILocation(line: 481, column: 34, scope: !10501)
!10651 = !DILocation(line: 481, column: 47, scope: !10501)
!10652 = !DILocation(line: 481, column: 46, scope: !10501)
!10653 = !DILocation(line: 482, column: 20, scope: !10567)
!10654 = !DILocation(line: 475, column: 29, scope: !10559)
!10655 = !DILocation(line: 478, column: 25, scope: !10563)
!10656 = !DILocation(line: 490, column: 20, scope: !10567)
!10657 = !DILocation(line: 483, column: 25, scope: !10567)
!10658 = !DILocation(line: 483, column: 24, scope: !10567)
!10659 = !DILocation(line: 486, column: 21, scope: !10567)
!10660 = !DILocation(line: 487, column: 21, scope: !10567)
!10661 = !DILocation(line: 484, column: 25, scope: !10567)
!10662 = !DILocation(line: 484, column: 25, scope: !10569)
!10663 = !DILocation(line: 488, column: 21, scope: !10567)
!10664 = !DILocation(line: 487, column: 21, scope: !10573)
!10665 = !DILocation(line: 488, column: 21, scope: !10577)
!10666 = !DILocation(line: 493, column: 17, scope: !10567)
!10667 = !DILocation(line: 491, column: 21, scope: !10567)
!10668 = !DILocation(line: 491, column: 21, scope: !10581)
!10669 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hb2fb68e3458b37e3E", scope: !10670, file: !8159, line: 497, type: !10491, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10671)
!10670 = !DINamespace(name: "{impl#56}", scope: !10096)
!10671 = !{!10672, !10673}
!10672 = !DILocalVariable(name: "self", arg: 1, scope: !10669, file: !8159, line: 497, type: !10493)
!10673 = !DILocalVariable(name: "f", arg: 2, scope: !10669, file: !8159, line: 497, type: !206)
!10674 = !DILocation(line: 497, column: 20, scope: !10669)
!10675 = !DILocation(line: 497, column: 27, scope: !10669)
!10676 = !DILocation(line: 498, column: 17, scope: !10669)
!10677 = !DILocation(line: 499, column: 14, scope: !10669)
!10678 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hb0ae4dcb191d0f0fE", scope: !10679, file: !8159, line: 502, type: !10491, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10680)
!10679 = !DINamespace(name: "{impl#57}", scope: !10096)
!10680 = !{!10681, !10682}
!10681 = !DILocalVariable(name: "self", arg: 1, scope: !10678, file: !8159, line: 502, type: !10493)
!10682 = !DILocalVariable(name: "f", arg: 2, scope: !10678, file: !8159, line: 502, type: !206)
!10683 = !DILocation(line: 502, column: 20, scope: !10678)
!10684 = !DILocation(line: 502, column: 27, scope: !10678)
!10685 = !DILocation(line: 503, column: 17, scope: !10678)
!10686 = !DILocation(line: 504, column: 14, scope: !10678)
!10687 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h6a3a36ece63dfd09E", scope: !10688, file: !8159, line: 507, type: !10491, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10689)
!10688 = !DINamespace(name: "{impl#58}", scope: !10096)
!10689 = !{!10690, !10691}
!10690 = !DILocalVariable(name: "self", arg: 1, scope: !10687, file: !8159, line: 507, type: !10493)
!10691 = !DILocalVariable(name: "f", arg: 2, scope: !10687, file: !8159, line: 507, type: !206)
!10692 = !DILocation(line: 507, column: 20, scope: !10687)
!10693 = !DILocation(line: 507, column: 27, scope: !10687)
!10694 = !DILocation(line: 508, column: 17, scope: !10687)
!10695 = !DILocation(line: 509, column: 14, scope: !10687)
!10696 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h3f358ddf07c12ee6E", scope: !10697, file: !8159, line: 512, type: !10491, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10698)
!10697 = !DINamespace(name: "{impl#59}", scope: !10096)
!10698 = !{!10699, !10700}
!10699 = !DILocalVariable(name: "self", arg: 1, scope: !10696, file: !8159, line: 512, type: !10493)
!10700 = !DILocalVariable(name: "f", arg: 2, scope: !10696, file: !8159, line: 512, type: !206)
!10701 = !DILocation(line: 512, column: 20, scope: !10696)
!10702 = !DILocation(line: 512, column: 27, scope: !10696)
!10703 = !DILocation(line: 513, column: 17, scope: !10696)
!10704 = !DILocation(line: 514, column: 14, scope: !10696)
!10705 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers14model_specific8CetFlags3all17hcf590b5f76bbbcb0E", scope: !10494, file: !8159, line: 532, type: !10706, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !19)
!10706 = !DISubroutineType(types: !10707)
!10707 = !{!10494}
!10708 = !DILocation(line: 533, column: 17, scope: !10705)
!10709 = !DILocation(line: 541, column: 14, scope: !10705)
!10710 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers14model_specific8CetFlags4bits17h94dfb729db751ddeE", scope: !10494, file: !8159, line: 545, type: !10711, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10713)
!10711 = !DISubroutineType(types: !10712)
!10712 = !{!18, !10493}
!10713 = !{!10714}
!10714 = !DILocalVariable(name: "self", arg: 1, scope: !10710, file: !8159, line: 545, type: !10493)
!10715 = !DILocation(line: 545, column: 31, scope: !10710)
!10716 = !DILocation(line: 546, column: 17, scope: !10710)
!10717 = !DILocation(line: 547, column: 14, scope: !10710)
!10718 = distinct !DISubprogram(name: "SS_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SS_ENABLE17ha8106b1c46e77bfdE", scope: !10719, file: !8159, line: 460, type: !10721, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10723)
!10719 = !DINamespace(name: "{impl#0}", scope: !10720)
!10720 = !DINamespace(name: "fmt", scope: !10490)
!10721 = !DISubroutineType(types: !10722)
!10722 = !{!306, !10493}
!10723 = !{!10724}
!10724 = !DILocalVariable(name: "self", arg: 1, scope: !10725, file: !10094, line: 133, type: !10493)
!10725 = !DILexicalBlockFile(scope: !10718, file: !10094, discriminator: 0)
!10726 = !DILocation(line: 133, column: 1, scope: !10725)
!10727 = !DILocation(line: 875, column: 11, scope: !10718)
!10728 = distinct !DISubprogram(name: "SS_WRITE_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15SS_WRITE_ENABLE17hc2fcfa6b62cc5b88E", scope: !10719, file: !8159, line: 460, type: !10721, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10729)
!10729 = !{!10730}
!10730 = !DILocalVariable(name: "self", arg: 1, scope: !10731, file: !10094, line: 133, type: !10493)
!10731 = !DILexicalBlockFile(scope: !10728, file: !10094, discriminator: 0)
!10732 = !DILocation(line: 133, column: 1, scope: !10731)
!10733 = !DILocation(line: 875, column: 11, scope: !10728)
!10734 = distinct !DISubprogram(name: "IBT_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10IBT_ENABLE17ha7061cbed9c76f14E", scope: !10719, file: !8159, line: 460, type: !10721, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10735)
!10735 = !{!10736}
!10736 = !DILocalVariable(name: "self", arg: 1, scope: !10737, file: !10094, line: 133, type: !10493)
!10737 = !DILexicalBlockFile(scope: !10734, file: !10094, discriminator: 0)
!10738 = !DILocation(line: 133, column: 1, scope: !10737)
!10739 = !DILocation(line: 875, column: 11, scope: !10734)
!10740 = distinct !DISubprogram(name: "IBT_LEGACY_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17IBT_LEGACY_ENABLE17h3bd8198ca606a56bE", scope: !10719, file: !8159, line: 460, type: !10721, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10741)
!10741 = !{!10742}
!10742 = !DILocalVariable(name: "self", arg: 1, scope: !10743, file: !10094, line: 133, type: !10493)
!10743 = !DILexicalBlockFile(scope: !10740, file: !10094, discriminator: 0)
!10744 = !DILocation(line: 133, column: 1, scope: !10743)
!10745 = !DILocation(line: 875, column: 11, scope: !10740)
!10746 = distinct !DISubprogram(name: "IBT_NO_TRACK_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_NO_TRACK_ENABLE17he89b479fe848de4dE", scope: !10719, file: !8159, line: 460, type: !10721, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10747)
!10747 = !{!10748}
!10748 = !DILocalVariable(name: "self", arg: 1, scope: !10749, file: !10094, line: 133, type: !10493)
!10749 = !DILexicalBlockFile(scope: !10746, file: !10094, discriminator: 0)
!10750 = !DILocation(line: 133, column: 1, scope: !10749)
!10751 = !DILocation(line: 875, column: 11, scope: !10746)
!10752 = distinct !DISubprogram(name: "IBT_LEGACY_SUPPRESS_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26IBT_LEGACY_SUPPRESS_ENABLE17h0299e512ce9c5cefE", scope: !10719, file: !8159, line: 460, type: !10721, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10753)
!10753 = !{!10754}
!10754 = !DILocalVariable(name: "self", arg: 1, scope: !10755, file: !10094, line: 133, type: !10493)
!10755 = !DILexicalBlockFile(scope: !10752, file: !10094, discriminator: 0)
!10756 = !DILocation(line: 133, column: 1, scope: !10755)
!10757 = !DILocation(line: 875, column: 11, scope: !10752)
!10758 = distinct !DISubprogram(name: "IBT_SUPPRESS_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_SUPPRESS_ENABLE17hdf75e76f47ea452bE", scope: !10719, file: !8159, line: 460, type: !10721, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10759)
!10759 = !{!10760}
!10760 = !DILocalVariable(name: "self", arg: 1, scope: !10761, file: !10094, line: 133, type: !10493)
!10761 = !DILexicalBlockFile(scope: !10758, file: !10094, discriminator: 0)
!10762 = !DILocation(line: 133, column: 1, scope: !10761)
!10763 = !DILocation(line: 875, column: 11, scope: !10758)
!10764 = distinct !DISubprogram(name: "IBT_TRACKED", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11IBT_TRACKED17hae828dfddcc90f7cE", scope: !10719, file: !8159, line: 460, type: !10721, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10765)
!10765 = !{!10766}
!10766 = !DILocalVariable(name: "self", arg: 1, scope: !10767, file: !10094, line: 133, type: !10493)
!10767 = !DILexicalBlockFile(scope: !10764, file: !10094, discriminator: 0)
!10768 = !DILocation(line: 133, column: 1, scope: !10767)
!10769 = !DILocation(line: 875, column: 11, scope: !10764)
!10770 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c1951db2bf995c6E", scope: !10771, file: !8159, line: 434, type: !10773, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !10779)
!10771 = !DINamespace(name: "{impl#10}", scope: !10772)
!10772 = !DINamespace(name: "mxcsr", scope: !779)
!10773 = !DISubroutineType(types: !10774)
!10774 = !{!188, !10775, !206}
!10775 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::mxcsr::MxCsr", baseType: !10776, size: 64, align: 64, dwarfAddressSpace: 0)
!10776 = !DICompositeType(tag: DW_TAG_structure_type, name: "MxCsr", scope: !10772, file: !2, size: 32, align: 32, elements: !10777, templateParams: !19, identifier: "67e4f58c00982f04ee4cf2e6f915eeeb")
!10777 = !{!10778}
!10778 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !10776, file: !2, baseType: !51, size: 32, align: 32)
!10779 = !{!10780, !10781, !10782, !10784, !10786, !10788, !10790, !10792, !10794, !10796, !10798, !10800, !10802, !10804, !10806, !10808, !10810, !10812, !10814, !10816, !10818, !10820, !10822, !10824, !10826, !10828, !10830, !10832, !10834, !10836, !10838, !10840, !10842, !10844, !10846, !10848, !10850, !10852, !10854, !10856, !10858, !10860, !10862, !10864, !10866, !10868, !10870, !10872, !10874, !10876, !10878, !10880, !10882, !10884, !10886, !10888, !10890, !10892, !10894, !10896, !10898, !10900, !10902, !10904, !10906, !10908, !10910, !10912, !10914, !10916, !10918, !10920, !10922, !10924, !10926, !10928, !10930, !10932, !10934, !10936}
!10780 = !DILocalVariable(name: "self", arg: 1, scope: !10770, file: !8159, line: 434, type: !10775)
!10781 = !DILocalVariable(name: "f", arg: 2, scope: !10770, file: !8159, line: 434, type: !206)
!10782 = !DILocalVariable(name: "first", scope: !10783, file: !8159, line: 471, type: !306, align: 1)
!10783 = distinct !DILexicalBlock(scope: !10770, file: !8159, line: 471, column: 17)
!10784 = !DILocalVariable(name: "residual", scope: !10785, file: !8159, line: 475, type: !8174, align: 1)
!10785 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 47)
!10786 = !DILocalVariable(name: "val", scope: !10787, file: !8159, line: 475, type: !7, align: 1)
!10787 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 29)
!10788 = !DILocalVariable(name: "residual", scope: !10789, file: !8159, line: 478, type: !8174, align: 1)
!10789 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 70)
!10790 = !DILocalVariable(name: "val", scope: !10791, file: !8159, line: 478, type: !7, align: 1)
!10791 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 25)
!10792 = !DILocalVariable(name: "residual", scope: !10793, file: !8159, line: 475, type: !8174, align: 1)
!10793 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 47)
!10794 = !DILocalVariable(name: "val", scope: !10795, file: !8159, line: 475, type: !7, align: 1)
!10795 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 29)
!10796 = !DILocalVariable(name: "residual", scope: !10797, file: !8159, line: 478, type: !8174, align: 1)
!10797 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 70)
!10798 = !DILocalVariable(name: "val", scope: !10799, file: !8159, line: 478, type: !7, align: 1)
!10799 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 25)
!10800 = !DILocalVariable(name: "residual", scope: !10801, file: !8159, line: 475, type: !8174, align: 1)
!10801 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 47)
!10802 = !DILocalVariable(name: "val", scope: !10803, file: !8159, line: 475, type: !7, align: 1)
!10803 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 29)
!10804 = !DILocalVariable(name: "residual", scope: !10805, file: !8159, line: 478, type: !8174, align: 1)
!10805 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 70)
!10806 = !DILocalVariable(name: "val", scope: !10807, file: !8159, line: 478, type: !7, align: 1)
!10807 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 25)
!10808 = !DILocalVariable(name: "residual", scope: !10809, file: !8159, line: 475, type: !8174, align: 1)
!10809 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 47)
!10810 = !DILocalVariable(name: "val", scope: !10811, file: !8159, line: 475, type: !7, align: 1)
!10811 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 29)
!10812 = !DILocalVariable(name: "residual", scope: !10813, file: !8159, line: 478, type: !8174, align: 1)
!10813 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 70)
!10814 = !DILocalVariable(name: "val", scope: !10815, file: !8159, line: 478, type: !7, align: 1)
!10815 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 25)
!10816 = !DILocalVariable(name: "residual", scope: !10817, file: !8159, line: 475, type: !8174, align: 1)
!10817 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 47)
!10818 = !DILocalVariable(name: "val", scope: !10819, file: !8159, line: 475, type: !7, align: 1)
!10819 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 29)
!10820 = !DILocalVariable(name: "residual", scope: !10821, file: !8159, line: 478, type: !8174, align: 1)
!10821 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 70)
!10822 = !DILocalVariable(name: "val", scope: !10823, file: !8159, line: 478, type: !7, align: 1)
!10823 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 25)
!10824 = !DILocalVariable(name: "residual", scope: !10825, file: !8159, line: 475, type: !8174, align: 1)
!10825 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 47)
!10826 = !DILocalVariable(name: "val", scope: !10827, file: !8159, line: 475, type: !7, align: 1)
!10827 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 29)
!10828 = !DILocalVariable(name: "residual", scope: !10829, file: !8159, line: 478, type: !8174, align: 1)
!10829 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 70)
!10830 = !DILocalVariable(name: "val", scope: !10831, file: !8159, line: 478, type: !7, align: 1)
!10831 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 25)
!10832 = !DILocalVariable(name: "residual", scope: !10833, file: !8159, line: 475, type: !8174, align: 1)
!10833 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 47)
!10834 = !DILocalVariable(name: "val", scope: !10835, file: !8159, line: 475, type: !7, align: 1)
!10835 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 29)
!10836 = !DILocalVariable(name: "residual", scope: !10837, file: !8159, line: 478, type: !8174, align: 1)
!10837 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 70)
!10838 = !DILocalVariable(name: "val", scope: !10839, file: !8159, line: 478, type: !7, align: 1)
!10839 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 25)
!10840 = !DILocalVariable(name: "residual", scope: !10841, file: !8159, line: 475, type: !8174, align: 1)
!10841 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 47)
!10842 = !DILocalVariable(name: "val", scope: !10843, file: !8159, line: 475, type: !7, align: 1)
!10843 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 29)
!10844 = !DILocalVariable(name: "residual", scope: !10845, file: !8159, line: 478, type: !8174, align: 1)
!10845 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 70)
!10846 = !DILocalVariable(name: "val", scope: !10847, file: !8159, line: 478, type: !7, align: 1)
!10847 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 25)
!10848 = !DILocalVariable(name: "residual", scope: !10849, file: !8159, line: 475, type: !8174, align: 1)
!10849 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 47)
!10850 = !DILocalVariable(name: "val", scope: !10851, file: !8159, line: 475, type: !7, align: 1)
!10851 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 29)
!10852 = !DILocalVariable(name: "residual", scope: !10853, file: !8159, line: 478, type: !8174, align: 1)
!10853 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 70)
!10854 = !DILocalVariable(name: "val", scope: !10855, file: !8159, line: 478, type: !7, align: 1)
!10855 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 25)
!10856 = !DILocalVariable(name: "residual", scope: !10857, file: !8159, line: 475, type: !8174, align: 1)
!10857 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 47)
!10858 = !DILocalVariable(name: "val", scope: !10859, file: !8159, line: 475, type: !7, align: 1)
!10859 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 29)
!10860 = !DILocalVariable(name: "residual", scope: !10861, file: !8159, line: 478, type: !8174, align: 1)
!10861 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 70)
!10862 = !DILocalVariable(name: "val", scope: !10863, file: !8159, line: 478, type: !7, align: 1)
!10863 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 25)
!10864 = !DILocalVariable(name: "residual", scope: !10865, file: !8159, line: 475, type: !8174, align: 1)
!10865 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 47)
!10866 = !DILocalVariable(name: "val", scope: !10867, file: !8159, line: 475, type: !7, align: 1)
!10867 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 29)
!10868 = !DILocalVariable(name: "residual", scope: !10869, file: !8159, line: 478, type: !8174, align: 1)
!10869 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 70)
!10870 = !DILocalVariable(name: "val", scope: !10871, file: !8159, line: 478, type: !7, align: 1)
!10871 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 25)
!10872 = !DILocalVariable(name: "residual", scope: !10873, file: !8159, line: 475, type: !8174, align: 1)
!10873 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 47)
!10874 = !DILocalVariable(name: "val", scope: !10875, file: !8159, line: 475, type: !7, align: 1)
!10875 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 29)
!10876 = !DILocalVariable(name: "residual", scope: !10877, file: !8159, line: 478, type: !8174, align: 1)
!10877 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 70)
!10878 = !DILocalVariable(name: "val", scope: !10879, file: !8159, line: 478, type: !7, align: 1)
!10879 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 25)
!10880 = !DILocalVariable(name: "residual", scope: !10881, file: !8159, line: 475, type: !8174, align: 1)
!10881 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 47)
!10882 = !DILocalVariable(name: "val", scope: !10883, file: !8159, line: 475, type: !7, align: 1)
!10883 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 29)
!10884 = !DILocalVariable(name: "residual", scope: !10885, file: !8159, line: 478, type: !8174, align: 1)
!10885 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 70)
!10886 = !DILocalVariable(name: "val", scope: !10887, file: !8159, line: 478, type: !7, align: 1)
!10887 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 25)
!10888 = !DILocalVariable(name: "residual", scope: !10889, file: !8159, line: 475, type: !8174, align: 1)
!10889 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 47)
!10890 = !DILocalVariable(name: "val", scope: !10891, file: !8159, line: 475, type: !7, align: 1)
!10891 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 29)
!10892 = !DILocalVariable(name: "residual", scope: !10893, file: !8159, line: 478, type: !8174, align: 1)
!10893 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 70)
!10894 = !DILocalVariable(name: "val", scope: !10895, file: !8159, line: 478, type: !7, align: 1)
!10895 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 25)
!10896 = !DILocalVariable(name: "residual", scope: !10897, file: !8159, line: 475, type: !8174, align: 1)
!10897 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 47)
!10898 = !DILocalVariable(name: "val", scope: !10899, file: !8159, line: 475, type: !7, align: 1)
!10899 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 29)
!10900 = !DILocalVariable(name: "residual", scope: !10901, file: !8159, line: 478, type: !8174, align: 1)
!10901 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 70)
!10902 = !DILocalVariable(name: "val", scope: !10903, file: !8159, line: 478, type: !7, align: 1)
!10903 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 25)
!10904 = !DILocalVariable(name: "residual", scope: !10905, file: !8159, line: 475, type: !8174, align: 1)
!10905 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 47)
!10906 = !DILocalVariable(name: "val", scope: !10907, file: !8159, line: 475, type: !7, align: 1)
!10907 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 29)
!10908 = !DILocalVariable(name: "residual", scope: !10909, file: !8159, line: 478, type: !8174, align: 1)
!10909 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 70)
!10910 = !DILocalVariable(name: "val", scope: !10911, file: !8159, line: 478, type: !7, align: 1)
!10911 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 25)
!10912 = !DILocalVariable(name: "residual", scope: !10913, file: !8159, line: 475, type: !8174, align: 1)
!10913 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 47)
!10914 = !DILocalVariable(name: "val", scope: !10915, file: !8159, line: 475, type: !7, align: 1)
!10915 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 475, column: 29)
!10916 = !DILocalVariable(name: "residual", scope: !10917, file: !8159, line: 478, type: !8174, align: 1)
!10917 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 70)
!10918 = !DILocalVariable(name: "val", scope: !10919, file: !8159, line: 478, type: !7, align: 1)
!10919 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 478, column: 25)
!10920 = !DILocalVariable(name: "extra_bits", scope: !10921, file: !8159, line: 481, type: !51, align: 4)
!10921 = distinct !DILexicalBlock(scope: !10783, file: !8159, line: 481, column: 17)
!10922 = !DILocalVariable(name: "residual", scope: !10923, file: !8159, line: 484, type: !8174, align: 1)
!10923 = distinct !DILexicalBlock(scope: !10921, file: !8159, line: 484, column: 43)
!10924 = !DILocalVariable(name: "val", scope: !10925, file: !8159, line: 484, type: !7, align: 1)
!10925 = distinct !DILexicalBlock(scope: !10921, file: !8159, line: 484, column: 25)
!10926 = !DILocalVariable(name: "residual", scope: !10927, file: !8159, line: 487, type: !8174, align: 1)
!10927 = distinct !DILexicalBlock(scope: !10921, file: !8159, line: 487, column: 38)
!10928 = !DILocalVariable(name: "val", scope: !10929, file: !8159, line: 487, type: !7, align: 1)
!10929 = distinct !DILexicalBlock(scope: !10921, file: !8159, line: 487, column: 21)
!10930 = !DILocalVariable(name: "residual", scope: !10931, file: !8159, line: 488, type: !8174, align: 1)
!10931 = distinct !DILexicalBlock(scope: !10921, file: !8159, line: 488, column: 70)
!10932 = !DILocalVariable(name: "val", scope: !10933, file: !8159, line: 488, type: !7, align: 1)
!10933 = distinct !DILexicalBlock(scope: !10921, file: !8159, line: 488, column: 21)
!10934 = !DILocalVariable(name: "residual", scope: !10935, file: !8159, line: 491, type: !8174, align: 1)
!10935 = distinct !DILexicalBlock(scope: !10921, file: !8159, line: 491, column: 43)
!10936 = !DILocalVariable(name: "val", scope: !10937, file: !8159, line: 491, type: !7, align: 1)
!10937 = distinct !DILexicalBlock(scope: !10921, file: !8159, line: 491, column: 21)
!10938 = !DILocation(line: 475, column: 47, scope: !10785)
!10939 = !DILocation(line: 475, column: 29, scope: !10787)
!10940 = !DILocation(line: 478, column: 70, scope: !10789)
!10941 = !DILocation(line: 478, column: 25, scope: !10791)
!10942 = !DILocation(line: 475, column: 47, scope: !10793)
!10943 = !DILocation(line: 475, column: 29, scope: !10795)
!10944 = !DILocation(line: 478, column: 70, scope: !10797)
!10945 = !DILocation(line: 478, column: 25, scope: !10799)
!10946 = !DILocation(line: 475, column: 47, scope: !10801)
!10947 = !DILocation(line: 475, column: 29, scope: !10803)
!10948 = !DILocation(line: 478, column: 70, scope: !10805)
!10949 = !DILocation(line: 478, column: 25, scope: !10807)
!10950 = !DILocation(line: 475, column: 47, scope: !10809)
!10951 = !DILocation(line: 475, column: 29, scope: !10811)
!10952 = !DILocation(line: 478, column: 70, scope: !10813)
!10953 = !DILocation(line: 478, column: 25, scope: !10815)
!10954 = !DILocation(line: 475, column: 47, scope: !10817)
!10955 = !DILocation(line: 475, column: 29, scope: !10819)
!10956 = !DILocation(line: 478, column: 70, scope: !10821)
!10957 = !DILocation(line: 478, column: 25, scope: !10823)
!10958 = !DILocation(line: 475, column: 47, scope: !10825)
!10959 = !DILocation(line: 475, column: 29, scope: !10827)
!10960 = !DILocation(line: 478, column: 70, scope: !10829)
!10961 = !DILocation(line: 478, column: 25, scope: !10831)
!10962 = !DILocation(line: 475, column: 47, scope: !10833)
!10963 = !DILocation(line: 475, column: 29, scope: !10835)
!10964 = !DILocation(line: 478, column: 70, scope: !10837)
!10965 = !DILocation(line: 478, column: 25, scope: !10839)
!10966 = !DILocation(line: 475, column: 47, scope: !10841)
!10967 = !DILocation(line: 475, column: 29, scope: !10843)
!10968 = !DILocation(line: 478, column: 70, scope: !10845)
!10969 = !DILocation(line: 478, column: 25, scope: !10847)
!10970 = !DILocation(line: 475, column: 47, scope: !10849)
!10971 = !DILocation(line: 475, column: 29, scope: !10851)
!10972 = !DILocation(line: 478, column: 70, scope: !10853)
!10973 = !DILocation(line: 478, column: 25, scope: !10855)
!10974 = !DILocation(line: 475, column: 47, scope: !10857)
!10975 = !DILocation(line: 475, column: 29, scope: !10859)
!10976 = !DILocation(line: 478, column: 70, scope: !10861)
!10977 = !DILocation(line: 478, column: 25, scope: !10863)
!10978 = !DILocation(line: 475, column: 47, scope: !10865)
!10979 = !DILocation(line: 475, column: 29, scope: !10867)
!10980 = !DILocation(line: 478, column: 70, scope: !10869)
!10981 = !DILocation(line: 478, column: 25, scope: !10871)
!10982 = !DILocation(line: 475, column: 47, scope: !10873)
!10983 = !DILocation(line: 475, column: 29, scope: !10875)
!10984 = !DILocation(line: 478, column: 70, scope: !10877)
!10985 = !DILocation(line: 478, column: 25, scope: !10879)
!10986 = !DILocation(line: 475, column: 47, scope: !10881)
!10987 = !DILocation(line: 475, column: 29, scope: !10883)
!10988 = !DILocation(line: 478, column: 70, scope: !10885)
!10989 = !DILocation(line: 478, column: 25, scope: !10887)
!10990 = !DILocation(line: 475, column: 47, scope: !10889)
!10991 = !DILocation(line: 475, column: 29, scope: !10891)
!10992 = !DILocation(line: 478, column: 70, scope: !10893)
!10993 = !DILocation(line: 478, column: 25, scope: !10895)
!10994 = !DILocation(line: 475, column: 47, scope: !10897)
!10995 = !DILocation(line: 475, column: 29, scope: !10899)
!10996 = !DILocation(line: 478, column: 70, scope: !10901)
!10997 = !DILocation(line: 478, column: 25, scope: !10903)
!10998 = !DILocation(line: 475, column: 47, scope: !10905)
!10999 = !DILocation(line: 475, column: 29, scope: !10907)
!11000 = !DILocation(line: 478, column: 70, scope: !10909)
!11001 = !DILocation(line: 478, column: 25, scope: !10911)
!11002 = !DILocation(line: 475, column: 47, scope: !10913)
!11003 = !DILocation(line: 475, column: 29, scope: !10915)
!11004 = !DILocation(line: 478, column: 70, scope: !10917)
!11005 = !DILocation(line: 478, column: 25, scope: !10919)
!11006 = !DILocation(line: 484, column: 43, scope: !10923)
!11007 = !DILocation(line: 484, column: 25, scope: !10925)
!11008 = !DILocation(line: 487, column: 38, scope: !10927)
!11009 = !DILocation(line: 487, column: 21, scope: !10929)
!11010 = !DILocation(line: 488, column: 70, scope: !10931)
!11011 = !DILocation(line: 488, column: 21, scope: !10933)
!11012 = !DILocation(line: 491, column: 43, scope: !10935)
!11013 = !DILocation(line: 491, column: 21, scope: !10937)
!11014 = !DILocation(line: 434, column: 20, scope: !10770)
!11015 = !DILocation(line: 434, column: 27, scope: !10770)
!11016 = !DILocation(line: 471, column: 21, scope: !10783)
!11017 = !DILocation(line: 481, column: 21, scope: !10921)
!11018 = !DILocation(line: 471, column: 33, scope: !10770)
!11019 = !DILocation(line: 473, column: 46, scope: !10783)
!11020 = !DILocation(line: 474, column: 29, scope: !10783)
!11021 = !DILocation(line: 474, column: 28, scope: !10783)
!11022 = !DILocation(line: 477, column: 25, scope: !10783)
!11023 = !DILocation(line: 478, column: 25, scope: !10783)
!11024 = !DILocation(line: 475, column: 29, scope: !10783)
!11025 = !DILocation(line: 475, column: 29, scope: !10785)
!11026 = !DILocation(line: 494, column: 14, scope: !10770)
!11027 = !DILocation(line: 478, column: 25, scope: !10789)
!11028 = !DILocation(line: 475, column: 29, scope: !10793)
!11029 = !DILocation(line: 478, column: 25, scope: !10797)
!11030 = !DILocation(line: 475, column: 29, scope: !10801)
!11031 = !DILocation(line: 478, column: 25, scope: !10805)
!11032 = !DILocation(line: 475, column: 29, scope: !10809)
!11033 = !DILocation(line: 478, column: 25, scope: !10813)
!11034 = !DILocation(line: 475, column: 29, scope: !10817)
!11035 = !DILocation(line: 478, column: 25, scope: !10821)
!11036 = !DILocation(line: 475, column: 29, scope: !10825)
!11037 = !DILocation(line: 478, column: 25, scope: !10829)
!11038 = !DILocation(line: 475, column: 29, scope: !10833)
!11039 = !DILocation(line: 478, column: 25, scope: !10837)
!11040 = !DILocation(line: 475, column: 29, scope: !10841)
!11041 = !DILocation(line: 478, column: 25, scope: !10845)
!11042 = !DILocation(line: 475, column: 29, scope: !10849)
!11043 = !DILocation(line: 478, column: 25, scope: !10853)
!11044 = !DILocation(line: 475, column: 29, scope: !10857)
!11045 = !DILocation(line: 478, column: 25, scope: !10861)
!11046 = !DILocation(line: 475, column: 29, scope: !10865)
!11047 = !DILocation(line: 478, column: 25, scope: !10869)
!11048 = !DILocation(line: 475, column: 29, scope: !10873)
!11049 = !DILocation(line: 478, column: 25, scope: !10877)
!11050 = !DILocation(line: 475, column: 29, scope: !10881)
!11051 = !DILocation(line: 478, column: 25, scope: !10885)
!11052 = !DILocation(line: 475, column: 29, scope: !10889)
!11053 = !DILocation(line: 478, column: 25, scope: !10893)
!11054 = !DILocation(line: 475, column: 29, scope: !10897)
!11055 = !DILocation(line: 478, column: 25, scope: !10901)
!11056 = !DILocation(line: 475, column: 29, scope: !10905)
!11057 = !DILocation(line: 478, column: 25, scope: !10909)
!11058 = !DILocation(line: 481, column: 34, scope: !10783)
!11059 = !DILocation(line: 481, column: 47, scope: !10783)
!11060 = !DILocation(line: 481, column: 46, scope: !10783)
!11061 = !DILocation(line: 482, column: 20, scope: !10921)
!11062 = !DILocation(line: 475, column: 29, scope: !10913)
!11063 = !DILocation(line: 478, column: 25, scope: !10917)
!11064 = !DILocation(line: 490, column: 20, scope: !10921)
!11065 = !DILocation(line: 483, column: 25, scope: !10921)
!11066 = !DILocation(line: 483, column: 24, scope: !10921)
!11067 = !DILocation(line: 486, column: 21, scope: !10921)
!11068 = !DILocation(line: 487, column: 21, scope: !10921)
!11069 = !DILocation(line: 484, column: 25, scope: !10921)
!11070 = !DILocation(line: 484, column: 25, scope: !10923)
!11071 = !DILocation(line: 488, column: 21, scope: !10921)
!11072 = !DILocation(line: 487, column: 21, scope: !10927)
!11073 = !DILocation(line: 488, column: 21, scope: !10931)
!11074 = !DILocation(line: 493, column: 17, scope: !10921)
!11075 = !DILocation(line: 491, column: 21, scope: !10921)
!11076 = !DILocation(line: 491, column: 21, scope: !10935)
!11077 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN69_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Binary$GT$3fmt17h6f3d1f111dc50bf0E", scope: !11078, file: !8159, line: 497, type: !10773, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11079)
!11078 = !DINamespace(name: "{impl#11}", scope: !10772)
!11079 = !{!11080, !11081}
!11080 = !DILocalVariable(name: "self", arg: 1, scope: !11077, file: !8159, line: 497, type: !10775)
!11081 = !DILocalVariable(name: "f", arg: 2, scope: !11077, file: !8159, line: 497, type: !206)
!11082 = !DILocation(line: 497, column: 20, scope: !11077)
!11083 = !DILocation(line: 497, column: 27, scope: !11077)
!11084 = !DILocation(line: 498, column: 17, scope: !11077)
!11085 = !DILocation(line: 499, column: 14, scope: !11077)
!11086 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Octal$GT$3fmt17h8cdfa81394b9c9ddE", scope: !11087, file: !8159, line: 502, type: !10773, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11088)
!11087 = !DINamespace(name: "{impl#12}", scope: !10772)
!11088 = !{!11089, !11090}
!11089 = !DILocalVariable(name: "self", arg: 1, scope: !11086, file: !8159, line: 502, type: !10775)
!11090 = !DILocalVariable(name: "f", arg: 2, scope: !11086, file: !8159, line: 502, type: !206)
!11091 = !DILocation(line: 502, column: 20, scope: !11086)
!11092 = !DILocation(line: 502, column: 27, scope: !11086)
!11093 = !DILocation(line: 503, column: 17, scope: !11086)
!11094 = !DILocation(line: 504, column: 14, scope: !11086)
!11095 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h5cdcbb5cda458b1fE", scope: !11096, file: !8159, line: 507, type: !10773, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11097)
!11096 = !DINamespace(name: "{impl#13}", scope: !10772)
!11097 = !{!11098, !11099}
!11098 = !DILocalVariable(name: "self", arg: 1, scope: !11095, file: !8159, line: 507, type: !10775)
!11099 = !DILocalVariable(name: "f", arg: 2, scope: !11095, file: !8159, line: 507, type: !206)
!11100 = !DILocation(line: 507, column: 20, scope: !11095)
!11101 = !DILocation(line: 507, column: 27, scope: !11095)
!11102 = !DILocation(line: 508, column: 17, scope: !11095)
!11103 = !DILocation(line: 509, column: 14, scope: !11095)
!11104 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h394c02eab8e8c84aE", scope: !11105, file: !8159, line: 512, type: !10773, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11106)
!11105 = !DINamespace(name: "{impl#14}", scope: !10772)
!11106 = !{!11107, !11108}
!11107 = !DILocalVariable(name: "self", arg: 1, scope: !11104, file: !8159, line: 512, type: !10775)
!11108 = !DILocalVariable(name: "f", arg: 2, scope: !11104, file: !8159, line: 512, type: !206)
!11109 = !DILocation(line: 512, column: 20, scope: !11104)
!11110 = !DILocation(line: 512, column: 27, scope: !11104)
!11111 = !DILocation(line: 513, column: 17, scope: !11104)
!11112 = !DILocation(line: 514, column: 14, scope: !11104)
!11113 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5mxcsr5MxCsr3all17h78e6265bffc96462E", scope: !10776, file: !8159, line: 532, type: !11114, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !19)
!11114 = !DISubroutineType(types: !11115)
!11115 = !{!10776}
!11116 = !DILocation(line: 533, column: 17, scope: !11113)
!11117 = !DILocation(line: 541, column: 14, scope: !11113)
!11118 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5mxcsr5MxCsr4bits17hef08b2b063e1598dE", scope: !10776, file: !8159, line: 545, type: !11119, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11121)
!11119 = !DISubroutineType(types: !11120)
!11120 = !{!51, !10775}
!11121 = !{!11122}
!11122 = !DILocalVariable(name: "self", arg: 1, scope: !11118, file: !8159, line: 545, type: !10775)
!11123 = !DILocation(line: 545, column: 31, scope: !11118)
!11124 = !DILocation(line: 546, column: 17, scope: !11118)
!11125 = !DILocation(line: 547, column: 14, scope: !11118)
!11126 = distinct !DISubprogram(name: "INVALID_OPERATION", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INVALID_OPERATION17hd6d9d08a37298335E", scope: !11127, file: !8159, line: 460, type: !11129, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11131)
!11127 = !DINamespace(name: "{impl#0}", scope: !11128)
!11128 = !DINamespace(name: "fmt", scope: !10771)
!11129 = !DISubroutineType(types: !11130)
!11130 = !{!306, !10775}
!11131 = !{!11132}
!11132 = !DILocalVariable(name: "self", arg: 1, scope: !11133, file: !11134, line: 8, type: !10775)
!11133 = !DILexicalBlockFile(scope: !11126, file: !11134, discriminator: 0)
!11134 = !DIFile(filename: "src/registers/mxcsr.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "f781b210490e7951603e5d9f6c6f6bef")
!11135 = !DILocation(line: 8, column: 1, scope: !11133)
!11136 = !DILocation(line: 875, column: 11, scope: !11126)
!11137 = distinct !DISubprogram(name: "DENORMAL", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8DENORMAL17h065d9fc3b4ab566bE", scope: !11127, file: !8159, line: 460, type: !11129, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11138)
!11138 = !{!11139}
!11139 = !DILocalVariable(name: "self", arg: 1, scope: !11140, file: !11134, line: 8, type: !10775)
!11140 = !DILexicalBlockFile(scope: !11137, file: !11134, discriminator: 0)
!11141 = !DILocation(line: 8, column: 1, scope: !11140)
!11142 = !DILocation(line: 875, column: 11, scope: !11137)
!11143 = distinct !DISubprogram(name: "DIVIDE_BY_ZERO", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIVIDE_BY_ZERO17h1af58a179486ffefE", scope: !11127, file: !8159, line: 460, type: !11129, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11144)
!11144 = !{!11145}
!11145 = !DILocalVariable(name: "self", arg: 1, scope: !11146, file: !11134, line: 8, type: !10775)
!11146 = !DILexicalBlockFile(scope: !11143, file: !11134, discriminator: 0)
!11147 = !DILocation(line: 8, column: 1, scope: !11146)
!11148 = !DILocation(line: 875, column: 11, scope: !11143)
!11149 = distinct !DISubprogram(name: "OVERFLOW", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8OVERFLOW17h82db2cc6faca880bE", scope: !11127, file: !8159, line: 460, type: !11129, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11150)
!11150 = !{!11151}
!11151 = !DILocalVariable(name: "self", arg: 1, scope: !11152, file: !11134, line: 8, type: !10775)
!11152 = !DILexicalBlockFile(scope: !11149, file: !11134, discriminator: 0)
!11153 = !DILocation(line: 8, column: 1, scope: !11152)
!11154 = !DILocation(line: 875, column: 11, scope: !11149)
!11155 = distinct !DISubprogram(name: "UNDERFLOW", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9UNDERFLOW17hb6980d9dae1240fcE", scope: !11127, file: !8159, line: 460, type: !11129, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11156)
!11156 = !{!11157}
!11157 = !DILocalVariable(name: "self", arg: 1, scope: !11158, file: !11134, line: 8, type: !10775)
!11158 = !DILexicalBlockFile(scope: !11155, file: !11134, discriminator: 0)
!11159 = !DILocation(line: 8, column: 1, scope: !11158)
!11160 = !DILocation(line: 875, column: 11, scope: !11155)
!11161 = distinct !DISubprogram(name: "PRECISION", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9PRECISION17he949839f61c9b7bdE", scope: !11127, file: !8159, line: 460, type: !11129, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11162)
!11162 = !{!11163}
!11163 = !DILocalVariable(name: "self", arg: 1, scope: !11164, file: !11134, line: 8, type: !10775)
!11164 = !DILexicalBlockFile(scope: !11161, file: !11134, discriminator: 0)
!11165 = !DILocation(line: 8, column: 1, scope: !11164)
!11166 = !DILocation(line: 875, column: 11, scope: !11161)
!11167 = distinct !DISubprogram(name: "DENORMALS_ARE_ZEROS", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DENORMALS_ARE_ZEROS17hdf2729ecb9b27663E", scope: !11127, file: !8159, line: 460, type: !11129, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11168)
!11168 = !{!11169}
!11169 = !DILocalVariable(name: "self", arg: 1, scope: !11170, file: !11134, line: 8, type: !10775)
!11170 = !DILexicalBlockFile(scope: !11167, file: !11134, discriminator: 0)
!11171 = !DILocation(line: 8, column: 1, scope: !11170)
!11172 = !DILocation(line: 875, column: 11, scope: !11167)
!11173 = distinct !DISubprogram(name: "INVALID_OPERATION_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22INVALID_OPERATION_MASK17h25e06327c9eea8bdE", scope: !11127, file: !8159, line: 460, type: !11129, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11174)
!11174 = !{!11175}
!11175 = !DILocalVariable(name: "self", arg: 1, scope: !11176, file: !11134, line: 8, type: !10775)
!11176 = !DILexicalBlockFile(scope: !11173, file: !11134, discriminator: 0)
!11177 = !DILocation(line: 8, column: 1, scope: !11176)
!11178 = !DILocation(line: 875, column: 11, scope: !11173)
!11179 = distinct !DISubprogram(name: "DENORMAL_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13DENORMAL_MASK17ha457d0bf1cd9bbddE", scope: !11127, file: !8159, line: 460, type: !11129, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11180)
!11180 = !{!11181}
!11181 = !DILocalVariable(name: "self", arg: 1, scope: !11182, file: !11134, line: 8, type: !10775)
!11182 = !DILexicalBlockFile(scope: !11179, file: !11134, discriminator: 0)
!11183 = !DILocation(line: 8, column: 1, scope: !11182)
!11184 = !DILocation(line: 875, column: 11, scope: !11179)
!11185 = distinct !DISubprogram(name: "DIVIDE_BY_ZERO_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DIVIDE_BY_ZERO_MASK17h2112fdbbf1655792E", scope: !11127, file: !8159, line: 460, type: !11129, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11186)
!11186 = !{!11187}
!11187 = !DILocalVariable(name: "self", arg: 1, scope: !11188, file: !11134, line: 8, type: !10775)
!11188 = !DILexicalBlockFile(scope: !11185, file: !11134, discriminator: 0)
!11189 = !DILocation(line: 8, column: 1, scope: !11188)
!11190 = !DILocation(line: 875, column: 11, scope: !11185)
!11191 = distinct !DISubprogram(name: "OVERFLOW_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_MASK17h77beddf6313571bfE", scope: !11127, file: !8159, line: 460, type: !11129, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11192)
!11192 = !{!11193}
!11193 = !DILocalVariable(name: "self", arg: 1, scope: !11194, file: !11134, line: 8, type: !10775)
!11194 = !DILexicalBlockFile(scope: !11191, file: !11134, discriminator: 0)
!11195 = !DILocation(line: 8, column: 1, scope: !11194)
!11196 = !DILocation(line: 875, column: 11, scope: !11191)
!11197 = distinct !DISubprogram(name: "UNDERFLOW_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14UNDERFLOW_MASK17he6eb768bd958df4eE", scope: !11127, file: !8159, line: 460, type: !11129, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11198)
!11198 = !{!11199}
!11199 = !DILocalVariable(name: "self", arg: 1, scope: !11200, file: !11134, line: 8, type: !10775)
!11200 = !DILexicalBlockFile(scope: !11197, file: !11134, discriminator: 0)
!11201 = !DILocation(line: 8, column: 1, scope: !11200)
!11202 = !DILocation(line: 875, column: 11, scope: !11197)
!11203 = distinct !DISubprogram(name: "PRECISION_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PRECISION_MASK17h5d5b9c13b4da5f6cE", scope: !11127, file: !8159, line: 460, type: !11129, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11204)
!11204 = !{!11205}
!11205 = !DILocalVariable(name: "self", arg: 1, scope: !11206, file: !11134, line: 8, type: !10775)
!11206 = !DILexicalBlockFile(scope: !11203, file: !11134, discriminator: 0)
!11207 = !DILocation(line: 8, column: 1, scope: !11206)
!11208 = !DILocation(line: 875, column: 11, scope: !11203)
!11209 = distinct !DISubprogram(name: "ROUNDING_CONTROL_NEGATIVE", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_NEGATIVE17he5b85d39ca7e1ecaE", scope: !11127, file: !8159, line: 460, type: !11129, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11210)
!11210 = !{!11211}
!11211 = !DILocalVariable(name: "self", arg: 1, scope: !11212, file: !11134, line: 8, type: !10775)
!11212 = !DILexicalBlockFile(scope: !11209, file: !11134, discriminator: 0)
!11213 = !DILocation(line: 8, column: 1, scope: !11212)
!11214 = !DILocation(line: 875, column: 11, scope: !11209)
!11215 = distinct !DISubprogram(name: "ROUNDING_CONTROL_POSITIVE", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_POSITIVE17he1ba0ecd7379b7e2E", scope: !11127, file: !8159, line: 460, type: !11129, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11216)
!11216 = !{!11217}
!11217 = !DILocalVariable(name: "self", arg: 1, scope: !11218, file: !11134, line: 8, type: !10775)
!11218 = !DILexicalBlockFile(scope: !11215, file: !11134, discriminator: 0)
!11219 = !DILocation(line: 8, column: 1, scope: !11218)
!11220 = !DILocation(line: 875, column: 11, scope: !11215)
!11221 = distinct !DISubprogram(name: "ROUNDING_CONTROL_ZERO", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21ROUNDING_CONTROL_ZERO17h052c59ca37c8ff53E", scope: !11127, file: !8159, line: 460, type: !11129, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11222)
!11222 = !{!11223}
!11223 = !DILocalVariable(name: "self", arg: 1, scope: !11224, file: !11134, line: 8, type: !10775)
!11224 = !DILexicalBlockFile(scope: !11221, file: !11134, discriminator: 0)
!11225 = !DILocation(line: 8, column: 1, scope: !11224)
!11226 = !DILocation(line: 875, column: 11, scope: !11221)
!11227 = distinct !DISubprogram(name: "FLUSH_TO_ZERO", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13FLUSH_TO_ZERO17h25f100b71a6432caE", scope: !11127, file: !8159, line: 460, type: !11129, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11228)
!11228 = !{!11229}
!11229 = !DILocalVariable(name: "self", arg: 1, scope: !11230, file: !11134, line: 8, type: !10775)
!11230 = !DILexicalBlockFile(scope: !11227, file: !11134, discriminator: 0)
!11231 = !DILocation(line: 8, column: 1, scope: !11230)
!11232 = !DILocation(line: 875, column: 11, scope: !11227)
!11233 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17he4ec8107fdccda97E", scope: !11234, file: !8159, line: 434, type: !11236, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11242)
!11234 = !DINamespace(name: "{impl#9}", scope: !11235)
!11235 = !DINamespace(name: "rflags", scope: !779)
!11236 = !DISubroutineType(types: !11237)
!11237 = !{!188, !11238, !206}
!11238 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::rflags::RFlags", baseType: !11239, size: 64, align: 64, dwarfAddressSpace: 0)
!11239 = !DICompositeType(tag: DW_TAG_structure_type, name: "RFlags", scope: !11235, file: !2, size: 64, align: 64, elements: !11240, templateParams: !19, identifier: "b5d37f69d1eeafaac4934d888977b53e")
!11240 = !{!11241}
!11241 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !11239, file: !2, baseType: !18, size: 64, align: 64)
!11242 = !{!11243, !11244, !11245, !11247, !11249, !11251, !11253, !11255, !11257, !11259, !11261, !11263, !11265, !11267, !11269, !11271, !11273, !11275, !11277, !11279, !11281, !11283, !11285, !11287, !11289, !11291, !11293, !11295, !11297, !11299, !11301, !11303, !11305, !11307, !11309, !11311, !11313, !11315, !11317, !11319, !11321, !11323, !11325, !11327, !11329, !11331, !11333, !11335, !11337, !11339, !11341, !11343, !11345, !11347, !11349, !11351, !11353, !11355, !11357, !11359, !11361, !11363, !11365, !11367, !11369, !11371, !11373, !11375, !11377, !11379, !11381, !11383, !11385, !11387, !11389, !11391, !11393, !11395, !11397, !11399, !11401, !11403, !11405, !11407}
!11243 = !DILocalVariable(name: "self", arg: 1, scope: !11233, file: !8159, line: 434, type: !11238)
!11244 = !DILocalVariable(name: "f", arg: 2, scope: !11233, file: !8159, line: 434, type: !206)
!11245 = !DILocalVariable(name: "first", scope: !11246, file: !8159, line: 471, type: !306, align: 1)
!11246 = distinct !DILexicalBlock(scope: !11233, file: !8159, line: 471, column: 17)
!11247 = !DILocalVariable(name: "residual", scope: !11248, file: !8159, line: 475, type: !8174, align: 1)
!11248 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 47)
!11249 = !DILocalVariable(name: "val", scope: !11250, file: !8159, line: 475, type: !7, align: 1)
!11250 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 29)
!11251 = !DILocalVariable(name: "residual", scope: !11252, file: !8159, line: 478, type: !8174, align: 1)
!11252 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 70)
!11253 = !DILocalVariable(name: "val", scope: !11254, file: !8159, line: 478, type: !7, align: 1)
!11254 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 25)
!11255 = !DILocalVariable(name: "residual", scope: !11256, file: !8159, line: 475, type: !8174, align: 1)
!11256 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 47)
!11257 = !DILocalVariable(name: "val", scope: !11258, file: !8159, line: 475, type: !7, align: 1)
!11258 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 29)
!11259 = !DILocalVariable(name: "residual", scope: !11260, file: !8159, line: 478, type: !8174, align: 1)
!11260 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 70)
!11261 = !DILocalVariable(name: "val", scope: !11262, file: !8159, line: 478, type: !7, align: 1)
!11262 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 25)
!11263 = !DILocalVariable(name: "residual", scope: !11264, file: !8159, line: 475, type: !8174, align: 1)
!11264 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 47)
!11265 = !DILocalVariable(name: "val", scope: !11266, file: !8159, line: 475, type: !7, align: 1)
!11266 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 29)
!11267 = !DILocalVariable(name: "residual", scope: !11268, file: !8159, line: 478, type: !8174, align: 1)
!11268 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 70)
!11269 = !DILocalVariable(name: "val", scope: !11270, file: !8159, line: 478, type: !7, align: 1)
!11270 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 25)
!11271 = !DILocalVariable(name: "residual", scope: !11272, file: !8159, line: 475, type: !8174, align: 1)
!11272 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 47)
!11273 = !DILocalVariable(name: "val", scope: !11274, file: !8159, line: 475, type: !7, align: 1)
!11274 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 29)
!11275 = !DILocalVariable(name: "residual", scope: !11276, file: !8159, line: 478, type: !8174, align: 1)
!11276 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 70)
!11277 = !DILocalVariable(name: "val", scope: !11278, file: !8159, line: 478, type: !7, align: 1)
!11278 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 25)
!11279 = !DILocalVariable(name: "residual", scope: !11280, file: !8159, line: 475, type: !8174, align: 1)
!11280 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 47)
!11281 = !DILocalVariable(name: "val", scope: !11282, file: !8159, line: 475, type: !7, align: 1)
!11282 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 29)
!11283 = !DILocalVariable(name: "residual", scope: !11284, file: !8159, line: 478, type: !8174, align: 1)
!11284 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 70)
!11285 = !DILocalVariable(name: "val", scope: !11286, file: !8159, line: 478, type: !7, align: 1)
!11286 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 25)
!11287 = !DILocalVariable(name: "residual", scope: !11288, file: !8159, line: 475, type: !8174, align: 1)
!11288 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 47)
!11289 = !DILocalVariable(name: "val", scope: !11290, file: !8159, line: 475, type: !7, align: 1)
!11290 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 29)
!11291 = !DILocalVariable(name: "residual", scope: !11292, file: !8159, line: 478, type: !8174, align: 1)
!11292 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 70)
!11293 = !DILocalVariable(name: "val", scope: !11294, file: !8159, line: 478, type: !7, align: 1)
!11294 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 25)
!11295 = !DILocalVariable(name: "residual", scope: !11296, file: !8159, line: 475, type: !8174, align: 1)
!11296 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 47)
!11297 = !DILocalVariable(name: "val", scope: !11298, file: !8159, line: 475, type: !7, align: 1)
!11298 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 29)
!11299 = !DILocalVariable(name: "residual", scope: !11300, file: !8159, line: 478, type: !8174, align: 1)
!11300 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 70)
!11301 = !DILocalVariable(name: "val", scope: !11302, file: !8159, line: 478, type: !7, align: 1)
!11302 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 25)
!11303 = !DILocalVariable(name: "residual", scope: !11304, file: !8159, line: 475, type: !8174, align: 1)
!11304 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 47)
!11305 = !DILocalVariable(name: "val", scope: !11306, file: !8159, line: 475, type: !7, align: 1)
!11306 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 29)
!11307 = !DILocalVariable(name: "residual", scope: !11308, file: !8159, line: 478, type: !8174, align: 1)
!11308 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 70)
!11309 = !DILocalVariable(name: "val", scope: !11310, file: !8159, line: 478, type: !7, align: 1)
!11310 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 25)
!11311 = !DILocalVariable(name: "residual", scope: !11312, file: !8159, line: 475, type: !8174, align: 1)
!11312 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 47)
!11313 = !DILocalVariable(name: "val", scope: !11314, file: !8159, line: 475, type: !7, align: 1)
!11314 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 29)
!11315 = !DILocalVariable(name: "residual", scope: !11316, file: !8159, line: 478, type: !8174, align: 1)
!11316 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 70)
!11317 = !DILocalVariable(name: "val", scope: !11318, file: !8159, line: 478, type: !7, align: 1)
!11318 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 25)
!11319 = !DILocalVariable(name: "residual", scope: !11320, file: !8159, line: 475, type: !8174, align: 1)
!11320 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 47)
!11321 = !DILocalVariable(name: "val", scope: !11322, file: !8159, line: 475, type: !7, align: 1)
!11322 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 29)
!11323 = !DILocalVariable(name: "residual", scope: !11324, file: !8159, line: 478, type: !8174, align: 1)
!11324 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 70)
!11325 = !DILocalVariable(name: "val", scope: !11326, file: !8159, line: 478, type: !7, align: 1)
!11326 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 25)
!11327 = !DILocalVariable(name: "residual", scope: !11328, file: !8159, line: 475, type: !8174, align: 1)
!11328 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 47)
!11329 = !DILocalVariable(name: "val", scope: !11330, file: !8159, line: 475, type: !7, align: 1)
!11330 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 29)
!11331 = !DILocalVariable(name: "residual", scope: !11332, file: !8159, line: 478, type: !8174, align: 1)
!11332 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 70)
!11333 = !DILocalVariable(name: "val", scope: !11334, file: !8159, line: 478, type: !7, align: 1)
!11334 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 25)
!11335 = !DILocalVariable(name: "residual", scope: !11336, file: !8159, line: 475, type: !8174, align: 1)
!11336 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 47)
!11337 = !DILocalVariable(name: "val", scope: !11338, file: !8159, line: 475, type: !7, align: 1)
!11338 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 29)
!11339 = !DILocalVariable(name: "residual", scope: !11340, file: !8159, line: 478, type: !8174, align: 1)
!11340 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 70)
!11341 = !DILocalVariable(name: "val", scope: !11342, file: !8159, line: 478, type: !7, align: 1)
!11342 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 25)
!11343 = !DILocalVariable(name: "residual", scope: !11344, file: !8159, line: 475, type: !8174, align: 1)
!11344 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 47)
!11345 = !DILocalVariable(name: "val", scope: !11346, file: !8159, line: 475, type: !7, align: 1)
!11346 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 29)
!11347 = !DILocalVariable(name: "residual", scope: !11348, file: !8159, line: 478, type: !8174, align: 1)
!11348 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 70)
!11349 = !DILocalVariable(name: "val", scope: !11350, file: !8159, line: 478, type: !7, align: 1)
!11350 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 25)
!11351 = !DILocalVariable(name: "residual", scope: !11352, file: !8159, line: 475, type: !8174, align: 1)
!11352 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 47)
!11353 = !DILocalVariable(name: "val", scope: !11354, file: !8159, line: 475, type: !7, align: 1)
!11354 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 29)
!11355 = !DILocalVariable(name: "residual", scope: !11356, file: !8159, line: 478, type: !8174, align: 1)
!11356 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 70)
!11357 = !DILocalVariable(name: "val", scope: !11358, file: !8159, line: 478, type: !7, align: 1)
!11358 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 25)
!11359 = !DILocalVariable(name: "residual", scope: !11360, file: !8159, line: 475, type: !8174, align: 1)
!11360 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 47)
!11361 = !DILocalVariable(name: "val", scope: !11362, file: !8159, line: 475, type: !7, align: 1)
!11362 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 29)
!11363 = !DILocalVariable(name: "residual", scope: !11364, file: !8159, line: 478, type: !8174, align: 1)
!11364 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 70)
!11365 = !DILocalVariable(name: "val", scope: !11366, file: !8159, line: 478, type: !7, align: 1)
!11366 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 25)
!11367 = !DILocalVariable(name: "residual", scope: !11368, file: !8159, line: 475, type: !8174, align: 1)
!11368 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 47)
!11369 = !DILocalVariable(name: "val", scope: !11370, file: !8159, line: 475, type: !7, align: 1)
!11370 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 29)
!11371 = !DILocalVariable(name: "residual", scope: !11372, file: !8159, line: 478, type: !8174, align: 1)
!11372 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 70)
!11373 = !DILocalVariable(name: "val", scope: !11374, file: !8159, line: 478, type: !7, align: 1)
!11374 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 25)
!11375 = !DILocalVariable(name: "residual", scope: !11376, file: !8159, line: 475, type: !8174, align: 1)
!11376 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 47)
!11377 = !DILocalVariable(name: "val", scope: !11378, file: !8159, line: 475, type: !7, align: 1)
!11378 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 29)
!11379 = !DILocalVariable(name: "residual", scope: !11380, file: !8159, line: 478, type: !8174, align: 1)
!11380 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 70)
!11381 = !DILocalVariable(name: "val", scope: !11382, file: !8159, line: 478, type: !7, align: 1)
!11382 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 25)
!11383 = !DILocalVariable(name: "residual", scope: !11384, file: !8159, line: 475, type: !8174, align: 1)
!11384 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 47)
!11385 = !DILocalVariable(name: "val", scope: !11386, file: !8159, line: 475, type: !7, align: 1)
!11386 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 475, column: 29)
!11387 = !DILocalVariable(name: "residual", scope: !11388, file: !8159, line: 478, type: !8174, align: 1)
!11388 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 70)
!11389 = !DILocalVariable(name: "val", scope: !11390, file: !8159, line: 478, type: !7, align: 1)
!11390 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 478, column: 25)
!11391 = !DILocalVariable(name: "extra_bits", scope: !11392, file: !8159, line: 481, type: !18, align: 8)
!11392 = distinct !DILexicalBlock(scope: !11246, file: !8159, line: 481, column: 17)
!11393 = !DILocalVariable(name: "residual", scope: !11394, file: !8159, line: 484, type: !8174, align: 1)
!11394 = distinct !DILexicalBlock(scope: !11392, file: !8159, line: 484, column: 43)
!11395 = !DILocalVariable(name: "val", scope: !11396, file: !8159, line: 484, type: !7, align: 1)
!11396 = distinct !DILexicalBlock(scope: !11392, file: !8159, line: 484, column: 25)
!11397 = !DILocalVariable(name: "residual", scope: !11398, file: !8159, line: 487, type: !8174, align: 1)
!11398 = distinct !DILexicalBlock(scope: !11392, file: !8159, line: 487, column: 38)
!11399 = !DILocalVariable(name: "val", scope: !11400, file: !8159, line: 487, type: !7, align: 1)
!11400 = distinct !DILexicalBlock(scope: !11392, file: !8159, line: 487, column: 21)
!11401 = !DILocalVariable(name: "residual", scope: !11402, file: !8159, line: 488, type: !8174, align: 1)
!11402 = distinct !DILexicalBlock(scope: !11392, file: !8159, line: 488, column: 70)
!11403 = !DILocalVariable(name: "val", scope: !11404, file: !8159, line: 488, type: !7, align: 1)
!11404 = distinct !DILexicalBlock(scope: !11392, file: !8159, line: 488, column: 21)
!11405 = !DILocalVariable(name: "residual", scope: !11406, file: !8159, line: 491, type: !8174, align: 1)
!11406 = distinct !DILexicalBlock(scope: !11392, file: !8159, line: 491, column: 43)
!11407 = !DILocalVariable(name: "val", scope: !11408, file: !8159, line: 491, type: !7, align: 1)
!11408 = distinct !DILexicalBlock(scope: !11392, file: !8159, line: 491, column: 21)
!11409 = !DILocation(line: 475, column: 47, scope: !11248)
!11410 = !DILocation(line: 475, column: 29, scope: !11250)
!11411 = !DILocation(line: 478, column: 70, scope: !11252)
!11412 = !DILocation(line: 478, column: 25, scope: !11254)
!11413 = !DILocation(line: 475, column: 47, scope: !11256)
!11414 = !DILocation(line: 475, column: 29, scope: !11258)
!11415 = !DILocation(line: 478, column: 70, scope: !11260)
!11416 = !DILocation(line: 478, column: 25, scope: !11262)
!11417 = !DILocation(line: 475, column: 47, scope: !11264)
!11418 = !DILocation(line: 475, column: 29, scope: !11266)
!11419 = !DILocation(line: 478, column: 70, scope: !11268)
!11420 = !DILocation(line: 478, column: 25, scope: !11270)
!11421 = !DILocation(line: 475, column: 47, scope: !11272)
!11422 = !DILocation(line: 475, column: 29, scope: !11274)
!11423 = !DILocation(line: 478, column: 70, scope: !11276)
!11424 = !DILocation(line: 478, column: 25, scope: !11278)
!11425 = !DILocation(line: 475, column: 47, scope: !11280)
!11426 = !DILocation(line: 475, column: 29, scope: !11282)
!11427 = !DILocation(line: 478, column: 70, scope: !11284)
!11428 = !DILocation(line: 478, column: 25, scope: !11286)
!11429 = !DILocation(line: 475, column: 47, scope: !11288)
!11430 = !DILocation(line: 475, column: 29, scope: !11290)
!11431 = !DILocation(line: 478, column: 70, scope: !11292)
!11432 = !DILocation(line: 478, column: 25, scope: !11294)
!11433 = !DILocation(line: 475, column: 47, scope: !11296)
!11434 = !DILocation(line: 475, column: 29, scope: !11298)
!11435 = !DILocation(line: 478, column: 70, scope: !11300)
!11436 = !DILocation(line: 478, column: 25, scope: !11302)
!11437 = !DILocation(line: 475, column: 47, scope: !11304)
!11438 = !DILocation(line: 475, column: 29, scope: !11306)
!11439 = !DILocation(line: 478, column: 70, scope: !11308)
!11440 = !DILocation(line: 478, column: 25, scope: !11310)
!11441 = !DILocation(line: 475, column: 47, scope: !11312)
!11442 = !DILocation(line: 475, column: 29, scope: !11314)
!11443 = !DILocation(line: 478, column: 70, scope: !11316)
!11444 = !DILocation(line: 478, column: 25, scope: !11318)
!11445 = !DILocation(line: 475, column: 47, scope: !11320)
!11446 = !DILocation(line: 475, column: 29, scope: !11322)
!11447 = !DILocation(line: 478, column: 70, scope: !11324)
!11448 = !DILocation(line: 478, column: 25, scope: !11326)
!11449 = !DILocation(line: 475, column: 47, scope: !11328)
!11450 = !DILocation(line: 475, column: 29, scope: !11330)
!11451 = !DILocation(line: 478, column: 70, scope: !11332)
!11452 = !DILocation(line: 478, column: 25, scope: !11334)
!11453 = !DILocation(line: 475, column: 47, scope: !11336)
!11454 = !DILocation(line: 475, column: 29, scope: !11338)
!11455 = !DILocation(line: 478, column: 70, scope: !11340)
!11456 = !DILocation(line: 478, column: 25, scope: !11342)
!11457 = !DILocation(line: 475, column: 47, scope: !11344)
!11458 = !DILocation(line: 475, column: 29, scope: !11346)
!11459 = !DILocation(line: 478, column: 70, scope: !11348)
!11460 = !DILocation(line: 478, column: 25, scope: !11350)
!11461 = !DILocation(line: 475, column: 47, scope: !11352)
!11462 = !DILocation(line: 475, column: 29, scope: !11354)
!11463 = !DILocation(line: 478, column: 70, scope: !11356)
!11464 = !DILocation(line: 478, column: 25, scope: !11358)
!11465 = !DILocation(line: 475, column: 47, scope: !11360)
!11466 = !DILocation(line: 475, column: 29, scope: !11362)
!11467 = !DILocation(line: 478, column: 70, scope: !11364)
!11468 = !DILocation(line: 478, column: 25, scope: !11366)
!11469 = !DILocation(line: 475, column: 47, scope: !11368)
!11470 = !DILocation(line: 475, column: 29, scope: !11370)
!11471 = !DILocation(line: 478, column: 70, scope: !11372)
!11472 = !DILocation(line: 478, column: 25, scope: !11374)
!11473 = !DILocation(line: 475, column: 47, scope: !11376)
!11474 = !DILocation(line: 475, column: 29, scope: !11378)
!11475 = !DILocation(line: 478, column: 70, scope: !11380)
!11476 = !DILocation(line: 478, column: 25, scope: !11382)
!11477 = !DILocation(line: 475, column: 47, scope: !11384)
!11478 = !DILocation(line: 475, column: 29, scope: !11386)
!11479 = !DILocation(line: 478, column: 70, scope: !11388)
!11480 = !DILocation(line: 478, column: 25, scope: !11390)
!11481 = !DILocation(line: 484, column: 43, scope: !11394)
!11482 = !DILocation(line: 484, column: 25, scope: !11396)
!11483 = !DILocation(line: 487, column: 38, scope: !11398)
!11484 = !DILocation(line: 487, column: 21, scope: !11400)
!11485 = !DILocation(line: 488, column: 70, scope: !11402)
!11486 = !DILocation(line: 488, column: 21, scope: !11404)
!11487 = !DILocation(line: 491, column: 43, scope: !11406)
!11488 = !DILocation(line: 491, column: 21, scope: !11408)
!11489 = !DILocation(line: 434, column: 20, scope: !11233)
!11490 = !DILocation(line: 434, column: 27, scope: !11233)
!11491 = !DILocation(line: 471, column: 21, scope: !11246)
!11492 = !DILocation(line: 481, column: 21, scope: !11392)
!11493 = !DILocation(line: 471, column: 33, scope: !11233)
!11494 = !DILocation(line: 473, column: 46, scope: !11246)
!11495 = !DILocation(line: 474, column: 29, scope: !11246)
!11496 = !DILocation(line: 474, column: 28, scope: !11246)
!11497 = !DILocation(line: 477, column: 25, scope: !11246)
!11498 = !DILocation(line: 478, column: 25, scope: !11246)
!11499 = !DILocation(line: 475, column: 29, scope: !11246)
!11500 = !DILocation(line: 475, column: 29, scope: !11248)
!11501 = !DILocation(line: 494, column: 14, scope: !11233)
!11502 = !DILocation(line: 478, column: 25, scope: !11252)
!11503 = !DILocation(line: 475, column: 29, scope: !11256)
!11504 = !DILocation(line: 478, column: 25, scope: !11260)
!11505 = !DILocation(line: 475, column: 29, scope: !11264)
!11506 = !DILocation(line: 478, column: 25, scope: !11268)
!11507 = !DILocation(line: 475, column: 29, scope: !11272)
!11508 = !DILocation(line: 478, column: 25, scope: !11276)
!11509 = !DILocation(line: 475, column: 29, scope: !11280)
!11510 = !DILocation(line: 478, column: 25, scope: !11284)
!11511 = !DILocation(line: 475, column: 29, scope: !11288)
!11512 = !DILocation(line: 478, column: 25, scope: !11292)
!11513 = !DILocation(line: 475, column: 29, scope: !11296)
!11514 = !DILocation(line: 478, column: 25, scope: !11300)
!11515 = !DILocation(line: 475, column: 29, scope: !11304)
!11516 = !DILocation(line: 478, column: 25, scope: !11308)
!11517 = !DILocation(line: 475, column: 29, scope: !11312)
!11518 = !DILocation(line: 478, column: 25, scope: !11316)
!11519 = !DILocation(line: 475, column: 29, scope: !11320)
!11520 = !DILocation(line: 478, column: 25, scope: !11324)
!11521 = !DILocation(line: 475, column: 29, scope: !11328)
!11522 = !DILocation(line: 478, column: 25, scope: !11332)
!11523 = !DILocation(line: 475, column: 29, scope: !11336)
!11524 = !DILocation(line: 478, column: 25, scope: !11340)
!11525 = !DILocation(line: 475, column: 29, scope: !11344)
!11526 = !DILocation(line: 478, column: 25, scope: !11348)
!11527 = !DILocation(line: 475, column: 29, scope: !11352)
!11528 = !DILocation(line: 478, column: 25, scope: !11356)
!11529 = !DILocation(line: 475, column: 29, scope: !11360)
!11530 = !DILocation(line: 478, column: 25, scope: !11364)
!11531 = !DILocation(line: 475, column: 29, scope: !11368)
!11532 = !DILocation(line: 478, column: 25, scope: !11372)
!11533 = !DILocation(line: 475, column: 29, scope: !11376)
!11534 = !DILocation(line: 478, column: 25, scope: !11380)
!11535 = !DILocation(line: 481, column: 34, scope: !11246)
!11536 = !DILocation(line: 481, column: 47, scope: !11246)
!11537 = !DILocation(line: 481, column: 46, scope: !11246)
!11538 = !DILocation(line: 482, column: 20, scope: !11392)
!11539 = !DILocation(line: 475, column: 29, scope: !11384)
!11540 = !DILocation(line: 478, column: 25, scope: !11388)
!11541 = !DILocation(line: 490, column: 20, scope: !11392)
!11542 = !DILocation(line: 483, column: 25, scope: !11392)
!11543 = !DILocation(line: 483, column: 24, scope: !11392)
!11544 = !DILocation(line: 486, column: 21, scope: !11392)
!11545 = !DILocation(line: 487, column: 21, scope: !11392)
!11546 = !DILocation(line: 484, column: 25, scope: !11392)
!11547 = !DILocation(line: 484, column: 25, scope: !11394)
!11548 = !DILocation(line: 488, column: 21, scope: !11392)
!11549 = !DILocation(line: 487, column: 21, scope: !11398)
!11550 = !DILocation(line: 488, column: 21, scope: !11402)
!11551 = !DILocation(line: 493, column: 17, scope: !11392)
!11552 = !DILocation(line: 491, column: 21, scope: !11392)
!11553 = !DILocation(line: 491, column: 21, scope: !11406)
!11554 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hbe61e28a08236ee9E", scope: !11555, file: !8159, line: 497, type: !11236, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11556)
!11555 = !DINamespace(name: "{impl#10}", scope: !11235)
!11556 = !{!11557, !11558}
!11557 = !DILocalVariable(name: "self", arg: 1, scope: !11554, file: !8159, line: 497, type: !11238)
!11558 = !DILocalVariable(name: "f", arg: 2, scope: !11554, file: !8159, line: 497, type: !206)
!11559 = !DILocation(line: 497, column: 20, scope: !11554)
!11560 = !DILocation(line: 497, column: 27, scope: !11554)
!11561 = !DILocation(line: 498, column: 17, scope: !11554)
!11562 = !DILocation(line: 499, column: 14, scope: !11554)
!11563 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h22814b5c89cc5dd8E", scope: !11564, file: !8159, line: 502, type: !11236, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11565)
!11564 = !DINamespace(name: "{impl#11}", scope: !11235)
!11565 = !{!11566, !11567}
!11566 = !DILocalVariable(name: "self", arg: 1, scope: !11563, file: !8159, line: 502, type: !11238)
!11567 = !DILocalVariable(name: "f", arg: 2, scope: !11563, file: !8159, line: 502, type: !206)
!11568 = !DILocation(line: 502, column: 20, scope: !11563)
!11569 = !DILocation(line: 502, column: 27, scope: !11563)
!11570 = !DILocation(line: 503, column: 17, scope: !11563)
!11571 = !DILocation(line: 504, column: 14, scope: !11563)
!11572 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17ha505d4a2d25d3ac8E", scope: !11573, file: !8159, line: 507, type: !11236, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11574)
!11573 = !DINamespace(name: "{impl#12}", scope: !11235)
!11574 = !{!11575, !11576}
!11575 = !DILocalVariable(name: "self", arg: 1, scope: !11572, file: !8159, line: 507, type: !11238)
!11576 = !DILocalVariable(name: "f", arg: 2, scope: !11572, file: !8159, line: 507, type: !206)
!11577 = !DILocation(line: 507, column: 20, scope: !11572)
!11578 = !DILocation(line: 507, column: 27, scope: !11572)
!11579 = !DILocation(line: 508, column: 17, scope: !11572)
!11580 = !DILocation(line: 509, column: 14, scope: !11572)
!11581 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h3081e11c3d00e38aE", scope: !11582, file: !8159, line: 512, type: !11236, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11583)
!11582 = !DINamespace(name: "{impl#13}", scope: !11235)
!11583 = !{!11584, !11585}
!11584 = !DILocalVariable(name: "self", arg: 1, scope: !11581, file: !8159, line: 512, type: !11238)
!11585 = !DILocalVariable(name: "f", arg: 2, scope: !11581, file: !8159, line: 512, type: !206)
!11586 = !DILocation(line: 512, column: 20, scope: !11581)
!11587 = !DILocation(line: 512, column: 27, scope: !11581)
!11588 = !DILocation(line: 513, column: 17, scope: !11581)
!11589 = !DILocation(line: 514, column: 14, scope: !11581)
!11590 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers6rflags6RFlags3all17hf5e770e9a0530debE", scope: !11239, file: !8159, line: 532, type: !11591, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !19)
!11591 = !DISubroutineType(types: !11592)
!11592 = !{!11239}
!11593 = !DILocation(line: 533, column: 17, scope: !11590)
!11594 = !DILocation(line: 541, column: 14, scope: !11590)
!11595 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers6rflags6RFlags4bits17h31a9e1ae11420909E", scope: !11239, file: !8159, line: 545, type: !11596, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11598)
!11596 = !DISubroutineType(types: !11597)
!11597 = !{!18, !11238}
!11598 = !{!11599}
!11599 = !DILocalVariable(name: "self", arg: 1, scope: !11595, file: !8159, line: 545, type: !11238)
!11600 = !DILocation(line: 545, column: 31, scope: !11595)
!11601 = !DILocation(line: 546, column: 17, scope: !11595)
!11602 = !DILocation(line: 547, column: 14, scope: !11595)
!11603 = distinct !DISubprogram(name: "ID", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$2ID17hc04c7f2e94983af3E", scope: !11604, file: !8159, line: 460, type: !11606, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11608)
!11604 = !DINamespace(name: "{impl#0}", scope: !11605)
!11605 = !DINamespace(name: "fmt", scope: !11234)
!11606 = !DISubroutineType(types: !11607)
!11607 = !{!306, !11238}
!11608 = !{!11609}
!11609 = !DILocalVariable(name: "self", arg: 1, scope: !11610, file: !11611, line: 8, type: !11238)
!11610 = !DILexicalBlockFile(scope: !11603, file: !11611, discriminator: 0)
!11611 = !DIFile(filename: "src/registers/rflags.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "98fc6bdf648638d8096c72f422ccab4e")
!11612 = !DILocation(line: 8, column: 1, scope: !11610)
!11613 = !DILocation(line: 875, column: 11, scope: !11603)
!11614 = distinct !DISubprogram(name: "VIRTUAL_INTERRUPT_PENDING", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25VIRTUAL_INTERRUPT_PENDING17hda249daf871426d2E", scope: !11604, file: !8159, line: 460, type: !11606, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11615)
!11615 = !{!11616}
!11616 = !DILocalVariable(name: "self", arg: 1, scope: !11617, file: !11611, line: 8, type: !11238)
!11617 = !DILexicalBlockFile(scope: !11614, file: !11611, discriminator: 0)
!11618 = !DILocation(line: 8, column: 1, scope: !11617)
!11619 = !DILocation(line: 875, column: 11, scope: !11614)
!11620 = distinct !DISubprogram(name: "VIRTUAL_INTERRUPT", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_INTERRUPT17hafeb3ed303969048E", scope: !11604, file: !8159, line: 460, type: !11606, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11621)
!11621 = !{!11622}
!11622 = !DILocalVariable(name: "self", arg: 1, scope: !11623, file: !11611, line: 8, type: !11238)
!11623 = !DILexicalBlockFile(scope: !11620, file: !11611, discriminator: 0)
!11624 = !DILocation(line: 8, column: 1, scope: !11623)
!11625 = !DILocation(line: 875, column: 11, scope: !11620)
!11626 = distinct !DISubprogram(name: "ALIGNMENT_CHECK", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ALIGNMENT_CHECK17h1904890ec28efae1E", scope: !11604, file: !8159, line: 460, type: !11606, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11627)
!11627 = !{!11628}
!11628 = !DILocalVariable(name: "self", arg: 1, scope: !11629, file: !11611, line: 8, type: !11238)
!11629 = !DILexicalBlockFile(scope: !11626, file: !11611, discriminator: 0)
!11630 = !DILocation(line: 8, column: 1, scope: !11629)
!11631 = !DILocation(line: 875, column: 11, scope: !11626)
!11632 = distinct !DISubprogram(name: "VIRTUAL_8086_MODE", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_8086_MODE17h17c0ba0bcc66f58dE", scope: !11604, file: !8159, line: 460, type: !11606, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11633)
!11633 = !{!11634}
!11634 = !DILocalVariable(name: "self", arg: 1, scope: !11635, file: !11611, line: 8, type: !11238)
!11635 = !DILexicalBlockFile(scope: !11632, file: !11611, discriminator: 0)
!11636 = !DILocation(line: 8, column: 1, scope: !11635)
!11637 = !DILocation(line: 875, column: 11, scope: !11632)
!11638 = distinct !DISubprogram(name: "RESUME_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11RESUME_FLAG17h1d31bd80d09df8e9E", scope: !11604, file: !8159, line: 460, type: !11606, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11639)
!11639 = !{!11640}
!11640 = !DILocalVariable(name: "self", arg: 1, scope: !11641, file: !11611, line: 8, type: !11238)
!11641 = !DILexicalBlockFile(scope: !11638, file: !11611, discriminator: 0)
!11642 = !DILocation(line: 8, column: 1, scope: !11641)
!11643 = !DILocation(line: 875, column: 11, scope: !11638)
!11644 = distinct !DISubprogram(name: "NESTED_TASK", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11NESTED_TASK17h08beb38140660cacE", scope: !11604, file: !8159, line: 460, type: !11606, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11645)
!11645 = !{!11646}
!11646 = !DILocalVariable(name: "self", arg: 1, scope: !11647, file: !11611, line: 8, type: !11238)
!11647 = !DILexicalBlockFile(scope: !11644, file: !11611, discriminator: 0)
!11648 = !DILocation(line: 8, column: 1, scope: !11647)
!11649 = !DILocation(line: 875, column: 11, scope: !11644)
!11650 = distinct !DISubprogram(name: "IOPL_HIGH", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9IOPL_HIGH17h9f9fbbf89b1d7452E", scope: !11604, file: !8159, line: 460, type: !11606, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11651)
!11651 = !{!11652}
!11652 = !DILocalVariable(name: "self", arg: 1, scope: !11653, file: !11611, line: 8, type: !11238)
!11653 = !DILexicalBlockFile(scope: !11650, file: !11611, discriminator: 0)
!11654 = !DILocation(line: 8, column: 1, scope: !11653)
!11655 = !DILocation(line: 875, column: 11, scope: !11650)
!11656 = distinct !DISubprogram(name: "IOPL_LOW", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8IOPL_LOW17hb2ffbfe460b36f41E", scope: !11604, file: !8159, line: 460, type: !11606, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11657)
!11657 = !{!11658}
!11658 = !DILocalVariable(name: "self", arg: 1, scope: !11659, file: !11611, line: 8, type: !11238)
!11659 = !DILexicalBlockFile(scope: !11656, file: !11611, discriminator: 0)
!11660 = !DILocation(line: 8, column: 1, scope: !11659)
!11661 = !DILocation(line: 875, column: 11, scope: !11656)
!11662 = distinct !DISubprogram(name: "OVERFLOW_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_FLAG17hf51098e6bacf577dE", scope: !11604, file: !8159, line: 460, type: !11606, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11663)
!11663 = !{!11664}
!11664 = !DILocalVariable(name: "self", arg: 1, scope: !11665, file: !11611, line: 8, type: !11238)
!11665 = !DILexicalBlockFile(scope: !11662, file: !11611, discriminator: 0)
!11666 = !DILocation(line: 8, column: 1, scope: !11665)
!11667 = !DILocation(line: 875, column: 11, scope: !11662)
!11668 = distinct !DISubprogram(name: "DIRECTION_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIRECTION_FLAG17h83a8ccf02af5febbE", scope: !11604, file: !8159, line: 460, type: !11606, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11669)
!11669 = !{!11670}
!11670 = !DILocalVariable(name: "self", arg: 1, scope: !11671, file: !11611, line: 8, type: !11238)
!11671 = !DILexicalBlockFile(scope: !11668, file: !11611, discriminator: 0)
!11672 = !DILocation(line: 8, column: 1, scope: !11671)
!11673 = !DILocation(line: 875, column: 11, scope: !11668)
!11674 = distinct !DISubprogram(name: "INTERRUPT_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14INTERRUPT_FLAG17he8edc186cf8d6375E", scope: !11604, file: !8159, line: 460, type: !11606, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11675)
!11675 = !{!11676}
!11676 = !DILocalVariable(name: "self", arg: 1, scope: !11677, file: !11611, line: 8, type: !11238)
!11677 = !DILexicalBlockFile(scope: !11674, file: !11611, discriminator: 0)
!11678 = !DILocation(line: 8, column: 1, scope: !11677)
!11679 = !DILocation(line: 875, column: 11, scope: !11674)
!11680 = distinct !DISubprogram(name: "TRAP_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9TRAP_FLAG17h3f86428cc35b2426E", scope: !11604, file: !8159, line: 460, type: !11606, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11681)
!11681 = !{!11682}
!11682 = !DILocalVariable(name: "self", arg: 1, scope: !11683, file: !11611, line: 8, type: !11238)
!11683 = !DILexicalBlockFile(scope: !11680, file: !11611, discriminator: 0)
!11684 = !DILocation(line: 8, column: 1, scope: !11683)
!11685 = !DILocation(line: 875, column: 11, scope: !11680)
!11686 = distinct !DISubprogram(name: "SIGN_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SIGN_FLAG17had726b778bd65facE", scope: !11604, file: !8159, line: 460, type: !11606, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11687)
!11687 = !{!11688}
!11688 = !DILocalVariable(name: "self", arg: 1, scope: !11689, file: !11611, line: 8, type: !11238)
!11689 = !DILexicalBlockFile(scope: !11686, file: !11611, discriminator: 0)
!11690 = !DILocation(line: 8, column: 1, scope: !11689)
!11691 = !DILocation(line: 875, column: 11, scope: !11686)
!11692 = distinct !DISubprogram(name: "ZERO_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZERO_FLAG17h995a1d83f2653b40E", scope: !11604, file: !8159, line: 460, type: !11606, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11693)
!11693 = !{!11694}
!11694 = !DILocalVariable(name: "self", arg: 1, scope: !11695, file: !11611, line: 8, type: !11238)
!11695 = !DILexicalBlockFile(scope: !11692, file: !11611, discriminator: 0)
!11696 = !DILocation(line: 8, column: 1, scope: !11695)
!11697 = !DILocation(line: 875, column: 11, scope: !11692)
!11698 = distinct !DISubprogram(name: "AUXILIARY_CARRY_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20AUXILIARY_CARRY_FLAG17hb680795184509d60E", scope: !11604, file: !8159, line: 460, type: !11606, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11699)
!11699 = !{!11700}
!11700 = !DILocalVariable(name: "self", arg: 1, scope: !11701, file: !11611, line: 8, type: !11238)
!11701 = !DILexicalBlockFile(scope: !11698, file: !11611, discriminator: 0)
!11702 = !DILocation(line: 8, column: 1, scope: !11701)
!11703 = !DILocation(line: 875, column: 11, scope: !11698)
!11704 = distinct !DISubprogram(name: "PARITY_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PARITY_FLAG17h02e312bec7ac016eE", scope: !11604, file: !8159, line: 460, type: !11606, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11705)
!11705 = !{!11706}
!11706 = !DILocalVariable(name: "self", arg: 1, scope: !11707, file: !11611, line: 8, type: !11238)
!11707 = !DILexicalBlockFile(scope: !11704, file: !11611, discriminator: 0)
!11708 = !DILocation(line: 8, column: 1, scope: !11707)
!11709 = !DILocation(line: 875, column: 11, scope: !11704)
!11710 = distinct !DISubprogram(name: "CARRY_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CARRY_FLAG17h3c834b64c4cf1bd1E", scope: !11604, file: !8159, line: 460, type: !11606, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11711)
!11711 = !{!11712}
!11712 = !DILocalVariable(name: "self", arg: 1, scope: !11713, file: !11611, line: 8, type: !11238)
!11713 = !DILexicalBlockFile(scope: !11710, file: !11611, discriminator: 0)
!11714 = !DILocation(line: 8, column: 1, scope: !11713)
!11715 = !DILocation(line: 875, column: 11, scope: !11710)
!11716 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..CS$u20$as$u20$core..fmt..Debug$GT$3fmt17hf209fecc13cd7139E", scope: !11717, file: !5325, line: 129, type: !11718, scopeLine: 129, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11722)
!11717 = !DINamespace(name: "{impl#11}", scope: !4984)
!11718 = !DISubroutineType(types: !11719)
!11719 = !{!188, !11720, !206}
!11720 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::CS", baseType: !11721, size: 64, align: 64, dwarfAddressSpace: 0)
!11721 = !DICompositeType(tag: DW_TAG_structure_type, name: "CS", scope: !4984, file: !2, align: 8, elements: !19, identifier: "2b25c7fbd85aa749847f50e3d9f75e55")
!11722 = !{!11723, !11724}
!11723 = !DILocalVariable(name: "self", arg: 1, scope: !11716, file: !5325, line: 129, type: !11720)
!11724 = !DILocalVariable(name: "f", arg: 2, scope: !11716, file: !5325, line: 129, type: !206)
!11725 = !DILocation(line: 129, column: 10, scope: !11716)
!11726 = !DILocation(line: 129, column: 15, scope: !11716)
!11727 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..SS$u20$as$u20$core..fmt..Debug$GT$3fmt17h40b840b5cd9b08c9E", scope: !11728, file: !5325, line: 143, type: !11729, scopeLine: 143, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11733)
!11728 = !DINamespace(name: "{impl#12}", scope: !4984)
!11729 = !DISubroutineType(types: !11730)
!11730 = !{!188, !11731, !206}
!11731 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::SS", baseType: !11732, size: 64, align: 64, dwarfAddressSpace: 0)
!11732 = !DICompositeType(tag: DW_TAG_structure_type, name: "SS", scope: !4984, file: !2, align: 8, elements: !19, identifier: "22bfe32604c4a61157f4110a90a7c5a5")
!11733 = !{!11734, !11735}
!11734 = !DILocalVariable(name: "self", arg: 1, scope: !11727, file: !5325, line: 143, type: !11731)
!11735 = !DILocalVariable(name: "f", arg: 2, scope: !11727, file: !5325, line: 143, type: !206)
!11736 = !DILocation(line: 143, column: 10, scope: !11727)
!11737 = !DILocation(line: 143, column: 15, scope: !11727)
!11738 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..DS$u20$as$u20$core..fmt..Debug$GT$3fmt17hc567d67fc375038eE", scope: !11739, file: !5325, line: 149, type: !11740, scopeLine: 149, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11744)
!11739 = !DINamespace(name: "{impl#13}", scope: !4984)
!11740 = !DISubroutineType(types: !11741)
!11741 = !{!188, !11742, !206}
!11742 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::DS", baseType: !11743, size: 64, align: 64, dwarfAddressSpace: 0)
!11743 = !DICompositeType(tag: DW_TAG_structure_type, name: "DS", scope: !4984, file: !2, align: 8, elements: !19, identifier: "cfd73e612095ae079b06950a725204c8")
!11744 = !{!11745, !11746}
!11745 = !DILocalVariable(name: "self", arg: 1, scope: !11738, file: !5325, line: 149, type: !11742)
!11746 = !DILocalVariable(name: "f", arg: 2, scope: !11738, file: !5325, line: 149, type: !206)
!11747 = !DILocation(line: 149, column: 10, scope: !11738)
!11748 = !DILocation(line: 149, column: 15, scope: !11738)
!11749 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..ES$u20$as$u20$core..fmt..Debug$GT$3fmt17he86b01793e6d5522E", scope: !11750, file: !5325, line: 155, type: !11751, scopeLine: 155, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11755)
!11750 = !DINamespace(name: "{impl#14}", scope: !4984)
!11751 = !DISubroutineType(types: !11752)
!11752 = !{!188, !11753, !206}
!11753 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::ES", baseType: !11754, size: 64, align: 64, dwarfAddressSpace: 0)
!11754 = !DICompositeType(tag: DW_TAG_structure_type, name: "ES", scope: !4984, file: !2, align: 8, elements: !19, identifier: "61eb10d03848a6cb5c207a5b68896fea")
!11755 = !{!11756, !11757}
!11756 = !DILocalVariable(name: "self", arg: 1, scope: !11749, file: !5325, line: 155, type: !11753)
!11757 = !DILocalVariable(name: "f", arg: 2, scope: !11749, file: !5325, line: 155, type: !206)
!11758 = !DILocation(line: 155, column: 10, scope: !11749)
!11759 = !DILocation(line: 155, column: 15, scope: !11749)
!11760 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..FS$u20$as$u20$core..fmt..Debug$GT$3fmt17hbdb7a1a9018393c4E", scope: !11761, file: !5325, line: 162, type: !11762, scopeLine: 162, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11766)
!11761 = !DINamespace(name: "{impl#15}", scope: !4984)
!11762 = !DISubroutineType(types: !11763)
!11763 = !{!188, !11764, !206}
!11764 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::FS", baseType: !11765, size: 64, align: 64, dwarfAddressSpace: 0)
!11765 = !DICompositeType(tag: DW_TAG_structure_type, name: "FS", scope: !4984, file: !2, align: 8, elements: !19, identifier: "53d08c458df236d9bc3170a9190cddf0")
!11766 = !{!11767, !11768}
!11767 = !DILocalVariable(name: "self", arg: 1, scope: !11760, file: !5325, line: 162, type: !11764)
!11768 = !DILocalVariable(name: "f", arg: 2, scope: !11760, file: !5325, line: 162, type: !206)
!11769 = !DILocation(line: 162, column: 10, scope: !11760)
!11770 = !DILocation(line: 162, column: 15, scope: !11760)
!11771 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..GS$u20$as$u20$core..fmt..Debug$GT$3fmt17h768b0e5588b3d70eE", scope: !11772, file: !5325, line: 169, type: !11773, scopeLine: 169, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11776)
!11772 = !DINamespace(name: "{impl#16}", scope: !4984)
!11773 = !DISubroutineType(types: !11774)
!11774 = !{!188, !11775, !206}
!11775 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::GS", baseType: !5003, size: 64, align: 64, dwarfAddressSpace: 0)
!11776 = !{!11777, !11778}
!11777 = !DILocalVariable(name: "self", arg: 1, scope: !11771, file: !5325, line: 169, type: !11775)
!11778 = !DILocalVariable(name: "f", arg: 2, scope: !11771, file: !5325, line: 169, type: !206)
!11779 = !DILocation(line: 169, column: 10, scope: !11771)
!11780 = !DILocation(line: 169, column: 15, scope: !11771)
!11781 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN70_$LT$x86_64..registers..xcontrol..XCr0$u20$as$u20$core..fmt..Debug$GT$3fmt17h876b213a4275ae4eE", scope: !11783, file: !11782, line: 5, type: !11785, scopeLine: 5, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11789)
!11782 = !DIFile(filename: "src/registers/xcontrol.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "314d37212b3f24120df7f188543a7013")
!11783 = !DINamespace(name: "{impl#0}", scope: !11784)
!11784 = !DINamespace(name: "xcontrol", scope: !779)
!11785 = !DISubroutineType(types: !11786)
!11786 = !{!188, !11787, !206}
!11787 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::xcontrol::XCr0", baseType: !11788, size: 64, align: 64, dwarfAddressSpace: 0)
!11788 = !DICompositeType(tag: DW_TAG_structure_type, name: "XCr0", scope: !11784, file: !2, align: 8, elements: !19, identifier: "f867eb5beeb72d03303654f325d9c244")
!11789 = !{!11790, !11791}
!11790 = !DILocalVariable(name: "self", arg: 1, scope: !11781, file: !11782, line: 5, type: !11787)
!11791 = !DILocalVariable(name: "f", arg: 2, scope: !11781, file: !11782, line: 5, type: !206)
!11792 = !DILocation(line: 5, column: 10, scope: !11781)
!11793 = !DILocation(line: 5, column: 15, scope: !11781)
!11794 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h8f0b3e6f5c08a1daE", scope: !11795, file: !8159, line: 434, type: !11796, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !11802)
!11795 = !DINamespace(name: "{impl#10}", scope: !11784)
!11796 = !DISubroutineType(types: !11797)
!11797 = !{!188, !11798, !206}
!11798 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::xcontrol::XCr0Flags", baseType: !11799, size: 64, align: 64, dwarfAddressSpace: 0)
!11799 = !DICompositeType(tag: DW_TAG_structure_type, name: "XCr0Flags", scope: !11784, file: !2, size: 64, align: 64, elements: !11800, templateParams: !19, identifier: "ace0d0e288a0d5a916e9bd0cea7ade65")
!11800 = !{!11801}
!11801 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !11799, file: !2, baseType: !18, size: 64, align: 64)
!11802 = !{!11803, !11804, !11805, !11807, !11809, !11811, !11813, !11815, !11817, !11819, !11821, !11823, !11825, !11827, !11829, !11831, !11833, !11835, !11837, !11839, !11841, !11843, !11845, !11847, !11849, !11851, !11853, !11855, !11857, !11859, !11861, !11863, !11865, !11867, !11869, !11871, !11873, !11875, !11877, !11879, !11881, !11883, !11885, !11887, !11889, !11891, !11893, !11895, !11897, !11899, !11901, !11903, !11905, !11907, !11909, !11911}
!11803 = !DILocalVariable(name: "self", arg: 1, scope: !11794, file: !8159, line: 434, type: !11798)
!11804 = !DILocalVariable(name: "f", arg: 2, scope: !11794, file: !8159, line: 434, type: !206)
!11805 = !DILocalVariable(name: "first", scope: !11806, file: !8159, line: 471, type: !306, align: 1)
!11806 = distinct !DILexicalBlock(scope: !11794, file: !8159, line: 471, column: 17)
!11807 = !DILocalVariable(name: "residual", scope: !11808, file: !8159, line: 475, type: !8174, align: 1)
!11808 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 475, column: 47)
!11809 = !DILocalVariable(name: "val", scope: !11810, file: !8159, line: 475, type: !7, align: 1)
!11810 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 475, column: 29)
!11811 = !DILocalVariable(name: "residual", scope: !11812, file: !8159, line: 478, type: !8174, align: 1)
!11812 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 478, column: 70)
!11813 = !DILocalVariable(name: "val", scope: !11814, file: !8159, line: 478, type: !7, align: 1)
!11814 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 478, column: 25)
!11815 = !DILocalVariable(name: "residual", scope: !11816, file: !8159, line: 475, type: !8174, align: 1)
!11816 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 475, column: 47)
!11817 = !DILocalVariable(name: "val", scope: !11818, file: !8159, line: 475, type: !7, align: 1)
!11818 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 475, column: 29)
!11819 = !DILocalVariable(name: "residual", scope: !11820, file: !8159, line: 478, type: !8174, align: 1)
!11820 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 478, column: 70)
!11821 = !DILocalVariable(name: "val", scope: !11822, file: !8159, line: 478, type: !7, align: 1)
!11822 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 478, column: 25)
!11823 = !DILocalVariable(name: "residual", scope: !11824, file: !8159, line: 475, type: !8174, align: 1)
!11824 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 475, column: 47)
!11825 = !DILocalVariable(name: "val", scope: !11826, file: !8159, line: 475, type: !7, align: 1)
!11826 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 475, column: 29)
!11827 = !DILocalVariable(name: "residual", scope: !11828, file: !8159, line: 478, type: !8174, align: 1)
!11828 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 478, column: 70)
!11829 = !DILocalVariable(name: "val", scope: !11830, file: !8159, line: 478, type: !7, align: 1)
!11830 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 478, column: 25)
!11831 = !DILocalVariable(name: "residual", scope: !11832, file: !8159, line: 475, type: !8174, align: 1)
!11832 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 475, column: 47)
!11833 = !DILocalVariable(name: "val", scope: !11834, file: !8159, line: 475, type: !7, align: 1)
!11834 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 475, column: 29)
!11835 = !DILocalVariable(name: "residual", scope: !11836, file: !8159, line: 478, type: !8174, align: 1)
!11836 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 478, column: 70)
!11837 = !DILocalVariable(name: "val", scope: !11838, file: !8159, line: 478, type: !7, align: 1)
!11838 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 478, column: 25)
!11839 = !DILocalVariable(name: "residual", scope: !11840, file: !8159, line: 475, type: !8174, align: 1)
!11840 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 475, column: 47)
!11841 = !DILocalVariable(name: "val", scope: !11842, file: !8159, line: 475, type: !7, align: 1)
!11842 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 475, column: 29)
!11843 = !DILocalVariable(name: "residual", scope: !11844, file: !8159, line: 478, type: !8174, align: 1)
!11844 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 478, column: 70)
!11845 = !DILocalVariable(name: "val", scope: !11846, file: !8159, line: 478, type: !7, align: 1)
!11846 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 478, column: 25)
!11847 = !DILocalVariable(name: "residual", scope: !11848, file: !8159, line: 475, type: !8174, align: 1)
!11848 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 475, column: 47)
!11849 = !DILocalVariable(name: "val", scope: !11850, file: !8159, line: 475, type: !7, align: 1)
!11850 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 475, column: 29)
!11851 = !DILocalVariable(name: "residual", scope: !11852, file: !8159, line: 478, type: !8174, align: 1)
!11852 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 478, column: 70)
!11853 = !DILocalVariable(name: "val", scope: !11854, file: !8159, line: 478, type: !7, align: 1)
!11854 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 478, column: 25)
!11855 = !DILocalVariable(name: "residual", scope: !11856, file: !8159, line: 475, type: !8174, align: 1)
!11856 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 475, column: 47)
!11857 = !DILocalVariable(name: "val", scope: !11858, file: !8159, line: 475, type: !7, align: 1)
!11858 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 475, column: 29)
!11859 = !DILocalVariable(name: "residual", scope: !11860, file: !8159, line: 478, type: !8174, align: 1)
!11860 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 478, column: 70)
!11861 = !DILocalVariable(name: "val", scope: !11862, file: !8159, line: 478, type: !7, align: 1)
!11862 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 478, column: 25)
!11863 = !DILocalVariable(name: "residual", scope: !11864, file: !8159, line: 475, type: !8174, align: 1)
!11864 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 475, column: 47)
!11865 = !DILocalVariable(name: "val", scope: !11866, file: !8159, line: 475, type: !7, align: 1)
!11866 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 475, column: 29)
!11867 = !DILocalVariable(name: "residual", scope: !11868, file: !8159, line: 478, type: !8174, align: 1)
!11868 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 478, column: 70)
!11869 = !DILocalVariable(name: "val", scope: !11870, file: !8159, line: 478, type: !7, align: 1)
!11870 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 478, column: 25)
!11871 = !DILocalVariable(name: "residual", scope: !11872, file: !8159, line: 475, type: !8174, align: 1)
!11872 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 475, column: 47)
!11873 = !DILocalVariable(name: "val", scope: !11874, file: !8159, line: 475, type: !7, align: 1)
!11874 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 475, column: 29)
!11875 = !DILocalVariable(name: "residual", scope: !11876, file: !8159, line: 478, type: !8174, align: 1)
!11876 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 478, column: 70)
!11877 = !DILocalVariable(name: "val", scope: !11878, file: !8159, line: 478, type: !7, align: 1)
!11878 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 478, column: 25)
!11879 = !DILocalVariable(name: "residual", scope: !11880, file: !8159, line: 475, type: !8174, align: 1)
!11880 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 475, column: 47)
!11881 = !DILocalVariable(name: "val", scope: !11882, file: !8159, line: 475, type: !7, align: 1)
!11882 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 475, column: 29)
!11883 = !DILocalVariable(name: "residual", scope: !11884, file: !8159, line: 478, type: !8174, align: 1)
!11884 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 478, column: 70)
!11885 = !DILocalVariable(name: "val", scope: !11886, file: !8159, line: 478, type: !7, align: 1)
!11886 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 478, column: 25)
!11887 = !DILocalVariable(name: "residual", scope: !11888, file: !8159, line: 475, type: !8174, align: 1)
!11888 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 475, column: 47)
!11889 = !DILocalVariable(name: "val", scope: !11890, file: !8159, line: 475, type: !7, align: 1)
!11890 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 475, column: 29)
!11891 = !DILocalVariable(name: "residual", scope: !11892, file: !8159, line: 478, type: !8174, align: 1)
!11892 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 478, column: 70)
!11893 = !DILocalVariable(name: "val", scope: !11894, file: !8159, line: 478, type: !7, align: 1)
!11894 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 478, column: 25)
!11895 = !DILocalVariable(name: "extra_bits", scope: !11896, file: !8159, line: 481, type: !18, align: 8)
!11896 = distinct !DILexicalBlock(scope: !11806, file: !8159, line: 481, column: 17)
!11897 = !DILocalVariable(name: "residual", scope: !11898, file: !8159, line: 484, type: !8174, align: 1)
!11898 = distinct !DILexicalBlock(scope: !11896, file: !8159, line: 484, column: 43)
!11899 = !DILocalVariable(name: "val", scope: !11900, file: !8159, line: 484, type: !7, align: 1)
!11900 = distinct !DILexicalBlock(scope: !11896, file: !8159, line: 484, column: 25)
!11901 = !DILocalVariable(name: "residual", scope: !11902, file: !8159, line: 487, type: !8174, align: 1)
!11902 = distinct !DILexicalBlock(scope: !11896, file: !8159, line: 487, column: 38)
!11903 = !DILocalVariable(name: "val", scope: !11904, file: !8159, line: 487, type: !7, align: 1)
!11904 = distinct !DILexicalBlock(scope: !11896, file: !8159, line: 487, column: 21)
!11905 = !DILocalVariable(name: "residual", scope: !11906, file: !8159, line: 488, type: !8174, align: 1)
!11906 = distinct !DILexicalBlock(scope: !11896, file: !8159, line: 488, column: 70)
!11907 = !DILocalVariable(name: "val", scope: !11908, file: !8159, line: 488, type: !7, align: 1)
!11908 = distinct !DILexicalBlock(scope: !11896, file: !8159, line: 488, column: 21)
!11909 = !DILocalVariable(name: "residual", scope: !11910, file: !8159, line: 491, type: !8174, align: 1)
!11910 = distinct !DILexicalBlock(scope: !11896, file: !8159, line: 491, column: 43)
!11911 = !DILocalVariable(name: "val", scope: !11912, file: !8159, line: 491, type: !7, align: 1)
!11912 = distinct !DILexicalBlock(scope: !11896, file: !8159, line: 491, column: 21)
!11913 = !DILocation(line: 475, column: 47, scope: !11808)
!11914 = !DILocation(line: 475, column: 29, scope: !11810)
!11915 = !DILocation(line: 478, column: 70, scope: !11812)
!11916 = !DILocation(line: 478, column: 25, scope: !11814)
!11917 = !DILocation(line: 475, column: 47, scope: !11816)
!11918 = !DILocation(line: 475, column: 29, scope: !11818)
!11919 = !DILocation(line: 478, column: 70, scope: !11820)
!11920 = !DILocation(line: 478, column: 25, scope: !11822)
!11921 = !DILocation(line: 475, column: 47, scope: !11824)
!11922 = !DILocation(line: 475, column: 29, scope: !11826)
!11923 = !DILocation(line: 478, column: 70, scope: !11828)
!11924 = !DILocation(line: 478, column: 25, scope: !11830)
!11925 = !DILocation(line: 475, column: 47, scope: !11832)
!11926 = !DILocation(line: 475, column: 29, scope: !11834)
!11927 = !DILocation(line: 478, column: 70, scope: !11836)
!11928 = !DILocation(line: 478, column: 25, scope: !11838)
!11929 = !DILocation(line: 475, column: 47, scope: !11840)
!11930 = !DILocation(line: 475, column: 29, scope: !11842)
!11931 = !DILocation(line: 478, column: 70, scope: !11844)
!11932 = !DILocation(line: 478, column: 25, scope: !11846)
!11933 = !DILocation(line: 475, column: 47, scope: !11848)
!11934 = !DILocation(line: 475, column: 29, scope: !11850)
!11935 = !DILocation(line: 478, column: 70, scope: !11852)
!11936 = !DILocation(line: 478, column: 25, scope: !11854)
!11937 = !DILocation(line: 475, column: 47, scope: !11856)
!11938 = !DILocation(line: 475, column: 29, scope: !11858)
!11939 = !DILocation(line: 478, column: 70, scope: !11860)
!11940 = !DILocation(line: 478, column: 25, scope: !11862)
!11941 = !DILocation(line: 475, column: 47, scope: !11864)
!11942 = !DILocation(line: 475, column: 29, scope: !11866)
!11943 = !DILocation(line: 478, column: 70, scope: !11868)
!11944 = !DILocation(line: 478, column: 25, scope: !11870)
!11945 = !DILocation(line: 475, column: 47, scope: !11872)
!11946 = !DILocation(line: 475, column: 29, scope: !11874)
!11947 = !DILocation(line: 478, column: 70, scope: !11876)
!11948 = !DILocation(line: 478, column: 25, scope: !11878)
!11949 = !DILocation(line: 475, column: 47, scope: !11880)
!11950 = !DILocation(line: 475, column: 29, scope: !11882)
!11951 = !DILocation(line: 478, column: 70, scope: !11884)
!11952 = !DILocation(line: 478, column: 25, scope: !11886)
!11953 = !DILocation(line: 475, column: 47, scope: !11888)
!11954 = !DILocation(line: 475, column: 29, scope: !11890)
!11955 = !DILocation(line: 478, column: 70, scope: !11892)
!11956 = !DILocation(line: 478, column: 25, scope: !11894)
!11957 = !DILocation(line: 484, column: 43, scope: !11898)
!11958 = !DILocation(line: 484, column: 25, scope: !11900)
!11959 = !DILocation(line: 487, column: 38, scope: !11902)
!11960 = !DILocation(line: 487, column: 21, scope: !11904)
!11961 = !DILocation(line: 488, column: 70, scope: !11906)
!11962 = !DILocation(line: 488, column: 21, scope: !11908)
!11963 = !DILocation(line: 491, column: 43, scope: !11910)
!11964 = !DILocation(line: 491, column: 21, scope: !11912)
!11965 = !DILocation(line: 434, column: 20, scope: !11794)
!11966 = !DILocation(line: 434, column: 27, scope: !11794)
!11967 = !DILocation(line: 471, column: 21, scope: !11806)
!11968 = !DILocation(line: 481, column: 21, scope: !11896)
!11969 = !DILocation(line: 471, column: 33, scope: !11794)
!11970 = !DILocation(line: 473, column: 46, scope: !11806)
!11971 = !DILocation(line: 474, column: 29, scope: !11806)
!11972 = !DILocation(line: 474, column: 28, scope: !11806)
!11973 = !DILocation(line: 477, column: 25, scope: !11806)
!11974 = !DILocation(line: 478, column: 25, scope: !11806)
!11975 = !DILocation(line: 475, column: 29, scope: !11806)
!11976 = !DILocation(line: 475, column: 29, scope: !11808)
!11977 = !DILocation(line: 494, column: 14, scope: !11794)
!11978 = !DILocation(line: 478, column: 25, scope: !11812)
!11979 = !DILocation(line: 475, column: 29, scope: !11816)
!11980 = !DILocation(line: 478, column: 25, scope: !11820)
!11981 = !DILocation(line: 475, column: 29, scope: !11824)
!11982 = !DILocation(line: 478, column: 25, scope: !11828)
!11983 = !DILocation(line: 475, column: 29, scope: !11832)
!11984 = !DILocation(line: 478, column: 25, scope: !11836)
!11985 = !DILocation(line: 475, column: 29, scope: !11840)
!11986 = !DILocation(line: 478, column: 25, scope: !11844)
!11987 = !DILocation(line: 475, column: 29, scope: !11848)
!11988 = !DILocation(line: 478, column: 25, scope: !11852)
!11989 = !DILocation(line: 475, column: 29, scope: !11856)
!11990 = !DILocation(line: 478, column: 25, scope: !11860)
!11991 = !DILocation(line: 475, column: 29, scope: !11864)
!11992 = !DILocation(line: 478, column: 25, scope: !11868)
!11993 = !DILocation(line: 475, column: 29, scope: !11872)
!11994 = !DILocation(line: 478, column: 25, scope: !11876)
!11995 = !DILocation(line: 475, column: 29, scope: !11880)
!11996 = !DILocation(line: 478, column: 25, scope: !11884)
!11997 = !DILocation(line: 481, column: 34, scope: !11806)
!11998 = !DILocation(line: 481, column: 47, scope: !11806)
!11999 = !DILocation(line: 481, column: 46, scope: !11806)
!12000 = !DILocation(line: 482, column: 20, scope: !11896)
!12001 = !DILocation(line: 475, column: 29, scope: !11888)
!12002 = !DILocation(line: 478, column: 25, scope: !11892)
!12003 = !DILocation(line: 490, column: 20, scope: !11896)
!12004 = !DILocation(line: 483, column: 25, scope: !11896)
!12005 = !DILocation(line: 483, column: 24, scope: !11896)
!12006 = !DILocation(line: 486, column: 21, scope: !11896)
!12007 = !DILocation(line: 487, column: 21, scope: !11896)
!12008 = !DILocation(line: 484, column: 25, scope: !11896)
!12009 = !DILocation(line: 484, column: 25, scope: !11898)
!12010 = !DILocation(line: 488, column: 21, scope: !11896)
!12011 = !DILocation(line: 487, column: 21, scope: !11902)
!12012 = !DILocation(line: 488, column: 21, scope: !11906)
!12013 = !DILocation(line: 493, column: 17, scope: !11896)
!12014 = !DILocation(line: 491, column: 21, scope: !11896)
!12015 = !DILocation(line: 491, column: 21, scope: !11910)
!12016 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hbd2c052288143e8cE", scope: !12017, file: !8159, line: 497, type: !11796, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12018)
!12017 = !DINamespace(name: "{impl#11}", scope: !11784)
!12018 = !{!12019, !12020}
!12019 = !DILocalVariable(name: "self", arg: 1, scope: !12016, file: !8159, line: 497, type: !11798)
!12020 = !DILocalVariable(name: "f", arg: 2, scope: !12016, file: !8159, line: 497, type: !206)
!12021 = !DILocation(line: 497, column: 20, scope: !12016)
!12022 = !DILocation(line: 497, column: 27, scope: !12016)
!12023 = !DILocation(line: 498, column: 17, scope: !12016)
!12024 = !DILocation(line: 499, column: 14, scope: !12016)
!12025 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h0124485fa863a98dE", scope: !12026, file: !8159, line: 502, type: !11796, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12027)
!12026 = !DINamespace(name: "{impl#12}", scope: !11784)
!12027 = !{!12028, !12029}
!12028 = !DILocalVariable(name: "self", arg: 1, scope: !12025, file: !8159, line: 502, type: !11798)
!12029 = !DILocalVariable(name: "f", arg: 2, scope: !12025, file: !8159, line: 502, type: !206)
!12030 = !DILocation(line: 502, column: 20, scope: !12025)
!12031 = !DILocation(line: 502, column: 27, scope: !12025)
!12032 = !DILocation(line: 503, column: 17, scope: !12025)
!12033 = !DILocation(line: 504, column: 14, scope: !12025)
!12034 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h39d2613df0f30cc4E", scope: !12035, file: !8159, line: 507, type: !11796, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12036)
!12035 = !DINamespace(name: "{impl#13}", scope: !11784)
!12036 = !{!12037, !12038}
!12037 = !DILocalVariable(name: "self", arg: 1, scope: !12034, file: !8159, line: 507, type: !11798)
!12038 = !DILocalVariable(name: "f", arg: 2, scope: !12034, file: !8159, line: 507, type: !206)
!12039 = !DILocation(line: 507, column: 20, scope: !12034)
!12040 = !DILocation(line: 507, column: 27, scope: !12034)
!12041 = !DILocation(line: 508, column: 17, scope: !12034)
!12042 = !DILocation(line: 509, column: 14, scope: !12034)
!12043 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hdb34dc938f78dc3bE", scope: !12044, file: !8159, line: 512, type: !11796, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12045)
!12044 = !DINamespace(name: "{impl#14}", scope: !11784)
!12045 = !{!12046, !12047}
!12046 = !DILocalVariable(name: "self", arg: 1, scope: !12043, file: !8159, line: 512, type: !11798)
!12047 = !DILocalVariable(name: "f", arg: 2, scope: !12043, file: !8159, line: 512, type: !206)
!12048 = !DILocation(line: 512, column: 20, scope: !12043)
!12049 = !DILocation(line: 512, column: 27, scope: !12043)
!12050 = !DILocation(line: 513, column: 17, scope: !12043)
!12051 = !DILocation(line: 514, column: 14, scope: !12043)
!12052 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers8xcontrol9XCr0Flags3all17h7d673b1ce424a0faE", scope: !11799, file: !8159, line: 532, type: !12053, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !19)
!12053 = !DISubroutineType(types: !12054)
!12054 = !{!11799}
!12055 = !DILocation(line: 533, column: 17, scope: !12052)
!12056 = !DILocation(line: 541, column: 14, scope: !12052)
!12057 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers8xcontrol9XCr0Flags4bits17h00d9bc0984eccde6E", scope: !11799, file: !8159, line: 545, type: !12058, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12060)
!12058 = !DISubroutineType(types: !12059)
!12059 = !{!18, !11798}
!12060 = !{!12061}
!12061 = !DILocalVariable(name: "self", arg: 1, scope: !12057, file: !8159, line: 545, type: !11798)
!12062 = !DILocation(line: 545, column: 31, scope: !12057)
!12063 = !DILocation(line: 546, column: 17, scope: !12057)
!12064 = !DILocation(line: 547, column: 14, scope: !12057)
!12065 = distinct !DISubprogram(name: "X87", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3X8717hf10fd35d5aa1afacE", scope: !12066, file: !8159, line: 460, type: !12068, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12070)
!12066 = !DINamespace(name: "{impl#0}", scope: !12067)
!12067 = !DINamespace(name: "fmt", scope: !11795)
!12068 = !DISubroutineType(types: !12069)
!12069 = !{!306, !11798}
!12070 = !{!12071}
!12071 = !DILocalVariable(name: "self", arg: 1, scope: !12072, file: !11782, line: 8, type: !11798)
!12072 = !DILexicalBlockFile(scope: !12065, file: !11782, discriminator: 0)
!12073 = !DILocation(line: 8, column: 1, scope: !12072)
!12074 = !DILocation(line: 875, column: 11, scope: !12065)
!12075 = distinct !DISubprogram(name: "SSE", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SSE17h78d5f7f46af3f5e4E", scope: !12066, file: !8159, line: 460, type: !12068, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12076)
!12076 = !{!12077}
!12077 = !DILocalVariable(name: "self", arg: 1, scope: !12078, file: !11782, line: 8, type: !11798)
!12078 = !DILexicalBlockFile(scope: !12075, file: !11782, discriminator: 0)
!12079 = !DILocation(line: 8, column: 1, scope: !12078)
!12080 = !DILocation(line: 875, column: 11, scope: !12075)
!12081 = distinct !DISubprogram(name: "AVX", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3AVX17ha60de02fb0e1d0e0E", scope: !12066, file: !8159, line: 460, type: !12068, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12082)
!12082 = !{!12083}
!12083 = !DILocalVariable(name: "self", arg: 1, scope: !12084, file: !11782, line: 8, type: !11798)
!12084 = !DILexicalBlockFile(scope: !12081, file: !11782, discriminator: 0)
!12085 = !DILocation(line: 8, column: 1, scope: !12084)
!12086 = !DILocation(line: 875, column: 11, scope: !12081)
!12087 = distinct !DISubprogram(name: "YMM", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3YMM17hb1dd5bb49cd05282E", scope: !12066, file: !8159, line: 460, type: !12068, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12088)
!12088 = !{!12089}
!12089 = !DILocalVariable(name: "self", arg: 1, scope: !12090, file: !11782, line: 8, type: !11798)
!12090 = !DILexicalBlockFile(scope: !12087, file: !11782, discriminator: 0)
!12091 = !DILocation(line: 8, column: 1, scope: !12090)
!12092 = !DILocation(line: 875, column: 11, scope: !12087)
!12093 = distinct !DISubprogram(name: "BNDREG", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDREG17h5d2ed7275ec31b8cE", scope: !12066, file: !8159, line: 460, type: !12068, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12094)
!12094 = !{!12095}
!12095 = !DILocalVariable(name: "self", arg: 1, scope: !12096, file: !11782, line: 8, type: !11798)
!12096 = !DILexicalBlockFile(scope: !12093, file: !11782, discriminator: 0)
!12097 = !DILocation(line: 8, column: 1, scope: !12096)
!12098 = !DILocation(line: 875, column: 11, scope: !12093)
!12099 = distinct !DISubprogram(name: "BNDCSR", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDCSR17he7b4b4d8b5a2bae8E", scope: !12066, file: !8159, line: 460, type: !12068, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12100)
!12100 = !{!12101}
!12101 = !DILocalVariable(name: "self", arg: 1, scope: !12102, file: !11782, line: 8, type: !11798)
!12102 = !DILexicalBlockFile(scope: !12099, file: !11782, discriminator: 0)
!12103 = !DILocation(line: 8, column: 1, scope: !12102)
!12104 = !DILocation(line: 875, column: 11, scope: !12099)
!12105 = distinct !DISubprogram(name: "OPMASK", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OPMASK17hdff3511e5f8de3b3E", scope: !12066, file: !8159, line: 460, type: !12068, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12106)
!12106 = !{!12107}
!12107 = !DILocalVariable(name: "self", arg: 1, scope: !12108, file: !11782, line: 8, type: !11798)
!12108 = !DILexicalBlockFile(scope: !12105, file: !11782, discriminator: 0)
!12109 = !DILocation(line: 8, column: 1, scope: !12108)
!12110 = !DILocation(line: 875, column: 11, scope: !12105)
!12111 = distinct !DISubprogram(name: "ZMM_HI256", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZMM_HI25617hdc7f0bd19dd57355E", scope: !12066, file: !8159, line: 460, type: !12068, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12112)
!12112 = !{!12113}
!12113 = !DILocalVariable(name: "self", arg: 1, scope: !12114, file: !11782, line: 8, type: !11798)
!12114 = !DILexicalBlockFile(scope: !12111, file: !11782, discriminator: 0)
!12115 = !DILocation(line: 8, column: 1, scope: !12114)
!12116 = !DILocation(line: 875, column: 11, scope: !12111)
!12117 = distinct !DISubprogram(name: "HI16_ZMM", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8HI16_ZMM17hafdba402d4e0f4b3E", scope: !12066, file: !8159, line: 460, type: !12068, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12118)
!12118 = !{!12119}
!12119 = !DILocalVariable(name: "self", arg: 1, scope: !12120, file: !11782, line: 8, type: !11798)
!12120 = !DILexicalBlockFile(scope: !12117, file: !11782, discriminator: 0)
!12121 = !DILocation(line: 8, column: 1, scope: !12120)
!12122 = !DILocation(line: 875, column: 11, scope: !12117)
!12123 = distinct !DISubprogram(name: "MPK", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3MPK17h621c4229d4f8d962E", scope: !12066, file: !8159, line: 460, type: !12068, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12124)
!12124 = !{!12125}
!12125 = !DILocalVariable(name: "self", arg: 1, scope: !12126, file: !11782, line: 8, type: !11798)
!12126 = !DILexicalBlockFile(scope: !12123, file: !11782, discriminator: 0)
!12127 = !DILocation(line: 8, column: 1, scope: !12126)
!12128 = !DILocation(line: 875, column: 11, scope: !12123)
!12129 = distinct !DISubprogram(name: "LWP", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3LWP17hf018ff2093bae302E", scope: !12066, file: !8159, line: 460, type: !12068, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12130)
!12130 = !{!12131}
!12131 = !DILocalVariable(name: "self", arg: 1, scope: !12132, file: !11782, line: 8, type: !11798)
!12132 = !DILexicalBlockFile(scope: !12129, file: !11782, discriminator: 0)
!12133 = !DILocation(line: 8, column: 1, scope: !12132)
!12134 = !DILocation(line: 875, column: 11, scope: !12129)
!12135 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..gdt..GlobalDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h2b244b4c0ff4697fE", scope: !12136, file: !5369, line: 47, type: !12137, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12139)
!12136 = !DINamespace(name: "{impl#3}", scope: !5371)
!12137 = !DISubroutineType(types: !12138)
!12138 = !{!188, !5381, !206}
!12139 = !{!12140, !12141}
!12140 = !DILocalVariable(name: "self", arg: 1, scope: !12135, file: !5369, line: 47, type: !5381)
!12141 = !DILocalVariable(name: "f", arg: 2, scope: !12135, file: !5369, line: 47, type: !206)
!12142 = !DILocation(line: 47, column: 10, scope: !12135)
!12143 = !DILocation(line: 50, column: 5, scope: !12135)
!12144 = !DILocation(line: 47, column: 15, scope: !12135)
!12145 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..structures..gdt..Descriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17hec06fa92d76356c2E", scope: !12146, file: !5369, line: 190, type: !12147, scopeLine: 190, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12164)
!12146 = !DINamespace(name: "{impl#5}", scope: !5371)
!12147 = !DISubroutineType(types: !12148)
!12148 = !{!188, !12149, !206}
!12149 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::gdt::Descriptor", baseType: !12150, size: 64, align: 64, dwarfAddressSpace: 0)
!12150 = !DICompositeType(tag: DW_TAG_structure_type, name: "Descriptor", scope: !5371, file: !2, size: 192, align: 64, elements: !12151, templateParams: !19, identifier: "1ca8158e29f90731ad65d01e2785bcec")
!12151 = !{!12152}
!12152 = !DICompositeType(tag: DW_TAG_variant_part, scope: !12150, file: !2, size: 192, align: 64, elements: !12153, templateParams: !19, identifier: "c0be4bcbabdff8852bc9c054af367712", discriminator: !12163)
!12153 = !{!12154, !12158}
!12154 = !DIDerivedType(tag: DW_TAG_member, name: "UserSegment", scope: !12152, file: !2, baseType: !12155, size: 192, align: 64, extraData: i64 0)
!12155 = !DICompositeType(tag: DW_TAG_structure_type, name: "UserSegment", scope: !12150, file: !2, size: 192, align: 64, elements: !12156, templateParams: !19, identifier: "26e3bb77e3f69fe6efa3354bb2707e95")
!12156 = !{!12157}
!12157 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !12155, file: !2, baseType: !18, size: 64, align: 64, offset: 64)
!12158 = !DIDerivedType(tag: DW_TAG_member, name: "SystemSegment", scope: !12152, file: !2, baseType: !12159, size: 192, align: 64, extraData: i64 1)
!12159 = !DICompositeType(tag: DW_TAG_structure_type, name: "SystemSegment", scope: !12150, file: !2, size: 192, align: 64, elements: !12160, templateParams: !19, identifier: "282f7a232a715cabea520b299b39c943")
!12160 = !{!12161, !12162}
!12161 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !12159, file: !2, baseType: !18, size: 64, align: 64, offset: 64)
!12162 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !12159, file: !2, baseType: !18, size: 64, align: 64, offset: 128)
!12163 = !DIDerivedType(tag: DW_TAG_member, scope: !12150, file: !2, baseType: !18, size: 64, align: 64, flags: DIFlagArtificial)
!12164 = !{!12165, !12166, !12167, !12169, !12171}
!12165 = !DILocalVariable(name: "self", arg: 1, scope: !12145, file: !5369, line: 190, type: !12149)
!12166 = !DILocalVariable(name: "f", arg: 2, scope: !12145, file: !5369, line: 190, type: !206)
!12167 = !DILocalVariable(name: "__self_0", scope: !12168, file: !5369, line: 196, type: !28, align: 8)
!12168 = distinct !DILexicalBlock(scope: !12145, file: !5369, line: 190, column: 10)
!12169 = !DILocalVariable(name: "__self_0", scope: !12170, file: !5369, line: 198, type: !28, align: 8)
!12170 = distinct !DILexicalBlock(scope: !12145, file: !5369, line: 190, column: 10)
!12171 = !DILocalVariable(name: "__self_1", scope: !12170, file: !5369, line: 198, type: !28, align: 8)
!12172 = !DILocation(line: 190, column: 10, scope: !12145)
!12173 = !DILocation(line: 196, column: 17, scope: !12168)
!12174 = !DILocation(line: 198, column: 24, scope: !12170)
!12175 = !DILocation(line: 196, column: 17, scope: !12145)
!12176 = !DILocation(line: 190, column: 10, scope: !12168)
!12177 = !DILocation(line: 198, column: 19, scope: !12145)
!12178 = !DILocation(line: 198, column: 19, scope: !12170)
!12179 = !DILocation(line: 198, column: 24, scope: !12145)
!12180 = !DILocation(line: 190, column: 10, scope: !12170)
!12181 = !DILocation(line: 190, column: 15, scope: !12145)
!12182 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h19c260af4a46cc08E", scope: !12183, file: !8159, line: 434, type: !12184, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12190)
!12183 = !DINamespace(name: "{impl#16}", scope: !5371)
!12184 = !DISubroutineType(types: !12185)
!12185 = !{!188, !12186, !206}
!12186 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::gdt::DescriptorFlags", baseType: !12187, size: 64, align: 64, dwarfAddressSpace: 0)
!12187 = !DICompositeType(tag: DW_TAG_structure_type, name: "DescriptorFlags", scope: !5371, file: !2, size: 64, align: 64, elements: !12188, templateParams: !19, identifier: "6bbfe5a3967093b77ef4eaad0f422d6e")
!12188 = !{!12189}
!12189 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !12187, file: !2, baseType: !18, size: 64, align: 64)
!12190 = !{!12191, !12192, !12193, !12195, !12197, !12199, !12201, !12203, !12205, !12207, !12209, !12211, !12213, !12215, !12217, !12219, !12221, !12223, !12225, !12227, !12229, !12231, !12233, !12235, !12237, !12239, !12241, !12243, !12245, !12247, !12249, !12251, !12253, !12255, !12257, !12259, !12261, !12263, !12265, !12267, !12269, !12271, !12273, !12275, !12277, !12279, !12281, !12283, !12285, !12287, !12289, !12291, !12293, !12295, !12297, !12299, !12301, !12303, !12305, !12307, !12309, !12311, !12313, !12315, !12317, !12319, !12321, !12323, !12325, !12327, !12329, !12331}
!12191 = !DILocalVariable(name: "self", arg: 1, scope: !12182, file: !8159, line: 434, type: !12186)
!12192 = !DILocalVariable(name: "f", arg: 2, scope: !12182, file: !8159, line: 434, type: !206)
!12193 = !DILocalVariable(name: "first", scope: !12194, file: !8159, line: 471, type: !306, align: 1)
!12194 = distinct !DILexicalBlock(scope: !12182, file: !8159, line: 471, column: 17)
!12195 = !DILocalVariable(name: "residual", scope: !12196, file: !8159, line: 475, type: !8174, align: 1)
!12196 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 47)
!12197 = !DILocalVariable(name: "val", scope: !12198, file: !8159, line: 475, type: !7, align: 1)
!12198 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 29)
!12199 = !DILocalVariable(name: "residual", scope: !12200, file: !8159, line: 478, type: !8174, align: 1)
!12200 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 70)
!12201 = !DILocalVariable(name: "val", scope: !12202, file: !8159, line: 478, type: !7, align: 1)
!12202 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 25)
!12203 = !DILocalVariable(name: "residual", scope: !12204, file: !8159, line: 475, type: !8174, align: 1)
!12204 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 47)
!12205 = !DILocalVariable(name: "val", scope: !12206, file: !8159, line: 475, type: !7, align: 1)
!12206 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 29)
!12207 = !DILocalVariable(name: "residual", scope: !12208, file: !8159, line: 478, type: !8174, align: 1)
!12208 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 70)
!12209 = !DILocalVariable(name: "val", scope: !12210, file: !8159, line: 478, type: !7, align: 1)
!12210 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 25)
!12211 = !DILocalVariable(name: "residual", scope: !12212, file: !8159, line: 475, type: !8174, align: 1)
!12212 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 47)
!12213 = !DILocalVariable(name: "val", scope: !12214, file: !8159, line: 475, type: !7, align: 1)
!12214 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 29)
!12215 = !DILocalVariable(name: "residual", scope: !12216, file: !8159, line: 478, type: !8174, align: 1)
!12216 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 70)
!12217 = !DILocalVariable(name: "val", scope: !12218, file: !8159, line: 478, type: !7, align: 1)
!12218 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 25)
!12219 = !DILocalVariable(name: "residual", scope: !12220, file: !8159, line: 475, type: !8174, align: 1)
!12220 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 47)
!12221 = !DILocalVariable(name: "val", scope: !12222, file: !8159, line: 475, type: !7, align: 1)
!12222 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 29)
!12223 = !DILocalVariable(name: "residual", scope: !12224, file: !8159, line: 478, type: !8174, align: 1)
!12224 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 70)
!12225 = !DILocalVariable(name: "val", scope: !12226, file: !8159, line: 478, type: !7, align: 1)
!12226 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 25)
!12227 = !DILocalVariable(name: "residual", scope: !12228, file: !8159, line: 475, type: !8174, align: 1)
!12228 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 47)
!12229 = !DILocalVariable(name: "val", scope: !12230, file: !8159, line: 475, type: !7, align: 1)
!12230 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 29)
!12231 = !DILocalVariable(name: "residual", scope: !12232, file: !8159, line: 478, type: !8174, align: 1)
!12232 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 70)
!12233 = !DILocalVariable(name: "val", scope: !12234, file: !8159, line: 478, type: !7, align: 1)
!12234 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 25)
!12235 = !DILocalVariable(name: "residual", scope: !12236, file: !8159, line: 475, type: !8174, align: 1)
!12236 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 47)
!12237 = !DILocalVariable(name: "val", scope: !12238, file: !8159, line: 475, type: !7, align: 1)
!12238 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 29)
!12239 = !DILocalVariable(name: "residual", scope: !12240, file: !8159, line: 478, type: !8174, align: 1)
!12240 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 70)
!12241 = !DILocalVariable(name: "val", scope: !12242, file: !8159, line: 478, type: !7, align: 1)
!12242 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 25)
!12243 = !DILocalVariable(name: "residual", scope: !12244, file: !8159, line: 475, type: !8174, align: 1)
!12244 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 47)
!12245 = !DILocalVariable(name: "val", scope: !12246, file: !8159, line: 475, type: !7, align: 1)
!12246 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 29)
!12247 = !DILocalVariable(name: "residual", scope: !12248, file: !8159, line: 478, type: !8174, align: 1)
!12248 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 70)
!12249 = !DILocalVariable(name: "val", scope: !12250, file: !8159, line: 478, type: !7, align: 1)
!12250 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 25)
!12251 = !DILocalVariable(name: "residual", scope: !12252, file: !8159, line: 475, type: !8174, align: 1)
!12252 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 47)
!12253 = !DILocalVariable(name: "val", scope: !12254, file: !8159, line: 475, type: !7, align: 1)
!12254 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 29)
!12255 = !DILocalVariable(name: "residual", scope: !12256, file: !8159, line: 478, type: !8174, align: 1)
!12256 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 70)
!12257 = !DILocalVariable(name: "val", scope: !12258, file: !8159, line: 478, type: !7, align: 1)
!12258 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 25)
!12259 = !DILocalVariable(name: "residual", scope: !12260, file: !8159, line: 475, type: !8174, align: 1)
!12260 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 47)
!12261 = !DILocalVariable(name: "val", scope: !12262, file: !8159, line: 475, type: !7, align: 1)
!12262 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 29)
!12263 = !DILocalVariable(name: "residual", scope: !12264, file: !8159, line: 478, type: !8174, align: 1)
!12264 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 70)
!12265 = !DILocalVariable(name: "val", scope: !12266, file: !8159, line: 478, type: !7, align: 1)
!12266 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 25)
!12267 = !DILocalVariable(name: "residual", scope: !12268, file: !8159, line: 475, type: !8174, align: 1)
!12268 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 47)
!12269 = !DILocalVariable(name: "val", scope: !12270, file: !8159, line: 475, type: !7, align: 1)
!12270 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 29)
!12271 = !DILocalVariable(name: "residual", scope: !12272, file: !8159, line: 478, type: !8174, align: 1)
!12272 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 70)
!12273 = !DILocalVariable(name: "val", scope: !12274, file: !8159, line: 478, type: !7, align: 1)
!12274 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 25)
!12275 = !DILocalVariable(name: "residual", scope: !12276, file: !8159, line: 475, type: !8174, align: 1)
!12276 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 47)
!12277 = !DILocalVariable(name: "val", scope: !12278, file: !8159, line: 475, type: !7, align: 1)
!12278 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 29)
!12279 = !DILocalVariable(name: "residual", scope: !12280, file: !8159, line: 478, type: !8174, align: 1)
!12280 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 70)
!12281 = !DILocalVariable(name: "val", scope: !12282, file: !8159, line: 478, type: !7, align: 1)
!12282 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 25)
!12283 = !DILocalVariable(name: "residual", scope: !12284, file: !8159, line: 475, type: !8174, align: 1)
!12284 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 47)
!12285 = !DILocalVariable(name: "val", scope: !12286, file: !8159, line: 475, type: !7, align: 1)
!12286 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 29)
!12287 = !DILocalVariable(name: "residual", scope: !12288, file: !8159, line: 478, type: !8174, align: 1)
!12288 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 70)
!12289 = !DILocalVariable(name: "val", scope: !12290, file: !8159, line: 478, type: !7, align: 1)
!12290 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 25)
!12291 = !DILocalVariable(name: "residual", scope: !12292, file: !8159, line: 475, type: !8174, align: 1)
!12292 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 47)
!12293 = !DILocalVariable(name: "val", scope: !12294, file: !8159, line: 475, type: !7, align: 1)
!12294 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 29)
!12295 = !DILocalVariable(name: "residual", scope: !12296, file: !8159, line: 478, type: !8174, align: 1)
!12296 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 70)
!12297 = !DILocalVariable(name: "val", scope: !12298, file: !8159, line: 478, type: !7, align: 1)
!12298 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 25)
!12299 = !DILocalVariable(name: "residual", scope: !12300, file: !8159, line: 475, type: !8174, align: 1)
!12300 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 47)
!12301 = !DILocalVariable(name: "val", scope: !12302, file: !8159, line: 475, type: !7, align: 1)
!12302 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 29)
!12303 = !DILocalVariable(name: "residual", scope: !12304, file: !8159, line: 478, type: !8174, align: 1)
!12304 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 70)
!12305 = !DILocalVariable(name: "val", scope: !12306, file: !8159, line: 478, type: !7, align: 1)
!12306 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 25)
!12307 = !DILocalVariable(name: "residual", scope: !12308, file: !8159, line: 475, type: !8174, align: 1)
!12308 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 47)
!12309 = !DILocalVariable(name: "val", scope: !12310, file: !8159, line: 475, type: !7, align: 1)
!12310 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 475, column: 29)
!12311 = !DILocalVariable(name: "residual", scope: !12312, file: !8159, line: 478, type: !8174, align: 1)
!12312 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 70)
!12313 = !DILocalVariable(name: "val", scope: !12314, file: !8159, line: 478, type: !7, align: 1)
!12314 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 478, column: 25)
!12315 = !DILocalVariable(name: "extra_bits", scope: !12316, file: !8159, line: 481, type: !18, align: 8)
!12316 = distinct !DILexicalBlock(scope: !12194, file: !8159, line: 481, column: 17)
!12317 = !DILocalVariable(name: "residual", scope: !12318, file: !8159, line: 484, type: !8174, align: 1)
!12318 = distinct !DILexicalBlock(scope: !12316, file: !8159, line: 484, column: 43)
!12319 = !DILocalVariable(name: "val", scope: !12320, file: !8159, line: 484, type: !7, align: 1)
!12320 = distinct !DILexicalBlock(scope: !12316, file: !8159, line: 484, column: 25)
!12321 = !DILocalVariable(name: "residual", scope: !12322, file: !8159, line: 487, type: !8174, align: 1)
!12322 = distinct !DILexicalBlock(scope: !12316, file: !8159, line: 487, column: 38)
!12323 = !DILocalVariable(name: "val", scope: !12324, file: !8159, line: 487, type: !7, align: 1)
!12324 = distinct !DILexicalBlock(scope: !12316, file: !8159, line: 487, column: 21)
!12325 = !DILocalVariable(name: "residual", scope: !12326, file: !8159, line: 488, type: !8174, align: 1)
!12326 = distinct !DILexicalBlock(scope: !12316, file: !8159, line: 488, column: 70)
!12327 = !DILocalVariable(name: "val", scope: !12328, file: !8159, line: 488, type: !7, align: 1)
!12328 = distinct !DILexicalBlock(scope: !12316, file: !8159, line: 488, column: 21)
!12329 = !DILocalVariable(name: "residual", scope: !12330, file: !8159, line: 491, type: !8174, align: 1)
!12330 = distinct !DILexicalBlock(scope: !12316, file: !8159, line: 491, column: 43)
!12331 = !DILocalVariable(name: "val", scope: !12332, file: !8159, line: 491, type: !7, align: 1)
!12332 = distinct !DILexicalBlock(scope: !12316, file: !8159, line: 491, column: 21)
!12333 = !DILocation(line: 475, column: 47, scope: !12196)
!12334 = !DILocation(line: 475, column: 29, scope: !12198)
!12335 = !DILocation(line: 478, column: 70, scope: !12200)
!12336 = !DILocation(line: 478, column: 25, scope: !12202)
!12337 = !DILocation(line: 475, column: 47, scope: !12204)
!12338 = !DILocation(line: 475, column: 29, scope: !12206)
!12339 = !DILocation(line: 478, column: 70, scope: !12208)
!12340 = !DILocation(line: 478, column: 25, scope: !12210)
!12341 = !DILocation(line: 475, column: 47, scope: !12212)
!12342 = !DILocation(line: 475, column: 29, scope: !12214)
!12343 = !DILocation(line: 478, column: 70, scope: !12216)
!12344 = !DILocation(line: 478, column: 25, scope: !12218)
!12345 = !DILocation(line: 475, column: 47, scope: !12220)
!12346 = !DILocation(line: 475, column: 29, scope: !12222)
!12347 = !DILocation(line: 478, column: 70, scope: !12224)
!12348 = !DILocation(line: 478, column: 25, scope: !12226)
!12349 = !DILocation(line: 475, column: 47, scope: !12228)
!12350 = !DILocation(line: 475, column: 29, scope: !12230)
!12351 = !DILocation(line: 478, column: 70, scope: !12232)
!12352 = !DILocation(line: 478, column: 25, scope: !12234)
!12353 = !DILocation(line: 475, column: 47, scope: !12236)
!12354 = !DILocation(line: 475, column: 29, scope: !12238)
!12355 = !DILocation(line: 478, column: 70, scope: !12240)
!12356 = !DILocation(line: 478, column: 25, scope: !12242)
!12357 = !DILocation(line: 475, column: 47, scope: !12244)
!12358 = !DILocation(line: 475, column: 29, scope: !12246)
!12359 = !DILocation(line: 478, column: 70, scope: !12248)
!12360 = !DILocation(line: 478, column: 25, scope: !12250)
!12361 = !DILocation(line: 475, column: 47, scope: !12252)
!12362 = !DILocation(line: 475, column: 29, scope: !12254)
!12363 = !DILocation(line: 478, column: 70, scope: !12256)
!12364 = !DILocation(line: 478, column: 25, scope: !12258)
!12365 = !DILocation(line: 475, column: 47, scope: !12260)
!12366 = !DILocation(line: 475, column: 29, scope: !12262)
!12367 = !DILocation(line: 478, column: 70, scope: !12264)
!12368 = !DILocation(line: 478, column: 25, scope: !12266)
!12369 = !DILocation(line: 475, column: 47, scope: !12268)
!12370 = !DILocation(line: 475, column: 29, scope: !12270)
!12371 = !DILocation(line: 478, column: 70, scope: !12272)
!12372 = !DILocation(line: 478, column: 25, scope: !12274)
!12373 = !DILocation(line: 475, column: 47, scope: !12276)
!12374 = !DILocation(line: 475, column: 29, scope: !12278)
!12375 = !DILocation(line: 478, column: 70, scope: !12280)
!12376 = !DILocation(line: 478, column: 25, scope: !12282)
!12377 = !DILocation(line: 475, column: 47, scope: !12284)
!12378 = !DILocation(line: 475, column: 29, scope: !12286)
!12379 = !DILocation(line: 478, column: 70, scope: !12288)
!12380 = !DILocation(line: 478, column: 25, scope: !12290)
!12381 = !DILocation(line: 475, column: 47, scope: !12292)
!12382 = !DILocation(line: 475, column: 29, scope: !12294)
!12383 = !DILocation(line: 478, column: 70, scope: !12296)
!12384 = !DILocation(line: 478, column: 25, scope: !12298)
!12385 = !DILocation(line: 475, column: 47, scope: !12300)
!12386 = !DILocation(line: 475, column: 29, scope: !12302)
!12387 = !DILocation(line: 478, column: 70, scope: !12304)
!12388 = !DILocation(line: 478, column: 25, scope: !12306)
!12389 = !DILocation(line: 475, column: 47, scope: !12308)
!12390 = !DILocation(line: 475, column: 29, scope: !12310)
!12391 = !DILocation(line: 478, column: 70, scope: !12312)
!12392 = !DILocation(line: 478, column: 25, scope: !12314)
!12393 = !DILocation(line: 484, column: 43, scope: !12318)
!12394 = !DILocation(line: 484, column: 25, scope: !12320)
!12395 = !DILocation(line: 487, column: 38, scope: !12322)
!12396 = !DILocation(line: 487, column: 21, scope: !12324)
!12397 = !DILocation(line: 488, column: 70, scope: !12326)
!12398 = !DILocation(line: 488, column: 21, scope: !12328)
!12399 = !DILocation(line: 491, column: 43, scope: !12330)
!12400 = !DILocation(line: 491, column: 21, scope: !12332)
!12401 = !DILocation(line: 434, column: 20, scope: !12182)
!12402 = !DILocation(line: 434, column: 27, scope: !12182)
!12403 = !DILocation(line: 471, column: 21, scope: !12194)
!12404 = !DILocation(line: 481, column: 21, scope: !12316)
!12405 = !DILocation(line: 471, column: 33, scope: !12182)
!12406 = !DILocation(line: 473, column: 46, scope: !12194)
!12407 = !DILocation(line: 474, column: 29, scope: !12194)
!12408 = !DILocation(line: 474, column: 28, scope: !12194)
!12409 = !DILocation(line: 477, column: 25, scope: !12194)
!12410 = !DILocation(line: 478, column: 25, scope: !12194)
!12411 = !DILocation(line: 475, column: 29, scope: !12194)
!12412 = !DILocation(line: 475, column: 29, scope: !12196)
!12413 = !DILocation(line: 494, column: 14, scope: !12182)
!12414 = !DILocation(line: 478, column: 25, scope: !12200)
!12415 = !DILocation(line: 475, column: 29, scope: !12204)
!12416 = !DILocation(line: 478, column: 25, scope: !12208)
!12417 = !DILocation(line: 475, column: 29, scope: !12212)
!12418 = !DILocation(line: 478, column: 25, scope: !12216)
!12419 = !DILocation(line: 475, column: 29, scope: !12220)
!12420 = !DILocation(line: 478, column: 25, scope: !12224)
!12421 = !DILocation(line: 475, column: 29, scope: !12228)
!12422 = !DILocation(line: 478, column: 25, scope: !12232)
!12423 = !DILocation(line: 475, column: 29, scope: !12236)
!12424 = !DILocation(line: 478, column: 25, scope: !12240)
!12425 = !DILocation(line: 475, column: 29, scope: !12244)
!12426 = !DILocation(line: 478, column: 25, scope: !12248)
!12427 = !DILocation(line: 475, column: 29, scope: !12252)
!12428 = !DILocation(line: 478, column: 25, scope: !12256)
!12429 = !DILocation(line: 475, column: 29, scope: !12260)
!12430 = !DILocation(line: 478, column: 25, scope: !12264)
!12431 = !DILocation(line: 475, column: 29, scope: !12268)
!12432 = !DILocation(line: 478, column: 25, scope: !12272)
!12433 = !DILocation(line: 475, column: 29, scope: !12276)
!12434 = !DILocation(line: 478, column: 25, scope: !12280)
!12435 = !DILocation(line: 475, column: 29, scope: !12284)
!12436 = !DILocation(line: 478, column: 25, scope: !12288)
!12437 = !DILocation(line: 475, column: 29, scope: !12292)
!12438 = !DILocation(line: 478, column: 25, scope: !12296)
!12439 = !DILocation(line: 475, column: 29, scope: !12300)
!12440 = !DILocation(line: 478, column: 25, scope: !12304)
!12441 = !DILocation(line: 481, column: 34, scope: !12194)
!12442 = !DILocation(line: 481, column: 47, scope: !12194)
!12443 = !DILocation(line: 481, column: 46, scope: !12194)
!12444 = !DILocation(line: 482, column: 20, scope: !12316)
!12445 = !DILocation(line: 475, column: 29, scope: !12308)
!12446 = !DILocation(line: 478, column: 25, scope: !12312)
!12447 = !DILocation(line: 490, column: 20, scope: !12316)
!12448 = !DILocation(line: 483, column: 25, scope: !12316)
!12449 = !DILocation(line: 483, column: 24, scope: !12316)
!12450 = !DILocation(line: 486, column: 21, scope: !12316)
!12451 = !DILocation(line: 487, column: 21, scope: !12316)
!12452 = !DILocation(line: 484, column: 25, scope: !12316)
!12453 = !DILocation(line: 484, column: 25, scope: !12318)
!12454 = !DILocation(line: 488, column: 21, scope: !12316)
!12455 = !DILocation(line: 487, column: 21, scope: !12322)
!12456 = !DILocation(line: 488, column: 21, scope: !12326)
!12457 = !DILocation(line: 493, column: 17, scope: !12316)
!12458 = !DILocation(line: 491, column: 21, scope: !12316)
!12459 = !DILocation(line: 491, column: 21, scope: !12330)
!12460 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hb00259c80b48ec8eE", scope: !12461, file: !8159, line: 497, type: !12184, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12462)
!12461 = !DINamespace(name: "{impl#17}", scope: !5371)
!12462 = !{!12463, !12464}
!12463 = !DILocalVariable(name: "self", arg: 1, scope: !12460, file: !8159, line: 497, type: !12186)
!12464 = !DILocalVariable(name: "f", arg: 2, scope: !12460, file: !8159, line: 497, type: !206)
!12465 = !DILocation(line: 497, column: 20, scope: !12460)
!12466 = !DILocation(line: 497, column: 27, scope: !12460)
!12467 = !DILocation(line: 498, column: 17, scope: !12460)
!12468 = !DILocation(line: 499, column: 14, scope: !12460)
!12469 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17he931436b5ae4cd1dE", scope: !12470, file: !8159, line: 502, type: !12184, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12471)
!12470 = !DINamespace(name: "{impl#18}", scope: !5371)
!12471 = !{!12472, !12473}
!12472 = !DILocalVariable(name: "self", arg: 1, scope: !12469, file: !8159, line: 502, type: !12186)
!12473 = !DILocalVariable(name: "f", arg: 2, scope: !12469, file: !8159, line: 502, type: !206)
!12474 = !DILocation(line: 502, column: 20, scope: !12469)
!12475 = !DILocation(line: 502, column: 27, scope: !12469)
!12476 = !DILocation(line: 503, column: 17, scope: !12469)
!12477 = !DILocation(line: 504, column: 14, scope: !12469)
!12478 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hd68827bb8363e6d1E", scope: !12479, file: !8159, line: 507, type: !12184, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12480)
!12479 = !DINamespace(name: "{impl#19}", scope: !5371)
!12480 = !{!12481, !12482}
!12481 = !DILocalVariable(name: "self", arg: 1, scope: !12478, file: !8159, line: 507, type: !12186)
!12482 = !DILocalVariable(name: "f", arg: 2, scope: !12478, file: !8159, line: 507, type: !206)
!12483 = !DILocation(line: 507, column: 20, scope: !12478)
!12484 = !DILocation(line: 507, column: 27, scope: !12478)
!12485 = !DILocation(line: 508, column: 17, scope: !12478)
!12486 = !DILocation(line: 509, column: 14, scope: !12478)
!12487 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hcd616734801990d7E", scope: !12488, file: !8159, line: 512, type: !12184, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12489)
!12488 = !DINamespace(name: "{impl#20}", scope: !5371)
!12489 = !{!12490, !12491}
!12490 = !DILocalVariable(name: "self", arg: 1, scope: !12487, file: !8159, line: 512, type: !12186)
!12491 = !DILocalVariable(name: "f", arg: 2, scope: !12487, file: !8159, line: 512, type: !206)
!12492 = !DILocation(line: 512, column: 20, scope: !12487)
!12493 = !DILocation(line: 512, column: 27, scope: !12487)
!12494 = !DILocation(line: 513, column: 17, scope: !12487)
!12495 = !DILocation(line: 514, column: 14, scope: !12487)
!12496 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures3gdt15DescriptorFlags3all17h9f6e7755a3c1f968E", scope: !12187, file: !8159, line: 532, type: !12497, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !19)
!12497 = !DISubroutineType(types: !12498)
!12498 = !{!12187}
!12499 = !DILocation(line: 533, column: 17, scope: !12496)
!12500 = !DILocation(line: 541, column: 14, scope: !12496)
!12501 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures3gdt15DescriptorFlags4bits17h11a79308e338e99fE", scope: !12187, file: !8159, line: 545, type: !12502, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12504)
!12502 = !DISubroutineType(types: !12503)
!12503 = !{!18, !12186}
!12504 = !{!12505}
!12505 = !DILocalVariable(name: "self", arg: 1, scope: !12501, file: !8159, line: 545, type: !12186)
!12506 = !DILocation(line: 545, column: 31, scope: !12501)
!12507 = !DILocation(line: 546, column: 17, scope: !12501)
!12508 = !DILocation(line: 547, column: 14, scope: !12501)
!12509 = distinct !DISubprogram(name: "ACCESSED", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17h3f688ac796803c3bE", scope: !12510, file: !8159, line: 460, type: !12512, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12514)
!12510 = !DINamespace(name: "{impl#0}", scope: !12511)
!12511 = !DINamespace(name: "fmt", scope: !12183)
!12512 = !DISubroutineType(types: !12513)
!12513 = !{!306, !12186}
!12514 = !{!12515}
!12515 = !DILocalVariable(name: "self", arg: 1, scope: !12516, file: !5369, line: 201, type: !12186)
!12516 = !DILexicalBlockFile(scope: !12509, file: !5369, discriminator: 0)
!12517 = !DILocation(line: 201, column: 1, scope: !12516)
!12518 = !DILocation(line: 875, column: 11, scope: !12509)
!12519 = distinct !DISubprogram(name: "WRITABLE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17h66d13fd1ebecbb75E", scope: !12510, file: !8159, line: 460, type: !12512, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12520)
!12520 = !{!12521}
!12521 = !DILocalVariable(name: "self", arg: 1, scope: !12522, file: !5369, line: 201, type: !12186)
!12522 = !DILexicalBlockFile(scope: !12519, file: !5369, discriminator: 0)
!12523 = !DILocation(line: 201, column: 1, scope: !12522)
!12524 = !DILocation(line: 875, column: 11, scope: !12519)
!12525 = distinct !DISubprogram(name: "CONFORMING", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CONFORMING17hc6be7d96317c733eE", scope: !12510, file: !8159, line: 460, type: !12512, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12526)
!12526 = !{!12527}
!12527 = !DILocalVariable(name: "self", arg: 1, scope: !12528, file: !5369, line: 201, type: !12186)
!12528 = !DILexicalBlockFile(scope: !12525, file: !5369, discriminator: 0)
!12529 = !DILocation(line: 201, column: 1, scope: !12528)
!12530 = !DILocation(line: 875, column: 11, scope: !12525)
!12531 = distinct !DISubprogram(name: "EXECUTABLE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10EXECUTABLE17h1dd2b2f9e7c4e0d4E", scope: !12510, file: !8159, line: 460, type: !12512, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12532)
!12532 = !{!12533}
!12533 = !DILocalVariable(name: "self", arg: 1, scope: !12534, file: !5369, line: 201, type: !12186)
!12534 = !DILexicalBlockFile(scope: !12531, file: !5369, discriminator: 0)
!12535 = !DILocation(line: 201, column: 1, scope: !12534)
!12536 = !DILocation(line: 875, column: 11, scope: !12531)
!12537 = distinct !DISubprogram(name: "USER_SEGMENT", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12USER_SEGMENT17h78bede938714dab0E", scope: !12510, file: !8159, line: 460, type: !12512, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12538)
!12538 = !{!12539}
!12539 = !DILocalVariable(name: "self", arg: 1, scope: !12540, file: !5369, line: 201, type: !12186)
!12540 = !DILexicalBlockFile(scope: !12537, file: !5369, discriminator: 0)
!12541 = !DILocation(line: 201, column: 1, scope: !12540)
!12542 = !DILocation(line: 875, column: 11, scope: !12537)
!12543 = distinct !DISubprogram(name: "DPL_RING_3", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10DPL_RING_317h9d57f33d62e0f02fE", scope: !12510, file: !8159, line: 460, type: !12512, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12544)
!12544 = !{!12545}
!12545 = !DILocalVariable(name: "self", arg: 1, scope: !12546, file: !5369, line: 201, type: !12186)
!12546 = !DILexicalBlockFile(scope: !12543, file: !5369, discriminator: 0)
!12547 = !DILocation(line: 201, column: 1, scope: !12546)
!12548 = !DILocation(line: 875, column: 11, scope: !12543)
!12549 = distinct !DISubprogram(name: "PRESENT", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17hfec58789a441b216E", scope: !12510, file: !8159, line: 460, type: !12512, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12550)
!12550 = !{!12551}
!12551 = !DILocalVariable(name: "self", arg: 1, scope: !12552, file: !5369, line: 201, type: !12186)
!12552 = !DILexicalBlockFile(scope: !12549, file: !5369, discriminator: 0)
!12553 = !DILocation(line: 201, column: 1, scope: !12552)
!12554 = !DILocation(line: 875, column: 11, scope: !12549)
!12555 = distinct !DISubprogram(name: "AVAILABLE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9AVAILABLE17hb0ed5ea02eb30543E", scope: !12510, file: !8159, line: 460, type: !12512, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12556)
!12556 = !{!12557}
!12557 = !DILocalVariable(name: "self", arg: 1, scope: !12558, file: !5369, line: 201, type: !12186)
!12558 = !DILexicalBlockFile(scope: !12555, file: !5369, discriminator: 0)
!12559 = !DILocation(line: 201, column: 1, scope: !12558)
!12560 = !DILocation(line: 875, column: 11, scope: !12555)
!12561 = distinct !DISubprogram(name: "LONG_MODE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9LONG_MODE17hb98446f6daa7a1ecE", scope: !12510, file: !8159, line: 460, type: !12512, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12562)
!12562 = !{!12563}
!12563 = !DILocalVariable(name: "self", arg: 1, scope: !12564, file: !5369, line: 201, type: !12186)
!12564 = !DILexicalBlockFile(scope: !12561, file: !5369, discriminator: 0)
!12565 = !DILocation(line: 201, column: 1, scope: !12564)
!12566 = !DILocation(line: 875, column: 11, scope: !12561)
!12567 = distinct !DISubprogram(name: "DEFAULT_SIZE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12DEFAULT_SIZE17h648bdd19af9c16a1E", scope: !12510, file: !8159, line: 460, type: !12512, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12568)
!12568 = !{!12569}
!12569 = !DILocalVariable(name: "self", arg: 1, scope: !12570, file: !5369, line: 201, type: !12186)
!12570 = !DILexicalBlockFile(scope: !12567, file: !5369, discriminator: 0)
!12571 = !DILocation(line: 201, column: 1, scope: !12570)
!12572 = !DILocation(line: 875, column: 11, scope: !12567)
!12573 = distinct !DISubprogram(name: "GRANULARITY", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11GRANULARITY17hde71221c07df8e2fE", scope: !12510, file: !8159, line: 460, type: !12512, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12574)
!12574 = !{!12575}
!12575 = !DILocalVariable(name: "self", arg: 1, scope: !12576, file: !5369, line: 201, type: !12186)
!12576 = !DILexicalBlockFile(scope: !12573, file: !5369, discriminator: 0)
!12577 = !DILocation(line: 201, column: 1, scope: !12576)
!12578 = !DILocation(line: 875, column: 11, scope: !12573)
!12579 = distinct !DISubprogram(name: "LIMIT_0_15", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10LIMIT_0_1517hf98aae1d80303a22E", scope: !12510, file: !8159, line: 460, type: !12512, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12580)
!12580 = !{!12581}
!12581 = !DILocalVariable(name: "self", arg: 1, scope: !12582, file: !5369, line: 201, type: !12186)
!12582 = !DILexicalBlockFile(scope: !12579, file: !5369, discriminator: 0)
!12583 = !DILocation(line: 201, column: 1, scope: !12582)
!12584 = !DILocation(line: 875, column: 11, scope: !12579)
!12585 = distinct !DISubprogram(name: "LIMIT_16_19", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11LIMIT_16_1917hf1f7597095333ea0E", scope: !12510, file: !8159, line: 460, type: !12512, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12586)
!12586 = !{!12587}
!12587 = !DILocalVariable(name: "self", arg: 1, scope: !12588, file: !5369, line: 201, type: !12186)
!12588 = !DILexicalBlockFile(scope: !12585, file: !5369, discriminator: 0)
!12589 = !DILocation(line: 201, column: 1, scope: !12588)
!12590 = !DILocation(line: 875, column: 11, scope: !12585)
!12591 = distinct !DISubprogram(name: "BASE_0_23", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9BASE_0_2317he4a8cc2300d5599eE", scope: !12510, file: !8159, line: 460, type: !12512, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12592)
!12592 = !{!12593}
!12593 = !DILocalVariable(name: "self", arg: 1, scope: !12594, file: !5369, line: 201, type: !12186)
!12594 = !DILexicalBlockFile(scope: !12591, file: !5369, discriminator: 0)
!12595 = !DILocation(line: 201, column: 1, scope: !12594)
!12596 = !DILocation(line: 875, column: 11, scope: !12591)
!12597 = distinct !DISubprogram(name: "BASE_24_31", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10BASE_24_3117h9d48bb71f3089a9cE", scope: !12510, file: !8159, line: 460, type: !12512, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12598)
!12598 = !{!12599}
!12599 = !DILocalVariable(name: "self", arg: 1, scope: !12600, file: !5369, line: 201, type: !12186)
!12600 = !DILexicalBlockFile(scope: !12597, file: !5369, discriminator: 0)
!12601 = !DILocation(line: 201, column: 1, scope: !12600)
!12602 = !DILocation(line: 875, column: 11, scope: !12597)
!12603 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN86_$LT$x86_64..structures..idt..InterruptDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hb2089bdd3a004c55E", scope: !12604, file: !5394, line: 47, type: !12605, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12607)
!12604 = !DINamespace(name: "{impl#15}", scope: !39)
!12605 = !DISubroutineType(types: !12606)
!12606 = !{!188, !5425, !206}
!12607 = !{!12608, !12609, !12610, !12616}
!12608 = !DILocalVariable(name: "self", arg: 1, scope: !12603, file: !5394, line: 47, type: !5425)
!12609 = !DILocalVariable(name: "f", arg: 2, scope: !12603, file: !5394, line: 47, type: !206)
!12610 = !DILocalVariable(name: "names", scope: !12611, file: !5394, line: 47, type: !12612, align: 8)
!12611 = distinct !DILexicalBlock(scope: !12603, file: !5394, line: 47, column: 17)
!12612 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[&str; 26]", baseType: !12613, size: 64, align: 64, dwarfAddressSpace: 0)
!12613 = !DICompositeType(tag: DW_TAG_array_type, baseType: !115, size: 3328, align: 64, elements: !12614)
!12614 = !{!12615}
!12615 = !DISubrange(count: 26, lowerBound: 0)
!12616 = !DILocalVariable(name: "values", scope: !12617, file: !5394, line: 47, type: !12618, align: 8)
!12617 = distinct !DILexicalBlock(scope: !12611, file: !5394, line: 47, column: 17)
!12618 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[&dyn core::fmt::Debug]", file: !2, size: 128, align: 64, elements: !12619, templateParams: !19, identifier: "7d65258473527d2f406d08e5d7dc443b")
!12619 = !{!12620, !12628}
!12620 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !12618, file: !2, baseType: !12621, size: 64, align: 64)
!12621 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !12622, size: 64, align: 64, dwarfAddressSpace: 0)
!12622 = !DICompositeType(tag: DW_TAG_structure_type, name: "&dyn core::fmt::Debug", file: !2, size: 128, align: 64, elements: !12623, templateParams: !19, identifier: "8c2450ab7cbfb71c516c8fdb6514a9fd")
!12623 = !{!12624, !12627}
!12624 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !12622, file: !2, baseType: !12625, size: 64, align: 64)
!12625 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !12626, size: 64, align: 64, dwarfAddressSpace: 0)
!12626 = !DICompositeType(tag: DW_TAG_structure_type, name: "dyn core::fmt::Debug", file: !2, align: 8, elements: !19, identifier: "24456d68d22580c3398dfe5c6dd4828d")
!12627 = !DIDerivedType(tag: DW_TAG_member, name: "vtable", scope: !12622, file: !2, baseType: !234, size: 64, align: 64, offset: 64)
!12628 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !12618, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!12629 = !DILocation(line: 47, column: 17, scope: !12611)
!12630 = !DILocation(line: 47, column: 17, scope: !12603)
!12631 = !DILocation(line: 90, column: 5, scope: !12611)
!12632 = !DILocation(line: 100, column: 5, scope: !12611)
!12633 = !DILocation(line: 108, column: 5, scope: !12611)
!12634 = !DILocation(line: 117, column: 5, scope: !12611)
!12635 = !DILocation(line: 127, column: 5, scope: !12611)
!12636 = !DILocation(line: 161, column: 5, scope: !12611)
!12637 = !DILocation(line: 178, column: 5, scope: !12611)
!12638 = !DILocation(line: 212, column: 5, scope: !12611)
!12639 = !DILocation(line: 219, column: 5, scope: !12611)
!12640 = !DILocation(line: 229, column: 5, scope: !12611)
!12641 = !DILocation(line: 239, column: 5, scope: !12611)
!12642 = !DILocation(line: 256, column: 5, scope: !12611)
!12643 = !DILocation(line: 272, column: 5, scope: !12611)
!12644 = !DILocation(line: 293, column: 5, scope: !12611)
!12645 = !DILocation(line: 296, column: 5, scope: !12611)
!12646 = !DILocation(line: 304, column: 5, scope: !12611)
!12647 = !DILocation(line: 313, column: 5, scope: !12611)
!12648 = !DILocation(line: 322, column: 5, scope: !12611)
!12649 = !DILocation(line: 338, column: 5, scope: !12611)
!12650 = !DILocation(line: 341, column: 5, scope: !12611)
!12651 = !DILocation(line: 344, column: 5, scope: !12611)
!12652 = !DILocation(line: 373, column: 5, scope: !12611)
!12653 = !DILocation(line: 384, column: 5, scope: !12611)
!12654 = !DILocation(line: 387, column: 5, scope: !12611)
!12655 = !DILocation(line: 409, column: 5, scope: !12611)
!12656 = !DILocation(line: 47, column: 17, scope: !12617)
!12657 = !DILocation(line: 47, column: 22, scope: !12603)
!12658 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17hbe541d01beae9232E", scope: !12659, file: !8159, line: 434, type: !12660, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12663)
!12659 = !DINamespace(name: "{impl#38}", scope: !39)
!12660 = !DISubroutineType(types: !12661)
!12661 = !{!188, !12662, !206}
!12662 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::PageFaultErrorCode", baseType: !508, size: 64, align: 64, dwarfAddressSpace: 0)
!12663 = !{!12664, !12665, !12666, !12668, !12670, !12672, !12674, !12676, !12678, !12680, !12682, !12684, !12686, !12688, !12690, !12692, !12694, !12696, !12698, !12700, !12702, !12704, !12706, !12708, !12710, !12712, !12714, !12716, !12718, !12720, !12722, !12724, !12726, !12728, !12730, !12732, !12734, !12736, !12738, !12740, !12742, !12744, !12746, !12748, !12750, !12752, !12754, !12756}
!12664 = !DILocalVariable(name: "self", arg: 1, scope: !12658, file: !8159, line: 434, type: !12662)
!12665 = !DILocalVariable(name: "f", arg: 2, scope: !12658, file: !8159, line: 434, type: !206)
!12666 = !DILocalVariable(name: "first", scope: !12667, file: !8159, line: 471, type: !306, align: 1)
!12667 = distinct !DILexicalBlock(scope: !12658, file: !8159, line: 471, column: 17)
!12668 = !DILocalVariable(name: "residual", scope: !12669, file: !8159, line: 475, type: !8174, align: 1)
!12669 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 475, column: 47)
!12670 = !DILocalVariable(name: "val", scope: !12671, file: !8159, line: 475, type: !7, align: 1)
!12671 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 475, column: 29)
!12672 = !DILocalVariable(name: "residual", scope: !12673, file: !8159, line: 478, type: !8174, align: 1)
!12673 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 478, column: 70)
!12674 = !DILocalVariable(name: "val", scope: !12675, file: !8159, line: 478, type: !7, align: 1)
!12675 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 478, column: 25)
!12676 = !DILocalVariable(name: "residual", scope: !12677, file: !8159, line: 475, type: !8174, align: 1)
!12677 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 475, column: 47)
!12678 = !DILocalVariable(name: "val", scope: !12679, file: !8159, line: 475, type: !7, align: 1)
!12679 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 475, column: 29)
!12680 = !DILocalVariable(name: "residual", scope: !12681, file: !8159, line: 478, type: !8174, align: 1)
!12681 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 478, column: 70)
!12682 = !DILocalVariable(name: "val", scope: !12683, file: !8159, line: 478, type: !7, align: 1)
!12683 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 478, column: 25)
!12684 = !DILocalVariable(name: "residual", scope: !12685, file: !8159, line: 475, type: !8174, align: 1)
!12685 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 475, column: 47)
!12686 = !DILocalVariable(name: "val", scope: !12687, file: !8159, line: 475, type: !7, align: 1)
!12687 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 475, column: 29)
!12688 = !DILocalVariable(name: "residual", scope: !12689, file: !8159, line: 478, type: !8174, align: 1)
!12689 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 478, column: 70)
!12690 = !DILocalVariable(name: "val", scope: !12691, file: !8159, line: 478, type: !7, align: 1)
!12691 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 478, column: 25)
!12692 = !DILocalVariable(name: "residual", scope: !12693, file: !8159, line: 475, type: !8174, align: 1)
!12693 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 475, column: 47)
!12694 = !DILocalVariable(name: "val", scope: !12695, file: !8159, line: 475, type: !7, align: 1)
!12695 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 475, column: 29)
!12696 = !DILocalVariable(name: "residual", scope: !12697, file: !8159, line: 478, type: !8174, align: 1)
!12697 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 478, column: 70)
!12698 = !DILocalVariable(name: "val", scope: !12699, file: !8159, line: 478, type: !7, align: 1)
!12699 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 478, column: 25)
!12700 = !DILocalVariable(name: "residual", scope: !12701, file: !8159, line: 475, type: !8174, align: 1)
!12701 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 475, column: 47)
!12702 = !DILocalVariable(name: "val", scope: !12703, file: !8159, line: 475, type: !7, align: 1)
!12703 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 475, column: 29)
!12704 = !DILocalVariable(name: "residual", scope: !12705, file: !8159, line: 478, type: !8174, align: 1)
!12705 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 478, column: 70)
!12706 = !DILocalVariable(name: "val", scope: !12707, file: !8159, line: 478, type: !7, align: 1)
!12707 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 478, column: 25)
!12708 = !DILocalVariable(name: "residual", scope: !12709, file: !8159, line: 475, type: !8174, align: 1)
!12709 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 475, column: 47)
!12710 = !DILocalVariable(name: "val", scope: !12711, file: !8159, line: 475, type: !7, align: 1)
!12711 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 475, column: 29)
!12712 = !DILocalVariable(name: "residual", scope: !12713, file: !8159, line: 478, type: !8174, align: 1)
!12713 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 478, column: 70)
!12714 = !DILocalVariable(name: "val", scope: !12715, file: !8159, line: 478, type: !7, align: 1)
!12715 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 478, column: 25)
!12716 = !DILocalVariable(name: "residual", scope: !12717, file: !8159, line: 475, type: !8174, align: 1)
!12717 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 475, column: 47)
!12718 = !DILocalVariable(name: "val", scope: !12719, file: !8159, line: 475, type: !7, align: 1)
!12719 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 475, column: 29)
!12720 = !DILocalVariable(name: "residual", scope: !12721, file: !8159, line: 478, type: !8174, align: 1)
!12721 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 478, column: 70)
!12722 = !DILocalVariable(name: "val", scope: !12723, file: !8159, line: 478, type: !7, align: 1)
!12723 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 478, column: 25)
!12724 = !DILocalVariable(name: "residual", scope: !12725, file: !8159, line: 475, type: !8174, align: 1)
!12725 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 475, column: 47)
!12726 = !DILocalVariable(name: "val", scope: !12727, file: !8159, line: 475, type: !7, align: 1)
!12727 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 475, column: 29)
!12728 = !DILocalVariable(name: "residual", scope: !12729, file: !8159, line: 478, type: !8174, align: 1)
!12729 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 478, column: 70)
!12730 = !DILocalVariable(name: "val", scope: !12731, file: !8159, line: 478, type: !7, align: 1)
!12731 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 478, column: 25)
!12732 = !DILocalVariable(name: "residual", scope: !12733, file: !8159, line: 475, type: !8174, align: 1)
!12733 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 475, column: 47)
!12734 = !DILocalVariable(name: "val", scope: !12735, file: !8159, line: 475, type: !7, align: 1)
!12735 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 475, column: 29)
!12736 = !DILocalVariable(name: "residual", scope: !12737, file: !8159, line: 478, type: !8174, align: 1)
!12737 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 478, column: 70)
!12738 = !DILocalVariable(name: "val", scope: !12739, file: !8159, line: 478, type: !7, align: 1)
!12739 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 478, column: 25)
!12740 = !DILocalVariable(name: "extra_bits", scope: !12741, file: !8159, line: 481, type: !18, align: 8)
!12741 = distinct !DILexicalBlock(scope: !12667, file: !8159, line: 481, column: 17)
!12742 = !DILocalVariable(name: "residual", scope: !12743, file: !8159, line: 484, type: !8174, align: 1)
!12743 = distinct !DILexicalBlock(scope: !12741, file: !8159, line: 484, column: 43)
!12744 = !DILocalVariable(name: "val", scope: !12745, file: !8159, line: 484, type: !7, align: 1)
!12745 = distinct !DILexicalBlock(scope: !12741, file: !8159, line: 484, column: 25)
!12746 = !DILocalVariable(name: "residual", scope: !12747, file: !8159, line: 487, type: !8174, align: 1)
!12747 = distinct !DILexicalBlock(scope: !12741, file: !8159, line: 487, column: 38)
!12748 = !DILocalVariable(name: "val", scope: !12749, file: !8159, line: 487, type: !7, align: 1)
!12749 = distinct !DILexicalBlock(scope: !12741, file: !8159, line: 487, column: 21)
!12750 = !DILocalVariable(name: "residual", scope: !12751, file: !8159, line: 488, type: !8174, align: 1)
!12751 = distinct !DILexicalBlock(scope: !12741, file: !8159, line: 488, column: 70)
!12752 = !DILocalVariable(name: "val", scope: !12753, file: !8159, line: 488, type: !7, align: 1)
!12753 = distinct !DILexicalBlock(scope: !12741, file: !8159, line: 488, column: 21)
!12754 = !DILocalVariable(name: "residual", scope: !12755, file: !8159, line: 491, type: !8174, align: 1)
!12755 = distinct !DILexicalBlock(scope: !12741, file: !8159, line: 491, column: 43)
!12756 = !DILocalVariable(name: "val", scope: !12757, file: !8159, line: 491, type: !7, align: 1)
!12757 = distinct !DILexicalBlock(scope: !12741, file: !8159, line: 491, column: 21)
!12758 = !DILocation(line: 475, column: 47, scope: !12669)
!12759 = !DILocation(line: 475, column: 29, scope: !12671)
!12760 = !DILocation(line: 478, column: 70, scope: !12673)
!12761 = !DILocation(line: 478, column: 25, scope: !12675)
!12762 = !DILocation(line: 475, column: 47, scope: !12677)
!12763 = !DILocation(line: 475, column: 29, scope: !12679)
!12764 = !DILocation(line: 478, column: 70, scope: !12681)
!12765 = !DILocation(line: 478, column: 25, scope: !12683)
!12766 = !DILocation(line: 475, column: 47, scope: !12685)
!12767 = !DILocation(line: 475, column: 29, scope: !12687)
!12768 = !DILocation(line: 478, column: 70, scope: !12689)
!12769 = !DILocation(line: 478, column: 25, scope: !12691)
!12770 = !DILocation(line: 475, column: 47, scope: !12693)
!12771 = !DILocation(line: 475, column: 29, scope: !12695)
!12772 = !DILocation(line: 478, column: 70, scope: !12697)
!12773 = !DILocation(line: 478, column: 25, scope: !12699)
!12774 = !DILocation(line: 475, column: 47, scope: !12701)
!12775 = !DILocation(line: 475, column: 29, scope: !12703)
!12776 = !DILocation(line: 478, column: 70, scope: !12705)
!12777 = !DILocation(line: 478, column: 25, scope: !12707)
!12778 = !DILocation(line: 475, column: 47, scope: !12709)
!12779 = !DILocation(line: 475, column: 29, scope: !12711)
!12780 = !DILocation(line: 478, column: 70, scope: !12713)
!12781 = !DILocation(line: 478, column: 25, scope: !12715)
!12782 = !DILocation(line: 475, column: 47, scope: !12717)
!12783 = !DILocation(line: 475, column: 29, scope: !12719)
!12784 = !DILocation(line: 478, column: 70, scope: !12721)
!12785 = !DILocation(line: 478, column: 25, scope: !12723)
!12786 = !DILocation(line: 475, column: 47, scope: !12725)
!12787 = !DILocation(line: 475, column: 29, scope: !12727)
!12788 = !DILocation(line: 478, column: 70, scope: !12729)
!12789 = !DILocation(line: 478, column: 25, scope: !12731)
!12790 = !DILocation(line: 475, column: 47, scope: !12733)
!12791 = !DILocation(line: 475, column: 29, scope: !12735)
!12792 = !DILocation(line: 478, column: 70, scope: !12737)
!12793 = !DILocation(line: 478, column: 25, scope: !12739)
!12794 = !DILocation(line: 484, column: 43, scope: !12743)
!12795 = !DILocation(line: 484, column: 25, scope: !12745)
!12796 = !DILocation(line: 487, column: 38, scope: !12747)
!12797 = !DILocation(line: 487, column: 21, scope: !12749)
!12798 = !DILocation(line: 488, column: 70, scope: !12751)
!12799 = !DILocation(line: 488, column: 21, scope: !12753)
!12800 = !DILocation(line: 491, column: 43, scope: !12755)
!12801 = !DILocation(line: 491, column: 21, scope: !12757)
!12802 = !DILocation(line: 434, column: 20, scope: !12658)
!12803 = !DILocation(line: 434, column: 27, scope: !12658)
!12804 = !DILocation(line: 471, column: 21, scope: !12667)
!12805 = !DILocation(line: 481, column: 21, scope: !12741)
!12806 = !DILocation(line: 471, column: 33, scope: !12658)
!12807 = !DILocation(line: 473, column: 46, scope: !12667)
!12808 = !DILocation(line: 474, column: 29, scope: !12667)
!12809 = !DILocation(line: 474, column: 28, scope: !12667)
!12810 = !DILocation(line: 477, column: 25, scope: !12667)
!12811 = !DILocation(line: 478, column: 25, scope: !12667)
!12812 = !DILocation(line: 475, column: 29, scope: !12667)
!12813 = !DILocation(line: 475, column: 29, scope: !12669)
!12814 = !DILocation(line: 494, column: 14, scope: !12658)
!12815 = !DILocation(line: 478, column: 25, scope: !12673)
!12816 = !DILocation(line: 475, column: 29, scope: !12677)
!12817 = !DILocation(line: 478, column: 25, scope: !12681)
!12818 = !DILocation(line: 475, column: 29, scope: !12685)
!12819 = !DILocation(line: 478, column: 25, scope: !12689)
!12820 = !DILocation(line: 475, column: 29, scope: !12693)
!12821 = !DILocation(line: 478, column: 25, scope: !12697)
!12822 = !DILocation(line: 475, column: 29, scope: !12701)
!12823 = !DILocation(line: 478, column: 25, scope: !12705)
!12824 = !DILocation(line: 475, column: 29, scope: !12709)
!12825 = !DILocation(line: 478, column: 25, scope: !12713)
!12826 = !DILocation(line: 475, column: 29, scope: !12717)
!12827 = !DILocation(line: 478, column: 25, scope: !12721)
!12828 = !DILocation(line: 475, column: 29, scope: !12725)
!12829 = !DILocation(line: 478, column: 25, scope: !12729)
!12830 = !DILocation(line: 481, column: 34, scope: !12667)
!12831 = !DILocation(line: 481, column: 47, scope: !12667)
!12832 = !DILocation(line: 481, column: 46, scope: !12667)
!12833 = !DILocation(line: 482, column: 20, scope: !12741)
!12834 = !DILocation(line: 475, column: 29, scope: !12733)
!12835 = !DILocation(line: 478, column: 25, scope: !12737)
!12836 = !DILocation(line: 490, column: 20, scope: !12741)
!12837 = !DILocation(line: 483, column: 25, scope: !12741)
!12838 = !DILocation(line: 483, column: 24, scope: !12741)
!12839 = !DILocation(line: 486, column: 21, scope: !12741)
!12840 = !DILocation(line: 487, column: 21, scope: !12741)
!12841 = !DILocation(line: 484, column: 25, scope: !12741)
!12842 = !DILocation(line: 484, column: 25, scope: !12743)
!12843 = !DILocation(line: 488, column: 21, scope: !12741)
!12844 = !DILocation(line: 487, column: 21, scope: !12747)
!12845 = !DILocation(line: 488, column: 21, scope: !12751)
!12846 = !DILocation(line: 493, column: 17, scope: !12741)
!12847 = !DILocation(line: 491, column: 21, scope: !12741)
!12848 = !DILocation(line: 491, column: 21, scope: !12755)
!12849 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Binary$GT$3fmt17hcf827b2f380019ceE", scope: !12850, file: !8159, line: 497, type: !12660, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12851)
!12850 = !DINamespace(name: "{impl#39}", scope: !39)
!12851 = !{!12852, !12853}
!12852 = !DILocalVariable(name: "self", arg: 1, scope: !12849, file: !8159, line: 497, type: !12662)
!12853 = !DILocalVariable(name: "f", arg: 2, scope: !12849, file: !8159, line: 497, type: !206)
!12854 = !DILocation(line: 497, column: 20, scope: !12849)
!12855 = !DILocation(line: 497, column: 27, scope: !12849)
!12856 = !DILocation(line: 498, column: 17, scope: !12849)
!12857 = !DILocation(line: 499, column: 14, scope: !12849)
!12858 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Octal$GT$3fmt17hfddb27464456c661E", scope: !12859, file: !8159, line: 502, type: !12660, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12860)
!12859 = !DINamespace(name: "{impl#40}", scope: !39)
!12860 = !{!12861, !12862}
!12861 = !DILocalVariable(name: "self", arg: 1, scope: !12858, file: !8159, line: 502, type: !12662)
!12862 = !DILocalVariable(name: "f", arg: 2, scope: !12858, file: !8159, line: 502, type: !206)
!12863 = !DILocation(line: 502, column: 20, scope: !12858)
!12864 = !DILocation(line: 502, column: 27, scope: !12858)
!12865 = !DILocation(line: 503, column: 17, scope: !12858)
!12866 = !DILocation(line: 504, column: 14, scope: !12858)
!12867 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hfd416c9c7a293a6eE", scope: !12868, file: !8159, line: 507, type: !12660, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12869)
!12868 = !DINamespace(name: "{impl#41}", scope: !39)
!12869 = !{!12870, !12871}
!12870 = !DILocalVariable(name: "self", arg: 1, scope: !12867, file: !8159, line: 507, type: !12662)
!12871 = !DILocalVariable(name: "f", arg: 2, scope: !12867, file: !8159, line: 507, type: !206)
!12872 = !DILocation(line: 507, column: 20, scope: !12867)
!12873 = !DILocation(line: 507, column: 27, scope: !12867)
!12874 = !DILocation(line: 508, column: 17, scope: !12867)
!12875 = !DILocation(line: 509, column: 14, scope: !12867)
!12876 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hfbb90abddf27c246E", scope: !12877, file: !8159, line: 512, type: !12660, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12878)
!12877 = !DINamespace(name: "{impl#42}", scope: !39)
!12878 = !{!12879, !12880}
!12879 = !DILocalVariable(name: "self", arg: 1, scope: !12876, file: !8159, line: 512, type: !12662)
!12880 = !DILocalVariable(name: "f", arg: 2, scope: !12876, file: !8159, line: 512, type: !206)
!12881 = !DILocation(line: 512, column: 20, scope: !12876)
!12882 = !DILocation(line: 512, column: 27, scope: !12876)
!12883 = !DILocation(line: 513, column: 17, scope: !12876)
!12884 = !DILocation(line: 514, column: 14, scope: !12876)
!12885 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures3idt18PageFaultErrorCode3all17h6128def07bc3b3ffE", scope: !508, file: !8159, line: 532, type: !12886, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !19)
!12886 = !DISubroutineType(types: !12887)
!12887 = !{!508}
!12888 = !DILocation(line: 533, column: 17, scope: !12885)
!12889 = !DILocation(line: 541, column: 14, scope: !12885)
!12890 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures3idt18PageFaultErrorCode4bits17hb8abeb28d65fcd1fE", scope: !508, file: !8159, line: 545, type: !12891, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12893)
!12891 = !DISubroutineType(types: !12892)
!12892 = !{!18, !12662}
!12893 = !{!12894}
!12894 = !DILocalVariable(name: "self", arg: 1, scope: !12890, file: !8159, line: 545, type: !12662)
!12895 = !DILocation(line: 545, column: 31, scope: !12890)
!12896 = !DILocation(line: 546, column: 17, scope: !12890)
!12897 = !DILocation(line: 547, column: 14, scope: !12890)
!12898 = distinct !DISubprogram(name: "PROTECTION_VIOLATION", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20PROTECTION_VIOLATION17h282ef8952aca7855E", scope: !12899, file: !8159, line: 460, type: !12901, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12903)
!12899 = !DINamespace(name: "{impl#0}", scope: !12900)
!12900 = !DINamespace(name: "fmt", scope: !12659)
!12901 = !DISubroutineType(types: !12902)
!12902 = !{!306, !12662}
!12903 = !{!12904}
!12904 = !DILocalVariable(name: "self", arg: 1, scope: !12905, file: !5394, line: 930, type: !12662)
!12905 = !DILexicalBlockFile(scope: !12898, file: !5394, discriminator: 0)
!12906 = !DILocation(line: 930, column: 1, scope: !12905)
!12907 = !DILocation(line: 875, column: 11, scope: !12898)
!12908 = distinct !DISubprogram(name: "CAUSED_BY_WRITE", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15CAUSED_BY_WRITE17hb5ccaff9418e4057E", scope: !12899, file: !8159, line: 460, type: !12901, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12909)
!12909 = !{!12910}
!12910 = !DILocalVariable(name: "self", arg: 1, scope: !12911, file: !5394, line: 930, type: !12662)
!12911 = !DILexicalBlockFile(scope: !12908, file: !5394, discriminator: 0)
!12912 = !DILocation(line: 930, column: 1, scope: !12911)
!12913 = !DILocation(line: 875, column: 11, scope: !12908)
!12914 = distinct !DISubprogram(name: "USER_MODE", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9USER_MODE17h7721ac2c39aae7cbE", scope: !12899, file: !8159, line: 460, type: !12901, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12915)
!12915 = !{!12916}
!12916 = !DILocalVariable(name: "self", arg: 1, scope: !12917, file: !5394, line: 930, type: !12662)
!12917 = !DILexicalBlockFile(scope: !12914, file: !5394, discriminator: 0)
!12918 = !DILocation(line: 930, column: 1, scope: !12917)
!12919 = !DILocation(line: 875, column: 11, scope: !12914)
!12920 = distinct !DISubprogram(name: "MALFORMED_TABLE", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15MALFORMED_TABLE17hfaf2ecc8a57f280aE", scope: !12899, file: !8159, line: 460, type: !12901, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12921)
!12921 = !{!12922}
!12922 = !DILocalVariable(name: "self", arg: 1, scope: !12923, file: !5394, line: 930, type: !12662)
!12923 = !DILexicalBlockFile(scope: !12920, file: !5394, discriminator: 0)
!12924 = !DILocation(line: 930, column: 1, scope: !12923)
!12925 = !DILocation(line: 875, column: 11, scope: !12920)
!12926 = distinct !DISubprogram(name: "INSTRUCTION_FETCH", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INSTRUCTION_FETCH17hfa5c8e3008a8b437E", scope: !12899, file: !8159, line: 460, type: !12901, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12927)
!12927 = !{!12928}
!12928 = !DILocalVariable(name: "self", arg: 1, scope: !12929, file: !5394, line: 930, type: !12662)
!12929 = !DILexicalBlockFile(scope: !12926, file: !5394, discriminator: 0)
!12930 = !DILocation(line: 930, column: 1, scope: !12929)
!12931 = !DILocation(line: 875, column: 11, scope: !12926)
!12932 = distinct !DISubprogram(name: "PROTECTION_KEY", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17hb11cf68fbe3edcddE", scope: !12899, file: !8159, line: 460, type: !12901, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12933)
!12933 = !{!12934}
!12934 = !DILocalVariable(name: "self", arg: 1, scope: !12935, file: !5394, line: 930, type: !12662)
!12935 = !DILexicalBlockFile(scope: !12932, file: !5394, discriminator: 0)
!12936 = !DILocation(line: 930, column: 1, scope: !12935)
!12937 = !DILocation(line: 875, column: 11, scope: !12932)
!12938 = distinct !DISubprogram(name: "SHADOW_STACK", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12SHADOW_STACK17h2b4bd93da6b20930E", scope: !12899, file: !8159, line: 460, type: !12901, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12939)
!12939 = !{!12940}
!12940 = !DILocalVariable(name: "self", arg: 1, scope: !12941, file: !5394, line: 930, type: !12662)
!12941 = !DILexicalBlockFile(scope: !12938, file: !5394, discriminator: 0)
!12942 = !DILocation(line: 930, column: 1, scope: !12941)
!12943 = !DILocation(line: 875, column: 11, scope: !12938)
!12944 = distinct !DISubprogram(name: "SGX", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SGX17hbb42ab1278fe17edE", scope: !12899, file: !8159, line: 460, type: !12901, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12945)
!12945 = !{!12946}
!12946 = !DILocalVariable(name: "self", arg: 1, scope: !12947, file: !5394, line: 930, type: !12662)
!12947 = !DILexicalBlockFile(scope: !12944, file: !5394, discriminator: 0)
!12948 = !DILocation(line: 930, column: 1, scope: !12947)
!12949 = !DILocation(line: 875, column: 11, scope: !12944)
!12950 = distinct !DISubprogram(name: "RMP", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RMP17h51770e2244e790f4E", scope: !12899, file: !8159, line: 460, type: !12901, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12951)
!12951 = !{!12952}
!12952 = !DILocalVariable(name: "self", arg: 1, scope: !12953, file: !5394, line: 930, type: !12662)
!12953 = !DILexicalBlockFile(scope: !12950, file: !5394, discriminator: 0)
!12954 = !DILocation(line: 930, column: 1, scope: !12953)
!12955 = !DILocation(line: 875, column: 11, scope: !12950)
!12956 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..idt..DescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hae1c0a6ae9f4ae51E", scope: !12957, file: !5394, line: 1042, type: !12958, scopeLine: 1042, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12961)
!12957 = !DINamespace(name: "{impl#62}", scope: !39)
!12958 = !DISubroutineType(types: !12959)
!12959 = !{!188, !12960, !206}
!12960 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::DescriptorTable", baseType: !315, size: 64, align: 64, dwarfAddressSpace: 0)
!12961 = !{!12962, !12963}
!12962 = !DILocalVariable(name: "self", arg: 1, scope: !12956, file: !5394, line: 1042, type: !12960)
!12963 = !DILocalVariable(name: "f", arg: 2, scope: !12956, file: !5394, line: 1042, type: !206)
!12964 = !DILocation(line: 1042, column: 10, scope: !12956)
!12965 = !DILocation(line: 1042, column: 14, scope: !12956)
!12966 = !DILocation(line: 1042, column: 15, scope: !12956)
!12967 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..idt..ExceptionVector$u20$as$u20$core..fmt..Debug$GT$3fmt17hbf8406af55dd8b35E", scope: !12968, file: !5394, line: 1059, type: !12969, scopeLine: 1059, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !12972)
!12968 = !DINamespace(name: "{impl#72}", scope: !39)
!12969 = !DISubroutineType(types: !12970)
!12970 = !{!188, !12971, !206}
!12971 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::ExceptionVector", baseType: !816, size: 64, align: 64, dwarfAddressSpace: 0)
!12972 = !{!12973, !12974}
!12973 = !DILocalVariable(name: "self", arg: 1, scope: !12967, file: !5394, line: 1059, type: !12971)
!12974 = !DILocalVariable(name: "f", arg: 2, scope: !12967, file: !5394, line: 1059, type: !206)
!12975 = !DILocation(line: 1059, column: 23, scope: !12967)
!12976 = !{i8 0, i8 31}
!12977 = !DILocation(line: 1059, column: 27, scope: !12967)
!12978 = !DILocation(line: 1059, column: 28, scope: !12967)
!12979 = distinct !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h4b24396061bdfd0cE", scope: !660, file: !5874, line: 40, type: !5920, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !12980)
!12980 = !{!12981}
!12981 = !DILocalVariable(name: "start_address", arg: 1, scope: !12979, file: !5874, line: 40, type: !351)
!12982 = !DILocation(line: 40, column: 48, scope: !12979)
!12983 = !DILocation(line: 41, column: 9, scope: !12979)
!12984 = !DILocation(line: 45, column: 6, scope: !12979)
!12985 = distinct !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h50cfb52b470fd100E", scope: !678, file: !5874, line: 40, type: !5929, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !12986)
!12986 = !{!12987}
!12987 = !DILocalVariable(name: "start_address", arg: 1, scope: !12985, file: !5874, line: 40, type: !351)
!12988 = !DILocation(line: 40, column: 48, scope: !12985)
!12989 = !DILocation(line: 41, column: 9, scope: !12985)
!12990 = !DILocation(line: 45, column: 6, scope: !12985)
!12991 = distinct !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h8bd36db40768173cE", scope: !694, file: !5874, line: 40, type: !5911, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, retainedNodes: !12992)
!12992 = !{!12993}
!12993 = !DILocalVariable(name: "start_address", arg: 1, scope: !12991, file: !5874, line: 40, type: !351)
!12994 = !DILocation(line: 40, column: 48, scope: !12991)
!12995 = !DILocation(line: 41, column: 9, scope: !12991)
!12996 = !DILocation(line: 45, column: 6, scope: !12991)
!12997 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h5e953c7c5c5dcacdE", scope: !660, file: !5874, line: 59, type: !12998, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !13000)
!12998 = !DISubroutineType(types: !12999)
!12999 = !{!351, !660}
!13000 = !{!13001}
!13001 = !DILocalVariable(name: "self", arg: 1, scope: !12997, file: !5874, line: 59, type: !660)
!13002 = !DILocation(line: 59, column: 26, scope: !12997)
!13003 = !DILocation(line: 60, column: 9, scope: !12997)
!13004 = !DILocation(line: 61, column: 6, scope: !12997)
!13005 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hbfbd20a092c87589E", scope: !694, file: !5874, line: 59, type: !13006, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, retainedNodes: !13008)
!13006 = !DISubroutineType(types: !13007)
!13007 = !{!351, !694}
!13008 = !{!13009}
!13009 = !DILocalVariable(name: "self", arg: 1, scope: !13005, file: !5874, line: 59, type: !694)
!13010 = !DILocation(line: 59, column: 26, scope: !13005)
!13011 = !DILocation(line: 60, column: 9, scope: !13005)
!13012 = !DILocation(line: 61, column: 6, scope: !13005)
!13013 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hc314dae5e560f833E", scope: !678, file: !5874, line: 59, type: !13014, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !13016)
!13014 = !DISubroutineType(types: !13015)
!13015 = !{!351, !678}
!13016 = !{!13017}
!13017 = !DILocalVariable(name: "self", arg: 1, scope: !13013, file: !5874, line: 59, type: !678)
!13018 = !DILocation(line: 59, column: 26, scope: !13013)
!13019 = !DILocation(line: 60, column: 9, scope: !13013)
!13020 = !DILocation(line: 61, column: 6, scope: !13013)
!13021 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h818f1a9b7a267669E", scope: !13022, file: !6088, line: 16, type: !13023, scopeLine: 16, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !575, retainedNodes: !13025)
!13022 = !DINamespace(name: "{impl#14}", scope: !568)
!13023 = !DISubroutineType(types: !13024)
!13024 = !{!188, !610, !206}
!13025 = !{!13026, !13027}
!13026 = !DILocalVariable(name: "self", arg: 1, scope: !13021, file: !6088, line: 16, type: !610)
!13027 = !DILocalVariable(name: "f", arg: 2, scope: !13021, file: !6088, line: 16, type: !206)
!13028 = !DILocation(line: 16, column: 10, scope: !13021)
!13029 = !DILocation(line: 19, column: 5, scope: !13021)
!13030 = !DILocation(line: 16, column: 15, scope: !13021)
!13031 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h2146747541a9f2b3E", scope: !13032, file: !6088, line: 682, type: !13033, scopeLine: 682, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !575, retainedNodes: !13036)
!13032 = !DINamespace(name: "{impl#15}", scope: !568)
!13033 = !DISubroutineType(types: !13034)
!13034 = !{!188, !13035, !206}
!13035 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !567, size: 64, align: 64, dwarfAddressSpace: 0)
!13036 = !{!13037, !13038}
!13037 = !DILocalVariable(name: "self", arg: 1, scope: !13031, file: !6088, line: 682, type: !13035)
!13038 = !DILocalVariable(name: "f", arg: 2, scope: !13031, file: !6088, line: 682, type: !206)
!13039 = !DILocation(line: 682, column: 10, scope: !13031)
!13040 = !DILocation(line: 684, column: 5, scope: !13031)
!13041 = !DILocation(line: 682, column: 15, scope: !13031)
!13042 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN110_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalkError$u20$as$u20$core..fmt..Debug$GT$3fmt17he909e20b8878a774E", scope: !13043, file: !6088, line: 780, type: !13044, scopeLine: 780, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13047)
!13043 = !DINamespace(name: "{impl#16}", scope: !568)
!13044 = !DISubroutineType(types: !13045)
!13045 = !{!188, !13046, !206}
!13046 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::PageTableWalkError", baseType: !841, size: 64, align: 64, dwarfAddressSpace: 0)
!13047 = !{!13048, !13049}
!13048 = !DILocalVariable(name: "self", arg: 1, scope: !13042, file: !6088, line: 780, type: !13046)
!13049 = !DILocalVariable(name: "f", arg: 2, scope: !13042, file: !6088, line: 780, type: !206)
!13050 = !DILocation(line: 780, column: 10, scope: !13042)
!13051 = !DILocation(line: 780, column: 14, scope: !13042)
!13052 = !DILocation(line: 780, column: 15, scope: !13042)
!13053 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN112_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableCreateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ebc3e06a714ef54E", scope: !13054, file: !6088, line: 786, type: !13055, scopeLine: 786, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13058)
!13054 = !DINamespace(name: "{impl#17}", scope: !568)
!13055 = !DISubroutineType(types: !13056)
!13056 = !{!188, !13057, !206}
!13057 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::PageTableCreateError", baseType: !845, size: 64, align: 64, dwarfAddressSpace: 0)
!13058 = !{!13059, !13060}
!13059 = !DILocalVariable(name: "self", arg: 1, scope: !13053, file: !6088, line: 786, type: !13057)
!13060 = !DILocalVariable(name: "f", arg: 2, scope: !13053, file: !6088, line: 786, type: !206)
!13061 = !DILocation(line: 786, column: 10, scope: !13053)
!13062 = !DILocation(line: 786, column: 14, scope: !13053)
!13063 = !DILocation(line: 786, column: 15, scope: !13053)
!13064 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN107_$LT$x86_64..structures..paging..mapper..offset_page_table..OffsetPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h655a55cfeeb966dfE", scope: !13065, file: !6105, line: 10, type: !13066, scopeLine: 10, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13068)
!13065 = !DINamespace(name: "{impl#7}", scope: !572)
!13066 = !DISubroutineType(types: !13067)
!13067 = !{!188, !6120, !206}
!13068 = !{!13069, !13070}
!13069 = !DILocalVariable(name: "self", arg: 1, scope: !13064, file: !6105, line: 10, type: !6120)
!13070 = !DILocalVariable(name: "f", arg: 2, scope: !13064, file: !6105, line: 10, type: !206)
!13071 = !DILocation(line: 10, column: 10, scope: !13064)
!13072 = !DILocation(line: 12, column: 5, scope: !13064)
!13073 = !DILocation(line: 10, column: 15, scope: !13064)
!13074 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN102_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17hbd0e750fee6fb0a0E", scope: !13075, file: !6105, line: 52, type: !13076, scopeLine: 52, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13078)
!13075 = !DINamespace(name: "{impl#8}", scope: !572)
!13076 = !DISubroutineType(types: !13077)
!13077 = !{!188, !601, !206}
!13078 = !{!13079, !13080}
!13079 = !DILocalVariable(name: "self", arg: 1, scope: !13074, file: !6105, line: 52, type: !601)
!13080 = !DILocalVariable(name: "f", arg: 2, scope: !13074, file: !6105, line: 52, type: !206)
!13081 = !DILocation(line: 52, column: 10, scope: !13074)
!13082 = !DILocation(line: 54, column: 5, scope: !13074)
!13083 = !DILocation(line: 52, column: 15, scope: !13074)
!13084 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h5eef08acd5b88f63E", scope: !13085, file: !6143, line: 32, type: !13086, scopeLine: 32, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13088)
!13085 = !DINamespace(name: "{impl#7}", scope: !806)
!13086 = !DISubroutineType(types: !13087)
!13087 = !{!188, !6375, !206}
!13088 = !{!13089, !13090}
!13089 = !DILocalVariable(name: "self", arg: 1, scope: !13084, file: !6143, line: 32, type: !6375)
!13090 = !DILocalVariable(name: "f", arg: 2, scope: !13084, file: !6143, line: 32, type: !206)
!13091 = !DILocation(line: 32, column: 10, scope: !13084)
!13092 = !DILocation(line: 35, column: 5, scope: !13084)
!13093 = !DILocation(line: 32, column: 15, scope: !13084)
!13094 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN111_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hdc67ec01e06ba94cE", scope: !13095, file: !6143, line: 920, type: !7346, scopeLine: 920, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13096)
!13095 = !DINamespace(name: "{impl#8}", scope: !806)
!13096 = !{!13097, !13098}
!13097 = !DILocalVariable(name: "self", arg: 1, scope: !13094, file: !6143, line: 920, type: !7348)
!13098 = !DILocalVariable(name: "f", arg: 2, scope: !13094, file: !6143, line: 920, type: !206)
!13099 = !DILocation(line: 920, column: 10, scope: !13094)
!13100 = !DILocation(line: 920, column: 14, scope: !13094)
!13101 = !DILocation(line: 920, column: 15, scope: !13094)
!13102 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN88_$LT$x86_64..structures..paging..mapper..TranslateResult$u20$as$u20$core..fmt..Debug$GT$3fmt17hcd74925cb8806704E", scope: !13103, file: !323, line: 57, type: !13104, scopeLine: 57, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13107)
!13103 = !DINamespace(name: "{impl#4}", scope: !322)
!13104 = !DISubroutineType(types: !13105)
!13105 = !{!188, !13106, !206}
!13106 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::TranslateResult", baseType: !7178, size: 64, align: 64, dwarfAddressSpace: 0)
!13107 = !{!13108, !13109, !13110, !13112, !13113, !13114}
!13108 = !DILocalVariable(name: "self", arg: 1, scope: !13102, file: !323, line: 57, type: !13106)
!13109 = !DILocalVariable(name: "f", arg: 2, scope: !13102, file: !323, line: 57, type: !206)
!13110 = !DILocalVariable(name: "__self_0", scope: !13111, file: !323, line: 62, type: !7480, align: 8)
!13111 = distinct !DILexicalBlock(scope: !13102, file: !323, line: 57, column: 10)
!13112 = !DILocalVariable(name: "__self_1", scope: !13111, file: !323, line: 64, type: !28, align: 8)
!13113 = !DILocalVariable(name: "__self_2", scope: !13111, file: !323, line: 70, type: !715, align: 8)
!13114 = !DILocalVariable(name: "__self_0", scope: !13115, file: !323, line: 75, type: !643, align: 8)
!13115 = distinct !DILexicalBlock(scope: !13102, file: !323, line: 57, column: 10)
!13116 = !DILocation(line: 57, column: 10, scope: !13102)
!13117 = !DILocation(line: 70, column: 9, scope: !13111)
!13118 = !DILocation(line: 75, column: 25, scope: !13115)
!13119 = !{i64 0, i64 5}
!13120 = !DILocation(line: 62, column: 9, scope: !13102)
!13121 = !DILocation(line: 62, column: 9, scope: !13111)
!13122 = !DILocation(line: 64, column: 9, scope: !13102)
!13123 = !DILocation(line: 64, column: 9, scope: !13111)
!13124 = !DILocation(line: 70, column: 9, scope: !13102)
!13125 = !DILocation(line: 57, column: 10, scope: !13111)
!13126 = !DILocation(line: 75, column: 25, scope: !13102)
!13127 = !DILocation(line: 57, column: 10, scope: !13115)
!13128 = !DILocation(line: 57, column: 15, scope: !13102)
!13129 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..structures..paging..mapper..MappedFrame$u20$as$u20$core..fmt..Debug$GT$3fmt17h7253b9080886cadbE", scope: !13130, file: !323, line: 79, type: !13131, scopeLine: 79, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13133)
!13130 = !DINamespace(name: "{impl#5}", scope: !322)
!13131 = !DISubroutineType(types: !13132)
!13132 = !{!188, !7480, !206}
!13133 = !{!13134, !13135, !13136, !13138, !13140}
!13134 = !DILocalVariable(name: "self", arg: 1, scope: !13129, file: !323, line: 79, type: !7480)
!13135 = !DILocalVariable(name: "f", arg: 2, scope: !13129, file: !323, line: 79, type: !206)
!13136 = !DILocalVariable(name: "__self_0", scope: !13137, file: !323, line: 82, type: !742, align: 8)
!13137 = distinct !DILexicalBlock(scope: !13129, file: !323, line: 79, column: 10)
!13138 = !DILocalVariable(name: "__self_0", scope: !13139, file: !323, line: 84, type: !733, align: 8)
!13139 = distinct !DILexicalBlock(scope: !13129, file: !323, line: 79, column: 10)
!13140 = !DILocalVariable(name: "__self_0", scope: !13141, file: !323, line: 86, type: !724, align: 8)
!13141 = distinct !DILexicalBlock(scope: !13129, file: !323, line: 79, column: 10)
!13142 = !DILocation(line: 79, column: 10, scope: !13129)
!13143 = !DILocation(line: 82, column: 14, scope: !13137)
!13144 = !DILocation(line: 84, column: 14, scope: !13139)
!13145 = !DILocation(line: 86, column: 14, scope: !13141)
!13146 = !DILocation(line: 82, column: 14, scope: !13129)
!13147 = !DILocation(line: 79, column: 10, scope: !13137)
!13148 = !DILocation(line: 84, column: 14, scope: !13129)
!13149 = !DILocation(line: 79, column: 10, scope: !13139)
!13150 = !DILocation(line: 86, column: 14, scope: !13129)
!13151 = !DILocation(line: 79, column: 10, scope: !13141)
!13152 = !DILocation(line: 79, column: 15, scope: !13129)
!13153 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..mapper..MapperFlushAll$u20$as$u20$core..fmt..Debug$GT$3fmt17h345dd287edcb23eeE", scope: !13154, file: !323, line: 413, type: !13155, scopeLine: 413, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13158)
!13154 = !DINamespace(name: "{impl#7}", scope: !322)
!13155 = !DISubroutineType(types: !13156)
!13156 = !{!188, !13157, !206}
!13157 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::MapperFlushAll", baseType: !6316, size: 64, align: 64, dwarfAddressSpace: 0)
!13158 = !{!13159, !13160}
!13159 = !DILocalVariable(name: "self", arg: 1, scope: !13153, file: !323, line: 413, type: !13157)
!13160 = !DILocalVariable(name: "f", arg: 2, scope: !13153, file: !323, line: 413, type: !206)
!13161 = !DILocation(line: 413, column: 10, scope: !13153)
!13162 = !DILocation(line: 415, column: 27, scope: !13153)
!13163 = !DILocation(line: 413, column: 15, scope: !13153)
!13164 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..paging..mapper..UnmapError$u20$as$u20$core..fmt..Debug$GT$3fmt17hf9d2358c9f7bc62dE", scope: !13165, file: !323, line: 453, type: !13166, scopeLine: 453, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13169)
!13165 = !DINamespace(name: "{impl#10}", scope: !322)
!13166 = !DISubroutineType(types: !13167)
!13167 = !{!188, !13168, !206}
!13168 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::UnmapError", baseType: !877, size: 64, align: 64, dwarfAddressSpace: 0)
!13169 = !{!13170, !13171, !13172}
!13170 = !DILocalVariable(name: "self", arg: 1, scope: !13164, file: !323, line: 453, type: !13168)
!13171 = !DILocalVariable(name: "f", arg: 2, scope: !13164, file: !323, line: 453, type: !206)
!13172 = !DILocalVariable(name: "__self_0", scope: !13173, file: !323, line: 461, type: !643, align: 8)
!13173 = distinct !DILexicalBlock(scope: !13164, file: !323, line: 453, column: 10)
!13174 = !DILocation(line: 453, column: 10, scope: !13164)
!13175 = !DILocation(line: 461, column: 25, scope: !13173)
!13176 = !DILocation(line: 461, column: 25, scope: !13164)
!13177 = !DILocation(line: 453, column: 10, scope: !13173)
!13178 = !DILocation(line: 453, column: 15, scope: !13164)
!13179 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN88_$LT$x86_64..structures..paging..mapper..FlagUpdateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h52abd89a84c1afdcE", scope: !13180, file: !323, line: 465, type: !13181, scopeLine: 465, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13184)
!13180 = !DINamespace(name: "{impl#11}", scope: !322)
!13181 = !DISubroutineType(types: !13182)
!13182 = !{!188, !13183, !206}
!13183 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::FlagUpdateError", baseType: !801, size: 64, align: 64, dwarfAddressSpace: 0)
!13184 = !{!13185, !13186}
!13185 = !DILocalVariable(name: "self", arg: 1, scope: !13179, file: !323, line: 465, type: !13183)
!13186 = !DILocalVariable(name: "f", arg: 2, scope: !13179, file: !323, line: 465, type: !206)
!13187 = !DILocation(line: 465, column: 10, scope: !13179)
!13188 = !DILocation(line: 465, column: 14, scope: !13179)
!13189 = !DILocation(line: 465, column: 15, scope: !13179)
!13190 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..mapper..TranslateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h383359747c1d8fafE", scope: !13191, file: !323, line: 475, type: !13192, scopeLine: 475, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13195)
!13191 = !DINamespace(name: "{impl#12}", scope: !322)
!13192 = !DISubroutineType(types: !13193)
!13193 = !{!188, !13194, !206}
!13194 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::TranslateError", baseType: !3376, size: 64, align: 64, dwarfAddressSpace: 0)
!13195 = !{!13196, !13197, !13198}
!13196 = !DILocalVariable(name: "self", arg: 1, scope: !13190, file: !323, line: 475, type: !13194)
!13197 = !DILocalVariable(name: "f", arg: 2, scope: !13190, file: !323, line: 475, type: !206)
!13198 = !DILocalVariable(name: "__self_0", scope: !13199, file: !323, line: 483, type: !643, align: 8)
!13199 = distinct !DILexicalBlock(scope: !13190, file: !323, line: 475, column: 10)
!13200 = !DILocation(line: 475, column: 10, scope: !13190)
!13201 = !DILocation(line: 483, column: 25, scope: !13199)
!13202 = !DILocation(line: 483, column: 25, scope: !13190)
!13203 = !DILocation(line: 475, column: 10, scope: !13199)
!13204 = !DILocation(line: 475, column: 15, scope: !13190)
!13205 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..paging..page..Size4KiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h7fe0e6429f2ecf89E", scope: !13206, file: !7544, line: 25, type: !13207, scopeLine: 25, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13210)
!13206 = !DINamespace(name: "{impl#25}", scope: !669)
!13207 = !DISubroutineType(types: !13208)
!13208 = !{!188, !13209, !206}
!13209 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::Size4KiB", baseType: !668, size: 64, align: 64, dwarfAddressSpace: 0)
!13210 = !{!13211, !13212}
!13211 = !DILocalVariable(name: "self", arg: 1, scope: !13205, file: !7544, line: 25, type: !13209)
!13212 = !DILocalVariable(name: "f", arg: 2, scope: !13205, file: !7544, line: 25, type: !206)
!13213 = !DILocation(line: 25, column: 10, scope: !13205)
!13214 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..paging..page..Size2MiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h53188e2220ef5e54E", scope: !13215, file: !7544, line: 29, type: !13216, scopeLine: 29, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13219)
!13215 = !DINamespace(name: "{impl#34}", scope: !669)
!13216 = !DISubroutineType(types: !13217)
!13217 = !{!188, !13218, !206}
!13218 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::Size2MiB", baseType: !685, size: 64, align: 64, dwarfAddressSpace: 0)
!13219 = !{!13220, !13221}
!13220 = !DILocalVariable(name: "self", arg: 1, scope: !13214, file: !7544, line: 29, type: !13218)
!13221 = !DILocalVariable(name: "f", arg: 2, scope: !13214, file: !7544, line: 29, type: !206)
!13222 = !DILocation(line: 29, column: 10, scope: !13214)
!13223 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..paging..page..Size1GiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h7224157572934eddE", scope: !13224, file: !7544, line: 35, type: !13225, scopeLine: 35, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13228)
!13224 = !DINamespace(name: "{impl#43}", scope: !669)
!13225 = !DISubroutineType(types: !13226)
!13226 = !{!188, !13227, !206}
!13227 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::Size1GiB", baseType: !701, size: 64, align: 64, dwarfAddressSpace: 0)
!13228 = !{!13229, !13230}
!13229 = !DILocalVariable(name: "self", arg: 1, scope: !13223, file: !7544, line: 35, type: !13227)
!13230 = !DILocalVariable(name: "f", arg: 2, scope: !13223, file: !7544, line: 35, type: !206)
!13231 = !DILocation(line: 35, column: 10, scope: !13223)
!13232 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h33490a236e82b611E", scope: !1007, file: !7544, line: 106, type: !13233, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !13235)
!13233 = !DISubroutineType(types: !13234)
!13234 = !{!13, !1007}
!13235 = !{!13236}
!13236 = !DILocalVariable(name: "self", arg: 1, scope: !13232, file: !7544, line: 106, type: !1007)
!13237 = !DILocation(line: 106, column: 26, scope: !13232)
!13238 = !DILocation(line: 107, column: 9, scope: !13232)
!13239 = !DILocation(line: 108, column: 6, scope: !13232)
!13240 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h90bc879a96540d65E", scope: !870, file: !7544, line: 106, type: !13241, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !13243)
!13241 = !DISubroutineType(types: !13242)
!13242 = !{!13, !870}
!13243 = !{!13244}
!13244 = !DILocalVariable(name: "self", arg: 1, scope: !13240, file: !7544, line: 106, type: !870)
!13245 = !DILocation(line: 106, column: 26, scope: !13240)
!13246 = !DILocation(line: 107, column: 9, scope: !13240)
!13247 = !DILocation(line: 108, column: 6, scope: !13240)
!13248 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hce6ad3c412c526d4E", scope: !964, file: !7544, line: 106, type: !13249, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, retainedNodes: !13251)
!13249 = !DISubroutineType(types: !13250)
!13250 = !{!13, !964}
!13251 = !{!13252}
!13252 = !DILocalVariable(name: "self", arg: 1, scope: !13248, file: !7544, line: 106, type: !964)
!13253 = !DILocation(line: 106, column: 26, scope: !13248)
!13254 = !DILocation(line: 107, column: 9, scope: !13248)
!13255 = !DILocation(line: 108, column: 6, scope: !13248)
!13256 = distinct !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h0be6d3ba22152b13E", scope: !1007, file: !7544, line: 120, type: !7586, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !13257)
!13257 = !{!13258}
!13258 = !DILocalVariable(name: "self", arg: 1, scope: !13256, file: !7544, line: 120, type: !1007)
!13259 = !DILocation(line: 120, column: 21, scope: !13256)
!13260 = !DILocation(line: 121, column: 9, scope: !13256)
!13261 = !DILocation(line: 122, column: 6, scope: !13256)
!13262 = distinct !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h50efa2d089993c6eE", scope: !870, file: !7544, line: 120, type: !13263, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !13265)
!13263 = !DISubroutineType(types: !13264)
!13264 = !{!632, !870}
!13265 = !{!13266}
!13266 = !DILocalVariable(name: "self", arg: 1, scope: !13262, file: !7544, line: 120, type: !870)
!13267 = !DILocation(line: 120, column: 21, scope: !13262)
!13268 = !DILocation(line: 121, column: 9, scope: !13262)
!13269 = !DILocation(line: 122, column: 6, scope: !13262)
!13270 = distinct !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h5f831c7ce06ceb99E", scope: !964, file: !7544, line: 120, type: !13271, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, retainedNodes: !13273)
!13271 = !DISubroutineType(types: !13272)
!13272 = !{!632, !964}
!13273 = !{!13274}
!13274 = !DILocalVariable(name: "self", arg: 1, scope: !13270, file: !7544, line: 120, type: !964)
!13275 = !DILocation(line: 120, column: 21, scope: !13270)
!13276 = !DILocation(line: 121, column: 9, scope: !13270)
!13277 = !DILocation(line: 122, column: 6, scope: !13270)
!13278 = distinct !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h62f6e5f6d625356cE", scope: !1007, file: !7544, line: 127, type: !7586, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !13279)
!13279 = !{!13280}
!13280 = !DILocalVariable(name: "self", arg: 1, scope: !13278, file: !7544, line: 127, type: !1007)
!13281 = !DILocation(line: 127, column: 21, scope: !13278)
!13282 = !DILocation(line: 128, column: 9, scope: !13278)
!13283 = !DILocation(line: 129, column: 6, scope: !13278)
!13284 = distinct !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h9c0f0b43afba0313E", scope: !964, file: !7544, line: 127, type: !13271, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, retainedNodes: !13285)
!13285 = !{!13286}
!13286 = !DILocalVariable(name: "self", arg: 1, scope: !13284, file: !7544, line: 127, type: !964)
!13287 = !DILocation(line: 127, column: 21, scope: !13284)
!13288 = !DILocation(line: 128, column: 9, scope: !13284)
!13289 = !DILocation(line: 129, column: 6, scope: !13284)
!13290 = distinct !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h9ecb4c00c8ee3461E", scope: !870, file: !7544, line: 127, type: !13263, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !13291)
!13291 = !{!13292}
!13292 = !DILocalVariable(name: "self", arg: 1, scope: !13290, file: !7544, line: 127, type: !870)
!13293 = !DILocation(line: 127, column: 21, scope: !13290)
!13294 = !DILocation(line: 128, column: 9, scope: !13290)
!13295 = !DILocation(line: 129, column: 6, scope: !13290)
!13296 = distinct !DISubprogram(name: "p2_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h0b0c64aec47c5a03E", scope: !1007, file: !7544, line: 157, type: !7586, scopeLine: 157, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !13297)
!13297 = !{!13298}
!13298 = !DILocalVariable(name: "self", arg: 1, scope: !13296, file: !7544, line: 157, type: !1007)
!13299 = !DILocation(line: 157, column: 21, scope: !13296)
!13300 = !DILocation(line: 158, column: 9, scope: !13296)
!13301 = !DILocation(line: 159, column: 6, scope: !13296)
!13302 = distinct !DISubprogram(name: "p2_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h126647c6c6ccbbcfE", scope: !870, file: !7544, line: 157, type: !13263, scopeLine: 157, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !13303)
!13303 = !{!13304}
!13304 = !DILocalVariable(name: "self", arg: 1, scope: !13302, file: !7544, line: 157, type: !870)
!13305 = !DILocation(line: 157, column: 21, scope: !13302)
!13306 = !DILocation(line: 158, column: 9, scope: !13302)
!13307 = !DILocation(line: 159, column: 6, scope: !13302)
!13308 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN88_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Debug$GT$3fmt17h265450fbab7e4d18E", scope: !13309, file: !7544, line: 401, type: !7595, scopeLine: 401, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13310)
!13309 = !DINamespace(name: "{impl#75}", scope: !669)
!13310 = !{!13311, !13312}
!13311 = !DILocalVariable(name: "self", arg: 1, scope: !13308, file: !7544, line: 401, type: !7597)
!13312 = !DILocalVariable(name: "f", arg: 2, scope: !13308, file: !7544, line: 401, type: !206)
!13313 = !DILocation(line: 401, column: 10, scope: !13308)
!13314 = !DILocation(line: 401, column: 15, scope: !13308)
!13315 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..page_table..FrameError$u20$as$u20$core..fmt..Debug$GT$3fmt17h066d2817ba423411E", scope: !13316, file: !7606, line: 12, type: !13317, scopeLine: 12, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13320)
!13316 = !DINamespace(name: "{impl#20}", scope: !84)
!13317 = !DISubroutineType(types: !13318)
!13318 = !{!188, !13319, !206}
!13319 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::FrameError", baseType: !791, size: 64, align: 64, dwarfAddressSpace: 0)
!13320 = !{!13321, !13322}
!13321 = !DILocalVariable(name: "self", arg: 1, scope: !13315, file: !7606, line: 12, type: !13319)
!13322 = !DILocalVariable(name: "f", arg: 2, scope: !13315, file: !7606, line: 12, type: !206)
!13323 = !DILocation(line: 12, column: 10, scope: !13315)
!13324 = !DILocation(line: 12, column: 14, scope: !13315)
!13325 = !DILocation(line: 12, column: 15, scope: !13315)
!13326 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h5c9fdb0216c891caE", scope: !13327, file: !8159, line: 434, type: !13328, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13330)
!13327 = !DINamespace(name: "{impl#35}", scope: !84)
!13328 = !DISubroutineType(types: !13329)
!13329 = !{!188, !715, !206}
!13330 = !{!13331, !13332, !13333, !13335, !13337, !13339, !13341, !13343, !13345, !13347, !13349, !13351, !13353, !13355, !13357, !13359, !13361, !13363, !13365, !13367, !13369, !13371, !13373, !13375, !13377, !13379, !13381, !13383, !13385, !13387, !13389, !13391, !13393, !13395, !13397, !13399, !13401, !13403, !13405, !13407, !13409, !13411, !13413, !13415, !13417, !13419, !13421, !13423, !13425, !13427, !13429, !13431, !13433, !13435, !13437, !13439, !13441, !13443, !13445, !13447, !13449, !13451, !13453, !13455, !13457, !13459, !13461, !13463, !13465, !13467, !13469, !13471, !13473, !13475, !13477, !13479, !13481, !13483, !13485, !13487, !13489, !13491, !13493, !13495, !13497, !13499, !13501, !13503, !13505, !13507, !13509, !13511, !13513, !13515, !13517, !13519, !13521, !13523, !13525, !13527, !13529, !13531, !13533, !13535, !13537, !13539, !13541, !13543}
!13331 = !DILocalVariable(name: "self", arg: 1, scope: !13326, file: !8159, line: 434, type: !715)
!13332 = !DILocalVariable(name: "f", arg: 2, scope: !13326, file: !8159, line: 434, type: !206)
!13333 = !DILocalVariable(name: "first", scope: !13334, file: !8159, line: 471, type: !306, align: 1)
!13334 = distinct !DILexicalBlock(scope: !13326, file: !8159, line: 471, column: 17)
!13335 = !DILocalVariable(name: "residual", scope: !13336, file: !8159, line: 475, type: !8174, align: 1)
!13336 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 47)
!13337 = !DILocalVariable(name: "val", scope: !13338, file: !8159, line: 475, type: !7, align: 1)
!13338 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 29)
!13339 = !DILocalVariable(name: "residual", scope: !13340, file: !8159, line: 478, type: !8174, align: 1)
!13340 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 70)
!13341 = !DILocalVariable(name: "val", scope: !13342, file: !8159, line: 478, type: !7, align: 1)
!13342 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 25)
!13343 = !DILocalVariable(name: "residual", scope: !13344, file: !8159, line: 475, type: !8174, align: 1)
!13344 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 47)
!13345 = !DILocalVariable(name: "val", scope: !13346, file: !8159, line: 475, type: !7, align: 1)
!13346 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 29)
!13347 = !DILocalVariable(name: "residual", scope: !13348, file: !8159, line: 478, type: !8174, align: 1)
!13348 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 70)
!13349 = !DILocalVariable(name: "val", scope: !13350, file: !8159, line: 478, type: !7, align: 1)
!13350 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 25)
!13351 = !DILocalVariable(name: "residual", scope: !13352, file: !8159, line: 475, type: !8174, align: 1)
!13352 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 47)
!13353 = !DILocalVariable(name: "val", scope: !13354, file: !8159, line: 475, type: !7, align: 1)
!13354 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 29)
!13355 = !DILocalVariable(name: "residual", scope: !13356, file: !8159, line: 478, type: !8174, align: 1)
!13356 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 70)
!13357 = !DILocalVariable(name: "val", scope: !13358, file: !8159, line: 478, type: !7, align: 1)
!13358 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 25)
!13359 = !DILocalVariable(name: "residual", scope: !13360, file: !8159, line: 475, type: !8174, align: 1)
!13360 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 47)
!13361 = !DILocalVariable(name: "val", scope: !13362, file: !8159, line: 475, type: !7, align: 1)
!13362 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 29)
!13363 = !DILocalVariable(name: "residual", scope: !13364, file: !8159, line: 478, type: !8174, align: 1)
!13364 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 70)
!13365 = !DILocalVariable(name: "val", scope: !13366, file: !8159, line: 478, type: !7, align: 1)
!13366 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 25)
!13367 = !DILocalVariable(name: "residual", scope: !13368, file: !8159, line: 475, type: !8174, align: 1)
!13368 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 47)
!13369 = !DILocalVariable(name: "val", scope: !13370, file: !8159, line: 475, type: !7, align: 1)
!13370 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 29)
!13371 = !DILocalVariable(name: "residual", scope: !13372, file: !8159, line: 478, type: !8174, align: 1)
!13372 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 70)
!13373 = !DILocalVariable(name: "val", scope: !13374, file: !8159, line: 478, type: !7, align: 1)
!13374 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 25)
!13375 = !DILocalVariable(name: "residual", scope: !13376, file: !8159, line: 475, type: !8174, align: 1)
!13376 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 47)
!13377 = !DILocalVariable(name: "val", scope: !13378, file: !8159, line: 475, type: !7, align: 1)
!13378 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 29)
!13379 = !DILocalVariable(name: "residual", scope: !13380, file: !8159, line: 478, type: !8174, align: 1)
!13380 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 70)
!13381 = !DILocalVariable(name: "val", scope: !13382, file: !8159, line: 478, type: !7, align: 1)
!13382 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 25)
!13383 = !DILocalVariable(name: "residual", scope: !13384, file: !8159, line: 475, type: !8174, align: 1)
!13384 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 47)
!13385 = !DILocalVariable(name: "val", scope: !13386, file: !8159, line: 475, type: !7, align: 1)
!13386 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 29)
!13387 = !DILocalVariable(name: "residual", scope: !13388, file: !8159, line: 478, type: !8174, align: 1)
!13388 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 70)
!13389 = !DILocalVariable(name: "val", scope: !13390, file: !8159, line: 478, type: !7, align: 1)
!13390 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 25)
!13391 = !DILocalVariable(name: "residual", scope: !13392, file: !8159, line: 475, type: !8174, align: 1)
!13392 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 47)
!13393 = !DILocalVariable(name: "val", scope: !13394, file: !8159, line: 475, type: !7, align: 1)
!13394 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 29)
!13395 = !DILocalVariable(name: "residual", scope: !13396, file: !8159, line: 478, type: !8174, align: 1)
!13396 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 70)
!13397 = !DILocalVariable(name: "val", scope: !13398, file: !8159, line: 478, type: !7, align: 1)
!13398 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 25)
!13399 = !DILocalVariable(name: "residual", scope: !13400, file: !8159, line: 475, type: !8174, align: 1)
!13400 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 47)
!13401 = !DILocalVariable(name: "val", scope: !13402, file: !8159, line: 475, type: !7, align: 1)
!13402 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 29)
!13403 = !DILocalVariable(name: "residual", scope: !13404, file: !8159, line: 478, type: !8174, align: 1)
!13404 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 70)
!13405 = !DILocalVariable(name: "val", scope: !13406, file: !8159, line: 478, type: !7, align: 1)
!13406 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 25)
!13407 = !DILocalVariable(name: "residual", scope: !13408, file: !8159, line: 475, type: !8174, align: 1)
!13408 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 47)
!13409 = !DILocalVariable(name: "val", scope: !13410, file: !8159, line: 475, type: !7, align: 1)
!13410 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 29)
!13411 = !DILocalVariable(name: "residual", scope: !13412, file: !8159, line: 478, type: !8174, align: 1)
!13412 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 70)
!13413 = !DILocalVariable(name: "val", scope: !13414, file: !8159, line: 478, type: !7, align: 1)
!13414 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 25)
!13415 = !DILocalVariable(name: "residual", scope: !13416, file: !8159, line: 475, type: !8174, align: 1)
!13416 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 47)
!13417 = !DILocalVariable(name: "val", scope: !13418, file: !8159, line: 475, type: !7, align: 1)
!13418 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 29)
!13419 = !DILocalVariable(name: "residual", scope: !13420, file: !8159, line: 478, type: !8174, align: 1)
!13420 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 70)
!13421 = !DILocalVariable(name: "val", scope: !13422, file: !8159, line: 478, type: !7, align: 1)
!13422 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 25)
!13423 = !DILocalVariable(name: "residual", scope: !13424, file: !8159, line: 475, type: !8174, align: 1)
!13424 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 47)
!13425 = !DILocalVariable(name: "val", scope: !13426, file: !8159, line: 475, type: !7, align: 1)
!13426 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 29)
!13427 = !DILocalVariable(name: "residual", scope: !13428, file: !8159, line: 478, type: !8174, align: 1)
!13428 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 70)
!13429 = !DILocalVariable(name: "val", scope: !13430, file: !8159, line: 478, type: !7, align: 1)
!13430 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 25)
!13431 = !DILocalVariable(name: "residual", scope: !13432, file: !8159, line: 475, type: !8174, align: 1)
!13432 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 47)
!13433 = !DILocalVariable(name: "val", scope: !13434, file: !8159, line: 475, type: !7, align: 1)
!13434 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 29)
!13435 = !DILocalVariable(name: "residual", scope: !13436, file: !8159, line: 478, type: !8174, align: 1)
!13436 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 70)
!13437 = !DILocalVariable(name: "val", scope: !13438, file: !8159, line: 478, type: !7, align: 1)
!13438 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 25)
!13439 = !DILocalVariable(name: "residual", scope: !13440, file: !8159, line: 475, type: !8174, align: 1)
!13440 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 47)
!13441 = !DILocalVariable(name: "val", scope: !13442, file: !8159, line: 475, type: !7, align: 1)
!13442 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 29)
!13443 = !DILocalVariable(name: "residual", scope: !13444, file: !8159, line: 478, type: !8174, align: 1)
!13444 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 70)
!13445 = !DILocalVariable(name: "val", scope: !13446, file: !8159, line: 478, type: !7, align: 1)
!13446 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 25)
!13447 = !DILocalVariable(name: "residual", scope: !13448, file: !8159, line: 475, type: !8174, align: 1)
!13448 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 47)
!13449 = !DILocalVariable(name: "val", scope: !13450, file: !8159, line: 475, type: !7, align: 1)
!13450 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 29)
!13451 = !DILocalVariable(name: "residual", scope: !13452, file: !8159, line: 478, type: !8174, align: 1)
!13452 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 70)
!13453 = !DILocalVariable(name: "val", scope: !13454, file: !8159, line: 478, type: !7, align: 1)
!13454 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 25)
!13455 = !DILocalVariable(name: "residual", scope: !13456, file: !8159, line: 475, type: !8174, align: 1)
!13456 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 47)
!13457 = !DILocalVariable(name: "val", scope: !13458, file: !8159, line: 475, type: !7, align: 1)
!13458 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 29)
!13459 = !DILocalVariable(name: "residual", scope: !13460, file: !8159, line: 478, type: !8174, align: 1)
!13460 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 70)
!13461 = !DILocalVariable(name: "val", scope: !13462, file: !8159, line: 478, type: !7, align: 1)
!13462 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 25)
!13463 = !DILocalVariable(name: "residual", scope: !13464, file: !8159, line: 475, type: !8174, align: 1)
!13464 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 47)
!13465 = !DILocalVariable(name: "val", scope: !13466, file: !8159, line: 475, type: !7, align: 1)
!13466 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 29)
!13467 = !DILocalVariable(name: "residual", scope: !13468, file: !8159, line: 478, type: !8174, align: 1)
!13468 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 70)
!13469 = !DILocalVariable(name: "val", scope: !13470, file: !8159, line: 478, type: !7, align: 1)
!13470 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 25)
!13471 = !DILocalVariable(name: "residual", scope: !13472, file: !8159, line: 475, type: !8174, align: 1)
!13472 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 47)
!13473 = !DILocalVariable(name: "val", scope: !13474, file: !8159, line: 475, type: !7, align: 1)
!13474 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 29)
!13475 = !DILocalVariable(name: "residual", scope: !13476, file: !8159, line: 478, type: !8174, align: 1)
!13476 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 70)
!13477 = !DILocalVariable(name: "val", scope: !13478, file: !8159, line: 478, type: !7, align: 1)
!13478 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 25)
!13479 = !DILocalVariable(name: "residual", scope: !13480, file: !8159, line: 475, type: !8174, align: 1)
!13480 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 47)
!13481 = !DILocalVariable(name: "val", scope: !13482, file: !8159, line: 475, type: !7, align: 1)
!13482 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 29)
!13483 = !DILocalVariable(name: "residual", scope: !13484, file: !8159, line: 478, type: !8174, align: 1)
!13484 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 70)
!13485 = !DILocalVariable(name: "val", scope: !13486, file: !8159, line: 478, type: !7, align: 1)
!13486 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 25)
!13487 = !DILocalVariable(name: "residual", scope: !13488, file: !8159, line: 475, type: !8174, align: 1)
!13488 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 47)
!13489 = !DILocalVariable(name: "val", scope: !13490, file: !8159, line: 475, type: !7, align: 1)
!13490 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 29)
!13491 = !DILocalVariable(name: "residual", scope: !13492, file: !8159, line: 478, type: !8174, align: 1)
!13492 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 70)
!13493 = !DILocalVariable(name: "val", scope: !13494, file: !8159, line: 478, type: !7, align: 1)
!13494 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 25)
!13495 = !DILocalVariable(name: "residual", scope: !13496, file: !8159, line: 475, type: !8174, align: 1)
!13496 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 47)
!13497 = !DILocalVariable(name: "val", scope: !13498, file: !8159, line: 475, type: !7, align: 1)
!13498 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 29)
!13499 = !DILocalVariable(name: "residual", scope: !13500, file: !8159, line: 478, type: !8174, align: 1)
!13500 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 70)
!13501 = !DILocalVariable(name: "val", scope: !13502, file: !8159, line: 478, type: !7, align: 1)
!13502 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 25)
!13503 = !DILocalVariable(name: "residual", scope: !13504, file: !8159, line: 475, type: !8174, align: 1)
!13504 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 47)
!13505 = !DILocalVariable(name: "val", scope: !13506, file: !8159, line: 475, type: !7, align: 1)
!13506 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 29)
!13507 = !DILocalVariable(name: "residual", scope: !13508, file: !8159, line: 478, type: !8174, align: 1)
!13508 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 70)
!13509 = !DILocalVariable(name: "val", scope: !13510, file: !8159, line: 478, type: !7, align: 1)
!13510 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 25)
!13511 = !DILocalVariable(name: "residual", scope: !13512, file: !8159, line: 475, type: !8174, align: 1)
!13512 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 47)
!13513 = !DILocalVariable(name: "val", scope: !13514, file: !8159, line: 475, type: !7, align: 1)
!13514 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 29)
!13515 = !DILocalVariable(name: "residual", scope: !13516, file: !8159, line: 478, type: !8174, align: 1)
!13516 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 70)
!13517 = !DILocalVariable(name: "val", scope: !13518, file: !8159, line: 478, type: !7, align: 1)
!13518 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 25)
!13519 = !DILocalVariable(name: "residual", scope: !13520, file: !8159, line: 475, type: !8174, align: 1)
!13520 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 47)
!13521 = !DILocalVariable(name: "val", scope: !13522, file: !8159, line: 475, type: !7, align: 1)
!13522 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 475, column: 29)
!13523 = !DILocalVariable(name: "residual", scope: !13524, file: !8159, line: 478, type: !8174, align: 1)
!13524 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 70)
!13525 = !DILocalVariable(name: "val", scope: !13526, file: !8159, line: 478, type: !7, align: 1)
!13526 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 478, column: 25)
!13527 = !DILocalVariable(name: "extra_bits", scope: !13528, file: !8159, line: 481, type: !18, align: 8)
!13528 = distinct !DILexicalBlock(scope: !13334, file: !8159, line: 481, column: 17)
!13529 = !DILocalVariable(name: "residual", scope: !13530, file: !8159, line: 484, type: !8174, align: 1)
!13530 = distinct !DILexicalBlock(scope: !13528, file: !8159, line: 484, column: 43)
!13531 = !DILocalVariable(name: "val", scope: !13532, file: !8159, line: 484, type: !7, align: 1)
!13532 = distinct !DILexicalBlock(scope: !13528, file: !8159, line: 484, column: 25)
!13533 = !DILocalVariable(name: "residual", scope: !13534, file: !8159, line: 487, type: !8174, align: 1)
!13534 = distinct !DILexicalBlock(scope: !13528, file: !8159, line: 487, column: 38)
!13535 = !DILocalVariable(name: "val", scope: !13536, file: !8159, line: 487, type: !7, align: 1)
!13536 = distinct !DILexicalBlock(scope: !13528, file: !8159, line: 487, column: 21)
!13537 = !DILocalVariable(name: "residual", scope: !13538, file: !8159, line: 488, type: !8174, align: 1)
!13538 = distinct !DILexicalBlock(scope: !13528, file: !8159, line: 488, column: 70)
!13539 = !DILocalVariable(name: "val", scope: !13540, file: !8159, line: 488, type: !7, align: 1)
!13540 = distinct !DILexicalBlock(scope: !13528, file: !8159, line: 488, column: 21)
!13541 = !DILocalVariable(name: "residual", scope: !13542, file: !8159, line: 491, type: !8174, align: 1)
!13542 = distinct !DILexicalBlock(scope: !13528, file: !8159, line: 491, column: 43)
!13543 = !DILocalVariable(name: "val", scope: !13544, file: !8159, line: 491, type: !7, align: 1)
!13544 = distinct !DILexicalBlock(scope: !13528, file: !8159, line: 491, column: 21)
!13545 = !DILocation(line: 475, column: 47, scope: !13336)
!13546 = !DILocation(line: 475, column: 29, scope: !13338)
!13547 = !DILocation(line: 478, column: 70, scope: !13340)
!13548 = !DILocation(line: 478, column: 25, scope: !13342)
!13549 = !DILocation(line: 475, column: 47, scope: !13344)
!13550 = !DILocation(line: 475, column: 29, scope: !13346)
!13551 = !DILocation(line: 478, column: 70, scope: !13348)
!13552 = !DILocation(line: 478, column: 25, scope: !13350)
!13553 = !DILocation(line: 475, column: 47, scope: !13352)
!13554 = !DILocation(line: 475, column: 29, scope: !13354)
!13555 = !DILocation(line: 478, column: 70, scope: !13356)
!13556 = !DILocation(line: 478, column: 25, scope: !13358)
!13557 = !DILocation(line: 475, column: 47, scope: !13360)
!13558 = !DILocation(line: 475, column: 29, scope: !13362)
!13559 = !DILocation(line: 478, column: 70, scope: !13364)
!13560 = !DILocation(line: 478, column: 25, scope: !13366)
!13561 = !DILocation(line: 475, column: 47, scope: !13368)
!13562 = !DILocation(line: 475, column: 29, scope: !13370)
!13563 = !DILocation(line: 478, column: 70, scope: !13372)
!13564 = !DILocation(line: 478, column: 25, scope: !13374)
!13565 = !DILocation(line: 475, column: 47, scope: !13376)
!13566 = !DILocation(line: 475, column: 29, scope: !13378)
!13567 = !DILocation(line: 478, column: 70, scope: !13380)
!13568 = !DILocation(line: 478, column: 25, scope: !13382)
!13569 = !DILocation(line: 475, column: 47, scope: !13384)
!13570 = !DILocation(line: 475, column: 29, scope: !13386)
!13571 = !DILocation(line: 478, column: 70, scope: !13388)
!13572 = !DILocation(line: 478, column: 25, scope: !13390)
!13573 = !DILocation(line: 475, column: 47, scope: !13392)
!13574 = !DILocation(line: 475, column: 29, scope: !13394)
!13575 = !DILocation(line: 478, column: 70, scope: !13396)
!13576 = !DILocation(line: 478, column: 25, scope: !13398)
!13577 = !DILocation(line: 475, column: 47, scope: !13400)
!13578 = !DILocation(line: 475, column: 29, scope: !13402)
!13579 = !DILocation(line: 478, column: 70, scope: !13404)
!13580 = !DILocation(line: 478, column: 25, scope: !13406)
!13581 = !DILocation(line: 475, column: 47, scope: !13408)
!13582 = !DILocation(line: 475, column: 29, scope: !13410)
!13583 = !DILocation(line: 478, column: 70, scope: !13412)
!13584 = !DILocation(line: 478, column: 25, scope: !13414)
!13585 = !DILocation(line: 475, column: 47, scope: !13416)
!13586 = !DILocation(line: 475, column: 29, scope: !13418)
!13587 = !DILocation(line: 478, column: 70, scope: !13420)
!13588 = !DILocation(line: 478, column: 25, scope: !13422)
!13589 = !DILocation(line: 475, column: 47, scope: !13424)
!13590 = !DILocation(line: 475, column: 29, scope: !13426)
!13591 = !DILocation(line: 478, column: 70, scope: !13428)
!13592 = !DILocation(line: 478, column: 25, scope: !13430)
!13593 = !DILocation(line: 475, column: 47, scope: !13432)
!13594 = !DILocation(line: 475, column: 29, scope: !13434)
!13595 = !DILocation(line: 478, column: 70, scope: !13436)
!13596 = !DILocation(line: 478, column: 25, scope: !13438)
!13597 = !DILocation(line: 475, column: 47, scope: !13440)
!13598 = !DILocation(line: 475, column: 29, scope: !13442)
!13599 = !DILocation(line: 478, column: 70, scope: !13444)
!13600 = !DILocation(line: 478, column: 25, scope: !13446)
!13601 = !DILocation(line: 475, column: 47, scope: !13448)
!13602 = !DILocation(line: 475, column: 29, scope: !13450)
!13603 = !DILocation(line: 478, column: 70, scope: !13452)
!13604 = !DILocation(line: 478, column: 25, scope: !13454)
!13605 = !DILocation(line: 475, column: 47, scope: !13456)
!13606 = !DILocation(line: 475, column: 29, scope: !13458)
!13607 = !DILocation(line: 478, column: 70, scope: !13460)
!13608 = !DILocation(line: 478, column: 25, scope: !13462)
!13609 = !DILocation(line: 475, column: 47, scope: !13464)
!13610 = !DILocation(line: 475, column: 29, scope: !13466)
!13611 = !DILocation(line: 478, column: 70, scope: !13468)
!13612 = !DILocation(line: 478, column: 25, scope: !13470)
!13613 = !DILocation(line: 475, column: 47, scope: !13472)
!13614 = !DILocation(line: 475, column: 29, scope: !13474)
!13615 = !DILocation(line: 478, column: 70, scope: !13476)
!13616 = !DILocation(line: 478, column: 25, scope: !13478)
!13617 = !DILocation(line: 475, column: 47, scope: !13480)
!13618 = !DILocation(line: 475, column: 29, scope: !13482)
!13619 = !DILocation(line: 478, column: 70, scope: !13484)
!13620 = !DILocation(line: 478, column: 25, scope: !13486)
!13621 = !DILocation(line: 475, column: 47, scope: !13488)
!13622 = !DILocation(line: 475, column: 29, scope: !13490)
!13623 = !DILocation(line: 478, column: 70, scope: !13492)
!13624 = !DILocation(line: 478, column: 25, scope: !13494)
!13625 = !DILocation(line: 475, column: 47, scope: !13496)
!13626 = !DILocation(line: 475, column: 29, scope: !13498)
!13627 = !DILocation(line: 478, column: 70, scope: !13500)
!13628 = !DILocation(line: 478, column: 25, scope: !13502)
!13629 = !DILocation(line: 475, column: 47, scope: !13504)
!13630 = !DILocation(line: 475, column: 29, scope: !13506)
!13631 = !DILocation(line: 478, column: 70, scope: !13508)
!13632 = !DILocation(line: 478, column: 25, scope: !13510)
!13633 = !DILocation(line: 475, column: 47, scope: !13512)
!13634 = !DILocation(line: 475, column: 29, scope: !13514)
!13635 = !DILocation(line: 478, column: 70, scope: !13516)
!13636 = !DILocation(line: 478, column: 25, scope: !13518)
!13637 = !DILocation(line: 475, column: 47, scope: !13520)
!13638 = !DILocation(line: 475, column: 29, scope: !13522)
!13639 = !DILocation(line: 478, column: 70, scope: !13524)
!13640 = !DILocation(line: 478, column: 25, scope: !13526)
!13641 = !DILocation(line: 484, column: 43, scope: !13530)
!13642 = !DILocation(line: 484, column: 25, scope: !13532)
!13643 = !DILocation(line: 487, column: 38, scope: !13534)
!13644 = !DILocation(line: 487, column: 21, scope: !13536)
!13645 = !DILocation(line: 488, column: 70, scope: !13538)
!13646 = !DILocation(line: 488, column: 21, scope: !13540)
!13647 = !DILocation(line: 491, column: 43, scope: !13542)
!13648 = !DILocation(line: 491, column: 21, scope: !13544)
!13649 = !DILocation(line: 434, column: 20, scope: !13326)
!13650 = !DILocation(line: 434, column: 27, scope: !13326)
!13651 = !DILocation(line: 471, column: 21, scope: !13334)
!13652 = !DILocation(line: 481, column: 21, scope: !13528)
!13653 = !DILocation(line: 471, column: 33, scope: !13326)
!13654 = !DILocation(line: 473, column: 46, scope: !13334)
!13655 = !DILocation(line: 474, column: 29, scope: !13334)
!13656 = !DILocation(line: 474, column: 28, scope: !13334)
!13657 = !DILocation(line: 477, column: 25, scope: !13334)
!13658 = !DILocation(line: 478, column: 25, scope: !13334)
!13659 = !DILocation(line: 475, column: 29, scope: !13334)
!13660 = !DILocation(line: 475, column: 29, scope: !13336)
!13661 = !DILocation(line: 494, column: 14, scope: !13326)
!13662 = !DILocation(line: 478, column: 25, scope: !13340)
!13663 = !DILocation(line: 475, column: 29, scope: !13344)
!13664 = !DILocation(line: 478, column: 25, scope: !13348)
!13665 = !DILocation(line: 475, column: 29, scope: !13352)
!13666 = !DILocation(line: 478, column: 25, scope: !13356)
!13667 = !DILocation(line: 475, column: 29, scope: !13360)
!13668 = !DILocation(line: 478, column: 25, scope: !13364)
!13669 = !DILocation(line: 475, column: 29, scope: !13368)
!13670 = !DILocation(line: 478, column: 25, scope: !13372)
!13671 = !DILocation(line: 475, column: 29, scope: !13376)
!13672 = !DILocation(line: 478, column: 25, scope: !13380)
!13673 = !DILocation(line: 475, column: 29, scope: !13384)
!13674 = !DILocation(line: 478, column: 25, scope: !13388)
!13675 = !DILocation(line: 475, column: 29, scope: !13392)
!13676 = !DILocation(line: 478, column: 25, scope: !13396)
!13677 = !DILocation(line: 475, column: 29, scope: !13400)
!13678 = !DILocation(line: 478, column: 25, scope: !13404)
!13679 = !DILocation(line: 475, column: 29, scope: !13408)
!13680 = !DILocation(line: 478, column: 25, scope: !13412)
!13681 = !DILocation(line: 475, column: 29, scope: !13416)
!13682 = !DILocation(line: 478, column: 25, scope: !13420)
!13683 = !DILocation(line: 475, column: 29, scope: !13424)
!13684 = !DILocation(line: 478, column: 25, scope: !13428)
!13685 = !DILocation(line: 475, column: 29, scope: !13432)
!13686 = !DILocation(line: 478, column: 25, scope: !13436)
!13687 = !DILocation(line: 475, column: 29, scope: !13440)
!13688 = !DILocation(line: 478, column: 25, scope: !13444)
!13689 = !DILocation(line: 475, column: 29, scope: !13448)
!13690 = !DILocation(line: 478, column: 25, scope: !13452)
!13691 = !DILocation(line: 475, column: 29, scope: !13456)
!13692 = !DILocation(line: 478, column: 25, scope: !13460)
!13693 = !DILocation(line: 475, column: 29, scope: !13464)
!13694 = !DILocation(line: 478, column: 25, scope: !13468)
!13695 = !DILocation(line: 475, column: 29, scope: !13472)
!13696 = !DILocation(line: 478, column: 25, scope: !13476)
!13697 = !DILocation(line: 475, column: 29, scope: !13480)
!13698 = !DILocation(line: 478, column: 25, scope: !13484)
!13699 = !DILocation(line: 475, column: 29, scope: !13488)
!13700 = !DILocation(line: 478, column: 25, scope: !13492)
!13701 = !DILocation(line: 475, column: 29, scope: !13496)
!13702 = !DILocation(line: 478, column: 25, scope: !13500)
!13703 = !DILocation(line: 475, column: 29, scope: !13504)
!13704 = !DILocation(line: 478, column: 25, scope: !13508)
!13705 = !DILocation(line: 475, column: 29, scope: !13512)
!13706 = !DILocation(line: 478, column: 25, scope: !13516)
!13707 = !DILocation(line: 481, column: 34, scope: !13334)
!13708 = !DILocation(line: 481, column: 47, scope: !13334)
!13709 = !DILocation(line: 481, column: 46, scope: !13334)
!13710 = !DILocation(line: 482, column: 20, scope: !13528)
!13711 = !DILocation(line: 475, column: 29, scope: !13520)
!13712 = !DILocation(line: 478, column: 25, scope: !13524)
!13713 = !DILocation(line: 490, column: 20, scope: !13528)
!13714 = !DILocation(line: 483, column: 25, scope: !13528)
!13715 = !DILocation(line: 483, column: 24, scope: !13528)
!13716 = !DILocation(line: 486, column: 21, scope: !13528)
!13717 = !DILocation(line: 487, column: 21, scope: !13528)
!13718 = !DILocation(line: 484, column: 25, scope: !13528)
!13719 = !DILocation(line: 484, column: 25, scope: !13530)
!13720 = !DILocation(line: 488, column: 21, scope: !13528)
!13721 = !DILocation(line: 487, column: 21, scope: !13534)
!13722 = !DILocation(line: 488, column: 21, scope: !13538)
!13723 = !DILocation(line: 493, column: 17, scope: !13528)
!13724 = !DILocation(line: 491, column: 21, scope: !13528)
!13725 = !DILocation(line: 491, column: 21, scope: !13542)
!13726 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN92_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h244363bca798b27cE", scope: !13727, file: !8159, line: 497, type: !13328, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13728)
!13727 = !DINamespace(name: "{impl#36}", scope: !84)
!13728 = !{!13729, !13730}
!13729 = !DILocalVariable(name: "self", arg: 1, scope: !13726, file: !8159, line: 497, type: !715)
!13730 = !DILocalVariable(name: "f", arg: 2, scope: !13726, file: !8159, line: 497, type: !206)
!13731 = !DILocation(line: 497, column: 20, scope: !13726)
!13732 = !DILocation(line: 497, column: 27, scope: !13726)
!13733 = !DILocation(line: 498, column: 17, scope: !13726)
!13734 = !DILocation(line: 499, column: 14, scope: !13726)
!13735 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17ha7518758501a5c82E", scope: !13736, file: !8159, line: 502, type: !13328, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13737)
!13736 = !DINamespace(name: "{impl#37}", scope: !84)
!13737 = !{!13738, !13739}
!13738 = !DILocalVariable(name: "self", arg: 1, scope: !13735, file: !8159, line: 502, type: !715)
!13739 = !DILocalVariable(name: "f", arg: 2, scope: !13735, file: !8159, line: 502, type: !206)
!13740 = !DILocation(line: 502, column: 20, scope: !13735)
!13741 = !DILocation(line: 502, column: 27, scope: !13735)
!13742 = !DILocation(line: 503, column: 17, scope: !13735)
!13743 = !DILocation(line: 504, column: 14, scope: !13735)
!13744 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h35021790545b8d20E", scope: !13745, file: !8159, line: 507, type: !13328, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13746)
!13745 = !DINamespace(name: "{impl#38}", scope: !84)
!13746 = !{!13747, !13748}
!13747 = !DILocalVariable(name: "self", arg: 1, scope: !13744, file: !8159, line: 507, type: !715)
!13748 = !DILocalVariable(name: "f", arg: 2, scope: !13744, file: !8159, line: 507, type: !206)
!13749 = !DILocation(line: 507, column: 20, scope: !13744)
!13750 = !DILocation(line: 507, column: 27, scope: !13744)
!13751 = !DILocation(line: 508, column: 17, scope: !13744)
!13752 = !DILocation(line: 509, column: 14, scope: !13744)
!13753 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h316e6da760a247e9E", scope: !13754, file: !8159, line: 512, type: !13328, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13755)
!13754 = !DINamespace(name: "{impl#39}", scope: !84)
!13755 = !{!13756, !13757}
!13756 = !DILocalVariable(name: "self", arg: 1, scope: !13753, file: !8159, line: 512, type: !715)
!13757 = !DILocalVariable(name: "f", arg: 2, scope: !13753, file: !8159, line: 512, type: !206)
!13758 = !DILocation(line: 512, column: 20, scope: !13753)
!13759 = !DILocation(line: 512, column: 27, scope: !13753)
!13760 = !DILocation(line: 513, column: 17, scope: !13753)
!13761 = !DILocation(line: 514, column: 14, scope: !13753)
!13762 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17h9238e8622b17a5f9E", scope: !362, file: !8159, line: 532, type: !13763, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !19)
!13763 = !DISubroutineType(types: !13764)
!13764 = !{!362}
!13765 = !DILocation(line: 533, column: 17, scope: !13762)
!13766 = !DILocation(line: 541, column: 14, scope: !13762)
!13767 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17h6743cfc5ef723361E", scope: !362, file: !8159, line: 545, type: !13768, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13770)
!13768 = !DISubroutineType(types: !13769)
!13769 = !{!18, !715}
!13770 = !{!13771}
!13771 = !DILocalVariable(name: "self", arg: 1, scope: !13767, file: !8159, line: 545, type: !715)
!13772 = !DILocation(line: 545, column: 31, scope: !13767)
!13773 = !DILocation(line: 546, column: 17, scope: !13767)
!13774 = !DILocation(line: 547, column: 14, scope: !13767)
!13775 = distinct !DISubprogram(name: "from_bits_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags18from_bits_truncate17hde6db8740e7c32b6E", scope: !362, file: !8159, line: 563, type: !13776, scopeLine: 563, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13778)
!13776 = !DISubroutineType(types: !13777)
!13777 = !{!362, !18}
!13778 = !{!13779}
!13779 = !DILocalVariable(name: "bits", arg: 1, scope: !13775, file: !8159, line: 563, type: !18)
!13780 = !DILocation(line: 563, column: 45, scope: !13775)
!13781 = !DILocation(line: 564, column: 37, scope: !13775)
!13782 = !DILocation(line: 564, column: 30, scope: !13775)
!13783 = !DILocation(line: 564, column: 17, scope: !13775)
!13784 = !DILocation(line: 565, column: 14, scope: !13775)
!13785 = distinct !DISubprogram(name: "contains", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h9705d5788c1c2c00E", scope: !362, file: !8159, line: 603, type: !13786, scopeLine: 603, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13788)
!13786 = !DISubroutineType(types: !13787)
!13787 = !{!306, !715, !362}
!13788 = !{!13789, !13790}
!13789 = !DILocalVariable(name: "self", arg: 1, scope: !13785, file: !8159, line: 603, type: !715)
!13790 = !DILocalVariable(name: "other", arg: 2, scope: !13785, file: !8159, line: 603, type: !362)
!13791 = !DILocation(line: 603, column: 35, scope: !13785)
!13792 = !DILocation(line: 603, column: 42, scope: !13785)
!13793 = !DILocation(line: 604, column: 18, scope: !13785)
!13794 = !DILocation(line: 604, column: 17, scope: !13785)
!13795 = !DILocation(line: 605, column: 14, scope: !13785)
!13796 = distinct !DISubprogram(name: "bitor", linkageName: "_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h621a9a76a717adb3E", scope: !13797, file: !8159, line: 731, type: !13798, scopeLine: 731, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13800)
!13797 = !DINamespace(name: "{impl#41}", scope: !84)
!13798 = !DISubroutineType(types: !13799)
!13799 = !{!362, !362, !362}
!13800 = !{!13801, !13802}
!13801 = !DILocalVariable(name: "self", arg: 1, scope: !13796, file: !8159, line: 731, type: !362)
!13802 = !DILocalVariable(name: "other", arg: 2, scope: !13796, file: !8159, line: 731, type: !362)
!13803 = !DILocation(line: 731, column: 22, scope: !13796)
!13804 = !DILocation(line: 731, column: 28, scope: !13796)
!13805 = !DILocation(line: 732, column: 30, scope: !13796)
!13806 = !DILocation(line: 732, column: 17, scope: !13796)
!13807 = !DILocation(line: 733, column: 14, scope: !13796)
!13808 = distinct !DISubprogram(name: "PRESENT", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17hec572d69c3812c5bE", scope: !13809, file: !8159, line: 460, type: !13811, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13813)
!13809 = !DINamespace(name: "{impl#0}", scope: !13810)
!13810 = !DINamespace(name: "fmt", scope: !13327)
!13811 = !DISubroutineType(types: !13812)
!13812 = !{!306, !715}
!13813 = !{!13814}
!13814 = !DILocalVariable(name: "self", arg: 1, scope: !13815, file: !7606, line: 107, type: !715)
!13815 = !DILexicalBlockFile(scope: !13808, file: !7606, discriminator: 0)
!13816 = !DILocation(line: 107, column: 1, scope: !13815)
!13817 = !DILocation(line: 875, column: 11, scope: !13808)
!13818 = distinct !DISubprogram(name: "WRITABLE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17h09865973f90bbbe6E", scope: !13809, file: !8159, line: 460, type: !13811, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13819)
!13819 = !{!13820}
!13820 = !DILocalVariable(name: "self", arg: 1, scope: !13821, file: !7606, line: 107, type: !715)
!13821 = !DILexicalBlockFile(scope: !13818, file: !7606, discriminator: 0)
!13822 = !DILocation(line: 107, column: 1, scope: !13821)
!13823 = !DILocation(line: 875, column: 11, scope: !13818)
!13824 = distinct !DISubprogram(name: "USER_ACCESSIBLE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15USER_ACCESSIBLE17ha6de32a6133000fdE", scope: !13809, file: !8159, line: 460, type: !13811, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13825)
!13825 = !{!13826}
!13826 = !DILocalVariable(name: "self", arg: 1, scope: !13827, file: !7606, line: 107, type: !715)
!13827 = !DILexicalBlockFile(scope: !13824, file: !7606, discriminator: 0)
!13828 = !DILocation(line: 107, column: 1, scope: !13827)
!13829 = !DILocation(line: 875, column: 11, scope: !13824)
!13830 = distinct !DISubprogram(name: "WRITE_THROUGH", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_THROUGH17h2aa148aeb676c11aE", scope: !13809, file: !8159, line: 460, type: !13811, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13831)
!13831 = !{!13832}
!13832 = !DILocalVariable(name: "self", arg: 1, scope: !13833, file: !7606, line: 107, type: !715)
!13833 = !DILexicalBlockFile(scope: !13830, file: !7606, discriminator: 0)
!13834 = !DILocation(line: 107, column: 1, scope: !13833)
!13835 = !DILocation(line: 875, column: 11, scope: !13830)
!13836 = distinct !DISubprogram(name: "NO_CACHE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8NO_CACHE17haf35c333555cd068E", scope: !13809, file: !8159, line: 460, type: !13811, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13837)
!13837 = !{!13838}
!13838 = !DILocalVariable(name: "self", arg: 1, scope: !13839, file: !7606, line: 107, type: !715)
!13839 = !DILexicalBlockFile(scope: !13836, file: !7606, discriminator: 0)
!13840 = !DILocation(line: 107, column: 1, scope: !13839)
!13841 = !DILocation(line: 875, column: 11, scope: !13836)
!13842 = distinct !DISubprogram(name: "ACCESSED", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17hf63dcfe84955c3a3E", scope: !13809, file: !8159, line: 460, type: !13811, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13843)
!13843 = !{!13844}
!13844 = !DILocalVariable(name: "self", arg: 1, scope: !13845, file: !7606, line: 107, type: !715)
!13845 = !DILexicalBlockFile(scope: !13842, file: !7606, discriminator: 0)
!13846 = !DILocation(line: 107, column: 1, scope: !13845)
!13847 = !DILocation(line: 875, column: 11, scope: !13842)
!13848 = distinct !DISubprogram(name: "DIRTY", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5DIRTY17h8cf654031935f0ffE", scope: !13809, file: !8159, line: 460, type: !13811, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13849)
!13849 = !{!13850}
!13850 = !DILocalVariable(name: "self", arg: 1, scope: !13851, file: !7606, line: 107, type: !715)
!13851 = !DILexicalBlockFile(scope: !13848, file: !7606, discriminator: 0)
!13852 = !DILocation(line: 107, column: 1, scope: !13851)
!13853 = !DILocation(line: 875, column: 11, scope: !13848)
!13854 = distinct !DISubprogram(name: "HUGE_PAGE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9HUGE_PAGE17hb2d520d10da540beE", scope: !13809, file: !8159, line: 460, type: !13811, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13855)
!13855 = !{!13856}
!13856 = !DILocalVariable(name: "self", arg: 1, scope: !13857, file: !7606, line: 107, type: !715)
!13857 = !DILexicalBlockFile(scope: !13854, file: !7606, discriminator: 0)
!13858 = !DILocation(line: 107, column: 1, scope: !13857)
!13859 = !DILocation(line: 875, column: 11, scope: !13854)
!13860 = distinct !DISubprogram(name: "GLOBAL", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6GLOBAL17h88bc53f45892b83bE", scope: !13809, file: !8159, line: 460, type: !13811, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13861)
!13861 = !{!13862}
!13862 = !DILocalVariable(name: "self", arg: 1, scope: !13863, file: !7606, line: 107, type: !715)
!13863 = !DILexicalBlockFile(scope: !13860, file: !7606, discriminator: 0)
!13864 = !DILocation(line: 107, column: 1, scope: !13863)
!13865 = !DILocation(line: 875, column: 11, scope: !13860)
!13866 = distinct !DISubprogram(name: "BIT_9", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5BIT_917h7768274fc9a82d33E", scope: !13809, file: !8159, line: 460, type: !13811, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13867)
!13867 = !{!13868}
!13868 = !DILocalVariable(name: "self", arg: 1, scope: !13869, file: !7606, line: 107, type: !715)
!13869 = !DILexicalBlockFile(scope: !13866, file: !7606, discriminator: 0)
!13870 = !DILocation(line: 107, column: 1, scope: !13869)
!13871 = !DILocation(line: 875, column: 11, scope: !13866)
!13872 = distinct !DISubprogram(name: "BIT_10", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1017h655f7d9dfe76dca4E", scope: !13809, file: !8159, line: 460, type: !13811, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13873)
!13873 = !{!13874}
!13874 = !DILocalVariable(name: "self", arg: 1, scope: !13875, file: !7606, line: 107, type: !715)
!13875 = !DILexicalBlockFile(scope: !13872, file: !7606, discriminator: 0)
!13876 = !DILocation(line: 107, column: 1, scope: !13875)
!13877 = !DILocation(line: 875, column: 11, scope: !13872)
!13878 = distinct !DISubprogram(name: "BIT_11", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1117h213bc4341c37dda9E", scope: !13809, file: !8159, line: 460, type: !13811, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13879)
!13879 = !{!13880}
!13880 = !DILocalVariable(name: "self", arg: 1, scope: !13881, file: !7606, line: 107, type: !715)
!13881 = !DILexicalBlockFile(scope: !13878, file: !7606, discriminator: 0)
!13882 = !DILocation(line: 107, column: 1, scope: !13881)
!13883 = !DILocation(line: 875, column: 11, scope: !13878)
!13884 = distinct !DISubprogram(name: "BIT_52", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5217h2f8929faa6fe1c0bE", scope: !13809, file: !8159, line: 460, type: !13811, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13885)
!13885 = !{!13886}
!13886 = !DILocalVariable(name: "self", arg: 1, scope: !13887, file: !7606, line: 107, type: !715)
!13887 = !DILexicalBlockFile(scope: !13884, file: !7606, discriminator: 0)
!13888 = !DILocation(line: 107, column: 1, scope: !13887)
!13889 = !DILocation(line: 875, column: 11, scope: !13884)
!13890 = distinct !DISubprogram(name: "BIT_53", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5317hc8ee840aecb850e3E", scope: !13809, file: !8159, line: 460, type: !13811, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13891)
!13891 = !{!13892}
!13892 = !DILocalVariable(name: "self", arg: 1, scope: !13893, file: !7606, line: 107, type: !715)
!13893 = !DILexicalBlockFile(scope: !13890, file: !7606, discriminator: 0)
!13894 = !DILocation(line: 107, column: 1, scope: !13893)
!13895 = !DILocation(line: 875, column: 11, scope: !13890)
!13896 = distinct !DISubprogram(name: "BIT_54", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5417h316e9bbdf815e0eaE", scope: !13809, file: !8159, line: 460, type: !13811, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13897)
!13897 = !{!13898}
!13898 = !DILocalVariable(name: "self", arg: 1, scope: !13899, file: !7606, line: 107, type: !715)
!13899 = !DILexicalBlockFile(scope: !13896, file: !7606, discriminator: 0)
!13900 = !DILocation(line: 107, column: 1, scope: !13899)
!13901 = !DILocation(line: 875, column: 11, scope: !13896)
!13902 = distinct !DISubprogram(name: "BIT_55", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5517h3ff12a10d7009b44E", scope: !13809, file: !8159, line: 460, type: !13811, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13903)
!13903 = !{!13904}
!13904 = !DILocalVariable(name: "self", arg: 1, scope: !13905, file: !7606, line: 107, type: !715)
!13905 = !DILexicalBlockFile(scope: !13902, file: !7606, discriminator: 0)
!13906 = !DILocation(line: 107, column: 1, scope: !13905)
!13907 = !DILocation(line: 875, column: 11, scope: !13902)
!13908 = distinct !DISubprogram(name: "BIT_56", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5617hebb408fc03017019E", scope: !13809, file: !8159, line: 460, type: !13811, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13909)
!13909 = !{!13910}
!13910 = !DILocalVariable(name: "self", arg: 1, scope: !13911, file: !7606, line: 107, type: !715)
!13911 = !DILexicalBlockFile(scope: !13908, file: !7606, discriminator: 0)
!13912 = !DILocation(line: 107, column: 1, scope: !13911)
!13913 = !DILocation(line: 875, column: 11, scope: !13908)
!13914 = distinct !DISubprogram(name: "BIT_57", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5717h3b70bf8c5246b25fE", scope: !13809, file: !8159, line: 460, type: !13811, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13915)
!13915 = !{!13916}
!13916 = !DILocalVariable(name: "self", arg: 1, scope: !13917, file: !7606, line: 107, type: !715)
!13917 = !DILexicalBlockFile(scope: !13914, file: !7606, discriminator: 0)
!13918 = !DILocation(line: 107, column: 1, scope: !13917)
!13919 = !DILocation(line: 875, column: 11, scope: !13914)
!13920 = distinct !DISubprogram(name: "BIT_58", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5817h57da000a164d305bE", scope: !13809, file: !8159, line: 460, type: !13811, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13921)
!13921 = !{!13922}
!13922 = !DILocalVariable(name: "self", arg: 1, scope: !13923, file: !7606, line: 107, type: !715)
!13923 = !DILexicalBlockFile(scope: !13920, file: !7606, discriminator: 0)
!13924 = !DILocation(line: 107, column: 1, scope: !13923)
!13925 = !DILocation(line: 875, column: 11, scope: !13920)
!13926 = distinct !DISubprogram(name: "BIT_59", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5917h3b93ac02d1ab4137E", scope: !13809, file: !8159, line: 460, type: !13811, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13927)
!13927 = !{!13928}
!13928 = !DILocalVariable(name: "self", arg: 1, scope: !13929, file: !7606, line: 107, type: !715)
!13929 = !DILexicalBlockFile(scope: !13926, file: !7606, discriminator: 0)
!13930 = !DILocation(line: 107, column: 1, scope: !13929)
!13931 = !DILocation(line: 875, column: 11, scope: !13926)
!13932 = distinct !DISubprogram(name: "BIT_60", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6017h00780750dc685fa2E", scope: !13809, file: !8159, line: 460, type: !13811, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13933)
!13933 = !{!13934}
!13934 = !DILocalVariable(name: "self", arg: 1, scope: !13935, file: !7606, line: 107, type: !715)
!13935 = !DILexicalBlockFile(scope: !13932, file: !7606, discriminator: 0)
!13936 = !DILocation(line: 107, column: 1, scope: !13935)
!13937 = !DILocation(line: 875, column: 11, scope: !13932)
!13938 = distinct !DISubprogram(name: "BIT_61", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6117h954c88bc8c467de0E", scope: !13809, file: !8159, line: 460, type: !13811, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13939)
!13939 = !{!13940}
!13940 = !DILocalVariable(name: "self", arg: 1, scope: !13941, file: !7606, line: 107, type: !715)
!13941 = !DILexicalBlockFile(scope: !13938, file: !7606, discriminator: 0)
!13942 = !DILocation(line: 107, column: 1, scope: !13941)
!13943 = !DILocation(line: 875, column: 11, scope: !13938)
!13944 = distinct !DISubprogram(name: "BIT_62", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6217hcc7714bd628959b3E", scope: !13809, file: !8159, line: 460, type: !13811, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13945)
!13945 = !{!13946}
!13946 = !DILocalVariable(name: "self", arg: 1, scope: !13947, file: !7606, line: 107, type: !715)
!13947 = !DILexicalBlockFile(scope: !13944, file: !7606, discriminator: 0)
!13948 = !DILocation(line: 107, column: 1, scope: !13947)
!13949 = !DILocation(line: 875, column: 11, scope: !13944)
!13950 = distinct !DISubprogram(name: "NO_EXECUTE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10NO_EXECUTE17hd1127bdd33043c47E", scope: !13809, file: !8159, line: 460, type: !13811, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13951)
!13951 = !{!13952}
!13952 = !DILocalVariable(name: "self", arg: 1, scope: !13953, file: !7606, line: 107, type: !715)
!13953 = !DILexicalBlockFile(scope: !13950, file: !7606, discriminator: 0)
!13954 = !DILocation(line: 107, column: 1, scope: !13953)
!13955 = !DILocation(line: 875, column: 11, scope: !13950)
!13956 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableIndex$u20$as$u20$core..fmt..Debug$GT$3fmt17h14bb5ec10d3fd21fE", scope: !13957, file: !7606, line: 271, type: !13958, scopeLine: 271, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13960)
!13957 = !DINamespace(name: "{impl#53}", scope: !84)
!13958 = !DISubroutineType(types: !13959)
!13959 = !{!188, !631, !206}
!13960 = !{!13961, !13962}
!13961 = !DILocalVariable(name: "self", arg: 1, scope: !13956, file: !7606, line: 271, type: !631)
!13962 = !DILocalVariable(name: "f", arg: 2, scope: !13956, file: !7606, line: 271, type: !206)
!13963 = !DILocation(line: 271, column: 10, scope: !13956)
!13964 = !DILocation(line: 272, column: 27, scope: !13956)
!13965 = !DILocation(line: 271, column: 15, scope: !13956)
!13966 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..page_table..PageOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17hd5b78958cee6ec62E", scope: !13967, file: !7606, line: 322, type: !13968, scopeLine: 322, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13971)
!13967 = !DINamespace(name: "{impl#63}", scope: !84)
!13968 = !DISubroutineType(types: !13969)
!13969 = !{!188, !13970, !206}
!13970 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageOffset", baseType: !4597, size: 64, align: 64, dwarfAddressSpace: 0)
!13971 = !{!13972, !13973}
!13972 = !DILocalVariable(name: "self", arg: 1, scope: !13966, file: !7606, line: 322, type: !13970)
!13973 = !DILocalVariable(name: "f", arg: 2, scope: !13966, file: !7606, line: 322, type: !206)
!13974 = !DILocation(line: 322, column: 10, scope: !13966)
!13975 = !DILocation(line: 323, column: 23, scope: !13966)
!13976 = !DILocation(line: 322, column: 15, scope: !13966)
!13977 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h4ed2e4a13eb046a0E", scope: !13978, file: !7606, line: 368, type: !13979, scopeLine: 368, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !13982)
!13978 = !DINamespace(name: "{impl#73}", scope: !84)
!13979 = !DISubroutineType(types: !13980)
!13980 = !{!188, !13981, !206}
!13981 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableLevel", baseType: !810, size: 64, align: 64, dwarfAddressSpace: 0)
!13982 = !{!13983, !13984}
!13983 = !DILocalVariable(name: "self", arg: 1, scope: !13977, file: !7606, line: 368, type: !13981)
!13984 = !DILocalVariable(name: "f", arg: 2, scope: !13977, file: !7606, line: 368, type: !206)
!13985 = !DILocation(line: 368, column: 10, scope: !13977)
!13986 = !DILocation(line: 368, column: 14, scope: !13977)
!13987 = !DILocation(line: 368, column: 15, scope: !13977)
!13988 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..structures..tss..TaskStateSegment$u20$as$u20$core..fmt..Debug$GT$3fmt17h04f8ac2c8a01ba38E", scope: !13990, file: !13989, line: 10, type: !13992, scopeLine: 10, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !14004)
!13989 = !DIFile(filename: "src/structures/tss.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "dc1056e37b27112b6ecd78d6b4c81351")
!13990 = !DINamespace(name: "{impl#1}", scope: !13991)
!13991 = !DINamespace(name: "tss", scope: !40)
!13992 = !DISubroutineType(types: !13993)
!13993 = !{!188, !13994, !206}
!13994 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::tss::TaskStateSegment", baseType: !13995, size: 64, align: 64, dwarfAddressSpace: 0)
!13995 = !DICompositeType(tag: DW_TAG_structure_type, name: "TaskStateSegment", scope: !13991, file: !2, size: 832, align: 32, elements: !13996, templateParams: !19, identifier: "2ca1a407323085b469bd69e08d767598")
!13996 = !{!13997, !13998, !13999, !14000, !14001, !14002, !14003}
!13997 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_1", scope: !13995, file: !2, baseType: !51, size: 32, align: 32)
!13998 = !DIDerivedType(tag: DW_TAG_member, name: "privilege_stack_table", scope: !13995, file: !2, baseType: !759, size: 192, align: 64, offset: 32)
!13999 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_2", scope: !13995, file: !2, baseType: !18, size: 64, align: 64, offset: 224)
!14000 = !DIDerivedType(tag: DW_TAG_member, name: "interrupt_stack_table", scope: !13995, file: !2, baseType: !768, size: 448, align: 64, offset: 288)
!14001 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_3", scope: !13995, file: !2, baseType: !18, size: 64, align: 64, offset: 736)
!14002 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_4", scope: !13995, file: !2, baseType: !43, size: 16, align: 16, offset: 800)
!14003 = !DIDerivedType(tag: DW_TAG_member, name: "iomap_base", scope: !13995, file: !2, baseType: !43, size: 16, align: 16, offset: 816)
!14004 = !{!14005, !14006, !14007, !14011}
!14005 = !DILocalVariable(name: "self", arg: 1, scope: !13988, file: !13989, line: 10, type: !13994)
!14006 = !DILocalVariable(name: "f", arg: 2, scope: !13988, file: !13989, line: 10, type: !206)
!14007 = !DILocalVariable(name: "names", scope: !14008, file: !13989, line: 10, type: !14009, align: 8)
!14008 = distinct !DILexicalBlock(scope: !13988, file: !13989, line: 10, column: 10)
!14009 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[&str; 7]", baseType: !14010, size: 64, align: 64, dwarfAddressSpace: 0)
!14010 = !DICompositeType(tag: DW_TAG_array_type, baseType: !115, size: 896, align: 64, elements: !769)
!14011 = !DILocalVariable(name: "values", scope: !14012, file: !13989, line: 10, type: !12618, align: 8)
!14012 = distinct !DILexicalBlock(scope: !14008, file: !13989, line: 10, column: 10)
!14013 = !DILocation(line: 10, column: 10, scope: !14008)
!14014 = !DILocation(line: 10, column: 10, scope: !13988)
!14015 = !DILocation(line: 13, column: 5, scope: !14008)
!14016 = !DILocation(line: 15, column: 5, scope: !14008)
!14017 = !DILocation(line: 16, column: 5, scope: !14008)
!14018 = !DILocation(line: 18, column: 5, scope: !14008)
!14019 = !DILocation(line: 19, column: 5, scope: !14008)
!14020 = !DILocation(line: 20, column: 5, scope: !14008)
!14021 = !DILocation(line: 22, column: 5, scope: !14008)
!14022 = !DILocation(line: 10, column: 10, scope: !14012)
!14023 = !DILocation(line: 10, column: 15, scope: !13988)
!14024 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..DescriptorTablePointer$u20$as$u20$core..fmt..Debug$GT$3fmt17h73900777d847240eE", scope: !14026, file: !14025, line: 15, type: !14027, scopeLine: 15, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !14030)
!14025 = !DIFile(filename: "src/structures/mod.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "45da092b3c3b85016e7f8c614ac9cbc0")
!14026 = !DINamespace(name: "{impl#0}", scope: !40)
!14027 = !DISubroutineType(types: !14028)
!14028 = !{!188, !14029, !206}
!14029 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::DescriptorTablePointer", baseType: !5377, size: 64, align: 64, dwarfAddressSpace: 0)
!14030 = !{!14031, !14032}
!14031 = !DILocalVariable(name: "self", arg: 1, scope: !14024, file: !14025, line: 15, type: !14029)
!14032 = !DILocalVariable(name: "f", arg: 2, scope: !14024, file: !14025, line: 15, type: !206)
!14033 = !DILocation(line: 15, column: 10, scope: !14024)
!14034 = !DILocation(line: 19, column: 5, scope: !14024)
!14035 = !DILocation(line: 21, column: 5, scope: !14024)
!14036 = !DILocation(line: 15, column: 15, scope: !14024)
!14037 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN59_$LT$x86_64..PrivilegeLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ed552f8273dd0f9E", scope: !14038, file: !4749, line: 21, type: !14039, scopeLine: 21, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !19, retainedNodes: !14042)
!14038 = !DINamespace(name: "{impl#1}", scope: !15)
!14039 = !DISubroutineType(types: !14040)
!14040 = !{!188, !14041, !206}
!14041 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::PrivilegeLevel", baseType: !255, size: 64, align: 64, dwarfAddressSpace: 0)
!14042 = !{!14043, !14044}
!14043 = !DILocalVariable(name: "self", arg: 1, scope: !14037, file: !4749, line: 21, type: !14041)
!14044 = !DILocalVariable(name: "f", arg: 2, scope: !14037, file: !4749, line: 21, type: !206)
!14045 = !DILocation(line: 21, column: 10, scope: !14037)
!14046 = !DILocation(line: 21, column: 14, scope: !14037)
!14047 = !DILocation(line: 21, column: 15, scope: !14037)
