module i_encoder_8b10b(
   input   A,B,C,D,E,F,G,H,
   input   illegalk, DISPARITY6,
   input SBYTECLK,
   input   ND_1S4, PD_1S4, NDOS4, PDOS4,
   input   NFO, NGO, NHO, NJO,
   input alt7, tNFO, tNGO, tNHO, tNJO,
   input          a,b,c,d,e,i,f,g,h,j,
   input reset,
   // --- TB (Ten Bt Interface) input bus
   // --- Eight Bt input bus
   input [9:0] tbi,
   input    COMPLS6, COMPLS4,
   input   L40, L04, L13, L31, L22, AeqB, CeqD,
   input   PD_1S6, NDOS6, PDOS6, ND_1S6,
   input [7:0] ebi,
   input   NAO, NBO, NCO, NDO, NEO, NIO,
   input [9:0] tst,
   input disparity,
   // --- Control (K) input
   input tNAO, tNBOx, tNBOy, tNCOx, tNCOy, tNDO , tNEOx, tNEOy, tNIOw, tNIOx, tNIOy, tNIOz,
   // Figures 7 & 8 - Latched 5B/6B and 3B/4B encoder inputs
   input K
);


property a13;
@(posedge SBYTECLK) (PDOS4 == 1 & DISPARITY6 == 0) |=> (disparity == 1);
endproperty
assert_a13: assert property(a13);

property a1;
@(posedge SBYTECLK) (PDOS4 == 1 & DISPARITY6 == 1) |=> (disparity == 0);
endproperty
assert_a1: assert property(a1);

property a12;
@(posedge SBYTECLK) (NDOS4 == 1 & DISPARITY6 == 0) |=> (disparity == 1);
endproperty
assert_a12: assert property(a12);

property a3;
@(posedge SBYTECLK) (NDOS4 == 1 & DISPARITY6 == 1) |=> (disparity == 0);
endproperty
assert_a3: assert property(a3);

property a4;
@(posedge SBYTECLK) (DISPARITY6 == 0 & NDOS4 == 0 & PDOS4 == 0) |=> (disparity == 0);
endproperty
assert_a4: assert property(a4);

property a14;
@(posedge SBYTECLK) (DISPARITY6 == 1 & H == 0 & NDOS4 == 0) |=> (disparity == 1);
endproperty
assert_a14: assert property(a14);

property a11;
@(posedge SBYTECLK) (DISPARITY6 == 1 & NDOS4 == 0 & ebi[6] == 0) |=> (disparity == 1);
endproperty
assert_a11: assert property(a11);

property a0;
@(posedge SBYTECLK) (DISPARITY6 == 0 & NDOS4 == 0 & ebi[5] == 0) |=> (disparity == 0);
endproperty
assert_a0: assert property(a0);


endmodule
