
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _134_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.500000    2.500000 v input external delay
     2    0.003754    0.022163    0.012218    2.512218 v rst (in)
                                                         rst (net)
                      0.022163    0.000000    2.512218 v input51/A (sky130_fd_sc_hd__buf_1)
     3    0.015047    0.178184    0.240282    2.752499 v input51/X (sky130_fd_sc_hd__buf_1)
                                                         net51 (net)
                      0.178184    0.000829    2.753328 v fanout133/A (sky130_fd_sc_hd__clkbuf_4)
    15    0.057997    0.215054    0.434039    3.187367 v fanout133/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net133 (net)
                      0.215054    0.000389    3.187756 v fanout132/A (sky130_fd_sc_hd__buf_4)
    21    0.073931    0.181926    0.440613    3.628369 v fanout132/X (sky130_fd_sc_hd__buf_4)
                                                         net132 (net)
                      0.182004    0.003521    3.631890 v fanout131/A (sky130_fd_sc_hd__buf_4)
    10    0.056170    0.146215    0.394485    4.026374 v fanout131/X (sky130_fd_sc_hd__buf_4)
                                                         net131 (net)
                      0.146215    0.000238    4.026612 v _109_/A (sky130_fd_sc_hd__inv_2)
     1    0.004635    0.060313    0.106656    4.133268 ^ _109_/Y (sky130_fd_sc_hd__inv_2)
                                                         _039_ (net)
                      0.060313    0.000057    4.133326 ^ _134_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              4.133326   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     2    0.068843    0.496207    0.353780    5.353780 ^ clk (in)
                                                         clk (net)
                      0.497430    0.000000    5.353780 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.068356    0.135992    0.460487    5.814268 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.137162    0.009019    5.823287 ^ clkbuf_2_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.056155    0.168652    0.337478    6.160765 ^ clkbuf_2_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                                         clknet_2_2_0_clk (net)
                      0.168691    0.002559    6.163324 ^ _134_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000    5.913324   clock uncertainty
                                  0.000000    5.913324   clock reconvergence pessimism
                                  0.499007    6.412331   library recovery time
                                              6.412331   data required time
---------------------------------------------------------------------------------------------
                                              6.412331   data required time
                                             -4.133326   data arrival time
---------------------------------------------------------------------------------------------
                                              2.279006   slack (MET)


Startpoint: _125_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.068843    0.496207    0.353780    0.353780 ^ clk (in)
                                                         clk (net)
                      0.497430    0.000000    0.353780 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.068356    0.135992    0.460487    0.814267 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.137171    0.009061    0.823328 ^ clkbuf_2_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    21    0.156585    0.419619    0.500438    1.323766 ^ clkbuf_2_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                                         clknet_2_3_0_clk (net)
                      0.421116    0.020859    1.344625 ^ _125_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.018474    0.205878    1.021782    2.366408 v _125_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net56 (net)
                      0.205881    0.001271    2.367678 v output56/A (sky130_fd_sc_hd__buf_1)
     1    0.000846    0.032176    0.204321    2.572000 v output56/X (sky130_fd_sc_hd__buf_1)
                                                         sine_out[13] (net)
                      0.032176    0.000005    2.572005 v sine_out[13] (out)
                                              2.572005   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -2.500000    2.250000   output external delay
                                              2.250000   data required time
---------------------------------------------------------------------------------------------
                                              2.250000   data required time
                                             -2.572005   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.322004   slack (VIOLATED)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: _125_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.068843    0.496207    0.353780    0.353780 ^ clk (in)
                                                         clk (net)
                      0.497430    0.000000    0.353780 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.068356    0.135992    0.460487    0.814267 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.137171    0.009061    0.823328 ^ clkbuf_2_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    21    0.156585    0.419619    0.500438    1.323766 ^ clkbuf_2_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                                         clknet_2_3_0_clk (net)
                      0.421116    0.020859    1.344625 ^ _125_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.018474    0.205878    1.021782    2.366408 v _125_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net56 (net)
                      0.205881    0.001271    2.367678 v output56/A (sky130_fd_sc_hd__buf_1)
     1    0.000846    0.032176    0.204321    2.572000 v output56/X (sky130_fd_sc_hd__buf_1)
                                                         sine_out[13] (net)
                      0.032176    0.000005    2.572005 v sine_out[13] (out)
                                              2.572005   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -2.500000    2.250000   output external delay
                                              2.250000   data required time
---------------------------------------------------------------------------------------------
                                              2.250000   data required time
                                             -2.572005   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.322004   slack (VIOLATED)




===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
mem_i0/addr0[5]                         0.040000    0.566537   -0.526537 (VIOLATED)
mem_i0/addr0[6]                         0.040000    0.550098   -0.510098 (VIOLATED)
mem_i0/addr0[4]                         0.040000    0.531499   -0.491499 (VIOLATED)
mem_i0/addr0[7]                         0.040000    0.523768   -0.483768 (VIOLATED)
mem_i0/addr0[2]                         0.040000    0.515085   -0.475085 (VIOLATED)
mem_i0/addr1[5]                         0.045000    0.486618   -0.441618 (VIOLATED)
mem_i0/addr0[3]                         0.040000    0.468842   -0.428842 (VIOLATED)
mem_i0/addr0[1]                         0.040000    0.453292   -0.413292 (VIOLATED)
mem_i0/addr1[6]                         0.045000    0.452321   -0.407321 (VIOLATED)
mem_i0/addr1[7]                         0.045000    0.444117   -0.399117 (VIOLATED)
mem_i1/addr0[6]                         0.040000    0.433863   -0.393863 (VIOLATED)
mem_i1/addr0[7]                         0.040000    0.432027   -0.392027 (VIOLATED)
mem_i1/addr0[2]                         0.040000    0.429574   -0.389574 (VIOLATED)
mem_i1/addr0[4]                         0.040000    0.418295   -0.378295 (VIOLATED)
mem_i1/addr0[3]                         0.040000    0.389061   -0.349061 (VIOLATED)
mem_i1/addr0[5]                         0.040000    0.362726   -0.322726 (VIOLATED)
mem_i0/addr0[0]                         0.040000    0.304884   -0.264884 (VIOLATED)
mem_i0/addr1[2]                         0.045000    0.306540   -0.261540 (VIOLATED)
mem_i0/addr1[3]                         0.045000    0.301868   -0.256868 (VIOLATED)
mem_i0/addr1[0]                         0.045000    0.300821   -0.255821 (VIOLATED)
mem_i1/addr0[1]                         0.040000    0.289106   -0.249106 (VIOLATED)
mem_i1/addr0[0]                         0.040000    0.288907   -0.248907 (VIOLATED)
mem_i0/addr1[4]                         0.045000    0.282629   -0.237629 (VIOLATED)
mem_i0/addr1[1]                         0.045000    0.267271   -0.222271 (VIOLATED)
mem_i1/addr1[0]                         0.045000    0.128865   -0.083865 (VIOLATED)
mem_i1/addr1[1]                         0.045000    0.128587   -0.083587 (VIOLATED)
mem_i1/addr1[7]                         0.045000    0.126984   -0.081984 (VIOLATED)
mem_i1/addr1[5]                         0.045000    0.125099   -0.080099 (VIOLATED)
mem_i1/addr1[6]                         0.045000    0.121924   -0.076924 (VIOLATED)
mem_i1/addr1[2]                         0.045000    0.107007   -0.062007 (VIOLATED)
mem_i1/addr1[3]                         0.045000    0.102468   -0.057468 (VIOLATED)
mem_i1/addr1[4]                         0.045000    0.100353   -0.055353 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_2_3_0_clk/X                       10     21    -11 (VIOLATED)
fanout132/X                              10     21    -11 (VIOLATED)
clkbuf_2_1_0_clk/X                       10     17     -7 (VIOLATED)
clkbuf_2_2_0_clk/X                       10     17     -7 (VIOLATED)
fanout101/X                              10     15     -5 (VIOLATED)
fanout133/X                              10     15     -5 (VIOLATED)
clkbuf_2_0_0_clk/X                       10     13     -3 (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
mem_i0/dout1[0]                         0.027560    0.029229   -0.001669 (VIOLATED)
mem_i1/dout1[15]                        0.027560    0.029094   -0.001534 (VIOLATED)
mem_i0/dout1[1]                         0.027560    0.028820   -0.001260 (VIOLATED)
mem_i0/dout1[2]                         0.027560    0.027954   -0.000394 (VIOLATED)
mem_i1/dout1[13]                        0.027560    0.027844   -0.000284 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 5 unannotated drivers.
 clkload0/Y
 clkload1/Y
 clkload2/Y
 mem_i0_134/HI
 mem_i1_135/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 32
max fanout violation count 7
max cap violation count 5
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 50 input ports missing set_input_delay.
  addr00[0]
  addr00[1]
  addr00[2]
  addr00[3]
  addr00[4]
  addr00[5]
  addr00[6]
  addr00[7]
  addr01[0]
  addr01[1]
  addr01[2]
  addr01[3]
  addr01[4]
  addr01[5]
  addr01[6]
  addr01[7]
  csb00
  csb01
  din00[0]
  din00[10]
  din00[11]
  din00[12]
  din00[13]
  din00[14]
  din00[15]
  din00[1]
  din00[2]
  din00[3]
  din00[4]
  din00[5]
  din00[6]
  din00[7]
  din00[8]
  din00[9]
  din01[0]
  din01[10]
  din01[11]
  din01[12]
  din01[13]
  din01[14]
  din01[15]
  din01[1]
  din01[2]
  din01[3]
  din01[4]
  din01[5]
  din01[6]
  din01[7]
  din01[8]
  din01[9]
Warning: There are 52 unconstrained endpoints.
  mem_i0/addr0[0]
  mem_i0/addr0[1]
  mem_i0/addr0[2]
  mem_i0/addr0[3]
  mem_i0/addr0[4]
  mem_i0/addr0[5]
  mem_i0/addr0[6]
  mem_i0/addr0[7]
  mem_i0/csb0
  mem_i0/csb1
  mem_i0/din0[0]
  mem_i0/din0[10]
  mem_i0/din0[11]
  mem_i0/din0[12]
  mem_i0/din0[13]
  mem_i0/din0[14]
  mem_i0/din0[15]
  mem_i0/din0[1]
  mem_i0/din0[2]
  mem_i0/din0[3]
  mem_i0/din0[4]
  mem_i0/din0[5]
  mem_i0/din0[6]
  mem_i0/din0[7]
  mem_i0/din0[8]
  mem_i0/din0[9]
  mem_i1/addr0[0]
  mem_i1/addr0[1]
  mem_i1/addr0[2]
  mem_i1/addr0[3]
  mem_i1/addr0[4]
  mem_i1/addr0[5]
  mem_i1/addr0[6]
  mem_i1/addr0[7]
  mem_i1/csb0
  mem_i1/csb1
  mem_i1/din0[0]
  mem_i1/din0[10]
  mem_i1/din0[11]
  mem_i1/din0[12]
  mem_i1/din0[13]
  mem_i1/din0[14]
  mem_i1/din0[15]
  mem_i1/din0[1]
  mem_i1/din0[2]
  mem_i1/din0[3]
  mem_i1/din0[4]
  mem_i1/din0[5]
  mem_i1/din0[6]
  mem_i1/din0[7]
  mem_i1/din0[8]
  mem_i1/din0[9]
