#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Jun  9 21:17:01 2019
# Process ID: 15120
# Current directory: C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6052 C:\Users\T-Gamer\Documents\Vivado\Projetos\processador\processador\processador_2.xpr
# Log file: C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/vivado.log
# Journal file: C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.xpr
INFO: [Project 1-313] Project file moved from '/home/jonas/Documentos/universidade/S5/SD/1_processador /processador' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:02:03 . Memory (MB): peak = 761.969 ; gain = 137.566
update_compile_order -fileset sources_1
update_module_reference design_1_cpu_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding cell -- xilinx.com:module_ref:ram:1.0 - ram_0
Adding cell -- xilinx.com:module_ref:terminal_vga:1.0 - terminal_vga_0
Adding cell -- xilinx.com:module_ref:rom:1.0 - rom_0
Adding cell -- xilinx.com:module_ref:cpu:1.0 - cpu_0
Adding cell -- xilinx.com:module_ref:cpu_vga_dbg:1.0 - cpu_vga_dbg_0
Successfully read diagram <design_1> from BD file <C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_cpu_0_0 from cpu_v1_0 1.0 to cpu_v1_0 1.0
Wrote  : <C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:14 ; elapsed = 00:00:43 . Memory (MB): peak = 876.836 ; gain = 81.914
update_module_reference: Time (s): cpu = 00:00:15 ; elapsed = 00:01:08 . Memory (MB): peak = 876.836 ; gain = 81.914
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-927] Following properties on pin /ram_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_cpu 
WARNING: [BD 41-927] Following properties on pin /rom_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_cpu 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/cpu_vga_dbg_0/flag_status

Wrote  : <C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/design_1.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/rom_0/address'(10) to net 'Net'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ram_0/address'(10) to net 'cpu_0_ram_addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/synth/design_1.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/rom_0/address'(10) to net 'Net'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ram_0/address'(10) to net 'cpu_0_ram_addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rom_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu_vga_dbg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block terminal_vga_0 .
Exporting to file C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Jun  9 21:26:03 2019] Launched design_1_cpu_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_cpu_0_0_synth_1: C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.runs/design_1_cpu_0_0_synth_1/runme.log
synth_1: C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.runs/synth_1/runme.log
[Sun Jun  9 21:26:03 2019] Launched impl_1...
Run output will be captured here: C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 986.648 ; gain = 102.578
open_hw
open_hw: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1030.660 ; gain = 2.215
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1033.309 ; gain = 2.648
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279787981A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1625.121 ; gain = 591.813
set_property PROGRAM.FILE {C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
update_module_reference design_1_cpu_vga_dbg_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.runs/design_1_cpu_vga_dbg_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_cpu_vga_dbg_0_0 from cpu_vga_dbg_v1_0 1.0 to cpu_vga_dbg_v1_0 1.0
Wrote  : <C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1645.504 ; gain = 1.582
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 1645.504 ; gain = 1.582
connect_bd_net [get_bd_pins cpu_0/flag_status] [get_bd_pins cpu_vga_dbg_0/flag_status]
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /ram_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_cpu 
WARNING: [BD 41-927] Following properties on pin /rom_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_cpu 
regenerate_bd_layout
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /ram_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_cpu 
WARNING: [BD 41-927] Following properties on pin /rom_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_cpu 
save_bd_design
Wrote  : <C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/rom_0/address'(10) to net 'Net'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ram_0/address'(10) to net 'cpu_0_ram_addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/synth/design_1.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/rom_0/address'(10) to net 'Net'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ram_0/address'(10) to net 'cpu_0_ram_addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rom_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu_vga_dbg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block terminal_vga_0 .
Exporting to file C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Jun  9 21:52:46 2019] Launched design_1_cpu_vga_dbg_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_cpu_vga_dbg_0_0_synth_1: C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.runs/design_1_cpu_vga_dbg_0_0_synth_1/runme.log
synth_1: C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.runs/synth_1/runme.log
[Sun Jun  9 21:52:46 2019] Launched impl_1...
Run output will be captured here: C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 1690.043 ; gain = 39.734
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
update_module_reference design_1_rom_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.runs/design_1_rom_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_rom_0_0 from rom_v1_0 1.0 to rom_v1_0 1.0
Wrote  : <C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1707.539 ; gain = 2.605
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1707.539 ; gain = 2.605
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-927] Following properties on pin /ram_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_cpu 
Wrote  : <C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/design_1.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/rom_0/address'(10) to net 'Net'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ram_0/address'(10) to net 'cpu_0_ram_addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/synth/design_1.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/rom_0/address'(10) to net 'Net'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ram_0/address'(10) to net 'cpu_0_ram_addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rom_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpu_vga_dbg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block terminal_vga_0 .
Exporting to file C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Jun  9 22:16:14 2019] Launched design_1_rom_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_rom_0_0_synth_1: C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.runs/design_1_rom_0_0_synth_1/runme.log
synth_1: C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.runs/synth_1/runme.log
[Sun Jun  9 22:16:14 2019] Launched impl_1...
Run output will be captured here: C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1753.258 ; gain = 44.750
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/T-Gamer/Documents/Vivado/Projetos/processador/processador/processador_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun  9 22:24:53 2019...
