<?xml version="1.0" encoding="UTF-8"?>
<system name="KBandIPsubPro">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System"
   tool="QsysPro" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $system
   {
   }
   element DDR
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
   }
   element DDR.s0
   {
      datum baseAddress
      {
         value = "1073741824";
         type = "String";
      }
   }
   element KBand21_0
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element KBandIP
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone V";
         type = "String";
      }
   }
   element KBandIPsub
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone V";
         type = "String";
      }
   }
   element KBandInput_1
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element KBandInput_1.csr
   {
      datum baseAddress
      {
         value = "65536";
         type = "String";
      }
   }
   element KBandInput_1.descriptor_slave
   {
      datum baseAddress
      {
         value = "65632";
         type = "String";
      }
   }
   element KBandInput_2
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element KBandInput_2.csr
   {
      datum baseAddress
      {
         value = "65568";
         type = "String";
      }
   }
   element KBandInput_2.descriptor_slave
   {
      datum baseAddress
      {
         value = "65648";
         type = "String";
      }
   }
   element KBandOutput
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element KBandOutput.csr
   {
      datum baseAddress
      {
         value = "65600";
         type = "String";
      }
   }
   element KBandOutput.descriptor_slave
   {
      datum baseAddress
      {
         value = "65664";
         type = "String";
      }
   }
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element clk_internal
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element mm_bridge_FPGA_Slave
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element mm_bridge_FPGA_Slave.m0
   {
      datum color
      {
         value = "-16777012";
         type = "int";
      }
   }
   element mm_bridge_LW
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element mm_bridge_LW.m0
   {
      datum color
      {
         value = "-10027009";
         type = "int";
      }
   }
   element onchip_mem_FPGA_Slave
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
   element onchip_mem_FPGA_Slave.s1
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element onchip_mem_LW
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
   }
   element onchip_mem_LW.s1
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element onchip_mem_LW2
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
   }
   element onchip_mem_LW2.s1
   {
      datum baseAddress
      {
         value = "32768";
         type = "String";
      }
   }
   element pio_0
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
   }
   element pio_0.s1
   {
      datum baseAddress
      {
         value = "65760";
         type = "String";
      }
   }
}
]]></parameter>
 <parameter name="device" value="1SG280HU2F50E2VG" />
 <parameter name="deviceFamily" value="Stratix 10" />
 <parameter name="deviceSpeedGrade" value="2" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="systemInfos"><![CDATA[<systemInfosDefinition>
    <connPtSystemInfos>
        <entry>
            <key>clk</key>
            <value>
                <connectionPointName>clk</connectionPointName>
                <suppliedSystemInfos>
                    <entry>
                        <key>CLOCK_RATE</key>
                    </entry>
                </suppliedSystemInfos>
                <consumedSystemInfos/>
            </value>
        </entry>
        <entry>
            <key>clk_int</key>
            <value>
                <connectionPointName>clk_int</connectionPointName>
                <suppliedSystemInfos>
                    <entry>
                        <key>CLOCK_RATE</key>
                    </entry>
                </suppliedSystemInfos>
                <consumedSystemInfos/>
            </value>
        </entry>
        <entry>
            <key>m0</key>
            <value>
                <connectionPointName>m0</connectionPointName>
                <suppliedSystemInfos>
                    <entry>
                        <key>ADDRESS_WIDTH</key>
                    </entry>
                </suppliedSystemInfos>
                <consumedSystemInfos/>
            </value>
        </entry>
        <entry>
            <key>sfpga</key>
            <value>
                <connectionPointName>sfpga</connectionPointName>
                <suppliedSystemInfos/>
                <consumedSystemInfos>
                    <entry>
                        <key>ADDRESS_MAP</key>
                        <value>&lt;address-map&gt;&lt;slave name='onchip_mem_FPGA_Slave.s1' start='0x0' end='0x40000' datawidth='128' /&gt;&lt;/address-map&gt;</value>
                    </entry>
                    <entry>
                        <key>ADDRESS_WIDTH</key>
                        <value>18</value>
                    </entry>
                    <entry>
                        <key>MAX_SLAVE_DATA_WIDTH</key>
                        <value>128</value>
                    </entry>
                </consumedSystemInfos>
            </value>
        </entry>
        <entry>
            <key>slw</key>
            <value>
                <connectionPointName>slw</connectionPointName>
                <suppliedSystemInfos/>
                <consumedSystemInfos>
                    <entry>
                        <key>ADDRESS_MAP</key>
                        <value>&lt;address-map&gt;&lt;slave name='onchip_mem_LW.s1' start='0x0' end='0x8000' datawidth='32' /&gt;&lt;slave name='onchip_mem_LW2.s1' start='0x8000' end='0x10000' datawidth='32' /&gt;&lt;slave name='KBandInput_1.csr' start='0x10000' end='0x10020' datawidth='32' /&gt;&lt;slave name='KBandInput_2.csr' start='0x10020' end='0x10040' datawidth='32' /&gt;&lt;slave name='KBandOutput.csr' start='0x10040' end='0x10060' datawidth='32' /&gt;&lt;slave name='KBandInput_1.descriptor_slave' start='0x10060' end='0x10070' datawidth='128' /&gt;&lt;slave name='KBandInput_2.descriptor_slave' start='0x10070' end='0x10080' datawidth='128' /&gt;&lt;slave name='KBandOutput.descriptor_slave' start='0x10080' end='0x10090' datawidth='128' /&gt;&lt;slave name='pio_0.s1' start='0x100E0' end='0x100F0' datawidth='32' /&gt;&lt;/address-map&gt;</value>
                    </entry>
                    <entry>
                        <key>ADDRESS_WIDTH</key>
                        <value>17</value>
                    </entry>
                    <entry>
                        <key>MAX_SLAVE_DATA_WIDTH</key>
                        <value>128</value>
                    </entry>
                </consumedSystemInfos>
            </value>
        </entry>
    </connPtSystemInfos>
</systemInfosDefinition>]]></parameter>
 <parameter name="systemScripts" value="" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface name="clk_int" internal="clk_internal.clk_in" type="clock" dir="end" />
 <interface
   name="kbandinput_1_csr_irq"
   internal="KBandInput_1.csr_irq"
   type="interrupt"
   dir="end" />
 <interface
   name="kbandinput_2_csr_irq"
   internal="KBandInput_2.csr_irq"
   type="interrupt"
   dir="end" />
 <interface
   name="kbandoutput_csr_irq"
   internal="KBandOutput.csr_irq"
   type="interrupt"
   dir="end" />
 <interface name="m0" internal="DDR.m0" type="avalon" dir="start" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <interface
   name="sfpga"
   internal="mm_bridge_FPGA_Slave.s0"
   type="avalon"
   dir="end" />
 <interface name="slw" internal="mm_bridge_LW.s0" type="avalon" dir="end" />
 <module name="DDR" kind="altera_generic_component" version="1.0" enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>clk</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>reset</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>reset</name>
                        <role>reset</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>s0</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>s0_waitrequest</name>
                        <role>waitrequest</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>s0_readdata</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>128</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>s0_readdatavalid</name>
                        <role>readdatavalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>s0_burstcount</name>
                        <role>burstcount</role>
                        <direction>Input</direction>
                        <width>5</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>s0_writedata</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>128</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>s0_address</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>30</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>s0_write</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>s0_read</name>
                        <role>read</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>s0_byteenable</name>
                        <role>byteenable</role>
                        <direction>Input</direction>
                        <width>16</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>s0_debugaccess</name>
                        <role>debugaccess</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>1073741824</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>SYMBOLS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                            <value>DDR.m0</value>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>4</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>m0</name>
                <type>avalon</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>m0_waitrequest</name>
                        <role>waitrequest</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>m0_readdata</name>
                        <role>readdata</role>
                        <direction>Input</direction>
                        <width>128</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>m0_readdatavalid</name>
                        <role>readdatavalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>m0_burstcount</name>
                        <role>burstcount</role>
                        <direction>Output</direction>
                        <width>5</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>m0_writedata</name>
                        <role>writedata</role>
                        <direction>Output</direction>
                        <width>128</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>m0_address</name>
                        <role>address</role>
                        <direction>Output</direction>
                        <width>30</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>m0_write</name>
                        <role>write</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>m0_read</name>
                        <role>read</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>m0_byteenable</name>
                        <role>byteenable</role>
                        <direction>Output</direction>
                        <width>16</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>m0_debugaccess</name>
                        <role>debugaccess</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>adaptsTo</key>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>SYMBOLS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>dBSBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamReads</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamWrites</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isAsynchronous</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isReadable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isWriteable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxAddressWidth</key>
                            <value>32</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_avalon_mm_bridge</className>
        <version>19.1</version>
        <displayName>Avalon-MM Pipeline Bridge Intel FPGA IP</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue>10</parameterDefaultValue>
                <parameterName>SYSINFO_ADDR_WIDTH</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>m0</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>m0</key>
                <value>
                    <connectionPointName>m0</connectionPointName>
                    <suppliedSystemInfos/>
                    <consumedSystemInfos>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>10</value>
                        </entry>
                    </consumedSystemInfos>
                </value>
            </entry>
            <entry>
                <key>s0</key>
                <value>
                    <connectionPointName>s0</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="defaultBoundary"><![CDATA[<boundaryDefinition>
    <interfaces>
        <interface>
            <name>clk</name>
            <type>clock</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>clk</name>
                    <role>clk</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>clockRate</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>reset</name>
            <type>reset</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>reset</name>
                    <role>reset</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>clk</value>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>DEASSERT</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>s0</name>
            <type>avalon</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>s0_waitrequest</name>
                    <role>waitrequest</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>s0_readdata</name>
                    <role>readdata</role>
                    <direction>Output</direction>
                    <width>128</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>s0_readdatavalid</name>
                    <role>readdatavalid</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>s0_burstcount</name>
                    <role>burstcount</role>
                    <direction>Input</direction>
                    <width>5</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>s0_writedata</name>
                    <role>writedata</role>
                    <direction>Input</direction>
                    <width>128</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>s0_address</name>
                    <role>address</role>
                    <direction>Input</direction>
                    <width>30</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>s0_write</name>
                    <role>write</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>s0_read</name>
                    <role>read</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>s0_byteenable</name>
                    <role>byteenable</role>
                    <direction>Input</direction>
                    <width>16</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>s0_debugaccess</name>
                    <role>debugaccess</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap>
                    <entry>
                        <key>embeddedsw.configuration.isMemoryDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isNonVolatileStorage</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isPrintableDevice</key>
                        <value>false</value>
                    </entry>
                </assignmentValueMap>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>addressAlignment</key>
                        <value>DYNAMIC</value>
                    </entry>
                    <entry>
                        <key>addressGroup</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>addressSpan</key>
                        <value>1073741824</value>
                    </entry>
                    <entry>
                        <key>addressUnits</key>
                        <value>SYMBOLS</value>
                    </entry>
                    <entry>
                        <key>alwaysBurstMaxBurst</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>associatedClock</key>
                        <value>clk</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset</value>
                    </entry>
                    <entry>
                        <key>bitsPerSymbol</key>
                        <value>8</value>
                    </entry>
                    <entry>
                        <key>bridgedAddressOffset</key>
                    </entry>
                    <entry>
                        <key>bridgesToMaster</key>
                        <value>DDR.m0</value>
                    </entry>
                    <entry>
                        <key>burstOnBurstBoundariesOnly</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>burstcountUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>constantBurstBehavior</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>explicitAddressSpan</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>holdTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>interleaveBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isBigEndian</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isFlash</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isMemoryDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isNonVolatileStorage</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>linewrapBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maximumPendingReadTransactions</key>
                        <value>4</value>
                    </entry>
                    <entry>
                        <key>maximumPendingWriteTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>minimumReadLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumResponseLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumUninterruptedRunLength</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>printableDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>readLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>readWaitStates</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>readWaitTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>registerIncomingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>registerOutgoingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>setupTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>timingUnits</key>
                        <value>Cycles</value>
                    </entry>
                    <entry>
                        <key>transparentBridge</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>waitrequestAllowance</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>wellBehavedWaitrequest</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>writeLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitStates</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitTime</key>
                        <value>0</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>m0</name>
            <type>avalon</type>
            <isStart>true</isStart>
            <ports>
                <port>
                    <name>m0_waitrequest</name>
                    <role>waitrequest</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>m0_readdata</name>
                    <role>readdata</role>
                    <direction>Input</direction>
                    <width>128</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>m0_readdatavalid</name>
                    <role>readdatavalid</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>m0_burstcount</name>
                    <role>burstcount</role>
                    <direction>Output</direction>
                    <width>5</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>m0_writedata</name>
                    <role>writedata</role>
                    <direction>Output</direction>
                    <width>128</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>m0_address</name>
                    <role>address</role>
                    <direction>Output</direction>
                    <width>30</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>m0_write</name>
                    <role>write</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>m0_read</name>
                    <role>read</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>m0_byteenable</name>
                    <role>byteenable</role>
                    <direction>Output</direction>
                    <width>16</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>m0_debugaccess</name>
                    <role>debugaccess</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>adaptsTo</key>
                    </entry>
                    <entry>
                        <key>addressGroup</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>addressUnits</key>
                        <value>SYMBOLS</value>
                    </entry>
                    <entry>
                        <key>alwaysBurstMaxBurst</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>associatedClock</key>
                        <value>clk</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset</value>
                    </entry>
                    <entry>
                        <key>bitsPerSymbol</key>
                        <value>8</value>
                    </entry>
                    <entry>
                        <key>burstOnBurstBoundariesOnly</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>burstcountUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>constantBurstBehavior</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>dBSBigEndian</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>doStreamReads</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>doStreamWrites</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>holdTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>interleaveBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isAsynchronous</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isBigEndian</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isReadable</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isWriteable</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>linewrapBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maxAddressWidth</key>
                        <value>32</value>
                    </entry>
                    <entry>
                        <key>maximumPendingReadTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>maximumPendingWriteTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>minimumReadLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumResponseLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>readLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>readWaitTime</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>registerIncomingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>registerOutgoingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>setupTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>timingUnits</key>
                        <value>Cycles</value>
                    </entry>
                    <entry>
                        <key>waitrequestAllowance</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitTime</key>
                        <value>0</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
    </interfaces>
</boundaryDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>KBandIPsubPro_DDR</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>KBandIPsubPro_DDR</fileSetName>
            <fileSetFixedName>KBandIPsubPro_DDR</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>KBandIPsubPro_DDR</fileSetName>
            <fileSetFixedName>KBandIPsubPro_DDR</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>KBandIPsubPro_DDR</fileSetName>
            <fileSetFixedName>KBandIPsubPro_DDR</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/KBandIPsubPro/KBandIPsubPro_DDR.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="KBand21_0"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>reset</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>reset_reset</name>
                        <role>reset</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock_external</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>iADN1</name>
                <type>avalon_streaming</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>iADN1_data</name>
                        <role>data</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>oADN1_ready</name>
                        <role>ready</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>iADN1_valid</name>
                        <role>valid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock_external</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset</value>
                        </entry>
                        <entry>
                            <key>beatsPerCycle</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>dataBitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>emptyWithinPacket</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>errorDescriptor</key>
                        </entry>
                        <entry>
                            <key>firstSymbolInHighOrderBits</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>highOrderSymbolAtMSB</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxChannel</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>packetDescription</key>
                            <value></value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readyAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readyLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>symbolsPerBeat</key>
                            <value>1</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>oArrow</name>
                <type>avalon_streaming</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>oArrow_data</name>
                        <role>data</role>
                        <direction>Output</direction>
                        <width>128</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>iArrow_ready</name>
                        <role>ready</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>oArrow_valid</name>
                        <role>valid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock_external</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset</value>
                        </entry>
                        <entry>
                            <key>beatsPerCycle</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>dataBitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>emptyWithinPacket</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>errorDescriptor</key>
                        </entry>
                        <entry>
                            <key>firstSymbolInHighOrderBits</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>highOrderSymbolAtMSB</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxChannel</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>packetDescription</key>
                            <value></value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readyAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readyLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>symbolsPerBeat</key>
                            <value>1</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>clock_internal</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>clock_int</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>50000000</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>clock_external</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>clock_ext</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>200000000</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>Parameters</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>iParameters</name>
                        <role>export</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>iADN2</name>
                <type>avalon_streaming</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>iADN2_data</name>
                        <role>data</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>iADN2_valid</name>
                        <role>valid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>oADN2_ready</name>
                        <role>ready</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock_external</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset</value>
                        </entry>
                        <entry>
                            <key>beatsPerCycle</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>dataBitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>emptyWithinPacket</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>errorDescriptor</key>
                        </entry>
                        <entry>
                            <key>firstSymbolInHighOrderBits</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>highOrderSymbolAtMSB</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxChannel</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>packetDescription</key>
                            <value></value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readyAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readyLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>symbolsPerBeat</key>
                            <value>1</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>KBand21</className>
        <version>1.0</version>
        <displayName>KBand 2in 1out</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="defaultBoundary"><![CDATA[<boundaryDefinition>
    <interfaces>
        <interface>
            <name>reset</name>
            <type>reset</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>reset_reset</name>
                    <role>reset</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock_external</value>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>DEASSERT</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>iADN1</name>
            <type>avalon_streaming</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>iADN1_data</name>
                    <role>data</role>
                    <direction>Input</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>oADN1_ready</name>
                    <role>ready</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>iADN1_valid</name>
                    <role>valid</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock_external</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset</value>
                    </entry>
                    <entry>
                        <key>beatsPerCycle</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>dataBitsPerSymbol</key>
                        <value>8</value>
                    </entry>
                    <entry>
                        <key>emptyWithinPacket</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>errorDescriptor</key>
                    </entry>
                    <entry>
                        <key>firstSymbolInHighOrderBits</key>
                        <value>true</value>
                    </entry>
                    <entry>
                        <key>highOrderSymbolAtMSB</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maxChannel</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>packetDescription</key>
                        <value></value>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>readyAllowance</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>readyLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>symbolsPerBeat</key>
                        <value>1</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>oArrow</name>
            <type>avalon_streaming</type>
            <isStart>true</isStart>
            <ports>
                <port>
                    <name>oArrow_data</name>
                    <role>data</role>
                    <direction>Output</direction>
                    <width>128</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>iArrow_ready</name>
                    <role>ready</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>oArrow_valid</name>
                    <role>valid</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock_external</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset</value>
                    </entry>
                    <entry>
                        <key>beatsPerCycle</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>dataBitsPerSymbol</key>
                        <value>8</value>
                    </entry>
                    <entry>
                        <key>emptyWithinPacket</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>errorDescriptor</key>
                    </entry>
                    <entry>
                        <key>firstSymbolInHighOrderBits</key>
                        <value>true</value>
                    </entry>
                    <entry>
                        <key>highOrderSymbolAtMSB</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maxChannel</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>packetDescription</key>
                        <value></value>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>readyAllowance</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>readyLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>symbolsPerBeat</key>
                        <value>1</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>clock_internal</name>
            <type>clock</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>clock_int</name>
                    <role>clk</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>clockRate</key>
                        <value>50000000</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>clock_external</name>
            <type>clock</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>clock_ext</name>
                    <role>clk</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>clockRate</key>
                        <value>200000000</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>Parameters</name>
            <type>conduit</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>iParameters</name>
                    <role>export</role>
                    <direction>Input</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>iADN2</name>
            <type>avalon_streaming</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>iADN2_data</name>
                    <role>data</role>
                    <direction>Input</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>iADN2_valid</name>
                    <role>valid</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>oADN2_ready</name>
                    <role>ready</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock_external</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset</value>
                    </entry>
                    <entry>
                        <key>beatsPerCycle</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>dataBitsPerSymbol</key>
                        <value>8</value>
                    </entry>
                    <entry>
                        <key>emptyWithinPacket</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>errorDescriptor</key>
                    </entry>
                    <entry>
                        <key>firstSymbolInHighOrderBits</key>
                        <value>true</value>
                    </entry>
                    <entry>
                        <key>highOrderSymbolAtMSB</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maxChannel</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>packetDescription</key>
                        <value></value>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>readyAllowance</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>readyLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>symbolsPerBeat</key>
                        <value>1</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
    </interfaces>
</boundaryDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>KBandIPsubPro_KBand21_0</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>KBandIPsubPro_KBand21_0</fileSetName>
            <fileSetFixedName>KBandIPsubPro_KBand21_0</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>KBandIPsubPro_KBand21_0</fileSetName>
            <fileSetFixedName>KBandIPsubPro_KBand21_0</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>KBandIPsubPro_KBand21_0</fileSetName>
            <fileSetFixedName>KBandIPsubPro_KBand21_0</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/KBandIPsubPro/KBandIPsubPro_KBand21_0.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="KBandInput_1"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>clock</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>clock_clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>reset_n</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>reset_n_reset_n</name>
                        <role>reset_n</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>BOTH</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>csr</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>csr_writedata</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>csr_write</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>csr_byteenable</name>
                        <role>byteenable</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>csr_readdata</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>csr_read</name>
                        <role>read</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>csr_address</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>32</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset_n</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
                <cmsisInfo>
                    <cmsisSrcFileContents>&lt;?xml version="1.0" encoding="utf-8"?&gt;
&lt;device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd"&gt;
  &lt;peripherals&gt;
    &lt;peripheral&gt;
      &lt;baseAddress&gt;0x00000000&lt;/baseAddress&gt;
      &lt;name&gt;altera_msgdma_mm_csr&lt;/name&gt;
      &lt;description&gt;altera_msgdma&lt;/description&gt;
      &lt;registers&gt;
        &lt;register&gt;
          &lt;access&gt;read-write&lt;/access&gt;
          &lt;addressOffset&gt;0x0&lt;/addressOffset&gt;
          &lt;displayName&gt;status&lt;/displayName&gt;
          &lt;name&gt;status&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[0:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;busy&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[1:1]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;descriptor_buffer_empty&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[2:2]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;descriptor_buffer_full&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[3:3]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;response_buffer_empty&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[4:4]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;response_buffer_full &lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[5:5]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stopped&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[6:6]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;resetting&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[7:7]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stopped_on_error&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[8:8]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stopped_on_early_termination&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[9:9]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;irq&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
        &lt;register&gt;
          &lt;access&gt;read-write&lt;/access&gt;
          &lt;addressOffset&gt;0x4&lt;/addressOffset&gt;
          &lt;displayName&gt;control&lt;/displayName&gt;
          &lt;name&gt;control&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[0:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stop_dispatcher&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[1:1]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;reset_dispatcher&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[2:2]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stop_on_error&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[3:3]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stop_on_early_termination&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[4:4]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;global_interrupt_enable_mask&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[5:5]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stop_descriptors&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
        &lt;register&gt;
          &lt;access&gt;read-only&lt;/access&gt;
          &lt;addressOffset&gt;0x8&lt;/addressOffset&gt;
          &lt;displayName&gt;fill_level&lt;/displayName&gt;
          &lt;name&gt;fill_level&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[15:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;read_fill_level&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[31:16]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;write_fill_level&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
        &lt;register&gt;
          &lt;access&gt;read-only&lt;/access&gt;
          &lt;addressOffset&gt;0xC&lt;/addressOffset&gt;
          &lt;displayName&gt;response_fill_level&lt;/displayName&gt;
          &lt;name&gt;response_fill_level&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[15:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;response_fill_level&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
        &lt;register&gt;
          &lt;access&gt;read-only&lt;/access&gt;
          &lt;addressOffset&gt;0x10&lt;/addressOffset&gt;
          &lt;displayName&gt;request_number&lt;/displayName&gt;
          &lt;name&gt;sequence_number&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[15:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;read_sequence_number&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[31:15]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;write_sequence_number&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
      &lt;/registers&gt;
    &lt;/peripheral&gt;
  &lt;/peripherals&gt;
&lt;/device&gt;</cmsisSrcFileContents>
                    <addressGroup></addressGroup>
                    <cmsisVars/>
                </cmsisInfo>
            </interface>
            <interface>
                <name>descriptor_slave</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>descriptor_slave_write</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>descriptor_slave_waitrequest</name>
                        <role>waitrequest</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>descriptor_slave_writedata</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>128</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>descriptor_slave_byteenable</name>
                        <role>byteenable</role>
                        <direction>Input</direction>
                        <width>16</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>16</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset_n</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>csr_irq</name>
                <type>interrupt</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>csr_irq_irq</name>
                        <role>irq</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedAddressablePoint</key>
                            <value>KBandInput_1.csr</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset_n</value>
                        </entry>
                        <entry>
                            <key>bridgedReceiverOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToReceiver</key>
                        </entry>
                        <entry>
                            <key>irqScheme</key>
                            <value>NONE</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>mm_read</name>
                <type>avalon</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>mm_read_address</name>
                        <role>address</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>mm_read_read</name>
                        <role>read</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>mm_read_readdata</name>
                        <role>readdata</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>mm_read_waitrequest</name>
                        <role>waitrequest</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>mm_read_readdatavalid</name>
                        <role>readdatavalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>adaptsTo</key>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>SYMBOLS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset_n</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>dBSBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamReads</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamWrites</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isAsynchronous</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isReadable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isWriteable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxAddressWidth</key>
                            <value>32</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>st_source</name>
                <type>avalon_streaming</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>st_source_data</name>
                        <role>data</role>
                        <direction>Output</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>st_source_valid</name>
                        <role>valid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>st_source_ready</name>
                        <role>ready</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset_n</value>
                        </entry>
                        <entry>
                            <key>beatsPerCycle</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>dataBitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>emptyWithinPacket</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>errorDescriptor</key>
                        </entry>
                        <entry>
                            <key>firstSymbolInHighOrderBits</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>highOrderSymbolAtMSB</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxChannel</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>packetDescription</key>
                            <value></value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readyAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readyLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>symbolsPerBeat</key>
                            <value>1</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_msgdma</className>
        <version>19.1</version>
        <displayName>Modular Scatter-Gather DMA Intel FPGA IP</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterName>AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP</parameterName>
                <parameterType>com.altera.entityinterfaces.moduleext.AddressMap</parameterType>
                <systemInfoArgs>descriptor_read_master</systemInfoArgs>
                <systemInfotype>ADDRESS_MAP</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterName>AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH</parameterName>
                <parameterType>com.altera.entityinterfaces.moduleext.AddressWidthType</parameterType>
                <systemInfoArgs>descriptor_read_master</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterName>AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP</parameterName>
                <parameterType>com.altera.entityinterfaces.moduleext.AddressMap</parameterType>
                <systemInfoArgs>descriptor_write_master</systemInfoArgs>
                <systemInfotype>ADDRESS_MAP</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterName>AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH</parameterName>
                <parameterType>com.altera.entityinterfaces.moduleext.AddressWidthType</parameterType>
                <systemInfoArgs>descriptor_write_master</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>AUTO_DEVICE</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>AUTO_DEVICE_FAMILY</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_FAMILY</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>AUTO_DEVICE_SPEEDGRADE</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_SPEEDGRADE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterName>AUTO_MM_READ_ADDRESS_MAP</parameterName>
                <parameterType>com.altera.entityinterfaces.moduleext.AddressMap</parameterType>
                <systemInfoArgs>mm_read</systemInfoArgs>
                <systemInfotype>ADDRESS_MAP</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterName>AUTO_MM_READ_ADDRESS_WIDTH</parameterName>
                <parameterType>com.altera.entityinterfaces.moduleext.AddressWidthType</parameterType>
                <systemInfoArgs>mm_read</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterName>AUTO_MM_WRITE_ADDRESS_MAP</parameterName>
                <parameterType>com.altera.entityinterfaces.moduleext.AddressMap</parameterType>
                <systemInfoArgs>mm_write</systemInfoArgs>
                <systemInfotype>ADDRESS_MAP</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterName>AUTO_MM_WRITE_ADDRESS_WIDTH</parameterName>
                <parameterType>com.altera.entityinterfaces.moduleext.AddressWidthType</parameterType>
                <systemInfoArgs>mm_write</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>csr</key>
                <value>
                    <connectionPointName>csr</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='csr' start='0x0' end='0x20' datawidth='32' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>5</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>32</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
            <entry>
                <key>descriptor_slave</key>
                <value>
                    <connectionPointName>descriptor_slave</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='descriptor_slave' start='0x0' end='0x10' datawidth='128' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>4</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>128</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
            <entry>
                <key>mm_read</key>
                <value>
                    <connectionPointName>mm_read</connectionPointName>
                    <suppliedSystemInfos/>
                    <consumedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='onchip_mem_LW.s1' start='0x0' end='0x8000' datawidth='32' /&gt;&lt;slave name='DDR.s0' start='0x40000000' end='0x80000000' datawidth='128' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>31</value>
                        </entry>
                    </consumedSystemInfos>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="defaultBoundary"><![CDATA[<boundaryDefinition>
    <interfaces>
        <interface>
            <name>clock</name>
            <type>clock</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>clock_clk</name>
                    <role>clk</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>clockRate</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>reset_n</name>
            <type>reset</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>reset_n_reset_n</name>
                    <role>reset_n</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock</value>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>BOTH</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>csr</name>
            <type>avalon</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>csr_writedata</name>
                    <role>writedata</role>
                    <direction>Input</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>csr_write</name>
                    <role>write</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>csr_byteenable</name>
                    <role>byteenable</role>
                    <direction>Input</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>csr_readdata</name>
                    <role>readdata</role>
                    <direction>Output</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>csr_read</name>
                    <role>read</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>csr_address</name>
                    <role>address</role>
                    <direction>Input</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap>
                    <entry>
                        <key>embeddedsw.configuration.isFlash</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isMemoryDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isNonVolatileStorage</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isPrintableDevice</key>
                        <value>false</value>
                    </entry>
                </assignmentValueMap>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>addressAlignment</key>
                        <value>DYNAMIC</value>
                    </entry>
                    <entry>
                        <key>addressGroup</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>addressSpan</key>
                        <value>32</value>
                    </entry>
                    <entry>
                        <key>addressUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>alwaysBurstMaxBurst</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset_n</value>
                    </entry>
                    <entry>
                        <key>bitsPerSymbol</key>
                        <value>8</value>
                    </entry>
                    <entry>
                        <key>bridgedAddressOffset</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>bridgesToMaster</key>
                    </entry>
                    <entry>
                        <key>burstOnBurstBoundariesOnly</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>burstcountUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>constantBurstBehavior</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>explicitAddressSpan</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>holdTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>interleaveBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isBigEndian</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isFlash</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isMemoryDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isNonVolatileStorage</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>linewrapBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maximumPendingReadTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>maximumPendingWriteTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>minimumReadLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumResponseLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumUninterruptedRunLength</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>printableDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>readLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>readWaitStates</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>readWaitTime</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>registerIncomingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>registerOutgoingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>setupTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>timingUnits</key>
                        <value>Cycles</value>
                    </entry>
                    <entry>
                        <key>transparentBridge</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>waitrequestAllowance</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>wellBehavedWaitrequest</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>writeLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitStates</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitTime</key>
                        <value>0</value>
                    </entry>
                </parameterValueMap>
            </parameters>
            <cmsisInfo>
                <cmsisSrcFileContents>&lt;?xml version="1.0" encoding="utf-8"?&gt;
&lt;device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd"&gt;
  &lt;peripherals&gt;
    &lt;peripheral&gt;
      &lt;baseAddress&gt;0x00000000&lt;/baseAddress&gt;
      &lt;name&gt;altera_msgdma_mm_csr&lt;/name&gt;
      &lt;description&gt;altera_msgdma&lt;/description&gt;
      &lt;registers&gt;
        &lt;register&gt;
          &lt;access&gt;read-write&lt;/access&gt;
          &lt;addressOffset&gt;0x0&lt;/addressOffset&gt;
          &lt;displayName&gt;status&lt;/displayName&gt;
          &lt;name&gt;status&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[0:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;busy&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[1:1]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;descriptor_buffer_empty&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[2:2]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;descriptor_buffer_full&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[3:3]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;response_buffer_empty&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[4:4]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;response_buffer_full &lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[5:5]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stopped&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[6:6]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;resetting&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[7:7]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stopped_on_error&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[8:8]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stopped_on_early_termination&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[9:9]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;irq&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
        &lt;register&gt;
          &lt;access&gt;read-write&lt;/access&gt;
          &lt;addressOffset&gt;0x4&lt;/addressOffset&gt;
          &lt;displayName&gt;control&lt;/displayName&gt;
          &lt;name&gt;control&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[0:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stop_dispatcher&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[1:1]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;reset_dispatcher&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[2:2]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stop_on_error&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[3:3]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stop_on_early_termination&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[4:4]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;global_interrupt_enable_mask&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[5:5]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stop_descriptors&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
        &lt;register&gt;
          &lt;access&gt;read-only&lt;/access&gt;
          &lt;addressOffset&gt;0x8&lt;/addressOffset&gt;
          &lt;displayName&gt;fill_level&lt;/displayName&gt;
          &lt;name&gt;fill_level&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[15:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;read_fill_level&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[31:16]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;write_fill_level&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
        &lt;register&gt;
          &lt;access&gt;read-only&lt;/access&gt;
          &lt;addressOffset&gt;0xC&lt;/addressOffset&gt;
          &lt;displayName&gt;response_fill_level&lt;/displayName&gt;
          &lt;name&gt;response_fill_level&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[15:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;response_fill_level&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
        &lt;register&gt;
          &lt;access&gt;read-only&lt;/access&gt;
          &lt;addressOffset&gt;0x10&lt;/addressOffset&gt;
          &lt;displayName&gt;request_number&lt;/displayName&gt;
          &lt;name&gt;sequence_number&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[15:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;read_sequence_number&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[31:15]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;write_sequence_number&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
      &lt;/registers&gt;
    &lt;/peripheral&gt;
  &lt;/peripherals&gt;
&lt;/device&gt;</cmsisSrcFileContents>
                <addressGroup></addressGroup>
                <cmsisVars/>
            </cmsisInfo>
        </interface>
        <interface>
            <name>descriptor_slave</name>
            <type>avalon</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>descriptor_slave_write</name>
                    <role>write</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>descriptor_slave_waitrequest</name>
                    <role>waitrequest</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>descriptor_slave_writedata</name>
                    <role>writedata</role>
                    <direction>Input</direction>
                    <width>128</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>descriptor_slave_byteenable</name>
                    <role>byteenable</role>
                    <direction>Input</direction>
                    <width>16</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap>
                    <entry>
                        <key>embeddedsw.configuration.isFlash</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isMemoryDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isNonVolatileStorage</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isPrintableDevice</key>
                        <value>false</value>
                    </entry>
                </assignmentValueMap>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>addressAlignment</key>
                        <value>DYNAMIC</value>
                    </entry>
                    <entry>
                        <key>addressGroup</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>addressSpan</key>
                        <value>16</value>
                    </entry>
                    <entry>
                        <key>addressUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>alwaysBurstMaxBurst</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset_n</value>
                    </entry>
                    <entry>
                        <key>bitsPerSymbol</key>
                        <value>8</value>
                    </entry>
                    <entry>
                        <key>bridgedAddressOffset</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>bridgesToMaster</key>
                    </entry>
                    <entry>
                        <key>burstOnBurstBoundariesOnly</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>burstcountUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>constantBurstBehavior</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>explicitAddressSpan</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>holdTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>interleaveBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isBigEndian</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isFlash</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isMemoryDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isNonVolatileStorage</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>linewrapBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maximumPendingReadTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>maximumPendingWriteTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>minimumReadLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumResponseLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumUninterruptedRunLength</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>printableDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>readLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>readWaitStates</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>readWaitTime</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>registerIncomingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>registerOutgoingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>setupTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>timingUnits</key>
                        <value>Cycles</value>
                    </entry>
                    <entry>
                        <key>transparentBridge</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>waitrequestAllowance</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>wellBehavedWaitrequest</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>writeLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitStates</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitTime</key>
                        <value>0</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>csr_irq</name>
            <type>interrupt</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>csr_irq_irq</name>
                    <role>irq</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedAddressablePoint</key>
                        <value>KBandInput_1.csr</value>
                    </entry>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset_n</value>
                    </entry>
                    <entry>
                        <key>bridgedReceiverOffset</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>bridgesToReceiver</key>
                    </entry>
                    <entry>
                        <key>irqScheme</key>
                        <value>NONE</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>mm_read</name>
            <type>avalon</type>
            <isStart>true</isStart>
            <ports>
                <port>
                    <name>mm_read_address</name>
                    <role>address</role>
                    <direction>Output</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>mm_read_read</name>
                    <role>read</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>mm_read_readdata</name>
                    <role>readdata</role>
                    <direction>Input</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>mm_read_waitrequest</name>
                    <role>waitrequest</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>mm_read_readdatavalid</name>
                    <role>readdatavalid</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>adaptsTo</key>
                    </entry>
                    <entry>
                        <key>addressGroup</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>addressUnits</key>
                        <value>SYMBOLS</value>
                    </entry>
                    <entry>
                        <key>alwaysBurstMaxBurst</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset_n</value>
                    </entry>
                    <entry>
                        <key>bitsPerSymbol</key>
                        <value>8</value>
                    </entry>
                    <entry>
                        <key>burstOnBurstBoundariesOnly</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>burstcountUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>constantBurstBehavior</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>dBSBigEndian</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>doStreamReads</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>doStreamWrites</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>holdTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>interleaveBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isAsynchronous</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isBigEndian</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isReadable</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isWriteable</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>linewrapBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maxAddressWidth</key>
                        <value>32</value>
                    </entry>
                    <entry>
                        <key>maximumPendingReadTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>maximumPendingWriteTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>minimumReadLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumResponseLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>readLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>readWaitTime</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>registerIncomingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>registerOutgoingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>setupTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>timingUnits</key>
                        <value>Cycles</value>
                    </entry>
                    <entry>
                        <key>waitrequestAllowance</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitTime</key>
                        <value>0</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>st_source</name>
            <type>avalon_streaming</type>
            <isStart>true</isStart>
            <ports>
                <port>
                    <name>st_source_data</name>
                    <role>data</role>
                    <direction>Output</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>st_source_valid</name>
                    <role>valid</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>st_source_ready</name>
                    <role>ready</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset_n</value>
                    </entry>
                    <entry>
                        <key>beatsPerCycle</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>dataBitsPerSymbol</key>
                        <value>8</value>
                    </entry>
                    <entry>
                        <key>emptyWithinPacket</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>errorDescriptor</key>
                    </entry>
                    <entry>
                        <key>firstSymbolInHighOrderBits</key>
                        <value>true</value>
                    </entry>
                    <entry>
                        <key>highOrderSymbolAtMSB</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maxChannel</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>packetDescription</key>
                        <value></value>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>readyAllowance</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>readyLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>symbolsPerBeat</key>
                        <value>1</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
    </interfaces>
</boundaryDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>KBandIPsubPro_KBandInput_1</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>KBandIPsubPro_KBandInput_1</fileSetName>
            <fileSetFixedName>KBandIPsubPro_KBandInput_1</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>KBandIPsubPro_KBandInput_1</fileSetName>
            <fileSetFixedName>KBandIPsubPro_KBandInput_1</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>KBandIPsubPro_KBandInput_1</fileSetName>
            <fileSetFixedName>KBandIPsubPro_KBandInput_1</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/KBandIPsubPro/KBandIPsubPro_KBandInput_1.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap>
        <entry>
            <key>embeddedsw.CMacro.BURST_ENABLE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.BURST_WRAPPING_SUPPORT</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.CHANNEL_ENABLE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.CHANNEL_ENABLE_DERIVED</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.CHANNEL_WIDTH</key>
            <value>8</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.DATA_FIFO_DEPTH</key>
            <value>32</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.DATA_WIDTH</key>
            <value>8</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.DESCRIPTOR_FIFO_DEPTH</key>
            <value>128</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.DMA_MODE</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.ENHANCED_FEATURES</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.ERROR_ENABLE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.ERROR_ENABLE_DERIVED</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.ERROR_WIDTH</key>
            <value>8</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.MAX_BURST_COUNT</key>
            <value>2</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.MAX_BYTE</key>
            <value>32768</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.MAX_STRIDE</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.PACKET_ENABLE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.PACKET_ENABLE_DERIVED</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.PREFETCHER_ENABLE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.PROGRAMMABLE_BURST_ENABLE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.RESPONSE_PORT</key>
            <value>2</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.STRIDE_ENABLE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.STRIDE_ENABLE_DERIVED</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.TRANSFER_TYPE</key>
            <value>Full Word Accesses Only</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.compatible</key>
            <value>altr,msgdma-1.0</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.group</key>
            <value>msgdma</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.name</key>
            <value>msgdma</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.vendor</key>
            <value>altr</value>
        </entry>
    </assignmentValueMap>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="KBandInput_2"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>clock</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>clock_clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>reset_n</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>reset_n_reset_n</name>
                        <role>reset_n</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>BOTH</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>csr</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>csr_writedata</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>csr_write</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>csr_byteenable</name>
                        <role>byteenable</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>csr_readdata</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>csr_read</name>
                        <role>read</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>csr_address</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>32</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset_n</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
                <cmsisInfo>
                    <cmsisSrcFileContents>&lt;?xml version="1.0" encoding="utf-8"?&gt;
&lt;device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd"&gt;
  &lt;peripherals&gt;
    &lt;peripheral&gt;
      &lt;baseAddress&gt;0x00000000&lt;/baseAddress&gt;
      &lt;name&gt;altera_msgdma_mm_csr&lt;/name&gt;
      &lt;description&gt;altera_msgdma&lt;/description&gt;
      &lt;registers&gt;
        &lt;register&gt;
          &lt;access&gt;read-write&lt;/access&gt;
          &lt;addressOffset&gt;0x0&lt;/addressOffset&gt;
          &lt;displayName&gt;status&lt;/displayName&gt;
          &lt;name&gt;status&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[0:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;busy&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[1:1]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;descriptor_buffer_empty&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[2:2]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;descriptor_buffer_full&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[3:3]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;response_buffer_empty&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[4:4]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;response_buffer_full &lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[5:5]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stopped&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[6:6]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;resetting&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[7:7]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stopped_on_error&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[8:8]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stopped_on_early_termination&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[9:9]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;irq&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
        &lt;register&gt;
          &lt;access&gt;read-write&lt;/access&gt;
          &lt;addressOffset&gt;0x4&lt;/addressOffset&gt;
          &lt;displayName&gt;control&lt;/displayName&gt;
          &lt;name&gt;control&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[0:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stop_dispatcher&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[1:1]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;reset_dispatcher&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[2:2]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stop_on_error&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[3:3]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stop_on_early_termination&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[4:4]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;global_interrupt_enable_mask&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[5:5]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stop_descriptors&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
        &lt;register&gt;
          &lt;access&gt;read-only&lt;/access&gt;
          &lt;addressOffset&gt;0x8&lt;/addressOffset&gt;
          &lt;displayName&gt;fill_level&lt;/displayName&gt;
          &lt;name&gt;fill_level&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[15:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;read_fill_level&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[31:16]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;write_fill_level&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
        &lt;register&gt;
          &lt;access&gt;read-only&lt;/access&gt;
          &lt;addressOffset&gt;0xC&lt;/addressOffset&gt;
          &lt;displayName&gt;response_fill_level&lt;/displayName&gt;
          &lt;name&gt;response_fill_level&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[15:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;response_fill_level&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
        &lt;register&gt;
          &lt;access&gt;read-only&lt;/access&gt;
          &lt;addressOffset&gt;0x10&lt;/addressOffset&gt;
          &lt;displayName&gt;request_number&lt;/displayName&gt;
          &lt;name&gt;sequence_number&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[15:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;read_sequence_number&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[31:15]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;write_sequence_number&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
      &lt;/registers&gt;
    &lt;/peripheral&gt;
  &lt;/peripherals&gt;
&lt;/device&gt;</cmsisSrcFileContents>
                    <addressGroup></addressGroup>
                    <cmsisVars/>
                </cmsisInfo>
            </interface>
            <interface>
                <name>descriptor_slave</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>descriptor_slave_write</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>descriptor_slave_waitrequest</name>
                        <role>waitrequest</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>descriptor_slave_writedata</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>128</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>descriptor_slave_byteenable</name>
                        <role>byteenable</role>
                        <direction>Input</direction>
                        <width>16</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>16</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset_n</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>csr_irq</name>
                <type>interrupt</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>csr_irq_irq</name>
                        <role>irq</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedAddressablePoint</key>
                            <value>KBandInput_2.csr</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset_n</value>
                        </entry>
                        <entry>
                            <key>bridgedReceiverOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToReceiver</key>
                        </entry>
                        <entry>
                            <key>irqScheme</key>
                            <value>NONE</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>mm_read</name>
                <type>avalon</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>mm_read_address</name>
                        <role>address</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>mm_read_read</name>
                        <role>read</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>mm_read_readdata</name>
                        <role>readdata</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>mm_read_waitrequest</name>
                        <role>waitrequest</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>mm_read_readdatavalid</name>
                        <role>readdatavalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>adaptsTo</key>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>SYMBOLS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset_n</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>dBSBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamReads</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamWrites</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isAsynchronous</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isReadable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isWriteable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxAddressWidth</key>
                            <value>32</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>st_source</name>
                <type>avalon_streaming</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>st_source_data</name>
                        <role>data</role>
                        <direction>Output</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>st_source_valid</name>
                        <role>valid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>st_source_ready</name>
                        <role>ready</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset_n</value>
                        </entry>
                        <entry>
                            <key>beatsPerCycle</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>dataBitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>emptyWithinPacket</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>errorDescriptor</key>
                        </entry>
                        <entry>
                            <key>firstSymbolInHighOrderBits</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>highOrderSymbolAtMSB</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxChannel</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>packetDescription</key>
                            <value></value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readyAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readyLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>symbolsPerBeat</key>
                            <value>1</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_msgdma</className>
        <version>19.1</version>
        <displayName>Modular Scatter-Gather DMA Intel FPGA IP</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterName>AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP</parameterName>
                <parameterType>com.altera.entityinterfaces.moduleext.AddressMap</parameterType>
                <systemInfoArgs>descriptor_read_master</systemInfoArgs>
                <systemInfotype>ADDRESS_MAP</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterName>AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH</parameterName>
                <parameterType>com.altera.entityinterfaces.moduleext.AddressWidthType</parameterType>
                <systemInfoArgs>descriptor_read_master</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterName>AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP</parameterName>
                <parameterType>com.altera.entityinterfaces.moduleext.AddressMap</parameterType>
                <systemInfoArgs>descriptor_write_master</systemInfoArgs>
                <systemInfotype>ADDRESS_MAP</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterName>AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH</parameterName>
                <parameterType>com.altera.entityinterfaces.moduleext.AddressWidthType</parameterType>
                <systemInfoArgs>descriptor_write_master</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>AUTO_DEVICE</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>AUTO_DEVICE_FAMILY</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_FAMILY</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>AUTO_DEVICE_SPEEDGRADE</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_SPEEDGRADE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterName>AUTO_MM_READ_ADDRESS_MAP</parameterName>
                <parameterType>com.altera.entityinterfaces.moduleext.AddressMap</parameterType>
                <systemInfoArgs>mm_read</systemInfoArgs>
                <systemInfotype>ADDRESS_MAP</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterName>AUTO_MM_READ_ADDRESS_WIDTH</parameterName>
                <parameterType>com.altera.entityinterfaces.moduleext.AddressWidthType</parameterType>
                <systemInfoArgs>mm_read</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterName>AUTO_MM_WRITE_ADDRESS_MAP</parameterName>
                <parameterType>com.altera.entityinterfaces.moduleext.AddressMap</parameterType>
                <systemInfoArgs>mm_write</systemInfoArgs>
                <systemInfotype>ADDRESS_MAP</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterName>AUTO_MM_WRITE_ADDRESS_WIDTH</parameterName>
                <parameterType>com.altera.entityinterfaces.moduleext.AddressWidthType</parameterType>
                <systemInfoArgs>mm_write</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>csr</key>
                <value>
                    <connectionPointName>csr</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='csr' start='0x0' end='0x20' datawidth='32' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>5</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>32</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
            <entry>
                <key>descriptor_slave</key>
                <value>
                    <connectionPointName>descriptor_slave</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='descriptor_slave' start='0x0' end='0x10' datawidth='128' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>4</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>128</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
            <entry>
                <key>mm_read</key>
                <value>
                    <connectionPointName>mm_read</connectionPointName>
                    <suppliedSystemInfos/>
                    <consumedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='onchip_mem_LW2.s1' start='0x8000' end='0x10000' datawidth='32' /&gt;&lt;slave name='DDR.s0' start='0x40000000' end='0x80000000' datawidth='128' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>31</value>
                        </entry>
                    </consumedSystemInfos>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="defaultBoundary"><![CDATA[<boundaryDefinition>
    <interfaces>
        <interface>
            <name>clock</name>
            <type>clock</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>clock_clk</name>
                    <role>clk</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>clockRate</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>reset_n</name>
            <type>reset</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>reset_n_reset_n</name>
                    <role>reset_n</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock</value>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>BOTH</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>csr</name>
            <type>avalon</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>csr_writedata</name>
                    <role>writedata</role>
                    <direction>Input</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>csr_write</name>
                    <role>write</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>csr_byteenable</name>
                    <role>byteenable</role>
                    <direction>Input</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>csr_readdata</name>
                    <role>readdata</role>
                    <direction>Output</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>csr_read</name>
                    <role>read</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>csr_address</name>
                    <role>address</role>
                    <direction>Input</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap>
                    <entry>
                        <key>embeddedsw.configuration.isFlash</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isMemoryDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isNonVolatileStorage</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isPrintableDevice</key>
                        <value>false</value>
                    </entry>
                </assignmentValueMap>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>addressAlignment</key>
                        <value>DYNAMIC</value>
                    </entry>
                    <entry>
                        <key>addressGroup</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>addressSpan</key>
                        <value>32</value>
                    </entry>
                    <entry>
                        <key>addressUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>alwaysBurstMaxBurst</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset_n</value>
                    </entry>
                    <entry>
                        <key>bitsPerSymbol</key>
                        <value>8</value>
                    </entry>
                    <entry>
                        <key>bridgedAddressOffset</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>bridgesToMaster</key>
                    </entry>
                    <entry>
                        <key>burstOnBurstBoundariesOnly</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>burstcountUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>constantBurstBehavior</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>explicitAddressSpan</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>holdTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>interleaveBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isBigEndian</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isFlash</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isMemoryDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isNonVolatileStorage</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>linewrapBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maximumPendingReadTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>maximumPendingWriteTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>minimumReadLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumResponseLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumUninterruptedRunLength</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>printableDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>readLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>readWaitStates</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>readWaitTime</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>registerIncomingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>registerOutgoingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>setupTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>timingUnits</key>
                        <value>Cycles</value>
                    </entry>
                    <entry>
                        <key>transparentBridge</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>waitrequestAllowance</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>wellBehavedWaitrequest</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>writeLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitStates</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitTime</key>
                        <value>0</value>
                    </entry>
                </parameterValueMap>
            </parameters>
            <cmsisInfo>
                <cmsisSrcFileContents>&lt;?xml version="1.0" encoding="utf-8"?&gt;
&lt;device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd"&gt;
  &lt;peripherals&gt;
    &lt;peripheral&gt;
      &lt;baseAddress&gt;0x00000000&lt;/baseAddress&gt;
      &lt;name&gt;altera_msgdma_mm_csr&lt;/name&gt;
      &lt;description&gt;altera_msgdma&lt;/description&gt;
      &lt;registers&gt;
        &lt;register&gt;
          &lt;access&gt;read-write&lt;/access&gt;
          &lt;addressOffset&gt;0x0&lt;/addressOffset&gt;
          &lt;displayName&gt;status&lt;/displayName&gt;
          &lt;name&gt;status&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[0:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;busy&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[1:1]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;descriptor_buffer_empty&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[2:2]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;descriptor_buffer_full&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[3:3]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;response_buffer_empty&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[4:4]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;response_buffer_full &lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[5:5]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stopped&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[6:6]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;resetting&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[7:7]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stopped_on_error&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[8:8]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stopped_on_early_termination&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[9:9]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;irq&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
        &lt;register&gt;
          &lt;access&gt;read-write&lt;/access&gt;
          &lt;addressOffset&gt;0x4&lt;/addressOffset&gt;
          &lt;displayName&gt;control&lt;/displayName&gt;
          &lt;name&gt;control&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[0:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stop_dispatcher&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[1:1]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;reset_dispatcher&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[2:2]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stop_on_error&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[3:3]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stop_on_early_termination&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[4:4]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;global_interrupt_enable_mask&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[5:5]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stop_descriptors&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
        &lt;register&gt;
          &lt;access&gt;read-only&lt;/access&gt;
          &lt;addressOffset&gt;0x8&lt;/addressOffset&gt;
          &lt;displayName&gt;fill_level&lt;/displayName&gt;
          &lt;name&gt;fill_level&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[15:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;read_fill_level&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[31:16]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;write_fill_level&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
        &lt;register&gt;
          &lt;access&gt;read-only&lt;/access&gt;
          &lt;addressOffset&gt;0xC&lt;/addressOffset&gt;
          &lt;displayName&gt;response_fill_level&lt;/displayName&gt;
          &lt;name&gt;response_fill_level&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[15:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;response_fill_level&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
        &lt;register&gt;
          &lt;access&gt;read-only&lt;/access&gt;
          &lt;addressOffset&gt;0x10&lt;/addressOffset&gt;
          &lt;displayName&gt;request_number&lt;/displayName&gt;
          &lt;name&gt;sequence_number&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[15:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;read_sequence_number&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[31:15]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;write_sequence_number&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
      &lt;/registers&gt;
    &lt;/peripheral&gt;
  &lt;/peripherals&gt;
&lt;/device&gt;</cmsisSrcFileContents>
                <addressGroup></addressGroup>
                <cmsisVars/>
            </cmsisInfo>
        </interface>
        <interface>
            <name>descriptor_slave</name>
            <type>avalon</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>descriptor_slave_write</name>
                    <role>write</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>descriptor_slave_waitrequest</name>
                    <role>waitrequest</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>descriptor_slave_writedata</name>
                    <role>writedata</role>
                    <direction>Input</direction>
                    <width>128</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>descriptor_slave_byteenable</name>
                    <role>byteenable</role>
                    <direction>Input</direction>
                    <width>16</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap>
                    <entry>
                        <key>embeddedsw.configuration.isFlash</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isMemoryDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isNonVolatileStorage</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isPrintableDevice</key>
                        <value>false</value>
                    </entry>
                </assignmentValueMap>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>addressAlignment</key>
                        <value>DYNAMIC</value>
                    </entry>
                    <entry>
                        <key>addressGroup</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>addressSpan</key>
                        <value>16</value>
                    </entry>
                    <entry>
                        <key>addressUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>alwaysBurstMaxBurst</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset_n</value>
                    </entry>
                    <entry>
                        <key>bitsPerSymbol</key>
                        <value>8</value>
                    </entry>
                    <entry>
                        <key>bridgedAddressOffset</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>bridgesToMaster</key>
                    </entry>
                    <entry>
                        <key>burstOnBurstBoundariesOnly</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>burstcountUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>constantBurstBehavior</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>explicitAddressSpan</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>holdTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>interleaveBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isBigEndian</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isFlash</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isMemoryDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isNonVolatileStorage</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>linewrapBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maximumPendingReadTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>maximumPendingWriteTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>minimumReadLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumResponseLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumUninterruptedRunLength</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>printableDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>readLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>readWaitStates</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>readWaitTime</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>registerIncomingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>registerOutgoingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>setupTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>timingUnits</key>
                        <value>Cycles</value>
                    </entry>
                    <entry>
                        <key>transparentBridge</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>waitrequestAllowance</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>wellBehavedWaitrequest</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>writeLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitStates</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitTime</key>
                        <value>0</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>csr_irq</name>
            <type>interrupt</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>csr_irq_irq</name>
                    <role>irq</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedAddressablePoint</key>
                        <value>KBandInput_2.csr</value>
                    </entry>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset_n</value>
                    </entry>
                    <entry>
                        <key>bridgedReceiverOffset</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>bridgesToReceiver</key>
                    </entry>
                    <entry>
                        <key>irqScheme</key>
                        <value>NONE</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>mm_read</name>
            <type>avalon</type>
            <isStart>true</isStart>
            <ports>
                <port>
                    <name>mm_read_address</name>
                    <role>address</role>
                    <direction>Output</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>mm_read_read</name>
                    <role>read</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>mm_read_readdata</name>
                    <role>readdata</role>
                    <direction>Input</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>mm_read_waitrequest</name>
                    <role>waitrequest</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>mm_read_readdatavalid</name>
                    <role>readdatavalid</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>adaptsTo</key>
                    </entry>
                    <entry>
                        <key>addressGroup</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>addressUnits</key>
                        <value>SYMBOLS</value>
                    </entry>
                    <entry>
                        <key>alwaysBurstMaxBurst</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset_n</value>
                    </entry>
                    <entry>
                        <key>bitsPerSymbol</key>
                        <value>8</value>
                    </entry>
                    <entry>
                        <key>burstOnBurstBoundariesOnly</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>burstcountUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>constantBurstBehavior</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>dBSBigEndian</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>doStreamReads</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>doStreamWrites</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>holdTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>interleaveBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isAsynchronous</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isBigEndian</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isReadable</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isWriteable</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>linewrapBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maxAddressWidth</key>
                        <value>32</value>
                    </entry>
                    <entry>
                        <key>maximumPendingReadTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>maximumPendingWriteTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>minimumReadLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumResponseLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>readLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>readWaitTime</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>registerIncomingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>registerOutgoingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>setupTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>timingUnits</key>
                        <value>Cycles</value>
                    </entry>
                    <entry>
                        <key>waitrequestAllowance</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitTime</key>
                        <value>0</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>st_source</name>
            <type>avalon_streaming</type>
            <isStart>true</isStart>
            <ports>
                <port>
                    <name>st_source_data</name>
                    <role>data</role>
                    <direction>Output</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>st_source_valid</name>
                    <role>valid</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>st_source_ready</name>
                    <role>ready</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset_n</value>
                    </entry>
                    <entry>
                        <key>beatsPerCycle</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>dataBitsPerSymbol</key>
                        <value>8</value>
                    </entry>
                    <entry>
                        <key>emptyWithinPacket</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>errorDescriptor</key>
                    </entry>
                    <entry>
                        <key>firstSymbolInHighOrderBits</key>
                        <value>true</value>
                    </entry>
                    <entry>
                        <key>highOrderSymbolAtMSB</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maxChannel</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>packetDescription</key>
                        <value></value>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>readyAllowance</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>readyLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>symbolsPerBeat</key>
                        <value>1</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
    </interfaces>
</boundaryDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>KBandIPsubPro_KBandInput_2</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>KBandIPsubPro_KBandInput_2</fileSetName>
            <fileSetFixedName>KBandIPsubPro_KBandInput_2</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>KBandIPsubPro_KBandInput_2</fileSetName>
            <fileSetFixedName>KBandIPsubPro_KBandInput_2</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>KBandIPsubPro_KBandInput_2</fileSetName>
            <fileSetFixedName>KBandIPsubPro_KBandInput_2</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/KBandIPsubPro/KBandIPsubPro_KBandInput_2.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap>
        <entry>
            <key>embeddedsw.CMacro.BURST_ENABLE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.BURST_WRAPPING_SUPPORT</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.CHANNEL_ENABLE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.CHANNEL_ENABLE_DERIVED</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.CHANNEL_WIDTH</key>
            <value>8</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.DATA_FIFO_DEPTH</key>
            <value>32</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.DATA_WIDTH</key>
            <value>8</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.DESCRIPTOR_FIFO_DEPTH</key>
            <value>128</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.DMA_MODE</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.ENHANCED_FEATURES</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.ERROR_ENABLE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.ERROR_ENABLE_DERIVED</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.ERROR_WIDTH</key>
            <value>8</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.MAX_BURST_COUNT</key>
            <value>2</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.MAX_BYTE</key>
            <value>32768</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.MAX_STRIDE</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.PACKET_ENABLE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.PACKET_ENABLE_DERIVED</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.PREFETCHER_ENABLE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.PROGRAMMABLE_BURST_ENABLE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.RESPONSE_PORT</key>
            <value>2</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.STRIDE_ENABLE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.STRIDE_ENABLE_DERIVED</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.TRANSFER_TYPE</key>
            <value>Full Word Accesses Only</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.compatible</key>
            <value>altr,msgdma-1.0</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.group</key>
            <value>msgdma</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.name</key>
            <value>msgdma</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.vendor</key>
            <value>altr</value>
        </entry>
    </assignmentValueMap>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="KBandOutput"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>clock</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>clock_clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>reset_n</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>reset_n_reset_n</name>
                        <role>reset_n</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>BOTH</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>csr</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>csr_writedata</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>csr_write</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>csr_byteenable</name>
                        <role>byteenable</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>csr_readdata</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>csr_read</name>
                        <role>read</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>csr_address</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>32</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset_n</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
                <cmsisInfo>
                    <cmsisSrcFileContents>&lt;?xml version="1.0" encoding="utf-8"?&gt;
&lt;device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd"&gt;
  &lt;peripherals&gt;
    &lt;peripheral&gt;
      &lt;baseAddress&gt;0x00000000&lt;/baseAddress&gt;
      &lt;name&gt;altera_msgdma_mm_csr&lt;/name&gt;
      &lt;description&gt;altera_msgdma&lt;/description&gt;
      &lt;registers&gt;
        &lt;register&gt;
          &lt;access&gt;read-write&lt;/access&gt;
          &lt;addressOffset&gt;0x0&lt;/addressOffset&gt;
          &lt;displayName&gt;status&lt;/displayName&gt;
          &lt;name&gt;status&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[0:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;busy&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[1:1]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;descriptor_buffer_empty&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[2:2]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;descriptor_buffer_full&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[3:3]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;response_buffer_empty&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[4:4]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;response_buffer_full &lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[5:5]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stopped&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[6:6]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;resetting&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[7:7]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stopped_on_error&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[8:8]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stopped_on_early_termination&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[9:9]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;irq&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
        &lt;register&gt;
          &lt;access&gt;read-write&lt;/access&gt;
          &lt;addressOffset&gt;0x4&lt;/addressOffset&gt;
          &lt;displayName&gt;control&lt;/displayName&gt;
          &lt;name&gt;control&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[0:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stop_dispatcher&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[1:1]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;reset_dispatcher&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[2:2]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stop_on_error&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[3:3]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stop_on_early_termination&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[4:4]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;global_interrupt_enable_mask&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[5:5]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stop_descriptors&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
        &lt;register&gt;
          &lt;access&gt;read-only&lt;/access&gt;
          &lt;addressOffset&gt;0x8&lt;/addressOffset&gt;
          &lt;displayName&gt;fill_level&lt;/displayName&gt;
          &lt;name&gt;fill_level&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[15:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;read_fill_level&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[31:16]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;write_fill_level&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
        &lt;register&gt;
          &lt;access&gt;read-only&lt;/access&gt;
          &lt;addressOffset&gt;0xC&lt;/addressOffset&gt;
          &lt;displayName&gt;response_fill_level&lt;/displayName&gt;
          &lt;name&gt;response_fill_level&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[15:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;response_fill_level&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
        &lt;register&gt;
          &lt;access&gt;read-only&lt;/access&gt;
          &lt;addressOffset&gt;0x10&lt;/addressOffset&gt;
          &lt;displayName&gt;request_number&lt;/displayName&gt;
          &lt;name&gt;sequence_number&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[15:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;read_sequence_number&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[31:15]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;write_sequence_number&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
      &lt;/registers&gt;
    &lt;/peripheral&gt;
  &lt;/peripherals&gt;
&lt;/device&gt;</cmsisSrcFileContents>
                    <addressGroup></addressGroup>
                    <cmsisVars/>
                </cmsisInfo>
            </interface>
            <interface>
                <name>descriptor_slave</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>descriptor_slave_write</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>descriptor_slave_waitrequest</name>
                        <role>waitrequest</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>descriptor_slave_writedata</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>128</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>descriptor_slave_byteenable</name>
                        <role>byteenable</role>
                        <direction>Input</direction>
                        <width>16</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>16</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset_n</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>csr_irq</name>
                <type>interrupt</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>csr_irq_irq</name>
                        <role>irq</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedAddressablePoint</key>
                            <value>KBandOutput.csr</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset_n</value>
                        </entry>
                        <entry>
                            <key>bridgedReceiverOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToReceiver</key>
                        </entry>
                        <entry>
                            <key>irqScheme</key>
                            <value>NONE</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>mm_write</name>
                <type>avalon</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>mm_write_address</name>
                        <role>address</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>mm_write_write</name>
                        <role>write</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>mm_write_byteenable</name>
                        <role>byteenable</role>
                        <direction>Output</direction>
                        <width>16</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>mm_write_writedata</name>
                        <role>writedata</role>
                        <direction>Output</direction>
                        <width>128</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>mm_write_waitrequest</name>
                        <role>waitrequest</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>adaptsTo</key>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>SYMBOLS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset_n</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>dBSBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamReads</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamWrites</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isAsynchronous</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isReadable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isWriteable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxAddressWidth</key>
                            <value>32</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>st_sink</name>
                <type>avalon_streaming</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>st_sink_data</name>
                        <role>data</role>
                        <direction>Input</direction>
                        <width>128</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>st_sink_valid</name>
                        <role>valid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>st_sink_ready</name>
                        <role>ready</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset_n</value>
                        </entry>
                        <entry>
                            <key>beatsPerCycle</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>dataBitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>emptyWithinPacket</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>errorDescriptor</key>
                        </entry>
                        <entry>
                            <key>firstSymbolInHighOrderBits</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>highOrderSymbolAtMSB</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxChannel</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>packetDescription</key>
                            <value></value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readyAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readyLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>symbolsPerBeat</key>
                            <value>16</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_msgdma</className>
        <version>19.1</version>
        <displayName>Modular Scatter-Gather DMA Intel FPGA IP</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterName>AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP</parameterName>
                <parameterType>com.altera.entityinterfaces.moduleext.AddressMap</parameterType>
                <systemInfoArgs>descriptor_read_master</systemInfoArgs>
                <systemInfotype>ADDRESS_MAP</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterName>AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH</parameterName>
                <parameterType>com.altera.entityinterfaces.moduleext.AddressWidthType</parameterType>
                <systemInfoArgs>descriptor_read_master</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterName>AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP</parameterName>
                <parameterType>com.altera.entityinterfaces.moduleext.AddressMap</parameterType>
                <systemInfoArgs>descriptor_write_master</systemInfoArgs>
                <systemInfotype>ADDRESS_MAP</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterName>AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH</parameterName>
                <parameterType>com.altera.entityinterfaces.moduleext.AddressWidthType</parameterType>
                <systemInfoArgs>descriptor_write_master</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>AUTO_DEVICE</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>AUTO_DEVICE_FAMILY</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_FAMILY</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>AUTO_DEVICE_SPEEDGRADE</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_SPEEDGRADE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterName>AUTO_MM_READ_ADDRESS_MAP</parameterName>
                <parameterType>com.altera.entityinterfaces.moduleext.AddressMap</parameterType>
                <systemInfoArgs>mm_read</systemInfoArgs>
                <systemInfotype>ADDRESS_MAP</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterName>AUTO_MM_READ_ADDRESS_WIDTH</parameterName>
                <parameterType>com.altera.entityinterfaces.moduleext.AddressWidthType</parameterType>
                <systemInfoArgs>mm_read</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterName>AUTO_MM_WRITE_ADDRESS_MAP</parameterName>
                <parameterType>com.altera.entityinterfaces.moduleext.AddressMap</parameterType>
                <systemInfoArgs>mm_write</systemInfoArgs>
                <systemInfotype>ADDRESS_MAP</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterName>AUTO_MM_WRITE_ADDRESS_WIDTH</parameterName>
                <parameterType>com.altera.entityinterfaces.moduleext.AddressWidthType</parameterType>
                <systemInfoArgs>mm_write</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>csr</key>
                <value>
                    <connectionPointName>csr</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='csr' start='0x0' end='0x20' datawidth='32' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>5</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>32</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
            <entry>
                <key>descriptor_slave</key>
                <value>
                    <connectionPointName>descriptor_slave</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='descriptor_slave' start='0x0' end='0x10' datawidth='128' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>4</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>128</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
            <entry>
                <key>mm_write</key>
                <value>
                    <connectionPointName>mm_write</connectionPointName>
                    <suppliedSystemInfos/>
                    <consumedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='onchip_mem_FPGA_Slave.s1' start='0x0' end='0x40000' datawidth='128' /&gt;&lt;slave name='DDR.s0' start='0x40000000' end='0x80000000' datawidth='128' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>31</value>
                        </entry>
                    </consumedSystemInfos>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="defaultBoundary"><![CDATA[<boundaryDefinition>
    <interfaces>
        <interface>
            <name>clock</name>
            <type>clock</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>clock_clk</name>
                    <role>clk</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>clockRate</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>reset_n</name>
            <type>reset</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>reset_n_reset_n</name>
                    <role>reset_n</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock</value>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>BOTH</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>csr</name>
            <type>avalon</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>csr_writedata</name>
                    <role>writedata</role>
                    <direction>Input</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>csr_write</name>
                    <role>write</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>csr_byteenable</name>
                    <role>byteenable</role>
                    <direction>Input</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>csr_readdata</name>
                    <role>readdata</role>
                    <direction>Output</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>csr_read</name>
                    <role>read</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>csr_address</name>
                    <role>address</role>
                    <direction>Input</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap>
                    <entry>
                        <key>embeddedsw.configuration.isFlash</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isMemoryDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isNonVolatileStorage</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isPrintableDevice</key>
                        <value>false</value>
                    </entry>
                </assignmentValueMap>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>addressAlignment</key>
                        <value>DYNAMIC</value>
                    </entry>
                    <entry>
                        <key>addressGroup</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>addressSpan</key>
                        <value>32</value>
                    </entry>
                    <entry>
                        <key>addressUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>alwaysBurstMaxBurst</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset_n</value>
                    </entry>
                    <entry>
                        <key>bitsPerSymbol</key>
                        <value>8</value>
                    </entry>
                    <entry>
                        <key>bridgedAddressOffset</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>bridgesToMaster</key>
                    </entry>
                    <entry>
                        <key>burstOnBurstBoundariesOnly</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>burstcountUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>constantBurstBehavior</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>explicitAddressSpan</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>holdTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>interleaveBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isBigEndian</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isFlash</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isMemoryDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isNonVolatileStorage</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>linewrapBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maximumPendingReadTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>maximumPendingWriteTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>minimumReadLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumResponseLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumUninterruptedRunLength</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>printableDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>readLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>readWaitStates</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>readWaitTime</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>registerIncomingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>registerOutgoingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>setupTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>timingUnits</key>
                        <value>Cycles</value>
                    </entry>
                    <entry>
                        <key>transparentBridge</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>waitrequestAllowance</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>wellBehavedWaitrequest</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>writeLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitStates</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitTime</key>
                        <value>0</value>
                    </entry>
                </parameterValueMap>
            </parameters>
            <cmsisInfo>
                <cmsisSrcFileContents>&lt;?xml version="1.0" encoding="utf-8"?&gt;
&lt;device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd"&gt;
  &lt;peripherals&gt;
    &lt;peripheral&gt;
      &lt;baseAddress&gt;0x00000000&lt;/baseAddress&gt;
      &lt;name&gt;altera_msgdma_mm_csr&lt;/name&gt;
      &lt;description&gt;altera_msgdma&lt;/description&gt;
      &lt;registers&gt;
        &lt;register&gt;
          &lt;access&gt;read-write&lt;/access&gt;
          &lt;addressOffset&gt;0x0&lt;/addressOffset&gt;
          &lt;displayName&gt;status&lt;/displayName&gt;
          &lt;name&gt;status&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[0:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;busy&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[1:1]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;descriptor_buffer_empty&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[2:2]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;descriptor_buffer_full&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[3:3]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;response_buffer_empty&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[4:4]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;response_buffer_full &lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[5:5]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stopped&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[6:6]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;resetting&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[7:7]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stopped_on_error&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[8:8]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stopped_on_early_termination&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[9:9]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;irq&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
        &lt;register&gt;
          &lt;access&gt;read-write&lt;/access&gt;
          &lt;addressOffset&gt;0x4&lt;/addressOffset&gt;
          &lt;displayName&gt;control&lt;/displayName&gt;
          &lt;name&gt;control&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[0:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stop_dispatcher&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[1:1]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;reset_dispatcher&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[2:2]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stop_on_error&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[3:3]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stop_on_early_termination&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[4:4]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;global_interrupt_enable_mask&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[5:5]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stop_descriptors&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
        &lt;register&gt;
          &lt;access&gt;read-only&lt;/access&gt;
          &lt;addressOffset&gt;0x8&lt;/addressOffset&gt;
          &lt;displayName&gt;fill_level&lt;/displayName&gt;
          &lt;name&gt;fill_level&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[15:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;read_fill_level&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[31:16]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;write_fill_level&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
        &lt;register&gt;
          &lt;access&gt;read-only&lt;/access&gt;
          &lt;addressOffset&gt;0xC&lt;/addressOffset&gt;
          &lt;displayName&gt;response_fill_level&lt;/displayName&gt;
          &lt;name&gt;response_fill_level&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[15:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;response_fill_level&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
        &lt;register&gt;
          &lt;access&gt;read-only&lt;/access&gt;
          &lt;addressOffset&gt;0x10&lt;/addressOffset&gt;
          &lt;displayName&gt;request_number&lt;/displayName&gt;
          &lt;name&gt;sequence_number&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[15:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;read_sequence_number&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[31:15]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;write_sequence_number&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
      &lt;/registers&gt;
    &lt;/peripheral&gt;
  &lt;/peripherals&gt;
&lt;/device&gt;</cmsisSrcFileContents>
                <addressGroup></addressGroup>
                <cmsisVars/>
            </cmsisInfo>
        </interface>
        <interface>
            <name>descriptor_slave</name>
            <type>avalon</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>descriptor_slave_write</name>
                    <role>write</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>descriptor_slave_waitrequest</name>
                    <role>waitrequest</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>descriptor_slave_writedata</name>
                    <role>writedata</role>
                    <direction>Input</direction>
                    <width>128</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>descriptor_slave_byteenable</name>
                    <role>byteenable</role>
                    <direction>Input</direction>
                    <width>16</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap>
                    <entry>
                        <key>embeddedsw.configuration.isFlash</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isMemoryDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isNonVolatileStorage</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isPrintableDevice</key>
                        <value>false</value>
                    </entry>
                </assignmentValueMap>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>addressAlignment</key>
                        <value>DYNAMIC</value>
                    </entry>
                    <entry>
                        <key>addressGroup</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>addressSpan</key>
                        <value>16</value>
                    </entry>
                    <entry>
                        <key>addressUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>alwaysBurstMaxBurst</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset_n</value>
                    </entry>
                    <entry>
                        <key>bitsPerSymbol</key>
                        <value>8</value>
                    </entry>
                    <entry>
                        <key>bridgedAddressOffset</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>bridgesToMaster</key>
                    </entry>
                    <entry>
                        <key>burstOnBurstBoundariesOnly</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>burstcountUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>constantBurstBehavior</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>explicitAddressSpan</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>holdTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>interleaveBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isBigEndian</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isFlash</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isMemoryDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isNonVolatileStorage</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>linewrapBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maximumPendingReadTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>maximumPendingWriteTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>minimumReadLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumResponseLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumUninterruptedRunLength</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>printableDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>readLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>readWaitStates</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>readWaitTime</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>registerIncomingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>registerOutgoingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>setupTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>timingUnits</key>
                        <value>Cycles</value>
                    </entry>
                    <entry>
                        <key>transparentBridge</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>waitrequestAllowance</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>wellBehavedWaitrequest</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>writeLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitStates</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitTime</key>
                        <value>0</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>csr_irq</name>
            <type>interrupt</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>csr_irq_irq</name>
                    <role>irq</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedAddressablePoint</key>
                        <value>KBandOutput.csr</value>
                    </entry>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset_n</value>
                    </entry>
                    <entry>
                        <key>bridgedReceiverOffset</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>bridgesToReceiver</key>
                    </entry>
                    <entry>
                        <key>irqScheme</key>
                        <value>NONE</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>mm_write</name>
            <type>avalon</type>
            <isStart>true</isStart>
            <ports>
                <port>
                    <name>mm_write_address</name>
                    <role>address</role>
                    <direction>Output</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>mm_write_write</name>
                    <role>write</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>mm_write_byteenable</name>
                    <role>byteenable</role>
                    <direction>Output</direction>
                    <width>16</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>mm_write_writedata</name>
                    <role>writedata</role>
                    <direction>Output</direction>
                    <width>128</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>mm_write_waitrequest</name>
                    <role>waitrequest</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>adaptsTo</key>
                    </entry>
                    <entry>
                        <key>addressGroup</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>addressUnits</key>
                        <value>SYMBOLS</value>
                    </entry>
                    <entry>
                        <key>alwaysBurstMaxBurst</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset_n</value>
                    </entry>
                    <entry>
                        <key>bitsPerSymbol</key>
                        <value>8</value>
                    </entry>
                    <entry>
                        <key>burstOnBurstBoundariesOnly</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>burstcountUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>constantBurstBehavior</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>dBSBigEndian</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>doStreamReads</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>doStreamWrites</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>holdTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>interleaveBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isAsynchronous</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isBigEndian</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isReadable</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isWriteable</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>linewrapBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maxAddressWidth</key>
                        <value>32</value>
                    </entry>
                    <entry>
                        <key>maximumPendingReadTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>maximumPendingWriteTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>minimumReadLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumResponseLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>readLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>readWaitTime</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>registerIncomingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>registerOutgoingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>setupTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>timingUnits</key>
                        <value>Cycles</value>
                    </entry>
                    <entry>
                        <key>waitrequestAllowance</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitTime</key>
                        <value>0</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>st_sink</name>
            <type>avalon_streaming</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>st_sink_data</name>
                    <role>data</role>
                    <direction>Input</direction>
                    <width>128</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>st_sink_valid</name>
                    <role>valid</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>st_sink_ready</name>
                    <role>ready</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset_n</value>
                    </entry>
                    <entry>
                        <key>beatsPerCycle</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>dataBitsPerSymbol</key>
                        <value>8</value>
                    </entry>
                    <entry>
                        <key>emptyWithinPacket</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>errorDescriptor</key>
                    </entry>
                    <entry>
                        <key>firstSymbolInHighOrderBits</key>
                        <value>true</value>
                    </entry>
                    <entry>
                        <key>highOrderSymbolAtMSB</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maxChannel</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>packetDescription</key>
                        <value></value>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>readyAllowance</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>readyLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>symbolsPerBeat</key>
                        <value>16</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
    </interfaces>
</boundaryDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>KBandIPsubPro_KBandOutput</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>KBandIPsubPro_KBandOutput</fileSetName>
            <fileSetFixedName>KBandIPsubPro_KBandOutput</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>KBandIPsubPro_KBandOutput</fileSetName>
            <fileSetFixedName>KBandIPsubPro_KBandOutput</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>KBandIPsubPro_KBandOutput</fileSetName>
            <fileSetFixedName>KBandIPsubPro_KBandOutput</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/KBandIPsubPro/KBandIPsubPro_KBandOutput.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap>
        <entry>
            <key>embeddedsw.CMacro.BURST_ENABLE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.BURST_WRAPPING_SUPPORT</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.CHANNEL_ENABLE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.CHANNEL_ENABLE_DERIVED</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.CHANNEL_WIDTH</key>
            <value>8</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.DATA_FIFO_DEPTH</key>
            <value>32</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.DATA_WIDTH</key>
            <value>128</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.DESCRIPTOR_FIFO_DEPTH</key>
            <value>128</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.DMA_MODE</key>
            <value>2</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.ENHANCED_FEATURES</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.ERROR_ENABLE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.ERROR_ENABLE_DERIVED</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.ERROR_WIDTH</key>
            <value>8</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.MAX_BURST_COUNT</key>
            <value>2</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.MAX_BYTE</key>
            <value>524288</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.MAX_STRIDE</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.PACKET_ENABLE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.PACKET_ENABLE_DERIVED</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.PREFETCHER_ENABLE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.PROGRAMMABLE_BURST_ENABLE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.RESPONSE_PORT</key>
            <value>2</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.STRIDE_ENABLE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.STRIDE_ENABLE_DERIVED</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.TRANSFER_TYPE</key>
            <value>Aligned Accesses</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.compatible</key>
            <value>altr,msgdma-1.0</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.group</key>
            <value>msgdma</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.name</key>
            <value>msgdma</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.vendor</key>
            <value>altr</value>
        </entry>
    </assignmentValueMap>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="clk_0"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>clk_in</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>in_clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>qsys.ui.export_name</key>
                            <value>clk</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>200000000</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>clk_in_reset</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>reset_n</name>
                        <role>reset_n</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>qsys.ui.export_name</key>
                            <value>reset</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>NONE</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>clk</name>
                <type>clock</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>clk_out</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedDirectClock</key>
                            <value>clk_in</value>
                        </entry>
                        <entry>
                            <key>clockRate</key>
                            <value>200000000</value>
                        </entry>
                        <entry>
                            <key>clockRateKnown</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>clk_reset</name>
                <type>reset</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>reset_n_out</name>
                        <role>reset_n</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedDirectReset</key>
                            <value>clk_in_reset</value>
                        </entry>
                        <entry>
                            <key>associatedResetSinks</key>
                            <value>clk_in_reset</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>NONE</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>clock_source</className>
        <displayName>Clock Source</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue>0</parameterDefaultValue>
                <parameterName>inputClockFrequency</parameterName>
                <parameterType>java.lang.Long</parameterType>
                <systemInfoArgs>clk_in</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>clk</key>
                <value>
                    <connectionPointName>clk</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>CLOCK_RATE</key>
                            <value>200000000</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
            <entry>
                <key>clk_in</key>
                <value>
                    <connectionPointName>clk_in</connectionPointName>
                    <suppliedSystemInfos/>
                    <consumedSystemInfos>
                        <entry>
                            <key>CLOCK_RATE</key>
                            <value>0</value>
                        </entry>
                    </consumedSystemInfos>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="defaultBoundary"><![CDATA[<boundaryDefinition>
    <interfaces>
        <interface>
            <name>clk_in</name>
            <type>clock</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>in_clk</name>
                    <role>clk</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap>
                    <entry>
                        <key>qsys.ui.export_name</key>
                        <value>clk</value>
                    </entry>
                </assignmentValueMap>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>clockRate</key>
                        <value>200000000</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>clk_in_reset</name>
            <type>reset</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>reset_n</name>
                    <role>reset_n</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap>
                    <entry>
                        <key>qsys.ui.export_name</key>
                        <value>reset</value>
                    </entry>
                </assignmentValueMap>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>NONE</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>clk</name>
            <type>clock</type>
            <isStart>true</isStart>
            <ports>
                <port>
                    <name>clk_out</name>
                    <role>clk</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedDirectClock</key>
                        <value>clk_in</value>
                    </entry>
                    <entry>
                        <key>clockRate</key>
                        <value>200000000</value>
                    </entry>
                    <entry>
                        <key>clockRateKnown</key>
                        <value>true</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>true</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>clk_reset</name>
            <type>reset</type>
            <isStart>true</isStart>
            <ports>
                <port>
                    <name>reset_n_out</name>
                    <role>reset_n</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                    </entry>
                    <entry>
                        <key>associatedDirectReset</key>
                        <value>clk_in_reset</value>
                    </entry>
                    <entry>
                        <key>associatedResetSinks</key>
                        <value>clk_in_reset</value>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>NONE</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
    </interfaces>
</boundaryDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>KBandIPsubPro_clk_0</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>KBandIPsubPro_clk_0</fileSetName>
            <fileSetFixedName>KBandIPsubPro_clk_0</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>KBandIPsubPro_clk_0</fileSetName>
            <fileSetFixedName>KBandIPsubPro_clk_0</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>KBandIPsubPro_clk_0</fileSetName>
            <fileSetFixedName>KBandIPsubPro_clk_0</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/KBandIPsubPro/KBandIPsubPro_clk_0.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="clk_internal"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>clk_in</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>in_clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>qsys.ui.export_name</key>
                            <value>clk</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>50000000</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>clk_in_reset</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>reset_n</name>
                        <role>reset_n</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>qsys.ui.export_name</key>
                            <value>reset</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>NONE</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>clk</name>
                <type>clock</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>clk_out</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedDirectClock</key>
                            <value>clk_in</value>
                        </entry>
                        <entry>
                            <key>clockRate</key>
                            <value>50000000</value>
                        </entry>
                        <entry>
                            <key>clockRateKnown</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>clk_reset</name>
                <type>reset</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>reset_n_out</name>
                        <role>reset_n</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedDirectReset</key>
                            <value>clk_in_reset</value>
                        </entry>
                        <entry>
                            <key>associatedResetSinks</key>
                            <value>clk_in_reset</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>NONE</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>clock_source</className>
        <displayName>Clock Source</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue>0</parameterDefaultValue>
                <parameterName>inputClockFrequency</parameterName>
                <parameterType>java.lang.Long</parameterType>
                <systemInfoArgs>clk_in</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>clk</key>
                <value>
                    <connectionPointName>clk</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>CLOCK_RATE</key>
                            <value>50000000</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
            <entry>
                <key>clk_in</key>
                <value>
                    <connectionPointName>clk_in</connectionPointName>
                    <suppliedSystemInfos/>
                    <consumedSystemInfos>
                        <entry>
                            <key>CLOCK_RATE</key>
                            <value>0</value>
                        </entry>
                    </consumedSystemInfos>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="defaultBoundary"><![CDATA[<boundaryDefinition>
    <interfaces>
        <interface>
            <name>clk_in</name>
            <type>clock</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>in_clk</name>
                    <role>clk</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap>
                    <entry>
                        <key>qsys.ui.export_name</key>
                        <value>clk</value>
                    </entry>
                </assignmentValueMap>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>clockRate</key>
                        <value>50000000</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>clk_in_reset</name>
            <type>reset</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>reset_n</name>
                    <role>reset_n</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap>
                    <entry>
                        <key>qsys.ui.export_name</key>
                        <value>reset</value>
                    </entry>
                </assignmentValueMap>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>NONE</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>clk</name>
            <type>clock</type>
            <isStart>true</isStart>
            <ports>
                <port>
                    <name>clk_out</name>
                    <role>clk</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedDirectClock</key>
                        <value>clk_in</value>
                    </entry>
                    <entry>
                        <key>clockRate</key>
                        <value>50000000</value>
                    </entry>
                    <entry>
                        <key>clockRateKnown</key>
                        <value>true</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>true</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>clk_reset</name>
            <type>reset</type>
            <isStart>true</isStart>
            <ports>
                <port>
                    <name>reset_n_out</name>
                    <role>reset_n</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                    </entry>
                    <entry>
                        <key>associatedDirectReset</key>
                        <value>clk_in_reset</value>
                    </entry>
                    <entry>
                        <key>associatedResetSinks</key>
                        <value>clk_in_reset</value>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>NONE</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
    </interfaces>
</boundaryDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>KBandIPsubPro_clk_internal</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>KBandIPsubPro_clk_internal</fileSetName>
            <fileSetFixedName>KBandIPsubPro_clk_internal</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>KBandIPsubPro_clk_internal</fileSetName>
            <fileSetFixedName>KBandIPsubPro_clk_internal</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>KBandIPsubPro_clk_internal</fileSetName>
            <fileSetFixedName>KBandIPsubPro_clk_internal</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/KBandIPsubPro/KBandIPsubPro_clk_internal.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="mm_bridge_FPGA_Slave"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>clk</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>reset</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>reset</name>
                        <role>reset</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>s0</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>s0_waitrequest</name>
                        <role>waitrequest</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>s0_readdata</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>s0_readdatavalid</name>
                        <role>readdatavalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>s0_burstcount</name>
                        <role>burstcount</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>s0_writedata</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>s0_address</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>18</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>s0_write</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>s0_read</name>
                        <role>read</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>s0_byteenable</name>
                        <role>byteenable</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>s0_debugaccess</name>
                        <role>debugaccess</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>262144</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>SYMBOLS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                            <value>mm_bridge_FPGA_Slave.m0</value>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>4</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>m0</name>
                <type>avalon</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>m0_waitrequest</name>
                        <role>waitrequest</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>m0_readdata</name>
                        <role>readdata</role>
                        <direction>Input</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>m0_readdatavalid</name>
                        <role>readdatavalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>m0_burstcount</name>
                        <role>burstcount</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>m0_writedata</name>
                        <role>writedata</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>m0_address</name>
                        <role>address</role>
                        <direction>Output</direction>
                        <width>18</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>m0_write</name>
                        <role>write</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>m0_read</name>
                        <role>read</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>m0_byteenable</name>
                        <role>byteenable</role>
                        <direction>Output</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>m0_debugaccess</name>
                        <role>debugaccess</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>adaptsTo</key>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>SYMBOLS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>dBSBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamReads</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamWrites</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isAsynchronous</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isReadable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isWriteable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxAddressWidth</key>
                            <value>32</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_avalon_mm_bridge</className>
        <version>19.1</version>
        <displayName>Avalon-MM Pipeline Bridge Intel FPGA IP</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue>10</parameterDefaultValue>
                <parameterName>SYSINFO_ADDR_WIDTH</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>m0</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>m0</key>
                <value>
                    <connectionPointName>m0</connectionPointName>
                    <suppliedSystemInfos/>
                    <consumedSystemInfos>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>10</value>
                        </entry>
                    </consumedSystemInfos>
                </value>
            </entry>
            <entry>
                <key>s0</key>
                <value>
                    <connectionPointName>s0</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="defaultBoundary"><![CDATA[<boundaryDefinition>
    <interfaces>
        <interface>
            <name>clk</name>
            <type>clock</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>clk</name>
                    <role>clk</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>clockRate</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>reset</name>
            <type>reset</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>reset</name>
                    <role>reset</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>clk</value>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>DEASSERT</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>s0</name>
            <type>avalon</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>s0_waitrequest</name>
                    <role>waitrequest</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>s0_readdata</name>
                    <role>readdata</role>
                    <direction>Output</direction>
                    <width>64</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>s0_readdatavalid</name>
                    <role>readdatavalid</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>s0_burstcount</name>
                    <role>burstcount</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>s0_writedata</name>
                    <role>writedata</role>
                    <direction>Input</direction>
                    <width>64</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>s0_address</name>
                    <role>address</role>
                    <direction>Input</direction>
                    <width>18</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>s0_write</name>
                    <role>write</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>s0_read</name>
                    <role>read</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>s0_byteenable</name>
                    <role>byteenable</role>
                    <direction>Input</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>s0_debugaccess</name>
                    <role>debugaccess</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap>
                    <entry>
                        <key>embeddedsw.configuration.isMemoryDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isNonVolatileStorage</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isPrintableDevice</key>
                        <value>false</value>
                    </entry>
                </assignmentValueMap>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>addressAlignment</key>
                        <value>DYNAMIC</value>
                    </entry>
                    <entry>
                        <key>addressGroup</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>addressSpan</key>
                        <value>262144</value>
                    </entry>
                    <entry>
                        <key>addressUnits</key>
                        <value>SYMBOLS</value>
                    </entry>
                    <entry>
                        <key>alwaysBurstMaxBurst</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>associatedClock</key>
                        <value>clk</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset</value>
                    </entry>
                    <entry>
                        <key>bitsPerSymbol</key>
                        <value>8</value>
                    </entry>
                    <entry>
                        <key>bridgedAddressOffset</key>
                    </entry>
                    <entry>
                        <key>bridgesToMaster</key>
                        <value>mm_bridge_FPGA_Slave.m0</value>
                    </entry>
                    <entry>
                        <key>burstOnBurstBoundariesOnly</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>burstcountUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>constantBurstBehavior</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>explicitAddressSpan</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>holdTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>interleaveBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isBigEndian</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isFlash</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isMemoryDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isNonVolatileStorage</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>linewrapBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maximumPendingReadTransactions</key>
                        <value>4</value>
                    </entry>
                    <entry>
                        <key>maximumPendingWriteTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>minimumReadLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumResponseLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumUninterruptedRunLength</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>printableDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>readLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>readWaitStates</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>readWaitTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>registerIncomingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>registerOutgoingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>setupTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>timingUnits</key>
                        <value>Cycles</value>
                    </entry>
                    <entry>
                        <key>transparentBridge</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>waitrequestAllowance</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>wellBehavedWaitrequest</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>writeLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitStates</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitTime</key>
                        <value>0</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>m0</name>
            <type>avalon</type>
            <isStart>true</isStart>
            <ports>
                <port>
                    <name>m0_waitrequest</name>
                    <role>waitrequest</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>m0_readdata</name>
                    <role>readdata</role>
                    <direction>Input</direction>
                    <width>64</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>m0_readdatavalid</name>
                    <role>readdatavalid</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>m0_burstcount</name>
                    <role>burstcount</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>m0_writedata</name>
                    <role>writedata</role>
                    <direction>Output</direction>
                    <width>64</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>m0_address</name>
                    <role>address</role>
                    <direction>Output</direction>
                    <width>18</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>m0_write</name>
                    <role>write</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>m0_read</name>
                    <role>read</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>m0_byteenable</name>
                    <role>byteenable</role>
                    <direction>Output</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>m0_debugaccess</name>
                    <role>debugaccess</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>adaptsTo</key>
                    </entry>
                    <entry>
                        <key>addressGroup</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>addressUnits</key>
                        <value>SYMBOLS</value>
                    </entry>
                    <entry>
                        <key>alwaysBurstMaxBurst</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>associatedClock</key>
                        <value>clk</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset</value>
                    </entry>
                    <entry>
                        <key>bitsPerSymbol</key>
                        <value>8</value>
                    </entry>
                    <entry>
                        <key>burstOnBurstBoundariesOnly</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>burstcountUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>constantBurstBehavior</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>dBSBigEndian</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>doStreamReads</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>doStreamWrites</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>holdTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>interleaveBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isAsynchronous</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isBigEndian</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isReadable</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isWriteable</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>linewrapBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maxAddressWidth</key>
                        <value>32</value>
                    </entry>
                    <entry>
                        <key>maximumPendingReadTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>maximumPendingWriteTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>minimumReadLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumResponseLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>readLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>readWaitTime</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>registerIncomingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>registerOutgoingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>setupTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>timingUnits</key>
                        <value>Cycles</value>
                    </entry>
                    <entry>
                        <key>waitrequestAllowance</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitTime</key>
                        <value>0</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
    </interfaces>
</boundaryDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>KBandIPsubPro_mm_bridge_FPGA_Slave</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>KBandIPsubPro_mm_bridge_FPGA_Slave</fileSetName>
            <fileSetFixedName>KBandIPsubPro_mm_bridge_FPGA_Slave</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>KBandIPsubPro_mm_bridge_FPGA_Slave</fileSetName>
            <fileSetFixedName>KBandIPsubPro_mm_bridge_FPGA_Slave</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>KBandIPsubPro_mm_bridge_FPGA_Slave</fileSetName>
            <fileSetFixedName>KBandIPsubPro_mm_bridge_FPGA_Slave</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/KBandIPsubPro/KBandIPsubPro_mm_bridge_FPGA_Slave.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="mm_bridge_LW"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>clk</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>reset</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>reset</name>
                        <role>reset</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>s0</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>s0_waitrequest</name>
                        <role>waitrequest</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>s0_readdata</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>s0_readdatavalid</name>
                        <role>readdatavalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>s0_burstcount</name>
                        <role>burstcount</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>s0_writedata</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>s0_address</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>17</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>s0_write</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>s0_read</name>
                        <role>read</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>s0_byteenable</name>
                        <role>byteenable</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>s0_debugaccess</name>
                        <role>debugaccess</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>131072</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>SYMBOLS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                            <value>mm_bridge_LW.m0</value>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>4</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>m0</name>
                <type>avalon</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>m0_waitrequest</name>
                        <role>waitrequest</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>m0_readdata</name>
                        <role>readdata</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>m0_readdatavalid</name>
                        <role>readdatavalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>m0_burstcount</name>
                        <role>burstcount</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>m0_writedata</name>
                        <role>writedata</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>m0_address</name>
                        <role>address</role>
                        <direction>Output</direction>
                        <width>17</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>m0_write</name>
                        <role>write</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>m0_read</name>
                        <role>read</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>m0_byteenable</name>
                        <role>byteenable</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>m0_debugaccess</name>
                        <role>debugaccess</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>adaptsTo</key>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>SYMBOLS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>dBSBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamReads</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamWrites</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isAsynchronous</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isReadable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isWriteable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxAddressWidth</key>
                            <value>32</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_avalon_mm_bridge</className>
        <version>19.1</version>
        <displayName>Avalon-MM Pipeline Bridge Intel FPGA IP</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue>10</parameterDefaultValue>
                <parameterName>SYSINFO_ADDR_WIDTH</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>m0</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>m0</key>
                <value>
                    <connectionPointName>m0</connectionPointName>
                    <suppliedSystemInfos/>
                    <consumedSystemInfos>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>17</value>
                        </entry>
                    </consumedSystemInfos>
                </value>
            </entry>
            <entry>
                <key>s0</key>
                <value>
                    <connectionPointName>s0</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="defaultBoundary"><![CDATA[<boundaryDefinition>
    <interfaces>
        <interface>
            <name>clk</name>
            <type>clock</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>clk</name>
                    <role>clk</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>clockRate</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>reset</name>
            <type>reset</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>reset</name>
                    <role>reset</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>clk</value>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>DEASSERT</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>s0</name>
            <type>avalon</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>s0_waitrequest</name>
                    <role>waitrequest</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>s0_readdata</name>
                    <role>readdata</role>
                    <direction>Output</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>s0_readdatavalid</name>
                    <role>readdatavalid</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>s0_burstcount</name>
                    <role>burstcount</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>s0_writedata</name>
                    <role>writedata</role>
                    <direction>Input</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>s0_address</name>
                    <role>address</role>
                    <direction>Input</direction>
                    <width>17</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>s0_write</name>
                    <role>write</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>s0_read</name>
                    <role>read</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>s0_byteenable</name>
                    <role>byteenable</role>
                    <direction>Input</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>s0_debugaccess</name>
                    <role>debugaccess</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap>
                    <entry>
                        <key>embeddedsw.configuration.isMemoryDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isNonVolatileStorage</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isPrintableDevice</key>
                        <value>false</value>
                    </entry>
                </assignmentValueMap>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>addressAlignment</key>
                        <value>DYNAMIC</value>
                    </entry>
                    <entry>
                        <key>addressGroup</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>addressSpan</key>
                        <value>131072</value>
                    </entry>
                    <entry>
                        <key>addressUnits</key>
                        <value>SYMBOLS</value>
                    </entry>
                    <entry>
                        <key>alwaysBurstMaxBurst</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>associatedClock</key>
                        <value>clk</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset</value>
                    </entry>
                    <entry>
                        <key>bitsPerSymbol</key>
                        <value>8</value>
                    </entry>
                    <entry>
                        <key>bridgedAddressOffset</key>
                    </entry>
                    <entry>
                        <key>bridgesToMaster</key>
                        <value>mm_bridge_LW.m0</value>
                    </entry>
                    <entry>
                        <key>burstOnBurstBoundariesOnly</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>burstcountUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>constantBurstBehavior</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>explicitAddressSpan</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>holdTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>interleaveBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isBigEndian</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isFlash</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isMemoryDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isNonVolatileStorage</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>linewrapBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maximumPendingReadTransactions</key>
                        <value>4</value>
                    </entry>
                    <entry>
                        <key>maximumPendingWriteTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>minimumReadLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumResponseLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumUninterruptedRunLength</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>printableDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>readLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>readWaitStates</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>readWaitTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>registerIncomingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>registerOutgoingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>setupTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>timingUnits</key>
                        <value>Cycles</value>
                    </entry>
                    <entry>
                        <key>transparentBridge</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>waitrequestAllowance</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>wellBehavedWaitrequest</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>writeLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitStates</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitTime</key>
                        <value>0</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>m0</name>
            <type>avalon</type>
            <isStart>true</isStart>
            <ports>
                <port>
                    <name>m0_waitrequest</name>
                    <role>waitrequest</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>m0_readdata</name>
                    <role>readdata</role>
                    <direction>Input</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>m0_readdatavalid</name>
                    <role>readdatavalid</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>m0_burstcount</name>
                    <role>burstcount</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>m0_writedata</name>
                    <role>writedata</role>
                    <direction>Output</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>m0_address</name>
                    <role>address</role>
                    <direction>Output</direction>
                    <width>17</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>m0_write</name>
                    <role>write</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>m0_read</name>
                    <role>read</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>m0_byteenable</name>
                    <role>byteenable</role>
                    <direction>Output</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>m0_debugaccess</name>
                    <role>debugaccess</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>adaptsTo</key>
                    </entry>
                    <entry>
                        <key>addressGroup</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>addressUnits</key>
                        <value>SYMBOLS</value>
                    </entry>
                    <entry>
                        <key>alwaysBurstMaxBurst</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>associatedClock</key>
                        <value>clk</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset</value>
                    </entry>
                    <entry>
                        <key>bitsPerSymbol</key>
                        <value>8</value>
                    </entry>
                    <entry>
                        <key>burstOnBurstBoundariesOnly</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>burstcountUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>constantBurstBehavior</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>dBSBigEndian</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>doStreamReads</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>doStreamWrites</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>holdTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>interleaveBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isAsynchronous</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isBigEndian</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isReadable</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isWriteable</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>linewrapBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maxAddressWidth</key>
                        <value>32</value>
                    </entry>
                    <entry>
                        <key>maximumPendingReadTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>maximumPendingWriteTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>minimumReadLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumResponseLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>readLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>readWaitTime</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>registerIncomingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>registerOutgoingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>setupTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>timingUnits</key>
                        <value>Cycles</value>
                    </entry>
                    <entry>
                        <key>waitrequestAllowance</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitTime</key>
                        <value>0</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
    </interfaces>
</boundaryDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>KBandIPsubPro_mm_bridge_LW</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>KBandIPsubPro_mm_bridge_LW</fileSetName>
            <fileSetFixedName>KBandIPsubPro_mm_bridge_LW</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>KBandIPsubPro_mm_bridge_LW</fileSetName>
            <fileSetFixedName>KBandIPsubPro_mm_bridge_LW</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>KBandIPsubPro_mm_bridge_LW</fileSetName>
            <fileSetFixedName>KBandIPsubPro_mm_bridge_LW</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/KBandIPsubPro/KBandIPsubPro_mm_bridge_LW.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="onchip_mem_FPGA_Slave"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>clk1</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>s1</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>address</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>14</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>clken</name>
                        <role>clken</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>chipselect</name>
                        <role>chipselect</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>write</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>readdata</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>128</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>writedata</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>128</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>byteenable</name>
                        <role>byteenable</role>
                        <direction>Input</direction>
                        <width>16</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>262144</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk1</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset1</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>262144</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>reset1</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>reset</name>
                        <role>reset</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>reset_req</name>
                        <role>reset_req</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk1</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_avalon_onchip_memory2</className>
        <version>19.1</version>
        <displayName>On-Chip Memory (RAM or ROM) Intel FPGA IP</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>autoInitializationFileName</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>UNIQUE_ID</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>NONE</parameterDefaultValue>
                <parameterName>deviceFamily</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_FAMILY</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>NONE</parameterDefaultValue>
                <parameterName>deviceFeatures</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_FEATURES</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>s1</key>
                <value>
                    <connectionPointName>s1</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='s1' start='0x0' end='0x40000' datawidth='128' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>18</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>128</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="defaultBoundary"><![CDATA[<boundaryDefinition>
    <interfaces>
        <interface>
            <name>clk1</name>
            <type>clock</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>clk</name>
                    <role>clk</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>clockRate</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>s1</name>
            <type>avalon</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>address</name>
                    <role>address</role>
                    <direction>Input</direction>
                    <width>14</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>clken</name>
                    <role>clken</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>chipselect</name>
                    <role>chipselect</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>write</name>
                    <role>write</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>readdata</name>
                    <role>readdata</role>
                    <direction>Output</direction>
                    <width>128</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>writedata</name>
                    <role>writedata</role>
                    <direction>Input</direction>
                    <width>128</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>byteenable</name>
                    <role>byteenable</role>
                    <direction>Input</direction>
                    <width>16</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap>
                    <entry>
                        <key>embeddedsw.configuration.isFlash</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isMemoryDevice</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isNonVolatileStorage</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isPrintableDevice</key>
                        <value>0</value>
                    </entry>
                </assignmentValueMap>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>addressAlignment</key>
                        <value>DYNAMIC</value>
                    </entry>
                    <entry>
                        <key>addressGroup</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>addressSpan</key>
                        <value>262144</value>
                    </entry>
                    <entry>
                        <key>addressUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>alwaysBurstMaxBurst</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>associatedClock</key>
                        <value>clk1</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset1</value>
                    </entry>
                    <entry>
                        <key>bitsPerSymbol</key>
                        <value>8</value>
                    </entry>
                    <entry>
                        <key>bridgedAddressOffset</key>
                    </entry>
                    <entry>
                        <key>bridgesToMaster</key>
                    </entry>
                    <entry>
                        <key>burstOnBurstBoundariesOnly</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>burstcountUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>constantBurstBehavior</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>explicitAddressSpan</key>
                        <value>262144</value>
                    </entry>
                    <entry>
                        <key>holdTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>interleaveBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isBigEndian</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isFlash</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isMemoryDevice</key>
                        <value>true</value>
                    </entry>
                    <entry>
                        <key>isNonVolatileStorage</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>linewrapBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maximumPendingReadTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>maximumPendingWriteTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>minimumReadLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumResponseLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumUninterruptedRunLength</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>printableDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>readLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>readWaitStates</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>readWaitTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>registerIncomingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>registerOutgoingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>setupTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>timingUnits</key>
                        <value>Cycles</value>
                    </entry>
                    <entry>
                        <key>transparentBridge</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>waitrequestAllowance</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>wellBehavedWaitrequest</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>writeLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitStates</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitTime</key>
                        <value>0</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>reset1</name>
            <type>reset</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>reset</name>
                    <role>reset</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>reset_req</name>
                    <role>reset_req</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>clk1</value>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>DEASSERT</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
    </interfaces>
</boundaryDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>KBandIPsubPro_onchip_mem_FPGA_Slave</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>KBandIPsubPro_onchip_mem_FPGA_Slave</fileSetName>
            <fileSetFixedName>KBandIPsubPro_onchip_mem_FPGA_Slave</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>KBandIPsubPro_onchip_mem_FPGA_Slave</fileSetName>
            <fileSetFixedName>KBandIPsubPro_onchip_mem_FPGA_Slave</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>KBandIPsubPro_onchip_mem_FPGA_Slave</fileSetName>
            <fileSetFixedName>KBandIPsubPro_onchip_mem_FPGA_Slave</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/KBandIPsubPro/KBandIPsubPro_onchip_mem_FPGA_Slave.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap>
        <entry>
            <key>embeddedsw.CMacro.ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.CONTENTS_INFO</key>
            <value>""</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.DUAL_PORT</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.GUI_RAM_BLOCK_TYPE</key>
            <value>AUTO</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.INIT_CONTENTS_FILE</key>
            <value>KBandIPsubPro_onchip_mem_FPGA_Slave_onchip_mem_FPGA_Slave</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.INIT_MEM_CONTENT</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.INSTANCE_ID</key>
            <value>NONE</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.NON_DEFAULT_INIT_FILE_ENABLED</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.RAM_BLOCK_TYPE</key>
            <value>AUTO</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.READ_DURING_WRITE_MODE</key>
            <value>DONT_CARE</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.SINGLE_CLOCK_OP</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.SIZE_MULTIPLE</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.SIZE_VALUE</key>
            <value>262144</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.WRITABLE</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR</key>
            <value>SIM_DIR</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.GENERATE_DAT_SYM</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.GENERATE_HEX</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.HAS_BYTE_LANE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.HEX_INSTALL_DIR</key>
            <value>QPF_DIR</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH</key>
            <value>128</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.MEM_INIT_FILENAME</key>
            <value>KBandIPsubPro_onchip_mem_FPGA_Slave_onchip_mem_FPGA_Slave</value>
        </entry>
        <entry>
            <key>postgeneration.simulation.init_file.param_name</key>
            <value>INIT_FILE</value>
        </entry>
        <entry>
            <key>postgeneration.simulation.init_file.type</key>
            <value>MEM_INIT</value>
        </entry>
    </assignmentValueMap>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="onchip_mem_LW"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>clk1</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>s1</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>address</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>13</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>clken</name>
                        <role>clken</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>chipselect</name>
                        <role>chipselect</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>write</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>readdata</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>writedata</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>byteenable</name>
                        <role>byteenable</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>32768</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk1</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset1</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>32768</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>reset1</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>reset</name>
                        <role>reset</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>reset_req</name>
                        <role>reset_req</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk1</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_avalon_onchip_memory2</className>
        <version>19.1</version>
        <displayName>On-Chip Memory (RAM or ROM) Intel FPGA IP</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>autoInitializationFileName</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>UNIQUE_ID</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>NONE</parameterDefaultValue>
                <parameterName>deviceFamily</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_FAMILY</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>NONE</parameterDefaultValue>
                <parameterName>deviceFeatures</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_FEATURES</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>s1</key>
                <value>
                    <connectionPointName>s1</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='s1' start='0x0' end='0x8000' datawidth='32' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>15</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>32</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="defaultBoundary" value="" />
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>KBandIPsubPro_onchip_mem_LW</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>KBandIPsubPro_onchip_mem_LW</fileSetName>
            <fileSetFixedName>KBandIPsubPro_onchip_mem_LW</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>KBandIPsubPro_onchip_mem_LW</fileSetName>
            <fileSetFixedName>KBandIPsubPro_onchip_mem_LW</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>KBandIPsubPro_onchip_mem_LW</fileSetName>
            <fileSetFixedName>KBandIPsubPro_onchip_mem_LW</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/KBandIPsubPro/KBandIPsubPro_onchip_mem_LW.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap>
        <entry>
            <key>embeddedsw.CMacro.ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.CONTENTS_INFO</key>
            <value>""</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.DUAL_PORT</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.GUI_RAM_BLOCK_TYPE</key>
            <value>AUTO</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.INIT_CONTENTS_FILE</key>
            <value>KBandIPsubPro_onchip_mem_LW_onchip_mem_LW</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.INIT_MEM_CONTENT</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.INSTANCE_ID</key>
            <value>NONE</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.NON_DEFAULT_INIT_FILE_ENABLED</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.RAM_BLOCK_TYPE</key>
            <value>AUTO</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.READ_DURING_WRITE_MODE</key>
            <value>DONT_CARE</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.SINGLE_CLOCK_OP</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.SIZE_MULTIPLE</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.SIZE_VALUE</key>
            <value>32768</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.WRITABLE</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR</key>
            <value>SIM_DIR</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.GENERATE_DAT_SYM</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.GENERATE_HEX</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.HAS_BYTE_LANE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.HEX_INSTALL_DIR</key>
            <value>QPF_DIR</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH</key>
            <value>32</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.MEM_INIT_FILENAME</key>
            <value>KBandIPsubPro_onchip_mem_LW_onchip_mem_LW</value>
        </entry>
        <entry>
            <key>postgeneration.simulation.init_file.param_name</key>
            <value>INIT_FILE</value>
        </entry>
        <entry>
            <key>postgeneration.simulation.init_file.type</key>
            <value>MEM_INIT</value>
        </entry>
    </assignmentValueMap>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="onchip_mem_LW2"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>clk1</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>s1</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>address</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>13</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>clken</name>
                        <role>clken</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>chipselect</name>
                        <role>chipselect</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>write</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>readdata</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>writedata</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>byteenable</name>
                        <role>byteenable</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>32768</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk1</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset1</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>32768</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>reset1</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>reset</name>
                        <role>reset</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>reset_req</name>
                        <role>reset_req</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk1</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_avalon_onchip_memory2</className>
        <version>19.1</version>
        <displayName>On-Chip Memory (RAM or ROM) Intel FPGA IP</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>autoInitializationFileName</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>UNIQUE_ID</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>NONE</parameterDefaultValue>
                <parameterName>deviceFamily</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_FAMILY</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>NONE</parameterDefaultValue>
                <parameterName>deviceFeatures</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_FEATURES</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>s1</key>
                <value>
                    <connectionPointName>s1</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='s1' start='0x0' end='0x8000' datawidth='32' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>15</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>32</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="defaultBoundary"><![CDATA[<boundaryDefinition>
    <interfaces>
        <interface>
            <name>clock</name>
            <type>clock</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>clock_clk</name>
                    <role>clk</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>clockRate</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>reset_n</name>
            <type>reset</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>reset_n_reset_n</name>
                    <role>reset_n</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock</value>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>BOTH</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>csr</name>
            <type>avalon</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>csr_writedata</name>
                    <role>writedata</role>
                    <direction>Input</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>csr_write</name>
                    <role>write</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>csr_byteenable</name>
                    <role>byteenable</role>
                    <direction>Input</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>csr_readdata</name>
                    <role>readdata</role>
                    <direction>Output</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>csr_read</name>
                    <role>read</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>csr_address</name>
                    <role>address</role>
                    <direction>Input</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap>
                    <entry>
                        <key>embeddedsw.configuration.isFlash</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isMemoryDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isNonVolatileStorage</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isPrintableDevice</key>
                        <value>false</value>
                    </entry>
                </assignmentValueMap>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>addressAlignment</key>
                        <value>DYNAMIC</value>
                    </entry>
                    <entry>
                        <key>addressGroup</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>addressSpan</key>
                        <value>32</value>
                    </entry>
                    <entry>
                        <key>addressUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>alwaysBurstMaxBurst</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset_n</value>
                    </entry>
                    <entry>
                        <key>bitsPerSymbol</key>
                        <value>8</value>
                    </entry>
                    <entry>
                        <key>bridgedAddressOffset</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>bridgesToMaster</key>
                    </entry>
                    <entry>
                        <key>burstOnBurstBoundariesOnly</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>burstcountUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>constantBurstBehavior</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>explicitAddressSpan</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>holdTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>interleaveBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isBigEndian</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isFlash</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isMemoryDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isNonVolatileStorage</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>linewrapBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maximumPendingReadTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>maximumPendingWriteTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>minimumReadLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumResponseLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumUninterruptedRunLength</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>printableDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>readLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>readWaitStates</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>readWaitTime</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>registerIncomingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>registerOutgoingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>setupTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>timingUnits</key>
                        <value>Cycles</value>
                    </entry>
                    <entry>
                        <key>transparentBridge</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>waitrequestAllowance</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>wellBehavedWaitrequest</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>writeLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitStates</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitTime</key>
                        <value>0</value>
                    </entry>
                </parameterValueMap>
            </parameters>
            <cmsisInfo>
                <cmsisSrcFileContents>&lt;?xml version="1.0" encoding="utf-8"?&gt;
&lt;device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd"&gt;
  &lt;peripherals&gt;
    &lt;peripheral&gt;
      &lt;baseAddress&gt;0x00000000&lt;/baseAddress&gt;
      &lt;name&gt;altera_msgdma_mm_csr&lt;/name&gt;
      &lt;description&gt;altera_msgdma&lt;/description&gt;
      &lt;registers&gt;
        &lt;register&gt;
          &lt;access&gt;read-write&lt;/access&gt;
          &lt;addressOffset&gt;0x0&lt;/addressOffset&gt;
          &lt;displayName&gt;status&lt;/displayName&gt;
          &lt;name&gt;status&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[0:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;busy&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[1:1]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;descriptor_buffer_empty&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[2:2]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;descriptor_buffer_full&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[3:3]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;response_buffer_empty&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[4:4]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;response_buffer_full &lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[5:5]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stopped&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[6:6]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;resetting&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[7:7]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stopped_on_error&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[8:8]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stopped_on_early_termination&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[9:9]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;irq&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
        &lt;register&gt;
          &lt;access&gt;read-write&lt;/access&gt;
          &lt;addressOffset&gt;0x4&lt;/addressOffset&gt;
          &lt;displayName&gt;control&lt;/displayName&gt;
          &lt;name&gt;control&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[0:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stop_dispatcher&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[1:1]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;reset_dispatcher&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[2:2]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stop_on_error&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[3:3]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stop_on_early_termination&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[4:4]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;global_interrupt_enable_mask&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-write&lt;/access&gt;
              &lt;bitRange&gt;[5:5]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;stop_descriptors&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
        &lt;register&gt;
          &lt;access&gt;read-only&lt;/access&gt;
          &lt;addressOffset&gt;0x8&lt;/addressOffset&gt;
          &lt;displayName&gt;fill_level&lt;/displayName&gt;
          &lt;name&gt;fill_level&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[15:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;read_fill_level&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[31:16]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;write_fill_level&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
        &lt;register&gt;
          &lt;access&gt;read-only&lt;/access&gt;
          &lt;addressOffset&gt;0xC&lt;/addressOffset&gt;
          &lt;displayName&gt;response_fill_level&lt;/displayName&gt;
          &lt;name&gt;response_fill_level&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[15:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;response_fill_level&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
        &lt;register&gt;
          &lt;access&gt;read-only&lt;/access&gt;
          &lt;addressOffset&gt;0x10&lt;/addressOffset&gt;
          &lt;displayName&gt;request_number&lt;/displayName&gt;
          &lt;name&gt;sequence_number&lt;/name&gt;
          &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt;
          &lt;resetValue&gt;0x00000000&lt;/resetValue&gt;
          &lt;size&gt;32&lt;/size&gt;
          &lt;fields&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[15:0]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;read_sequence_number&lt;/name&gt;
            &lt;/field&gt;
            &lt;field&gt;
              &lt;access&gt;read-only&lt;/access&gt;
              &lt;bitRange&gt;[31:15]&lt;/bitRange&gt;
              &lt;modifiedWriteValues&gt;modify&lt;/modifiedWriteValues&gt;
              &lt;name&gt;write_sequence_number&lt;/name&gt;
            &lt;/field&gt;
          &lt;/fields&gt;
        &lt;/register&gt;
      &lt;/registers&gt;
    &lt;/peripheral&gt;
  &lt;/peripherals&gt;
&lt;/device&gt;</cmsisSrcFileContents>
                <addressGroup></addressGroup>
                <cmsisVars/>
            </cmsisInfo>
        </interface>
        <interface>
            <name>descriptor_slave</name>
            <type>avalon</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>descriptor_slave_write</name>
                    <role>write</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>descriptor_slave_waitrequest</name>
                    <role>waitrequest</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>descriptor_slave_writedata</name>
                    <role>writedata</role>
                    <direction>Input</direction>
                    <width>128</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>descriptor_slave_byteenable</name>
                    <role>byteenable</role>
                    <direction>Input</direction>
                    <width>16</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap>
                    <entry>
                        <key>embeddedsw.configuration.isFlash</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isMemoryDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isNonVolatileStorage</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isPrintableDevice</key>
                        <value>false</value>
                    </entry>
                </assignmentValueMap>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>addressAlignment</key>
                        <value>DYNAMIC</value>
                    </entry>
                    <entry>
                        <key>addressGroup</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>addressSpan</key>
                        <value>16</value>
                    </entry>
                    <entry>
                        <key>addressUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>alwaysBurstMaxBurst</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset_n</value>
                    </entry>
                    <entry>
                        <key>bitsPerSymbol</key>
                        <value>8</value>
                    </entry>
                    <entry>
                        <key>bridgedAddressOffset</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>bridgesToMaster</key>
                    </entry>
                    <entry>
                        <key>burstOnBurstBoundariesOnly</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>burstcountUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>constantBurstBehavior</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>explicitAddressSpan</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>holdTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>interleaveBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isBigEndian</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isFlash</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isMemoryDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isNonVolatileStorage</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>linewrapBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maximumPendingReadTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>maximumPendingWriteTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>minimumReadLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumResponseLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumUninterruptedRunLength</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>printableDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>readLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>readWaitStates</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>readWaitTime</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>registerIncomingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>registerOutgoingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>setupTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>timingUnits</key>
                        <value>Cycles</value>
                    </entry>
                    <entry>
                        <key>transparentBridge</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>waitrequestAllowance</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>wellBehavedWaitrequest</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>writeLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitStates</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitTime</key>
                        <value>0</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>csr_irq</name>
            <type>interrupt</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>csr_irq_irq</name>
                    <role>irq</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedAddressablePoint</key>
                        <value>KBandInput_2.csr</value>
                    </entry>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset_n</value>
                    </entry>
                    <entry>
                        <key>bridgedReceiverOffset</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>bridgesToReceiver</key>
                    </entry>
                    <entry>
                        <key>irqScheme</key>
                        <value>NONE</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>mm_read</name>
            <type>avalon</type>
            <isStart>true</isStart>
            <ports>
                <port>
                    <name>mm_read_address</name>
                    <role>address</role>
                    <direction>Output</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>mm_read_read</name>
                    <role>read</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>mm_read_readdata</name>
                    <role>readdata</role>
                    <direction>Input</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>mm_read_waitrequest</name>
                    <role>waitrequest</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>mm_read_readdatavalid</name>
                    <role>readdatavalid</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>adaptsTo</key>
                    </entry>
                    <entry>
                        <key>addressGroup</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>addressUnits</key>
                        <value>SYMBOLS</value>
                    </entry>
                    <entry>
                        <key>alwaysBurstMaxBurst</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset_n</value>
                    </entry>
                    <entry>
                        <key>bitsPerSymbol</key>
                        <value>8</value>
                    </entry>
                    <entry>
                        <key>burstOnBurstBoundariesOnly</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>burstcountUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>constantBurstBehavior</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>dBSBigEndian</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>doStreamReads</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>doStreamWrites</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>holdTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>interleaveBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isAsynchronous</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isBigEndian</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isReadable</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isWriteable</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>linewrapBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maxAddressWidth</key>
                        <value>32</value>
                    </entry>
                    <entry>
                        <key>maximumPendingReadTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>maximumPendingWriteTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>minimumReadLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumResponseLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>readLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>readWaitTime</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>registerIncomingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>registerOutgoingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>setupTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>timingUnits</key>
                        <value>Cycles</value>
                    </entry>
                    <entry>
                        <key>waitrequestAllowance</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitTime</key>
                        <value>0</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>st_source</name>
            <type>avalon_streaming</type>
            <isStart>true</isStart>
            <ports>
                <port>
                    <name>st_source_data</name>
                    <role>data</role>
                    <direction>Output</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>st_source_valid</name>
                    <role>valid</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>st_source_ready</name>
                    <role>ready</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>clock</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset_n</value>
                    </entry>
                    <entry>
                        <key>beatsPerCycle</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>dataBitsPerSymbol</key>
                        <value>8</value>
                    </entry>
                    <entry>
                        <key>emptyWithinPacket</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>errorDescriptor</key>
                    </entry>
                    <entry>
                        <key>firstSymbolInHighOrderBits</key>
                        <value>true</value>
                    </entry>
                    <entry>
                        <key>highOrderSymbolAtMSB</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maxChannel</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>packetDescription</key>
                        <value></value>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>readyAllowance</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>readyLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>symbolsPerBeat</key>
                        <value>1</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
    </interfaces>
</boundaryDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>KBandIPsubPro_onchip_mem_LW2</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>KBandIPsubPro_onchip_mem_LW2</fileSetName>
            <fileSetFixedName>KBandIPsubPro_onchip_mem_LW2</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>KBandIPsubPro_onchip_mem_LW2</fileSetName>
            <fileSetFixedName>KBandIPsubPro_onchip_mem_LW2</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>KBandIPsubPro_onchip_mem_LW2</fileSetName>
            <fileSetFixedName>KBandIPsubPro_onchip_mem_LW2</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/KBandIPsubPro/KBandIPsubPro_onchip_mem_LW2.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap>
        <entry>
            <key>embeddedsw.CMacro.ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.CONTENTS_INFO</key>
            <value>""</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.DUAL_PORT</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.GUI_RAM_BLOCK_TYPE</key>
            <value>AUTO</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.INIT_CONTENTS_FILE</key>
            <value>KBandIPsubPro_onchip_mem_LW2_onchip_mem_LW2</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.INIT_MEM_CONTENT</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.INSTANCE_ID</key>
            <value>NONE</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.NON_DEFAULT_INIT_FILE_ENABLED</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.RAM_BLOCK_TYPE</key>
            <value>AUTO</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.READ_DURING_WRITE_MODE</key>
            <value>DONT_CARE</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.SINGLE_CLOCK_OP</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.SIZE_MULTIPLE</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.SIZE_VALUE</key>
            <value>32768</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.WRITABLE</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR</key>
            <value>SIM_DIR</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.GENERATE_DAT_SYM</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.GENERATE_HEX</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.HAS_BYTE_LANE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.HEX_INSTALL_DIR</key>
            <value>QPF_DIR</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH</key>
            <value>32</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.MEM_INIT_FILENAME</key>
            <value>KBandIPsubPro_onchip_mem_LW2_onchip_mem_LW2</value>
        </entry>
        <entry>
            <key>postgeneration.simulation.init_file.param_name</key>
            <value>INIT_FILE</value>
        </entry>
        <entry>
            <key>postgeneration.simulation.init_file.type</key>
            <value>MEM_INIT</value>
        </entry>
    </assignmentValueMap>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="pio_0"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>clk</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>reset</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>reset_n</name>
                        <role>reset_n</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>s1</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>address</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>write_n</name>
                        <role>write_n</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>writedata</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>chipselect</name>
                        <role>chipselect</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>readdata</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>NATIVE</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>4</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
                <cmsisInfo>
                    <cmsisSrcFileContents>&lt;?xml version="1.0" encoding="utf-8"?&gt;    
&lt;device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd" &gt;
  &lt;peripherals&gt;
   &lt;peripheral&gt;
      &lt;name&gt;altera_avalon_pio&lt;/name&gt;&lt;baseAddress&gt;0x00000000&lt;/baseAddress&gt; 
      &lt;addressBlock&gt;
        &lt;offset&gt;0x0&lt;/offset&gt;
        &lt;size&gt;32&lt;/size&gt;
        &lt;usage&gt;registers&lt;/usage&gt;
      &lt;/addressBlock&gt;
      &lt;registers&gt;
        &lt;register&gt;     
         &lt;name&gt;DATA&lt;/name&gt;  
         &lt;displayName&gt;Data&lt;/displayName&gt;
         &lt;description&gt;Reading from data returns the value present at the input ports. If the PIO core hardware is configured in output-only mode, reading from data returns an undefined value. Writing to data stores the value to a register that drives the output ports. If the PIO core hardware is configured in input-only mode, writing to data has no effect. If the PIO core hardware is in bidirectional mode, the registered value appears on an output port only when the corresponding bit in the direction register is set to 1 (output).&lt;/description&gt;
         &lt;addressOffset&gt;0x0&lt;/addressOffset&gt;
         &lt;size&gt;32&lt;/size&gt;
         &lt;access&gt;read-write&lt;/access&gt;
         &lt;resetValue&gt;0x0&lt;/resetValue&gt;
         &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt; 
         &lt;fields&gt;
           &lt;field&gt;&lt;name&gt;data&lt;/name&gt;
           &lt;description&gt;Reads: Data value currently on PIO inputs. Writes: New value to drive on PIO outputs.&lt;/description&gt;
            &lt;bitOffset&gt;0x0&lt;/bitOffset&gt;
            &lt;bitWidth&gt;32&lt;/bitWidth&gt;
            &lt;access&gt;read-write&lt;/access&gt;
        &lt;/field&gt;
       &lt;/fields&gt;
     &lt;/register&gt; 
        &lt;register&gt;     
         &lt;name&gt;DIRECTION&lt;/name&gt;  
         &lt;displayName&gt;Direction&lt;/displayName&gt;
         &lt;description&gt;The direction register controls the data direction for each PIO port, assuming the port is bidirectional. When bit n in direction is set to 1, port n drives out the value in the corresponding bit of the data register The direction register only exists when the PIO core hardware is configured in bidirectional mode. The mode (input, output, or bidirectional) is specified at system generation time, and cannot be changed at runtime. In input-only or output-only mode, the direction register does not exist. In this case, reading direction returns an undefined value, writing direction has no effect. After reset, all bits of direction are 0, so that all bidirectional I/O ports are configured as inputs. If those PIO ports are connected to device pins, the pins are held in a high-impedance state. In bi-directional mode, to change the direction of the PIO port, reprogram the direction register.&lt;/description&gt;
         &lt;addressOffset&gt;0x4&lt;/addressOffset&gt;
         &lt;size&gt;32&lt;/size&gt;
         &lt;access&gt;read-write&lt;/access&gt;
         &lt;resetValue&gt;0x0&lt;/resetValue&gt;
         &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt; 
         &lt;fields&gt;
           &lt;field&gt;&lt;name&gt;direction&lt;/name&gt;
            &lt;description&gt;Individual direction control for each I/O port. A value of 0 sets the direction to input; 1 sets the direction to output.&lt;/description&gt;
            &lt;bitOffset&gt;0x0&lt;/bitOffset&gt;
            &lt;bitWidth&gt;32&lt;/bitWidth&gt;
            &lt;access&gt;read-write&lt;/access&gt;
        &lt;/field&gt;
       &lt;/fields&gt;
     &lt;/register&gt; 
        &lt;register&gt;     
         &lt;name&gt;IRQ_MASK&lt;/name&gt;  
         &lt;displayName&gt;Interrupt mask&lt;/displayName&gt;
         &lt;description&gt;Setting a bit in the interruptmask register to 1 enables interrupts for the corresponding PIO input port. Interrupt behavior depends on the hardware configuration of the PIO core. The interruptmask register only exists when the hardware is configured to generate IRQs. If the core cannot generate IRQs, reading interruptmask returns an undefined value, and writing to interruptmask has no effect. After reset, all bits of interruptmask are zero, so that interrupts are disabled for all PIO ports.&lt;/description&gt;
         &lt;addressOffset&gt;0x8&lt;/addressOffset&gt;
         &lt;size&gt;32&lt;/size&gt;
         &lt;access&gt;read-write&lt;/access&gt;
         &lt;resetValue&gt;0x0&lt;/resetValue&gt;
         &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt; 
         &lt;fields&gt;
           &lt;field&gt;&lt;name&gt;interruptmask&lt;/name&gt;
            &lt;description&gt;IRQ enable/disable for each input port. Setting a bit to 1 enables interrupts for the corresponding port.&lt;/description&gt;
            &lt;bitOffset&gt;0x0&lt;/bitOffset&gt;
            &lt;bitWidth&gt;32&lt;/bitWidth&gt;
            &lt;access&gt;read-write&lt;/access&gt;
        &lt;/field&gt;
       &lt;/fields&gt;
     &lt;/register&gt; 
        &lt;register&gt;     
         &lt;name&gt;EDGE_CAP&lt;/name&gt;  
         &lt;displayName&gt;Edge capture&lt;/displayName&gt;
         &lt;description&gt;Bit n in the edgecapture register is set to 1 whenever an edge is detected on input port n. An Avalon-MM master peripheral can read the edgecapture register to determine if an edge has occurred on any of the PIO input ports. If the option Enable bit-clearing for edge capture register is turned off, writing any value to the edgecapture register clears all bits in the register. Otherwise, writing a 1 to a particular bit in the register clears only that bit. The type of edge(s) to detect is fixed in hardware at system generation time. The edgecapture register only exists when the hardware is configured to capture edges. If the core is not configured to capture edges, reading from edgecapture returns an undefined value, and writing to edgecapture has no effect.&lt;/description&gt;
         &lt;addressOffset&gt;0xc&lt;/addressOffset&gt;
         &lt;size&gt;32&lt;/size&gt;
         &lt;access&gt;read-write&lt;/access&gt;
         &lt;resetValue&gt;0x0&lt;/resetValue&gt;
         &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt; 
         &lt;fields&gt;
           &lt;field&gt;&lt;name&gt;edgecapture&lt;/name&gt;
            &lt;description&gt;Edge detection for each input port.&lt;/description&gt;
            &lt;bitOffset&gt;0x0&lt;/bitOffset&gt;
            &lt;bitWidth&gt;32&lt;/bitWidth&gt;
            &lt;access&gt;read-write&lt;/access&gt;
        &lt;/field&gt;
       &lt;/fields&gt;
     &lt;/register&gt; 
        &lt;register&gt;
         &lt;name&gt;SET_BIT&lt;/name&gt;  
         &lt;displayName&gt;Outset&lt;/displayName&gt;
         &lt;description&gt;You can use the outset register to set individual bits of the output port. For example, to set bit 6 of the output port, write 0x40 to the outset register. This register is only present when the option Enable individual bit set/clear output register is turned on.&lt;/description&gt;
         &lt;addressOffset&gt;0x10&lt;/addressOffset&gt;
         &lt;size&gt;32&lt;/size&gt;
         &lt;access&gt;write-only&lt;/access&gt;
         &lt;resetValue&gt;0x0&lt;/resetValue&gt;
         &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt; 
         &lt;fields&gt;
           &lt;field&gt;&lt;name&gt;outset&lt;/name&gt;
            &lt;description&gt;Specifies which bit of the output port to set.&lt;/description&gt;
            &lt;bitOffset&gt;0x0&lt;/bitOffset&gt;
            &lt;bitWidth&gt;32&lt;/bitWidth&gt;
            &lt;access&gt;write-only&lt;/access&gt;
        &lt;/field&gt;
       &lt;/fields&gt;
     &lt;/register&gt; 
        &lt;register&gt;     
         &lt;name&gt;CLEAR_BITS&lt;/name&gt;  
         &lt;displayName&gt;Outclear&lt;/displayName&gt;
         &lt;description&gt;You can use the outclear register to clear individual bits of the output port. For example, writing 0x08 to the outclear register clears bit 3 of the output port. This register is only present when the option Enable individual bit set/clear output register is turned on.&lt;/description&gt;
         &lt;addressOffset&gt;0x14&lt;/addressOffset&gt;
         &lt;size&gt;32&lt;/size&gt;
         &lt;access&gt;write-only&lt;/access&gt;
         &lt;resetValue&gt;0x0&lt;/resetValue&gt;
         &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt; 
         &lt;fields&gt;
           &lt;field&gt;&lt;name&gt;outclear&lt;/name&gt;
            &lt;description&gt;Specifies which output bit to clear.&lt;/description&gt;
            &lt;bitOffset&gt;0x0&lt;/bitOffset&gt;
            &lt;bitWidth&gt;32&lt;/bitWidth&gt;
            &lt;access&gt;write-only&lt;/access&gt;
        &lt;/field&gt;
       &lt;/fields&gt;
     &lt;/register&gt;            
    &lt;/registers&gt;
   &lt;/peripheral&gt;
  &lt;/peripherals&gt;
&lt;/device&gt; </cmsisSrcFileContents>
                    <addressGroup></addressGroup>
                    <cmsisVars/>
                </cmsisInfo>
            </interface>
            <interface>
                <name>external_connection</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>out_port</name>
                        <role>export</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_avalon_pio</className>
        <version>19.1</version>
        <displayName>PIO (Parallel I/O) Intel FPGA IP</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue>0</parameterDefaultValue>
                <parameterName>clockRate</parameterName>
                <parameterType>java.lang.Long</parameterType>
                <systemInfoArgs>clk</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>clk</key>
                <value>
                    <connectionPointName>clk</connectionPointName>
                    <suppliedSystemInfos/>
                    <consumedSystemInfos>
                        <entry>
                            <key>CLOCK_RATE</key>
                            <value>200000000</value>
                        </entry>
                    </consumedSystemInfos>
                </value>
            </entry>
            <entry>
                <key>s1</key>
                <value>
                    <connectionPointName>s1</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='s1' start='0x0' end='0x10' datawidth='32' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>4</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>32</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="defaultBoundary"><![CDATA[<boundaryDefinition>
    <interfaces>
        <interface>
            <name>clk</name>
            <type>clock</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>clk</name>
                    <role>clk</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>clockRate</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>reset</name>
            <type>reset</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>reset_n</name>
                    <role>reset_n</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>clk</value>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>DEASSERT</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>s1</name>
            <type>avalon</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>address</name>
                    <role>address</role>
                    <direction>Input</direction>
                    <width>2</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>write_n</name>
                    <role>write_n</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>writedata</name>
                    <role>writedata</role>
                    <direction>Input</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
                <port>
                    <name>chipselect</name>
                    <role>chipselect</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                </port>
                <port>
                    <name>readdata</name>
                    <role>readdata</role>
                    <direction>Output</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap>
                    <entry>
                        <key>embeddedsw.configuration.isFlash</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isMemoryDevice</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isNonVolatileStorage</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>embeddedsw.configuration.isPrintableDevice</key>
                        <value>0</value>
                    </entry>
                </assignmentValueMap>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>addressAlignment</key>
                        <value>NATIVE</value>
                    </entry>
                    <entry>
                        <key>addressGroup</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>addressSpan</key>
                        <value>4</value>
                    </entry>
                    <entry>
                        <key>addressUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>alwaysBurstMaxBurst</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>associatedClock</key>
                        <value>clk</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>reset</value>
                    </entry>
                    <entry>
                        <key>bitsPerSymbol</key>
                        <value>8</value>
                    </entry>
                    <entry>
                        <key>bridgedAddressOffset</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>bridgesToMaster</key>
                    </entry>
                    <entry>
                        <key>burstOnBurstBoundariesOnly</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>burstcountUnits</key>
                        <value>WORDS</value>
                    </entry>
                    <entry>
                        <key>constantBurstBehavior</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>explicitAddressSpan</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>holdTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>interleaveBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isBigEndian</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isFlash</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isMemoryDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>isNonVolatileStorage</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>linewrapBursts</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maximumPendingReadTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>maximumPendingWriteTransactions</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>minimumReadLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumResponseLatency</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>minimumUninterruptedRunLength</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>printableDevice</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>readLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>readWaitStates</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>readWaitTime</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>registerIncomingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>registerOutgoingSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>setupTime</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>timingUnits</key>
                        <value>Cycles</value>
                    </entry>
                    <entry>
                        <key>transparentBridge</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>waitrequestAllowance</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>wellBehavedWaitrequest</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>writeLatency</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitStates</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>writeWaitTime</key>
                        <value>0</value>
                    </entry>
                </parameterValueMap>
            </parameters>
            <cmsisInfo>
                <cmsisSrcFileContents>&lt;?xml version="1.0" encoding="utf-8"?&gt;    
&lt;device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd" &gt;
  &lt;peripherals&gt;
   &lt;peripheral&gt;
      &lt;name&gt;altera_avalon_pio&lt;/name&gt;&lt;baseAddress&gt;0x00000000&lt;/baseAddress&gt; 
      &lt;addressBlock&gt;
        &lt;offset&gt;0x0&lt;/offset&gt;
        &lt;size&gt;32&lt;/size&gt;
        &lt;usage&gt;registers&lt;/usage&gt;
      &lt;/addressBlock&gt;
      &lt;registers&gt;
        &lt;register&gt;     
         &lt;name&gt;DATA&lt;/name&gt;  
         &lt;displayName&gt;Data&lt;/displayName&gt;
         &lt;description&gt;Reading from data returns the value present at the input ports. If the PIO core hardware is configured in output-only mode, reading from data returns an undefined value. Writing to data stores the value to a register that drives the output ports. If the PIO core hardware is configured in input-only mode, writing to data has no effect. If the PIO core hardware is in bidirectional mode, the registered value appears on an output port only when the corresponding bit in the direction register is set to 1 (output).&lt;/description&gt;
         &lt;addressOffset&gt;0x0&lt;/addressOffset&gt;
         &lt;size&gt;32&lt;/size&gt;
         &lt;access&gt;read-write&lt;/access&gt;
         &lt;resetValue&gt;0x0&lt;/resetValue&gt;
         &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt; 
         &lt;fields&gt;
           &lt;field&gt;&lt;name&gt;data&lt;/name&gt;
           &lt;description&gt;Reads: Data value currently on PIO inputs. Writes: New value to drive on PIO outputs.&lt;/description&gt;
            &lt;bitOffset&gt;0x0&lt;/bitOffset&gt;
            &lt;bitWidth&gt;32&lt;/bitWidth&gt;
            &lt;access&gt;read-write&lt;/access&gt;
        &lt;/field&gt;
       &lt;/fields&gt;
     &lt;/register&gt; 
        &lt;register&gt;     
         &lt;name&gt;DIRECTION&lt;/name&gt;  
         &lt;displayName&gt;Direction&lt;/displayName&gt;
         &lt;description&gt;The direction register controls the data direction for each PIO port, assuming the port is bidirectional. When bit n in direction is set to 1, port n drives out the value in the corresponding bit of the data register The direction register only exists when the PIO core hardware is configured in bidirectional mode. The mode (input, output, or bidirectional) is specified at system generation time, and cannot be changed at runtime. In input-only or output-only mode, the direction register does not exist. In this case, reading direction returns an undefined value, writing direction has no effect. After reset, all bits of direction are 0, so that all bidirectional I/O ports are configured as inputs. If those PIO ports are connected to device pins, the pins are held in a high-impedance state. In bi-directional mode, to change the direction of the PIO port, reprogram the direction register.&lt;/description&gt;
         &lt;addressOffset&gt;0x4&lt;/addressOffset&gt;
         &lt;size&gt;32&lt;/size&gt;
         &lt;access&gt;read-write&lt;/access&gt;
         &lt;resetValue&gt;0x0&lt;/resetValue&gt;
         &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt; 
         &lt;fields&gt;
           &lt;field&gt;&lt;name&gt;direction&lt;/name&gt;
            &lt;description&gt;Individual direction control for each I/O port. A value of 0 sets the direction to input; 1 sets the direction to output.&lt;/description&gt;
            &lt;bitOffset&gt;0x0&lt;/bitOffset&gt;
            &lt;bitWidth&gt;32&lt;/bitWidth&gt;
            &lt;access&gt;read-write&lt;/access&gt;
        &lt;/field&gt;
       &lt;/fields&gt;
     &lt;/register&gt; 
        &lt;register&gt;     
         &lt;name&gt;IRQ_MASK&lt;/name&gt;  
         &lt;displayName&gt;Interrupt mask&lt;/displayName&gt;
         &lt;description&gt;Setting a bit in the interruptmask register to 1 enables interrupts for the corresponding PIO input port. Interrupt behavior depends on the hardware configuration of the PIO core. The interruptmask register only exists when the hardware is configured to generate IRQs. If the core cannot generate IRQs, reading interruptmask returns an undefined value, and writing to interruptmask has no effect. After reset, all bits of interruptmask are zero, so that interrupts are disabled for all PIO ports.&lt;/description&gt;
         &lt;addressOffset&gt;0x8&lt;/addressOffset&gt;
         &lt;size&gt;32&lt;/size&gt;
         &lt;access&gt;read-write&lt;/access&gt;
         &lt;resetValue&gt;0x0&lt;/resetValue&gt;
         &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt; 
         &lt;fields&gt;
           &lt;field&gt;&lt;name&gt;interruptmask&lt;/name&gt;
            &lt;description&gt;IRQ enable/disable for each input port. Setting a bit to 1 enables interrupts for the corresponding port.&lt;/description&gt;
            &lt;bitOffset&gt;0x0&lt;/bitOffset&gt;
            &lt;bitWidth&gt;32&lt;/bitWidth&gt;
            &lt;access&gt;read-write&lt;/access&gt;
        &lt;/field&gt;
       &lt;/fields&gt;
     &lt;/register&gt; 
        &lt;register&gt;     
         &lt;name&gt;EDGE_CAP&lt;/name&gt;  
         &lt;displayName&gt;Edge capture&lt;/displayName&gt;
         &lt;description&gt;Bit n in the edgecapture register is set to 1 whenever an edge is detected on input port n. An Avalon-MM master peripheral can read the edgecapture register to determine if an edge has occurred on any of the PIO input ports. If the option Enable bit-clearing for edge capture register is turned off, writing any value to the edgecapture register clears all bits in the register. Otherwise, writing a 1 to a particular bit in the register clears only that bit. The type of edge(s) to detect is fixed in hardware at system generation time. The edgecapture register only exists when the hardware is configured to capture edges. If the core is not configured to capture edges, reading from edgecapture returns an undefined value, and writing to edgecapture has no effect.&lt;/description&gt;
         &lt;addressOffset&gt;0xc&lt;/addressOffset&gt;
         &lt;size&gt;32&lt;/size&gt;
         &lt;access&gt;read-write&lt;/access&gt;
         &lt;resetValue&gt;0x0&lt;/resetValue&gt;
         &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt; 
         &lt;fields&gt;
           &lt;field&gt;&lt;name&gt;edgecapture&lt;/name&gt;
            &lt;description&gt;Edge detection for each input port.&lt;/description&gt;
            &lt;bitOffset&gt;0x0&lt;/bitOffset&gt;
            &lt;bitWidth&gt;32&lt;/bitWidth&gt;
            &lt;access&gt;read-write&lt;/access&gt;
        &lt;/field&gt;
       &lt;/fields&gt;
     &lt;/register&gt; 
        &lt;register&gt;
         &lt;name&gt;SET_BIT&lt;/name&gt;  
         &lt;displayName&gt;Outset&lt;/displayName&gt;
         &lt;description&gt;You can use the outset register to set individual bits of the output port. For example, to set bit 6 of the output port, write 0x40 to the outset register. This register is only present when the option Enable individual bit set/clear output register is turned on.&lt;/description&gt;
         &lt;addressOffset&gt;0x10&lt;/addressOffset&gt;
         &lt;size&gt;32&lt;/size&gt;
         &lt;access&gt;write-only&lt;/access&gt;
         &lt;resetValue&gt;0x0&lt;/resetValue&gt;
         &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt; 
         &lt;fields&gt;
           &lt;field&gt;&lt;name&gt;outset&lt;/name&gt;
            &lt;description&gt;Specifies which bit of the output port to set.&lt;/description&gt;
            &lt;bitOffset&gt;0x0&lt;/bitOffset&gt;
            &lt;bitWidth&gt;32&lt;/bitWidth&gt;
            &lt;access&gt;write-only&lt;/access&gt;
        &lt;/field&gt;
       &lt;/fields&gt;
     &lt;/register&gt; 
        &lt;register&gt;     
         &lt;name&gt;CLEAR_BITS&lt;/name&gt;  
         &lt;displayName&gt;Outclear&lt;/displayName&gt;
         &lt;description&gt;You can use the outclear register to clear individual bits of the output port. For example, writing 0x08 to the outclear register clears bit 3 of the output port. This register is only present when the option Enable individual bit set/clear output register is turned on.&lt;/description&gt;
         &lt;addressOffset&gt;0x14&lt;/addressOffset&gt;
         &lt;size&gt;32&lt;/size&gt;
         &lt;access&gt;write-only&lt;/access&gt;
         &lt;resetValue&gt;0x0&lt;/resetValue&gt;
         &lt;resetMask&gt;0xffffffff&lt;/resetMask&gt; 
         &lt;fields&gt;
           &lt;field&gt;&lt;name&gt;outclear&lt;/name&gt;
            &lt;description&gt;Specifies which output bit to clear.&lt;/description&gt;
            &lt;bitOffset&gt;0x0&lt;/bitOffset&gt;
            &lt;bitWidth&gt;32&lt;/bitWidth&gt;
            &lt;access&gt;write-only&lt;/access&gt;
        &lt;/field&gt;
       &lt;/fields&gt;
     &lt;/register&gt;            
    &lt;/registers&gt;
   &lt;/peripheral&gt;
  &lt;/peripherals&gt;
&lt;/device&gt; </cmsisSrcFileContents>
                <addressGroup></addressGroup>
                <cmsisVars/>
            </cmsisInfo>
        </interface>
        <interface>
            <name>external_connection</name>
            <type>conduit</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>out_port</name>
                    <role>export</role>
                    <direction>Output</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
    </interfaces>
</boundaryDefinition>]]></parameter>
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>KBandIPsubPro_pio_0</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>KBandIPsubPro_pio_0</fileSetName>
            <fileSetFixedName>KBandIPsubPro_pio_0</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>KBandIPsubPro_pio_0</fileSetName>
            <fileSetFixedName>KBandIPsubPro_pio_0</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>KBandIPsubPro_pio_0</fileSetName>
            <fileSetFixedName>KBandIPsubPro_pio_0</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/KBandIPsubPro/KBandIPsubPro_pio_0.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap>
        <entry>
            <key>embeddedsw.CMacro.BIT_CLEARING_EDGE_REGISTER</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.BIT_MODIFYING_OUTPUT_REGISTER</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.CAPTURE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.DATA_WIDTH</key>
            <value>32</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.DO_TEST_BENCH_WIRING</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.DRIVEN_SIM_VALUE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.EDGE_TYPE</key>
            <value>NONE</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.FREQ</key>
            <value>200000000</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.HAS_IN</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.HAS_OUT</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.HAS_TRI</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.IRQ_TYPE</key>
            <value>NONE</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.RESET_VALUE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.compatible</key>
            <value>altr,pio-1.0</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.group</key>
            <value>gpio</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.name</key>
            <value>pio</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.params.altr,gpio-bank-width</key>
            <value>32</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.params.resetvalue</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.dts.vendor</key>
            <value>altr</value>
        </entry>
    </assignmentValueMap>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <connection
   kind="avalon"
   version="19.1"
   start="mm_bridge_LW.m0"
   end="KBandOutput.csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010040" />
  <parameter name="defaultConnection" value="false" />
  <parameter name="domainAlias" value="" />
  <parameter name="qsys_mm.burstAdapterImplementation" value="GENERIC_CONVERTER" />
  <parameter name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
  <parameter name="qsys_mm.enableEccProtection" value="FALSE" />
  <parameter name="qsys_mm.enableInstrumentation" value="FALSE" />
  <parameter name="qsys_mm.insertDefaultSlave" value="FALSE" />
  <parameter name="qsys_mm.interconnectResetSource" value="DEFAULT" />
  <parameter name="qsys_mm.interconnectType" value="STANDARD" />
  <parameter name="qsys_mm.maxAdditionalLatency" value="1" />
  <parameter name="qsys_mm.syncResets" value="FALSE" />
  <parameter name="qsys_mm.widthAdapterImplementation" value="GENERIC_CONVERTER" />
 </connection>
 <connection
   kind="avalon"
   version="19.1"
   start="mm_bridge_LW.m0"
   end="KBandInput_1.csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010000" />
  <parameter name="defaultConnection" value="false" />
  <parameter name="domainAlias" value="" />
  <parameter name="qsys_mm.burstAdapterImplementation" value="GENERIC_CONVERTER" />
  <parameter name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
  <parameter name="qsys_mm.enableEccProtection" value="FALSE" />
  <parameter name="qsys_mm.enableInstrumentation" value="FALSE" />
  <parameter name="qsys_mm.insertDefaultSlave" value="FALSE" />
  <parameter name="qsys_mm.interconnectResetSource" value="DEFAULT" />
  <parameter name="qsys_mm.interconnectType" value="STANDARD" />
  <parameter name="qsys_mm.maxAdditionalLatency" value="1" />
  <parameter name="qsys_mm.syncResets" value="FALSE" />
  <parameter name="qsys_mm.widthAdapterImplementation" value="GENERIC_CONVERTER" />
 </connection>
 <connection
   kind="avalon"
   version="19.1"
   start="mm_bridge_LW.m0"
   end="KBandInput_2.csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010020" />
  <parameter name="defaultConnection" value="false" />
  <parameter name="domainAlias" value="" />
  <parameter name="qsys_mm.burstAdapterImplementation" value="GENERIC_CONVERTER" />
  <parameter name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
  <parameter name="qsys_mm.enableEccProtection" value="FALSE" />
  <parameter name="qsys_mm.enableInstrumentation" value="FALSE" />
  <parameter name="qsys_mm.insertDefaultSlave" value="FALSE" />
  <parameter name="qsys_mm.interconnectResetSource" value="DEFAULT" />
  <parameter name="qsys_mm.interconnectType" value="STANDARD" />
  <parameter name="qsys_mm.maxAdditionalLatency" value="1" />
  <parameter name="qsys_mm.syncResets" value="FALSE" />
  <parameter name="qsys_mm.widthAdapterImplementation" value="GENERIC_CONVERTER" />
 </connection>
 <connection
   kind="avalon"
   version="19.1"
   start="mm_bridge_LW.m0"
   end="KBandOutput.descriptor_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010080" />
  <parameter name="defaultConnection" value="false" />
  <parameter name="domainAlias" value="" />
  <parameter name="qsys_mm.burstAdapterImplementation" value="GENERIC_CONVERTER" />
  <parameter name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
  <parameter name="qsys_mm.enableEccProtection" value="FALSE" />
  <parameter name="qsys_mm.enableInstrumentation" value="FALSE" />
  <parameter name="qsys_mm.insertDefaultSlave" value="FALSE" />
  <parameter name="qsys_mm.interconnectResetSource" value="DEFAULT" />
  <parameter name="qsys_mm.interconnectType" value="STANDARD" />
  <parameter name="qsys_mm.maxAdditionalLatency" value="1" />
  <parameter name="qsys_mm.syncResets" value="FALSE" />
  <parameter name="qsys_mm.widthAdapterImplementation" value="GENERIC_CONVERTER" />
 </connection>
 <connection
   kind="avalon"
   version="19.1"
   start="mm_bridge_LW.m0"
   end="KBandInput_1.descriptor_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010060" />
  <parameter name="defaultConnection" value="false" />
  <parameter name="domainAlias" value="" />
  <parameter name="qsys_mm.burstAdapterImplementation" value="GENERIC_CONVERTER" />
  <parameter name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
  <parameter name="qsys_mm.enableEccProtection" value="FALSE" />
  <parameter name="qsys_mm.enableInstrumentation" value="FALSE" />
  <parameter name="qsys_mm.insertDefaultSlave" value="FALSE" />
  <parameter name="qsys_mm.interconnectResetSource" value="DEFAULT" />
  <parameter name="qsys_mm.interconnectType" value="STANDARD" />
  <parameter name="qsys_mm.maxAdditionalLatency" value="1" />
  <parameter name="qsys_mm.syncResets" value="FALSE" />
  <parameter name="qsys_mm.widthAdapterImplementation" value="GENERIC_CONVERTER" />
 </connection>
 <connection
   kind="avalon"
   version="19.1"
   start="mm_bridge_LW.m0"
   end="KBandInput_2.descriptor_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010070" />
  <parameter name="defaultConnection" value="false" />
  <parameter name="domainAlias" value="" />
  <parameter name="qsys_mm.burstAdapterImplementation" value="GENERIC_CONVERTER" />
  <parameter name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
  <parameter name="qsys_mm.enableEccProtection" value="FALSE" />
  <parameter name="qsys_mm.enableInstrumentation" value="FALSE" />
  <parameter name="qsys_mm.insertDefaultSlave" value="FALSE" />
  <parameter name="qsys_mm.interconnectResetSource" value="DEFAULT" />
  <parameter name="qsys_mm.interconnectType" value="STANDARD" />
  <parameter name="qsys_mm.maxAdditionalLatency" value="1" />
  <parameter name="qsys_mm.syncResets" value="FALSE" />
  <parameter name="qsys_mm.widthAdapterImplementation" value="GENERIC_CONVERTER" />
 </connection>
 <connection
   kind="avalon"
   version="19.1"
   start="mm_bridge_LW.m0"
   end="onchip_mem_LW.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
  <parameter name="domainAlias" value="" />
  <parameter name="qsys_mm.burstAdapterImplementation" value="GENERIC_CONVERTER" />
  <parameter name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
  <parameter name="qsys_mm.enableEccProtection" value="FALSE" />
  <parameter name="qsys_mm.enableInstrumentation" value="FALSE" />
  <parameter name="qsys_mm.insertDefaultSlave" value="FALSE" />
  <parameter name="qsys_mm.interconnectResetSource" value="DEFAULT" />
  <parameter name="qsys_mm.interconnectType" value="STANDARD" />
  <parameter name="qsys_mm.maxAdditionalLatency" value="1" />
  <parameter name="qsys_mm.syncResets" value="FALSE" />
  <parameter name="qsys_mm.widthAdapterImplementation" value="GENERIC_CONVERTER" />
 </connection>
 <connection
   kind="avalon"
   version="19.1"
   start="mm_bridge_FPGA_Slave.m0"
   end="onchip_mem_FPGA_Slave.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
  <parameter name="domainAlias" value="" />
  <parameter name="qsys_mm.burstAdapterImplementation" value="GENERIC_CONVERTER" />
  <parameter name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
  <parameter name="qsys_mm.enableEccProtection" value="FALSE" />
  <parameter name="qsys_mm.enableInstrumentation" value="FALSE" />
  <parameter name="qsys_mm.insertDefaultSlave" value="FALSE" />
  <parameter name="qsys_mm.interconnectResetSource" value="DEFAULT" />
  <parameter name="qsys_mm.interconnectType" value="STANDARD" />
  <parameter name="qsys_mm.maxAdditionalLatency" value="1" />
  <parameter name="qsys_mm.syncResets" value="FALSE" />
  <parameter name="qsys_mm.widthAdapterImplementation" value="GENERIC_CONVERTER" />
 </connection>
 <connection kind="avalon" version="19.1" start="mm_bridge_LW.m0" end="pio_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000100e0" />
  <parameter name="defaultConnection" value="false" />
  <parameter name="domainAlias" value="" />
  <parameter name="qsys_mm.burstAdapterImplementation" value="GENERIC_CONVERTER" />
  <parameter name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
  <parameter name="qsys_mm.enableEccProtection" value="FALSE" />
  <parameter name="qsys_mm.enableInstrumentation" value="FALSE" />
  <parameter name="qsys_mm.insertDefaultSlave" value="FALSE" />
  <parameter name="qsys_mm.interconnectResetSource" value="DEFAULT" />
  <parameter name="qsys_mm.interconnectType" value="STANDARD" />
  <parameter name="qsys_mm.maxAdditionalLatency" value="1" />
  <parameter name="qsys_mm.syncResets" value="FALSE" />
  <parameter name="qsys_mm.widthAdapterImplementation" value="GENERIC_CONVERTER" />
 </connection>
 <connection
   kind="avalon"
   version="19.1"
   start="mm_bridge_LW.m0"
   end="onchip_mem_LW2.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8000" />
  <parameter name="defaultConnection" value="false" />
  <parameter name="domainAlias" value="" />
  <parameter name="qsys_mm.burstAdapterImplementation" value="GENERIC_CONVERTER" />
  <parameter name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
  <parameter name="qsys_mm.enableEccProtection" value="FALSE" />
  <parameter name="qsys_mm.enableInstrumentation" value="FALSE" />
  <parameter name="qsys_mm.insertDefaultSlave" value="FALSE" />
  <parameter name="qsys_mm.interconnectResetSource" value="DEFAULT" />
  <parameter name="qsys_mm.interconnectType" value="STANDARD" />
  <parameter name="qsys_mm.maxAdditionalLatency" value="1" />
  <parameter name="qsys_mm.syncResets" value="FALSE" />
  <parameter name="qsys_mm.widthAdapterImplementation" value="GENERIC_CONVERTER" />
 </connection>
 <connection
   kind="avalon"
   version="19.1"
   start="KBandInput_1.mm_read"
   end="DDR.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x40000000" />
  <parameter name="defaultConnection" value="false" />
  <parameter name="domainAlias" value="" />
  <parameter name="qsys_mm.burstAdapterImplementation" value="GENERIC_CONVERTER" />
  <parameter name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
  <parameter name="qsys_mm.enableEccProtection" value="FALSE" />
  <parameter name="qsys_mm.enableInstrumentation" value="FALSE" />
  <parameter name="qsys_mm.insertDefaultSlave" value="FALSE" />
  <parameter name="qsys_mm.interconnectResetSource" value="DEFAULT" />
  <parameter name="qsys_mm.interconnectType" value="STANDARD" />
  <parameter name="qsys_mm.maxAdditionalLatency" value="1" />
  <parameter name="qsys_mm.syncResets" value="FALSE" />
  <parameter name="qsys_mm.widthAdapterImplementation" value="GENERIC_CONVERTER" />
 </connection>
 <connection
   kind="avalon"
   version="19.1"
   start="KBandInput_2.mm_read"
   end="DDR.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x40000000" />
  <parameter name="defaultConnection" value="false" />
  <parameter name="domainAlias" value="" />
  <parameter name="qsys_mm.burstAdapterImplementation" value="GENERIC_CONVERTER" />
  <parameter name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
  <parameter name="qsys_mm.enableEccProtection" value="FALSE" />
  <parameter name="qsys_mm.enableInstrumentation" value="FALSE" />
  <parameter name="qsys_mm.insertDefaultSlave" value="FALSE" />
  <parameter name="qsys_mm.interconnectResetSource" value="DEFAULT" />
  <parameter name="qsys_mm.interconnectType" value="STANDARD" />
  <parameter name="qsys_mm.maxAdditionalLatency" value="1" />
  <parameter name="qsys_mm.syncResets" value="FALSE" />
  <parameter name="qsys_mm.widthAdapterImplementation" value="GENERIC_CONVERTER" />
 </connection>
 <connection
   kind="avalon"
   version="19.1"
   start="KBandInput_1.mm_read"
   end="onchip_mem_LW.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
  <parameter name="domainAlias" value="" />
  <parameter name="qsys_mm.burstAdapterImplementation" value="GENERIC_CONVERTER" />
  <parameter name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
  <parameter name="qsys_mm.enableEccProtection" value="FALSE" />
  <parameter name="qsys_mm.enableInstrumentation" value="FALSE" />
  <parameter name="qsys_mm.insertDefaultSlave" value="FALSE" />
  <parameter name="qsys_mm.interconnectResetSource" value="DEFAULT" />
  <parameter name="qsys_mm.interconnectType" value="STANDARD" />
  <parameter name="qsys_mm.maxAdditionalLatency" value="1" />
  <parameter name="qsys_mm.syncResets" value="FALSE" />
  <parameter name="qsys_mm.widthAdapterImplementation" value="GENERIC_CONVERTER" />
 </connection>
 <connection
   kind="avalon"
   version="19.1"
   start="KBandInput_2.mm_read"
   end="onchip_mem_LW2.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x8000" />
  <parameter name="defaultConnection" value="false" />
  <parameter name="domainAlias" value="" />
  <parameter name="qsys_mm.burstAdapterImplementation" value="GENERIC_CONVERTER" />
  <parameter name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
  <parameter name="qsys_mm.enableEccProtection" value="FALSE" />
  <parameter name="qsys_mm.enableInstrumentation" value="FALSE" />
  <parameter name="qsys_mm.insertDefaultSlave" value="FALSE" />
  <parameter name="qsys_mm.interconnectResetSource" value="DEFAULT" />
  <parameter name="qsys_mm.interconnectType" value="STANDARD" />
  <parameter name="qsys_mm.maxAdditionalLatency" value="1" />
  <parameter name="qsys_mm.syncResets" value="FALSE" />
  <parameter name="qsys_mm.widthAdapterImplementation" value="GENERIC_CONVERTER" />
 </connection>
 <connection
   kind="avalon"
   version="19.1"
   start="KBandOutput.mm_write"
   end="DDR.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x40000000" />
  <parameter name="defaultConnection" value="false" />
  <parameter name="domainAlias" value="" />
  <parameter name="qsys_mm.burstAdapterImplementation" value="GENERIC_CONVERTER" />
  <parameter name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
  <parameter name="qsys_mm.enableEccProtection" value="FALSE" />
  <parameter name="qsys_mm.enableInstrumentation" value="FALSE" />
  <parameter name="qsys_mm.insertDefaultSlave" value="FALSE" />
  <parameter name="qsys_mm.interconnectResetSource" value="DEFAULT" />
  <parameter name="qsys_mm.interconnectType" value="STANDARD" />
  <parameter name="qsys_mm.maxAdditionalLatency" value="1" />
  <parameter name="qsys_mm.syncResets" value="FALSE" />
  <parameter name="qsys_mm.widthAdapterImplementation" value="GENERIC_CONVERTER" />
 </connection>
 <connection
   kind="avalon"
   version="19.1"
   start="KBandOutput.mm_write"
   end="onchip_mem_FPGA_Slave.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
  <parameter name="domainAlias" value="" />
  <parameter name="qsys_mm.burstAdapterImplementation" value="GENERIC_CONVERTER" />
  <parameter name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
  <parameter name="qsys_mm.enableEccProtection" value="FALSE" />
  <parameter name="qsys_mm.enableInstrumentation" value="FALSE" />
  <parameter name="qsys_mm.insertDefaultSlave" value="FALSE" />
  <parameter name="qsys_mm.interconnectResetSource" value="DEFAULT" />
  <parameter name="qsys_mm.interconnectType" value="STANDARD" />
  <parameter name="qsys_mm.maxAdditionalLatency" value="1" />
  <parameter name="qsys_mm.syncResets" value="FALSE" />
  <parameter name="qsys_mm.widthAdapterImplementation" value="GENERIC_CONVERTER" />
 </connection>
 <connection
   kind="avalon_streaming"
   version="19.1"
   start="KBand21_0.oArrow"
   end="KBandOutput.st_sink" />
 <connection
   kind="avalon_streaming"
   version="19.1"
   start="KBandInput_1.st_source"
   end="KBand21_0.iADN1" />
 <connection
   kind="avalon_streaming"
   version="19.1"
   start="KBandInput_2.st_source"
   end="KBand21_0.iADN2" />
 <connection kind="clock" version="19.1" start="clk_0.clk" end="mm_bridge_LW.clk" />
 <connection kind="clock" version="19.1" start="clk_0.clk" end="DDR.clk" />
 <connection
   kind="clock"
   version="19.1"
   start="clk_0.clk"
   end="mm_bridge_FPGA_Slave.clk" />
 <connection kind="clock" version="19.1" start="clk_0.clk" end="pio_0.clk" />
 <connection
   kind="clock"
   version="19.1"
   start="clk_0.clk"
   end="onchip_mem_LW.clk1" />
 <connection
   kind="clock"
   version="19.1"
   start="clk_0.clk"
   end="onchip_mem_FPGA_Slave.clk1" />
 <connection
   kind="clock"
   version="19.1"
   start="clk_0.clk"
   end="onchip_mem_LW2.clk1" />
 <connection kind="clock" version="19.1" start="clk_0.clk" end="KBandOutput.clock" />
 <connection
   kind="clock"
   version="19.1"
   start="clk_0.clk"
   end="KBandInput_1.clock" />
 <connection
   kind="clock"
   version="19.1"
   start="clk_0.clk"
   end="KBandInput_2.clock" />
 <connection
   kind="clock"
   version="19.1"
   start="clk_0.clk"
   end="KBand21_0.clock_external" />
 <connection
   kind="clock"
   version="19.1"
   start="clk_internal.clk"
   end="KBand21_0.clock_internal" />
 <connection
   kind="conduit"
   version="19.1"
   start="pio_0.external_connection"
   end="KBand21_0.Parameters">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="reset"
   version="19.1"
   start="clk_0.clk_reset"
   end="clk_internal.clk_in_reset" />
 <connection
   kind="reset"
   version="19.1"
   start="clk_0.clk_reset"
   end="mm_bridge_LW.reset" />
 <connection kind="reset" version="19.1" start="clk_0.clk_reset" end="DDR.reset" />
 <connection
   kind="reset"
   version="19.1"
   start="clk_0.clk_reset"
   end="KBand21_0.reset" />
 <connection
   kind="reset"
   version="19.1"
   start="clk_0.clk_reset"
   end="mm_bridge_FPGA_Slave.reset" />
 <connection kind="reset" version="19.1" start="clk_0.clk_reset" end="pio_0.reset" />
 <connection
   kind="reset"
   version="19.1"
   start="clk_0.clk_reset"
   end="onchip_mem_LW.reset1" />
 <connection
   kind="reset"
   version="19.1"
   start="clk_0.clk_reset"
   end="onchip_mem_FPGA_Slave.reset1" />
 <connection
   kind="reset"
   version="19.1"
   start="clk_0.clk_reset"
   end="onchip_mem_LW2.reset1" />
 <connection
   kind="reset"
   version="19.1"
   start="clk_0.clk_reset"
   end="KBandOutput.reset_n" />
 <connection
   kind="reset"
   version="19.1"
   start="clk_0.clk_reset"
   end="KBandInput_1.reset_n" />
 <connection
   kind="reset"
   version="19.1"
   start="clk_0.clk_reset"
   end="KBandInput_2.reset_n" />
</system>
