<?xml version="1.0" encoding="UTF-8"?>
<project name="workload">
  <platform vendor="xilinx" boardid="adm-pcie-7v3" name="1ddr" ipiboard="">
    <version major="2" minor="1"/>
    <description>Alpha Data ADM-PCIE-7V3 Partial Reconfiguration Single DIMM PCIe Gen3 XDMA</description>
    <board name="alpha-data.com:adm-pcie-7v3:1.1" vendor="alpha-data.com" fpga="xc7vx690tffg1157-2">
      <interfaces>
        <interface id="int1" name="PCIe" type="gen3x8"/>
      </interfaces>
      <memories>
        <memory name="static_region_ddrmem" type="mig_7series" size="8GB"/>
      </memories>
      <images>
        <image name="adm-pcie-7v3_high.png" type="LDPI"/>
        <image name="adm-pcie-7v3_med.png" type=""/>
        <image name="adm-pcie-7v3_low.png" type=""/>
      </images>
      <id>
        <vendor>0x10EE</vendor>
        <device>0x7138</device>
        <subsystem>0x0121</subsystem>
      </id>
    </board>
    <build_flow/>
    <host architecture="x86_64"/>
    <device name="fpga0" fpgaDevice="virtex7:xc7vx690t:ffg1157:-2" addrWidth="33">
      <core name="OCL_REGION_0" target="bitstream" type="clc_region" clockFreq="200MHz" numComputeUnits="10">
        <kernel name="workload" language="c" vlnv="xilinx.com:hls:workload:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false">
          <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="256" portType="addressable" base="0x00000000"/>
          <port name="M_AXI_GMEM2" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x00000000"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="64" portType="addressable" base="0x00000000"/>
          <arg name="key_V" addressQualifier="1" id="0" port="M_AXI_GMEM1" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="*"/>
          <arg name="a_V" addressQualifier="1" id="1" port="M_AXI_GMEM2" size="0x4" offset="0x1C" hostOffset="0x0" hostSize="0x4" type="*"/>
          <arg name="data_size" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="0" y="0" z="0"/>
          <string_table/>
          <instance name="k1">
            <addrRemap base="0x00000000" port="S_AXI_CONTROL"/>
          </instance>
        </kernel>
        <connection srcType="kernel" srcInst="k1" srcPort="M_AXI_GMEM1" dstType="core" dstInst="OCL_REGION_0" dstPort="M_AXI"/>
        <connection srcType="kernel" srcInst="k1" srcPort="M_AXI_GMEM2" dstType="core" dstInst="OCL_REGION_0" dstPort="M_AXI"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="S_AXI" dstType="kernel" dstInst="k1" dstPort="S_AXI_CONTROL"/>
      </core>
    </device>
  </platform>
</project>
