# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../0408_CPU.srcs/sources_1/new/MCU.sv" \
"../../../../0408_CPU.srcs/sources_1/new/RV32I_core.sv" \
"../../../../0408_CPU.srcs/sources_1/new/controlunit.sv" \
"../../../../0408_CPU.srcs/sources_1/new/datapath.sv" \
"../../../../0408_CPU.srcs/sources_1/new/rom.sv" \
"../../../../0408_CPU.srcs/sources_1/new/tb_mcu.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
