$date
	Wed Feb 26 17:36:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_mux41 $end
$var wire 2 ! Y_o [1:0] $end
$var reg 2 " D0_i [1:0] $end
$var reg 2 # D1_i [1:0] $end
$var reg 2 $ D2_i [1:0] $end
$var reg 2 % D3_i [1:0] $end
$var reg 2 & S_i [1:0] $end
$scope module u_mux_41 $end
$var wire 2 ' D0_i [1:0] $end
$var wire 2 ( D1_i [1:0] $end
$var wire 2 ) D2_i [1:0] $end
$var wire 2 * D3_i [1:0] $end
$var wire 2 + S_i [1:0] $end
$var reg 2 , Y_o [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 ,
b0 +
b11 *
b10 )
b1 (
b0 '
b0 &
b11 %
b10 $
b1 #
b0 "
b0 !
$end
#1
b1 !
b1 ,
b1 &
b1 +
#2
b10 !
b10 ,
b10 &
b10 +
#3
b11 !
b11 ,
b11 &
b11 +
