module c_addsub_dsp (
	input wire CLK, CE, SCLR,
	input wire [23:0] A, B,
	output wire [24:0] S
);

endmodule
