Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\TFG\Side\Side\Side.PcbDoc
Date     : 11/10/2024
Time     : 10:26:00

Processing Rule : Clearance Constraint (Gap=0.3mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.2mm) (InComponentClass('Sensors')),(All)
   Violation between Clearance Constraint: (0.1mm < 0.2mm) Between Pad IC1-1(2.3mm,4.9mm) on Top Layer And Track (3mm,2.3mm)(3mm,5.7mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (0.1mm < 0.2mm) Between Pad IC1-2(7.5mm,4.9mm) on Top Layer And Track (6.8mm,2.3mm)(6.8mm,5.7mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (0.1mm < 0.2mm) Between Pad IC1-3(7.5mm,3.1mm) on Top Layer And Track (6.8mm,2.3mm)(6.8mm,5.7mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (0.1mm < 0.2mm) Between Pad IC1-4(2.3mm,3.1mm) on Top Layer And Track (3mm,2.3mm)(3mm,5.7mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (0.1mm < 0.2mm) Between Pad IC2-1(27.5mm,4.9mm) on Top Layer And Track (28.2mm,2.3mm)(28.2mm,5.7mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (0.1mm < 0.2mm) Between Pad IC2-2(32.7mm,4.9mm) on Top Layer And Track (32mm,5.7mm)(32mm,2.3mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (0.1mm < 0.2mm) Between Pad IC2-3(32.7mm,3.1mm) on Top Layer And Track (32mm,5.7mm)(32mm,2.3mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (0.1mm < 0.2mm) Between Pad IC2-4(27.5mm,3.1mm) on Top Layer And Track (28.2mm,2.3mm)(28.2mm,5.7mm) on Keep-Out Layer 
Rule Violations :8

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.5mm) (Preferred=0.4mm) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.181mm < 0.254mm) Between Pad IC1-2(7.5mm,4.9mm) on Top Layer And Via (7.493mm,5.969mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.181mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad J1-1(19.05mm,2.5mm) on Top Layer And Pad J1-2(19.05mm,3.5mm) on Top Layer [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.199mm < 0.254mm) Between Pad J1-2(19.05mm,3.5mm) on Top Layer And Pad J1-3(19.05mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.199mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad J1-3(19.05mm,4.5mm) on Top Layer And Pad J1-4(19.05mm,5.5mm) on Top Layer [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (12.319mm,2.54mm) from Top Layer to Bottom Layer And Via (13.335mm,2.54mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
Rule Violations :5

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (18.91mm,1.55mm) on Top Overlay And Pad J1-1(19.05mm,2.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad J1-1(19.05mm,2.5mm) on Top Layer And Track (19.45mm,0.86mm)(19.45mm,1.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad J1-4(19.05mm,5.5mm) on Top Layer And Track (19.45mm,6.081mm)(19.45mm,7.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad J1-5(23.35mm,6.25mm) on Top Layer And Track (19.45mm,7.11mm)(20.969mm,7.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad J1-5(23.35mm,6.25mm) on Top Layer And Track (24.9mm,3.25mm)(24.9mm,4.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.082mm < 0.254mm) Between Pad J1-6(23.35mm,1.75mm) on Top Layer And Text "J1" (25.58mm,0.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.082mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Pad J1-6(23.35mm,1.75mm) on Top Layer And Track (19.45mm,0.86mm)(21.05mm,0.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad J1-6(23.35mm,1.75mm) on Top Layer And Track (24.9mm,3.25mm)(24.9mm,4.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
Rule Violations :8

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 21
Waived Violations : 0
Time Elapsed        : 00:00:00