---
title: FIFO Memory
date: "2018-12-01T23:46:37.121Z"
layout: project
draft: false
path: "/projects/fifo/"
category: "Hardware"
tags:
  - "Circuits"
  - "transistors"
  - "Memory"
description: "The purpose of this project was to build a memory queue of 32 4-bit words using SRAM memory cells, multiplexers/decoders, registers, sense amplifiers, bit conditioning circuitry and clock generation. Final project for ESE370(Circuit-Level Modelling, Design and Optimization for Digital Systems). Our project report was awarded best writeup"
featuredImage: ./graph.png
---

The purpose of this project was to build a memory queue of 32 4-bit words using SRAM memory cells, multiplexers/decoders, registers, sense amplifiers, bit conditioning circuitry and clock generation.
![image](./outline.png)

<br>

  |  
:-------------------------:      |       :-------------------------:
 ![table](./cell.png) <br> University of Pennsylvania <br><br> ESE370:Circuit-Level Modelling, Design and Optimization for Digital Systems <br><br> **Tools**: LTSpice,  <br><br>**Teammate**:[Celine Lee](https://celine-lee.github.io/) <br><br>[Project Report](./FIFO_Memory.pdf) | This project was an open ended design problem where we had to design a synchronous FIFO that can both enqueue and dequeue an item on each cycle. Our target technology was the High Performance 22nm process.<br><br> Read More [here](./FIFO_Memory.pdf)<br> 

![Promo](./cell.png)
&emsp;&emsp;&emsp;&emsp;&emsp;&emsp;&emsp;&emsp;&emsp;&emsp;&emsp;&emsp;&emsp;&emsp;&emsp;&emsp; &emsp;&emsp;&emsp;&emsp;
<i>Final Schematic</i>







