var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[16.7781, 8.87301, 8.46097, 7.04018, 0], "total":[74551, 144581, 191, 0, 63], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[65540, 131080, 176, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[2338, 4125, 0, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 1 global load and 1 global store."}, {"type":"brief", "text":"For 1 global load and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/hnj1476724450050.html"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"double_add_2", "compute_units":1, "type":"function", "total_percent":[1.38103, 0.928488, 0.544768, 0.479174, 0], "total_kernel_resources":[6673, 9309, 13, 0, 63], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1072, 2225, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'i\' (acc_opt.cl:10)", "type":"resource", "data":[14, 45, 0, 0, 0], "debug":[[{"filename":"acc_opt.cl", "line":10}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 5 bits and depth 1"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 5 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'i\' (acc_opt.cl:16)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"acc_opt.cl", "line":16}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"text", "text":"1 register of width 33 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'i\' (acc_opt.cl:34)", "type":"resource", "data":[14, 45, 0, 0, 0], "debug":[[{"filename":"acc_opt.cl", "line":34}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 5 bits and depth 1", "details":[{"type":"text", "text":" Depth was increased by a factor of 10 due to a loop initiation interval of 10."}]}, {"type":"text", "text":"1 register of width 32 bits and depth 1", "details":[{"type":"text", "text":" Depth was increased by a factor of 10 due to a loop initiation interval of 10."}]}, {"type":"brief", "text":"Register,\\n1 reg, 5 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'j\' (acc_opt.cl:24)", "type":"resource", "data":[14, 45, 0, 0, 0], "debug":[[{"filename":"acc_opt.cl", "line":24}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 5 bits and depth 1"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 5 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'temp_sum\' (acc_opt.cl:31)", "type":"resource", "data":[40, 197, 0, 0, 0], "debug":[[{"filename":"acc_opt.cl", "line":31}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 64 bits and depth 1", "details":[{"type":"text", "text":" Depth was increased by a factor of 10 due to a loop initiation interval of 10."}]}, {"type":"brief", "text":"Register,\\n1 reg, 64 width by 1 depth"}]}, {"name":"acc_opt.cl:7 (shift_reg)", "type":"resource", "data":[65, 512, 0, 0, 4], "debug":[[{"filename":"acc_opt.cl", "line":7}]], "details":[{"type":"table", "Private memory":"Stall-free", "Requested size":"104 bytes", "Implemented size":"128 bytes", "Memory Usage":"4 MLABs", "Number of banks":"1", "Bank width":"64 bits", "Bank depth":"16 words", "Number of replicates":"1", "Number of private copies":"1", "Clock":"Running memory at 2x clock to support more concurrent ports", "Additional information":[{"type":"text", "text":"Requested size 104 bytes, implemented size 128 bytes, stall-free, 3 reads and 3 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n104B requested,\\n128B implemented."}]}, {"name":"double_add_2.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}]}, {"name":"double_add_2.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3, 34, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"acc_opt.cl:16", "type":"resource", "data":[3, 34, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"acc_opt.cl:16", "type":"resource", "data":[86, 2, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"double_add_2.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 4, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 4, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[41, 35, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"acc_opt.cl:10", "type":"resource", "data":[41, 35, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":10}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"acc_opt.cl:10", "type":"resource", "data":[8, 1, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":10}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"acc_opt.cl:12", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":12}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"acc_opt.cl", "line":"7"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"double_add_2.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[88, 173, 0, 0, 6], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[88, 173, 0, 0, 6]}]}, {"name":"Feedback", "type":"resource", "data":[16, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"acc_opt.cl:16", "type":"resource", "data":[9, 7, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]]}, {"name":"acc_opt.cl:26", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":26}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[16, 12, 0, 0, 5], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"acc_opt.cl:16", "type":"resource", "data":[39, 0, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"acc_opt.cl:20", "type":"resource", "data":[2451, 2155, 13, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":20}]], "children":[{"name":"64-bit Floating-point Add", "type":"resource", "count":1, "data":[1999, 1498, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[418, 633, 13, 0, 0], "details":[{"type":"text", "text":"Load uses a Prefetching LSU"}, {"type":"brief", "text":"Prefetching LSU"}, {"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"acc_opt.cl", "line":"7"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"acc_opt.cl", "line":"7"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"acc_opt.cl:26", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":26}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"double_add_2.B5", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[27, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"acc_opt.cl:26", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":26}]]}]}]}, {"name":"double_add_2.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[21, 55, 0, 0, 4], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[21, 55, 0, 0, 4]}]}, {"name":"Feedback", "type":"resource", "data":[69, 57, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"acc_opt.cl:16", "type":"resource", "data":[26, 21, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]]}, {"name":"acc_opt.cl:24", "type":"resource", "data":[34, 28, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":24}]]}, {"name":"acc_opt.cl:26", "type":"resource", "data":[9, 8, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":26}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"acc_opt.cl:16", "type":"resource", "data":[0.5, 0.5, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"acc_opt.cl:24", "type":"resource", "data":[7.5, 1.5, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":24}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0.5, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"acc_opt.cl:26", "type":"resource", "data":[76, 97, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":26}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[42, 73, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"acc_opt.cl", "line":"7"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"acc_opt.cl", "line":"7"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"double_add_2.B7", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"acc_opt.cl:40", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":40}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"acc_opt.cl:39", "type":"resource", "data":[291, 1710, 0, 0, 31], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":39}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[291, 1710, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"double_add_2.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[38, 145, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[38, 81, 0, 0, 0]}, {"name":"acc_opt.cl:36", "type":"resource", "data":[0, 64, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":36}]]}]}, {"name":"Feedback", "type":"resource", "data":[41, 32, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"acc_opt.cl:31", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":31}]]}, {"name":"acc_opt.cl:34", "type":"resource", "data":[40, 32, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":34}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"acc_opt.cl:34", "type":"resource", "data":[8, 1, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":34}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"acc_opt.cl:36", "type":"resource", "data":[2041, 1571, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":36}]], "children":[{"name":"64-bit Floating-point Add", "type":"resource", "count":1, "data":[1999, 1498, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[42, 73, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"acc_opt.cl", "line":"7"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[65540,131080,176,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[2338,4125,0,0,0],"details":[{"text":"Global interconnect for 1 global load and 1 global store.","type":"text"},{"text":"For 1 global load and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[247,192,0,0,8],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,45,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 5 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (acc_opt.cl:10)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"1 register of width 33 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (acc_opt.cl:16)","type":"resource"},{"data":[14,45,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 10 due to a loop initiation interval of 10.","type":"text"}],"text":"1 register of width 5 bits and depth 1","type":"text"},{"details":[{"text":" Depth was increased by a factor of 10 due to a loop initiation interval of 10.","type":"text"}],"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 5 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (acc_opt.cl:34)","type":"resource"},{"data":[14,45,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 5 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'j\' (acc_opt.cl:24)","type":"resource"},{"data":[40,197,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 10 due to a loop initiation interval of 10.","type":"text"}],"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'temp_sum\' (acc_opt.cl:31)","type":"resource"},{"data":[65,512,0,0,4],"details":[{"Additional information":[{"text":"Requested size 104 bytes, implemented size 128 bytes, stall-free, 3 reads and 3 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"16 words","Bank width":"64 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"128 bytes","Memory Usage":"4 MLABs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"104 bytes","type":"table"},{"text":"Stall-free,\\n104B requested,\\n128B implemented.","type":"brief"}],"name":"acc_opt.cl:7 (shift_reg)","type":"resource"},{"children":[{"count":"1","data":[3,34,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"16"}]],"name":"State","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"16"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"16"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"16"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"16"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"16"}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"16"}]],"name":"1-bit Or","type":"resource"}],"data":[128.5,36.5,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":16}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl:16","type":"resource"},{"children":[{"count":4,"data":[147,313,0,0,10],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[147,313,0,0,10],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"10"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"10"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"10"}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"10"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[8,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":10}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl:10","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"12"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":12}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl:12","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1999,1498,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"20"}]],"name":"64-bit Floating-point Add","type":"resource"},{"count":2,"data":[418,633,13,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"20"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"20"}]],"name":"Store","type":"resource"}],"data":[2451,2155,13,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":20}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl:20","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"26"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[42,73,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"26"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"26"}]],"name":"Store","type":"resource"}],"data":[77,98,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":26}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl:26","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"24"}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0.5,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"24"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"24"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"24"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[7.5,1.5,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":24}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl:24","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[291,1710,0,0,31],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"39"}]],"name":"Store","type":"resource"}],"data":[291,1710,0,0,31],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":39}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl:39","replace_name":"true","type":"resource"},{"children":[{"count":"1","data":[0,64,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"36"}]],"name":"State","type":"resource"},{"count":1,"data":[1999,1498,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"36"}]],"name":"64-bit Floating-point Add","type":"resource"},{"count":1,"data":[42,73,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"36"}]],"name":"Load","type":"resource"}],"data":[2041,1635,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":36}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl:36","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"34"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"34"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"34"}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"34"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[8,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":34}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl:34","replace_name":"true","type":"resource"}],"compute_units":1,"data":[6673,9309,13,0,63],"debug":[[{"filename":"acc_opt.cl","line":7}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"double_add_2","total_kernel_resources":[6673,9309,13,0,63],"total_percent":[1.38103,0.928488,0.544768,0.479174,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[9011,13501,15,0,63],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[74551,144581,191,0,63],"total_percent":[16.7781,8.87301,8.46097,7.04018,0],"type":"module"};
var mavJSON={"nodes":[{"type":"kernel", "id":2, "name":"double_add_2", "children":[{"type":"bb", "id":3, "name":"double_add_2.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"double_add_2.B1", "details":[{"type":"table", "Latency":"1"}]}, {"type":"bb", "id":5, "name":"double_add_2.B2", "children":[{"type":"inst", "id":12, "name":"Store", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":12}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"shift_reg", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":20, "name":"Loop Input", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":10}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"21"}]}, {"type":"inst", "id":21, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"6", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":6, "name":"double_add_2.B3", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":7, "name":"double_add_2.B4", "children":[{"type":"inst", "id":13, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":20}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Prefetching", "Stall-free":"No", "Start Cycle":"5", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":14, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":20}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"shift_reg", "Start Cycle":"9", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":15, "name":"Store", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":20}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"shift_reg", "Start Cycle":"24", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":22, "name":"Loop Input", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"8"}]}, {"type":"inst", "id":23, "name":"End", "details":[{"type":"table", "Start Cycle":"28", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"28", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":8, "name":"double_add_2.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":9, "name":"double_add_2.B6", "children":[{"type":"inst", "id":16, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":26}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"shift_reg", "Start Cycle":"3", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":17, "name":"Store", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":26}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"shift_reg", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":24, "name":"Loop Input", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":24}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"25"}]}, {"type":"inst", "id":25, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"12", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":10, "name":"double_add_2.B7", "children":[{"type":"inst", "id":18, "name":"Store", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":39}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Stores to":"result", "Start Cycle":"1", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":26, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":27, "name":"End", "details":[{"type":"table", "Start Cycle":"2", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":11, "name":"double_add_2.B8", "children":[{"type":"inst", "id":19, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":36}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"shift_reg", "Start Cycle":"10", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":28, "name":"Loop Input", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":34}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"29"}]}, {"type":"inst", "id":29, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"28", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"28", "II":"10", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 10. See Loops Analysis for more information."}]}, {"type":"memtype", "id":30, "name":"Local Memory", "children":[{"type":"memsys", "id":31, "name":"shift_reg", "debug":[[{"filename":"acc_opt.cl", "line":7}]], "details":[{"type":"table", "Requested size":"104 bytes", "Implemented size":"128 bytes", "Number of banks":"1", "Bank width":"64 bits", "Bank depth":"16 words", "Number of replicates":"1", "Number of private copies":"1", "Additional Information":"Running memory at 2x clock to support more concurrent ports", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":39, "name":"DDR", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":31, "to":14}, {"from":31, "to":19}, {"from":31, "to":16}, {"from":12, "to":31}, {"from":15, "to":31}, {"from":17, "to":31}, {"from":21, "to":4}, {"from":21, "to":20}, {"from":3, "to":20}, {"from":12, "to":21}, {"from":8, "to":6}, {"from":8, "to":22}, {"from":4, "to":22}, {"from":13, "to":23}, {"from":15, "to":23}, {"from":25, "to":8}, {"from":25, "to":24}, {"from":23, "to":24}, {"from":17, "to":25}, {"from":29, "to":26}, {"from":18, "to":27}, {"from":29, "to":28}, {"from":6, "to":28}, {"from":19, "to":29}, {"from":20, "to":12}, {"from":22, "to":13}, {"from":13, "to":14}, {"from":14, "to":15}, {"from":24, "to":16}, {"from":16, "to":17}, {"from":26, "to":18}, {"from":28, "to":19}, {"from":39, "to":13}, {"from":18, "to":39}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: double_add_2", "data":["", "", ""], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":4}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: double_add_2.B8"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"double_add_2.B2", "data":["Yes", "1", "3"], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":10}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}, {"name":"double_add_2.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across double_add_2.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":"20"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":"26"}]}]}, {"type":"text", "text":"Iteration executed serially across double_add_2.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":"20"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":"26"}]}]}, {"type":"text", "text":"Iteration executed serially across double_add_2.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":"26"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":"26"}]}]}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"double_add_2.B6", "data":["Yes", "1", "1"], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":24}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"double_add_2.B8", "data":["Yes", "10", "3"], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":34}]], "details":[{"type":"brief", "text":"Data dependency"}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):", "details":[{"type":"text", "text":"temp_sum (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Most critical loop feedback path during scheduling:", "details":[{"type":"text", "text":"10.00 clock cycles 64-bit Floating-point Add Operation (%L)", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":"36"}]}]}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":4294967295, "nodes":[{"name":"double_add_2", "id":288477184, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":5}]], "type":"kernel", "children":[{"name":"double_add_2.B0", "id":286778880, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"double_add_2.B2", "id":286779040, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"6.000000", "mi":"1", "pl":"Yes", "tc":"13", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":10}]], "type":"loop"}, {"name":"double_add_2.B1", "id":286778960, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"double_add_2.B4", "id":286277856, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"28.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"loop", "children":[{"name":"double_add_2.B6", "id":286278016, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"12.000000", "mi":"1", "pl":"Yes", "tc":"12", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":24}]], "type":"loop"}]}, {"name":"double_add_2.B5", "id":286277936, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"double_add_2.B3", "id":286277776, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"double_add_2.B8", "id":286278176, "af":"120.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"10", "ll":"1", "lt":"28.000000", "mi":"1", "pl":"Yes", "tc":"12", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":34}]], "type":"loop"}, {"name":"double_add_2.B7", "id":286278096, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"3.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}]};
var summaryJSON={"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"double_add_2", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":4}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"double_add_2", "data":[6673, 9309, 13, 0, 63], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":4}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[2338, 4125, 0, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[65540, 131080, 176, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[74551, 144581, 191, 0, 63], "data_percent":[8.72554, 8.46097, 7.04018, 0]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}};
var warningsJSON={"nodes":[{"debug":[[{"filename":"acc_opt.cl","line":"4"}]],"details":[{"text":"Compiler Warning: acc_opt.cl:4: declaring global arguments \'arr\' and \'result\' with no \'restrict\' may lead to low performance for kernel \'double_add_2\'"}],"name":"acc_opt.cl:4: declaring global arguments \'arr\' and \'result\' with no \'restrict\' may lead to low performance for kernel \'double_add_2\'"}]};
var fileJSON=[{"path":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "name":"acc_opt.cl", "has_active_debug_locs":false, "absName":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "content":"//Shift register size must be statically determinable\012#define II_CYCLES 12\012\012__kernel void double_add_2 (__global double *arr, int N, __global double *result)\012{\012	//Create shift register with II_CYCLE+1 elements\012	double shift_reg[II_CYCLES+1];\012\012	//Initialize all elements of the register to 0\012	for (int i = 0; i < II_CYCLES + 1; i++)\012	{\012		shift_reg[i] = 0;\012	}\012\012	//Iterate through every element of input array\012	for(int i = 0; i < N; ++i)\012	{\012		//Load ith element into end of shift register\012		//if N > II_CYCLE, add to shift_reg[0] to preserve values\012		shift_reg[II_CYCLES] = shift_reg[0] + arr[i];\012\012		//#pragma unroll\012		//Shift every element of shift register\012		for(int j = 0; j < II_CYCLES; ++j)\012		{\012			shift_reg[j] = shift_reg[j + 1];\012		}\012	}\012\012	//Sum every element of shift register\012	double temp_sum = 0;\012\012	//#pragma unroll\012	for(int i = 0; i < II_CYCLES; ++i)\012	{\012		temp_sum += shift_reg[i];\012	}\012\012	*result = temp_sum;\012}\012"}];
var alpha_viewer=false;