{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558278472402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558278472406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 17:07:52 2019 " "Processing started: Sun May 19 17:07:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558278472406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558278472406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sw_proc -c sw_proc " "Command: quartus_map --read_settings_files=on --write_settings_files=off sw_proc -c sw_proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558278472406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558278472988 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558278472988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw_proc.v 1 1 " "Found 1 design units, including 1 entities, in source file sw_proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 sw_proc " "Found entity 1: sw_proc" {  } { { "sw_proc.v" "" { Text "D:/OneDrive/sw/sw_proc/sw_proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558278481668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558278481668 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AddSub addsub proc.v(26) " "Verilog HDL Declaration information at proc.v(26): object \"AddSub\" differs only in case from object \"addsub\" in the same scope" {  } { { "proc.v" "" { Text "D:/OneDrive/sw/sw_proc/proc.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558278481674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.v 1 1 " "Found 1 design units, including 1 entities, in source file proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.v" "" { Text "D:/OneDrive/sw/sw_proc/proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558278481675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558278481675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.v 1 1 " "Found 1 design units, including 1 entities, in source file regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.v" "" { Text "D:/OneDrive/sw/sw_proc/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558278481679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558278481679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.v" "" { Text "D:/OneDrive/sw/sw_proc/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558278481683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558278481683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file cu_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu_FSM " "Found entity 1: cu_FSM" {  } { { "cu_FSM.v" "" { Text "D:/OneDrive/sw/sw_proc/cu_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558278481688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558278481688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file add_sub_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unit " "Found entity 1: add_sub_unit" {  } { { "add_sub_unit.v" "" { Text "D:/OneDrive/sw/sw_proc/add_sub_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558278481693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558278481693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_multiplexers.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_multiplexers.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_multiplexers " "Found entity 1: proc_multiplexers" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558278481698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558278481698 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sw_proc " "Elaborating entity \"sw_proc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558278481740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:p " "Elaborating entity \"proc\" for hierarchy \"proc:p\"" {  } { { "sw_proc.v" "p" { Text "D:/OneDrive/sw/sw_proc/sw_proc.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558278481743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_unit proc:p\|add_sub_unit:addsub " "Elaborating entity \"add_sub_unit\" for hierarchy \"proc:p\|add_sub_unit:addsub\"" {  } { { "proc.v" "addsub" { Text "D:/OneDrive/sw/sw_proc/proc.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558278481747 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow add_sub_unit.v(11) " "Verilog HDL Always Construct warning at add_sub_unit.v(11): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "add_sub_unit.v" "" { Text "D:/OneDrive/sw/sw_proc/add_sub_unit.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558278481748 "|sw_proc|proc:p|add_sub_unit:addsub"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry add_sub_unit.v(11) " "Verilog HDL Always Construct warning at add_sub_unit.v(11): inferring latch(es) for variable \"carry\", which holds its previous value in one or more paths through the always construct" {  } { { "add_sub_unit.v" "" { Text "D:/OneDrive/sw/sw_proc/add_sub_unit.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558278481748 "|sw_proc|proc:p|add_sub_unit:addsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry add_sub_unit.v(11) " "Inferred latch for \"carry\" at add_sub_unit.v(11)" {  } { { "add_sub_unit.v" "" { Text "D:/OneDrive/sw/sw_proc/add_sub_unit.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558278481748 "|sw_proc|proc:p|add_sub_unit:addsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow add_sub_unit.v(11) " "Inferred latch for \"overflow\" at add_sub_unit.v(11)" {  } { { "add_sub_unit.v" "" { Text "D:/OneDrive/sw/sw_proc/add_sub_unit.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558278481748 "|sw_proc|proc:p|add_sub_unit:addsub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn proc:p\|regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"proc:p\|regn:reg_0\"" {  } { { "proc.v" "reg_0" { Text "D:/OneDrive/sw/sw_proc/proc.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558278481750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu_FSM proc:p\|cu_FSM:cu " "Elaborating entity \"cu_FSM\" for hierarchy \"proc:p\|cu_FSM:cu\"" {  } { { "proc.v" "cu" { Text "D:/OneDrive/sw/sw_proc/proc.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558278481759 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Done cu_FSM.v(62) " "Verilog HDL Always Construct warning at cu_FSM.v(62): inferring latch(es) for variable \"Done\", which holds its previous value in one or more paths through the always construct" {  } { { "cu_FSM.v" "" { Text "D:/OneDrive/sw/sw_proc/cu_FSM.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558278481760 "|sw_proc|proc:p|cu_FSM:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ain cu_FSM.v(62) " "Verilog HDL Always Construct warning at cu_FSM.v(62): inferring latch(es) for variable \"Ain\", which holds its previous value in one or more paths through the always construct" {  } { { "cu_FSM.v" "" { Text "D:/OneDrive/sw/sw_proc/cu_FSM.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558278481761 "|sw_proc|proc:p|cu_FSM:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ain cu_FSM.v(62) " "Inferred latch for \"Ain\" at cu_FSM.v(62)" {  } { { "cu_FSM.v" "" { Text "D:/OneDrive/sw/sw_proc/cu_FSM.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558278481761 "|sw_proc|proc:p|cu_FSM:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Done cu_FSM.v(62) " "Inferred latch for \"Done\" at cu_FSM.v(62)" {  } { { "cu_FSM.v" "" { Text "D:/OneDrive/sw/sw_proc/cu_FSM.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558278481761 "|sw_proc|proc:p|cu_FSM:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 proc:p\|cu_FSM:cu\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"proc:p\|cu_FSM:cu\|dec3to8:decX\"" {  } { { "cu_FSM.v" "decX" { Text "D:/OneDrive/sw/sw_proc/cu_FSM.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558278481777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_multiplexers proc:p\|proc_multiplexers:multiplexers " "Elaborating entity \"proc_multiplexers\" for hierarchy \"proc:p\|proc_multiplexers:multiplexers\"" {  } { { "proc.v" "multiplexers" { Text "D:/OneDrive/sw/sw_proc/proc.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558278481780 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G proc_multiplexers.v(17) " "Verilog HDL Always Construct warning at proc_multiplexers.v(17): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558278481781 "|sw_proc|proc:p|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN proc_multiplexers.v(18) " "Verilog HDL Always Construct warning at proc_multiplexers.v(18): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558278481781 "|sw_proc|proc:p|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R7 proc_multiplexers.v(19) " "Verilog HDL Always Construct warning at proc_multiplexers.v(19): variable \"R7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558278481781 "|sw_proc|proc:p|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R6 proc_multiplexers.v(20) " "Verilog HDL Always Construct warning at proc_multiplexers.v(20): variable \"R6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558278481781 "|sw_proc|proc:p|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R5 proc_multiplexers.v(21) " "Verilog HDL Always Construct warning at proc_multiplexers.v(21): variable \"R5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558278481781 "|sw_proc|proc:p|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R4 proc_multiplexers.v(22) " "Verilog HDL Always Construct warning at proc_multiplexers.v(22): variable \"R4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558278481781 "|sw_proc|proc:p|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R3 proc_multiplexers.v(23) " "Verilog HDL Always Construct warning at proc_multiplexers.v(23): variable \"R3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558278481781 "|sw_proc|proc:p|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R2 proc_multiplexers.v(24) " "Verilog HDL Always Construct warning at proc_multiplexers.v(24): variable \"R2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558278481781 "|sw_proc|proc:p|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 proc_multiplexers.v(25) " "Verilog HDL Always Construct warning at proc_multiplexers.v(25): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558278481781 "|sw_proc|proc:p|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 proc_multiplexers.v(26) " "Verilog HDL Always Construct warning at proc_multiplexers.v(26): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558278481781 "|sw_proc|proc:p|proc_multiplexers:multiplexers"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "proc_multiplexers.v(16) " "Verilog HDL Case Statement information at proc_multiplexers.v(16): all case item expressions in this case statement are onehot" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 16 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1558278481781 "|sw_proc|proc:p|proc_multiplexers:multiplexers"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:p\|cu_FSM:cu\|Done " "Latch proc:p\|cu_FSM:cu\|Done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:p\|cu_FSM:cu\|Tstep_Q\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:p\|cu_FSM:cu\|Tstep_Q\[0\]" {  } { { "cu_FSM.v" "" { Text "D:/OneDrive/sw/sw_proc/cu_FSM.v" 145 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558278482308 ""}  } { { "cu_FSM.v" "" { Text "D:/OneDrive/sw/sw_proc/cu_FSM.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558278482308 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1558278482435 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|cu_FSM:cu\|I\[2\] " "Logic cell \"proc:p\|cu_FSM:cu\|I\[2\]\"" {  } { { "cu_FSM.v" "I\[2\]" { Text "D:/OneDrive/sw/sw_proc/cu_FSM.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|cu_FSM:cu\|I\[1\] " "Logic cell \"proc:p\|cu_FSM:cu\|I\[1\]\"" {  } { { "cu_FSM.v" "I\[1\]" { Text "D:/OneDrive/sw/sw_proc/cu_FSM.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|cu_FSM:cu\|I\[0\] " "Logic cell \"proc:p\|cu_FSM:cu\|I\[0\]\"" {  } { { "cu_FSM.v" "I\[0\]" { Text "D:/OneDrive/sw/sw_proc/cu_FSM.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R5\[0\] " "Logic cell \"proc:p\|R5\[0\]\"" {  } { { "proc.v" "R5\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R0\[0\] " "Logic cell \"proc:p\|R0\[0\]\"" {  } { { "proc.v" "R0\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R2\[0\] " "Logic cell \"proc:p\|R2\[0\]\"" {  } { { "proc.v" "R2\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R3\[0\] " "Logic cell \"proc:p\|R3\[0\]\"" {  } { { "proc.v" "R3\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R7\[0\] " "Logic cell \"proc:p\|R7\[0\]\"" {  } { { "proc.v" "R7\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R1\[0\] " "Logic cell \"proc:p\|R1\[0\]\"" {  } { { "proc.v" "R1\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R4\[0\] " "Logic cell \"proc:p\|R4\[0\]\"" {  } { { "proc.v" "R4\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R6\[0\] " "Logic cell \"proc:p\|R6\[0\]\"" {  } { { "proc.v" "R6\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R5\[1\] " "Logic cell \"proc:p\|R5\[1\]\"" {  } { { "proc.v" "R5\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R0\[1\] " "Logic cell \"proc:p\|R0\[1\]\"" {  } { { "proc.v" "R0\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R2\[1\] " "Logic cell \"proc:p\|R2\[1\]\"" {  } { { "proc.v" "R2\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R3\[1\] " "Logic cell \"proc:p\|R3\[1\]\"" {  } { { "proc.v" "R3\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R7\[1\] " "Logic cell \"proc:p\|R7\[1\]\"" {  } { { "proc.v" "R7\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R1\[1\] " "Logic cell \"proc:p\|R1\[1\]\"" {  } { { "proc.v" "R1\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R4\[1\] " "Logic cell \"proc:p\|R4\[1\]\"" {  } { { "proc.v" "R4\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R6\[1\] " "Logic cell \"proc:p\|R6\[1\]\"" {  } { { "proc.v" "R6\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R5\[2\] " "Logic cell \"proc:p\|R5\[2\]\"" {  } { { "proc.v" "R5\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R0\[2\] " "Logic cell \"proc:p\|R0\[2\]\"" {  } { { "proc.v" "R0\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R2\[2\] " "Logic cell \"proc:p\|R2\[2\]\"" {  } { { "proc.v" "R2\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R3\[2\] " "Logic cell \"proc:p\|R3\[2\]\"" {  } { { "proc.v" "R3\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R7\[2\] " "Logic cell \"proc:p\|R7\[2\]\"" {  } { { "proc.v" "R7\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R1\[2\] " "Logic cell \"proc:p\|R1\[2\]\"" {  } { { "proc.v" "R1\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R4\[2\] " "Logic cell \"proc:p\|R4\[2\]\"" {  } { { "proc.v" "R4\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R6\[2\] " "Logic cell \"proc:p\|R6\[2\]\"" {  } { { "proc.v" "R6\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R5\[3\] " "Logic cell \"proc:p\|R5\[3\]\"" {  } { { "proc.v" "R5\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R0\[3\] " "Logic cell \"proc:p\|R0\[3\]\"" {  } { { "proc.v" "R0\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R2\[3\] " "Logic cell \"proc:p\|R2\[3\]\"" {  } { { "proc.v" "R2\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R3\[3\] " "Logic cell \"proc:p\|R3\[3\]\"" {  } { { "proc.v" "R3\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R7\[3\] " "Logic cell \"proc:p\|R7\[3\]\"" {  } { { "proc.v" "R7\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R1\[3\] " "Logic cell \"proc:p\|R1\[3\]\"" {  } { { "proc.v" "R1\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R4\[3\] " "Logic cell \"proc:p\|R4\[3\]\"" {  } { { "proc.v" "R4\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R6\[3\] " "Logic cell \"proc:p\|R6\[3\]\"" {  } { { "proc.v" "R6\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R5\[4\] " "Logic cell \"proc:p\|R5\[4\]\"" {  } { { "proc.v" "R5\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R0\[4\] " "Logic cell \"proc:p\|R0\[4\]\"" {  } { { "proc.v" "R0\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R2\[4\] " "Logic cell \"proc:p\|R2\[4\]\"" {  } { { "proc.v" "R2\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R3\[4\] " "Logic cell \"proc:p\|R3\[4\]\"" {  } { { "proc.v" "R3\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R7\[4\] " "Logic cell \"proc:p\|R7\[4\]\"" {  } { { "proc.v" "R7\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R1\[4\] " "Logic cell \"proc:p\|R1\[4\]\"" {  } { { "proc.v" "R1\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R4\[4\] " "Logic cell \"proc:p\|R4\[4\]\"" {  } { { "proc.v" "R4\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R6\[4\] " "Logic cell \"proc:p\|R6\[4\]\"" {  } { { "proc.v" "R6\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R5\[5\] " "Logic cell \"proc:p\|R5\[5\]\"" {  } { { "proc.v" "R5\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R0\[5\] " "Logic cell \"proc:p\|R0\[5\]\"" {  } { { "proc.v" "R0\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R2\[5\] " "Logic cell \"proc:p\|R2\[5\]\"" {  } { { "proc.v" "R2\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R3\[5\] " "Logic cell \"proc:p\|R3\[5\]\"" {  } { { "proc.v" "R3\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R7\[5\] " "Logic cell \"proc:p\|R7\[5\]\"" {  } { { "proc.v" "R7\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R1\[5\] " "Logic cell \"proc:p\|R1\[5\]\"" {  } { { "proc.v" "R1\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R4\[5\] " "Logic cell \"proc:p\|R4\[5\]\"" {  } { { "proc.v" "R4\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R6\[5\] " "Logic cell \"proc:p\|R6\[5\]\"" {  } { { "proc.v" "R6\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R5\[6\] " "Logic cell \"proc:p\|R5\[6\]\"" {  } { { "proc.v" "R5\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R0\[6\] " "Logic cell \"proc:p\|R0\[6\]\"" {  } { { "proc.v" "R0\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R2\[6\] " "Logic cell \"proc:p\|R2\[6\]\"" {  } { { "proc.v" "R2\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R3\[6\] " "Logic cell \"proc:p\|R3\[6\]\"" {  } { { "proc.v" "R3\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R7\[6\] " "Logic cell \"proc:p\|R7\[6\]\"" {  } { { "proc.v" "R7\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R1\[6\] " "Logic cell \"proc:p\|R1\[6\]\"" {  } { { "proc.v" "R1\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R4\[6\] " "Logic cell \"proc:p\|R4\[6\]\"" {  } { { "proc.v" "R4\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R6\[6\] " "Logic cell \"proc:p\|R6\[6\]\"" {  } { { "proc.v" "R6\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R5\[7\] " "Logic cell \"proc:p\|R5\[7\]\"" {  } { { "proc.v" "R5\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R0\[7\] " "Logic cell \"proc:p\|R0\[7\]\"" {  } { { "proc.v" "R0\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R2\[7\] " "Logic cell \"proc:p\|R2\[7\]\"" {  } { { "proc.v" "R2\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R3\[7\] " "Logic cell \"proc:p\|R3\[7\]\"" {  } { { "proc.v" "R3\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R7\[7\] " "Logic cell \"proc:p\|R7\[7\]\"" {  } { { "proc.v" "R7\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R1\[7\] " "Logic cell \"proc:p\|R1\[7\]\"" {  } { { "proc.v" "R1\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R4\[7\] " "Logic cell \"proc:p\|R4\[7\]\"" {  } { { "proc.v" "R4\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R6\[7\] " "Logic cell \"proc:p\|R6\[7\]\"" {  } { { "proc.v" "R6\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R5\[8\] " "Logic cell \"proc:p\|R5\[8\]\"" {  } { { "proc.v" "R5\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R0\[8\] " "Logic cell \"proc:p\|R0\[8\]\"" {  } { { "proc.v" "R0\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R2\[8\] " "Logic cell \"proc:p\|R2\[8\]\"" {  } { { "proc.v" "R2\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R3\[8\] " "Logic cell \"proc:p\|R3\[8\]\"" {  } { { "proc.v" "R3\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R7\[8\] " "Logic cell \"proc:p\|R7\[8\]\"" {  } { { "proc.v" "R7\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R1\[8\] " "Logic cell \"proc:p\|R1\[8\]\"" {  } { { "proc.v" "R1\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R4\[8\] " "Logic cell \"proc:p\|R4\[8\]\"" {  } { { "proc.v" "R4\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""} { "Info" "ISCL_SCL_CELL_NAME" "proc:p\|R6\[8\] " "Logic cell \"proc:p\|R6\[8\]\"" {  } { { "proc.v" "R6\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558278482709 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1558278482709 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/OneDrive/sw/sw_proc/output_files/sw_proc.map.smsg " "Generated suppressed messages file D:/OneDrive/sw/sw_proc/output_files/sw_proc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558278482743 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558278482858 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558278482858 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "320 " "Implemented 320 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558278482913 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558278482913 ""} { "Info" "ICUT_CUT_TM_LCELLS" "298 " "Implemented 298 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558278482913 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558278482913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558278482942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 17:08:02 2019 " "Processing ended: Sun May 19 17:08:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558278482942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558278482942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558278482942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558278482942 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1558278484248 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558278484253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 17:08:03 2019 " "Processing started: Sun May 19 17:08:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558278484253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1558278484253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sw_proc -c sw_proc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sw_proc -c sw_proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1558278484253 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1558278484402 ""}
{ "Info" "0" "" "Project  = sw_proc" {  } {  } 0 0 "Project  = sw_proc" 0 0 "Fitter" 0 0 1558278484402 ""}
{ "Info" "0" "" "Revision = sw_proc" {  } {  } 0 0 "Revision = sw_proc" 0 0 "Fitter" 0 0 1558278484403 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1558278484553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1558278484553 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sw_proc 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"sw_proc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1558278484563 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1558278484618 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1558278484618 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1558278485042 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1558278485070 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1558278485367 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1558278485585 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1558278496107 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[1\]~inputCLKENA0 101 global CLKCTRL_G10 " "KEY\[1\]~inputCLKENA0 with 101 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1558278496294 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1558278496294 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558278496294 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1558278496297 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558278496297 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558278496298 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1558278496299 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1558278496299 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1558278496299 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1558278496842 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sw_proc.sdc " "Synopsys Design Constraints File file not found: 'sw_proc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1558278496842 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1558278496843 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p\|cu\|Mux10~1  from: datab  to: combout " "Cell: p\|cu\|Mux10~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558278496844 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1558278496844 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1558278496845 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1558278496846 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1558278496846 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1558278496867 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1558278496867 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1558278496867 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558278496895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1558278502536 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1558278502686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558278504783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1558278505523 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1558278506947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558278506947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1558278508001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X78_Y11 X89_Y22 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22" {  } { { "loc" "" { Generic "D:/OneDrive/sw/sw_proc/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22"} { { 12 { 0 ""} 78 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1558278513168 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1558278513168 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1558278522325 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1558278532922 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1558278532922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:21 " "Fitter routing operations ending: elapsed time is 00:00:21" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558278532927 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.72 " "Total time spent on timing analysis during the Fitter is 0.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1558278534131 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558278534176 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558278534576 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558278534576 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558278534986 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558278537022 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/OneDrive/sw/sw_proc/output_files/sw_proc.fit.smsg " "Generated suppressed messages file D:/OneDrive/sw/sw_proc/output_files/sw_proc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1558278537309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6643 " "Peak virtual memory: 6643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558278537828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 17:08:57 2019 " "Processing ended: Sun May 19 17:08:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558278537828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558278537828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:30 " "Total CPU time (on all processors): 00:01:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558278537828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558278537828 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1558278538959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558278538963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 17:08:58 2019 " "Processing started: Sun May 19 17:08:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558278538963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1558278538963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sw_proc -c sw_proc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sw_proc -c sw_proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1558278538963 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1558278539771 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1558278545239 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558278545615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 17:09:05 2019 " "Processing ended: Sun May 19 17:09:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558278545615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558278545615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558278545615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1558278545615 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1558278546270 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1558278546795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558278546799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 17:09:06 2019 " "Processing started: Sun May 19 17:09:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558278546799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1558278546799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sw_proc -c sw_proc " "Command: quartus_sta sw_proc -c sw_proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1558278546799 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1558278546940 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1558278547771 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1558278547771 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1558278547812 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1558278547812 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1558278548303 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sw_proc.sdc " "Synopsys Design Constraints File file not found: 'sw_proc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1558278548335 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1558278548335 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1558278548336 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name proc:p\|cu_FSM:cu\|Tstep_Q\[0\] proc:p\|cu_FSM:cu\|Tstep_Q\[0\] " "create_clock -period 1.000 -name proc:p\|cu_FSM:cu\|Tstep_Q\[0\] proc:p\|cu_FSM:cu\|Tstep_Q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1558278548336 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558278548336 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p\|cu\|Mux10~1  from: datad  to: combout " "Cell: p\|cu\|Mux10~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558278548338 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1558278548338 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1558278548338 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558278548339 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1558278548339 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1558278548350 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1558278548379 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1558278548379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.829 " "Worst-case setup slack is -7.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278548381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278548381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.829            -668.529 KEY\[1\]  " "   -7.829            -668.529 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278548381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.512              -0.512 proc:p\|cu_FSM:cu\|Tstep_Q\[0\]  " "   -0.512              -0.512 proc:p\|cu_FSM:cu\|Tstep_Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278548381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558278548381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.907 " "Worst-case hold slack is -2.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278548387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278548387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.907            -131.427 KEY\[1\]  " "   -2.907            -131.427 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278548387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.242              -1.242 proc:p\|cu_FSM:cu\|Tstep_Q\[0\]  " "   -1.242              -1.242 proc:p\|cu_FSM:cu\|Tstep_Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278548387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558278548387 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558278548394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558278548398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278548402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278548402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -53.756 KEY\[1\]  " "   -0.394             -53.756 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278548402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 proc:p\|cu_FSM:cu\|Tstep_Q\[0\]  " "    0.246               0.000 proc:p\|cu_FSM:cu\|Tstep_Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278548402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558278548402 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1558278548413 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1558278548454 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1558278549315 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p\|cu\|Mux10~1  from: datad  to: combout " "Cell: p\|cu\|Mux10~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558278549385 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1558278549385 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558278549385 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1558278549393 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1558278549393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.717 " "Worst-case setup slack is -7.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278549399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278549399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.717            -653.099 KEY\[1\]  " "   -7.717            -653.099 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278549399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.602              -0.602 proc:p\|cu_FSM:cu\|Tstep_Q\[0\]  " "   -0.602              -0.602 proc:p\|cu_FSM:cu\|Tstep_Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278549399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558278549399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.953 " "Worst-case hold slack is -2.953" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278549407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278549407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.953            -148.857 KEY\[1\]  " "   -2.953            -148.857 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278549407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.137              -1.137 proc:p\|cu_FSM:cu\|Tstep_Q\[0\]  " "   -1.137              -1.137 proc:p\|cu_FSM:cu\|Tstep_Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278549407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558278549407 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558278549413 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558278549427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278549429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278549429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -57.317 KEY\[1\]  " "   -0.394             -57.317 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278549429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 proc:p\|cu_FSM:cu\|Tstep_Q\[0\]  " "    0.256               0.000 proc:p\|cu_FSM:cu\|Tstep_Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278549429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558278549429 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1558278549440 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1558278549601 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1558278550368 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p\|cu\|Mux10~1  from: datad  to: combout " "Cell: p\|cu\|Mux10~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558278550448 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1558278550448 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558278550449 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1558278550451 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1558278550451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.164 " "Worst-case setup slack is -4.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278550453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278550453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.164            -358.883 KEY\[1\]  " "   -4.164            -358.883 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278550453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049              -0.049 proc:p\|cu_FSM:cu\|Tstep_Q\[0\]  " "   -0.049              -0.049 proc:p\|cu_FSM:cu\|Tstep_Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278550453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558278550453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.631 " "Worst-case hold slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278550458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278550458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631             -64.705 KEY\[1\]  " "   -1.631             -64.705 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278550458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.803              -0.803 proc:p\|cu_FSM:cu\|Tstep_Q\[0\]  " "   -0.803              -0.803 proc:p\|cu_FSM:cu\|Tstep_Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278550458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558278550458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558278550460 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558278550462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.084 " "Worst-case minimum pulse width slack is -0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278550463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278550463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -8.052 KEY\[1\]  " "   -0.084              -8.052 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278550463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 proc:p\|cu_FSM:cu\|Tstep_Q\[0\]  " "    0.272               0.000 proc:p\|cu_FSM:cu\|Tstep_Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278550463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558278550463 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1558278550475 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p\|cu\|Mux10~1  from: datad  to: combout " "Cell: p\|cu\|Mux10~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558278550629 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1558278550629 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558278550629 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1558278550632 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1558278550632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.667 " "Worst-case setup slack is -3.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278550633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278550633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.667            -314.947 KEY\[1\]  " "   -3.667            -314.947 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278550633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.023              -0.023 proc:p\|cu_FSM:cu\|Tstep_Q\[0\]  " "   -0.023              -0.023 proc:p\|cu_FSM:cu\|Tstep_Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278550633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558278550633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.624 " "Worst-case hold slack is -1.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278550636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278550636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.624             -74.490 KEY\[1\]  " "   -1.624             -74.490 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278550636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.693              -0.693 proc:p\|cu_FSM:cu\|Tstep_Q\[0\]  " "   -0.693              -0.693 proc:p\|cu_FSM:cu\|Tstep_Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278550636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558278550636 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558278550642 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558278550643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.082 " "Worst-case minimum pulse width slack is -0.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278550648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278550648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082              -7.934 KEY\[1\]  " "   -0.082              -7.934 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278550648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 proc:p\|cu_FSM:cu\|Tstep_Q\[0\]  " "    0.304               0.000 proc:p\|cu_FSM:cu\|Tstep_Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558278550648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558278550648 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1558278551854 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1558278551855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5153 " "Peak virtual memory: 5153 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558278551911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 17:09:11 2019 " "Processing ended: Sun May 19 17:09:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558278551911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558278551911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558278551911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1558278551911 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Quartus Prime Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1558278552625 ""}
