Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Dec 12 00:33:10 2022
| Host         : DESKTOP-A6F1ERJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bubble_control_sets_placed.rpt
| Design       : bubble
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              20 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              94 |           33 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                  Enable Signal                  | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | uart_rx_unit/s_next                             | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | uart_tx_unit/s_next                             | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | uart_rx_unit/E[0]                               | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | uart_rx_unit/b_next                             | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | uart_tx_unit/b_next_0                           | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | lec_cnt_unit/E[0]                               | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | ctr_path_unit/E[0]                              | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | ctr_path_unit/FSM_onehot_state_reg_reg[6]_0[0]  | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | ctr_path_unit/Q[3]                              | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | ctr_path_unit/FSM_onehot_state_reg_reg[10]_0[0] | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | ctr_path_unit/Q[2]                              | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | ctr_path_unit/FSM_onehot_state_reg[13]_i_1_n_0  | reset_IBUF       |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG |                                                 | reset_IBUF       |                9 |             20 |         2.22 |
|  clk_IBUF_BUFG | uart_rx_unit/wr                                 |                  |                8 |             32 |         4.00 |
+----------------+-------------------------------------------------+------------------+------------------+----------------+--------------+


