$date
	Fri Nov 27 18:00:02 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_xor_gate $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module d2 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var reg 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#1
1!
1#
#2
0#
1"
#3
0!
1#
#13
