
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read_verilog ../source/top.v;  hierarchy 	-libdir ../source/clk  	-libdir ../source/dds  	-libdir ../source/fifo 	-libdir ../source/i2s  	-libdir ../source/ram  	-libdir ../source/uart;	synth_ice40 -noflatten; 	write_blif fpga-audio.blif; 	write_json fpga-audio.json;' --

1. Executing Verilog-2005 frontend: ../source/top.v
Parsing Verilog input from `../source/top.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing Verilog-2005 frontend: ../source/uart/uart_tx.v
Parsing Verilog input from `../source/uart/uart_tx.v' to AST representation.
Generating RTLIL representation for module `\uart_tx'.
Successfully finished Verilog frontend.
Parameter \CLK_RATE = 24576000

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \CLK_RATE = 24576000
Generating RTLIL representation for module `$paramod\uart_tx\CLK_RATE=24576000'.

2.3. Executing Verilog-2005 frontend: ../source/uart/uart_rx.v
Parsing Verilog input from `../source/uart/uart_rx.v' to AST representation.
Generating RTLIL representation for module `\uart_rx'.
Successfully finished Verilog frontend.
Parameter \CLK_RATE = 24576000

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \CLK_RATE = 24576000
Generating RTLIL representation for module `$paramod\uart_rx\CLK_RATE=24576000'.

2.5. Executing Verilog-2005 frontend: ../source/clk/pll.v
Parsing Verilog input from `../source/clk/pll.v' to AST representation.
Generating RTLIL representation for module `\pll'.
Successfully finished Verilog frontend.

2.6. Executing Verilog-2005 frontend: ../source/i2s/i2s_tx.v
Parsing Verilog input from `../source/i2s/i2s_tx.v' to AST representation.
Generating RTLIL representation for module `\i2s_tx'.
Successfully finished Verilog frontend.
Parameter \DAT_WDTH = 24
Parameter \WS_RATE = 48000
Parameter \SCK_RATE = 3072000
Parameter \CLK_RATE = 24576000

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\i2s_tx'.
Parameter \DAT_WDTH = 24
Parameter \WS_RATE = 48000
Parameter \SCK_RATE = 3072000
Parameter \CLK_RATE = 24576000
Generating RTLIL representation for module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.

2.8. Executing Verilog-2005 frontend: ../source/dds/dds.v
Parsing Verilog input from `../source/dds/dds.v' to AST representation.
Generating RTLIL representation for module `\dds'.
Successfully finished Verilog frontend.
Parameter \DATA_WDTH = 24
Parameter \ADDR_WDTH = 12
Parameter \CNTR_WDTH = 4

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\dds'.
Parameter \DATA_WDTH = 24
Parameter \ADDR_WDTH = 12
Parameter \CNTR_WDTH = 4
Generating RTLIL representation for module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.

2.10. Executing Verilog-2005 frontend: ../source/dds/sine_lookup.v
Parsing Verilog input from `../source/dds/sine_lookup.v' to AST representation.
Generating RTLIL representation for module `\sine_lookup'.
Successfully finished Verilog frontend.
Parameter \DATA_WDTH = 24
Parameter \ADDR_WDTH = 12
Parameter \CNTR_WDTH = 4

2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\sine_lookup'.
Parameter \DATA_WDTH = 24
Parameter \ADDR_WDTH = 12
Parameter \CNTR_WDTH = 4
Generating RTLIL representation for module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.

2.12. Executing Verilog-2005 frontend: ../source/dds/note_lookup.v
Parsing Verilog input from `../source/dds/note_lookup.v' to AST representation.
Generating RTLIL representation for module `\note_lookup'.
Successfully finished Verilog frontend.
Parameter \DATA_WDTH = 16
Parameter \ADDR_WDTH = 7

2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\note_lookup'.
Parameter \DATA_WDTH = 16
Parameter \ADDR_WDTH = 7
Generating RTLIL representation for module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Parameter \DATA_WDTH = 24
Parameter \ADDR_WDTH = 12
Parameter \CNTR_WDTH = 4
Found cached RTLIL representation for module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Parameter \DATA_WDTH = 16
Parameter \ADDR_WDTH = 7
Found cached RTLIL representation for module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.

3. Executing SYNTH_ICE40 pass.

3.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

3.2. Executing HIERARCHY pass (managing design hierarchy).

3.2.1. Finding top of design hierarchy..
root of   0 design levels: $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7
root of   0 design levels: note_lookup         
root of   0 design levels: $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4
root of   0 design levels: sine_lookup         
root of   1 design levels: $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4
root of   1 design levels: dds                 
root of   0 design levels: $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx
root of   0 design levels: i2s_tx              
root of   1 design levels: pll                 
root of   0 design levels: $paramod\uart_rx\CLK_RATE=24576000
root of   0 design levels: uart_rx             
root of   0 design levels: $paramod\uart_tx\CLK_RATE=24576000
root of   0 design levels: uart_tx             
root of   2 design levels: top                 
Automatically selected top as design top module.

3.2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\uart_tx\CLK_RATE=24576000
Used module:     $paramod\uart_rx\CLK_RATE=24576000
Used module:     \pll
Used module:     $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx
Used module:     $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4
Used module:         $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4
Used module:         $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7

3.2.3. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\uart_tx\CLK_RATE=24576000
Used module:     $paramod\uart_rx\CLK_RATE=24576000
Used module:     \pll
Used module:     $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx
Used module:     $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4
Used module:         $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4
Used module:         $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7
Removing unused module `\note_lookup'.
Removing unused module `\sine_lookup'.
Removing unused module `\dds'.
Removing unused module `\i2s_tx'.
Removing unused module `\uart_rx'.
Removing unused module `\uart_tx'.
Removed 6 unused modules.

3.3. Executing PROC pass (convert processes to netlists).

3.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.$proc$../source/dds/note_lookup.v:0$174'.
Removing empty process `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/sine_lookup.v:0$166'.
Cleaned up 0 empty switches.

3.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$../source/i2s/i2s_tx.v:64$122 in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Marked 1 switch rules as full_case in process $proc$../source/i2s/i2s_tx.v:49$115 in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Marked 1 switch rules as full_case in process $proc$../source/i2s/i2s_tx.v:37$109 in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Marked 2 switch rules as full_case in process $proc$../source/uart/uart_rx.v:43$70 in module $paramod\uart_rx\CLK_RATE=24576000.
Marked 2 switch rules as full_case in process $proc$../source/uart/uart_tx.v:34$28 in module $paramod\uart_tx\CLK_RATE=24576000.
Marked 1 switch rules as full_case in process $proc$../source/top.v:88$2 in module top.
Removed a total of 0 dead cases.

3.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 4 redundant assignments.
Promoted 19 assignments to connections.

3.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/dds.v:19$140'.
  Set init value: \sine_lookup = 16'0000000000000000
Found init rule in `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/dds.v:15$139'.
  Set init value: \note_lookup = 7'0000000
Found init rule in `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:34$132'.
  Set init value: \ws_counter = 5'00000
Found init rule in `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:29$131'.
  Set init value: \sck_counter = 2'00
Found init rule in `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:0$130'.
  Set init value: \ws = 1'0
Found init rule in `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:0$129'.
  Set init value: \sck = 1'0
Found init rule in `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:35$84'.
  Set init value: \rx_reg = 4'1111
Found init rule in `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:32$83'.
  Set init value: \serial_counter = 12'100111111111
Found init rule in `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:20$82'.
  Set init value: \state = 5'00000
Found init rule in `$paramod\uart_tx\CLK_RATE=24576000.$proc$../source/uart/uart_tx.v:31$52'.
  Set init value: \serial_counter = 12'100111111111
Found init rule in `$paramod\uart_tx\CLK_RATE=24576000.$proc$../source/uart/uart_tx.v:19$51'.
  Set init value: \state = 2'00

3.3.5. Executing PROC_ARST pass (detect async resets in processes).

3.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.$proc$../source/dds/note_lookup.v:15$171'.
Creating decoders for process `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/sine_lookup.v:32$163'.
Creating decoders for process `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/sine_lookup.v:28$162'.
Creating decoders for process `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/sine_lookup.v:27$159'.
Creating decoders for process `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/dds.v:19$140'.
Creating decoders for process `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/dds.v:15$139'.
Creating decoders for process `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/dds.v:38$137'.
     1/2: $0\sine_lookup[15:0]
     2/2: $0\note_lookup[6:0]
Creating decoders for process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:34$132'.
Creating decoders for process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:29$131'.
Creating decoders for process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:0$130'.
Creating decoders for process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:0$129'.
Creating decoders for process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:64$122'.
     1/3: $0\left_buff[23:0]
     2/3: $0\right_buff[23:0]
     3/3: $0\sd[0:0]
Creating decoders for process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:49$115'.
     1/2: $0\ws_counter[4:0]
     2/2: $0\ws[0:0]
Creating decoders for process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:37$109'.
     1/2: $0\sck[0:0]
     2/2: $0\sck_counter[1:0]
Creating decoders for process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:35$84'.
Creating decoders for process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:32$83'.
Creating decoders for process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:20$82'.
Creating decoders for process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:43$70'.
     1/4: $0\serial_counter[11:0]
     2/4: $0\shift_counter[2:0]
     3/4: $0\shift_register[7:0]
     4/4: $0\state[4:0]
Creating decoders for process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:38$69'.
Creating decoders for process `$paramod\uart_tx\CLK_RATE=24576000.$proc$../source/uart/uart_tx.v:31$52'.
Creating decoders for process `$paramod\uart_tx\CLK_RATE=24576000.$proc$../source/uart/uart_tx.v:19$51'.
Creating decoders for process `$paramod\uart_tx\CLK_RATE=24576000.$proc$../source/uart/uart_tx.v:34$28'.
     1/4: $0\serial_counter[11:0]
     2/4: $0\shift_counter[2:0]
     3/4: $0\shift_register[7:0]
     4/4: $0\state[1:0]
Creating decoders for process `\top.$proc$../source/top.v:88$2'.
     1/4: $0\led1[0:0]
     2/4: $0\led3[0:0]
     3/4: $0\led2[0:0]
     4/4: $0\led4[0:0]

3.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.\sine_addr_inv' from process `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/sine_lookup.v:27$159'.

3.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.\note_value' using process `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.$proc$../source/dds/note_lookup.v:15$171'.
  created $dff cell `$procdff$651' with positive edge clock.
Creating register for signal `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.\sine_data' using process `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/sine_lookup.v:32$163'.
  created $dff cell `$procdff$652' with positive edge clock.
Creating register for signal `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.\delayed_sine_neg' using process `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/sine_lookup.v:28$162'.
  created $dff cell `$procdff$653' with positive edge clock.
Creating register for signal `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.\sine' using process `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/dds.v:38$137'.
  created $dff cell `$procdff$654' with positive edge clock.
Creating register for signal `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.\step_size' using process `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/dds.v:38$137'.
  created $dff cell `$procdff$655' with positive edge clock.
Creating register for signal `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.\note_lookup' using process `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/dds.v:38$137'.
  created $dff cell `$procdff$656' with positive edge clock.
Creating register for signal `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.\sine_lookup' using process `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/dds.v:38$137'.
  created $dff cell `$procdff$657' with positive edge clock.
Creating register for signal `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.\sd' using process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:64$122'.
  created $dff cell `$procdff$658' with positive edge clock.
Creating register for signal `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.\right_buff' using process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:64$122'.
  created $dff cell `$procdff$659' with positive edge clock.
Creating register for signal `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.\left_buff' using process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:64$122'.
  created $dff cell `$procdff$660' with positive edge clock.
Creating register for signal `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.\ws' using process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:49$115'.
  created $dff cell `$procdff$661' with positive edge clock.
Creating register for signal `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.\ws_counter' using process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:49$115'.
  created $dff cell `$procdff$662' with positive edge clock.
Creating register for signal `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.\sck' using process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:37$109'.
  created $dff cell `$procdff$663' with positive edge clock.
Creating register for signal `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.\sck_counter' using process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:37$109'.
  created $dff cell `$procdff$664' with positive edge clock.
Creating register for signal `$paramod\uart_rx\CLK_RATE=24576000.\state' using process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:43$70'.
  created $dff cell `$procdff$665' with positive edge clock.
Creating register for signal `$paramod\uart_rx\CLK_RATE=24576000.\shift_register' using process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:43$70'.
  created $dff cell `$procdff$666' with positive edge clock.
Creating register for signal `$paramod\uart_rx\CLK_RATE=24576000.\shift_counter' using process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:43$70'.
  created $dff cell `$procdff$667' with positive edge clock.
Creating register for signal `$paramod\uart_rx\CLK_RATE=24576000.\serial_counter' using process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:43$70'.
  created $dff cell `$procdff$668' with positive edge clock.
Creating register for signal `$paramod\uart_rx\CLK_RATE=24576000.\rx_reg' using process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:38$69'.
  created $dff cell `$procdff$669' with positive edge clock.
Creating register for signal `$paramod\uart_tx\CLK_RATE=24576000.\state' using process `$paramod\uart_tx\CLK_RATE=24576000.$proc$../source/uart/uart_tx.v:34$28'.
  created $dff cell `$procdff$670' with positive edge clock.
Creating register for signal `$paramod\uart_tx\CLK_RATE=24576000.\shift_register' using process `$paramod\uart_tx\CLK_RATE=24576000.$proc$../source/uart/uart_tx.v:34$28'.
  created $dff cell `$procdff$671' with positive edge clock.
Creating register for signal `$paramod\uart_tx\CLK_RATE=24576000.\shift_counter' using process `$paramod\uart_tx\CLK_RATE=24576000.$proc$../source/uart/uart_tx.v:34$28'.
  created $dff cell `$procdff$672' with positive edge clock.
Creating register for signal `$paramod\uart_tx\CLK_RATE=24576000.\serial_counter' using process `$paramod\uart_tx\CLK_RATE=24576000.$proc$../source/uart/uart_tx.v:34$28'.
  created $dff cell `$procdff$673' with positive edge clock.
Creating register for signal `\top.\led1' using process `\top.$proc$../source/top.v:88$2'.
  created $dff cell `$procdff$674' with positive edge clock.
Creating register for signal `\top.\led2' using process `\top.$proc$../source/top.v:88$2'.
  created $dff cell `$procdff$675' with positive edge clock.
Creating register for signal `\top.\led3' using process `\top.$proc$../source/top.v:88$2'.
  created $dff cell `$procdff$676' with positive edge clock.
Creating register for signal `\top.\led4' using process `\top.$proc$../source/top.v:88$2'.
  created $dff cell `$procdff$677' with positive edge clock.
Creating register for signal `\top.\led5' using process `\top.$proc$../source/top.v:88$2'.
  created $dff cell `$procdff$678' with positive edge clock.

3.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.$proc$../source/dds/note_lookup.v:15$171'.
Removing empty process `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/sine_lookup.v:32$163'.
Removing empty process `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/sine_lookup.v:28$162'.
Removing empty process `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/sine_lookup.v:27$159'.
Removing empty process `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/dds.v:19$140'.
Removing empty process `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/dds.v:15$139'.
Found and cleaned up 2 empty switches in `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/dds.v:38$137'.
Removing empty process `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/dds.v:38$137'.
Removing empty process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:34$132'.
Removing empty process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:29$131'.
Removing empty process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:0$130'.
Removing empty process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:0$129'.
Found and cleaned up 3 empty switches in `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:64$122'.
Removing empty process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:64$122'.
Found and cleaned up 2 empty switches in `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:49$115'.
Removing empty process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:49$115'.
Found and cleaned up 1 empty switch in `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:37$109'.
Removing empty process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:37$109'.
Removing empty process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:35$84'.
Removing empty process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:32$83'.
Removing empty process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:20$82'.
Found and cleaned up 7 empty switches in `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:43$70'.
Removing empty process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:43$70'.
Removing empty process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:38$69'.
Removing empty process `$paramod\uart_tx\CLK_RATE=24576000.$proc$../source/uart/uart_tx.v:31$52'.
Removing empty process `$paramod\uart_tx\CLK_RATE=24576000.$proc$../source/uart/uart_tx.v:19$51'.
Found and cleaned up 6 empty switches in `$paramod\uart_tx\CLK_RATE=24576000.$proc$../source/uart/uart_tx.v:34$28'.
Removing empty process `$paramod\uart_tx\CLK_RATE=24576000.$proc$../source/uart/uart_tx.v:34$28'.
Found and cleaned up 2 empty switches in `\top.$proc$../source/top.v:88$2'.
Removing empty process `top.$proc$../source/top.v:88$2'.
Cleaned up 23 empty switches.

3.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
<suppressed ~4 debug messages>
Optimizing module pll.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
<suppressed ~6 debug messages>
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
<suppressed ~12 debug messages>
Optimizing module top.

3.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 86 unused wires.
<suppressed ~9 debug messages>

3.6. Executing CHECK pass (checking for obvious problems).
checking module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
checking module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
checking module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
checking module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
checking module $paramod\uart_rx\CLK_RATE=24576000..
checking module $paramod\uart_tx\CLK_RATE=24576000..
checking module pll..
checking module top..
found and reported 0 problems.

3.7. Executing OPT pass (performing simple optimizations).

3.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module pll.
Optimizing module top.

3.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
<suppressed ~9 debug messages>
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
<suppressed ~15 debug messages>
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
<suppressed ~42 debug messages>
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
<suppressed ~33 debug messages>
Removed a total of 33 cells.

3.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\uart_rx\CLK_RATE=24576000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$../source/uart/uart_rx.v:83$79.
Running muxtree optimizer on module $paramod\uart_tx\CLK_RATE=24576000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 1 multiplexer ports.
<suppressed ~23 debug messages>

3.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
  Optimizing cells in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
  Optimizing cells in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
  Optimizing cells in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
  Optimizing cells in module $paramod\uart_rx\CLK_RATE=24576000.
  Optimizing cells in module $paramod\uart_tx\CLK_RATE=24576000.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $procmux$627: $auto$opt_reduce.cc:134:opt_mux$680
    New ctrl vector for $pmux cell $procmux$635: $auto$opt_reduce.cc:134:opt_mux$682
    New ctrl vector for $pmux cell $procmux$619: $auto$opt_reduce.cc:134:opt_mux$684
    New ctrl vector for $pmux cell $procmux$644: $auto$opt_reduce.cc:134:opt_mux$686
  Optimizing cells in module \top.
Performed a total of 4 changes.

3.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.7.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $procdff$678 ($dff) from module top.
Replaced 1 DFF cells.

3.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 34 unused wires.
<suppressed ~4 debug messages>

3.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module pll.
Optimizing module top.

3.7.9. Rerunning OPT passes. (Maybe there is more to do..)

3.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\uart_rx\CLK_RATE=24576000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\uart_tx\CLK_RATE=24576000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~23 debug messages>

3.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
  Optimizing cells in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
  Optimizing cells in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
  Optimizing cells in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
  Optimizing cells in module $paramod\uart_rx\CLK_RATE=24576000.
  Optimizing cells in module $paramod\uart_tx\CLK_RATE=24576000.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.7.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module pll.
Optimizing module top.

3.7.16. Finished OPT passes. (There is nothing left to do.)

3.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$sub$../source/i2s/i2s_tx.v:42$112 ($sub).
Removed top 30 bits (of 32) from port Y of cell $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$sub$../source/i2s/i2s_tx.v:42$112 ($sub).
Removed top 31 bits (of 32) from port B of cell $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$sub$../source/i2s/i2s_tx.v:55$118 ($sub).
Removed top 27 bits (of 32) from port Y of cell $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$sub$../source/i2s/i2s_tx.v:55$118 ($sub).
Removed top 28 bits (of 32) from port B of cell $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$lt$../source/i2s/i2s_tx.v:74$123 ($lt).
Removed top 28 bits (of 32) from port B of cell $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$sub$../source/i2s/i2s_tx.v:77$124 ($sub).
Removed top 26 bits (of 32) from port Y of cell $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$sub$../source/i2s/i2s_tx.v:77$124 ($sub).
Removed top 26 bits (of 32) from port B of cell $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$shiftx$../source/i2s/i2s_tx.v:0$125 ($shiftx).
Removed top 26 bits (of 32) from port B of cell $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$shiftx$../source/i2s/i2s_tx.v:0$127 ($shiftx).
Removed top 30 bits (of 32) from wire $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$sub$../source/i2s/i2s_tx.v:42$112_Y.
Removed top 25 address bits (of 32) from memory init port $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.$meminit$\rom$../source/dds/note_lookup.v:0$173 (rom).
Removed top 22 address bits (of 32) from memory init port $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$meminit$\rom$../source/dds/sine_lookup.v:0$165 (rom).
Removed top 8 bits (of 32) from port A of cell $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$not$../source/dds/sine_lookup.v:25$155 ($not).
Removed top 31 bits (of 32) from port B of cell $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$add$../source/dds/sine_lookup.v:25$156 ($add).
Removed top 8 bits (of 32) from mux cell $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$ternary$../source/dds/sine_lookup.v:25$158 ($mux).
Removed top 8 bits (of 32) from port Y of cell $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$add$../source/dds/sine_lookup.v:25$156 ($add).
Removed top 8 bits (of 32) from port A of cell $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$add$../source/dds/sine_lookup.v:25$156 ($add).
Removed top 8 bits (of 32) from port Y of cell $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$not$../source/dds/sine_lookup.v:25$155 ($not).
Removed top 8 bits (of 32) from wire $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$add$../source/dds/sine_lookup.v:25$156_Y.
Removed top 8 bits (of 32) from wire $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$not$../source/dds/sine_lookup.v:25$155_Y.
Removed top 3 bits (of 5) from port B of cell $paramod\uart_rx\CLK_RATE=24576000.$procmux$555_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell $paramod\uart_rx\CLK_RATE=24576000.$procmux$571_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell $paramod\uart_rx\CLK_RATE=24576000.$procmux$577_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell $paramod\uart_rx\CLK_RATE=24576000.$sub$../source/uart/uart_rx.v:51$72 ($sub).
Removed top 20 bits (of 32) from port Y of cell $paramod\uart_rx\CLK_RATE=24576000.$sub$../source/uart/uart_rx.v:51$72 ($sub).
Removed top 2 bits (of 3) from port B of cell $paramod\uart_rx\CLK_RATE=24576000.$eq$../source/uart/uart_rx.v:58$73 ($eq).
Removed top 1 bits (of 2) from mux cell $paramod\uart_rx\CLK_RATE=24576000.$ternary$../source/uart/uart_rx.v:75$75 ($mux).
Removed top 31 bits (of 32) from port B of cell $paramod\uart_rx\CLK_RATE=24576000.$sub$../source/uart/uart_rx.v:76$77 ($sub).
Removed top 28 bits (of 32) from port Y of cell $paramod\uart_rx\CLK_RATE=24576000.$sub$../source/uart/uart_rx.v:76$77 ($sub).
Removed top 29 bits (of 32) from mux cell $paramod\uart_rx\CLK_RATE=24576000.$ternary$../source/uart/uart_rx.v:76$78 ($mux).
Removed top 1 bits (of 4) from port Y of cell $paramod\uart_rx\CLK_RATE=24576000.$sub$../source/uart/uart_rx.v:76$77 ($sub).
Removed top 20 bits (of 32) from wire $paramod\uart_rx\CLK_RATE=24576000.$sub$../source/uart/uart_rx.v:51$72_Y.
Removed top 31 bits (of 32) from port B of cell $paramod\uart_tx\CLK_RATE=24576000.$sub$../source/uart/uart_tx.v:40$31 ($sub).
Removed top 20 bits (of 32) from port Y of cell $paramod\uart_tx\CLK_RATE=24576000.$sub$../source/uart/uart_tx.v:40$31 ($sub).
Removed top 1 bits (of 2) from mux cell $paramod\uart_tx\CLK_RATE=24576000.$ternary$../source/uart/uart_tx.v:63$33 ($mux).
Removed top 31 bits (of 32) from port B of cell $paramod\uart_tx\CLK_RATE=24576000.$sub$../source/uart/uart_tx.v:64$35 ($sub).
Removed top 28 bits (of 32) from port Y of cell $paramod\uart_tx\CLK_RATE=24576000.$sub$../source/uart/uart_tx.v:64$35 ($sub).
Removed top 29 bits (of 32) from mux cell $paramod\uart_tx\CLK_RATE=24576000.$ternary$../source/uart/uart_tx.v:64$36 ($mux).
Removed top 29 bits (of 32) from mux cell $paramod\uart_tx\CLK_RATE=24576000.$ternary$../source/uart/uart_tx.v:72$42 ($mux).
Removed top 1 bits (of 2) from port B of cell $paramod\uart_tx\CLK_RATE=24576000.$procmux$614_CMP0 ($eq).
Removed top 1 bits (of 4) from port Y of cell $paramod\uart_tx\CLK_RATE=24576000.$sub$../source/uart/uart_tx.v:64$35 ($sub).
Removed top 20 bits (of 32) from wire $paramod\uart_tx\CLK_RATE=24576000.$sub$../source/uart/uart_tx.v:40$31_Y.
Removed top 2 bits (of 8) from port B of cell top.$procmux$623_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell top.$procmux$622_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell top.$procmux$621_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell top.$procmux$620_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell top.$procmux$630_CMP0 ($eq).

3.9. Executing PEEPOPT pass (run peephole optimizers).

3.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~4 debug messages>

3.11. Executing SHARE pass (SAT-based resource sharing).

3.12. Executing TECHMAP pass (map to technology primitives).

3.12.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

3.12.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~30 debug messages>

3.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module pll.
Optimizing module top.

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.15. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx:
  creating $macc model for $sub$../source/i2s/i2s_tx.v:42$112 ($sub).
  creating $macc model for $sub$../source/i2s/i2s_tx.v:55$118 ($sub).
  creating $macc model for $sub$../source/i2s/i2s_tx.v:77$124 ($sub).
  creating $alu model for $macc $sub$../source/i2s/i2s_tx.v:77$124.
  creating $alu model for $macc $sub$../source/i2s/i2s_tx.v:55$118.
  creating $alu model for $macc $sub$../source/i2s/i2s_tx.v:42$112.
  creating $alu model for $lt$../source/i2s/i2s_tx.v:74$123 ($lt): new $alu
  creating $alu cell for $lt$../source/i2s/i2s_tx.v:74$123: $auto$alumacc.cc:485:replace_alu$693
  creating $alu cell for $sub$../source/i2s/i2s_tx.v:42$112: $auto$alumacc.cc:485:replace_alu$704
  creating $alu cell for $sub$../source/i2s/i2s_tx.v:55$118: $auto$alumacc.cc:485:replace_alu$707
  creating $alu cell for $sub$../source/i2s/i2s_tx.v:77$124: $auto$alumacc.cc:485:replace_alu$710
  created 4 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4:
  creating $macc model for $add$../source/dds/dds.v:46$138 ($add).
  creating $alu model for $macc $add$../source/dds/dds.v:46$138.
  creating $alu cell for $add$../source/dds/dds.v:46$138: $auto$alumacc.cc:485:replace_alu$713
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4:
  creating $macc model for $add$../source/dds/sine_lookup.v:25$156 ($add).
  creating $alu model for $macc $add$../source/dds/sine_lookup.v:25$156.
  creating $alu cell for $add$../source/dds/sine_lookup.v:25$156: $auto$alumacc.cc:485:replace_alu$716
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\uart_rx\CLK_RATE=24576000:
  creating $macc model for $sub$../source/uart/uart_rx.v:51$72 ($sub).
  creating $macc model for $sub$../source/uart/uart_rx.v:76$77 ($sub).
  creating $alu model for $macc $sub$../source/uart/uart_rx.v:76$77.
  creating $alu model for $macc $sub$../source/uart/uart_rx.v:51$72.
  creating $alu cell for $sub$../source/uart/uart_rx.v:51$72: $auto$alumacc.cc:485:replace_alu$719
  creating $alu cell for $sub$../source/uart/uart_rx.v:76$77: $auto$alumacc.cc:485:replace_alu$722
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\uart_tx\CLK_RATE=24576000:
  creating $macc model for $sub$../source/uart/uart_tx.v:40$31 ($sub).
  creating $macc model for $sub$../source/uart/uart_tx.v:64$35 ($sub).
  creating $alu model for $macc $sub$../source/uart/uart_tx.v:64$35.
  creating $alu model for $macc $sub$../source/uart/uart_tx.v:40$31.
  creating $alu cell for $sub$../source/uart/uart_tx.v:40$31: $auto$alumacc.cc:485:replace_alu$725
  creating $alu cell for $sub$../source/uart/uart_tx.v:64$35: $auto$alumacc.cc:485:replace_alu$728
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module pll:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module top:
  created 0 $alu and 0 $macc cells.

3.16. Executing OPT pass (performing simple optimizations).

3.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
<suppressed ~1 debug messages>
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module pll.
Optimizing module top.

3.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 1 cells.

3.16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\uart_rx\CLK_RATE=24576000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\uart_tx\CLK_RATE=24576000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~23 debug messages>

3.16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
  Optimizing cells in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
  Optimizing cells in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
  Optimizing cells in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
  Optimizing cells in module $paramod\uart_rx\CLK_RATE=24576000.
  Optimizing cells in module $paramod\uart_tx\CLK_RATE=24576000.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.16.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 1 unused cells and 3 unused wires.
<suppressed ~3 debug messages>

3.16.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module pll.
Optimizing module top.

3.16.9. Rerunning OPT passes. (Maybe there is more to do..)

3.16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\uart_rx\CLK_RATE=24576000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\uart_tx\CLK_RATE=24576000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~23 debug messages>

3.16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
  Optimizing cells in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
  Optimizing cells in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
  Optimizing cells in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
  Optimizing cells in module $paramod\uart_rx\CLK_RATE=24576000.
  Optimizing cells in module $paramod\uart_tx\CLK_RATE=24576000.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.16.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.16.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.16.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module pll.
Optimizing module top.

3.16.16. Finished OPT passes. (There is nothing left to do.)

3.17. Executing FSM pass (extract and optimize FSM).

3.17.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking $paramod\uart_rx\CLK_RATE=24576000.state as FSM state register:
    Register has an initialization value.
Not marking $paramod\uart_tx\CLK_RATE=24576000.state as FSM state register:
    Register has an initialization value.

3.17.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.17.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.17.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.17.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.17.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.17.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.18. Executing OPT pass (performing simple optimizations).

3.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module pll.
Optimizing module top.

3.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.18.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.18.5. Finished fast OPT passes.

3.19. Executing MEMORY pass.

3.19.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

3.19.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memrd$\rom$../source/dds/note_lookup.v:16$172' in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7': merged data $dff to cell.
Checking cell `$memrd$\rom$../source/dds/sine_lookup.v:33$164' in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4': merged data $dff to cell.

3.19.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 2 unused cells and 4 unused wires.
<suppressed ~4 debug messages>

3.19.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.19.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.19.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\rom' in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7':
  $meminit$\rom$../source/dds/note_lookup.v:0$173 ($meminit)
  $memrd$\rom$../source/dds/note_lookup.v:16$172 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\rom' in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4':
  $meminit$\rom$../source/dds/sine_lookup.v:0$165 ($meminit)
  $memrd$\rom$../source/dds/sine_lookup.v:33$164 ($memrd)

3.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.21. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.rom:
  Properties: ports=1 bits=2048 rports=1 wports=0 dbits=16 abits=7 words=128
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=128 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=128 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=128 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=384 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3072 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=896 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1920 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=384 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=896 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1920 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=384 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=896 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1920 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=25, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=50, cells=1, acells=1
    Selected rule 1.1 with efficiency 50.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: rom.0.0.0
Processing $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.rom:
  Properties: ports=1 bits=24576 rports=1 wports=0 dbits=24 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=75
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=75
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=75
    Rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=75
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=12, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=6, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=6, acells=2
    Efficiency for rule 1.1: efficiency=75, cells=8, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: rom.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: rom.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: rom.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: rom.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: rom.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: rom.5.0.0

3.22. Executing TECHMAP pass (map to technology primitives).

3.22.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

3.22.2. Continuing TECHMAP pass.
Using template $paramod$25967e0114e41bde094bbb4d569bb887acf2f751\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$708869f4acf3d18afffc320c4738e82f023f9ed5\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$6b9f15ab716c5546615db0f6f9d0793095e0a1b2\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$f757cb0785142f9cf219c475229062996548755f\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$e60413b1145b04c505ac31ef8d07167bbec45fbe\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$57a205f237f67d25f4eb041c3fea76288088f4f1\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$a7428817fca5d7fedc12f4930684c47b03aff92b\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$7faea0c0a6e1e154c47a45065a161bd45d8cb218\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$04df1e44ae594a1d77f0dc9d3c474675297b9daa\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$6150c7322fc317501a9acdec43a21db177329f87\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$c254c6b2b2980726c620641ab553e6b92543054b\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$6974b6d2bcf91a0ca9a07890a95f0482e4bff26a\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$d34432ff7d1689a672d82c5e98f773bc31dab1a4\$__ICE40_RAM4K_M0 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$e72a81241743dc040600401b0436798814dd8394\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~472 debug messages>

3.23. Executing ICE40_BRAMINIT pass.

3.24. Executing OPT pass (performing simple optimizations).

3.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
<suppressed ~6 debug messages>
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
<suppressed ~46 debug messages>
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
<suppressed ~1 debug messages>
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
<suppressed ~1 debug messages>
Optimizing module pll.
Optimizing module top.

3.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.24.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 3 unused cells and 174 unused wires.
<suppressed ~8 debug messages>

3.24.5. Finished fast OPT passes.

3.25. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

3.26. Executing OPT pass (performing simple optimizations).

3.26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module pll.
Optimizing module top.

3.26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.26.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\uart_rx\CLK_RATE=24576000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\uart_tx\CLK_RATE=24576000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~23 debug messages>

3.26.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
  Optimizing cells in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
  Optimizing cells in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
  Optimizing cells in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
  Optimizing cells in module $paramod\uart_rx\CLK_RATE=24576000.
  Optimizing cells in module $paramod\uart_tx\CLK_RATE=24576000.
    Consolidated identical input bits for $mux cell $ternary$../source/uart/uart_tx.v:71$39:
      Old ports: A=2'11, B=2'00, Y=$ternary$../source/uart/uart_tx.v:71$39_Y
      New ports: A=1'1, B=1'0, Y=$ternary$../source/uart/uart_tx.v:71$39_Y [0]
      New connections: $ternary$../source/uart/uart_tx.v:71$39_Y [1] = $ternary$../source/uart/uart_tx.v:71$39_Y [0]
  Optimizing cells in module $paramod\uart_tx\CLK_RATE=24576000.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 1 changes.

3.26.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.26.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.26.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.26.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module pll.
Optimizing module top.

3.26.9. Rerunning OPT passes. (Maybe there is more to do..)

3.26.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\uart_rx\CLK_RATE=24576000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\uart_tx\CLK_RATE=24576000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~23 debug messages>

3.26.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
  Optimizing cells in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
  Optimizing cells in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
  Optimizing cells in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
  Optimizing cells in module $paramod\uart_rx\CLK_RATE=24576000.
  Optimizing cells in module $paramod\uart_tx\CLK_RATE=24576000.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.26.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.26.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.26.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.26.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module pll.
Optimizing module top.

3.26.16. Finished OPT passes. (There is nothing left to do.)

3.27. Executing ICE40_WRAPCARRY pass (wrap carries).

3.28. Executing TECHMAP pass (map to technology primitives).

3.28.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.28.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

3.28.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=1\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=12\B_WIDTH=1\Y_WIDTH=12 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=4 for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=4 for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=1\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=1\Y_WIDTH=2 for cells of type $alu.
Using template $paramod$3f0ecdef151918fd9eeba2cfb7a02da1018df760\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
Using template $paramod$d7435f80cc257d933cdf8fb2120ccd97e9a19d21\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$8ac8a4949991d46abddac886049bdb67ffd2ac0e\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$023186f8ed31e89dc1e5b4c6d259e028485372eb\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$2d03ba234b20dfc6980d10af12ca9f536dd049d2\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:c08d05912d1e39f5af2283514e07ff6555712512$paramod$55a1d5b5334d04c89e63505d16368e03d94dee57\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=24\Y_WIDTH=24 for cells of type $alu.
No more expansions possible.
<suppressed ~842 debug messages>

3.29. Executing OPT pass (performing simple optimizations).

3.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
<suppressed ~56 debug messages>
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
<suppressed ~16 debug messages>
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
<suppressed ~73 debug messages>
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
<suppressed ~127 debug messages>
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
<suppressed ~79 debug messages>
Optimizing module pll.
Optimizing module top.
<suppressed ~40 debug messages>

3.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
<suppressed ~15 debug messages>
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
<suppressed ~27 debug messages>
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
<suppressed ~12 debug messages>
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
<suppressed ~87 debug messages>
Removed a total of 47 cells.

3.29.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 64 unused cells and 432 unused wires.
<suppressed ~71 debug messages>

3.29.5. Finished fast OPT passes.

3.30. Executing ICE40_OPT pass (performing simple optimizations).

3.30.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$auto$alumacc.cc:485:replace_alu$693.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$693.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$auto$alumacc.cc:485:replace_alu$707.slice[0].carry: CO=\ws_counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$auto$alumacc.cc:485:replace_alu$710.slice[0].carry: CO=\ws_counter [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$auto$alumacc.cc:485:replace_alu$710.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$710.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$auto$alumacc.cc:485:replace_alu$716.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$716.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\uart_rx\CLK_RATE=24576000.$auto$alumacc.cc:485:replace_alu$719.slice[0].carry: CO=\serial_counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\uart_rx\CLK_RATE=24576000.$auto$alumacc.cc:485:replace_alu$722.slice[0].carry: CO=\shift_counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\uart_tx\CLK_RATE=24576000.$auto$alumacc.cc:485:replace_alu$725.slice[0].carry: CO=\serial_counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\uart_tx\CLK_RATE=24576000.$auto$alumacc.cc:485:replace_alu$728.slice[0].carry: CO=\shift_counter [0]

3.30.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
<suppressed ~4 debug messages>
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module pll.
Optimizing module top.

3.30.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.30.4. Executing OPT_RMDFF pass (remove dff with constant values).

3.30.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 2 unused cells and 5 unused wires.
<suppressed ~3 debug messages>

3.30.6. Rerunning OPT passes. (Removed registers in this run.)

3.30.7. Running ICE40 specific optimizations.

3.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module pll.
Optimizing module top.

3.30.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.30.10. Executing OPT_RMDFF pass (remove dff with constant values).

3.30.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.30.12. Finished OPT passes. (There is nothing left to do.)

3.31. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1749 to $_DFFE_PP_ for $0\sd[0:0] -> \sd.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1750 to $_DFFE_PP_ for $0\right_buff[23:0] [0] -> \right_buff [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1751 to $_DFFE_PP_ for $0\right_buff[23:0] [1] -> \right_buff [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1752 to $_DFFE_PP_ for $0\right_buff[23:0] [2] -> \right_buff [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1753 to $_DFFE_PP_ for $0\right_buff[23:0] [3] -> \right_buff [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1754 to $_DFFE_PP_ for $0\right_buff[23:0] [4] -> \right_buff [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1755 to $_DFFE_PP_ for $0\right_buff[23:0] [5] -> \right_buff [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1756 to $_DFFE_PP_ for $0\right_buff[23:0] [6] -> \right_buff [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1757 to $_DFFE_PP_ for $0\right_buff[23:0] [7] -> \right_buff [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1758 to $_DFFE_PP_ for $0\right_buff[23:0] [8] -> \right_buff [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1759 to $_DFFE_PP_ for $0\right_buff[23:0] [9] -> \right_buff [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1760 to $_DFFE_PP_ for $0\right_buff[23:0] [10] -> \right_buff [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1761 to $_DFFE_PP_ for $0\right_buff[23:0] [11] -> \right_buff [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1762 to $_DFFE_PP_ for $0\right_buff[23:0] [12] -> \right_buff [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1763 to $_DFFE_PP_ for $0\right_buff[23:0] [13] -> \right_buff [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1764 to $_DFFE_PP_ for $0\right_buff[23:0] [14] -> \right_buff [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1765 to $_DFFE_PP_ for $0\right_buff[23:0] [15] -> \right_buff [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1766 to $_DFFE_PP_ for $0\right_buff[23:0] [16] -> \right_buff [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1767 to $_DFFE_PP_ for $0\right_buff[23:0] [17] -> \right_buff [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1768 to $_DFFE_PP_ for $0\right_buff[23:0] [18] -> \right_buff [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1769 to $_DFFE_PP_ for $0\right_buff[23:0] [19] -> \right_buff [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1770 to $_DFFE_PP_ for $0\right_buff[23:0] [20] -> \right_buff [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1771 to $_DFFE_PP_ for $0\right_buff[23:0] [21] -> \right_buff [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1772 to $_DFFE_PP_ for $0\right_buff[23:0] [22] -> \right_buff [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1773 to $_DFFE_PP_ for $0\right_buff[23:0] [23] -> \right_buff [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1774 to $_DFFE_PP_ for $0\left_buff[23:0] [0] -> \left_buff [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1775 to $_DFFE_PP_ for $0\left_buff[23:0] [1] -> \left_buff [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1776 to $_DFFE_PP_ for $0\left_buff[23:0] [2] -> \left_buff [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1777 to $_DFFE_PP_ for $0\left_buff[23:0] [3] -> \left_buff [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1778 to $_DFFE_PP_ for $0\left_buff[23:0] [4] -> \left_buff [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1779 to $_DFFE_PP_ for $0\left_buff[23:0] [5] -> \left_buff [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1780 to $_DFFE_PP_ for $0\left_buff[23:0] [6] -> \left_buff [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1781 to $_DFFE_PP_ for $0\left_buff[23:0] [7] -> \left_buff [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1782 to $_DFFE_PP_ for $0\left_buff[23:0] [8] -> \left_buff [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1783 to $_DFFE_PP_ for $0\left_buff[23:0] [9] -> \left_buff [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1784 to $_DFFE_PP_ for $0\left_buff[23:0] [10] -> \left_buff [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1785 to $_DFFE_PP_ for $0\left_buff[23:0] [11] -> \left_buff [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1786 to $_DFFE_PP_ for $0\left_buff[23:0] [12] -> \left_buff [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1787 to $_DFFE_PP_ for $0\left_buff[23:0] [13] -> \left_buff [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1788 to $_DFFE_PP_ for $0\left_buff[23:0] [14] -> \left_buff [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1789 to $_DFFE_PP_ for $0\left_buff[23:0] [15] -> \left_buff [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1790 to $_DFFE_PP_ for $0\left_buff[23:0] [16] -> \left_buff [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1791 to $_DFFE_PP_ for $0\left_buff[23:0] [17] -> \left_buff [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1792 to $_DFFE_PP_ for $0\left_buff[23:0] [18] -> \left_buff [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1793 to $_DFFE_PP_ for $0\left_buff[23:0] [19] -> \left_buff [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1794 to $_DFFE_PP_ for $0\left_buff[23:0] [20] -> \left_buff [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1795 to $_DFFE_PP_ for $0\left_buff[23:0] [21] -> \left_buff [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1796 to $_DFFE_PP_ for $0\left_buff[23:0] [22] -> \left_buff [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1797 to $_DFFE_PP_ for $0\left_buff[23:0] [23] -> \left_buff [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1798 to $_DFFE_PP_ for $0\ws[0:0] -> \ws.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1799 to $_DFFE_PP_ for $0\ws_counter[4:0] [0] -> \ws_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1800 to $_DFFE_PP_ for $0\ws_counter[4:0] [1] -> \ws_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1801 to $_DFFE_PP_ for $0\ws_counter[4:0] [2] -> \ws_counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1802 to $_DFFE_PP_ for $0\ws_counter[4:0] [3] -> \ws_counter [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1803 to $_DFFE_PP_ for $0\ws_counter[4:0] [4] -> \ws_counter [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1804 to $_DFFE_PP_ for $0\sck[0:0] -> \sck.
Transforming FF to FF+Enable cells in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2030 to $_DFFE_PP_ for $0\note_lookup[6:0] [0] -> \note_lookup [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2031 to $_DFFE_PP_ for $0\note_lookup[6:0] [1] -> \note_lookup [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2032 to $_DFFE_PP_ for $0\note_lookup[6:0] [2] -> \note_lookup [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2033 to $_DFFE_PP_ for $0\note_lookup[6:0] [3] -> \note_lookup [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2034 to $_DFFE_PP_ for $0\note_lookup[6:0] [4] -> \note_lookup [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2035 to $_DFFE_PP_ for $0\note_lookup[6:0] [5] -> \note_lookup [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2036 to $_DFFE_PP_ for $0\note_lookup[6:0] [6] -> \note_lookup [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2037 to $_DFFE_PP_ for $0\sine_lookup[15:0] [0] -> \sine_lookup [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2038 to $_DFFE_PP_ for $0\sine_lookup[15:0] [1] -> \sine_lookup [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2039 to $_DFFE_PP_ for $0\sine_lookup[15:0] [2] -> \sine_lookup [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2040 to $_DFFE_PP_ for $0\sine_lookup[15:0] [3] -> \sine_lookup [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2041 to $_DFFE_PP_ for $0\sine_lookup[15:0] [4] -> \sine_lookup [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2042 to $_DFFE_PP_ for $0\sine_lookup[15:0] [5] -> \sine_lookup [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2043 to $_DFFE_PP_ for $0\sine_lookup[15:0] [6] -> \sine_lookup [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2044 to $_DFFE_PP_ for $0\sine_lookup[15:0] [7] -> \sine_lookup [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2045 to $_DFFE_PP_ for $0\sine_lookup[15:0] [8] -> \sine_lookup [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2046 to $_DFFE_PP_ for $0\sine_lookup[15:0] [9] -> \sine_lookup [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2047 to $_DFFE_PP_ for $0\sine_lookup[15:0] [10] -> \sine_lookup [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2048 to $_DFFE_PP_ for $0\sine_lookup[15:0] [11] -> \sine_lookup [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2049 to $_DFFE_PP_ for $0\sine_lookup[15:0] [12] -> \sine_lookup [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2050 to $_DFFE_PP_ for $0\sine_lookup[15:0] [13] -> \sine_lookup [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2051 to $_DFFE_PP_ for $0\sine_lookup[15:0] [14] -> \sine_lookup [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2052 to $_DFFE_PP_ for $0\sine_lookup[15:0] [15] -> \sine_lookup [15].
Transforming FF to FF+Enable cells in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7:
Transforming FF to FF+Enable cells in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4:
Transforming FF to FF+Enable cells in module $paramod\uart_rx\CLK_RATE=24576000:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1466 to $_DFFE_PP_ for $0\state[4:0] [0] -> \state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1467 to $_DFFE_PP_ for $0\state[4:0] [1] -> \state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1468 to $_DFFE_PP_ for $0\state[4:0] [2] -> \state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1469 to $_DFFE_PP_ for $0\state[4:0] [3] -> \state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1470 to $_DFFE_PP_ for $0\state[4:0] [4] -> \state [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1471 to $_DFFE_PP_ for $0\shift_register[7:0] [0] -> \shift_register [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1472 to $_DFFE_PP_ for $0\shift_register[7:0] [1] -> \shift_register [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1473 to $_DFFE_PP_ for $0\shift_register[7:0] [2] -> \shift_register [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1474 to $_DFFE_PP_ for $0\shift_register[7:0] [3] -> \shift_register [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1475 to $_DFFE_PP_ for $0\shift_register[7:0] [4] -> \shift_register [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1476 to $_DFFE_PP_ for $0\shift_register[7:0] [5] -> \shift_register [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1477 to $_DFFE_PP_ for $0\shift_register[7:0] [6] -> \shift_register [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1478 to $_DFFE_PP_ for $0\shift_register[7:0] [7] -> \shift_register [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1479 to $_DFFE_PP_ for $0\shift_counter[2:0] [0] -> \shift_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1480 to $_DFFE_PP_ for $0\shift_counter[2:0] [1] -> \shift_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1481 to $_DFFE_PP_ for $0\shift_counter[2:0] [2] -> \shift_counter [2].
Transforming FF to FF+Enable cells in module $paramod\uart_tx\CLK_RATE=24576000:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1118 to $_DFFE_PP_ for $0\state[1:0] [0] -> \state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1119 to $_DFFE_PP_ for $0\state[1:0] [1] -> \state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1120 to $_DFFE_PP_ for $0\shift_register[7:0] [0] -> \shift_register [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1121 to $_DFFE_PP_ for $0\shift_register[7:0] [1] -> \shift_register [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1122 to $_DFFE_PP_ for $0\shift_register[7:0] [2] -> \shift_register [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1123 to $_DFFE_PP_ for $0\shift_register[7:0] [3] -> \shift_register [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1124 to $_DFFE_PP_ for $0\shift_register[7:0] [4] -> \shift_register [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1125 to $_DFFE_PP_ for $0\shift_register[7:0] [5] -> \shift_register [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1126 to $_DFFE_PP_ for $0\shift_register[7:0] [6] -> \shift_register [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1127 to $_DFFE_PP_ for $0\shift_register[7:0] [7] -> \shift_register [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1128 to $_DFFE_PP_ for $0\shift_counter[2:0] [0] -> \shift_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1129 to $_DFFE_PP_ for $0\shift_counter[2:0] [1] -> \shift_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1130 to $_DFFE_PP_ for $0\shift_counter[2:0] [2] -> \shift_counter [2].
Transforming FF to FF+Enable cells in module pll:
Transforming FF to FF+Enable cells in module top:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$970 to $_DFFE_PP_ for $0\led1[0:0] -> \led1.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$971 to $_DFFE_PP_ for $0\led2[0:0] -> \led2.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$972 to $_DFFE_PP_ for $0\led3[0:0] -> \led3.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$973 to $_DFFE_PP_ for $0\led4[0:0] -> \led4.

3.32. Executing TECHMAP pass (map to technology primitives).

3.32.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

3.32.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~183 debug messages>

3.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
<suppressed ~115 debug messages>
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
<suppressed ~46 debug messages>
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
<suppressed ~56 debug messages>
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
<suppressed ~26 debug messages>
Optimizing module pll.
Optimizing module top.
<suppressed ~8 debug messages>

3.34. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$auto$alumacc.cc:485:replace_alu$707.slice[0].carry ($lut).
Mapping $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$auto$alumacc.cc:485:replace_alu$710.slice[0].carry ($lut).
Mapping $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$auto$alumacc.cc:485:replace_alu$716.slice[0].carry ($lut).
Mapping $paramod\uart_rx\CLK_RATE=24576000.$auto$alumacc.cc:485:replace_alu$719.slice[0].carry ($lut).
Mapping $paramod\uart_rx\CLK_RATE=24576000.$auto$alumacc.cc:485:replace_alu$722.slice[0].carry ($lut).
Mapping $paramod\uart_tx\CLK_RATE=24576000.$auto$alumacc.cc:485:replace_alu$728.slice[0].carry ($lut).
Mapping $paramod\uart_tx\CLK_RATE=24576000.$auto$alumacc.cc:485:replace_alu$725.slice[0].carry ($lut).

3.35. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1806 (SB_DFF): \sck_counter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1805 (SB_DFF): \sck_counter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1798 (SB_DFFE): \ws = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1800 (SB_DFFE): \ws_counter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1801 (SB_DFFE): \ws_counter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1802 (SB_DFFE): \ws_counter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1799 (SB_DFFE): \ws_counter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1804 (SB_DFFE): \sck = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1803 (SB_DFFE): \ws_counter [4] = 0
Handling FF init values in $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2037 (SB_DFFE): \sine_lookup [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2052 (SB_DFFE): \sine_lookup [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2031 (SB_DFFE): \note_lookup [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2032 (SB_DFFE): \note_lookup [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2033 (SB_DFFE): \note_lookup [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2034 (SB_DFFE): \note_lookup [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2035 (SB_DFFE): \note_lookup [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2030 (SB_DFFE): \note_lookup [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2036 (SB_DFFE): \note_lookup [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2038 (SB_DFFE): \sine_lookup [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2039 (SB_DFFE): \sine_lookup [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2040 (SB_DFFE): \sine_lookup [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2041 (SB_DFFE): \sine_lookup [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2042 (SB_DFFE): \sine_lookup [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2043 (SB_DFFE): \sine_lookup [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2044 (SB_DFFE): \sine_lookup [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2045 (SB_DFFE): \sine_lookup [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2046 (SB_DFFE): \sine_lookup [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2047 (SB_DFFE): \sine_lookup [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2048 (SB_DFFE): \sine_lookup [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2049 (SB_DFFE): \sine_lookup [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2050 (SB_DFFE): \sine_lookup [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2051 (SB_DFFE): \sine_lookup [14] = 0
Handling FF init values in $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Handling FF init values in $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Handling FF init values in $paramod\uart_rx\CLK_RATE=24576000.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1493 (SB_DFF): \serial_counter [11] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1494 (SB_DFF): \rx_reg [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1466 (SB_DFFE): \state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1467 (SB_DFFE): \state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1468 (SB_DFFE): \state [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1469 (SB_DFFE): \state [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1470 (SB_DFFE): \state [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1483 (SB_DFF): \serial_counter [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1484 (SB_DFF): \serial_counter [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1485 (SB_DFF): \serial_counter [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1486 (SB_DFF): \serial_counter [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1487 (SB_DFF): \serial_counter [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1488 (SB_DFF): \serial_counter [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1489 (SB_DFF): \serial_counter [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1490 (SB_DFF): \serial_counter [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1491 (SB_DFF): \serial_counter [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1492 (SB_DFF): \serial_counter [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1495 (SB_DFF): \rx_reg [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1496 (SB_DFF): \rx_reg [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1497 (SB_DFF): \rx_reg [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1482 (SB_DFF): \serial_counter [0] = 1
Handling FF init values in $paramod\uart_tx\CLK_RATE=24576000.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1142 (SB_DFF): \serial_counter [11] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1131 (SB_DFF): \serial_counter [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1118 (SB_DFFE): \state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1119 (SB_DFFE): \state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1132 (SB_DFF): \serial_counter [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1133 (SB_DFF): \serial_counter [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1134 (SB_DFF): \serial_counter [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1135 (SB_DFF): \serial_counter [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1136 (SB_DFF): \serial_counter [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1137 (SB_DFF): \serial_counter [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1138 (SB_DFF): \serial_counter [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1139 (SB_DFF): \serial_counter [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1140 (SB_DFF): \serial_counter [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1141 (SB_DFF): \serial_counter [10] = 0
Handling FF init values in pll.
Handling FF init values in top.

3.36. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
  Merging $auto$simplemap.cc:277:simplemap_mux$1628 (A=1'1, B=$auto$wreduce.cc:460:run$687 [1], S=$auto$simplemap.cc:168:logic_reduce$1687) into $auto$simplemap.cc:420:simplemap_dff$1806 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1626 (A=1'0, B=$ternary$../source/i2s/i2s_tx.v:77$128_Y, S=$auto$rtlil.cc:1933:Or$701) into $auto$simplemap.cc:420:simplemap_dff$1749 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1627 (A=1'1, B=$auto$rtlil.cc:2060:NotGate$2248, S=$auto$simplemap.cc:168:logic_reduce$1687) into $auto$simplemap.cc:420:simplemap_dff$1805 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1621 (A=1'1, B=$sub$../source/i2s/i2s_tx.v:55$118_Y [1], S=$auto$simplemap.cc:168:logic_reduce$1703) into $auto$simplemap.cc:420:simplemap_dff$1800 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1622 (A=1'1, B=$sub$../source/i2s/i2s_tx.v:55$118_Y [2], S=$auto$simplemap.cc:168:logic_reduce$1703) into $auto$simplemap.cc:420:simplemap_dff$1801 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1623 (A=1'1, B=$sub$../source/i2s/i2s_tx.v:55$118_Y [3], S=$auto$simplemap.cc:168:logic_reduce$1703) into $auto$simplemap.cc:420:simplemap_dff$1802 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1620 (A=1'1, B=$auto$simplemap.cc:309:simplemap_lut$3400, S=$auto$simplemap.cc:168:logic_reduce$1703) into $auto$simplemap.cc:420:simplemap_dff$1799 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1624 (A=1'1, B=$sub$../source/i2s/i2s_tx.v:55$118_Y [4], S=$auto$simplemap.cc:168:logic_reduce$1703) into $auto$simplemap.cc:420:simplemap_dff$1803 (SB_DFFE).
Merging set/reset $_MUX_ cells into SB_FFs in $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Merging set/reset $_MUX_ cells into SB_FFs in $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Merging set/reset $_MUX_ cells into SB_FFs in $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Merging set/reset $_MUX_ cells into SB_FFs in $paramod\uart_rx\CLK_RATE=24576000.
  Merging $auto$simplemap.cc:277:simplemap_mux$1323 (A=1'0, B=$procmux$545_Y [9], S=$auto$simplemap.cc:168:logic_reduce$1403) into $auto$simplemap.cc:420:simplemap_dff$1491 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1324 (A=1'1, B=$procmux$545_Y [10], S=$auto$simplemap.cc:168:logic_reduce$1403) into $auto$simplemap.cc:420:simplemap_dff$1492 (SB_DFF).
Merging set/reset $_MUX_ cells into SB_FFs in $paramod\uart_tx\CLK_RATE=24576000.
  Merging $auto$simplemap.cc:277:simplemap_mux$1094 (A=$auto$wreduce.cc:460:run$691 [9], B=1'0, S=$logic_or$../source/uart/uart_tx.v:37$30_Y) into $auto$simplemap.cc:420:simplemap_dff$1140 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1095 (A=$auto$wreduce.cc:460:run$691 [10], B=1'0, S=$logic_or$../source/uart/uart_tx.v:37$30_Y) into $auto$simplemap.cc:420:simplemap_dff$1141 (SB_DFF).
Merging set/reset $_MUX_ cells into SB_FFs in pll.
Merging set/reset $_MUX_ cells into SB_FFs in top.

3.37. Executing ICE40_OPT pass (performing simple optimizations).

3.37.1. Running ICE40 specific optimizations.

3.37.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
<suppressed ~29 debug messages>
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
<suppressed ~17 debug messages>
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
<suppressed ~47 debug messages>
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
<suppressed ~49 debug messages>
Optimizing module pll.
Optimizing module top.

3.37.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
<suppressed ~39 debug messages>
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
<suppressed ~102 debug messages>
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
<suppressed ~9 debug messages>
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 51 cells.

3.37.4. Executing OPT_RMDFF pass (remove dff with constant values).

3.37.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 13 unused cells and 1005 unused wires.
<suppressed ~19 debug messages>

3.37.6. Rerunning OPT passes. (Removed registers in this run.)

3.37.7. Running ICE40 specific optimizations.

3.37.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
<suppressed ~1 debug messages>
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module pll.
Optimizing module top.

3.37.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.37.10. Executing OPT_RMDFF pass (remove dff with constant values).

3.37.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.37.12. Rerunning OPT passes. (Removed registers in this run.)

3.37.13. Running ICE40 specific optimizations.

3.37.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module pll.
Optimizing module top.

3.37.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.37.16. Executing OPT_RMDFF pass (remove dff with constant values).

3.37.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.37.18. Finished OPT passes. (There is nothing left to do.)

3.38. Executing TECHMAP pass (map to technology primitives).

3.38.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

3.38.2. Continuing TECHMAP pass.
No more expansions possible.

3.39. Executing ABC pass (technology mapping using ABC).

3.39.1. Extracting gate netlist of module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx' to `<abc-temp-dir>/input.blif'..
Extracted 77 gates and 136 wires to a netlist network with 59 inputs and 16 outputs.

3.39.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      17.
ABC: Participating nodes from both networks       =      36.
ABC: Participating nodes from the first network   =      16. (  30.19 % of nodes)
ABC: Participating nodes from the second network  =      20. (  37.74 % of nodes)
ABC: Node pairs (any polarity)                    =      16. (  30.19 % of names can be moved)
ABC: Node pairs (same polarity)                   =      16. (  30.19 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       52
ABC RESULTS:        internal signals:       61
ABC RESULTS:           input signals:       59
ABC RESULTS:          output signals:       16
Removing temp directory.

3.39.2. Extracting gate netlist of module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.39.3. Extracting gate netlist of module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.39.4. Extracting gate netlist of module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4' to `<abc-temp-dir>/input.blif'..
Extracted 67 gates and 126 wires to a netlist network with 59 inputs and 57 outputs.

3.39.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      58.
ABC: Participating nodes from both networks       =     114.
ABC: Participating nodes from the first network   =      57. (  98.28 % of nodes)
ABC: Participating nodes from the second network  =      57. (  98.28 % of nodes)
ABC: Node pairs (any polarity)                    =      57. (  98.28 % of names can be moved)
ABC: Node pairs (same polarity)                   =      57. (  98.28 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.4.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       57
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       59
ABC RESULTS:          output signals:       57
Removing temp directory.

3.39.5. Extracting gate netlist of module `$paramod\uart_rx\CLK_RATE=24576000' to `<abc-temp-dir>/input.blif'..
Extracted 158 gates and 198 wires to a netlist network with 38 inputs and 37 outputs.

3.39.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      43.
ABC: Participating nodes from both networks       =     129.
ABC: Participating nodes from the first network   =      45. (  83.33 % of nodes)
ABC: Participating nodes from the second network  =      84. ( 155.56 % of nodes)
ABC: Node pairs (any polarity)                    =      45. (  83.33 % of names can be moved)
ABC: Node pairs (same polarity)                   =      43. (  79.63 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.5.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       50
ABC RESULTS:        internal signals:      123
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       37
Removing temp directory.

3.39.6. Extracting gate netlist of module `$paramod\uart_tx\CLK_RATE=24576000' to `<abc-temp-dir>/input.blif'..
Extracted 156 gates and 203 wires to a netlist network with 45 inputs and 39 outputs.

3.39.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      50.
ABC: Participating nodes from both networks       =     121.
ABC: Participating nodes from the first network   =      50. (  71.43 % of nodes)
ABC: Participating nodes from the second network  =      71. ( 101.43 % of nodes)
ABC: Node pairs (any polarity)                    =      50. (  71.43 % of names can be moved)
ABC: Node pairs (same polarity)                   =      50. (  71.43 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.6.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       68
ABC RESULTS:        internal signals:      119
ABC RESULTS:           input signals:       45
ABC RESULTS:          output signals:       39
Removing temp directory.

3.39.7. Extracting gate netlist of module `\pll' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.39.8. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 43 gates and 53 wires to a netlist network with 10 inputs and 5 outputs.

3.39.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =       8.
ABC: Participating nodes from both networks       =      18.
ABC: Participating nodes from the first network   =       7. (  58.33 % of nodes)
ABC: Participating nodes from the second network  =      11. (  91.67 % of nodes)
ABC: Node pairs (any polarity)                    =       7. (  58.33 % of names can be moved)
ABC: Node pairs (same polarity)                   =       5. (  41.67 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.8.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       11
ABC RESULTS:        internal signals:       38
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        5
Removing temp directory.

3.40. Executing ICE40_WRAPCARRY pass (wrap carries).

3.41. Executing TECHMAP pass (map to technology primitives).

3.41.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

3.41.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 12 unused cells and 482 unused wires.

3.42. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:       57
  1-LUT                8
  2-LUT               11
  3-LUT                2
  4-LUT               36

Eliminating LUTs.
Number of LUTs:       57
  1-LUT                8
  2-LUT               11
  3-LUT                2
  4-LUT               36

Combining LUTs.
Number of LUTs:       57
  1-LUT                8
  2-LUT               11
  3-LUT                2
  4-LUT               36
Discovering LUTs.
Number of LUTs:       16
  2-LUT                1
  3-LUT               15

Eliminating LUTs.
Number of LUTs:       16
  2-LUT                1
  3-LUT               15

Combining LUTs.
Number of LUTs:       16
  2-LUT                1
  3-LUT               15
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:       80
  1-LUT               24
  2-LUT               33
  3-LUT               23

Eliminating LUTs.
Number of LUTs:       80
  1-LUT               24
  2-LUT               33
  3-LUT               23

Combining LUTs.
Number of LUTs:       56
  1-LUT               23
  2-LUT               10
  3-LUT                1
  4-LUT               22
Discovering LUTs.
Number of LUTs:       63
  1-LUT               12
  2-LUT               20
  3-LUT               21
  4-LUT               10

Eliminating LUTs.
Number of LUTs:       63
  1-LUT               12
  2-LUT               20
  3-LUT               21
  4-LUT               10

Combining LUTs.
Number of LUTs:       51
  1-LUT               11
  2-LUT                7
  3-LUT               14
  4-LUT               19
Discovering LUTs.
Number of LUTs:       81
  1-LUT               11
  2-LUT               27
  3-LUT               14
  4-LUT               29

Eliminating LUTs.
Number of LUTs:       81
  1-LUT               11
  2-LUT               27
  3-LUT               14
  4-LUT               29

Combining LUTs.
Number of LUTs:       71
  1-LUT               10
  2-LUT                9
  3-LUT               23
  4-LUT               29
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:       11
  2-LUT                3
  3-LUT                3
  4-LUT                5

Eliminating LUTs.
Number of LUTs:       11
  2-LUT                3
  3-LUT                3
  4-LUT                5

Combining LUTs.
Number of LUTs:       11
  2-LUT                3
  3-LUT                3
  4-LUT                5

Eliminated 0 LUTs.
Combined 46 LUTs.
<suppressed ~1754 debug messages>

3.43. Executing TECHMAP pass (map to technology primitives).

3.43.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

3.43.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010001000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011100010100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111111000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111011100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101001100110 for cells of type $lut.
No more expansions possible.
<suppressed ~1120 debug messages>
Removed 0 unused cells and 568 unused wires.

3.44. Executing AUTONAME pass.
Renamed 684 objects in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx (17 iterations).
Renamed 127 objects in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4 (4 iterations).
Renamed 180 objects in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4 (6 iterations).
Renamed 740 objects in module $paramod\uart_rx\CLK_RATE=24576000 (20 iterations).
Renamed 809 objects in module $paramod\uart_tx\CLK_RATE=24576000 (18 iterations).
Renamed 58 objects in module top (6 iterations).
<suppressed ~723 debug messages>

3.45. Executing HIERARCHY pass (managing design hierarchy).

3.45.1. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4
Used module:         $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7
Used module:         $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4
Used module:     $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx
Used module:     \pll
Used module:     $paramod\uart_rx\CLK_RATE=24576000
Used module:     $paramod\uart_tx\CLK_RATE=24576000

3.45.2. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4
Used module:         $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7
Used module:         $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4
Used module:     $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx
Used module:     \pll
Used module:     $paramod\uart_rx\CLK_RATE=24576000
Used module:     $paramod\uart_tx\CLK_RATE=24576000
Removed 0 unused modules.

3.46. Printing statistics.

=== $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx ===

   Number of wires:                 67
   Number of wire bits:            203
   Number of public wires:          67
   Number of public wire bits:     203
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                122
     SB_CARRY                        7
     SB_DFFE                        50
     SB_DFFESR                       1
     SB_DFFESS                       5
     SB_DFFSS                        2
     SB_LUT4                        57

=== $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4 ===

   Number of wires:                 12
   Number of wire bits:            145
   Number of public wires:          12
   Number of public wire bits:     145
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 96
     $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7      1
     $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4      1
     SB_CARRY                       15
     SB_DFF                         40
     SB_DFFE                        23
     SB_LUT4                        16

=== $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7 ===

   Number of wires:                  3
   Number of wire bits:             24
   Number of public wires:           3
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     SB_RAM40_4K                     1

=== $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4 ===

   Number of wires:                 40
   Number of wire bits:            235
   Number of public wires:          40
   Number of public wire bits:     235
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 85
     SB_CARRY                       22
     SB_DFF                          1
     SB_LUT4                        56
     SB_RAM40_4K                     6

=== $paramod\uart_rx\CLK_RATE=24576000 ===

   Number of wires:                 63
   Number of wire bits:            116
   Number of public wires:          63
   Number of public wire bits:     116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 94
     SB_CARRY                       11
     SB_DFF                         14
     SB_DFFE                        16
     SB_DFFSR                        1
     SB_DFFSS                        1
     SB_LUT4                        51

=== $paramod\uart_tx\CLK_RATE=24576000 ===

   Number of wires:                 70
   Number of wire bits:            152
   Number of public wires:          70
   Number of public wire bits:     152
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                107
     SB_CARRY                       11
     SB_DFF                         10
     SB_DFFE                        13
     SB_DFFSR                        2
     SB_LUT4                        71

=== pll ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     SB_PLL40_CORE                   1

=== top ===

   Number of wires:                 29
   Number of wire bits:             59
   Number of public wires:          29
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx      1
     $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4      1
     $paramod\uart_rx\CLK_RATE=24576000      1
     $paramod\uart_tx\CLK_RATE=24576000      1
     SB_DFFE                         4
     SB_LUT4                        11
     pll                             1

=== design hierarchy ===

   top                               1
     $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx      1
     $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4      1
       $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7      1
       $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4      1
     $paramod\uart_rx\CLK_RATE=24576000      1
     $paramod\uart_tx\CLK_RATE=24576000      1
     pll                             1

   Number of wires:                287
   Number of wire bits:            937
   Number of public wires:         287
   Number of public wire bits:     937
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                519
     SB_CARRY                       66
     SB_DFF                         65
     SB_DFFE                       106
     SB_DFFESR                       1
     SB_DFFESS                       5
     SB_DFFSR                        3
     SB_DFFSS                        3
     SB_LUT4                       262
     SB_PLL40_CORE                   1
     SB_RAM40_4K                     7

3.47. Executing CHECK pass (checking for obvious problems).
checking module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
checking module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
checking module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
checking module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
checking module $paramod\uart_rx\CLK_RATE=24576000..
checking module $paramod\uart_tx\CLK_RATE=24576000..
checking module pll..
checking module top..
found and reported 0 problems.

4. Executing BLIF backend.

5. Executing JSON backend.

End of script. Logfile hash: e2080ec385, CPU: user 0.56s system 0.04s, MEM: 143.63 MB peak
Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 31% 7x techmap (0 sec), 14% 19x read_verilog (0 sec), ...
