// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
//
// ===========================================================

`timescale 1 ns / 1 ps

(* CORE_GENERATION_INFO="ptcalc_top,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu11eg-ffvf1517-3-e,HLS_INPUT_CLOCK=3.125000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.680000,HLS_SYN_LAT=23,HLS_SYN_TPT=4,HLS_SYN_MEM=26,HLS_SYN_DSP=22,HLS_SYN_FF=3108,HLS_SYN_LUT=3175,HLS_VERSION=2019_2_1}" *)

module ptcalc_top (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        pl2ptcalc_V,
        sf2ptcalc_inn_V,
        sf2ptcalc_mid_V,
        sf2ptcalc_out_V,
        ptcalc2mtc_V,
        ptcalc2mtc_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [62:0] pl2ptcalc_V;
input  [62:0] sf2ptcalc_inn_V;
input  [62:0] sf2ptcalc_mid_V;
input  [62:0] sf2ptcalc_out_V;
output  [53:0] ptcalc2mtc_V;
output   ptcalc2mtc_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state8_pp0_stage3_iter1;
wire    ap_block_state12_pp0_stage3_iter2;
wire    ap_block_state16_pp0_stage3_iter3;
wire    ap_block_state20_pp0_stage3_iter4;
reg    ptcalc2mtc_V_1_ack_in;
reg    ap_block_state24_pp0_stage3_iter5;
reg    ap_block_pp0_stage3_11001;
reg   [62:0] pl2ptcalc_V_0_data_reg;
reg    pl2ptcalc_V_0_vld_reg;
reg    pl2ptcalc_V_0_ack_out;
reg   [62:0] sf2ptcalc_inn_V_0_data_reg;
reg    sf2ptcalc_inn_V_0_vld_reg;
reg    sf2ptcalc_inn_V_0_ack_out;
reg   [62:0] sf2ptcalc_mid_V_0_data_reg;
reg    sf2ptcalc_mid_V_0_vld_reg;
reg    sf2ptcalc_mid_V_0_ack_out;
reg   [62:0] sf2ptcalc_out_V_0_data_reg;
reg    sf2ptcalc_out_V_0_vld_reg;
reg    sf2ptcalc_out_V_0_ack_out;
reg   [53:0] ptcalc2mtc_V_1_data_reg;
reg   [53:0] ptcalc2mtc_V_1_data_in;
reg    ptcalc2mtc_V_1_vld_reg;
reg    ptcalc2mtc_V_1_vld_in;
wire   [11:0] rsp_table_V_address0;
reg    rsp_table_V_ce0;
wire   [6:0] rsp_table_V_q0;
wire   [11:0] eta_table_V_address0;
reg    eta_table_V_ce0;
wire   [14:0] eta_table_V_q0;
reg   [6:0] params_a_2s_table_V_address0;
reg    params_a_2s_table_V_ce0;
wire   [15:0] params_a_2s_table_V_q0;
reg   [8:0] params_p_2s_table_V_address0;
reg    params_p_2s_table_V_ce0;
wire   [18:0] params_p_2s_table_V_q0;
reg   [8:0] params_p_2s_table_V_address1;
reg    params_p_2s_table_V_ce1;
wire   [18:0] params_p_2s_table_V_q1;
reg   [7:0] params_e_2s_table_V_address0;
reg    params_e_2s_table_V_ce0;
wire   [20:0] params_e_2s_table_V_q0;
reg   [5:0] params_a_3s_table_V_address0;
reg    params_a_3s_table_V_ce0;
wire   [23:0] params_a_3s_table_V_q0;
reg   [7:0] params_p_3s_table_V_address0;
reg    params_p_3s_table_V_ce0;
wire   [18:0] params_p_3s_table_V_q0;
reg   [7:0] params_p_3s_table_V_address1;
reg    params_p_3s_table_V_ce1;
wire   [18:0] params_p_3s_table_V_q1;
reg   [6:0] params_e_3s_table_V_address0;
reg    params_e_3s_table_V_ce0;
wire   [18:0] params_e_3s_table_V_q0;
wire   [11:0] inv_table_2_V_address0;
reg    inv_table_2_V_ce0;
wire   [29:0] inv_table_2_V_q0;
wire   [11:0] inv_table_V_address0;
reg    inv_table_V_ce0;
wire   [22:0] inv_table_V_q0;
reg   [11:0] empty_37_reg_801;
reg   [21:0] p_Val2_17_reg_819;
reg   [17:0] p_Val2_18_reg_837;
reg   [17:0] p_Val2_18_reg_837_pp0_iter3_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_state13_pp0_stage0_iter3;
wire    ap_block_state17_pp0_stage0_iter4;
wire    ap_block_state21_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] do_2s_assign_reg_872;
reg   [0:0] do_2s_assign_reg_872_pp0_iter3_reg;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_state10_pp0_stage1_iter2;
wire    ap_block_state14_pp0_stage1_iter3;
wire    ap_block_state18_pp0_stage1_iter4;
wire    ap_block_state22_pp0_stage1_iter5;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] do_2s_assign_reg_872_pp0_iter4_reg;
reg   [4:0] reg_956;
wire   [0:0] tmp_V_fu_972_p3;
wire   [0:0] ret_V_3_fu_1188_p2;
wire   [2:0] p_Result_89_fu_1212_p4;
reg   [4:0] reg_956_pp0_iter1_reg;
reg   [4:0] reg_960;
reg   [4:0] reg_960_pp0_iter1_reg;
reg   [4:0] reg_964;
reg   [4:0] reg_964_pp0_iter1_reg;
wire   [18:0] grp_fu_948_p3;
reg  signed [18:0] reg_968;
reg   [0:0] tmp_V_reg_3712;
reg   [0:0] tmp_V_reg_3712_pp0_iter2_reg;
reg   [0:0] ret_V_3_reg_3762;
reg   [0:0] ret_V_3_reg_3762_pp0_iter2_reg;
reg   [2:0] p_Result_89_reg_3785;
reg   [2:0] p_Result_89_reg_3785_pp0_iter2_reg;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_state11_pp0_stage2_iter2;
wire    ap_block_state15_pp0_stage2_iter3;
wire    ap_block_state19_pp0_stage2_iter4;
wire    ap_block_state23_pp0_stage2_iter5;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] tmp_V_reg_3712_pp0_iter3_reg;
reg   [0:0] ret_V_3_reg_3762_pp0_iter3_reg;
reg   [2:0] p_Result_89_reg_3785_pp0_iter3_reg;
reg   [0:0] tmp_V_reg_3712_pp0_iter1_reg;
reg   [0:0] tmp_V_reg_3712_pp0_iter4_reg;
reg   [0:0] tmp_V_reg_3712_pp0_iter5_reg;
wire   [20:0] tmp_V_1_fu_980_p4;
reg   [20:0] tmp_V_1_reg_3717;
reg   [20:0] tmp_V_1_reg_3717_pp0_iter1_reg;
reg   [20:0] tmp_V_1_reg_3717_pp0_iter2_reg;
reg   [20:0] tmp_V_1_reg_3717_pp0_iter3_reg;
reg   [20:0] tmp_V_1_reg_3717_pp0_iter4_reg;
reg   [20:0] tmp_V_1_reg_3717_pp0_iter5_reg;
reg   [0:0] tmp_V_2_reg_3725;
reg   [0:0] tmp_V_2_reg_3725_pp0_iter1_reg;
reg   [0:0] tmp_V_2_reg_3725_pp0_iter2_reg;
reg   [0:0] tmp_V_2_reg_3725_pp0_iter3_reg;
wire   [15:0] p_Val2_s_fu_1076_p4;
reg   [15:0] p_Val2_s_reg_3730;
reg   [15:0] p_Val2_s_36_reg_3737;
reg   [12:0] tmp_6_reg_3742;
reg   [12:0] tmp_6_reg_3742_pp0_iter1_reg;
reg   [12:0] tmp_9_reg_3747;
reg   [12:0] tmp_9_reg_3747_pp0_iter1_reg;
reg   [12:0] tmp_s_reg_3752;
reg   [12:0] tmp_s_reg_3752_pp0_iter1_reg;
reg   [7:0] tmp_7_reg_3757;
reg   [7:0] tmp_7_reg_3757_pp0_iter1_reg;
reg   [7:0] tmp_7_reg_3757_pp0_iter2_reg;
reg   [7:0] tmp_7_reg_3757_pp0_iter3_reg;
reg   [0:0] ret_V_3_reg_3762_pp0_iter1_reg;
reg   [0:0] ret_V_3_reg_3762_pp0_iter4_reg;
reg   [0:0] ret_V_3_reg_3762_pp0_iter5_reg;
wire   [0:0] p_Repl2_s_fu_1194_p2;
reg   [0:0] p_Repl2_s_reg_3767;
reg   [0:0] p_Repl2_s_reg_3767_pp0_iter1_reg;
reg   [0:0] p_Repl2_s_reg_3767_pp0_iter2_reg;
reg   [0:0] p_Repl2_s_reg_3767_pp0_iter3_reg;
reg   [0:0] p_Repl2_s_reg_3767_pp0_iter4_reg;
reg   [0:0] p_Repl2_s_reg_3767_pp0_iter5_reg;
wire   [0:0] data_valid_mid_V_fu_1200_p2;
reg   [0:0] data_valid_mid_V_reg_3773;
reg   [0:0] data_valid_mid_V_reg_3773_pp0_iter1_reg;
reg   [0:0] data_valid_mid_V_reg_3773_pp0_iter2_reg;
reg   [0:0] data_valid_mid_V_reg_3773_pp0_iter3_reg;
reg   [0:0] data_valid_mid_V_reg_3773_pp0_iter4_reg;
reg   [0:0] data_valid_mid_V_reg_3773_pp0_iter5_reg;
wire   [0:0] p_Repl2_15_fu_1206_p2;
reg   [0:0] p_Repl2_15_reg_3779;
reg   [0:0] p_Repl2_15_reg_3779_pp0_iter1_reg;
reg   [0:0] p_Repl2_15_reg_3779_pp0_iter2_reg;
reg   [0:0] p_Repl2_15_reg_3779_pp0_iter3_reg;
reg   [0:0] p_Repl2_15_reg_3779_pp0_iter4_reg;
reg   [0:0] p_Repl2_15_reg_3779_pp0_iter5_reg;
reg   [2:0] p_Result_89_reg_3785_pp0_iter1_reg;
reg   [2:0] p_Result_89_reg_3785_pp0_iter4_reg;
reg   [2:0] p_Result_89_reg_3785_pp0_iter5_reg;
wire   [3:0] trunc_ln647_6_fu_1222_p1;
reg   [3:0] trunc_ln647_6_reg_3789;
reg   [3:0] trunc_ln647_6_reg_3789_pp0_iter1_reg;
wire   [3:0] trunc_ln647_7_fu_1226_p1;
reg   [3:0] trunc_ln647_7_reg_3794;
reg   [3:0] trunc_ln647_7_reg_3794_pp0_iter1_reg;
wire   [3:0] trunc_ln647_8_fu_1230_p1;
reg   [3:0] trunc_ln647_8_reg_3799;
reg   [3:0] trunc_ln647_8_reg_3799_pp0_iter1_reg;
wire   [10:0] sub_ln1192_fu_1254_p2;
reg   [10:0] sub_ln1192_reg_3804;
wire   [15:0] sub_ln728_fu_1260_p2;
reg   [15:0] sub_ln728_reg_3809;
wire   [3:0] trunc_ln647_4_fu_1266_p1;
reg   [3:0] trunc_ln647_4_reg_3814;
reg   [3:0] trunc_ln647_4_reg_3814_pp0_iter1_reg;
wire   [3:0] trunc_ln647_5_fu_1270_p1;
reg   [3:0] trunc_ln647_5_reg_3819;
reg   [3:0] trunc_ln647_5_reg_3819_pp0_iter1_reg;
wire   [3:0] trunc_ln647_2_fu_1274_p1;
reg   [3:0] trunc_ln647_2_reg_3824;
reg   [3:0] trunc_ln647_2_reg_3824_pp0_iter1_reg;
wire   [3:0] trunc_ln647_3_fu_1278_p1;
reg   [3:0] trunc_ln647_3_reg_3829;
reg   [3:0] trunc_ln647_3_reg_3829_pp0_iter1_reg;
wire   [3:0] trunc_ln647_fu_1282_p1;
reg   [3:0] trunc_ln647_reg_3834;
reg   [3:0] trunc_ln647_reg_3834_pp0_iter1_reg;
wire   [3:0] trunc_ln647_1_fu_1286_p1;
reg   [3:0] trunc_ln647_1_reg_3839;
reg   [3:0] trunc_ln647_1_reg_3839_pp0_iter1_reg;
wire  signed [43:0] ret_V_35_fu_3617_p2;
reg  signed [43:0] ret_V_35_reg_3844;
reg   [0:0] p_Result_43_reg_3849;
wire   [11:0] ibin_V_fu_1390_p3;
reg   [11:0] ibin_V_reg_3854;
wire  signed [41:0] ret_V_36_fu_3624_p2;
reg  signed [41:0] ret_V_36_reg_3859;
reg  signed [21:0] p_Val2_16_reg_3869;
reg   [6:0] p_Val2_60_reg_3874;
wire   [30:0] mul_ln68_3_fu_3630_p2;
reg   [30:0] mul_ln68_3_reg_3879;
wire   [30:0] mul_ln68_2_fu_3636_p2;
reg   [30:0] mul_ln68_2_reg_3884;
wire   [30:0] mul_ln68_1_fu_3642_p2;
reg   [30:0] mul_ln68_1_reg_3889;
wire   [30:0] mul_ln68_fu_3648_p2;
reg   [30:0] mul_ln68_reg_3894;
wire  signed [28:0] ret_V_38_fu_3654_p2;
reg  signed [28:0] ret_V_38_reg_3899;
reg   [17:0] trunc_ln180_3_reg_3904;
wire   [11:0] p_Result_95_fu_1512_p1;
wire   [14:0] p_Result_96_fu_1524_p1;
wire  signed [21:0] sext_ln703_3_fu_1534_p1;
wire   [11:0] p_Result_93_fu_1553_p1;
wire   [14:0] p_Result_94_fu_1565_p1;
wire  signed [21:0] sext_ln703_2_fu_1575_p1;
wire   [11:0] p_Result_91_fu_1594_p1;
wire   [14:0] p_Result_92_fu_1606_p1;
wire  signed [21:0] sext_ln703_1_fu_1616_p1;
wire   [14:0] p_Result_98_fu_1637_p4;
wire   [3:0] select_ln118_fu_1803_p3;
reg   [3:0] select_ln118_reg_3974;
reg   [0:0] p_Val2_68_reg_3979;
reg   [0:0] p_Val2_68_reg_3979_pp0_iter2_reg;
reg   [0:0] p_Val2_68_reg_3979_pp0_iter3_reg;
reg   [0:0] p_Val2_68_reg_3979_pp0_iter4_reg;
wire   [21:0] sub_ln703_fu_1819_p2;
reg   [21:0] sub_ln703_reg_3985;
wire   [0:0] icmp_ln879_4_fu_1831_p2;
reg   [0:0] icmp_ln879_4_reg_3990;
wire   [0:0] icmp_ln879_6_fu_1847_p2;
reg   [0:0] icmp_ln879_6_reg_3995;
wire   [0:0] icmp_ln879_8_fu_1871_p2;
reg   [0:0] icmp_ln879_8_reg_4000;
wire   [0:0] or_ln55_fu_1885_p2;
reg   [0:0] or_ln55_reg_4005;
wire   [0:0] icmp_ln879_10_fu_1905_p2;
reg   [0:0] icmp_ln879_10_reg_4010;
wire   [0:0] icmp_ln879_12_fu_1943_p2;
reg   [0:0] icmp_ln879_12_reg_4015;
wire   [0:0] icmp_ln879_13_fu_1971_p2;
reg   [0:0] icmp_ln879_13_reg_4020;
wire   [0:0] icmp_ln879_16_fu_2011_p2;
reg   [0:0] icmp_ln879_16_reg_4026;
wire   [0:0] or_ln63_fu_2025_p2;
reg   [0:0] or_ln63_reg_4031;
wire   [0:0] icmp_ln879_18_fu_2045_p2;
reg   [0:0] icmp_ln879_18_reg_4036;
wire   [0:0] or_ln65_fu_2059_p2;
reg   [0:0] or_ln65_reg_4041;
wire   [4:0] select_ln132_fu_2324_p3;
reg   [4:0] select_ln132_reg_4046;
wire   [0:0] icmp_ln879_43_fu_2332_p2;
reg   [0:0] icmp_ln879_43_reg_4051;
wire   [0:0] icmp_ln879_44_fu_2338_p2;
reg   [0:0] icmp_ln879_44_reg_4056;
wire   [0:0] icmp_ln879_45_fu_2344_p2;
reg   [0:0] icmp_ln879_45_reg_4062;
wire   [0:0] icmp_ln879_46_fu_2350_p2;
reg   [0:0] icmp_ln879_46_reg_4067;
wire   [0:0] icmp_ln879_47_fu_2356_p2;
reg   [0:0] icmp_ln879_47_reg_4073;
wire   [0:0] icmp_ln879_48_fu_2362_p2;
reg   [0:0] icmp_ln879_48_reg_4078;
wire   [0:0] icmp_ln879_49_fu_2368_p2;
reg   [0:0] icmp_ln879_49_reg_4084;
wire   [0:0] or_ln70_fu_2394_p2;
reg   [0:0] or_ln70_reg_4089;
wire   [0:0] icmp_ln879_50_fu_2440_p2;
reg   [0:0] icmp_ln879_50_reg_4094;
wire   [4:0] select_ln879_1_fu_2516_p3;
reg   [4:0] select_ln879_1_reg_4100;
wire   [0:0] icmp_ln879_51_fu_2524_p2;
reg   [0:0] icmp_ln879_51_reg_4106;
wire   [5:0] select_ln879_4_fu_2876_p3;
reg   [5:0] select_ln879_4_reg_4122;
reg   [5:0] select_ln879_4_reg_4122_pp0_iter3_reg;
wire   [6:0] index_a_V_fu_2884_p3;
reg   [6:0] index_a_V_reg_4128;
wire   [29:0] p_Val2_62_fu_2902_p3;
reg   [29:0] p_Val2_62_reg_4144;
wire   [9:0] index_p_V_fu_2924_p2;
reg   [9:0] index_p_V_reg_4149;
wire   [10:0] zext_ln215_1_fu_2945_p1;
reg   [10:0] zext_ln215_1_reg_4160;
wire   [23:0] p_Val2_63_fu_2973_p3;
reg  signed [23:0] p_Val2_63_reg_4191;
reg   [15:0] params_a_2s_table_V_3_reg_4196;
reg   [23:0] params_a_3s_table_V_3_reg_4211;
wire   [18:0] empty_41_fu_3015_p3;
reg  signed [18:0] empty_41_reg_4236;
reg   [18:0] params_p_2s_table_V_5_reg_4241;
reg   [18:0] params_p_2s_table_V_9_reg_4246;
reg   [18:0] params_p_3s_table_V_5_reg_4251;
reg   [18:0] params_p_3s_table_V_9_reg_4256;
wire   [52:0] grp_fu_3009_p2;
reg   [52:0] ret_V_39_reg_4261;
reg  signed [11:0] p_Val2_40_reg_4286;
wire  signed [14:0] phimod_V_4_fu_3103_p3;
reg  signed [14:0] phimod_V_4_reg_4292;
reg   [18:0] params_p_2s_table_V_1_reg_4298;
reg   [18:0] params_p_3s_table_V_1_reg_4303;
wire  signed [30:0] sext_ln1352_fu_3110_p1;
reg  signed [30:0] sext_ln1352_reg_4308;
wire  signed [30:0] ret_V_42_fu_3660_p2;
reg  signed [30:0] ret_V_42_reg_4313;
wire  signed [30:0] ret_V_43_fu_3666_p2;
reg  signed [30:0] ret_V_43_reg_4318;
wire  signed [30:0] ret_V_41_fu_3672_p2;
reg  signed [30:0] ret_V_41_reg_4323;
wire   [23:0] p_Val2_64_fu_3162_p2;
reg  signed [23:0] p_Val2_64_reg_4328;
wire   [23:0] p_Val2_65_fu_3168_p2;
reg  signed [23:0] p_Val2_65_reg_4333;
wire  signed [29:0] ret_V_44_fu_3677_p2;
reg  signed [29:0] ret_V_44_reg_4338;
wire  signed [38:0] ret_V_45_fu_3683_p2;
reg  signed [38:0] ret_V_45_reg_4348;
wire  signed [41:0] ret_V_46_fu_3689_p2;
reg  signed [41:0] ret_V_46_reg_4353;
wire   [20:0] add_ln700_fu_3236_p2;
reg   [20:0] add_ln700_reg_4358;
reg   [11:0] ibin_V_1_reg_4363;
wire   [7:0] index_e_V_fu_3252_p3;
reg   [7:0] index_e_V_reg_4368;
wire  signed [11:0] p_Val2_50_fu_3326_p2;
reg  signed [11:0] p_Val2_50_reg_4385;
reg  signed [11:0] p_Val2_50_reg_4385_pp0_iter5_reg;
wire   [20:0] empty_44_fu_3350_p3;
reg  signed [20:0] empty_44_reg_4406;
wire   [53:0] p_Result_87_fu_3358_p4;
reg   [14:0] p_Val2_52_reg_4416;
wire   [20:0] empty_43_fu_3382_p3;
reg  signed [20:0] empty_43_reg_4431;
wire  signed [32:0] sext_ln1352_5_fu_3390_p1;
reg  signed [32:0] sext_ln1352_5_reg_4436;
wire  signed [32:0] ret_V_49_fu_3695_p2;
reg  signed [32:0] ret_V_49_reg_4441;
reg   [11:0] tmp_16_reg_4446;
wire   [53:0] p_Result_88_fu_3406_p4;
wire  signed [32:0] ret_V_48_fu_3701_p2;
reg  signed [32:0] ret_V_48_reg_4466;
wire   [23:0] p_Val2_66_fu_3448_p2;
reg  signed [23:0] p_Val2_66_reg_4471;
wire   [53:0] p_Result_90_fu_3454_p7;
wire   [20:0] p_Val2_44_fu_3471_p3;
reg   [20:0] p_Val2_44_reg_4481;
reg   [20:0] tmp_12_reg_4486;
wire  signed [38:0] ret_V_50_fu_3706_p2;
reg  signed [38:0] ret_V_50_reg_4491;
wire   [53:0] p_Result_19_fu_3597_p11;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage3_subdone;
reg   [11:0] ap_phi_mux_empty_37_phi_fu_805_p10;
wire   [11:0] p_Result_97_fu_1629_p4;
reg   [11:0] ap_phi_reg_pp0_iter1_empty_37_reg_801;
wire   [11:0] ap_phi_reg_pp0_iter0_empty_37_reg_801;
reg   [21:0] ap_phi_mux_p_Val2_17_phi_fu_823_p10;
reg   [21:0] ap_phi_reg_pp0_iter1_p_Val2_17_reg_819;
wire   [21:0] ap_phi_reg_pp0_iter0_p_Val2_17_reg_819;
wire   [17:0] ap_phi_reg_pp0_iter0_p_Val2_18_reg_837;
reg   [17:0] ap_phi_reg_pp0_iter1_p_Val2_18_reg_837;
reg   [17:0] ap_phi_reg_pp0_iter2_p_Val2_18_reg_837;
wire   [14:0] ap_phi_reg_pp0_iter0_empty_reg_855;
reg   [14:0] ap_phi_reg_pp0_iter1_empty_reg_855;
reg   [14:0] ap_phi_reg_pp0_iter2_empty_reg_855;
wire   [0:0] ap_phi_reg_pp0_iter0_do_2s_assign_reg_872;
reg   [0:0] ap_phi_reg_pp0_iter1_do_2s_assign_reg_872;
reg   [0:0] ap_phi_reg_pp0_iter2_do_2s_assign_reg_872;
wire   [1:0] ap_phi_reg_pp0_iter0_p_Val2_61_reg_895;
reg   [1:0] ap_phi_reg_pp0_iter1_p_Val2_61_reg_895;
reg   [1:0] ap_phi_reg_pp0_iter2_p_Val2_61_reg_895;
reg   [1:0] ap_phi_reg_pp0_iter3_p_Val2_61_reg_895;
reg   [1:0] ap_phi_reg_pp0_iter4_p_Val2_61_reg_895;
reg   [1:0] ap_phi_reg_pp0_iter5_p_Val2_61_reg_895;
wire   [63:0] zext_ln544_fu_1409_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln544_14_fu_2606_p1;
wire   [63:0] zext_ln544_15_fu_2661_p1;
wire   [63:0] zext_ln544_2_fu_2892_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln544_3_fu_2939_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln544_7_fu_2955_p1;
wire   [63:0] zext_ln544_9_fu_2967_p1;
wire   [63:0] zext_ln544_6_fu_2986_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln544_8_fu_2997_p1;
wire   [63:0] zext_ln544_4_fu_3023_p1;
wire   [63:0] zext_ln544_5_fu_3033_p1;
wire   [63:0] zext_ln544_13_fu_3265_p1;
wire   [63:0] zext_ln544_1_fu_3331_p1;
wire   [63:0] zext_ln544_11_fu_3340_p1;
wire   [63:0] zext_ln544_12_fu_3372_p1;
wire   [63:0] zext_ln544_10_fu_3415_p1;
reg    ap_block_pp0_stage3_01001;
reg    ap_block_pp0_stage0_01001;
wire    ap_block_pp0_stage1_01001;
wire    ap_block_pp0_stage2_01001;
reg   [0:0] grp_fu_948_p0;
wire   [20:0] tmp_V_6_fu_1022_p4;
wire   [0:0] tmp_V_3_fu_998_p3;
wire   [0:0] icmp_ln879_fu_1146_p2;
wire   [20:0] tmp_V_7_fu_1032_p4;
wire   [0:0] tmp_V_4_fu_1006_p3;
wire   [0:0] icmp_ln879_1_fu_1158_p2;
wire   [20:0] tmp_V_8_fu_1042_p4;
wire   [0:0] tmp_V_5_fu_1014_p3;
wire   [0:0] icmp_ln879_2_fu_1170_p2;
wire   [0:0] data_valid_out_V_1_fu_1176_p2;
wire   [0:0] data_valid_inn_V_1_fu_1152_p2;
wire   [0:0] or_ln144_fu_1182_p2;
wire   [0:0] data_valid_mid_V_2_fu_1164_p2;
wire   [0:0] tmp_V_9_fu_1052_p3;
wire   [0:0] tmp_V_10_fu_1060_p3;
wire   [0:0] tmp_V_11_fu_1068_p3;
wire   [10:0] trunc_ln1_fu_1234_p4;
wire   [10:0] trunc_ln728_1_fu_1244_p4;
wire   [15:0] z_out_V_fu_1096_p4;
wire  signed [27:0] p_Val2_59_fu_1290_p3;
wire  signed [15:0] p_Result_99_fu_1308_p4;
wire   [15:0] xs_V_1_fu_1317_p2;
reg   [15:0] p_Result_100_fu_1323_p4;
wire   [15:0] p_Val2_13_fu_1333_p3;
wire   [1:0] trunc_ln851_fu_1348_p1;
wire   [12:0] p_Result_12_fu_1352_p3;
wire   [11:0] trunc_ln2_fu_1366_p4;
wire   [0:0] icmp_ln851_fu_1360_p2;
wire   [11:0] add_ln851_fu_1376_p2;
wire   [0:0] p_Result_44_fu_1340_p3;
wire   [11:0] select_ln851_fu_1382_p3;
wire   [21:0] tmp_8_fu_1413_p4;
wire   [22:0] lhs_V_fu_1422_p3;
wire   [22:0] shl_ln_fu_1402_p3;
wire   [22:0] ret_V_37_fu_1430_p2;
wire   [13:0] theta_inn_V_fu_1458_p3;
wire   [13:0] theta_mid_V_fu_1469_p3;
wire   [13:0] theta_out_V_fu_1480_p3;
wire   [7:0] tmp_4_fu_1506_p3;
wire   [9:0] tmp_5_fu_1516_p3;
wire   [14:0] zext_ln703_2_fu_1487_p1;
wire   [14:0] zext_ln703_1_fu_1476_p1;
wire   [14:0] deflection_V_2_fu_1528_p2;
wire   [7:0] tmp_2_fu_1547_p3;
wire   [9:0] tmp_3_fu_1557_p3;
wire   [14:0] zext_ln703_fu_1465_p1;
wire   [14:0] deflection_V_1_fu_1569_p2;
wire   [7:0] tmp_fu_1588_p3;
wire   [9:0] tmp_1_fu_1598_p3;
wire   [14:0] deflection_V_fu_1610_p2;
wire   [0:0] icmp_ln879_20_fu_1657_p2;
wire   [0:0] icmp_ln879_22_fu_1673_p2;
wire   [0:0] icmp_ln879_21_fu_1667_p2;
wire   [0:0] or_ln112_fu_1687_p2;
wire   [1:0] select_ln112_1_fu_1679_p3;
wire   [1:0] zext_ln879_2_fu_1663_p1;
wire   [1:0] select_ln112_fu_1693_p3;
wire   [0:0] icmp_ln879_24_fu_1711_p2;
wire   [0:0] icmp_ln879_23_fu_1705_p2;
wire   [0:0] or_ln114_fu_1725_p2;
wire   [2:0] select_ln114_1_fu_1717_p3;
wire   [2:0] zext_ln112_fu_1701_p1;
wire   [0:0] icmp_ln879_26_fu_1745_p2;
wire   [0:0] icmp_ln879_25_fu_1739_p2;
wire   [0:0] or_ln116_fu_1759_p2;
wire   [2:0] select_ln116_1_fu_1751_p3;
wire   [2:0] select_ln114_fu_1731_p3;
wire   [2:0] select_ln116_fu_1765_p3;
wire   [0:0] icmp_ln879_28_fu_1783_p2;
wire   [0:0] icmp_ln879_27_fu_1777_p2;
wire   [0:0] or_ln118_fu_1797_p2;
wire   [3:0] select_ln118_1_fu_1789_p3;
wire   [3:0] zext_ln116_fu_1773_p1;
wire   [0:0] icmp_ln879_5_fu_1837_p2;
wire   [1:0] zext_ln879_fu_1843_p1;
wire   [1:0] select_ln53_fu_1853_p3;
wire   [0:0] icmp_ln879_7_fu_1865_p2;
wire   [2:0] select_ln55_1_fu_1877_p3;
wire   [2:0] zext_ln53_fu_1861_p1;
wire   [0:0] icmp_ln879_9_fu_1899_p2;
wire   [0:0] or_ln57_fu_1919_p2;
wire   [2:0] select_ln57_1_fu_1911_p3;
wire   [2:0] select_ln55_fu_1891_p3;
wire   [2:0] select_ln57_fu_1925_p3;
wire   [0:0] icmp_ln879_11_fu_1937_p2;
wire   [0:0] or_ln59_fu_1957_p2;
wire   [3:0] select_ln59_1_fu_1949_p3;
wire   [3:0] zext_ln57_fu_1933_p1;
wire   [0:0] icmp_ln879_14_fu_1977_p2;
wire   [0:0] or_ln61_fu_1991_p2;
wire   [3:0] select_ln61_1_fu_1983_p3;
wire   [3:0] select_ln59_fu_1963_p3;
wire   [0:0] icmp_ln879_15_fu_2005_p2;
wire   [3:0] select_ln63_1_fu_2017_p3;
wire   [3:0] select_ln61_fu_1997_p3;
wire   [0:0] icmp_ln879_17_fu_2039_p2;
wire   [3:0] select_ln65_1_fu_2051_p3;
wire   [3:0] select_ln63_fu_2031_p3;
wire   [0:0] icmp_ln879_3_fu_1825_p2;
wire   [3:0] select_ln65_fu_2065_p3;
wire   [3:0] select_ln879_fu_2073_p3;
wire   [0:0] icmp_ln879_30_fu_2097_p2;
wire   [0:0] icmp_ln879_29_fu_2091_p2;
wire   [0:0] or_ln120_fu_2111_p2;
wire   [3:0] select_ln120_1_fu_2103_p3;
wire   [0:0] icmp_ln879_32_fu_2130_p2;
wire   [0:0] icmp_ln879_31_fu_2124_p2;
wire   [0:0] or_ln122_fu_2144_p2;
wire   [3:0] select_ln122_1_fu_2136_p3;
wire   [3:0] select_ln120_fu_2117_p3;
wire   [0:0] icmp_ln879_34_fu_2164_p2;
wire   [0:0] icmp_ln879_33_fu_2158_p2;
wire   [0:0] or_ln124_fu_2178_p2;
wire   [3:0] select_ln124_1_fu_2170_p3;
wire   [3:0] select_ln122_fu_2150_p3;
wire   [3:0] select_ln124_fu_2184_p3;
wire   [0:0] icmp_ln879_36_fu_2202_p2;
wire   [0:0] icmp_ln879_35_fu_2196_p2;
wire   [0:0] or_ln126_fu_2216_p2;
wire   [4:0] select_ln126_1_fu_2208_p3;
wire   [4:0] zext_ln124_fu_2192_p1;
wire   [0:0] icmp_ln879_38_fu_2236_p2;
wire   [0:0] icmp_ln879_37_fu_2230_p2;
wire   [0:0] or_ln128_fu_2250_p2;
wire   [4:0] select_ln128_1_fu_2242_p3;
wire   [4:0] select_ln126_fu_2222_p3;
wire   [0:0] icmp_ln879_40_fu_2270_p2;
wire   [0:0] icmp_ln879_39_fu_2264_p2;
wire   [0:0] or_ln130_fu_2284_p2;
wire   [4:0] select_ln130_1_fu_2276_p3;
wire   [4:0] select_ln128_fu_2256_p3;
wire   [0:0] icmp_ln879_42_fu_2304_p2;
wire   [0:0] icmp_ln879_41_fu_2298_p2;
wire   [0:0] or_ln132_fu_2318_p2;
wire   [4:0] select_ln132_1_fu_2310_p3;
wire   [4:0] select_ln130_fu_2290_p3;
wire   [3:0] select_ln68_fu_2374_p3;
wire   [4:0] select_ln70_1_fu_2386_p3;
wire   [4:0] zext_ln68_4_fu_2382_p1;
wire   [4:0] select_ln72_1_fu_2408_p3;
wire   [4:0] select_ln70_fu_2400_p3;
wire   [4:0] select_ln74_1_fu_2424_p3;
wire   [4:0] select_ln72_fu_2416_p3;
wire   [0:0] or_ln76_fu_2454_p2;
wire   [4:0] select_ln76_1_fu_2446_p3;
wire   [4:0] select_ln74_fu_2432_p3;
wire   [4:0] select_ln78_1_fu_2468_p3;
wire   [4:0] select_ln76_fu_2460_p3;
wire   [4:0] select_ln80_1_fu_2484_p3;
wire   [4:0] select_ln78_fu_2476_p3;
wire   [4:0] select_ln82_1_fu_2500_p3;
wire   [4:0] select_ln80_fu_2492_p3;
wire   [0:0] icmp_ln879_19_fu_2085_p2;
wire   [4:0] select_ln82_fu_2508_p3;
wire   [4:0] zext_ln879_1_fu_2081_p1;
wire   [21:0] p_Val2_21_fu_2530_p3;
wire   [37:0] tmp_11_fu_2536_p3;
wire   [0:0] trunc_ln851_3_fu_2556_p1;
wire   [13:0] p_Result_14_fu_2560_p3;
wire   [11:0] trunc_ln851_1_fu_2574_p4;
wire   [0:0] icmp_ln851_1_fu_2568_p2;
wire   [11:0] add_ln851_1_fu_2584_p2;
wire   [0:0] p_Result_s_38_fu_2544_p2;
wire   [11:0] select_ln851_1_fu_2590_p3;
wire   [11:0] ibin_V_2_fu_2598_p3;
wire   [7:0] trunc_ln851_4_fu_2611_p1;
wire   [13:0] p_Result_15_fu_2615_p3;
wire   [11:0] trunc_ln851_2_fu_2629_p4;
wire   [0:0] icmp_ln851_2_fu_2623_p2;
wire   [11:0] add_ln851_2_fu_2639_p2;
wire   [0:0] p_Result_51_fu_2550_p2;
wire   [11:0] select_ln851_2_fu_2645_p3;
wire   [11:0] ibin_V_3_fu_2653_p3;
wire   [0:0] or_ln134_fu_2673_p2;
wire   [4:0] select_ln134_1_fu_2666_p3;
wire   [0:0] or_ln136_fu_2691_p2;
wire   [4:0] select_ln136_1_fu_2684_p3;
wire   [4:0] select_ln134_fu_2677_p3;
wire   [0:0] or_ln138_fu_2710_p2;
wire   [4:0] select_ln138_1_fu_2703_p3;
wire   [4:0] select_ln136_fu_2695_p3;
wire   [4:0] select_ln138_fu_2714_p3;
wire   [4:0] select_ln85_fu_2729_p3;
wire   [5:0] select_ln87_1_fu_2739_p3;
wire   [5:0] zext_ln85_fu_2735_p1;
wire   [5:0] select_ln89_1_fu_2753_p3;
wire   [5:0] select_ln87_fu_2746_p3;
wire   [0:0] or_ln91_fu_2774_p2;
wire   [5:0] select_ln91_1_fu_2767_p3;
wire   [5:0] select_ln89_fu_2760_p3;
wire   [0:0] or_ln93_fu_2793_p2;
wire   [5:0] select_ln93_1_fu_2786_p3;
wire   [5:0] select_ln91_fu_2778_p3;
wire   [5:0] select_ln95_1_fu_2805_p3;
wire   [5:0] select_ln93_fu_2797_p3;
wire   [5:0] select_ln97_1_fu_2819_p3;
wire   [5:0] select_ln95_fu_2812_p3;
wire   [0:0] and_ln879_fu_2833_p2;
wire   [5:0] select_ln97_fu_2826_p3;
wire   [0:0] xor_ln879_fu_2846_p2;
wire   [0:0] and_ln879_1_fu_2851_p2;
wire   [5:0] zext_ln879_3_fu_2726_p1;
wire   [5:0] select_ln879_2_fu_2838_p3;
wire   [0:0] sel_tmp5_fu_2865_p2;
wire   [0:0] and_ln879_2_fu_2871_p2;
wire   [5:0] zext_ln138_fu_2722_p1;
wire   [5:0] select_ln879_3_fu_2857_p3;
wire   [29:0] zext_ln24_fu_2898_p1;
wire   [8:0] shl_ln1_fu_2913_p3;
wire   [9:0] zext_ln214_1_fu_2920_p1;
wire   [9:0] zext_ln214_fu_2910_p1;
wire   [6:0] ret_V_22_fu_2934_p2;
wire   [10:0] ret_V_25_fu_2949_p2;
wire   [10:0] ret_V_27_fu_2961_p2;
wire  signed [23:0] sext_ln203_fu_2930_p1;
wire   [10:0] ret_V_24_fu_2981_p2;
wire   [10:0] ret_V_26_fu_2992_p2;
wire   [29:0] grp_fu_3009_p0;
wire   [9:0] ret_V_23_fu_3028_p2;
wire  signed [20:0] sext_ln728_fu_3048_p1;
wire   [20:0] trunc_ln728_fu_3051_p1;
wire   [20:0] empty_39_fu_3054_p3;
wire   [25:0] zext_ln703_4_cast_fu_3039_p4;
wire   [25:0] rhs_V_fu_3062_p3;
wire   [25:0] ret_V_40_fu_3070_p2;
wire   [13:0] phimod_V_3_fu_3086_p3;
wire  signed [14:0] sext_ln703_fu_3093_p1;
wire   [14:0] phimod_V_fu_3097_p2;
wire   [18:0] p_Val2_32_fu_3120_p3;
wire   [18:0] p_Val2_30_fu_3130_p3;
wire   [23:0] p_Result_102_fu_3144_p4;
wire  signed [23:0] p_Val2_51_cast_fu_3136_p1;
wire   [23:0] p_Result_103_fu_3153_p4;
wire  signed [23:0] p_Val2_53_cast_fu_3126_p1;
wire   [32:0] t_V_fu_3177_p3;
wire   [34:0] grp_fu_3189_p0;
wire   [32:0] grp_fu_3189_p1;
wire   [18:0] p_Val2_29_fu_3195_p3;
wire  signed [15:0] tmp_30_fu_3217_p4;
wire   [20:0] tmp_10_fu_3201_p4;
wire  signed [20:0] sext_ln703_4_fu_3210_p1;
wire   [66:0] grp_fu_3189_p2;
wire   [7:0] ret_V_30_fu_3259_p2;
wire   [11:0] tmp_13_fu_3271_p4;
wire   [20:0] rhs_V_1_fu_3280_p3;
wire   [11:0] tmp_14_fu_3293_p4;
wire   [20:0] rhs_V_2_fu_3302_p3;
wire   [20:0] add_ln700_1_fu_3288_p2;
wire   [20:0] ret_V_47_fu_3310_p2;
wire   [11:0] corr_V_fu_3316_p4;
wire   [7:0] ret_V_28_fu_3335_p2;
wire  signed [20:0] sext_ln203_4_fu_3346_p1;
wire   [7:0] ret_V_29_fu_3367_p2;
wire  signed [20:0] sext_ln203_2_fu_3378_p1;
wire  signed [20:0] sext_ln203_3_fu_3420_p1;
wire   [20:0] p_Val2_45_fu_3424_p3;
wire   [23:0] p_Result_104_fu_3439_p4;
wire  signed [23:0] p_Val2_74_cast_fu_3432_p1;
wire  signed [20:0] sext_ln203_1_fu_3467_p1;
wire   [11:0] tmp_15_fu_3498_p4;
wire   [20:0] rhs_V_3_fu_3507_p3;
wire   [20:0] add_ln700_2_fu_3494_p2;
wire   [20:0] ret_V_51_fu_3515_p2;
wire   [11:0] corr_V_1_fu_3521_p4;
wire   [11:0] p_Val2_53_fu_3531_p2;
wire   [1:0] trunc_ln718_fu_3557_p1;
wire   [0:0] r_fu_3561_p2;
wire   [0:0] tmp_31_fu_3549_p3;
wire   [0:0] tmp_32_fu_3573_p3;
wire   [0:0] or_ln412_fu_3567_p2;
wire   [0:0] and_ln415_fu_3581_p2;
wire   [7:0] zext_ln415_fu_3587_p1;
wire   [7:0] ptcalc_pt_V_fu_3539_p4;
wire   [13:0] ptcalc_eta_V_fu_3536_p1;
wire   [7:0] p_Val2_67_fu_3591_p2;
wire   [15:0] ret_V_35_fu_3617_p0;
wire   [25:0] ret_V_36_fu_3624_p0;
wire   [15:0] mul_ln68_3_fu_3630_p0;
wire   [15:0] mul_ln68_3_fu_3630_p1;
wire   [15:0] mul_ln68_2_fu_3636_p0;
wire   [15:0] mul_ln68_2_fu_3636_p1;
wire   [15:0] mul_ln68_1_fu_3642_p0;
wire   [15:0] mul_ln68_1_fu_3642_p1;
wire   [15:0] mul_ln68_fu_3648_p0;
wire   [15:0] mul_ln68_fu_3648_p1;
wire   [6:0] ret_V_38_fu_3654_p1;
wire  signed [11:0] ret_V_42_fu_3660_p1;
wire  signed [11:0] ret_V_43_fu_3666_p1;
wire  signed [11:0] ret_V_41_fu_3672_p1;
wire  signed [14:0] ret_V_44_fu_3677_p0;
wire  signed [29:0] sext_ln1352_3_fu_3174_p1;
wire  signed [14:0] ret_V_44_fu_3677_p1;
wire  signed [11:0] ret_V_48_fu_3701_p1;
wire   [14:0] ret_V_50_fu_3706_p1;
reg    grp_fu_3009_ce;
reg    grp_fu_3189_ce;
reg   [3:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to5;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [52:0] grp_fu_3009_p00;
wire   [66:0] grp_fu_3189_p10;
wire   [30:0] mul_ln68_1_fu_3642_p10;
wire   [30:0] mul_ln68_2_fu_3636_p10;
wire   [30:0] mul_ln68_3_fu_3630_p10;
wire   [30:0] mul_ln68_fu_3648_p10;
wire   [28:0] ret_V_38_fu_3654_p10;
wire   [38:0] ret_V_50_fu_3706_p10;
reg    ap_condition_564;
reg    ap_condition_854;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 pl2ptcalc_V_0_data_reg = 63'd0;
#0 pl2ptcalc_V_0_vld_reg = 1'b0;
#0 sf2ptcalc_inn_V_0_data_reg = 63'd0;
#0 sf2ptcalc_inn_V_0_vld_reg = 1'b0;
#0 sf2ptcalc_mid_V_0_data_reg = 63'd0;
#0 sf2ptcalc_mid_V_0_vld_reg = 1'b0;
#0 sf2ptcalc_out_V_0_data_reg = 63'd0;
#0 sf2ptcalc_out_V_0_vld_reg = 1'b0;
#0 ptcalc2mtc_V_1_data_reg = 54'd0;
#0 ptcalc2mtc_V_1_vld_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

ptcalc_top_rsp_tabkb #(
    .DataWidth( 7 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
rsp_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rsp_table_V_address0),
    .ce0(rsp_table_V_ce0),
    .q0(rsp_table_V_q0)
);

ptcalc_top_eta_tacud #(
    .DataWidth( 15 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
eta_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(eta_table_V_address0),
    .ce0(eta_table_V_ce0),
    .q0(eta_table_V_q0)
);

ptcalc_top_paramsdEe #(
    .DataWidth( 16 ),
    .AddressRange( 86 ),
    .AddressWidth( 7 ))
params_a_2s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_a_2s_table_V_address0),
    .ce0(params_a_2s_table_V_ce0),
    .q0(params_a_2s_table_V_q0)
);

ptcalc_top_paramseOg #(
    .DataWidth( 19 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
params_p_2s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_p_2s_table_V_address0),
    .ce0(params_p_2s_table_V_ce0),
    .q0(params_p_2s_table_V_q0),
    .address1(params_p_2s_table_V_address1),
    .ce1(params_p_2s_table_V_ce1),
    .q1(params_p_2s_table_V_q1)
);

ptcalc_top_paramsfYi #(
    .DataWidth( 21 ),
    .AddressRange( 172 ),
    .AddressWidth( 8 ))
params_e_2s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_e_2s_table_V_address0),
    .ce0(params_e_2s_table_V_ce0),
    .q0(params_e_2s_table_V_q0)
);

ptcalc_top_paramsg8j #(
    .DataWidth( 24 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
params_a_3s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_a_3s_table_V_address0),
    .ce0(params_a_3s_table_V_ce0),
    .q0(params_a_3s_table_V_q0)
);

ptcalc_top_paramshbi #(
    .DataWidth( 19 ),
    .AddressRange( 180 ),
    .AddressWidth( 8 ))
params_p_3s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_p_3s_table_V_address0),
    .ce0(params_p_3s_table_V_ce0),
    .q0(params_p_3s_table_V_q0),
    .address1(params_p_3s_table_V_address1),
    .ce1(params_p_3s_table_V_ce1),
    .q1(params_p_3s_table_V_q1)
);

ptcalc_top_paramsibs #(
    .DataWidth( 19 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
params_e_3s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_e_3s_table_V_address0),
    .ce0(params_e_3s_table_V_ce0),
    .q0(params_e_3s_table_V_q0)
);

ptcalc_top_inv_tajbC #(
    .DataWidth( 30 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
inv_table_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inv_table_2_V_address0),
    .ce0(inv_table_2_V_ce0),
    .q0(inv_table_2_V_q0)
);

ptcalc_top_inv_takbM #(
    .DataWidth( 23 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
inv_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inv_table_V_address0),
    .ce0(inv_table_V_ce0),
    .q0(inv_table_V_q0)
);

ptcalc_top_mul_30lbW #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 53 ))
ptcalc_top_mul_30lbW_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3009_p0),
    .din1(p_Val2_63_reg_4191),
    .ce(grp_fu_3009_ce),
    .dout(grp_fu_3009_p2)
);

ptcalc_top_mul_35mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 35 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 67 ))
ptcalc_top_mul_35mb6_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3189_p0),
    .din1(grp_fu_3189_p1),
    .ce(grp_fu_3189_ce),
    .dout(grp_fu_3189_p2)
);

ptcalc_top_mul_muncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 44 ))
ptcalc_top_mul_muncg_U3(
    .din0(ret_V_35_fu_3617_p0),
    .din1(p_Val2_59_fu_1290_p3),
    .dout(ret_V_35_fu_3617_p2)
);

ptcalc_top_mul_muocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 42 ))
ptcalc_top_mul_muocq_U4(
    .din0(ret_V_36_fu_3624_p0),
    .din1(p_Result_99_fu_1308_p4),
    .dout(ret_V_36_fu_3624_p2)
);

ptcalc_top_mul_mupcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
ptcalc_top_mul_mupcA_U5(
    .din0(mul_ln68_3_fu_3630_p0),
    .din1(mul_ln68_3_fu_3630_p1),
    .dout(mul_ln68_3_fu_3630_p2)
);

ptcalc_top_mul_mupcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
ptcalc_top_mul_mupcA_U6(
    .din0(mul_ln68_2_fu_3636_p0),
    .din1(mul_ln68_2_fu_3636_p1),
    .dout(mul_ln68_2_fu_3636_p2)
);

ptcalc_top_mul_mupcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
ptcalc_top_mul_mupcA_U7(
    .din0(mul_ln68_1_fu_3642_p0),
    .din1(mul_ln68_1_fu_3642_p1),
    .dout(mul_ln68_1_fu_3642_p2)
);

ptcalc_top_mul_mupcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
ptcalc_top_mul_mupcA_U8(
    .din0(mul_ln68_fu_3648_p0),
    .din1(mul_ln68_fu_3648_p1),
    .dout(mul_ln68_fu_3648_p2)
);

ptcalc_top_mul_muqcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 29 ))
ptcalc_top_mul_muqcK_U9(
    .din0(p_Val2_16_reg_3869),
    .din1(ret_V_38_fu_3654_p1),
    .dout(ret_V_38_fu_3654_p2)
);

ptcalc_top_mul_murcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 31 ))
ptcalc_top_mul_murcU_U10(
    .din0(empty_41_reg_4236),
    .din1(ret_V_42_fu_3660_p1),
    .dout(ret_V_42_fu_3660_p2)
);

ptcalc_top_mul_murcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 31 ))
ptcalc_top_mul_murcU_U11(
    .din0(reg_968),
    .din1(ret_V_43_fu_3666_p1),
    .dout(ret_V_43_fu_3666_p2)
);

ptcalc_top_mul_murcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 31 ))
ptcalc_top_mul_murcU_U12(
    .din0(reg_968),
    .din1(ret_V_41_fu_3672_p1),
    .dout(ret_V_41_fu_3672_p2)
);

ptcalc_top_mul_musc4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
ptcalc_top_mul_musc4_U13(
    .din0(ret_V_44_fu_3677_p0),
    .din1(ret_V_44_fu_3677_p1),
    .dout(ret_V_44_fu_3677_p2)
);

ptcalc_top_mul_mutde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 39 ))
ptcalc_top_mul_mutde_U14(
    .din0(p_Val2_64_reg_4328),
    .din1(phimod_V_4_reg_4292),
    .dout(ret_V_45_fu_3683_p2)
);

ptcalc_top_mul_muudo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 42 ))
ptcalc_top_mul_muudo_U15(
    .din0(p_Val2_65_reg_4333),
    .din1(tmp_30_fu_3217_p4),
    .dout(ret_V_46_fu_3689_p2)
);

ptcalc_top_mul_muvdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 33 ))
ptcalc_top_mul_muvdy_U16(
    .din0(empty_44_reg_4406),
    .din1(p_Val2_50_reg_4385),
    .dout(ret_V_49_fu_3695_p2)
);

ptcalc_top_mul_muvdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 33 ))
ptcalc_top_mul_muvdy_U17(
    .din0(empty_43_reg_4431),
    .din1(ret_V_48_fu_3701_p1),
    .dout(ret_V_48_fu_3701_p2)
);

ptcalc_top_mul_muwdI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 39 ))
ptcalc_top_mul_muwdI_U18(
    .din0(p_Val2_66_reg_4471),
    .din1(ret_V_50_fu_3706_p1),
    .dout(ret_V_50_fu_3706_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3785_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3762_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3785_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3762_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3785_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3762_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_reg_pp0_iter1_do_2s_assign_reg_872 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_do_2s_assign_reg_872 <= ap_phi_reg_pp0_iter0_do_2s_assign_reg_872;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3785_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3762_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
                ap_phi_reg_pp0_iter1_empty_37_reg_801[7 : 0] <= p_Result_91_fu_1594_p1[7 : 0];
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3785_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3762_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
                ap_phi_reg_pp0_iter1_empty_37_reg_801[7 : 0] <= p_Result_93_fu_1553_p1[7 : 0];
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3785_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3762_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
                ap_phi_reg_pp0_iter1_empty_37_reg_801[7 : 0] <= p_Result_95_fu_1512_p1[7 : 0];
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_phi_reg_pp0_iter1_empty_37_reg_801[7 : 0] <= ap_phi_reg_pp0_iter0_empty_37_reg_801[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3785_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3762_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
                ap_phi_reg_pp0_iter1_empty_reg_855[9 : 0] <= p_Result_92_fu_1606_p1[9 : 0];
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3785_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3762_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
                ap_phi_reg_pp0_iter1_empty_reg_855[9 : 0] <= p_Result_94_fu_1565_p1[9 : 0];
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3785_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3762_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
                ap_phi_reg_pp0_iter1_empty_reg_855[9 : 0] <= p_Result_96_fu_1524_p1[9 : 0];
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_phi_reg_pp0_iter1_empty_reg_855[9 : 0] <= ap_phi_reg_pp0_iter0_empty_reg_855[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3785_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3762_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_Val2_17_reg_819 <= sext_ln703_1_fu_1616_p1;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3785_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3762_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_Val2_17_reg_819 <= sext_ln703_2_fu_1575_p1;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3785_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3762_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_Val2_17_reg_819 <= sext_ln703_3_fu_1534_p1;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_Val2_17_reg_819 <= ap_phi_reg_pp0_iter0_p_Val2_17_reg_819;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3785_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3762_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_Val2_18_reg_837 <= {{mul_ln68_reg_3894[30:13]}};
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3785_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3762_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_Val2_18_reg_837 <= {{mul_ln68_1_reg_3889[30:13]}};
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3785_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3762_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_Val2_18_reg_837 <= {{mul_ln68_2_reg_3884[30:13]}};
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_Val2_18_reg_837 <= ap_phi_reg_pp0_iter0_p_Val2_18_reg_837;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3785_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3762_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3785_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3762_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3785_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3762_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_reg_pp0_iter1_p_Val2_61_reg_895 <= 2'd2;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_Val2_61_reg_895 <= ap_phi_reg_pp0_iter0_p_Val2_61_reg_895;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_854)) begin
        if ((1'b1 == ap_condition_564)) begin
            ap_phi_reg_pp0_iter2_do_2s_assign_reg_872 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_do_2s_assign_reg_872 <= ap_phi_reg_pp0_iter1_do_2s_assign_reg_872;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_854)) begin
        if ((1'b1 == ap_condition_564)) begin
            ap_phi_reg_pp0_iter2_empty_reg_855 <= p_Result_98_fu_1637_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_empty_reg_855 <= ap_phi_reg_pp0_iter1_empty_reg_855;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_854)) begin
        if ((1'b1 == ap_condition_564)) begin
            ap_phi_reg_pp0_iter2_p_Val2_18_reg_837 <= trunc_ln180_3_reg_3904;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_Val2_18_reg_837 <= ap_phi_reg_pp0_iter1_p_Val2_18_reg_837;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_854)) begin
        if ((1'b1 == ap_condition_564)) begin
            ap_phi_reg_pp0_iter2_p_Val2_61_reg_895 <= 2'd3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_Val2_61_reg_895 <= ap_phi_reg_pp0_iter1_p_Val2_61_reg_895;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_854)) begin
        if ((1'b1 == ap_condition_564)) begin
            empty_37_reg_801 <= p_Result_97_fu_1629_p4;
        end else if ((1'b1 == 1'b1)) begin
            empty_37_reg_801 <= ap_phi_reg_pp0_iter1_empty_37_reg_801;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_854)) begin
        if ((1'b1 == ap_condition_564)) begin
            p_Val2_17_reg_819 <= {{ret_V_38_reg_3899[27:6]}};
        end else if ((1'b1 == 1'b1)) begin
            p_Val2_17_reg_819 <= ap_phi_reg_pp0_iter1_p_Val2_17_reg_819;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (ptcalc2mtc_V_1_vld_reg == 1'b0) & (ptcalc2mtc_V_1_vld_in == 1'b1))) begin
        ptcalc2mtc_V_1_vld_reg <= 1'b1;
    end else if (((ptcalc2mtc_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (ptcalc2mtc_V_1_vld_reg == 1'b1))) begin
        ptcalc2mtc_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3785_pp0_iter3_reg == 3'd0) & (ret_V_3_reg_3762_pp0_iter3_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln700_reg_4358 <= add_ln700_fu_3236_p2;
        ret_V_45_reg_4348 <= ret_V_45_fu_3683_p2;
        ret_V_46_reg_4353 <= ret_V_46_fu_3689_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_p_Val2_61_reg_895 <= ap_phi_reg_pp0_iter2_p_Val2_61_reg_895;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_p_Val2_61_reg_895 <= ap_phi_reg_pp0_iter3_p_Val2_61_reg_895;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_p_Val2_61_reg_895 <= ap_phi_reg_pp0_iter4_p_Val2_61_reg_895;
    end
end

always @ (posedge ap_clk) begin
    if (((ret_V_3_fu_1188_p2 == 1'd1) & (tmp_V_fu_972_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_valid_mid_V_reg_3773 <= data_valid_mid_V_fu_1200_p2;
        p_Repl2_15_reg_3779 <= p_Repl2_15_fu_1206_p2;
        p_Repl2_s_reg_3767 <= p_Repl2_s_fu_1194_p2;
        p_Result_89_reg_3785 <= p_Result_89_fu_1212_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_valid_mid_V_reg_3773_pp0_iter1_reg <= data_valid_mid_V_reg_3773;
        data_valid_mid_V_reg_3773_pp0_iter2_reg <= data_valid_mid_V_reg_3773_pp0_iter1_reg;
        data_valid_mid_V_reg_3773_pp0_iter3_reg <= data_valid_mid_V_reg_3773_pp0_iter2_reg;
        data_valid_mid_V_reg_3773_pp0_iter4_reg <= data_valid_mid_V_reg_3773_pp0_iter3_reg;
        data_valid_mid_V_reg_3773_pp0_iter5_reg <= data_valid_mid_V_reg_3773_pp0_iter4_reg;
        do_2s_assign_reg_872_pp0_iter3_reg <= do_2s_assign_reg_872;
        do_2s_assign_reg_872_pp0_iter4_reg <= do_2s_assign_reg_872_pp0_iter3_reg;
        p_Repl2_15_reg_3779_pp0_iter1_reg <= p_Repl2_15_reg_3779;
        p_Repl2_15_reg_3779_pp0_iter2_reg <= p_Repl2_15_reg_3779_pp0_iter1_reg;
        p_Repl2_15_reg_3779_pp0_iter3_reg <= p_Repl2_15_reg_3779_pp0_iter2_reg;
        p_Repl2_15_reg_3779_pp0_iter4_reg <= p_Repl2_15_reg_3779_pp0_iter3_reg;
        p_Repl2_15_reg_3779_pp0_iter5_reg <= p_Repl2_15_reg_3779_pp0_iter4_reg;
        p_Repl2_s_reg_3767_pp0_iter1_reg <= p_Repl2_s_reg_3767;
        p_Repl2_s_reg_3767_pp0_iter2_reg <= p_Repl2_s_reg_3767_pp0_iter1_reg;
        p_Repl2_s_reg_3767_pp0_iter3_reg <= p_Repl2_s_reg_3767_pp0_iter2_reg;
        p_Repl2_s_reg_3767_pp0_iter4_reg <= p_Repl2_s_reg_3767_pp0_iter3_reg;
        p_Repl2_s_reg_3767_pp0_iter5_reg <= p_Repl2_s_reg_3767_pp0_iter4_reg;
        p_Result_89_reg_3785_pp0_iter1_reg <= p_Result_89_reg_3785;
        p_Result_89_reg_3785_pp0_iter2_reg <= p_Result_89_reg_3785_pp0_iter1_reg;
        p_Result_89_reg_3785_pp0_iter3_reg <= p_Result_89_reg_3785_pp0_iter2_reg;
        p_Result_89_reg_3785_pp0_iter4_reg <= p_Result_89_reg_3785_pp0_iter3_reg;
        p_Result_89_reg_3785_pp0_iter5_reg <= p_Result_89_reg_3785_pp0_iter4_reg;
        p_Val2_50_reg_4385_pp0_iter5_reg <= p_Val2_50_reg_4385;
        reg_956_pp0_iter1_reg <= reg_956;
        reg_960_pp0_iter1_reg <= reg_960;
        reg_964_pp0_iter1_reg <= reg_964;
        ret_V_3_reg_3762_pp0_iter1_reg <= ret_V_3_reg_3762;
        ret_V_3_reg_3762_pp0_iter2_reg <= ret_V_3_reg_3762_pp0_iter1_reg;
        ret_V_3_reg_3762_pp0_iter3_reg <= ret_V_3_reg_3762_pp0_iter2_reg;
        ret_V_3_reg_3762_pp0_iter4_reg <= ret_V_3_reg_3762_pp0_iter3_reg;
        ret_V_3_reg_3762_pp0_iter5_reg <= ret_V_3_reg_3762_pp0_iter4_reg;
        select_ln879_4_reg_4122_pp0_iter3_reg <= select_ln879_4_reg_4122;
        tmp_6_reg_3742_pp0_iter1_reg <= tmp_6_reg_3742;
        tmp_7_reg_3757_pp0_iter1_reg <= tmp_7_reg_3757;
        tmp_7_reg_3757_pp0_iter2_reg <= tmp_7_reg_3757_pp0_iter1_reg;
        tmp_7_reg_3757_pp0_iter3_reg <= tmp_7_reg_3757_pp0_iter2_reg;
        tmp_9_reg_3747_pp0_iter1_reg <= tmp_9_reg_3747;
        tmp_V_1_reg_3717 <= {{pl2ptcalc_V_0_data_reg[56:36]}};
        tmp_V_1_reg_3717_pp0_iter1_reg <= tmp_V_1_reg_3717;
        tmp_V_1_reg_3717_pp0_iter2_reg <= tmp_V_1_reg_3717_pp0_iter1_reg;
        tmp_V_1_reg_3717_pp0_iter3_reg <= tmp_V_1_reg_3717_pp0_iter2_reg;
        tmp_V_1_reg_3717_pp0_iter4_reg <= tmp_V_1_reg_3717_pp0_iter3_reg;
        tmp_V_1_reg_3717_pp0_iter5_reg <= tmp_V_1_reg_3717_pp0_iter4_reg;
        tmp_V_2_reg_3725 <= pl2ptcalc_V_0_data_reg[32'd27];
        tmp_V_2_reg_3725_pp0_iter1_reg <= tmp_V_2_reg_3725;
        tmp_V_2_reg_3725_pp0_iter2_reg <= tmp_V_2_reg_3725_pp0_iter1_reg;
        tmp_V_2_reg_3725_pp0_iter3_reg <= tmp_V_2_reg_3725_pp0_iter2_reg;
        tmp_V_reg_3712 <= pl2ptcalc_V_0_data_reg[32'd62];
        tmp_V_reg_3712_pp0_iter1_reg <= tmp_V_reg_3712;
        tmp_V_reg_3712_pp0_iter2_reg <= tmp_V_reg_3712_pp0_iter1_reg;
        tmp_V_reg_3712_pp0_iter3_reg <= tmp_V_reg_3712_pp0_iter2_reg;
        tmp_V_reg_3712_pp0_iter4_reg <= tmp_V_reg_3712_pp0_iter3_reg;
        tmp_V_reg_3712_pp0_iter5_reg <= tmp_V_reg_3712_pp0_iter4_reg;
        tmp_s_reg_3752_pp0_iter1_reg <= tmp_s_reg_3752;
        trunc_ln647_1_reg_3839_pp0_iter1_reg <= trunc_ln647_1_reg_3839;
        trunc_ln647_2_reg_3824_pp0_iter1_reg <= trunc_ln647_2_reg_3824;
        trunc_ln647_3_reg_3829_pp0_iter1_reg <= trunc_ln647_3_reg_3829;
        trunc_ln647_4_reg_3814_pp0_iter1_reg <= trunc_ln647_4_reg_3814;
        trunc_ln647_5_reg_3819_pp0_iter1_reg <= trunc_ln647_5_reg_3819;
        trunc_ln647_6_reg_3789_pp0_iter1_reg <= trunc_ln647_6_reg_3789;
        trunc_ln647_7_reg_3794_pp0_iter1_reg <= trunc_ln647_7_reg_3794;
        trunc_ln647_8_reg_3799_pp0_iter1_reg <= trunc_ln647_8_reg_3799;
        trunc_ln647_reg_3834_pp0_iter1_reg <= trunc_ln647_reg_3834;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        do_2s_assign_reg_872 <= ap_phi_reg_pp0_iter2_do_2s_assign_reg_872;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3785_pp0_iter2_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3762_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        empty_41_reg_4236 <= empty_41_fu_3015_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3785_pp0_iter4_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3762_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        empty_43_reg_4431 <= empty_43_fu_3382_p3;
        p_Val2_52_reg_4416 <= eta_table_V_q0;
        ret_V_49_reg_4441 <= ret_V_49_fu_3695_p2;
        sext_ln1352_5_reg_4436 <= sext_ln1352_5_fu_3390_p1;
        tmp_16_reg_4446 <= {{eta_table_V_q0[14:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3785_pp0_iter4_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ret_V_3_reg_3762_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        empty_44_reg_4406 <= empty_44_fu_3350_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3785_pp0_iter3_reg == 3'd0) & (ret_V_3_reg_3762_pp0_iter3_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ibin_V_1_reg_4363 <= {{grp_fu_3189_p2[64:53]}};
        index_e_V_reg_4368[7 : 2] <= index_e_V_fu_3252_p3[7 : 2];
        p_Val2_50_reg_4385 <= p_Val2_50_fu_3326_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_89_reg_3785 == 3'd7) & (ret_V_3_reg_3762 == 1'd1) & (tmp_V_reg_3712 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ibin_V_reg_3854 <= ibin_V_fu_1390_p3;
        ret_V_36_reg_3859 <= ret_V_36_fu_3624_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3785_pp0_iter1_reg == 3'd0) & (ret_V_3_reg_3762_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln879_10_reg_4010 <= icmp_ln879_10_fu_1905_p2;
        icmp_ln879_12_reg_4015 <= icmp_ln879_12_fu_1943_p2;
        icmp_ln879_13_reg_4020 <= icmp_ln879_13_fu_1971_p2;
        icmp_ln879_16_reg_4026 <= icmp_ln879_16_fu_2011_p2;
        icmp_ln879_18_reg_4036 <= icmp_ln879_18_fu_2045_p2;
        icmp_ln879_43_reg_4051 <= icmp_ln879_43_fu_2332_p2;
        icmp_ln879_44_reg_4056 <= icmp_ln879_44_fu_2338_p2;
        icmp_ln879_45_reg_4062 <= icmp_ln879_45_fu_2344_p2;
        icmp_ln879_46_reg_4067 <= icmp_ln879_46_fu_2350_p2;
        icmp_ln879_47_reg_4073 <= icmp_ln879_47_fu_2356_p2;
        icmp_ln879_48_reg_4078 <= icmp_ln879_48_fu_2362_p2;
        icmp_ln879_49_reg_4084 <= icmp_ln879_49_fu_2368_p2;
        icmp_ln879_4_reg_3990 <= icmp_ln879_4_fu_1831_p2;
        icmp_ln879_50_reg_4094 <= icmp_ln879_50_fu_2440_p2;
        icmp_ln879_51_reg_4106 <= icmp_ln879_51_fu_2524_p2;
        icmp_ln879_6_reg_3995 <= icmp_ln879_6_fu_1847_p2;
        icmp_ln879_8_reg_4000 <= icmp_ln879_8_fu_1871_p2;
        or_ln55_reg_4005 <= or_ln55_fu_1885_p2;
        or_ln63_reg_4031 <= or_ln63_fu_2025_p2;
        or_ln65_reg_4041 <= or_ln65_fu_2059_p2;
        or_ln70_reg_4089 <= or_ln70_fu_2394_p2;
        select_ln132_reg_4046 <= select_ln132_fu_2324_p3;
        select_ln879_1_reg_4100 <= select_ln879_1_fu_2516_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3785_pp0_iter1_reg == 3'd0) & (ret_V_3_reg_3762_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        index_a_V_reg_4128[6 : 1] <= index_a_V_fu_2884_p3[6 : 1];
        p_Val2_62_reg_4144 <= p_Val2_62_fu_2902_p3;
        select_ln879_4_reg_4122 <= select_ln879_4_fu_2876_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3785_pp0_iter2_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ret_V_3_reg_3762_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        index_p_V_reg_4149[9 : 1] <= index_p_V_fu_2924_p2[9 : 1];
        p_Val2_63_reg_4191 <= p_Val2_63_fu_2973_p3;
        zext_ln215_1_reg_4160[9 : 1] <= zext_ln215_1_fu_2945_p1[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_89_reg_3785 == 3'd5) & (ret_V_3_reg_3762 == 1'd1) & (tmp_V_reg_3712 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln68_1_reg_3889 <= mul_ln68_1_fu_3642_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_89_reg_3785 == 3'd6) & (ret_V_3_reg_3762 == 1'd1) & (tmp_V_reg_3712 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln68_2_reg_3884 <= mul_ln68_2_fu_3636_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_89_reg_3785 == 3'd7) & (ret_V_3_reg_3762 == 1'd1) & (tmp_V_reg_3712 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln68_3_reg_3879 <= mul_ln68_3_fu_3630_p2;
        p_Val2_60_reg_3874 <= rsp_table_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_89_reg_3785 == 3'd3) & (ret_V_3_reg_3762 == 1'd1) & (tmp_V_reg_3712 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln68_reg_3894 <= mul_ln68_fu_3648_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3785 == 3'd7) & (ret_V_3_reg_3762 == 1'd1) & (tmp_V_reg_3712 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_Result_43_reg_3849 <= ret_V_35_fu_3617_p2[32'd42];
        ret_V_35_reg_3844 <= ret_V_35_fu_3617_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_89_reg_3785 == 3'd7) & (ret_V_3_reg_3762 == 1'd1) & (tmp_V_reg_3712 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_16_reg_3869 <= {{ret_V_37_fu_1430_p2[22:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_18_reg_837 <= ap_phi_reg_pp0_iter2_p_Val2_18_reg_837;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_18_reg_837_pp0_iter3_reg <= p_Val2_18_reg_837;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3785_pp0_iter2_reg == 3'd0) & (ret_V_3_reg_3762_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_Val2_40_reg_4286 <= {{ret_V_40_fu_3070_p2[25:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3785_pp0_iter4_reg == 3'd0) & (ret_V_3_reg_3762_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_Val2_44_reg_4481 <= p_Val2_44_fu_3471_p3;
        ret_V_50_reg_4491 <= ret_V_50_fu_3706_p2;
        tmp_12_reg_4486 <= {{ret_V_48_reg_4466[24:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3785_pp0_iter3_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3762_pp0_iter3_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_Val2_64_reg_4328 <= p_Val2_64_fu_3162_p2;
        p_Val2_65_reg_4333 <= p_Val2_65_fu_3168_p2;
        ret_V_41_reg_4323 <= ret_V_41_fu_3672_p2;
        ret_V_44_reg_4338 <= ret_V_44_fu_3677_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3785_pp0_iter4_reg == 3'd0) & (ret_V_3_reg_3762_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_66_reg_4471 <= p_Val2_66_fu_3448_p2;
        ret_V_48_reg_4466 <= ret_V_48_fu_3701_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3785_pp0_iter1_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3762_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_Val2_68_reg_3979 <= ap_phi_mux_p_Val2_17_phi_fu_823_p10[32'd21];
        select_ln118_reg_3974 <= select_ln118_fu_1803_p3;
        sub_ln703_reg_3985 <= sub_ln703_fu_1819_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_Val2_68_reg_3979_pp0_iter2_reg <= p_Val2_68_reg_3979;
        p_Val2_68_reg_3979_pp0_iter3_reg <= p_Val2_68_reg_3979_pp0_iter2_reg;
        p_Val2_68_reg_3979_pp0_iter4_reg <= p_Val2_68_reg_3979_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_V_fu_972_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_Val2_s_36_reg_3737 <= {{sf2ptcalc_mid_V_0_data_reg[40:25]}};
        p_Val2_s_reg_3730 <= {{sf2ptcalc_inn_V_0_data_reg[40:25]}};
        ret_V_3_reg_3762 <= ret_V_3_fu_1188_p2;
        tmp_6_reg_3742 <= {{sf2ptcalc_inn_V_0_data_reg[22:10]}};
        tmp_7_reg_3757 <= {{pl2ptcalc_V_0_data_reg[35:28]}};
        tmp_9_reg_3747 <= {{sf2ptcalc_mid_V_0_data_reg[22:10]}};
        tmp_s_reg_3752 <= {{sf2ptcalc_out_V_0_data_reg[22:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3785_pp0_iter2_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3762_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        params_a_2s_table_V_3_reg_4196 <= params_a_2s_table_V_q0;
        params_a_3s_table_V_3_reg_4211 <= params_a_3s_table_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3785_pp0_iter3_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ret_V_3_reg_3762_pp0_iter3_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        params_p_2s_table_V_1_reg_4298 <= params_p_2s_table_V_q0;
        params_p_3s_table_V_1_reg_4303 <= params_p_3s_table_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3785_pp0_iter2_reg == 3'd0) & (ret_V_3_reg_3762_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        params_p_2s_table_V_5_reg_4241 <= params_p_2s_table_V_q0;
        params_p_2s_table_V_9_reg_4246 <= params_p_2s_table_V_q1;
        params_p_3s_table_V_5_reg_4251 <= params_p_3s_table_V_q0;
        params_p_3s_table_V_9_reg_4256 <= params_p_3s_table_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (tmp_V_reg_3712_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        phimod_V_4_reg_4292[14 : 6] <= phimod_V_4_fu_3103_p3[14 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (pl2ptcalc_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (pl2ptcalc_V_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (pl2ptcalc_V_0_vld_reg == 1'b1)))) begin
        pl2ptcalc_V_0_data_reg <= pl2ptcalc_V;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (ptcalc2mtc_V_1_vld_reg == 1'b0) & (ptcalc2mtc_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (ptcalc2mtc_V_1_vld_in == 1'b1) & (ptcalc2mtc_V_1_vld_reg == 1'b1)))) begin
        ptcalc2mtc_V_1_data_reg <= ptcalc2mtc_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((((p_Result_89_fu_1212_p4 == 3'd5) & (ret_V_3_fu_1188_p2 == 1'd1) & (tmp_V_fu_972_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((p_Result_89_fu_1212_p4 == 3'd6) & (ret_V_3_fu_1188_p2 == 1'd1) & (tmp_V_fu_972_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((p_Result_89_fu_1212_p4 == 3'd7) & (ret_V_3_fu_1188_p2 == 1'd1) & (tmp_V_fu_972_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_956 <= {{sf2ptcalc_out_V_0_data_reg[8:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((p_Result_89_fu_1212_p4 == 3'd3) & (ret_V_3_fu_1188_p2 == 1'd1) & (tmp_V_fu_972_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((p_Result_89_fu_1212_p4 == 3'd6) & (ret_V_3_fu_1188_p2 == 1'd1) & (tmp_V_fu_972_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((p_Result_89_fu_1212_p4 == 3'd7) & (ret_V_3_fu_1188_p2 == 1'd1) & (tmp_V_fu_972_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_960 <= {{sf2ptcalc_mid_V_0_data_reg[8:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((p_Result_89_fu_1212_p4 == 3'd3) & (ret_V_3_fu_1188_p2 == 1'd1) & (tmp_V_fu_972_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((p_Result_89_fu_1212_p4 == 3'd5) & (ret_V_3_fu_1188_p2 == 1'd1) & (tmp_V_fu_972_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((p_Result_89_fu_1212_p4 == 3'd7) & (ret_V_3_fu_1188_p2 == 1'd1) & (tmp_V_fu_972_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_964 <= {{sf2ptcalc_inn_V_0_data_reg[8:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((~(p_Result_89_reg_3785_pp0_iter2_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3762_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(p_Result_89_reg_3785_pp0_iter3_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ret_V_3_reg_3762_pp0_iter3_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        reg_968 <= grp_fu_948_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_89_reg_3785_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3762_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ret_V_38_reg_3899 <= ret_V_38_fu_3654_p2;
        trunc_ln180_3_reg_3904 <= {{mul_ln68_3_reg_3879[30:13]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3785_pp0_iter2_reg == 3'd0) & (ret_V_3_reg_3762_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_39_reg_4261 <= grp_fu_3009_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_89_reg_3785_pp0_iter3_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ret_V_3_reg_3762_pp0_iter3_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ret_V_42_reg_4313 <= ret_V_42_fu_3660_p2;
        ret_V_43_reg_4318 <= ret_V_43_fu_3666_p2;
        sext_ln1352_reg_4308 <= sext_ln1352_fu_3110_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (sf2ptcalc_inn_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (sf2ptcalc_inn_V_0_vld_reg == 1'b1) & (sf2ptcalc_inn_V_0_ack_out == 1'b1)))) begin
        sf2ptcalc_inn_V_0_data_reg <= sf2ptcalc_inn_V;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (sf2ptcalc_mid_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (sf2ptcalc_mid_V_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (sf2ptcalc_mid_V_0_vld_reg == 1'b1)))) begin
        sf2ptcalc_mid_V_0_data_reg <= sf2ptcalc_mid_V;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (sf2ptcalc_out_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (sf2ptcalc_out_V_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (sf2ptcalc_out_V_0_vld_reg == 1'b1)))) begin
        sf2ptcalc_out_V_0_data_reg <= sf2ptcalc_out_V;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_89_fu_1212_p4 == 3'd7) & (ret_V_3_fu_1188_p2 == 1'd1) & (tmp_V_fu_972_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sub_ln1192_reg_3804 <= sub_ln1192_fu_1254_p2;
        sub_ln728_reg_3809 <= sub_ln728_fu_1260_p2;
        trunc_ln647_6_reg_3789 <= trunc_ln647_6_fu_1222_p1;
        trunc_ln647_7_reg_3794 <= trunc_ln647_7_fu_1226_p1;
        trunc_ln647_8_reg_3799 <= trunc_ln647_8_fu_1230_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_89_fu_1212_p4 == 3'd3) & (ret_V_3_fu_1188_p2 == 1'd1) & (tmp_V_fu_972_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln647_1_reg_3839 <= trunc_ln647_1_fu_1286_p1;
        trunc_ln647_reg_3834 <= trunc_ln647_fu_1282_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_89_fu_1212_p4 == 3'd5) & (ret_V_3_fu_1188_p2 == 1'd1) & (tmp_V_fu_972_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln647_2_reg_3824 <= trunc_ln647_2_fu_1274_p1;
        trunc_ln647_3_reg_3829 <= trunc_ln647_3_fu_1278_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_89_fu_1212_p4 == 3'd6) & (ret_V_3_fu_1188_p2 == 1'd1) & (tmp_V_fu_972_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln647_4_reg_3814 <= trunc_ln647_4_fu_1266_p1;
        trunc_ln647_5_reg_3819 <= trunc_ln647_5_fu_1270_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to5 = 1'b1;
    end else begin
        ap_idle_pp0_1to5 = 1'b0;
    end
end

always @ (*) begin
    if (((p_Result_89_reg_3785_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3762_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter1_reg == 1'd1))) begin
        ap_phi_mux_empty_37_phi_fu_805_p10 = p_Result_97_fu_1629_p4;
    end else begin
        ap_phi_mux_empty_37_phi_fu_805_p10 = ap_phi_reg_pp0_iter1_empty_37_reg_801;
    end
end

always @ (*) begin
    if (((p_Result_89_reg_3785_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3762_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter1_reg == 1'd1))) begin
        ap_phi_mux_p_Val2_17_phi_fu_823_p10 = {{ret_V_38_reg_3899[27:6]}};
    end else begin
        ap_phi_mux_p_Val2_17_phi_fu_823_p10 = ap_phi_reg_pp0_iter1_p_Val2_17_reg_819;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        eta_table_V_ce0 = 1'b1;
    end else begin
        eta_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3009_ce = 1'b1;
    end else begin
        grp_fu_3009_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3189_ce = 1'b1;
    end else begin
        grp_fu_3189_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_948_p0 = do_2s_assign_reg_872_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_948_p0 = do_2s_assign_reg_872;
    end else begin
        grp_fu_948_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inv_table_2_V_ce0 = 1'b1;
    end else begin
        inv_table_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inv_table_V_ce0 = 1'b1;
    end else begin
        inv_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            params_a_2s_table_V_address0 = zext_ln544_3_fu_2939_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            params_a_2s_table_V_address0 = zext_ln544_2_fu_2892_p1;
        end else begin
            params_a_2s_table_V_address0 = 'bx;
        end
    end else begin
        params_a_2s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        params_a_2s_table_V_ce0 = 1'b1;
    end else begin
        params_a_2s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            params_a_3s_table_V_address0 = zext_ln544_3_fu_2939_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            params_a_3s_table_V_address0 = zext_ln544_2_fu_2892_p1;
        end else begin
            params_a_3s_table_V_address0 = 'bx;
        end
    end else begin
        params_a_3s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        params_a_3s_table_V_ce0 = 1'b1;
    end else begin
        params_a_3s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        params_e_2s_table_V_address0 = zext_ln544_10_fu_3415_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        params_e_2s_table_V_address0 = zext_ln544_12_fu_3372_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        params_e_2s_table_V_address0 = zext_ln544_11_fu_3340_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        params_e_2s_table_V_address0 = zext_ln544_13_fu_3265_p1;
    end else begin
        params_e_2s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        params_e_2s_table_V_ce0 = 1'b1;
    end else begin
        params_e_2s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        params_e_3s_table_V_address0 = zext_ln544_10_fu_3415_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        params_e_3s_table_V_address0 = zext_ln544_12_fu_3372_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        params_e_3s_table_V_address0 = zext_ln544_11_fu_3340_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        params_e_3s_table_V_address0 = zext_ln544_13_fu_3265_p1;
    end else begin
        params_e_3s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        params_e_3s_table_V_ce0 = 1'b1;
    end else begin
        params_e_3s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        params_p_2s_table_V_address0 = zext_ln544_4_fu_3023_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        params_p_2s_table_V_address0 = zext_ln544_6_fu_2986_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        params_p_2s_table_V_address0 = zext_ln544_7_fu_2955_p1;
    end else begin
        params_p_2s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        params_p_2s_table_V_address1 = zext_ln544_5_fu_3033_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        params_p_2s_table_V_address1 = zext_ln544_8_fu_2997_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        params_p_2s_table_V_address1 = zext_ln544_9_fu_2967_p1;
    end else begin
        params_p_2s_table_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        params_p_2s_table_V_ce0 = 1'b1;
    end else begin
        params_p_2s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        params_p_2s_table_V_ce1 = 1'b1;
    end else begin
        params_p_2s_table_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        params_p_3s_table_V_address0 = zext_ln544_4_fu_3023_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        params_p_3s_table_V_address0 = zext_ln544_6_fu_2986_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        params_p_3s_table_V_address0 = zext_ln544_7_fu_2955_p1;
    end else begin
        params_p_3s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        params_p_3s_table_V_address1 = zext_ln544_5_fu_3033_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        params_p_3s_table_V_address1 = zext_ln544_8_fu_2997_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        params_p_3s_table_V_address1 = zext_ln544_9_fu_2967_p1;
    end else begin
        params_p_3s_table_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        params_p_3s_table_V_ce0 = 1'b1;
    end else begin
        params_p_3s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        params_p_3s_table_V_ce1 = 1'b1;
    end else begin
        params_p_3s_table_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        pl2ptcalc_V_0_ack_out = 1'b1;
    end else begin
        pl2ptcalc_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if (((ptcalc2mtc_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (ptcalc2mtc_V_1_vld_reg == 1'b1)))) begin
        ptcalc2mtc_V_1_ack_in = 1'b1;
    end else begin
        ptcalc2mtc_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if ((~(p_Result_89_reg_3785_pp0_iter5_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_01001) & (ret_V_3_reg_3762_pp0_iter5_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ptcalc2mtc_V_1_data_in = p_Result_19_fu_3597_p11;
    end else if (((1'b0 == ap_block_pp0_stage1_01001) & (ret_V_3_reg_3762_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ptcalc2mtc_V_1_data_in = p_Result_90_fu_3454_p7;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_V_reg_3712_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ptcalc2mtc_V_1_data_in = p_Result_88_fu_3406_p4;
    end else if (((1'b0 == ap_block_pp0_stage3_01001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ptcalc2mtc_V_1_data_in = p_Result_87_fu_3358_p4;
    end else begin
        ptcalc2mtc_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if (((~(p_Result_89_reg_3785_pp0_iter5_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ret_V_3_reg_3762_pp0_iter5_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ret_V_3_reg_3762_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((tmp_V_reg_3712_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ptcalc2mtc_V_1_vld_in = 1'b1;
    end else begin
        ptcalc2mtc_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rsp_table_V_ce0 = 1'b1;
    end else begin
        rsp_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        sf2ptcalc_inn_V_0_ack_out = 1'b1;
    end else begin
        sf2ptcalc_inn_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        sf2ptcalc_mid_V_0_ack_out = 1'b1;
    end else begin
        sf2ptcalc_mid_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        sf2ptcalc_out_V_0_ack_out = 1'b1;
    end else begin
        sf2ptcalc_out_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to5 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((((1'b0 == ap_block_pp0_stage3_subdone) & (ap_reset_idle_pp0 == 1'b0)) | ((1'b0 == ap_block_pp0_stage3_subdone) & (ap_reset_idle_pp0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln700_1_fu_3288_p2 = (rhs_V_1_fu_3280_p3 + add_ln700_reg_4358);

assign add_ln700_2_fu_3494_p2 = (tmp_12_reg_4486 + p_Val2_44_reg_4481);

assign add_ln700_fu_3236_p2 = ($signed(tmp_10_fu_3201_p4) + $signed(sext_ln703_4_fu_3210_p1));

assign add_ln851_1_fu_2584_p2 = (12'd1 + trunc_ln851_1_fu_2574_p4);

assign add_ln851_2_fu_2639_p2 = (12'd1 + trunc_ln851_2_fu_2629_p4);

assign add_ln851_fu_1376_p2 = (12'd1 + trunc_ln2_fu_1366_p4);

assign and_ln415_fu_3581_p2 = (tmp_32_fu_3573_p3 & or_ln412_fu_3567_p2);

assign and_ln879_1_fu_2851_p2 = (xor_ln879_fu_2846_p2 & ap_phi_reg_pp0_iter2_do_2s_assign_reg_872);

assign and_ln879_2_fu_2871_p2 = (sel_tmp5_fu_2865_p2 & icmp_ln879_4_reg_3990);

assign and_ln879_fu_2833_p2 = (icmp_ln879_51_reg_4106 & ap_phi_reg_pp0_iter2_do_2s_assign_reg_872);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_01001 = ((ptcalc2mtc_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ptcalc2mtc_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ptcalc2mtc_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

assign ap_block_state10_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state24_pp0_stage3_iter5 = (ptcalc2mtc_V_1_ack_in == 1'b0);
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_564 = ((p_Result_89_reg_3785_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3762_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3712_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_854 = ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_do_2s_assign_reg_872 = 1'd0;

assign ap_phi_reg_pp0_iter0_empty_37_reg_801 = 12'd0;

assign ap_phi_reg_pp0_iter0_empty_reg_855 = 15'd0;

assign ap_phi_reg_pp0_iter0_p_Val2_17_reg_819 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_18_reg_837 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_61_reg_895 = 2'd1;

assign corr_V_1_fu_3521_p4 = {{ret_V_51_fu_3515_p2[20:9]}};

assign corr_V_fu_3316_p4 = {{ret_V_47_fu_3310_p2[20:9]}};

assign data_valid_inn_V_1_fu_1152_p2 = (tmp_V_3_fu_998_p3 & icmp_ln879_fu_1146_p2);

assign data_valid_mid_V_2_fu_1164_p2 = (tmp_V_4_fu_1006_p3 & icmp_ln879_1_fu_1158_p2);

assign data_valid_mid_V_fu_1200_p2 = (tmp_V_10_fu_1060_p3 & data_valid_mid_V_2_fu_1164_p2);

assign data_valid_out_V_1_fu_1176_p2 = (tmp_V_5_fu_1014_p3 & icmp_ln879_2_fu_1170_p2);

assign deflection_V_1_fu_1569_p2 = (zext_ln703_2_fu_1487_p1 - zext_ln703_fu_1465_p1);

assign deflection_V_2_fu_1528_p2 = (zext_ln703_2_fu_1487_p1 - zext_ln703_1_fu_1476_p1);

assign deflection_V_fu_1610_p2 = (zext_ln703_1_fu_1476_p1 - zext_ln703_fu_1465_p1);

assign empty_39_fu_3054_p3 = ((do_2s_assign_reg_872[0:0] === 1'b1) ? sext_ln728_fu_3048_p1 : trunc_ln728_fu_3051_p1);

assign empty_41_fu_3015_p3 = ((do_2s_assign_reg_872[0:0] === 1'b1) ? params_p_2s_table_V_q0 : params_p_3s_table_V_q0);

assign empty_43_fu_3382_p3 = ((do_2s_assign_reg_872_pp0_iter4_reg[0:0] === 1'b1) ? params_e_2s_table_V_q0 : sext_ln203_2_fu_3378_p1);

assign empty_44_fu_3350_p3 = ((do_2s_assign_reg_872_pp0_iter4_reg[0:0] === 1'b1) ? params_e_2s_table_V_q0 : sext_ln203_4_fu_3346_p1);

assign eta_table_V_address0 = zext_ln544_1_fu_3331_p1;

assign grp_fu_3009_p0 = grp_fu_3009_p00;

assign grp_fu_3009_p00 = p_Val2_62_reg_4144;

assign grp_fu_3189_p0 = 67'd12494450316;

assign grp_fu_3189_p1 = grp_fu_3189_p10;

assign grp_fu_3189_p10 = t_V_fu_3177_p3;

assign grp_fu_948_p3 = ((grp_fu_948_p0[0:0] === 1'b1) ? params_p_2s_table_V_q1 : params_p_3s_table_V_q1);

assign ibin_V_2_fu_2598_p3 = ((p_Result_s_38_fu_2544_p2[0:0] === 1'b1) ? select_ln851_1_fu_2590_p3 : trunc_ln851_1_fu_2574_p4);

assign ibin_V_3_fu_2653_p3 = ((p_Result_51_fu_2550_p2[0:0] === 1'b1) ? select_ln851_2_fu_2645_p3 : trunc_ln851_2_fu_2629_p4);

assign ibin_V_fu_1390_p3 = ((p_Result_44_fu_1340_p3[0:0] === 1'b1) ? select_ln851_fu_1382_p3 : trunc_ln2_fu_1366_p4);

assign icmp_ln851_1_fu_2568_p2 = ((p_Result_14_fu_2560_p3 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_2_fu_2623_p2 = ((p_Result_15_fu_2615_p3 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_fu_1360_p2 = ((p_Result_12_fu_1352_p3 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_10_fu_1905_p2 = ((empty_37_reg_801 == 12'd51) ? 1'b1 : 1'b0);

assign icmp_ln879_11_fu_1937_p2 = ((empty_37_reg_801 == 12'd67) ? 1'b1 : 1'b0);

assign icmp_ln879_12_fu_1943_p2 = ((empty_37_reg_801 == 12'd68) ? 1'b1 : 1'b0);

assign icmp_ln879_13_fu_1971_p2 = ((empty_37_reg_801 == 12'd69) ? 1'b1 : 1'b0);

assign icmp_ln879_14_fu_1977_p2 = ((empty_37_reg_801 == 12'd84) ? 1'b1 : 1'b0);

assign icmp_ln879_15_fu_2005_p2 = ((empty_37_reg_801 == 12'd85) ? 1'b1 : 1'b0);

assign icmp_ln879_16_fu_2011_p2 = ((empty_37_reg_801 == 12'd86) ? 1'b1 : 1'b0);

assign icmp_ln879_17_fu_2039_p2 = ((empty_37_reg_801 == 12'd101) ? 1'b1 : 1'b0);

assign icmp_ln879_18_fu_2045_p2 = ((empty_37_reg_801 == 12'd102) ? 1'b1 : 1'b0);

assign icmp_ln879_19_fu_2085_p2 = ((ap_phi_reg_pp0_iter2_empty_reg_855 == 15'd37) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_1158_p2 = ((tmp_V_1_fu_980_p4 == tmp_V_7_fu_1032_p4) ? 1'b1 : 1'b0);

assign icmp_ln879_20_fu_1657_p2 = ((ap_phi_mux_empty_37_phi_fu_805_p10 == 12'd274) ? 1'b1 : 1'b0);

assign icmp_ln879_21_fu_1667_p2 = ((ap_phi_mux_empty_37_phi_fu_805_p10 == 12'd290) ? 1'b1 : 1'b0);

assign icmp_ln879_22_fu_1673_p2 = ((ap_phi_mux_empty_37_phi_fu_805_p10 == 12'd529) ? 1'b1 : 1'b0);

assign icmp_ln879_23_fu_1705_p2 = ((ap_phi_mux_empty_37_phi_fu_805_p10 == 12'd530) ? 1'b1 : 1'b0);

assign icmp_ln879_24_fu_1711_p2 = ((ap_phi_mux_empty_37_phi_fu_805_p10 == 12'd545) ? 1'b1 : 1'b0);

assign icmp_ln879_25_fu_1739_p2 = ((ap_phi_mux_empty_37_phi_fu_805_p10 == 12'd546) ? 1'b1 : 1'b0);

assign icmp_ln879_26_fu_1745_p2 = ((ap_phi_mux_empty_37_phi_fu_805_p10 == 12'd547) ? 1'b1 : 1'b0);

assign icmp_ln879_27_fu_1777_p2 = ((ap_phi_mux_empty_37_phi_fu_805_p10 == 12'd802) ? 1'b1 : 1'b0);

assign icmp_ln879_28_fu_1783_p2 = ((ap_phi_mux_empty_37_phi_fu_805_p10 == 12'd803) ? 1'b1 : 1'b0);

assign icmp_ln879_29_fu_2091_p2 = ((empty_37_reg_801 == 12'd818) ? 1'b1 : 1'b0);

assign icmp_ln879_2_fu_1170_p2 = ((tmp_V_1_fu_980_p4 == tmp_V_8_fu_1042_p4) ? 1'b1 : 1'b0);

assign icmp_ln879_30_fu_2097_p2 = ((empty_37_reg_801 == 12'd819) ? 1'b1 : 1'b0);

assign icmp_ln879_31_fu_2124_p2 = ((empty_37_reg_801 == 12'd820) ? 1'b1 : 1'b0);

assign icmp_ln879_32_fu_2130_p2 = ((empty_37_reg_801 == 12'd1075) ? 1'b1 : 1'b0);

assign icmp_ln879_33_fu_2158_p2 = ((empty_37_reg_801 == 12'd1076) ? 1'b1 : 1'b0);

assign icmp_ln879_34_fu_2164_p2 = ((empty_37_reg_801 == 12'd1092) ? 1'b1 : 1'b0);

assign icmp_ln879_35_fu_2196_p2 = ((empty_37_reg_801 == 12'd1093) ? 1'b1 : 1'b0);

assign icmp_ln879_36_fu_2202_p2 = ((empty_37_reg_801 == 12'd1109) ? 1'b1 : 1'b0);

assign icmp_ln879_37_fu_2230_p2 = ((empty_37_reg_801 == 12'd1348) ? 1'b1 : 1'b0);

assign icmp_ln879_38_fu_2236_p2 = ((empty_37_reg_801 == 12'd1349) ? 1'b1 : 1'b0);

assign icmp_ln879_39_fu_2264_p2 = ((empty_37_reg_801 == 12'd1364) ? 1'b1 : 1'b0);

assign icmp_ln879_3_fu_1825_p2 = ((ap_phi_reg_pp0_iter2_empty_reg_855 == 15'd35) ? 1'b1 : 1'b0);

assign icmp_ln879_40_fu_2270_p2 = ((empty_37_reg_801 == 12'd1365) ? 1'b1 : 1'b0);

assign icmp_ln879_41_fu_2298_p2 = ((empty_37_reg_801 == 12'd1366) ? 1'b1 : 1'b0);

assign icmp_ln879_42_fu_2304_p2 = ((empty_37_reg_801 == 12'd1381) ? 1'b1 : 1'b0);

assign icmp_ln879_43_fu_2332_p2 = ((empty_37_reg_801 == 12'd1382) ? 1'b1 : 1'b0);

assign icmp_ln879_44_fu_2338_p2 = ((empty_37_reg_801 == 12'd1605) ? 1'b1 : 1'b0);

assign icmp_ln879_45_fu_2344_p2 = ((empty_37_reg_801 == 12'd1621) ? 1'b1 : 1'b0);

assign icmp_ln879_46_fu_2350_p2 = ((empty_37_reg_801 == 12'd1622) ? 1'b1 : 1'b0);

assign icmp_ln879_47_fu_2356_p2 = ((empty_37_reg_801 == 12'd1637) ? 1'b1 : 1'b0);

assign icmp_ln879_48_fu_2362_p2 = ((empty_37_reg_801 == 12'd1638) ? 1'b1 : 1'b0);

assign icmp_ln879_49_fu_2368_p2 = ((empty_37_reg_801 == 12'd17) ? 1'b1 : 1'b0);

assign icmp_ln879_4_fu_1831_p2 = ((ap_phi_reg_pp0_iter2_empty_reg_855 == 15'd1125) ? 1'b1 : 1'b0);

assign icmp_ln879_50_fu_2440_p2 = ((empty_37_reg_801 == 12'd52) ? 1'b1 : 1'b0);

assign icmp_ln879_51_fu_2524_p2 = ((ap_phi_reg_pp0_iter2_empty_reg_855 == 15'd101) ? 1'b1 : 1'b0);

assign icmp_ln879_5_fu_1837_p2 = ((empty_37_reg_801 == 12'd18) ? 1'b1 : 1'b0);

assign icmp_ln879_6_fu_1847_p2 = ((empty_37_reg_801 == 12'd33) ? 1'b1 : 1'b0);

assign icmp_ln879_7_fu_1865_p2 = ((empty_37_reg_801 == 12'd34) ? 1'b1 : 1'b0);

assign icmp_ln879_8_fu_1871_p2 = ((empty_37_reg_801 == 12'd35) ? 1'b1 : 1'b0);

assign icmp_ln879_9_fu_1899_p2 = ((empty_37_reg_801 == 12'd50) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_1146_p2 = ((tmp_V_1_fu_980_p4 == tmp_V_6_fu_1022_p4) ? 1'b1 : 1'b0);

assign index_a_V_fu_2884_p3 = {{select_ln879_4_fu_2876_p3}, {1'd0}};

assign index_e_V_fu_3252_p3 = {{select_ln879_4_reg_4122_pp0_iter3_reg}, {2'd0}};

assign index_p_V_fu_2924_p2 = (zext_ln214_1_fu_2920_p1 - zext_ln214_fu_2910_p1);

assign inv_table_2_V_address0 = zext_ln544_14_fu_2606_p1;

assign inv_table_V_address0 = zext_ln544_15_fu_2661_p1;

assign lhs_V_fu_1422_p3 = {{tmp_8_fu_1413_p4}, {1'd0}};

assign mul_ln68_1_fu_3642_p0 = 31'd27120;

assign mul_ln68_1_fu_3642_p1 = mul_ln68_1_fu_3642_p10;

assign mul_ln68_1_fu_3642_p10 = p_Val2_s_reg_3730;

assign mul_ln68_2_fu_3636_p0 = 31'd18800;

assign mul_ln68_2_fu_3636_p1 = mul_ln68_2_fu_3636_p10;

assign mul_ln68_2_fu_3636_p10 = p_Val2_s_36_reg_3737;

assign mul_ln68_3_fu_3630_p0 = 31'd27120;

assign mul_ln68_3_fu_3630_p1 = mul_ln68_3_fu_3630_p10;

assign mul_ln68_3_fu_3630_p10 = p_Val2_s_reg_3730;

assign mul_ln68_fu_3648_p0 = 31'd27120;

assign mul_ln68_fu_3648_p1 = mul_ln68_fu_3648_p10;

assign mul_ln68_fu_3648_p10 = p_Val2_s_reg_3730;

assign or_ln112_fu_1687_p2 = (icmp_ln879_22_fu_1673_p2 | icmp_ln879_21_fu_1667_p2);

assign or_ln114_fu_1725_p2 = (icmp_ln879_24_fu_1711_p2 | icmp_ln879_23_fu_1705_p2);

assign or_ln116_fu_1759_p2 = (icmp_ln879_26_fu_1745_p2 | icmp_ln879_25_fu_1739_p2);

assign or_ln118_fu_1797_p2 = (icmp_ln879_28_fu_1783_p2 | icmp_ln879_27_fu_1777_p2);

assign or_ln120_fu_2111_p2 = (icmp_ln879_30_fu_2097_p2 | icmp_ln879_29_fu_2091_p2);

assign or_ln122_fu_2144_p2 = (icmp_ln879_32_fu_2130_p2 | icmp_ln879_31_fu_2124_p2);

assign or_ln124_fu_2178_p2 = (icmp_ln879_34_fu_2164_p2 | icmp_ln879_33_fu_2158_p2);

assign or_ln126_fu_2216_p2 = (icmp_ln879_36_fu_2202_p2 | icmp_ln879_35_fu_2196_p2);

assign or_ln128_fu_2250_p2 = (icmp_ln879_38_fu_2236_p2 | icmp_ln879_37_fu_2230_p2);

assign or_ln130_fu_2284_p2 = (icmp_ln879_40_fu_2270_p2 | icmp_ln879_39_fu_2264_p2);

assign or_ln132_fu_2318_p2 = (icmp_ln879_42_fu_2304_p2 | icmp_ln879_41_fu_2298_p2);

assign or_ln134_fu_2673_p2 = (icmp_ln879_44_reg_4056 | icmp_ln879_43_reg_4051);

assign or_ln136_fu_2691_p2 = (icmp_ln879_46_reg_4067 | icmp_ln879_45_reg_4062);

assign or_ln138_fu_2710_p2 = (icmp_ln879_48_reg_4078 | icmp_ln879_47_reg_4073);

assign or_ln144_fu_1182_p2 = (data_valid_out_V_1_fu_1176_p2 | data_valid_inn_V_1_fu_1152_p2);

assign or_ln412_fu_3567_p2 = (tmp_31_fu_3549_p3 | r_fu_3561_p2);

assign or_ln55_fu_1885_p2 = (icmp_ln879_8_fu_1871_p2 | icmp_ln879_7_fu_1865_p2);

assign or_ln57_fu_1919_p2 = (icmp_ln879_9_fu_1899_p2 | icmp_ln879_10_fu_1905_p2);

assign or_ln59_fu_1957_p2 = (icmp_ln879_12_fu_1943_p2 | icmp_ln879_11_fu_1937_p2);

assign or_ln61_fu_1991_p2 = (icmp_ln879_14_fu_1977_p2 | icmp_ln879_13_fu_1971_p2);

assign or_ln63_fu_2025_p2 = (icmp_ln879_16_fu_2011_p2 | icmp_ln879_15_fu_2005_p2);

assign or_ln65_fu_2059_p2 = (icmp_ln879_18_fu_2045_p2 | icmp_ln879_17_fu_2039_p2);

assign or_ln70_fu_2394_p2 = (icmp_ln879_6_fu_1847_p2 | icmp_ln879_5_fu_1837_p2);

assign or_ln76_fu_2454_p2 = (icmp_ln879_50_fu_2440_p2 | icmp_ln879_12_fu_1943_p2);

assign or_ln91_fu_2774_p2 = (icmp_ln879_50_reg_4094 | icmp_ln879_10_reg_4010);

assign or_ln93_fu_2793_p2 = (icmp_ln879_13_reg_4020 | icmp_ln879_12_reg_4015);

assign p_Repl2_15_fu_1206_p2 = (tmp_V_11_fu_1068_p3 & data_valid_out_V_1_fu_1176_p2);

assign p_Repl2_s_fu_1194_p2 = (tmp_V_9_fu_1052_p3 & data_valid_inn_V_1_fu_1152_p2);

always @ (*) begin
    p_Result_100_fu_1323_p4 = xs_V_1_fu_1317_p2;
    p_Result_100_fu_1323_p4[32'd15] = |(1'd0);
end

assign p_Result_102_fu_3144_p4 = {{ret_V_42_reg_4313[27:4]}};

assign p_Result_103_fu_3153_p4 = {{ret_V_43_reg_4318[27:4]}};

assign p_Result_104_fu_3439_p4 = {{ret_V_49_reg_4441[27:4]}};

assign p_Result_12_fu_1352_p3 = {{trunc_ln851_fu_1348_p1}, {11'd0}};

assign p_Result_14_fu_2560_p3 = {{trunc_ln851_3_fu_2556_p1}, {13'd0}};

assign p_Result_15_fu_2615_p3 = {{trunc_ln851_4_fu_2611_p1}, {6'd0}};

assign p_Result_19_fu_3597_p11 = {{{{{{{{{{{{{{{{{{1'd1}, {tmp_V_1_reg_3717_pp0_iter5_reg}}}, {ptcalc_eta_V_fu_3536_p1}}}, {p_Val2_67_fu_3591_p2}}}, {4'd0}}}, {p_Val2_68_reg_3979_pp0_iter4_reg}}}, {ap_phi_reg_pp0_iter5_p_Val2_61_reg_895}}}, {p_Repl2_15_reg_3779_pp0_iter5_reg}}}, {data_valid_mid_V_reg_3773_pp0_iter5_reg}}}, {p_Repl2_s_reg_3767_pp0_iter5_reg}};

assign p_Result_44_fu_1340_p3 = p_Val2_13_fu_1333_p3[32'd15];

assign p_Result_51_fu_2550_p2 = (($signed(tmp_11_fu_2536_p3) < $signed(38'd274877905921)) ? 1'b1 : 1'b0);

assign p_Result_87_fu_3358_p4 = {{{tmp_V_reg_3712_pp0_iter4_reg}, {tmp_V_1_reg_3717_pp0_iter4_reg}}, {32'd0}};

assign p_Result_88_fu_3406_p4 = {{{ret_V_3_reg_3762_pp0_iter4_reg}, {tmp_V_1_reg_3717_pp0_iter4_reg}}, {32'd0}};

assign p_Result_89_fu_1212_p4 = {{{p_Repl2_15_fu_1206_p2}, {data_valid_mid_V_fu_1200_p2}}, {p_Repl2_s_fu_1194_p2}};

assign p_Result_90_fu_3454_p7 = {{{{{{{{{{1'd1}, {tmp_V_1_reg_3717_pp0_iter4_reg}}}, {29'd0}}}, {p_Repl2_15_reg_3779_pp0_iter4_reg}}}, {data_valid_mid_V_reg_3773_pp0_iter4_reg}}}, {p_Repl2_s_reg_3767_pp0_iter4_reg}};

assign p_Result_91_fu_1594_p1 = tmp_fu_1588_p3;

assign p_Result_92_fu_1606_p1 = tmp_1_fu_1598_p3;

assign p_Result_93_fu_1553_p1 = tmp_2_fu_1547_p3;

assign p_Result_94_fu_1565_p1 = tmp_3_fu_1557_p3;

assign p_Result_95_fu_1512_p1 = tmp_4_fu_1506_p3;

assign p_Result_96_fu_1524_p1 = tmp_5_fu_1516_p3;

assign p_Result_97_fu_1629_p4 = {{{trunc_ln647_8_reg_3799_pp0_iter1_reg}, {trunc_ln647_7_reg_3794_pp0_iter1_reg}}, {trunc_ln647_6_reg_3789_pp0_iter1_reg}};

assign p_Result_98_fu_1637_p4 = {{{reg_964_pp0_iter1_reg}, {reg_960_pp0_iter1_reg}}, {reg_956_pp0_iter1_reg}};

assign p_Result_99_fu_1308_p4 = {{ret_V_35_reg_3844[42:27]}};

assign p_Result_s_38_fu_2544_p2 = (($signed(tmp_11_fu_2536_p3) < $signed(38'd274877906937)) ? 1'b1 : 1'b0);

assign p_Val2_13_fu_1333_p3 = ((p_Result_43_reg_3849[0:0] === 1'b1) ? p_Result_100_fu_1323_p4 : p_Result_99_fu_1308_p4);

assign p_Val2_21_fu_2530_p3 = ((p_Val2_68_reg_3979[0:0] === 1'b1) ? sub_ln703_reg_3985 : p_Val2_17_reg_819);

assign p_Val2_29_fu_3195_p3 = ((do_2s_assign_reg_872_pp0_iter3_reg[0:0] === 1'b1) ? params_p_2s_table_V_1_reg_4298 : params_p_3s_table_V_1_reg_4303);

assign p_Val2_30_fu_3130_p3 = ((do_2s_assign_reg_872_pp0_iter3_reg[0:0] === 1'b1) ? params_p_2s_table_V_5_reg_4241 : params_p_3s_table_V_5_reg_4251);

assign p_Val2_32_fu_3120_p3 = ((do_2s_assign_reg_872_pp0_iter3_reg[0:0] === 1'b1) ? params_p_2s_table_V_9_reg_4246 : params_p_3s_table_V_9_reg_4256);

assign p_Val2_44_fu_3471_p3 = ((do_2s_assign_reg_872_pp0_iter4_reg[0:0] === 1'b1) ? params_e_2s_table_V_q0 : sext_ln203_1_fu_3467_p1);

assign p_Val2_45_fu_3424_p3 = ((do_2s_assign_reg_872_pp0_iter4_reg[0:0] === 1'b1) ? params_e_2s_table_V_q0 : sext_ln203_3_fu_3420_p1);

assign p_Val2_50_fu_3326_p2 = ($signed(p_Val2_40_reg_4286) - $signed(corr_V_fu_3316_p4));

assign p_Val2_51_cast_fu_3136_p1 = $signed(p_Val2_30_fu_3130_p3);

assign p_Val2_53_cast_fu_3126_p1 = $signed(p_Val2_32_fu_3120_p3);

assign p_Val2_53_fu_3531_p2 = ($signed(p_Val2_50_reg_4385_pp0_iter5_reg) - $signed(corr_V_1_fu_3521_p4));

assign p_Val2_59_fu_1290_p3 = {{sub_ln728_reg_3809}, {12'd0}};

assign p_Val2_62_fu_2902_p3 = ((ap_phi_reg_pp0_iter2_do_2s_assign_reg_872[0:0] === 1'b1) ? inv_table_2_V_q0 : zext_ln24_fu_2898_p1);

assign p_Val2_63_fu_2973_p3 = ((do_2s_assign_reg_872[0:0] === 1'b1) ? sext_ln203_fu_2930_p1 : params_a_3s_table_V_q0);

assign p_Val2_64_fu_3162_p2 = ($signed(p_Result_102_fu_3144_p4) + $signed(p_Val2_51_cast_fu_3136_p1));

assign p_Val2_65_fu_3168_p2 = ($signed(p_Result_103_fu_3153_p4) + $signed(p_Val2_53_cast_fu_3126_p1));

assign p_Val2_66_fu_3448_p2 = ($signed(p_Result_104_fu_3439_p4) + $signed(p_Val2_74_cast_fu_3432_p1));

assign p_Val2_67_fu_3591_p2 = (zext_ln415_fu_3587_p1 + ptcalc_pt_V_fu_3539_p4);

assign p_Val2_74_cast_fu_3432_p1 = $signed(p_Val2_45_fu_3424_p3);

assign p_Val2_s_fu_1076_p4 = {{sf2ptcalc_inn_V_0_data_reg[40:25]}};

assign phimod_V_3_fu_3086_p3 = {{tmp_7_reg_3757_pp0_iter3_reg}, {6'd0}};

assign phimod_V_4_fu_3103_p3 = ((tmp_V_2_reg_3725_pp0_iter3_reg[0:0] === 1'b1) ? phimod_V_fu_3097_p2 : sext_ln703_fu_3093_p1);

assign phimod_V_fu_3097_p2 = ($signed(15'd0) - $signed(sext_ln703_fu_3093_p1));

assign ptcalc2mtc_V = ptcalc2mtc_V_1_data_reg;

assign ptcalc2mtc_V_ap_vld = ptcalc2mtc_V_1_vld_reg;

assign ptcalc_eta_V_fu_3536_p1 = tmp_16_reg_4446;

assign ptcalc_pt_V_fu_3539_p4 = {{p_Val2_53_fu_3531_p2[10:3]}};

assign r_fu_3561_p2 = ((trunc_ln718_fu_3557_p1 != 2'd0) ? 1'b1 : 1'b0);

assign ret_V_22_fu_2934_p2 = (index_a_V_reg_4128 | 7'd1);

assign ret_V_23_fu_3028_p2 = (index_p_V_reg_4149 | 10'd1);

assign ret_V_24_fu_2981_p2 = (11'd2 + zext_ln215_1_reg_4160);

assign ret_V_25_fu_2949_p2 = (11'd3 + zext_ln215_1_fu_2945_p1);

assign ret_V_26_fu_2992_p2 = (11'd4 + zext_ln215_1_reg_4160);

assign ret_V_27_fu_2961_p2 = (11'd5 + zext_ln215_1_fu_2945_p1);

assign ret_V_28_fu_3335_p2 = (index_e_V_reg_4368 | 8'd1);

assign ret_V_29_fu_3367_p2 = (index_e_V_reg_4368 | 8'd2);

assign ret_V_30_fu_3259_p2 = (index_e_V_fu_3252_p3 | 8'd3);

assign ret_V_35_fu_3617_p0 = 44'd29491;

assign ret_V_36_fu_3624_p0 = 42'd17940480;

assign ret_V_37_fu_1430_p2 = (lhs_V_fu_1422_p3 + shl_ln_fu_1402_p3);

assign ret_V_38_fu_3654_p1 = ret_V_38_fu_3654_p10;

assign ret_V_38_fu_3654_p10 = p_Val2_60_reg_3874;

assign ret_V_3_fu_1188_p2 = (or_ln144_fu_1182_p2 | data_valid_mid_V_2_fu_1164_p2);

assign ret_V_40_fu_3070_p2 = (zext_ln703_4_cast_fu_3039_p4 - rhs_V_fu_3062_p3);

assign ret_V_41_fu_3672_p1 = sext_ln1352_reg_4308;

assign ret_V_42_fu_3660_p1 = sext_ln1352_fu_3110_p1;

assign ret_V_43_fu_3666_p1 = sext_ln1352_fu_3110_p1;

assign ret_V_44_fu_3677_p0 = sext_ln1352_3_fu_3174_p1;

assign ret_V_44_fu_3677_p1 = sext_ln1352_3_fu_3174_p1;

assign ret_V_47_fu_3310_p2 = (rhs_V_2_fu_3302_p3 + add_ln700_1_fu_3288_p2);

assign ret_V_48_fu_3701_p1 = sext_ln1352_5_reg_4436;

assign ret_V_50_fu_3706_p1 = ret_V_50_fu_3706_p10;

assign ret_V_50_fu_3706_p10 = p_Val2_52_reg_4416;

assign ret_V_51_fu_3515_p2 = (rhs_V_3_fu_3507_p3 + add_ln700_2_fu_3494_p2);

assign rhs_V_1_fu_3280_p3 = {{tmp_13_fu_3271_p4}, {9'd0}};

assign rhs_V_2_fu_3302_p3 = {{tmp_14_fu_3293_p4}, {9'd0}};

assign rhs_V_3_fu_3507_p3 = {{tmp_15_fu_3498_p4}, {9'd0}};

assign rhs_V_fu_3062_p3 = {{empty_39_fu_3054_p3}, {5'd0}};

assign rsp_table_V_address0 = zext_ln544_fu_1409_p1;

assign sel_tmp5_fu_2865_p2 = (ap_phi_reg_pp0_iter2_do_2s_assign_reg_872 ^ 1'd1);

assign select_ln112_1_fu_1679_p3 = ((icmp_ln879_22_fu_1673_p2[0:0] === 1'b1) ? 2'd3 : 2'd2);

assign select_ln112_fu_1693_p3 = ((or_ln112_fu_1687_p2[0:0] === 1'b1) ? select_ln112_1_fu_1679_p3 : zext_ln879_2_fu_1663_p1);

assign select_ln114_1_fu_1717_p3 = ((icmp_ln879_24_fu_1711_p2[0:0] === 1'b1) ? 3'd5 : 3'd4);

assign select_ln114_fu_1731_p3 = ((or_ln114_fu_1725_p2[0:0] === 1'b1) ? select_ln114_1_fu_1717_p3 : zext_ln112_fu_1701_p1);

assign select_ln116_1_fu_1751_p3 = ((icmp_ln879_26_fu_1745_p2[0:0] === 1'b1) ? 3'd7 : 3'd6);

assign select_ln116_fu_1765_p3 = ((or_ln116_fu_1759_p2[0:0] === 1'b1) ? select_ln116_1_fu_1751_p3 : select_ln114_fu_1731_p3);

assign select_ln118_1_fu_1789_p3 = ((icmp_ln879_28_fu_1783_p2[0:0] === 1'b1) ? 4'd9 : 4'd8);

assign select_ln118_fu_1803_p3 = ((or_ln118_fu_1797_p2[0:0] === 1'b1) ? select_ln118_1_fu_1789_p3 : zext_ln116_fu_1773_p1);

assign select_ln120_1_fu_2103_p3 = ((icmp_ln879_30_fu_2097_p2[0:0] === 1'b1) ? 4'd11 : 4'd10);

assign select_ln120_fu_2117_p3 = ((or_ln120_fu_2111_p2[0:0] === 1'b1) ? select_ln120_1_fu_2103_p3 : select_ln118_reg_3974);

assign select_ln122_1_fu_2136_p3 = ((icmp_ln879_32_fu_2130_p2[0:0] === 1'b1) ? 4'd13 : 4'd12);

assign select_ln122_fu_2150_p3 = ((or_ln122_fu_2144_p2[0:0] === 1'b1) ? select_ln122_1_fu_2136_p3 : select_ln120_fu_2117_p3);

assign select_ln124_1_fu_2170_p3 = ((icmp_ln879_34_fu_2164_p2[0:0] === 1'b1) ? 4'd15 : 4'd14);

assign select_ln124_fu_2184_p3 = ((or_ln124_fu_2178_p2[0:0] === 1'b1) ? select_ln124_1_fu_2170_p3 : select_ln122_fu_2150_p3);

assign select_ln126_1_fu_2208_p3 = ((icmp_ln879_36_fu_2202_p2[0:0] === 1'b1) ? 5'd17 : 5'd16);

assign select_ln126_fu_2222_p3 = ((or_ln126_fu_2216_p2[0:0] === 1'b1) ? select_ln126_1_fu_2208_p3 : zext_ln124_fu_2192_p1);

assign select_ln128_1_fu_2242_p3 = ((icmp_ln879_38_fu_2236_p2[0:0] === 1'b1) ? 5'd19 : 5'd18);

assign select_ln128_fu_2256_p3 = ((or_ln128_fu_2250_p2[0:0] === 1'b1) ? select_ln128_1_fu_2242_p3 : select_ln126_fu_2222_p3);

assign select_ln130_1_fu_2276_p3 = ((icmp_ln879_40_fu_2270_p2[0:0] === 1'b1) ? 5'd21 : 5'd20);

assign select_ln130_fu_2290_p3 = ((or_ln130_fu_2284_p2[0:0] === 1'b1) ? select_ln130_1_fu_2276_p3 : select_ln128_fu_2256_p3);

assign select_ln132_1_fu_2310_p3 = ((icmp_ln879_42_fu_2304_p2[0:0] === 1'b1) ? 5'd23 : 5'd22);

assign select_ln132_fu_2324_p3 = ((or_ln132_fu_2318_p2[0:0] === 1'b1) ? select_ln132_1_fu_2310_p3 : select_ln130_fu_2290_p3);

assign select_ln134_1_fu_2666_p3 = ((icmp_ln879_44_reg_4056[0:0] === 1'b1) ? 5'd25 : 5'd24);

assign select_ln134_fu_2677_p3 = ((or_ln134_fu_2673_p2[0:0] === 1'b1) ? select_ln134_1_fu_2666_p3 : select_ln132_reg_4046);

assign select_ln136_1_fu_2684_p3 = ((icmp_ln879_46_reg_4067[0:0] === 1'b1) ? 5'd27 : 5'd26);

assign select_ln136_fu_2695_p3 = ((or_ln136_fu_2691_p2[0:0] === 1'b1) ? select_ln136_1_fu_2684_p3 : select_ln134_fu_2677_p3);

assign select_ln138_1_fu_2703_p3 = ((icmp_ln879_48_reg_4078[0:0] === 1'b1) ? 5'd29 : 5'd28);

assign select_ln138_fu_2714_p3 = ((or_ln138_fu_2710_p2[0:0] === 1'b1) ? select_ln138_1_fu_2703_p3 : select_ln136_fu_2695_p3);

assign select_ln53_fu_1853_p3 = ((icmp_ln879_6_fu_1847_p2[0:0] === 1'b1) ? 2'd2 : zext_ln879_fu_1843_p1);

assign select_ln55_1_fu_1877_p3 = ((icmp_ln879_8_fu_1871_p2[0:0] === 1'b1) ? 3'd4 : 3'd3);

assign select_ln55_fu_1891_p3 = ((or_ln55_fu_1885_p2[0:0] === 1'b1) ? select_ln55_1_fu_1877_p3 : zext_ln53_fu_1861_p1);

assign select_ln57_1_fu_1911_p3 = ((icmp_ln879_10_fu_1905_p2[0:0] === 1'b1) ? 3'd6 : 3'd5);

assign select_ln57_fu_1925_p3 = ((or_ln57_fu_1919_p2[0:0] === 1'b1) ? select_ln57_1_fu_1911_p3 : select_ln55_fu_1891_p3);

assign select_ln59_1_fu_1949_p3 = ((icmp_ln879_12_fu_1943_p2[0:0] === 1'b1) ? 4'd8 : 4'd7);

assign select_ln59_fu_1963_p3 = ((or_ln59_fu_1957_p2[0:0] === 1'b1) ? select_ln59_1_fu_1949_p3 : zext_ln57_fu_1933_p1);

assign select_ln61_1_fu_1983_p3 = ((icmp_ln879_14_fu_1977_p2[0:0] === 1'b1) ? 4'd10 : 4'd9);

assign select_ln61_fu_1997_p3 = ((or_ln61_fu_1991_p2[0:0] === 1'b1) ? select_ln61_1_fu_1983_p3 : select_ln59_fu_1963_p3);

assign select_ln63_1_fu_2017_p3 = ((icmp_ln879_16_fu_2011_p2[0:0] === 1'b1) ? 4'd12 : 4'd11);

assign select_ln63_fu_2031_p3 = ((or_ln63_fu_2025_p2[0:0] === 1'b1) ? select_ln63_1_fu_2017_p3 : select_ln61_fu_1997_p3);

assign select_ln65_1_fu_2051_p3 = ((icmp_ln879_18_fu_2045_p2[0:0] === 1'b1) ? 4'd14 : 4'd13);

assign select_ln65_fu_2065_p3 = ((or_ln65_fu_2059_p2[0:0] === 1'b1) ? select_ln65_1_fu_2051_p3 : select_ln63_fu_2031_p3);

assign select_ln68_fu_2374_p3 = ((icmp_ln879_49_fu_2368_p2[0:0] === 1'b1) ? 4'd15 : select_ln879_fu_2073_p3);

assign select_ln70_1_fu_2386_p3 = ((icmp_ln879_6_fu_1847_p2[0:0] === 1'b1) ? 5'd17 : 5'd16);

assign select_ln70_fu_2400_p3 = ((or_ln70_fu_2394_p2[0:0] === 1'b1) ? select_ln70_1_fu_2386_p3 : zext_ln68_4_fu_2382_p1);

assign select_ln72_1_fu_2408_p3 = ((icmp_ln879_8_fu_1871_p2[0:0] === 1'b1) ? 5'd19 : 5'd18);

assign select_ln72_fu_2416_p3 = ((or_ln55_fu_1885_p2[0:0] === 1'b1) ? select_ln72_1_fu_2408_p3 : select_ln70_fu_2400_p3);

assign select_ln74_1_fu_2424_p3 = ((icmp_ln879_10_fu_1905_p2[0:0] === 1'b1) ? 5'd21 : 5'd20);

assign select_ln74_fu_2432_p3 = ((or_ln57_fu_1919_p2[0:0] === 1'b1) ? select_ln74_1_fu_2424_p3 : select_ln72_fu_2416_p3);

assign select_ln76_1_fu_2446_p3 = ((icmp_ln879_12_fu_1943_p2[0:0] === 1'b1) ? 5'd23 : 5'd22);

assign select_ln76_fu_2460_p3 = ((or_ln76_fu_2454_p2[0:0] === 1'b1) ? select_ln76_1_fu_2446_p3 : select_ln74_fu_2432_p3);

assign select_ln78_1_fu_2468_p3 = ((icmp_ln879_14_fu_1977_p2[0:0] === 1'b1) ? 5'd25 : 5'd24);

assign select_ln78_fu_2476_p3 = ((or_ln61_fu_1991_p2[0:0] === 1'b1) ? select_ln78_1_fu_2468_p3 : select_ln76_fu_2460_p3);

assign select_ln80_1_fu_2484_p3 = ((icmp_ln879_16_fu_2011_p2[0:0] === 1'b1) ? 5'd27 : 5'd26);

assign select_ln80_fu_2492_p3 = ((or_ln63_fu_2025_p2[0:0] === 1'b1) ? select_ln80_1_fu_2484_p3 : select_ln78_fu_2476_p3);

assign select_ln82_1_fu_2500_p3 = ((icmp_ln879_18_fu_2045_p2[0:0] === 1'b1) ? 5'd29 : 5'd28);

assign select_ln82_fu_2508_p3 = ((or_ln65_fu_2059_p2[0:0] === 1'b1) ? select_ln82_1_fu_2500_p3 : select_ln80_fu_2492_p3);

assign select_ln851_1_fu_2590_p3 = ((icmp_ln851_1_fu_2568_p2[0:0] === 1'b1) ? trunc_ln851_1_fu_2574_p4 : add_ln851_1_fu_2584_p2);

assign select_ln851_2_fu_2645_p3 = ((icmp_ln851_2_fu_2623_p2[0:0] === 1'b1) ? trunc_ln851_2_fu_2629_p4 : add_ln851_2_fu_2639_p2);

assign select_ln851_fu_1382_p3 = ((icmp_ln851_fu_1360_p2[0:0] === 1'b1) ? trunc_ln2_fu_1366_p4 : add_ln851_fu_1376_p2);

assign select_ln85_fu_2729_p3 = ((icmp_ln879_49_reg_4084[0:0] === 1'b1) ? 5'd30 : select_ln879_1_reg_4100);

assign select_ln879_1_fu_2516_p3 = ((icmp_ln879_19_fu_2085_p2[0:0] === 1'b1) ? select_ln82_fu_2508_p3 : zext_ln879_1_fu_2081_p1);

assign select_ln879_2_fu_2838_p3 = ((and_ln879_fu_2833_p2[0:0] === 1'b1) ? select_ln97_fu_2826_p3 : 6'd0);

assign select_ln879_3_fu_2857_p3 = ((and_ln879_1_fu_2851_p2[0:0] === 1'b1) ? zext_ln879_3_fu_2726_p1 : select_ln879_2_fu_2838_p3);

assign select_ln879_4_fu_2876_p3 = ((and_ln879_2_fu_2871_p2[0:0] === 1'b1) ? zext_ln138_fu_2722_p1 : select_ln879_3_fu_2857_p3);

assign select_ln879_fu_2073_p3 = ((icmp_ln879_3_fu_1825_p2[0:0] === 1'b1) ? select_ln65_fu_2065_p3 : 4'd0);

assign select_ln87_1_fu_2739_p3 = ((icmp_ln879_6_reg_3995[0:0] === 1'b1) ? 6'd32 : 6'd31);

assign select_ln87_fu_2746_p3 = ((or_ln70_reg_4089[0:0] === 1'b1) ? select_ln87_1_fu_2739_p3 : zext_ln85_fu_2735_p1);

assign select_ln89_1_fu_2753_p3 = ((icmp_ln879_8_reg_4000[0:0] === 1'b1) ? 6'd34 : 6'd33);

assign select_ln89_fu_2760_p3 = ((or_ln55_reg_4005[0:0] === 1'b1) ? select_ln89_1_fu_2753_p3 : select_ln87_fu_2746_p3);

assign select_ln91_1_fu_2767_p3 = ((icmp_ln879_50_reg_4094[0:0] === 1'b1) ? 6'd36 : 6'd35);

assign select_ln91_fu_2778_p3 = ((or_ln91_fu_2774_p2[0:0] === 1'b1) ? select_ln91_1_fu_2767_p3 : select_ln89_fu_2760_p3);

assign select_ln93_1_fu_2786_p3 = ((icmp_ln879_13_reg_4020[0:0] === 1'b1) ? 6'd38 : 6'd37);

assign select_ln93_fu_2797_p3 = ((or_ln93_fu_2793_p2[0:0] === 1'b1) ? select_ln93_1_fu_2786_p3 : select_ln91_fu_2778_p3);

assign select_ln95_1_fu_2805_p3 = ((icmp_ln879_16_reg_4026[0:0] === 1'b1) ? 6'd40 : 6'd39);

assign select_ln95_fu_2812_p3 = ((or_ln63_reg_4031[0:0] === 1'b1) ? select_ln95_1_fu_2805_p3 : select_ln93_fu_2797_p3);

assign select_ln97_1_fu_2819_p3 = ((icmp_ln879_18_reg_4036[0:0] === 1'b1) ? 6'd42 : 6'd41);

assign select_ln97_fu_2826_p3 = ((or_ln65_reg_4041[0:0] === 1'b1) ? select_ln97_1_fu_2819_p3 : select_ln95_fu_2812_p3);

assign sext_ln1352_3_fu_3174_p1 = phimod_V_4_reg_4292;

assign sext_ln1352_5_fu_3390_p1 = p_Val2_50_reg_4385;

assign sext_ln1352_fu_3110_p1 = p_Val2_40_reg_4286;

assign sext_ln203_1_fu_3467_p1 = $signed(params_e_3s_table_V_q0);

assign sext_ln203_2_fu_3378_p1 = $signed(params_e_3s_table_V_q0);

assign sext_ln203_3_fu_3420_p1 = $signed(params_e_3s_table_V_q0);

assign sext_ln203_4_fu_3346_p1 = $signed(params_e_3s_table_V_q0);

assign sext_ln203_fu_2930_p1 = $signed(params_a_2s_table_V_q0);

assign sext_ln703_1_fu_1616_p1 = $signed(deflection_V_fu_1610_p2);

assign sext_ln703_2_fu_1575_p1 = $signed(deflection_V_1_fu_1569_p2);

assign sext_ln703_3_fu_1534_p1 = $signed(deflection_V_2_fu_1528_p2);

assign sext_ln703_4_fu_3210_p1 = $signed(p_Val2_29_fu_3195_p3);

assign sext_ln703_fu_3093_p1 = $signed(phimod_V_3_fu_3086_p3);

assign sext_ln728_fu_3048_p1 = $signed(params_a_2s_table_V_3_reg_4196);

assign shl_ln1_fu_2913_p3 = {{select_ln879_4_reg_4122}, {3'd0}};

assign shl_ln_fu_1402_p3 = {{sub_ln1192_reg_3804}, {12'd0}};

assign sub_ln1192_fu_1254_p2 = (trunc_ln1_fu_1234_p4 - trunc_ln728_1_fu_1244_p4);

assign sub_ln703_fu_1819_p2 = (22'd0 - ap_phi_mux_p_Val2_17_phi_fu_823_p10);

assign sub_ln728_fu_1260_p2 = (z_out_V_fu_1096_p4 - p_Val2_s_fu_1076_p4);

assign t_V_fu_3177_p3 = {{p_Val2_18_reg_837_pp0_iter3_reg}, {15'd0}};

assign theta_inn_V_fu_1458_p3 = {{tmp_6_reg_3742_pp0_iter1_reg}, {1'd0}};

assign theta_mid_V_fu_1469_p3 = {{tmp_9_reg_3747_pp0_iter1_reg}, {1'd0}};

assign theta_out_V_fu_1480_p3 = {{tmp_s_reg_3752_pp0_iter1_reg}, {1'd0}};

assign tmp_10_fu_3201_p4 = {{ret_V_41_reg_4323[24:4]}};

assign tmp_11_fu_2536_p3 = {{p_Val2_21_fu_2530_p3}, {16'd0}};

assign tmp_13_fu_3271_p4 = {{ret_V_45_reg_4348[34:23]}};

assign tmp_14_fu_3293_p4 = {{ret_V_46_reg_4353[34:23]}};

assign tmp_15_fu_3498_p4 = {{ret_V_50_reg_4491[34:23]}};

assign tmp_1_fu_1598_p3 = {{reg_964_pp0_iter1_reg}, {reg_960_pp0_iter1_reg}};

assign tmp_2_fu_1547_p3 = {{trunc_ln647_3_reg_3829_pp0_iter1_reg}, {trunc_ln647_2_reg_3824_pp0_iter1_reg}};

assign tmp_30_fu_3217_p4 = {{ret_V_44_reg_4338[29:14]}};

assign tmp_31_fu_3549_p3 = p_Val2_53_fu_3531_p2[32'd3];

assign tmp_32_fu_3573_p3 = p_Val2_53_fu_3531_p2[32'd2];

assign tmp_3_fu_1557_p3 = {{reg_964_pp0_iter1_reg}, {reg_956_pp0_iter1_reg}};

assign tmp_4_fu_1506_p3 = {{trunc_ln647_5_reg_3819_pp0_iter1_reg}, {trunc_ln647_4_reg_3814_pp0_iter1_reg}};

assign tmp_5_fu_1516_p3 = {{reg_960_pp0_iter1_reg}, {reg_956_pp0_iter1_reg}};

assign tmp_8_fu_1413_p4 = {{ret_V_36_reg_3859[35:14]}};

assign tmp_V_10_fu_1060_p3 = sf2ptcalc_mid_V_0_data_reg[32'd9];

assign tmp_V_11_fu_1068_p3 = sf2ptcalc_out_V_0_data_reg[32'd9];

assign tmp_V_1_fu_980_p4 = {{pl2ptcalc_V_0_data_reg[56:36]}};

assign tmp_V_3_fu_998_p3 = sf2ptcalc_inn_V_0_data_reg[32'd62];

assign tmp_V_4_fu_1006_p3 = sf2ptcalc_mid_V_0_data_reg[32'd62];

assign tmp_V_5_fu_1014_p3 = sf2ptcalc_out_V_0_data_reg[32'd62];

assign tmp_V_6_fu_1022_p4 = {{sf2ptcalc_inn_V_0_data_reg[61:41]}};

assign tmp_V_7_fu_1032_p4 = {{sf2ptcalc_mid_V_0_data_reg[61:41]}};

assign tmp_V_8_fu_1042_p4 = {{sf2ptcalc_out_V_0_data_reg[61:41]}};

assign tmp_V_9_fu_1052_p3 = sf2ptcalc_inn_V_0_data_reg[32'd9];

assign tmp_V_fu_972_p3 = pl2ptcalc_V_0_data_reg[32'd62];

assign tmp_fu_1588_p3 = {{trunc_ln647_1_reg_3839_pp0_iter1_reg}, {trunc_ln647_reg_3834_pp0_iter1_reg}};

assign trunc_ln1_fu_1234_p4 = {{sf2ptcalc_inn_V_0_data_reg[35:25]}};

assign trunc_ln2_fu_1366_p4 = {{p_Val2_13_fu_1333_p3[13:2]}};

assign trunc_ln647_1_fu_1286_p1 = sf2ptcalc_inn_V_0_data_reg[3:0];

assign trunc_ln647_2_fu_1274_p1 = sf2ptcalc_out_V_0_data_reg[3:0];

assign trunc_ln647_3_fu_1278_p1 = sf2ptcalc_inn_V_0_data_reg[3:0];

assign trunc_ln647_4_fu_1266_p1 = sf2ptcalc_out_V_0_data_reg[3:0];

assign trunc_ln647_5_fu_1270_p1 = sf2ptcalc_mid_V_0_data_reg[3:0];

assign trunc_ln647_6_fu_1222_p1 = sf2ptcalc_out_V_0_data_reg[3:0];

assign trunc_ln647_7_fu_1226_p1 = sf2ptcalc_mid_V_0_data_reg[3:0];

assign trunc_ln647_8_fu_1230_p1 = sf2ptcalc_inn_V_0_data_reg[3:0];

assign trunc_ln647_fu_1282_p1 = sf2ptcalc_mid_V_0_data_reg[3:0];

assign trunc_ln718_fu_3557_p1 = p_Val2_53_fu_3531_p2[1:0];

assign trunc_ln728_1_fu_1244_p4 = {{sf2ptcalc_mid_V_0_data_reg[35:25]}};

assign trunc_ln728_fu_3051_p1 = params_a_3s_table_V_3_reg_4211[20:0];

assign trunc_ln851_1_fu_2574_p4 = {{p_Val2_21_fu_2530_p3[12:1]}};

assign trunc_ln851_2_fu_2629_p4 = {{p_Val2_21_fu_2530_p3[19:8]}};

assign trunc_ln851_3_fu_2556_p1 = p_Val2_21_fu_2530_p3[0:0];

assign trunc_ln851_4_fu_2611_p1 = p_Val2_21_fu_2530_p3[7:0];

assign trunc_ln851_fu_1348_p1 = p_Val2_13_fu_1333_p3[1:0];

assign xor_ln879_fu_2846_p2 = (icmp_ln879_51_reg_4106 ^ 1'd1);

assign xs_V_1_fu_1317_p2 = ($signed(16'd0) - $signed(p_Result_99_fu_1308_p4));

assign z_out_V_fu_1096_p4 = {{sf2ptcalc_out_V_0_data_reg[40:25]}};

assign zext_ln112_fu_1701_p1 = select_ln112_fu_1693_p3;

assign zext_ln116_fu_1773_p1 = select_ln116_fu_1765_p3;

assign zext_ln124_fu_2192_p1 = select_ln124_fu_2184_p3;

assign zext_ln138_fu_2722_p1 = select_ln138_fu_2714_p3;

assign zext_ln214_1_fu_2920_p1 = shl_ln1_fu_2913_p3;

assign zext_ln214_fu_2910_p1 = index_a_V_reg_4128;

assign zext_ln215_1_fu_2945_p1 = index_p_V_fu_2924_p2;

assign zext_ln24_fu_2898_p1 = inv_table_V_q0;

assign zext_ln415_fu_3587_p1 = and_ln415_fu_3581_p2;

assign zext_ln53_fu_1861_p1 = select_ln53_fu_1853_p3;

assign zext_ln544_10_fu_3415_p1 = index_e_V_reg_4368;

assign zext_ln544_11_fu_3340_p1 = ret_V_28_fu_3335_p2;

assign zext_ln544_12_fu_3372_p1 = ret_V_29_fu_3367_p2;

assign zext_ln544_13_fu_3265_p1 = ret_V_30_fu_3259_p2;

assign zext_ln544_14_fu_2606_p1 = ibin_V_2_fu_2598_p3;

assign zext_ln544_15_fu_2661_p1 = ibin_V_3_fu_2653_p3;

assign zext_ln544_1_fu_3331_p1 = ibin_V_1_reg_4363;

assign zext_ln544_2_fu_2892_p1 = index_a_V_fu_2884_p3;

assign zext_ln544_3_fu_2939_p1 = ret_V_22_fu_2934_p2;

assign zext_ln544_4_fu_3023_p1 = index_p_V_reg_4149;

assign zext_ln544_5_fu_3033_p1 = ret_V_23_fu_3028_p2;

assign zext_ln544_6_fu_2986_p1 = ret_V_24_fu_2981_p2;

assign zext_ln544_7_fu_2955_p1 = ret_V_25_fu_2949_p2;

assign zext_ln544_8_fu_2997_p1 = ret_V_26_fu_2992_p2;

assign zext_ln544_9_fu_2967_p1 = ret_V_27_fu_2961_p2;

assign zext_ln544_fu_1409_p1 = ibin_V_reg_3854;

assign zext_ln57_fu_1933_p1 = select_ln57_fu_1925_p3;

assign zext_ln68_4_fu_2382_p1 = select_ln68_fu_2374_p3;

assign zext_ln703_1_fu_1476_p1 = theta_mid_V_fu_1469_p3;

assign zext_ln703_2_fu_1487_p1 = theta_out_V_fu_1480_p3;

assign zext_ln703_4_cast_fu_3039_p4 = {{ret_V_39_reg_4261[38:13]}};

assign zext_ln703_fu_1465_p1 = theta_inn_V_fu_1458_p3;

assign zext_ln85_fu_2735_p1 = select_ln85_fu_2729_p3;

assign zext_ln879_1_fu_2081_p1 = select_ln879_fu_2073_p3;

assign zext_ln879_2_fu_1663_p1 = icmp_ln879_20_fu_1657_p2;

assign zext_ln879_3_fu_2726_p1 = select_ln879_1_reg_4100;

assign zext_ln879_fu_1843_p1 = icmp_ln879_5_fu_1837_p2;

always @ (posedge ap_clk) begin
    index_a_V_reg_4128[0] <= 1'b0;
    index_p_V_reg_4149[0] <= 1'b0;
    zext_ln215_1_reg_4160[0] <= 1'b0;
    zext_ln215_1_reg_4160[10] <= 1'b0;
    phimod_V_4_reg_4292[5:0] <= 6'b000000;
    index_e_V_reg_4368[1:0] <= 2'b00;
    ap_phi_reg_pp0_iter1_empty_37_reg_801[11:8] <= 4'b0000;
    ap_phi_reg_pp0_iter1_empty_reg_855[14:10] <= 5'b00000;
end

endmodule //ptcalc_top
