{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639086682650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639086682650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 15:51:22 2021 " "Processing started: Thu Dec 09 15:51:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639086682650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639086682650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2s-quest -c i2s-quest " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2s-quest -c i2s-quest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639086682650 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639086683072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639086683072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_input.v 1 1 " "Found 1 design units, including 1 entities, in source file data_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_input " "Found entity 1: data_input" {  } { { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639086690338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639086690338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639086690340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639086690340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_lr.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_lr.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_LR " "Found entity 1: clk_div_LR" {  } { { "clk_div_LR.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/clk_div_LR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639086690341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639086690341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_data.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_data " "Found entity 1: clk_div_data" {  } { { "clk_div_data.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/clk_div_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639086690343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639086690343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_master.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_master " "Found entity 1: clk_div_master" {  } { { "clk_div_master.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/clk_div_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639086690344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639086690344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file data_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_shift " "Found entity 1: data_shift" {  } { { "data_shift.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639086690346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639086690346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpi_interrupt_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file rpi_interrupt_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 rpi_interrupt_clk " "Found entity 1: rpi_interrupt_clk" {  } { { "rpi_interrupt_clk.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/rpi_interrupt_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639086690347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639086690347 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "rpi_interrupt_clk.v(12) " "Verilog HDL or VHDL warning at rpi_interrupt_clk.v(12): conditional expression evaluates to a constant" {  } { { "rpi_interrupt_clk.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/rpi_interrupt_clk.v" 12 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1639086690348 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639086690390 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp top.v(18) " "Verilog HDL or VHDL warning at top.v(18): object \"temp\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639086690391 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_master clk_div_master:master_clk_div " "Elaborating entity \"clk_div_master\" for hierarchy \"clk_div_master:master_clk_div\"" {  } { { "top.v" "master_clk_div" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639086690392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clk_div_master.v(12) " "Verilog HDL assignment warning at clk_div_master.v(12): truncated value with size 32 to match size of target (3)" {  } { { "clk_div_master.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/clk_div_master.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639086690393 "|top|clk_div_master:master_clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_LR clk_div_LR:lr_clk_div " "Elaborating entity \"clk_div_LR\" for hierarchy \"clk_div_LR:lr_clk_div\"" {  } { { "top.v" "lr_clk_div" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639086690393 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clk_div_LR.v(12) " "Verilog HDL assignment warning at clk_div_LR.v(12): truncated value with size 32 to match size of target (8)" {  } { { "clk_div_LR.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/clk_div_LR.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639086690394 "|top|clk_div_LR:lr_clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_data clk_div_data:data_clk_div " "Elaborating entity \"clk_div_data\" for hierarchy \"clk_div_data:data_clk_div\"" {  } { { "top.v" "data_clk_div" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639086690394 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 clk_div_data.v(21) " "Verilog HDL assignment warning at clk_div_data.v(21): truncated value with size 32 to match size of target (5)" {  } { { "clk_div_data.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/clk_div_data.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639086690395 "|top|clk_div_data:data_clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_input data_input:rpi_data " "Elaborating entity \"data_input\" for hierarchy \"data_input:rpi_data\"" {  } { { "top.v" "rpi_data" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639086690395 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 data_input.v(39) " "Verilog HDL assignment warning at data_input.v(39): truncated value with size 32 to match size of target (5)" {  } { { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639086690398 "|top|data_input:rpi_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_input.v(44) " "Verilog HDL assignment warning at data_input.v(44): truncated value with size 32 to match size of target (6)" {  } { { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639086690398 "|top|data_input:rpi_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_input.v(54) " "Verilog HDL assignment warning at data_input.v(54): truncated value with size 32 to match size of target (6)" {  } { { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639086690398 "|top|data_input:rpi_data"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug\[9..7\] data_input.v(10) " "Output port \"debug\[9..7\]\" at data_input.v(10) has no driver" {  } { { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639086690398 "|top|data_input:rpi_data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_input:rpi_data\|altsyncram:data_regs\[0\]\[23\] " "Elaborating entity \"altsyncram\" for hierarchy \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[23\]\"" {  } { { "data_input.v" "data_regs\[0\]\[23\]" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639086690438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[23\] " "Elaborated megafunction instantiation \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[23\]\"" {  } { { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639086690439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[23\] " "Instantiated megafunction \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[23\]\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639086690439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639086690439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639086690439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639086690439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639086690439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639086690439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639086690439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639086690439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639086690439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639086690439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639086690439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639086690439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639086690439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639086690439 ""}  } { { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639086690439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fik1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fik1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fik1 " "Found entity 1: altsyncram_fik1" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639086690480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639086690480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fik1 data_input:rpi_data\|altsyncram:data_regs\[0\]\[23\]\|altsyncram_fik1:auto_generated " "Elaborating entity \"altsyncram_fik1\" for hierarchy \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[23\]\|altsyncram_fik1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639086690481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_shift data_shift:shift " "Elaborating entity \"data_shift\" for hierarchy \"data_shift:shift\"" {  } { { "top.v" "shift" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639086690624 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 data_shift.v(15) " "Verilog HDL assignment warning at data_shift.v(15): truncated value with size 32 to match size of target (5)" {  } { { "data_shift.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_shift.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639086690624 "|top|data_shift:shift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rpi_interrupt_clk rpi_interrupt_clk:done " "Elaborating entity \"rpi_interrupt_clk\" for hierarchy \"rpi_interrupt_clk:done\"" {  } { { "top.v" "done" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639086690625 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "immediate rpi_interrupt_clk.v(5) " "Verilog HDL or VHDL warning at rpi_interrupt_clk.v(5): object \"immediate\" assigned a value but never read" {  } { { "rpi_interrupt_clk.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/rpi_interrupt_clk.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639086690625 "|top|rpi_interrupt_clk:done"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 rpi_interrupt_clk.v(14) " "Verilog HDL assignment warning at rpi_interrupt_clk.v(14): truncated value with size 32 to match size of target (17)" {  } { { "rpi_interrupt_clk.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/rpi_interrupt_clk.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639086690626 "|top|rpi_interrupt_clk:done"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[1\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[1\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639086690734 "|top|data_input:rpi_data|altsyncram:data_regs[0][1]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[2\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[2\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639086690734 "|top|data_input:rpi_data|altsyncram:data_regs[0][2]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[3\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[3\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639086690734 "|top|data_input:rpi_data|altsyncram:data_regs[0][3]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[4\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[4\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639086690734 "|top|data_input:rpi_data|altsyncram:data_regs[0][4]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[5\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[5\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639086690734 "|top|data_input:rpi_data|altsyncram:data_regs[0][5]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[6\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[6\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639086690734 "|top|data_input:rpi_data|altsyncram:data_regs[0][6]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[7\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[7\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639086690734 "|top|data_input:rpi_data|altsyncram:data_regs[0][7]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[8\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[8\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639086690734 "|top|data_input:rpi_data|altsyncram:data_regs[0][8]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[9\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[9\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639086690734 "|top|data_input:rpi_data|altsyncram:data_regs[0][9]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[10\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[10\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639086690734 "|top|data_input:rpi_data|altsyncram:data_regs[0][10]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[11\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[11\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639086690734 "|top|data_input:rpi_data|altsyncram:data_regs[0][11]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[12\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[12\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639086690734 "|top|data_input:rpi_data|altsyncram:data_regs[0][12]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[13\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[13\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639086690734 "|top|data_input:rpi_data|altsyncram:data_regs[0][13]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[14\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[14\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639086690734 "|top|data_input:rpi_data|altsyncram:data_regs[0][14]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[15\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[15\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639086690734 "|top|data_input:rpi_data|altsyncram:data_regs[0][15]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[16\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[16\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639086690734 "|top|data_input:rpi_data|altsyncram:data_regs[0][16]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[17\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[17\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639086690734 "|top|data_input:rpi_data|altsyncram:data_regs[0][17]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[18\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[18\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639086690734 "|top|data_input:rpi_data|altsyncram:data_regs[0][18]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[19\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[19\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639086690734 "|top|data_input:rpi_data|altsyncram:data_regs[0][19]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[20\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[20\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639086690734 "|top|data_input:rpi_data|altsyncram:data_regs[0][20]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[21\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[21\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639086690734 "|top|data_input:rpi_data|altsyncram:data_regs[0][21]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[22\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[22\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639086690734 "|top|data_input:rpi_data|altsyncram:data_regs[0][22]|altsyncram_fik1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_input:rpi_data\|altsyncram:data_regs\[0\]\[23\]\|altsyncram_fik1:auto_generated\|q_b\[0\] " "Synthesized away node \"data_input:rpi_data\|altsyncram:data_regs\[0\]\[23\]\|altsyncram_fik1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fik1.tdf" "" { Text "C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_fik1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 35 -1 0 } } { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639086690734 "|top|data_input:rpi_data|altsyncram:data_regs[0][23]|altsyncram_fik1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1639086690734 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1639086690734 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1639086691063 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rpi_interrupt GND " "Pin \"rpi_interrupt\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639086691091 "|top|rpi_interrupt"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[7\] GND " "Pin \"debug\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639086691091 "|top|debug[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[8\] GND " "Pin \"debug\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639086691091 "|top|debug[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[9\] GND " "Pin \"debug\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639086691091 "|top|debug[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639086691091 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639086691159 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639086691350 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639086691542 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639086691542 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rpi_enable " "No output dependent on input pin \"rpi_enable\"" {  } { { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639086691585 "|top|rpi_enable"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1639086691585 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639086691587 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639086691587 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639086691587 ""} { "Info" "ICUT_CUT_TM_RAMS" "1 " "Implemented 1 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1639086691587 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639086691587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639086691617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 15:51:31 2021 " "Processing ended: Thu Dec 09 15:51:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639086691617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639086691617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639086691617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639086691617 ""}
