# VE270 Lecture 11 FSM Optimizations

## Optimization by State Reduction

<img src="./ve270_note_pic/l11p2.png" alt="Drawing" style="width: 400px;"/>

## Moore and Mealy FSMs

Check FSM circuit:

-   **Next state logic** is defined by the **current state logic** and **FSM inputs**.
-   Output logic:
    -   **Moore logic FSM**: it depends on **present state** only.
    -   **Mealy logic FSM**: it depends on **present state** and **FSM inputs**.

<img src="./ve270_note_pic/l11p3.png" alt="Drawing" style="width: 500px;"/>

| Moore FSM                                | Mealy FSM                                |
| ---------------------------------------- | ---------------------------------------- |
| <img src="./ve270_note_pic/l11p4.png" alt="Drawing" style="width: 300px;"/> | <img src="./ve270_note_pic/l11p5.png" alt="Drawing" style="width: 300px;"/> |

<div style="page-break-after: always;"></div>

## Problem Example

<img src="./ve270_note_pic/l11p6.png" alt="Drawing" style="width: 350px;"/>

### Mealy FSM Design

<img src="./ve270_note_pic/l11p7.png" alt="Drawing" style="width: 200px;"/> it is the initial diagram, and we can use a state reduction table.

Two states are equivalent iff both next states and outputs are identical <img src="./ve270_note_pic/l11p9.png" alt="Drawing" style="width: 250px;"/>

and we get new one: <img src="./ve270_note_pic/l11p10.png" alt="Drawing" style="width: 200px;"/>

After applying state register, we implement it into a circuit.

<div style="page-break-after: always;"></div>

### Moore FSM Design

<img src="./ve270_note_pic/l11p15.png" alt="Drawing" style="width: 200px;"/> is the initial diagram

<img src="./ve270_note_pic/l11p17.png" alt="Drawing" style="width: 250px;"/> reduces the states

<img src="./ve270_note_pic/l11p18.png" alt="Drawing" style="width: 250px;"/> and here is the new diagram

### Moore vs Mealy

-   Output
    -   Moore: Depends on current state
    -   Mealy: Depends on current state and inputs
-   State Diagram
    -   Moore: More states $\to$ possibly bigger circuit
    -   Mealy: Less states $\to$ possibly less number of flip-flops
-   Speed of output response to the inputs
    -   Moore: as long as one clock cycle delay
    -   Mealy: quick, as soon as input changes
-   Timing issue
    -   Moore: synchronous, more stable
    -   Mealy: asynchronous (also based on inputs), may cause serious problem

<div style="page-break-after: always;"></div>

## Combined Mealy and Moore

<img src="./ve270_note_pic/l11p28.png" alt="Drawing" style="width: 300px;"/>

## FSM Reverse Engineering

Given a circuit of FSM, we should find the behavior

-   Mealy or Moore
-   State number
-   Logic for next state
-   State table
-   State diagram

<div style="page-break-after: always;"></div>

## Implication Table State Reduction

<img src="./ve270_note_pic/l11p34p1.png" alt="Drawing" style="width: 200px;"/>

Use implication tables to simplify the FSM.