TimeQuest Timing Analyzer report for the_project
Thu Oct 27 18:15:43 2016
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 12. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 13. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Slow 1200mV 85C Model Metastability Report
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 26. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Slow 1200mV 0C Model Metastability Report
 33. Fast 1200mV 0C Model Setup Summary
 34. Fast 1200mV 0C Model Hold Summary
 35. Fast 1200mV 0C Model Recovery Summary
 36. Fast 1200mV 0C Model Removal Summary
 37. Fast 1200mV 0C Model Minimum Pulse Width Summary
 38. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 39. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 40. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Fast 1200mV 0C Model Metastability Report
 46. Multicorner Timing Analysis Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths
 61. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name      ; the_project                                       ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE115F29C7                                     ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------+
; Clocks                                                                         ;
+--------------------------------------------------------------------------------+
Clock Name  : CLOCK_50
Type        : Base
Period      : 1.000
Frequency   : 1000.0 MHz
Rise        : 0.000
Fall        : 0.500
Duty Cycle  : 
Divide by   : 
Multiply by : 
Phase       : 
Offset      : 
Edge List   : 
Edge Shift  : 
Inverted    : 
Master      : 
Source      : 
Targets     : { CLOCK_50 }
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                             ;
+--------------------------------------------------------------------------------+
Fmax            : 1144.16 MHz
Restricted Fmax : 250.0 MHz
Clock Name      : CLOCK_50
Note            : limit due to minimum period restriction (max I/O toggle rate)
+--------------------------------------------------------------------------------+

This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+--------------------------------------------------------------------------------+
Clock         : CLOCK_50
Slack         : 0.126
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+--------------------------------------------------------------------------------+
Clock         : CLOCK_50
Slack         : 0.427
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+--------------------------------------------------------------------------------+
Clock         : CLOCK_50
Slack         : -3.000
End Point TNS : -49.260
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                        ;
+--------------------------------------------------------------------------------+
Slack        : 0.126
From Node    : regfile:r|array[30][12]
To Node      : regfile:r|reg30_out[12]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 0.790

Slack        : 0.126
From Node    : regfile:r|array[30][15]
To Node      : regfile:r|reg30_out[15]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 0.790

Slack        : 0.126
From Node    : regfile:r|array[30][17]
To Node      : regfile:r|reg30_out[17]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.080
Data Delay   : 0.792

Slack        : 0.127
From Node    : regfile:r|array[30][13]
To Node      : regfile:r|reg30_out[13]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 0.789

Slack        : 0.127
From Node    : regfile:r|array[30][16]
To Node      : regfile:r|reg30_out[16]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.080
Data Delay   : 0.791

Slack        : 0.128
From Node    : regfile:r|array[30][0]
To Node      : regfile:r|reg30_out[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.081
Data Delay   : 0.789

Slack        : 0.128
From Node    : regfile:r|array[30][1]
To Node      : regfile:r|reg30_out[1]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.081
Data Delay   : 0.789

Slack        : 0.128
From Node    : regfile:r|array[30][3]
To Node      : regfile:r|reg30_out[3]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.081
Data Delay   : 0.789

Slack        : 0.128
From Node    : regfile:r|array[30][4]
To Node      : regfile:r|reg30_out[4]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.080
Data Delay   : 0.790

Slack        : 0.128
From Node    : regfile:r|array[30][14]
To Node      : regfile:r|reg30_out[14]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 0.788

Slack        : 0.129
From Node    : regfile:r|array[30][2]
To Node      : regfile:r|reg30_out[2]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.081
Data Delay   : 0.788

Slack        : 0.129
From Node    : regfile:r|array[30][5]
To Node      : regfile:r|reg30_out[5]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.080
Data Delay   : 0.789

Slack        : 0.129
From Node    : regfile:r|array[30][6]
To Node      : regfile:r|reg30_out[6]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.080
Data Delay   : 0.789

Slack        : 0.129
From Node    : regfile:r|array[30][8]
To Node      : regfile:r|reg30_out[8]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.079
Data Delay   : 0.790

Slack        : 0.131
From Node    : regfile:r|array[30][7]
To Node      : regfile:r|reg30_out[7]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.080
Data Delay   : 0.787

Slack        : 0.131
From Node    : regfile:r|array[30][10]
To Node      : regfile:r|reg30_out[10]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.079
Data Delay   : 0.788

Slack        : 0.131
From Node    : regfile:r|array[30][11]
To Node      : regfile:r|reg30_out[11]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.079
Data Delay   : 0.788

Slack        : 0.132
From Node    : regfile:r|array[30][9]
To Node      : regfile:r|reg30_out[9]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.079
Data Delay   : 0.787
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                         ;
+--------------------------------------------------------------------------------+
Slack        : 0.427
From Node    : regfile:r|array[30][14]
To Node      : regfile:r|reg30_out[14]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 0.695

Slack        : 0.428
From Node    : regfile:r|array[30][2]
To Node      : regfile:r|reg30_out[2]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.695

Slack        : 0.428
From Node    : regfile:r|array[30][13]
To Node      : regfile:r|reg30_out[13]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 0.696

Slack        : 0.429
From Node    : regfile:r|array[30][0]
To Node      : regfile:r|reg30_out[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : regfile:r|array[30][1]
To Node      : regfile:r|reg30_out[1]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : regfile:r|array[30][3]
To Node      : regfile:r|reg30_out[3]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 0.696

Slack        : 0.429
From Node    : regfile:r|array[30][7]
To Node      : regfile:r|reg30_out[7]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.695

Slack        : 0.429
From Node    : regfile:r|array[30][9]
To Node      : regfile:r|reg30_out[9]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.694

Slack        : 0.429
From Node    : regfile:r|array[30][12]
To Node      : regfile:r|reg30_out[12]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 0.697

Slack        : 0.429
From Node    : regfile:r|array[30][15]
To Node      : regfile:r|reg30_out[15]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 0.697

Slack        : 0.430
From Node    : regfile:r|array[30][4]
To Node      : regfile:r|reg30_out[4]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.696

Slack        : 0.430
From Node    : regfile:r|array[30][5]
To Node      : regfile:r|reg30_out[5]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.696

Slack        : 0.430
From Node    : regfile:r|array[30][6]
To Node      : regfile:r|reg30_out[6]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.696

Slack        : 0.430
From Node    : regfile:r|array[30][11]
To Node      : regfile:r|reg30_out[11]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.695

Slack        : 0.431
From Node    : regfile:r|array[30][10]
To Node      : regfile:r|reg30_out[10]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.696

Slack        : 0.431
From Node    : regfile:r|array[30][16]
To Node      : regfile:r|reg30_out[16]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.697

Slack        : 0.432
From Node    : regfile:r|array[30][8]
To Node      : regfile:r|reg30_out[8]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.079
Data Delay   : 0.697

Slack        : 0.432
From Node    : regfile:r|array[30][17]
To Node      : regfile:r|reg30_out[17]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.698
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                          ;
+--------------------------------------------------------------------------------+
Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Port Rate
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][0]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][10]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][11]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][12]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][13]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][14]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][15]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][16]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][17]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][1]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][2]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][3]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][4]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][5]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][6]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][7]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][8]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][9]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[0]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[10]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[11]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[12]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[13]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[14]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[15]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[16]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[17]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[1]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[2]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[3]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[4]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[5]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[6]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[7]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[8]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[9]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][10]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][11]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][4]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][5]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][6]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][7]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][8]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][9]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[10]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[11]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[4]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[5]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[6]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[7]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[8]

Slack          : 0.183
Actual Width   : 0.371
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[9]

Slack          : 0.184
Actual Width   : 0.372
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][0]

Slack          : 0.184
Actual Width   : 0.372
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][12]

Slack          : 0.184
Actual Width   : 0.372
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][13]

Slack          : 0.184
Actual Width   : 0.372
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][14]

Slack          : 0.184
Actual Width   : 0.372
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][15]

Slack          : 0.184
Actual Width   : 0.372
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][1]

Slack          : 0.184
Actual Width   : 0.372
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][2]

Slack          : 0.184
Actual Width   : 0.372
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][3]

Slack          : 0.184
Actual Width   : 0.372
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[0]

Slack          : 0.184
Actual Width   : 0.372
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[12]

Slack          : 0.184
Actual Width   : 0.372
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[13]

Slack          : 0.184
Actual Width   : 0.372
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[14]

Slack          : 0.184
Actual Width   : 0.372
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[15]

Slack          : 0.184
Actual Width   : 0.372
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[1]

Slack          : 0.184
Actual Width   : 0.372
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[2]

Slack          : 0.184
Actual Width   : 0.372
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[3]

Slack          : 0.185
Actual Width   : 0.373
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][16]

Slack          : 0.185
Actual Width   : 0.373
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][17]

Slack          : 0.185
Actual Width   : 0.373
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[16]

Slack          : 0.185
Actual Width   : 0.373
Required Width : 0.188
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[17]

Slack          : 0.319
Actual Width   : 0.319
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~input|o

Slack          : 0.333
Actual Width   : 0.333
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~inputclkctrl|inclk[0]

Slack          : 0.333
Actual Width   : 0.333
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~inputclkctrl|outclk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][10]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][11]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][12]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][13]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][14]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][15]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][4]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][5]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][6]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][7]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][8]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][9]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[10]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[11]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[12]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[13]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[14]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[15]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[4]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[5]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[6]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[7]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[8]|clk

Slack          : 0.336
Actual Width   : 0.336
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[9]|clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------------------------------------------------------------------+
Data Port       : SW[*]
Clock Port      : CLOCK_50
Rise            : 2.305
Fall            : 2.643
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[0]
Clock Port      : CLOCK_50
Rise            : 1.932
Fall            : 2.271
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[1]
Clock Port      : CLOCK_50
Rise            : 2.042
Fall            : 2.436
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[2]
Clock Port      : CLOCK_50
Rise            : 2.005
Fall            : 2.357
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[3]
Clock Port      : CLOCK_50
Rise            : 2.305
Fall            : 2.643
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[4]
Clock Port      : CLOCK_50
Rise            : 1.076
Fall            : 1.418
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[5]
Clock Port      : CLOCK_50
Rise            : 1.797
Fall            : 2.135
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[6]
Clock Port      : CLOCK_50
Rise            : 1.907
Fall            : 2.252
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[7]
Clock Port      : CLOCK_50
Rise            : 1.372
Fall            : 1.711
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[8]
Clock Port      : CLOCK_50
Rise            : 1.812
Fall            : 2.150
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[9]
Clock Port      : CLOCK_50
Rise            : 0.778
Fall            : 1.125
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[10]
Clock Port      : CLOCK_50
Rise            : 1.739
Fall            : 2.073
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[11]
Clock Port      : CLOCK_50
Rise            : 1.750
Fall            : 2.088
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[12]
Clock Port      : CLOCK_50
Rise            : 1.015
Fall            : 1.358
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[13]
Clock Port      : CLOCK_50
Rise            : 1.308
Fall            : 1.647
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[14]
Clock Port      : CLOCK_50
Rise            : 1.340
Fall            : 1.682
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[15]
Clock Port      : CLOCK_50
Rise            : 1.048
Fall            : 1.393
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[16]
Clock Port      : CLOCK_50
Rise            : 2.221
Fall            : 2.615
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[17]
Clock Port      : CLOCK_50
Rise            : 2.045
Fall            : 2.436
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+--------------------------------------------------------------------------------+
Data Port       : SW[*]
Clock Port      : CLOCK_50
Rise            : -0.360
Fall            : -0.684
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[0]
Clock Port      : CLOCK_50
Rise            : -1.463
Fall            : -1.781
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[1]
Clock Port      : CLOCK_50
Rise            : -1.569
Fall            : -1.939
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[2]
Clock Port      : CLOCK_50
Rise            : -1.534
Fall            : -1.863
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[3]
Clock Port      : CLOCK_50
Rise            : -1.822
Fall            : -2.137
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[4]
Clock Port      : CLOCK_50
Rise            : -0.644
Fall            : -0.964
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[5]
Clock Port      : CLOCK_50
Rise            : -1.336
Fall            : -1.652
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[6]
Clock Port      : CLOCK_50
Rise            : -1.457
Fall            : -1.788
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[7]
Clock Port      : CLOCK_50
Rise            : -0.928
Fall            : -1.245
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[8]
Clock Port      : CLOCK_50
Rise            : -1.352
Fall            : -1.668
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[9]
Clock Port      : CLOCK_50
Rise            : -0.360
Fall            : -0.684
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[10]
Clock Port      : CLOCK_50
Rise            : -1.282
Fall            : -1.593
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[11]
Clock Port      : CLOCK_50
Rise            : -1.292
Fall            : -1.608
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[12]
Clock Port      : CLOCK_50
Rise            : -0.580
Fall            : -0.901
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[13]
Clock Port      : CLOCK_50
Rise            : -0.863
Fall            : -1.180
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[14]
Clock Port      : CLOCK_50
Rise            : -0.893
Fall            : -1.211
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[15]
Clock Port      : CLOCK_50
Rise            : -0.612
Fall            : -0.935
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[16]
Clock Port      : CLOCK_50
Rise            : -1.757
Fall            : -2.135
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[17]
Clock Port      : CLOCK_50
Rise            : -1.573
Fall            : -1.940
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------------------------------------------------------------------+
Data Port       : HEX0[*]
Clock Port      : CLOCK_50
Rise            : 11.313
Fall            : 11.372
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[0]
Clock Port      : CLOCK_50
Rise            : 10.150
Fall            : 10.135
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[1]
Clock Port      : CLOCK_50
Rise            : 11.313
Fall            : 11.372
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[2]
Clock Port      : CLOCK_50
Rise            : 9.734
Fall            : 9.740
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[3]
Clock Port      : CLOCK_50
Rise            : 8.624
Fall            : 8.541
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[4]
Clock Port      : CLOCK_50
Rise            : 8.978
Fall            : 8.878
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[5]
Clock Port      : CLOCK_50
Rise            : 11.302
Fall            : 11.287
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[6]
Clock Port      : CLOCK_50
Rise            : 8.725
Fall            : 8.697
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX1[*]
Clock Port      : CLOCK_50
Rise            : 9.284
Fall            : 9.261
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[0]
Clock Port      : CLOCK_50
Rise            : 8.907
Fall            : 8.788
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[1]
Clock Port      : CLOCK_50
Rise            : 7.984
Fall            : 7.945
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[2]
Clock Port      : CLOCK_50
Rise            : 7.677
Fall            : 7.606
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[3]
Clock Port      : CLOCK_50
Rise            : 8.048
Fall            : 7.973
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[4]
Clock Port      : CLOCK_50
Rise            : 7.686
Fall            : 7.609
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[5]
Clock Port      : CLOCK_50
Rise            : 8.639
Fall            : 8.670
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[6]
Clock Port      : CLOCK_50
Rise            : 9.284
Fall            : 9.261
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX2[*]
Clock Port      : CLOCK_50
Rise            : 7.816
Fall            : 7.865
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[0]
Clock Port      : CLOCK_50
Rise            : 7.690
Fall            : 7.600
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[1]
Clock Port      : CLOCK_50
Rise            : 7.321
Fall            : 7.328
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[2]
Clock Port      : CLOCK_50
Rise            : 7.726
Fall            : 7.647
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[3]
Clock Port      : CLOCK_50
Rise            : 7.709
Fall            : 7.633
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[4]
Clock Port      : CLOCK_50
Rise            : 7.691
Fall            : 7.589
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[5]
Clock Port      : CLOCK_50
Rise            : 7.701
Fall            : 7.623
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[6]
Clock Port      : CLOCK_50
Rise            : 7.816
Fall            : 7.865
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX3[*]
Clock Port      : CLOCK_50
Rise            : 10.332
Fall            : 9.875
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[0]
Clock Port      : CLOCK_50
Rise            : 8.474
Fall            : 8.430
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[1]
Clock Port      : CLOCK_50
Rise            : 9.517
Fall            : 9.440
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[2]
Clock Port      : CLOCK_50
Rise            : 10.332
Fall            : 9.875
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[3]
Clock Port      : CLOCK_50
Rise            : 7.798
Fall            : 7.622
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[4]
Clock Port      : CLOCK_50
Rise            : 8.053
Fall            : 7.947
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[5]
Clock Port      : CLOCK_50
Rise            : 8.077
Fall            : 7.899
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[6]
Clock Port      : CLOCK_50
Rise            : 7.898
Fall            : 8.045
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX4[*]
Clock Port      : CLOCK_50
Rise            : 8.795
Fall            : 8.637
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[0]
Clock Port      : CLOCK_50
Rise            : 8.502
Fall            : 8.316
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[1]
Clock Port      : CLOCK_50
Rise            : 8.795
Fall            : 8.637
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[2]
Clock Port      : CLOCK_50
Rise            : 8.317
Fall            : 8.205
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[3]
Clock Port      : CLOCK_50
Rise            : 8.288
Fall            : 8.249
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[4]
Clock Port      : CLOCK_50
Rise            : 7.726
Fall            : 7.637
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[5]
Clock Port      : CLOCK_50
Rise            : 7.060
Fall            : 6.971
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[6]
Clock Port      : CLOCK_50
Rise            : 7.180
Fall            : 7.287
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------------------------------------------------------------------+
Data Port       : HEX0[*]
Clock Port      : CLOCK_50
Rise            : 7.905
Fall            : 7.832
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[0]
Clock Port      : CLOCK_50
Rise            : 9.373
Fall            : 9.366
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[1]
Clock Port      : CLOCK_50
Rise            : 10.598
Fall            : 10.596
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[2]
Clock Port      : CLOCK_50
Rise            : 8.978
Fall            : 8.995
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[3]
Clock Port      : CLOCK_50
Rise            : 7.905
Fall            : 7.832
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[4]
Clock Port      : CLOCK_50
Rise            : 8.246
Fall            : 8.231
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[5]
Clock Port      : CLOCK_50
Rise            : 10.533
Fall            : 10.616
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[6]
Clock Port      : CLOCK_50
Rise            : 8.006
Fall            : 8.008
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX1[*]
Clock Port      : CLOCK_50
Rise            : 7.000
Fall            : 6.941
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[0]
Clock Port      : CLOCK_50
Rise            : 8.175
Fall            : 8.079
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[1]
Clock Port      : CLOCK_50
Rise            : 7.303
Fall            : 7.237
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[2]
Clock Port      : CLOCK_50
Rise            : 7.000
Fall            : 6.941
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[3]
Clock Port      : CLOCK_50
Rise            : 7.363
Fall            : 7.301
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[4]
Clock Port      : CLOCK_50
Rise            : 7.013
Fall            : 6.955
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[5]
Clock Port      : CLOCK_50
Rise            : 7.973
Fall            : 8.013
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[6]
Clock Port      : CLOCK_50
Rise            : 8.598
Fall            : 8.582
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX2[*]
Clock Port      : CLOCK_50
Rise            : 6.703
Fall            : 6.647
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[0]
Clock Port      : CLOCK_50
Rise            : 7.009
Fall            : 6.946
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[1]
Clock Port      : CLOCK_50
Rise            : 6.703
Fall            : 6.647
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[2]
Clock Port      : CLOCK_50
Rise            : 7.045
Fall            : 6.977
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[3]
Clock Port      : CLOCK_50
Rise            : 7.030
Fall            : 6.973
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[4]
Clock Port      : CLOCK_50
Rise            : 7.008
Fall            : 7.010
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[5]
Clock Port      : CLOCK_50
Rise            : 7.023
Fall            : 7.027
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[6]
Clock Port      : CLOCK_50
Rise            : 7.134
Fall            : 7.224
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX3[*]
Clock Port      : CLOCK_50
Rise            : 7.114
Fall            : 6.949
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[0]
Clock Port      : CLOCK_50
Rise            : 7.756
Fall            : 7.726
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[1]
Clock Port      : CLOCK_50
Rise            : 8.780
Fall            : 8.687
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[2]
Clock Port      : CLOCK_50
Rise            : 9.632
Fall            : 9.201
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[3]
Clock Port      : CLOCK_50
Rise            : 7.114
Fall            : 6.949
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[4]
Clock Port      : CLOCK_50
Rise            : 7.408
Fall            : 7.241
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[5]
Clock Port      : CLOCK_50
Rise            : 7.420
Fall            : 7.244
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[6]
Clock Port      : CLOCK_50
Rise            : 7.190
Fall            : 7.358
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX4[*]
Clock Port      : CLOCK_50
Rise            : 6.819
Fall            : 6.730
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[0]
Clock Port      : CLOCK_50
Rise            : 8.071
Fall            : 7.930
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[1]
Clock Port      : CLOCK_50
Rise            : 8.352
Fall            : 8.238
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[2]
Clock Port      : CLOCK_50
Rise            : 7.692
Fall            : 7.529
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[3]
Clock Port      : CLOCK_50
Rise            : 7.869
Fall            : 7.869
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[4]
Clock Port      : CLOCK_50
Rise            : 7.355
Fall            : 7.288
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[5]
Clock Port      : CLOCK_50
Rise            : 6.819
Fall            : 6.730
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[6]
Clock Port      : CLOCK_50
Rise            : 6.930
Fall            : 7.037
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                              ;
+--------------------------------------------------------------------------------+
Fmax            : 1273.89 MHz
Restricted Fmax : 250.0 MHz
Clock Name      : CLOCK_50
Note            : limit due to minimum period restriction (max I/O toggle rate)
+--------------------------------------------------------------------------------+

This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+--------------------------------------------------------------------------------+
Clock         : CLOCK_50
Slack         : 0.215
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------------------------------+
Clock         : CLOCK_50
Slack         : 0.395
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------------------------------+
Clock         : CLOCK_50
Slack         : -3.000
End Point TNS : -49.260
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                         ;
+--------------------------------------------------------------------------------+
Slack        : 0.215
From Node    : regfile:r|array[30][1]
To Node      : regfile:r|reg30_out[1]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 0.711

Slack        : 0.215
From Node    : regfile:r|array[30][12]
To Node      : regfile:r|reg30_out[12]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 0.711

Slack        : 0.215
From Node    : regfile:r|array[30][15]
To Node      : regfile:r|reg30_out[15]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 0.711

Slack        : 0.216
From Node    : regfile:r|array[30][0]
To Node      : regfile:r|reg30_out[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 0.710

Slack        : 0.216
From Node    : regfile:r|array[30][2]
To Node      : regfile:r|reg30_out[2]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 0.710

Slack        : 0.216
From Node    : regfile:r|array[30][3]
To Node      : regfile:r|reg30_out[3]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 0.710

Slack        : 0.216
From Node    : regfile:r|array[30][13]
To Node      : regfile:r|reg30_out[13]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 0.710

Slack        : 0.216
From Node    : regfile:r|array[30][14]
To Node      : regfile:r|reg30_out[14]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 0.710

Slack        : 0.216
From Node    : regfile:r|array[30][17]
To Node      : regfile:r|reg30_out[17]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.070
Data Delay   : 0.713

Slack        : 0.217
From Node    : regfile:r|array[30][4]
To Node      : regfile:r|reg30_out[4]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.071
Data Delay   : 0.711

Slack        : 0.217
From Node    : regfile:r|array[30][16]
To Node      : regfile:r|reg30_out[16]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.070
Data Delay   : 0.712

Slack        : 0.218
From Node    : regfile:r|array[30][5]
To Node      : regfile:r|reg30_out[5]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.071
Data Delay   : 0.710

Slack        : 0.218
From Node    : regfile:r|array[30][6]
To Node      : regfile:r|reg30_out[6]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.071
Data Delay   : 0.710

Slack        : 0.218
From Node    : regfile:r|array[30][8]
To Node      : regfile:r|reg30_out[8]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.070
Data Delay   : 0.711

Slack        : 0.219
From Node    : regfile:r|array[30][7]
To Node      : regfile:r|reg30_out[7]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.071
Data Delay   : 0.709

Slack        : 0.219
From Node    : regfile:r|array[30][10]
To Node      : regfile:r|reg30_out[10]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.070
Data Delay   : 0.710

Slack        : 0.219
From Node    : regfile:r|array[30][11]
To Node      : regfile:r|reg30_out[11]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.070
Data Delay   : 0.710

Slack        : 0.221
From Node    : regfile:r|array[30][9]
To Node      : regfile:r|reg30_out[9]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.070
Data Delay   : 0.708
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                          ;
+--------------------------------------------------------------------------------+
Slack        : 0.395
From Node    : regfile:r|array[30][0]
To Node      : regfile:r|reg30_out[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.639

Slack        : 0.395
From Node    : regfile:r|array[30][2]
To Node      : regfile:r|reg30_out[2]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.639

Slack        : 0.395
From Node    : regfile:r|array[30][3]
To Node      : regfile:r|reg30_out[3]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.639

Slack        : 0.395
From Node    : regfile:r|array[30][13]
To Node      : regfile:r|reg30_out[13]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.639

Slack        : 0.395
From Node    : regfile:r|array[30][14]
To Node      : regfile:r|reg30_out[14]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.639

Slack        : 0.396
From Node    : regfile:r|array[30][1]
To Node      : regfile:r|reg30_out[1]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.640

Slack        : 0.396
From Node    : regfile:r|array[30][7]
To Node      : regfile:r|reg30_out[7]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.638

Slack        : 0.396
From Node    : regfile:r|array[30][12]
To Node      : regfile:r|reg30_out[12]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.640

Slack        : 0.396
From Node    : regfile:r|array[30][15]
To Node      : regfile:r|reg30_out[15]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 0.640

Slack        : 0.397
From Node    : regfile:r|array[30][5]
To Node      : regfile:r|reg30_out[5]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.639

Slack        : 0.397
From Node    : regfile:r|array[30][9]
To Node      : regfile:r|reg30_out[9]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.070
Data Delay   : 0.638

Slack        : 0.398
From Node    : regfile:r|array[30][4]
To Node      : regfile:r|reg30_out[4]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.640

Slack        : 0.398
From Node    : regfile:r|array[30][6]
To Node      : regfile:r|reg30_out[6]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.071
Data Delay   : 0.640

Slack        : 0.398
From Node    : regfile:r|array[30][10]
To Node      : regfile:r|reg30_out[10]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.070
Data Delay   : 0.639

Slack        : 0.398
From Node    : regfile:r|array[30][11]
To Node      : regfile:r|reg30_out[11]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.070
Data Delay   : 0.639

Slack        : 0.399
From Node    : regfile:r|array[30][8]
To Node      : regfile:r|reg30_out[8]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.070
Data Delay   : 0.640

Slack        : 0.400
From Node    : regfile:r|array[30][16]
To Node      : regfile:r|reg30_out[16]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.070
Data Delay   : 0.641

Slack        : 0.401
From Node    : regfile:r|array[30][17]
To Node      : regfile:r|reg30_out[17]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.070
Data Delay   : 0.642
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                           ;
+--------------------------------------------------------------------------------+
Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Port Rate
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][0]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][10]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][11]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][12]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][13]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][14]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][15]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][16]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][17]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][1]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][2]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][3]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][4]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][5]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][6]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][7]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][8]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][9]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[0]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[10]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[11]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[12]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[13]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[14]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[15]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[16]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[17]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[1]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[2]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[3]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[4]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[5]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[6]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[7]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[8]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[9]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][0]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][12]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][13]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][14]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][15]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][1]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][2]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][3]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][4]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][5]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][6]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][7]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[0]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[12]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[13]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[14]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[15]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[1]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[2]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[3]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[4]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[5]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[6]

Slack          : 0.190
Actual Width   : 0.376
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[7]

Slack          : 0.191
Actual Width   : 0.377
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][10]

Slack          : 0.191
Actual Width   : 0.377
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][11]

Slack          : 0.191
Actual Width   : 0.377
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][16]

Slack          : 0.191
Actual Width   : 0.377
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][17]

Slack          : 0.191
Actual Width   : 0.377
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][8]

Slack          : 0.191
Actual Width   : 0.377
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][9]

Slack          : 0.191
Actual Width   : 0.377
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[10]

Slack          : 0.191
Actual Width   : 0.377
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[11]

Slack          : 0.191
Actual Width   : 0.377
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[16]

Slack          : 0.191
Actual Width   : 0.377
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[17]

Slack          : 0.191
Actual Width   : 0.377
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[8]

Slack          : 0.191
Actual Width   : 0.377
Required Width : 0.186
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[9]

Slack          : 0.328
Actual Width   : 0.328
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~input|o

Slack          : 0.334
Actual Width   : 0.334
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~inputclkctrl|inclk[0]

Slack          : 0.334
Actual Width   : 0.334
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50~inputclkctrl|outclk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][0]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][12]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][13]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][14]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][15]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][1]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][2]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][3]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][4]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][5]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][6]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][7]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[0]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[12]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[13]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[14]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[15]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[1]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[2]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[3]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[4]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[5]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[6]|clk

Slack          : 0.338
Actual Width   : 0.338
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[7]|clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------------------------------------------------------------------+
Data Port       : SW[*]
Clock Port      : CLOCK_50
Rise            : 2.058
Fall            : 2.238
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[0]
Clock Port      : CLOCK_50
Rise            : 1.712
Fall            : 1.902
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[1]
Clock Port      : CLOCK_50
Rise            : 1.807
Fall            : 2.045
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[2]
Clock Port      : CLOCK_50
Rise            : 1.780
Fall            : 1.983
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[3]
Clock Port      : CLOCK_50
Rise            : 2.058
Fall            : 2.238
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[4]
Clock Port      : CLOCK_50
Rise            : 0.909
Fall            : 1.145
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[5]
Clock Port      : CLOCK_50
Rise            : 1.582
Fall            : 1.794
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[6]
Clock Port      : CLOCK_50
Rise            : 1.684
Fall            : 1.910
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[7]
Clock Port      : CLOCK_50
Rise            : 1.189
Fall            : 1.410
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[8]
Clock Port      : CLOCK_50
Rise            : 1.597
Fall            : 1.809
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[9]
Clock Port      : CLOCK_50
Rise            : 0.636
Fall            : 0.882
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[10]
Clock Port      : CLOCK_50
Rise            : 1.530
Fall            : 1.738
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[11]
Clock Port      : CLOCK_50
Rise            : 1.539
Fall            : 1.754
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[12]
Clock Port      : CLOCK_50
Rise            : 0.847
Fall            : 1.085
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[13]
Clock Port      : CLOCK_50
Rise            : 1.127
Fall            : 1.347
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[14]
Clock Port      : CLOCK_50
Rise            : 1.150
Fall            : 1.377
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[15]
Clock Port      : CLOCK_50
Rise            : 0.878
Fall            : 1.116
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[16]
Clock Port      : CLOCK_50
Rise            : 1.975
Fall            : 2.220
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[17]
Clock Port      : CLOCK_50
Rise            : 1.818
Fall            : 2.048
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+--------------------------------------------------------------------------------+
Data Port       : SW[*]
Clock Port      : CLOCK_50
Rise            : -0.265
Fall            : -0.491
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[0]
Clock Port      : CLOCK_50
Rise            : -1.293
Fall            : -1.466
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[1]
Clock Port      : CLOCK_50
Rise            : -1.385
Fall            : -1.603
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[2]
Clock Port      : CLOCK_50
Rise            : -1.358
Fall            : -1.544
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[3]
Clock Port      : CLOCK_50
Rise            : -1.625
Fall            : -1.789
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[4]
Clock Port      : CLOCK_50
Rise            : -0.526
Fall            : -0.742
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[5]
Clock Port      : CLOCK_50
Rise            : -1.171
Fall            : -1.365
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[6]
Clock Port      : CLOCK_50
Rise            : -1.284
Fall            : -1.499
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[7]
Clock Port      : CLOCK_50
Rise            : -0.794
Fall            : -0.996
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[8]
Clock Port      : CLOCK_50
Rise            : -1.187
Fall            : -1.381
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[9]
Clock Port      : CLOCK_50
Rise            : -0.265
Fall            : -0.491
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[10]
Clock Port      : CLOCK_50
Rise            : -1.123
Fall            : -1.313
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[11]
Clock Port      : CLOCK_50
Rise            : -1.131
Fall            : -1.328
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[12]
Clock Port      : CLOCK_50
Rise            : -0.461
Fall            : -0.680
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[13]
Clock Port      : CLOCK_50
Rise            : -0.731
Fall            : -0.932
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[14]
Clock Port      : CLOCK_50
Rise            : -0.752
Fall            : -0.960
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[15]
Clock Port      : CLOCK_50
Rise            : -0.490
Fall            : -0.710
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[16]
Clock Port      : CLOCK_50
Rise            : -1.562
Fall            : -1.796
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[17]
Clock Port      : CLOCK_50
Rise            : -1.398
Fall            : -1.609
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------------------------------------------------------------------+
Data Port       : HEX0[*]
Clock Port      : CLOCK_50
Rise            : 10.238
Fall            : 10.144
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[0]
Clock Port      : CLOCK_50
Rise            : 9.249
Fall            : 9.089
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[1]
Clock Port      : CLOCK_50
Rise            : 10.238
Fall            : 10.144
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[2]
Clock Port      : CLOCK_50
Rise            : 8.855
Fall            : 8.740
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[3]
Clock Port      : CLOCK_50
Rise            : 7.783
Fall            : 7.678
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[4]
Clock Port      : CLOCK_50
Rise            : 8.118
Fall            : 7.983
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[5]
Clock Port      : CLOCK_50
Rise            : 10.215
Fall            : 10.083
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[6]
Clock Port      : CLOCK_50
Rise            : 7.835
Fall            : 7.859
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX1[*]
Clock Port      : CLOCK_50
Rise            : 8.271
Fall            : 8.307
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[0]
Clock Port      : CLOCK_50
Rise            : 8.059
Fall            : 7.891
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[1]
Clock Port      : CLOCK_50
Rise            : 7.215
Fall            : 7.130
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[2]
Clock Port      : CLOCK_50
Rise            : 6.913
Fall            : 6.824
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[3]
Clock Port      : CLOCK_50
Rise            : 7.273
Fall            : 7.159
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[4]
Clock Port      : CLOCK_50
Rise            : 6.932
Fall            : 6.820
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[5]
Clock Port      : CLOCK_50
Rise            : 7.713
Fall            : 7.717
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[6]
Clock Port      : CLOCK_50
Rise            : 8.271
Fall            : 8.307
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX2[*]
Clock Port      : CLOCK_50
Rise            : 7.012
Fall            : 7.108
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[0]
Clock Port      : CLOCK_50
Rise            : 6.935
Fall            : 6.809
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[1]
Clock Port      : CLOCK_50
Rise            : 6.593
Fall            : 6.573
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[2]
Clock Port      : CLOCK_50
Rise            : 6.962
Fall            : 6.860
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[3]
Clock Port      : CLOCK_50
Rise            : 6.951
Fall            : 6.842
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[4]
Clock Port      : CLOCK_50
Rise            : 6.935
Fall            : 6.799
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[5]
Clock Port      : CLOCK_50
Rise            : 6.935
Fall            : 6.839
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[6]
Clock Port      : CLOCK_50
Rise            : 7.012
Fall            : 7.108
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX3[*]
Clock Port      : CLOCK_50
Rise            : 9.307
Fall            : 8.765
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[0]
Clock Port      : CLOCK_50
Rise            : 7.667
Fall            : 7.568
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[1]
Clock Port      : CLOCK_50
Rise            : 8.620
Fall            : 8.479
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[2]
Clock Port      : CLOCK_50
Rise            : 9.307
Fall            : 8.765
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[3]
Clock Port      : CLOCK_50
Rise            : 7.068
Fall            : 6.864
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[4]
Clock Port      : CLOCK_50
Rise            : 7.318
Fall            : 7.157
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[5]
Clock Port      : CLOCK_50
Rise            : 7.341
Fall            : 7.106
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[6]
Clock Port      : CLOCK_50
Rise            : 7.108
Fall            : 7.306
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX4[*]
Clock Port      : CLOCK_50
Rise            : 7.993
Fall            : 7.756
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[0]
Clock Port      : CLOCK_50
Rise            : 7.717
Fall            : 7.472
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[1]
Clock Port      : CLOCK_50
Rise            : 7.993
Fall            : 7.756
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[2]
Clock Port      : CLOCK_50
Rise            : 7.562
Fall            : 7.382
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[3]
Clock Port      : CLOCK_50
Rise            : 7.528
Fall            : 7.427
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[4]
Clock Port      : CLOCK_50
Rise            : 7.023
Fall            : 6.869
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[5]
Clock Port      : CLOCK_50
Rise            : 6.400
Fall            : 6.273
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[6]
Clock Port      : CLOCK_50
Rise            : 6.458
Fall            : 6.616
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------------------------------------------------------------------+
Data Port       : HEX0[*]
Clock Port      : CLOCK_50
Rise            : 7.139
Fall            : 7.032
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[0]
Clock Port      : CLOCK_50
Rise            : 8.546
Fall            : 8.387
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[1]
Clock Port      : CLOCK_50
Rise            : 9.593
Fall            : 9.436
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[2]
Clock Port      : CLOCK_50
Rise            : 8.163
Fall            : 8.058
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[3]
Clock Port      : CLOCK_50
Rise            : 7.139
Fall            : 7.032
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[4]
Clock Port      : CLOCK_50
Rise            : 7.461
Fall            : 7.384
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[5]
Clock Port      : CLOCK_50
Rise            : 9.516
Fall            : 9.470
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[6]
Clock Port      : CLOCK_50
Rise            : 7.178
Fall            : 7.231
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX1[*]
Clock Port      : CLOCK_50
Rise            : 6.310
Fall            : 6.218
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[0]
Clock Port      : CLOCK_50
Rise            : 7.393
Fall            : 7.250
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[1]
Clock Port      : CLOCK_50
Rise            : 6.595
Fall            : 6.486
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[2]
Clock Port      : CLOCK_50
Rise            : 6.310
Fall            : 6.218
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[3]
Clock Port      : CLOCK_50
Rise            : 6.653
Fall            : 6.546
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[4]
Clock Port      : CLOCK_50
Rise            : 6.324
Fall            : 6.231
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[5]
Clock Port      : CLOCK_50
Rise            : 7.118
Fall            : 7.116
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[6]
Clock Port      : CLOCK_50
Rise            : 7.645
Fall            : 7.688
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX2[*]
Clock Port      : CLOCK_50
Rise            : 6.031
Fall            : 5.950
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[0]
Clock Port      : CLOCK_50
Rise            : 6.317
Fall            : 6.218
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[1]
Clock Port      : CLOCK_50
Rise            : 6.031
Fall            : 5.950
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[2]
Clock Port      : CLOCK_50
Rise            : 6.353
Fall            : 6.249
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[3]
Clock Port      : CLOCK_50
Rise            : 6.336
Fall            : 6.246
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[4]
Clock Port      : CLOCK_50
Rise            : 6.316
Fall            : 6.270
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[5]
Clock Port      : CLOCK_50
Rise            : 6.330
Fall            : 6.287
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[6]
Clock Port      : CLOCK_50
Rise            : 6.390
Fall            : 6.527
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX3[*]
Clock Port      : CLOCK_50
Rise            : 6.445
Fall            : 6.248
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[0]
Clock Port      : CLOCK_50
Rise            : 7.020
Fall            : 6.926
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[1]
Clock Port      : CLOCK_50
Rise            : 7.957
Fall            : 7.802
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[2]
Clock Port      : CLOCK_50
Rise            : 8.670
Fall            : 8.155
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[3]
Clock Port      : CLOCK_50
Rise            : 6.445
Fall            : 6.248
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[4]
Clock Port      : CLOCK_50
Rise            : 6.729
Fall            : 6.510
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[5]
Clock Port      : CLOCK_50
Rise            : 6.740
Fall            : 6.514
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[6]
Clock Port      : CLOCK_50
Rise            : 6.462
Fall            : 6.682
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX4[*]
Clock Port      : CLOCK_50
Rise            : 6.168
Fall            : 6.042
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[0]
Clock Port      : CLOCK_50
Rise            : 7.323
Fall            : 7.110
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[1]
Clock Port      : CLOCK_50
Rise            : 7.588
Fall            : 7.384
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[2]
Clock Port      : CLOCK_50
Rise            : 6.998
Fall            : 6.768
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[3]
Clock Port      : CLOCK_50
Rise            : 7.144
Fall            : 7.070
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[4]
Clock Port      : CLOCK_50
Rise            : 6.657
Fall            : 6.543
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[5]
Clock Port      : CLOCK_50
Rise            : 6.168
Fall            : 6.042
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[6]
Clock Port      : CLOCK_50
Rise            : 6.219
Fall            : 6.374
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+--------------------------------------------------------------------------------+
Clock         : CLOCK_50
Slack         : 0.571
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------------------------------+
Clock         : CLOCK_50
Slack         : 0.188
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------------------------------+
Clock         : CLOCK_50
Slack         : -3.000
End Point TNS : -49.426
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                         ;
+--------------------------------------------------------------------------------+
Slack        : 0.571
From Node    : regfile:r|array[30][1]
To Node      : regfile:r|reg30_out[1]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 0.374

Slack        : 0.571
From Node    : regfile:r|array[30][12]
To Node      : regfile:r|reg30_out[12]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 0.374

Slack        : 0.571
From Node    : regfile:r|array[30][15]
To Node      : regfile:r|reg30_out[15]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 0.374

Slack        : 0.571
From Node    : regfile:r|array[30][17]
To Node      : regfile:r|reg30_out[17]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.040
Data Delay   : 0.376

Slack        : 0.572
From Node    : regfile:r|array[30][2]
To Node      : regfile:r|reg30_out[2]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 0.373

Slack        : 0.572
From Node    : regfile:r|array[30][14]
To Node      : regfile:r|reg30_out[14]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 0.373

Slack        : 0.573
From Node    : regfile:r|array[30][0]
To Node      : regfile:r|reg30_out[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 0.372

Slack        : 0.573
From Node    : regfile:r|array[30][3]
To Node      : regfile:r|reg30_out[3]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 0.372

Slack        : 0.573
From Node    : regfile:r|array[30][4]
To Node      : regfile:r|reg30_out[4]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.041
Data Delay   : 0.373

Slack        : 0.573
From Node    : regfile:r|array[30][6]
To Node      : regfile:r|reg30_out[6]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.041
Data Delay   : 0.373

Slack        : 0.573
From Node    : regfile:r|array[30][8]
To Node      : regfile:r|reg30_out[8]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.040
Data Delay   : 0.374

Slack        : 0.573
From Node    : regfile:r|array[30][13]
To Node      : regfile:r|reg30_out[13]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 0.372

Slack        : 0.573
From Node    : regfile:r|array[30][16]
To Node      : regfile:r|reg30_out[16]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.040
Data Delay   : 0.374

Slack        : 0.574
From Node    : regfile:r|array[30][5]
To Node      : regfile:r|reg30_out[5]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.041
Data Delay   : 0.372

Slack        : 0.574
From Node    : regfile:r|array[30][7]
To Node      : regfile:r|reg30_out[7]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.041
Data Delay   : 0.372

Slack        : 0.575
From Node    : regfile:r|array[30][10]
To Node      : regfile:r|reg30_out[10]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.040
Data Delay   : 0.372

Slack        : 0.575
From Node    : regfile:r|array[30][11]
To Node      : regfile:r|reg30_out[11]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.040
Data Delay   : 0.372

Slack        : 0.576
From Node    : regfile:r|array[30][9]
To Node      : regfile:r|reg30_out[9]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 1.000
Clock Skew   : -0.040
Data Delay   : 0.371
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                          ;
+--------------------------------------------------------------------------------+
Slack        : 0.188
From Node    : regfile:r|array[30][0]
To Node      : regfile:r|reg30_out[0]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.314

Slack        : 0.188
From Node    : regfile:r|array[30][2]
To Node      : regfile:r|reg30_out[2]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.314

Slack        : 0.188
From Node    : regfile:r|array[30][3]
To Node      : regfile:r|reg30_out[3]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.314

Slack        : 0.188
From Node    : regfile:r|array[30][7]
To Node      : regfile:r|reg30_out[7]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.313

Slack        : 0.188
From Node    : regfile:r|array[30][13]
To Node      : regfile:r|reg30_out[13]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.314

Slack        : 0.188
From Node    : regfile:r|array[30][14]
To Node      : regfile:r|reg30_out[14]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.314

Slack        : 0.189
From Node    : regfile:r|array[30][1]
To Node      : regfile:r|reg30_out[1]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.315

Slack        : 0.189
From Node    : regfile:r|array[30][4]
To Node      : regfile:r|reg30_out[4]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.314

Slack        : 0.189
From Node    : regfile:r|array[30][5]
To Node      : regfile:r|reg30_out[5]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.314

Slack        : 0.189
From Node    : regfile:r|array[30][6]
To Node      : regfile:r|reg30_out[6]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.041
Data Delay   : 0.314

Slack        : 0.189
From Node    : regfile:r|array[30][9]
To Node      : regfile:r|reg30_out[9]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.040
Data Delay   : 0.313

Slack        : 0.189
From Node    : regfile:r|array[30][12]
To Node      : regfile:r|reg30_out[12]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.315

Slack        : 0.189
From Node    : regfile:r|array[30][15]
To Node      : regfile:r|reg30_out[15]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.315

Slack        : 0.190
From Node    : regfile:r|array[30][10]
To Node      : regfile:r|reg30_out[10]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.040
Data Delay   : 0.314

Slack        : 0.190
From Node    : regfile:r|array[30][11]
To Node      : regfile:r|reg30_out[11]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.040
Data Delay   : 0.314

Slack        : 0.191
From Node    : regfile:r|array[30][8]
To Node      : regfile:r|reg30_out[8]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.040
Data Delay   : 0.315

Slack        : 0.192
From Node    : regfile:r|array[30][16]
To Node      : regfile:r|reg30_out[16]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.040
Data Delay   : 0.316

Slack        : 0.193
From Node    : regfile:r|array[30][17]
To Node      : regfile:r|reg30_out[17]
Launch Clock : CLOCK_50
Latch Clock  : CLOCK_50
Relationship : 0.000
Clock Skew   : 0.040
Data Delay   : 0.317
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                           ;
+--------------------------------------------------------------------------------+
Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Port Rate
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : CLOCK_50

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][0]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][10]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][11]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][12]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][13]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][14]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][15]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][16]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][17]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][1]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][2]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][3]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][4]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][5]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][6]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][7]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][8]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][9]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[0]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[10]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[11]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[12]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[13]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[14]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[15]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[16]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[17]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[1]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[2]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[3]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[4]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[5]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[6]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[7]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[8]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[9]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][10]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][11]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][12]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][13]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][14]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][15]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][16]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][17]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][4]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][5]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][6]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][7]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][8]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][9]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[10]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[11]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[12]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[13]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[14]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[15]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[16]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[17]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[4]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[5]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[6]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[7]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[8]

Slack          : -0.233
Actual Width   : -0.049
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[9]

Slack          : -0.232
Actual Width   : -0.048
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][0]

Slack          : -0.232
Actual Width   : -0.048
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][1]

Slack          : -0.232
Actual Width   : -0.048
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][2]

Slack          : -0.232
Actual Width   : -0.048
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|array[30][3]

Slack          : -0.232
Actual Width   : -0.048
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[0]

Slack          : -0.232
Actual Width   : -0.048
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[1]

Slack          : -0.232
Actual Width   : -0.048
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[2]

Slack          : -0.232
Actual Width   : -0.048
Required Width : 0.184
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : regfile:r|reg30_out[3]

Slack          : -0.054
Actual Width   : -0.054
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][10]|clk

Slack          : -0.054
Actual Width   : -0.054
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][11]|clk

Slack          : -0.054
Actual Width   : -0.054
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][4]|clk

Slack          : -0.054
Actual Width   : -0.054
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][5]|clk

Slack          : -0.054
Actual Width   : -0.054
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][6]|clk

Slack          : -0.054
Actual Width   : -0.054
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][7]|clk

Slack          : -0.054
Actual Width   : -0.054
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][8]|clk

Slack          : -0.054
Actual Width   : -0.054
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][9]|clk

Slack          : -0.054
Actual Width   : -0.054
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[10]|clk

Slack          : -0.054
Actual Width   : -0.054
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[11]|clk

Slack          : -0.054
Actual Width   : -0.054
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[4]|clk

Slack          : -0.054
Actual Width   : -0.054
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[5]|clk

Slack          : -0.054
Actual Width   : -0.054
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[6]|clk

Slack          : -0.054
Actual Width   : -0.054
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[7]|clk

Slack          : -0.054
Actual Width   : -0.054
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[8]|clk

Slack          : -0.054
Actual Width   : -0.054
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[9]|clk

Slack          : -0.053
Actual Width   : -0.053
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][12]|clk

Slack          : -0.053
Actual Width   : -0.053
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][13]|clk

Slack          : -0.053
Actual Width   : -0.053
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][14]|clk

Slack          : -0.053
Actual Width   : -0.053
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][15]|clk

Slack          : -0.053
Actual Width   : -0.053
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][16]|clk

Slack          : -0.053
Actual Width   : -0.053
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|array[30][17]|clk

Slack          : -0.053
Actual Width   : -0.053
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[12]|clk

Slack          : -0.053
Actual Width   : -0.053
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[13]|clk

Slack          : -0.053
Actual Width   : -0.053
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[14]|clk

Slack          : -0.053
Actual Width   : -0.053
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[15]|clk

Slack          : -0.053
Actual Width   : -0.053
Required Width : 0.000
Type           : Low Pulse Width
Clock          : CLOCK_50
Clock Edge     : Rise
Target         : r|reg30_out[16]|clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------------------------------------------------------------------+
Data Port       : SW[*]
Clock Port      : CLOCK_50
Rise            : 1.150
Fall            : 1.809
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[0]
Clock Port      : CLOCK_50
Rise            : 0.965
Fall            : 1.600
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[1]
Clock Port      : CLOCK_50
Rise            : 1.029
Fall            : 1.687
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[2]
Clock Port      : CLOCK_50
Rise            : 1.011
Fall            : 1.651
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[3]
Clock Port      : CLOCK_50
Rise            : 1.150
Fall            : 1.809
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[4]
Clock Port      : CLOCK_50
Rise            : 0.563
Fall            : 1.139
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[5]
Clock Port      : CLOCK_50
Rise            : 0.932
Fall            : 1.555
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[6]
Clock Port      : CLOCK_50
Rise            : 0.979
Fall            : 1.585
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[7]
Clock Port      : CLOCK_50
Rise            : 0.719
Fall            : 1.308
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[8]
Clock Port      : CLOCK_50
Rise            : 0.940
Fall            : 1.564
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[9]
Clock Port      : CLOCK_50
Rise            : 0.423
Fall            : 0.976
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[10]
Clock Port      : CLOCK_50
Rise            : 0.903
Fall            : 1.518
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[11]
Clock Port      : CLOCK_50
Rise            : 0.909
Fall            : 1.527
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[12]
Clock Port      : CLOCK_50
Rise            : 0.498
Fall            : 1.074
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[13]
Clock Port      : CLOCK_50
Rise            : 0.659
Fall            : 1.248
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[14]
Clock Port      : CLOCK_50
Rise            : 0.657
Fall            : 1.255
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[15]
Clock Port      : CLOCK_50
Rise            : 0.509
Fall            : 1.091
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[16]
Clock Port      : CLOCK_50
Rise            : 1.107
Fall            : 1.756
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[17]
Clock Port      : CLOCK_50
Rise            : 1.035
Fall            : 1.690
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+--------------------------------------------------------------------------------+
Data Port       : SW[*]
Clock Port      : CLOCK_50
Rise            : -0.214
Fall            : -0.755
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[0]
Clock Port      : CLOCK_50
Rise            : -0.730
Fall            : -1.350
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[1]
Clock Port      : CLOCK_50
Rise            : -0.792
Fall            : -1.433
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[2]
Clock Port      : CLOCK_50
Rise            : -0.774
Fall            : -1.399
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[3]
Clock Port      : CLOCK_50
Rise            : -0.908
Fall            : -1.550
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[4]
Clock Port      : CLOCK_50
Rise            : -0.347
Fall            : -0.910
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[5]
Clock Port      : CLOCK_50
Rise            : -0.701
Fall            : -1.309
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[6]
Clock Port      : CLOCK_50
Rise            : -0.751
Fall            : -1.349
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[7]
Clock Port      : CLOCK_50
Rise            : -0.496
Fall            : -1.072
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[8]
Clock Port      : CLOCK_50
Rise            : -0.710
Fall            : -1.318
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[9]
Clock Port      : CLOCK_50
Rise            : -0.214
Fall            : -0.755
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[10]
Clock Port      : CLOCK_50
Rise            : -0.674
Fall            : -1.274
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[11]
Clock Port      : CLOCK_50
Rise            : -0.679
Fall            : -1.283
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[12]
Clock Port      : CLOCK_50
Rise            : -0.280
Fall            : -0.844
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[13]
Clock Port      : CLOCK_50
Rise            : -0.436
Fall            : -1.011
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[14]
Clock Port      : CLOCK_50
Rise            : -0.433
Fall            : -1.016
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[15]
Clock Port      : CLOCK_50
Rise            : -0.291
Fall            : -0.859
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[16]
Clock Port      : CLOCK_50
Rise            : -0.874
Fall            : -1.513
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[17]
Clock Port      : CLOCK_50
Rise            : -0.799
Fall            : -1.438
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------------------------------------------------------------------+
Data Port       : HEX0[*]
Clock Port      : CLOCK_50
Rise            : 6.052
Fall            : 6.296
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[0]
Clock Port      : CLOCK_50
Rise            : 5.236
Fall            : 5.429
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[1]
Clock Port      : CLOCK_50
Rise            : 6.025
Fall            : 6.296
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[2]
Clock Port      : CLOCK_50
Rise            : 5.028
Fall            : 5.208
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[3]
Clock Port      : CLOCK_50
Rise            : 4.462
Fall            : 4.554
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[4]
Clock Port      : CLOCK_50
Rise            : 4.643
Fall            : 4.747
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[5]
Clock Port      : CLOCK_50
Rise            : 6.052
Fall            : 6.272
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[6]
Clock Port      : CLOCK_50
Rise            : 4.640
Fall            : 4.500
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX1[*]
Clock Port      : CLOCK_50
Rise            : 5.102
Fall            : 5.003
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[0]
Clock Port      : CLOCK_50
Rise            : 4.586
Fall            : 4.672
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[1]
Clock Port      : CLOCK_50
Rise            : 4.128
Fall            : 4.210
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[2]
Clock Port      : CLOCK_50
Rise            : 3.962
Fall            : 4.007
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[3]
Clock Port      : CLOCK_50
Rise            : 4.162
Fall            : 4.232
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[4]
Clock Port      : CLOCK_50
Rise            : 3.976
Fall            : 4.014
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[5]
Clock Port      : CLOCK_50
Rise            : 4.684
Fall            : 4.746
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[6]
Clock Port      : CLOCK_50
Rise            : 5.102
Fall            : 5.003
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX2[*]
Clock Port      : CLOCK_50
Rise            : 4.131
Fall            : 4.057
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[0]
Clock Port      : CLOCK_50
Rise            : 3.971
Fall            : 4.001
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[1]
Clock Port      : CLOCK_50
Rise            : 3.795
Fall            : 3.855
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[2]
Clock Port      : CLOCK_50
Rise            : 3.990
Fall            : 4.037
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[3]
Clock Port      : CLOCK_50
Rise            : 3.983
Fall            : 4.023
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[4]
Clock Port      : CLOCK_50
Rise            : 3.973
Fall            : 3.993
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[5]
Clock Port      : CLOCK_50
Rise            : 3.981
Fall            : 4.026
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[6]
Clock Port      : CLOCK_50
Rise            : 4.131
Fall            : 4.057
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX3[*]
Clock Port      : CLOCK_50
Rise            : 5.881
Fall            : 5.638
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[0]
Clock Port      : CLOCK_50
Rise            : 4.400
Fall            : 4.500
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[1]
Clock Port      : CLOCK_50
Rise            : 4.902
Fall            : 5.060
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[2]
Clock Port      : CLOCK_50
Rise            : 5.881
Fall            : 5.638
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[3]
Clock Port      : CLOCK_50
Rise            : 4.111
Fall            : 4.075
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[4]
Clock Port      : CLOCK_50
Rise            : 4.256
Fall            : 4.277
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[5]
Clock Port      : CLOCK_50
Rise            : 4.265
Fall            : 4.255
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[6]
Clock Port      : CLOCK_50
Rise            : 4.236
Fall            : 4.243
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX4[*]
Clock Port      : CLOCK_50
Rise            : 4.569
Fall            : 4.634
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[0]
Clock Port      : CLOCK_50
Rise            : 4.407
Fall            : 4.452
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[1]
Clock Port      : CLOCK_50
Rise            : 4.569
Fall            : 4.634
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[2]
Clock Port      : CLOCK_50
Rise            : 4.399
Fall            : 4.439
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[3]
Clock Port      : CLOCK_50
Rise            : 4.405
Fall            : 4.485
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[4]
Clock Port      : CLOCK_50
Rise            : 4.046
Fall            : 4.095
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[5]
Clock Port      : CLOCK_50
Rise            : 3.752
Fall            : 3.770
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[6]
Clock Port      : CLOCK_50
Rise            : 3.878
Fall            : 3.850
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------------------------------------------------------------------+
Data Port       : HEX0[*]
Clock Port      : CLOCK_50
Rise            : 4.092
Fall            : 4.143
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[0]
Clock Port      : CLOCK_50
Rise            : 4.833
Fall            : 5.036
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[1]
Clock Port      : CLOCK_50
Rise            : 5.655
Fall            : 5.897
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[2]
Clock Port      : CLOCK_50
Rise            : 4.633
Fall            : 4.823
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[3]
Clock Port      : CLOCK_50
Rise            : 4.092
Fall            : 4.197
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[4]
Clock Port      : CLOCK_50
Rise            : 4.266
Fall            : 4.425
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[5]
Clock Port      : CLOCK_50
Rise            : 5.653
Fall            : 5.938
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[6]
Clock Port      : CLOCK_50
Rise            : 4.275
Fall            : 4.143
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX1[*]
Clock Port      : CLOCK_50
Rise            : 3.614
Fall            : 3.677
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[0]
Clock Port      : CLOCK_50
Rise            : 4.203
Fall            : 4.316
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[1]
Clock Port      : CLOCK_50
Rise            : 3.770
Fall            : 3.850
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[2]
Clock Port      : CLOCK_50
Rise            : 3.614
Fall            : 3.677
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[3]
Clock Port      : CLOCK_50
Rise            : 3.807
Fall            : 3.894
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[4]
Clock Port      : CLOCK_50
Rise            : 3.629
Fall            : 3.692
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[5]
Clock Port      : CLOCK_50
Rise            : 4.339
Fall            : 4.416
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[6]
Clock Port      : CLOCK_50
Rise            : 4.754
Fall            : 4.646
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX2[*]
Clock Port      : CLOCK_50
Rise            : 3.468
Fall            : 3.508
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[0]
Clock Port      : CLOCK_50
Rise            : 3.612
Fall            : 3.675
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[1]
Clock Port      : CLOCK_50
Rise            : 3.468
Fall            : 3.508
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[2]
Clock Port      : CLOCK_50
Rise            : 3.636
Fall            : 3.697
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[3]
Clock Port      : CLOCK_50
Rise            : 3.626
Fall            : 3.692
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[4]
Clock Port      : CLOCK_50
Rise            : 3.614
Fall            : 3.712
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[5]
Clock Port      : CLOCK_50
Rise            : 3.629
Fall            : 3.728
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[6]
Clock Port      : CLOCK_50
Rise            : 3.785
Fall            : 3.721
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX3[*]
Clock Port      : CLOCK_50
Rise            : 3.752
Fall            : 3.734
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[0]
Clock Port      : CLOCK_50
Rise            : 4.024
Fall            : 4.144
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[1]
Clock Port      : CLOCK_50
Rise            : 4.523
Fall            : 4.678
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[2]
Clock Port      : CLOCK_50
Rise            : 5.514
Fall            : 5.301
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[3]
Clock Port      : CLOCK_50
Rise            : 3.752
Fall            : 3.734
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[4]
Clock Port      : CLOCK_50
Rise            : 3.918
Fall            : 3.918
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[5]
Clock Port      : CLOCK_50
Rise            : 3.923
Fall            : 3.922
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[6]
Clock Port      : CLOCK_50
Rise            : 3.874
Fall            : 3.878
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX4[*]
Clock Port      : CLOCK_50
Rise            : 3.628
Fall            : 3.643
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[0]
Clock Port      : CLOCK_50
Rise            : 4.182
Fall            : 4.231
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[1]
Clock Port      : CLOCK_50
Rise            : 4.338
Fall            : 4.407
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[2]
Clock Port      : CLOCK_50
Rise            : 4.069
Fall            : 4.090
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[3]
Clock Port      : CLOCK_50
Rise            : 4.183
Fall            : 4.265
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[4]
Clock Port      : CLOCK_50
Rise            : 3.873
Fall            : 3.914
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[5]
Clock Port      : CLOCK_50
Rise            : 3.628
Fall            : 3.643
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[6]
Clock Port      : CLOCK_50
Rise            : 3.746
Fall            : 3.721
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+--------------------------------------------------------------------------------+
Clock               : Worst-case Slack
Setup               : 0.126
Hold                : 0.188
Recovery            : N/A
Removal             : N/A
Minimum Pulse Width : -3.000

Clock               :  CLOCK_50
Setup               : 0.126
Hold                : 0.188
Recovery            : N/A
Removal             : N/A
Minimum Pulse Width : -3.000

Clock               : Design-wide TNS
Setup               : 0.0
Hold                : 0.0
Recovery            : 0.0
Removal             : 0.0
Minimum Pulse Width : -49.426

Clock               :  CLOCK_50
Setup               : 0.000
Hold                : 0.000
Recovery            : N/A
Removal             : N/A
Minimum Pulse Width : -49.426
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------------------------------------------------------------------+
Data Port       : SW[*]
Clock Port      : CLOCK_50
Rise            : 2.305
Fall            : 2.643
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[0]
Clock Port      : CLOCK_50
Rise            : 1.932
Fall            : 2.271
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[1]
Clock Port      : CLOCK_50
Rise            : 2.042
Fall            : 2.436
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[2]
Clock Port      : CLOCK_50
Rise            : 2.005
Fall            : 2.357
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[3]
Clock Port      : CLOCK_50
Rise            : 2.305
Fall            : 2.643
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[4]
Clock Port      : CLOCK_50
Rise            : 1.076
Fall            : 1.418
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[5]
Clock Port      : CLOCK_50
Rise            : 1.797
Fall            : 2.135
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[6]
Clock Port      : CLOCK_50
Rise            : 1.907
Fall            : 2.252
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[7]
Clock Port      : CLOCK_50
Rise            : 1.372
Fall            : 1.711
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[8]
Clock Port      : CLOCK_50
Rise            : 1.812
Fall            : 2.150
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[9]
Clock Port      : CLOCK_50
Rise            : 0.778
Fall            : 1.125
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[10]
Clock Port      : CLOCK_50
Rise            : 1.739
Fall            : 2.073
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[11]
Clock Port      : CLOCK_50
Rise            : 1.750
Fall            : 2.088
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[12]
Clock Port      : CLOCK_50
Rise            : 1.015
Fall            : 1.358
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[13]
Clock Port      : CLOCK_50
Rise            : 1.308
Fall            : 1.647
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[14]
Clock Port      : CLOCK_50
Rise            : 1.340
Fall            : 1.682
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[15]
Clock Port      : CLOCK_50
Rise            : 1.048
Fall            : 1.393
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[16]
Clock Port      : CLOCK_50
Rise            : 2.221
Fall            : 2.615
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[17]
Clock Port      : CLOCK_50
Rise            : 2.045
Fall            : 2.436
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+--------------------------------------------------------------------------------+
Data Port       : SW[*]
Clock Port      : CLOCK_50
Rise            : -0.214
Fall            : -0.491
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[0]
Clock Port      : CLOCK_50
Rise            : -0.730
Fall            : -1.350
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[1]
Clock Port      : CLOCK_50
Rise            : -0.792
Fall            : -1.433
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[2]
Clock Port      : CLOCK_50
Rise            : -0.774
Fall            : -1.399
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[3]
Clock Port      : CLOCK_50
Rise            : -0.908
Fall            : -1.550
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[4]
Clock Port      : CLOCK_50
Rise            : -0.347
Fall            : -0.742
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[5]
Clock Port      : CLOCK_50
Rise            : -0.701
Fall            : -1.309
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[6]
Clock Port      : CLOCK_50
Rise            : -0.751
Fall            : -1.349
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[7]
Clock Port      : CLOCK_50
Rise            : -0.496
Fall            : -0.996
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[8]
Clock Port      : CLOCK_50
Rise            : -0.710
Fall            : -1.318
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[9]
Clock Port      : CLOCK_50
Rise            : -0.214
Fall            : -0.491
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[10]
Clock Port      : CLOCK_50
Rise            : -0.674
Fall            : -1.274
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[11]
Clock Port      : CLOCK_50
Rise            : -0.679
Fall            : -1.283
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[12]
Clock Port      : CLOCK_50
Rise            : -0.280
Fall            : -0.680
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[13]
Clock Port      : CLOCK_50
Rise            : -0.436
Fall            : -0.932
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[14]
Clock Port      : CLOCK_50
Rise            : -0.433
Fall            : -0.960
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[15]
Clock Port      : CLOCK_50
Rise            : -0.291
Fall            : -0.710
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[16]
Clock Port      : CLOCK_50
Rise            : -0.874
Fall            : -1.513
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  SW[17]
Clock Port      : CLOCK_50
Rise            : -0.799
Fall            : -1.438
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------------------------------------------------------------------+
Data Port       : HEX0[*]
Clock Port      : CLOCK_50
Rise            : 11.313
Fall            : 11.372
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[0]
Clock Port      : CLOCK_50
Rise            : 10.150
Fall            : 10.135
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[1]
Clock Port      : CLOCK_50
Rise            : 11.313
Fall            : 11.372
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[2]
Clock Port      : CLOCK_50
Rise            : 9.734
Fall            : 9.740
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[3]
Clock Port      : CLOCK_50
Rise            : 8.624
Fall            : 8.541
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[4]
Clock Port      : CLOCK_50
Rise            : 8.978
Fall            : 8.878
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[5]
Clock Port      : CLOCK_50
Rise            : 11.302
Fall            : 11.287
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[6]
Clock Port      : CLOCK_50
Rise            : 8.725
Fall            : 8.697
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX1[*]
Clock Port      : CLOCK_50
Rise            : 9.284
Fall            : 9.261
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[0]
Clock Port      : CLOCK_50
Rise            : 8.907
Fall            : 8.788
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[1]
Clock Port      : CLOCK_50
Rise            : 7.984
Fall            : 7.945
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[2]
Clock Port      : CLOCK_50
Rise            : 7.677
Fall            : 7.606
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[3]
Clock Port      : CLOCK_50
Rise            : 8.048
Fall            : 7.973
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[4]
Clock Port      : CLOCK_50
Rise            : 7.686
Fall            : 7.609
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[5]
Clock Port      : CLOCK_50
Rise            : 8.639
Fall            : 8.670
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[6]
Clock Port      : CLOCK_50
Rise            : 9.284
Fall            : 9.261
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX2[*]
Clock Port      : CLOCK_50
Rise            : 7.816
Fall            : 7.865
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[0]
Clock Port      : CLOCK_50
Rise            : 7.690
Fall            : 7.600
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[1]
Clock Port      : CLOCK_50
Rise            : 7.321
Fall            : 7.328
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[2]
Clock Port      : CLOCK_50
Rise            : 7.726
Fall            : 7.647
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[3]
Clock Port      : CLOCK_50
Rise            : 7.709
Fall            : 7.633
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[4]
Clock Port      : CLOCK_50
Rise            : 7.691
Fall            : 7.589
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[5]
Clock Port      : CLOCK_50
Rise            : 7.701
Fall            : 7.623
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[6]
Clock Port      : CLOCK_50
Rise            : 7.816
Fall            : 7.865
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX3[*]
Clock Port      : CLOCK_50
Rise            : 10.332
Fall            : 9.875
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[0]
Clock Port      : CLOCK_50
Rise            : 8.474
Fall            : 8.430
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[1]
Clock Port      : CLOCK_50
Rise            : 9.517
Fall            : 9.440
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[2]
Clock Port      : CLOCK_50
Rise            : 10.332
Fall            : 9.875
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[3]
Clock Port      : CLOCK_50
Rise            : 7.798
Fall            : 7.622
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[4]
Clock Port      : CLOCK_50
Rise            : 8.053
Fall            : 7.947
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[5]
Clock Port      : CLOCK_50
Rise            : 8.077
Fall            : 7.899
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[6]
Clock Port      : CLOCK_50
Rise            : 7.898
Fall            : 8.045
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX4[*]
Clock Port      : CLOCK_50
Rise            : 8.795
Fall            : 8.637
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[0]
Clock Port      : CLOCK_50
Rise            : 8.502
Fall            : 8.316
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[1]
Clock Port      : CLOCK_50
Rise            : 8.795
Fall            : 8.637
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[2]
Clock Port      : CLOCK_50
Rise            : 8.317
Fall            : 8.205
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[3]
Clock Port      : CLOCK_50
Rise            : 8.288
Fall            : 8.249
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[4]
Clock Port      : CLOCK_50
Rise            : 7.726
Fall            : 7.637
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[5]
Clock Port      : CLOCK_50
Rise            : 7.060
Fall            : 6.971
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[6]
Clock Port      : CLOCK_50
Rise            : 7.180
Fall            : 7.287
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------------------------------------------------------------------+
Data Port       : HEX0[*]
Clock Port      : CLOCK_50
Rise            : 4.092
Fall            : 4.143
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[0]
Clock Port      : CLOCK_50
Rise            : 4.833
Fall            : 5.036
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[1]
Clock Port      : CLOCK_50
Rise            : 5.655
Fall            : 5.897
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[2]
Clock Port      : CLOCK_50
Rise            : 4.633
Fall            : 4.823
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[3]
Clock Port      : CLOCK_50
Rise            : 4.092
Fall            : 4.197
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[4]
Clock Port      : CLOCK_50
Rise            : 4.266
Fall            : 4.425
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[5]
Clock Port      : CLOCK_50
Rise            : 5.653
Fall            : 5.938
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX0[6]
Clock Port      : CLOCK_50
Rise            : 4.275
Fall            : 4.143
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX1[*]
Clock Port      : CLOCK_50
Rise            : 3.614
Fall            : 3.677
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[0]
Clock Port      : CLOCK_50
Rise            : 4.203
Fall            : 4.316
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[1]
Clock Port      : CLOCK_50
Rise            : 3.770
Fall            : 3.850
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[2]
Clock Port      : CLOCK_50
Rise            : 3.614
Fall            : 3.677
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[3]
Clock Port      : CLOCK_50
Rise            : 3.807
Fall            : 3.894
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[4]
Clock Port      : CLOCK_50
Rise            : 3.629
Fall            : 3.692
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[5]
Clock Port      : CLOCK_50
Rise            : 4.339
Fall            : 4.416
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX1[6]
Clock Port      : CLOCK_50
Rise            : 4.754
Fall            : 4.646
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX2[*]
Clock Port      : CLOCK_50
Rise            : 3.468
Fall            : 3.508
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[0]
Clock Port      : CLOCK_50
Rise            : 3.612
Fall            : 3.675
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[1]
Clock Port      : CLOCK_50
Rise            : 3.468
Fall            : 3.508
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[2]
Clock Port      : CLOCK_50
Rise            : 3.636
Fall            : 3.697
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[3]
Clock Port      : CLOCK_50
Rise            : 3.626
Fall            : 3.692
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[4]
Clock Port      : CLOCK_50
Rise            : 3.614
Fall            : 3.712
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[5]
Clock Port      : CLOCK_50
Rise            : 3.629
Fall            : 3.728
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX2[6]
Clock Port      : CLOCK_50
Rise            : 3.785
Fall            : 3.721
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX3[*]
Clock Port      : CLOCK_50
Rise            : 3.752
Fall            : 3.734
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[0]
Clock Port      : CLOCK_50
Rise            : 4.024
Fall            : 4.144
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[1]
Clock Port      : CLOCK_50
Rise            : 4.523
Fall            : 4.678
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[2]
Clock Port      : CLOCK_50
Rise            : 5.514
Fall            : 5.301
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[3]
Clock Port      : CLOCK_50
Rise            : 3.752
Fall            : 3.734
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[4]
Clock Port      : CLOCK_50
Rise            : 3.918
Fall            : 3.918
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[5]
Clock Port      : CLOCK_50
Rise            : 3.923
Fall            : 3.922
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX3[6]
Clock Port      : CLOCK_50
Rise            : 3.874
Fall            : 3.878
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       : HEX4[*]
Clock Port      : CLOCK_50
Rise            : 3.628
Fall            : 3.643
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[0]
Clock Port      : CLOCK_50
Rise            : 4.182
Fall            : 4.231
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[1]
Clock Port      : CLOCK_50
Rise            : 4.338
Fall            : 4.407
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[2]
Clock Port      : CLOCK_50
Rise            : 4.069
Fall            : 4.090
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[3]
Clock Port      : CLOCK_50
Rise            : 4.183
Fall            : 4.265
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[4]
Clock Port      : CLOCK_50
Rise            : 3.873
Fall            : 3.914
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[5]
Clock Port      : CLOCK_50
Rise            : 3.628
Fall            : 3.643
Clock Edge      : Rise
Clock Reference : CLOCK_50

Data Port       :  HEX4[6]
Clock Port      : CLOCK_50
Rise            : 3.746
Fall            : 3.721
Clock Edge      : Rise
Clock Reference : CLOCK_50
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                  ;
+--------------------------------------------------------------------------------+
Pin                     : HEX0[0]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX0[1]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX0[2]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX0[3]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX0[4]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX0[5]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX0[6]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX1[0]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX1[1]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX1[2]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX1[3]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX1[4]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX1[5]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX1[6]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX2[0]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX2[1]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX2[2]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX2[3]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX2[4]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX2[5]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX2[6]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX3[0]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX3[1]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX3[2]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX3[3]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX3[4]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX3[5]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX3[6]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX4[0]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX4[1]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX4[2]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX4[3]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX4[4]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX4[5]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX4[6]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX5[0]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX5[1]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX5[2]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX5[3]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX5[4]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX5[5]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX5[6]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX6[0]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX6[1]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX6[2]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX6[3]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX6[4]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX6[5]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX6[6]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX7[0]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX7[1]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX7[2]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX7[3]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX7[4]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX7[5]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : HEX7[6]
I/O Standard            : 3.3-V LVTTL
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : ~ALTERA_DCLK~
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : ~ALTERA_nCEO~
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Input Transition Times                                                         ;
+--------------------------------------------------------------------------------+
Pin             : CLOCK_50
I/O Standard    : 3.3-V LVTTL
10-90 Rise Time : 2640 ps
90-10 Fall Time : 2640 ps

Pin             : SW[0]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[1]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[2]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[3]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[4]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[5]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[6]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[7]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[8]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[9]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[10]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[11]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[12]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[13]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[14]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[15]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[16]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : SW[17]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_ASDO_DATA1~
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_FLASH_nCE_nCSO~
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_DATA0~
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                ;
+--------------------------------------------------------------------------------+
Pin                                  : HEX0[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00467 V
Ringback Voltage on Rise at FPGA Pin : 0.226 V
Ringback Voltage on Fall at FPGA Pin : 0.087 V
10-90 Rise Time at FPGA Pin          : 2.91e-09 s
90-10 Fall Time at FPGA Pin          : 2.74e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00467 V
Ringback Voltage on Rise at Far-end  : 0.226 V
Ringback Voltage on Fall at Far-end  : 0.087 V
10-90 Rise Time at Far-end           : 2.91e-09 s
90-10 Fall Time at Far-end           : 2.74e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.0144 V
Ringback Voltage on Rise at FPGA Pin : 0.227 V
Ringback Voltage on Fall at FPGA Pin : 0.024 V
10-90 Rise Time at FPGA Pin          : 3.14e-10 s
90-10 Fall Time at FPGA Pin          : 3.39e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.0144 V
Ringback Voltage on Rise at Far-end  : 0.227 V
Ringback Voltage on Fall at Far-end  : 0.024 V
10-90 Rise Time at Far-end           : 3.14e-10 s
90-10 Fall Time at Far-end           : 3.39e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.0144 V
Ringback Voltage on Rise at FPGA Pin : 0.227 V
Ringback Voltage on Fall at FPGA Pin : 0.024 V
10-90 Rise Time at FPGA Pin          : 3.14e-10 s
90-10 Fall Time at FPGA Pin          : 3.39e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.0144 V
Ringback Voltage on Rise at Far-end  : 0.227 V
Ringback Voltage on Fall at Far-end  : 0.024 V
10-90 Rise Time at Far-end           : 3.14e-10 s
90-10 Fall Time at Far-end           : 3.39e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00496 V
Ringback Voltage on Rise at FPGA Pin : 0.223 V
Ringback Voltage on Fall at FPGA Pin : 0.086 V
10-90 Rise Time at FPGA Pin          : 2.9e-09 s
90-10 Fall Time at FPGA Pin          : 2.73e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00496 V
Ringback Voltage on Rise at Far-end  : 0.223 V
Ringback Voltage on Fall at Far-end  : 0.086 V
10-90 Rise Time at Far-end           : 2.9e-09 s
90-10 Fall Time at Far-end           : 2.73e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.0144 V
Ringback Voltage on Rise at FPGA Pin : 0.227 V
Ringback Voltage on Fall at FPGA Pin : 0.024 V
10-90 Rise Time at FPGA Pin          : 3.14e-10 s
90-10 Fall Time at FPGA Pin          : 3.39e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.0144 V
Ringback Voltage on Rise at Far-end  : 0.227 V
Ringback Voltage on Fall at Far-end  : 0.024 V
10-90 Rise Time at Far-end           : 3.14e-10 s
90-10 Fall Time at Far-end           : 3.39e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.0144 V
Ringback Voltage on Rise at FPGA Pin : 0.227 V
Ringback Voltage on Fall at FPGA Pin : 0.024 V
10-90 Rise Time at FPGA Pin          : 3.14e-10 s
90-10 Fall Time at FPGA Pin          : 3.39e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.0144 V
Ringback Voltage on Rise at Far-end  : 0.227 V
Ringback Voltage on Fall at Far-end  : 0.024 V
10-90 Rise Time at Far-end           : 3.14e-10 s
90-10 Fall Time at Far-end           : 3.39e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00496 V
Ringback Voltage on Rise at FPGA Pin : 0.223 V
Ringback Voltage on Fall at FPGA Pin : 0.086 V
10-90 Rise Time at FPGA Pin          : 2.9e-09 s
90-10 Fall Time at FPGA Pin          : 2.73e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00496 V
Ringback Voltage on Rise at Far-end  : 0.223 V
Ringback Voltage on Fall at Far-end  : 0.086 V
10-90 Rise Time at Far-end           : 2.9e-09 s
90-10 Fall Time at Far-end           : 2.73e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00496 V
Ringback Voltage on Rise at FPGA Pin : 0.223 V
Ringback Voltage on Fall at FPGA Pin : 0.086 V
10-90 Rise Time at FPGA Pin          : 2.9e-09 s
90-10 Fall Time at FPGA Pin          : 2.73e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00496 V
Ringback Voltage on Rise at Far-end  : 0.223 V
Ringback Voltage on Fall at Far-end  : 0.086 V
10-90 Rise Time at Far-end           : 2.9e-09 s
90-10 Fall Time at Far-end           : 2.73e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX3[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX3[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.0144 V
Ringback Voltage on Rise at FPGA Pin : 0.227 V
Ringback Voltage on Fall at FPGA Pin : 0.024 V
10-90 Rise Time at FPGA Pin          : 3.14e-10 s
90-10 Fall Time at FPGA Pin          : 3.39e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.0144 V
Ringback Voltage on Rise at Far-end  : 0.227 V
Ringback Voltage on Fall at Far-end  : 0.024 V
10-90 Rise Time at Far-end           : 3.14e-10 s
90-10 Fall Time at Far-end           : 3.39e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX3[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.09 V
Vol Min at FPGA Pin                  : -0.012 V
Ringback Voltage on Rise at FPGA Pin : 0.232 V
Ringback Voltage on Fall at FPGA Pin : 0.268 V
10-90 Rise Time at FPGA Pin          : 4.75e-09 s
90-10 Fall Time at FPGA Pin          : 3.5e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.09 V
Vol Min at Far-end                   : -0.012 V
Ringback Voltage on Rise at Far-end  : 0.232 V
Ringback Voltage on Fall at Far-end  : 0.268 V
10-90 Rise Time at Far-end           : 4.75e-09 s
90-10 Fall Time at Far-end           : 3.5e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX3[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX3[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX3[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX3[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[0]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[1]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[0]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[1]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.09 V
Vol Min at FPGA Pin                  : -0.012 V
Ringback Voltage on Rise at FPGA Pin : 0.232 V
Ringback Voltage on Fall at FPGA Pin : 0.268 V
10-90 Rise Time at FPGA Pin          : 4.75e-09 s
90-10 Fall Time at FPGA Pin          : 3.5e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.09 V
Vol Min at Far-end                   : -0.012 V
Ringback Voltage on Rise at Far-end  : 0.232 V
Ringback Voltage on Fall at Far-end  : 0.268 V
10-90 Rise Time at Far-end           : 4.75e-09 s
90-10 Fall Time at Far-end           : 3.5e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[0]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[1]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.09 V
Vol Min at FPGA Pin                  : -0.012 V
Ringback Voltage on Rise at FPGA Pin : 0.232 V
Ringback Voltage on Fall at FPGA Pin : 0.268 V
10-90 Rise Time at FPGA Pin          : 4.75e-09 s
90-10 Fall Time at FPGA Pin          : 3.5e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.09 V
Vol Min at Far-end                   : -0.012 V
Ringback Voltage on Rise at Far-end  : 0.232 V
Ringback Voltage on Fall at Far-end  : 0.268 V
10-90 Rise Time at Far-end           : 4.75e-09 s
90-10 Fall Time at Far-end           : 3.5e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[0]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[1]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.58e-08 V
Voh Max at FPGA Pin                  : 3.13 V
Vol Min at FPGA Pin                  : -0.117 V
Ringback Voltage on Rise at FPGA Pin : 0.143 V
Ringback Voltage on Fall at FPGA Pin : 0.259 V
10-90 Rise Time at FPGA Pin          : 6.22e-10 s
90-10 Fall Time at FPGA Pin          : 4.46e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.58e-08 V
Voh Max at Far-end                   : 3.13 V
Vol Min at Far-end                   : -0.117 V
Ringback Voltage on Rise at Far-end  : 0.143 V
Ringback Voltage on Fall at Far-end  : 0.259 V
10-90 Rise Time at Far-end           : 6.22e-10 s
90-10 Fall Time at Far-end           : 4.46e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : ~ALTERA_DCLK~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 2.67e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.0485 V
Ringback Voltage on Rise at FPGA Pin : 0.167 V
Ringback Voltage on Fall at FPGA Pin : 0.096 V
10-90 Rise Time at FPGA Pin          : 2.95e-10 s
90-10 Fall Time at FPGA Pin          : 2.73e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 2.67e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.0485 V
Ringback Voltage on Rise at Far-end  : 0.167 V
Ringback Voltage on Fall at Far-end  : 0.096 V
10-90 Rise Time at Far-end           : 2.95e-10 s
90-10 Fall Time at Far-end           : 2.73e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_nCEO~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.18e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00483 V
Ringback Voltage on Rise at FPGA Pin : 0.152 V
Ringback Voltage on Fall at FPGA Pin : 0.012 V
10-90 Rise Time at FPGA Pin          : 4.81e-10 s
90-10 Fall Time at FPGA Pin          : 6.29e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.18e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00483 V
Ringback Voltage on Rise at Far-end  : 0.152 V
Ringback Voltage on Fall at Far-end  : 0.012 V
10-90 Rise Time at Far-end           : 4.81e-10 s
90-10 Fall Time at Far-end           : 6.29e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                               ;
+--------------------------------------------------------------------------------+
Pin                                  : HEX0[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00265 V
Ringback Voltage on Rise at FPGA Pin : 0.133 V
Ringback Voltage on Fall at FPGA Pin : 0.056 V
10-90 Rise Time at FPGA Pin          : 3.55e-09 s
90-10 Fall Time at FPGA Pin          : 3.31e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00265 V
Ringback Voltage on Rise at Far-end  : 0.133 V
Ringback Voltage on Fall at Far-end  : 0.056 V
10-90 Rise Time at Far-end           : 3.55e-09 s
90-10 Fall Time at Far-end           : 3.31e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.11 V
Ringback Voltage on Fall at FPGA Pin : 0.007 V
10-90 Rise Time at FPGA Pin          : 4.54e-10 s
90-10 Fall Time at FPGA Pin          : 4.35e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.11 V
Ringback Voltage on Fall at Far-end  : 0.007 V
10-90 Rise Time at Far-end           : 4.54e-10 s
90-10 Fall Time at Far-end           : 4.35e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.11 V
Ringback Voltage on Fall at FPGA Pin : 0.007 V
10-90 Rise Time at FPGA Pin          : 4.54e-10 s
90-10 Fall Time at FPGA Pin          : 4.35e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.11 V
Ringback Voltage on Fall at Far-end  : 0.007 V
10-90 Rise Time at Far-end           : 4.54e-10 s
90-10 Fall Time at Far-end           : 4.35e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00269 V
Ringback Voltage on Rise at FPGA Pin : 0.13 V
Ringback Voltage on Fall at FPGA Pin : 0.055 V
10-90 Rise Time at FPGA Pin          : 3.54e-09 s
90-10 Fall Time at FPGA Pin          : 3.29e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00269 V
Ringback Voltage on Rise at Far-end  : 0.13 V
Ringback Voltage on Fall at Far-end  : 0.055 V
10-90 Rise Time at Far-end           : 3.54e-09 s
90-10 Fall Time at Far-end           : 3.29e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.11 V
Ringback Voltage on Fall at FPGA Pin : 0.007 V
10-90 Rise Time at FPGA Pin          : 4.54e-10 s
90-10 Fall Time at FPGA Pin          : 4.35e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.11 V
Ringback Voltage on Fall at Far-end  : 0.007 V
10-90 Rise Time at Far-end           : 4.54e-10 s
90-10 Fall Time at Far-end           : 4.35e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.11 V
Ringback Voltage on Fall at FPGA Pin : 0.007 V
10-90 Rise Time at FPGA Pin          : 4.54e-10 s
90-10 Fall Time at FPGA Pin          : 4.35e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.11 V
Ringback Voltage on Fall at Far-end  : 0.007 V
10-90 Rise Time at Far-end           : 4.54e-10 s
90-10 Fall Time at Far-end           : 4.35e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00269 V
Ringback Voltage on Rise at FPGA Pin : 0.13 V
Ringback Voltage on Fall at FPGA Pin : 0.055 V
10-90 Rise Time at FPGA Pin          : 3.54e-09 s
90-10 Fall Time at FPGA Pin          : 3.29e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00269 V
Ringback Voltage on Rise at Far-end  : 0.13 V
Ringback Voltage on Fall at Far-end  : 0.055 V
10-90 Rise Time at Far-end           : 3.54e-09 s
90-10 Fall Time at Far-end           : 3.29e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00269 V
Ringback Voltage on Rise at FPGA Pin : 0.13 V
Ringback Voltage on Fall at FPGA Pin : 0.055 V
10-90 Rise Time at FPGA Pin          : 3.54e-09 s
90-10 Fall Time at FPGA Pin          : 3.29e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00269 V
Ringback Voltage on Rise at Far-end  : 0.13 V
Ringback Voltage on Fall at Far-end  : 0.055 V
10-90 Rise Time at Far-end           : 3.54e-09 s
90-10 Fall Time at Far-end           : 3.29e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX3[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX3[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.11 V
Ringback Voltage on Fall at FPGA Pin : 0.007 V
10-90 Rise Time at FPGA Pin          : 4.54e-10 s
90-10 Fall Time at FPGA Pin          : 4.35e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.11 V
Ringback Voltage on Fall at Far-end  : 0.007 V
10-90 Rise Time at Far-end           : 4.54e-10 s
90-10 Fall Time at Far-end           : 4.35e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX3[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.08 V
Vol Min at FPGA Pin                  : -0.00581 V
Ringback Voltage on Rise at FPGA Pin : 0.138 V
Ringback Voltage on Fall at FPGA Pin : 0.22 V
10-90 Rise Time at FPGA Pin          : 5.55e-09 s
90-10 Fall Time at FPGA Pin          : 4.38e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.08 V
Vol Min at Far-end                   : -0.00581 V
Ringback Voltage on Rise at Far-end  : 0.138 V
Ringback Voltage on Fall at Far-end  : 0.22 V
10-90 Rise Time at Far-end           : 5.55e-09 s
90-10 Fall Time at Far-end           : 4.38e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX3[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX3[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX3[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX3[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[0]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[1]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[0]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[1]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.08 V
Vol Min at FPGA Pin                  : -0.00581 V
Ringback Voltage on Rise at FPGA Pin : 0.138 V
Ringback Voltage on Fall at FPGA Pin : 0.22 V
10-90 Rise Time at FPGA Pin          : 5.55e-09 s
90-10 Fall Time at FPGA Pin          : 4.38e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.08 V
Vol Min at Far-end                   : -0.00581 V
Ringback Voltage on Rise at Far-end  : 0.138 V
Ringback Voltage on Fall at Far-end  : 0.22 V
10-90 Rise Time at Far-end           : 5.55e-09 s
90-10 Fall Time at Far-end           : 4.38e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX5[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[0]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[1]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.08 V
Vol Min at FPGA Pin                  : -0.00581 V
Ringback Voltage on Rise at FPGA Pin : 0.138 V
Ringback Voltage on Fall at FPGA Pin : 0.22 V
10-90 Rise Time at FPGA Pin          : 5.55e-09 s
90-10 Fall Time at FPGA Pin          : 4.38e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.08 V
Vol Min at Far-end                   : -0.00581 V
Ringback Voltage on Rise at Far-end  : 0.138 V
Ringback Voltage on Fall at Far-end  : 0.22 V
10-90 Rise Time at Far-end           : 5.55e-09 s
90-10 Fall Time at Far-end           : 4.38e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX6[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[0]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[1]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.08 V
Steady State Vol at FPGA Pin         : 1.9e-06 V
Voh Max at FPGA Pin                  : 3.11 V
Vol Min at FPGA Pin                  : -0.0625 V
Ringback Voltage on Rise at FPGA Pin : 0.224 V
Ringback Voltage on Fall at FPGA Pin : 0.17 V
10-90 Rise Time at FPGA Pin          : 6.86e-10 s
90-10 Fall Time at FPGA Pin          : 6.31e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.08 V
Steady State Vol at Far-end          : 1.9e-06 V
Voh Max at Far-end                   : 3.11 V
Vol Min at Far-end                   : -0.0625 V
Ringback Voltage on Rise at Far-end  : 0.224 V
Ringback Voltage on Fall at Far-end  : 0.17 V
10-90 Rise Time at Far-end           : 6.86e-10 s
90-10 Fall Time at Far-end           : 6.31e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : No

Pin                                  : ~ALTERA_DCLK~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.75e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.0109 V
Ringback Voltage on Rise at FPGA Pin : 0.084 V
Ringback Voltage on Fall at FPGA Pin : 0.027 V
10-90 Rise Time at FPGA Pin          : 4.31e-10 s
90-10 Fall Time at FPGA Pin          : 3.61e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.75e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.0109 V
Ringback Voltage on Rise at Far-end  : 0.084 V
Ringback Voltage on Fall at Far-end  : 0.027 V
10-90 Rise Time at Far-end           : 4.31e-10 s
90-10 Fall Time at Far-end           : 3.61e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_nCEO~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.15e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00712 V
Ringback Voltage on Rise at FPGA Pin : 0.093 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 6.21e-10 s
90-10 Fall Time at FPGA Pin          : 7.9e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.15e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00712 V
Ringback Voltage on Rise at Far-end  : 0.093 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 6.21e-10 s
90-10 Fall Time at Far-end           : 7.9e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                ;
+--------------------------------------------------------------------------------+
Pin                                  : HEX0[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.64 V
Vol Min at FPGA Pin                  : -0.0113 V
Ringback Voltage on Rise at FPGA Pin : 0.208 V
Ringback Voltage on Fall at FPGA Pin : 0.179 V
10-90 Rise Time at FPGA Pin          : 2.38e-09 s
90-10 Fall Time at FPGA Pin          : 2.23e-09 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.64 V
Vol Min at Far-end                   : -0.0113 V
Ringback Voltage on Rise at Far-end  : 0.208 V
Ringback Voltage on Fall at Far-end  : 0.179 V
10-90 Rise Time at Far-end           : 2.38e-09 s
90-10 Fall Time at Far-end           : 2.23e-09 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.73 V
Vol Min at FPGA Pin                  : -0.0384 V
Ringback Voltage on Rise at FPGA Pin : 0.169 V
Ringback Voltage on Fall at FPGA Pin : 0.089 V
10-90 Rise Time at FPGA Pin          : 2.7e-10 s
90-10 Fall Time at FPGA Pin          : 2.62e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.73 V
Vol Min at Far-end                   : -0.0384 V
Ringback Voltage on Rise at Far-end  : 0.169 V
Ringback Voltage on Fall at Far-end  : 0.089 V
10-90 Rise Time at Far-end           : 2.7e-10 s
90-10 Fall Time at Far-end           : 2.62e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.73 V
Vol Min at FPGA Pin                  : -0.0384 V
Ringback Voltage on Rise at FPGA Pin : 0.169 V
Ringback Voltage on Fall at FPGA Pin : 0.089 V
10-90 Rise Time at FPGA Pin          : 2.7e-10 s
90-10 Fall Time at FPGA Pin          : 2.62e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.73 V
Vol Min at Far-end                   : -0.0384 V
Ringback Voltage on Rise at Far-end  : 0.169 V
Ringback Voltage on Fall at Far-end  : 0.089 V
10-90 Rise Time at Far-end           : 2.7e-10 s
90-10 Fall Time at Far-end           : 2.62e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.64 V
Vol Min at FPGA Pin                  : -0.0117 V
Ringback Voltage on Rise at FPGA Pin : 0.202 V
Ringback Voltage on Fall at FPGA Pin : 0.176 V
10-90 Rise Time at FPGA Pin          : 2.38e-09 s
90-10 Fall Time at FPGA Pin          : 2.22e-09 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.64 V
Vol Min at Far-end                   : -0.0117 V
Ringback Voltage on Rise at Far-end  : 0.202 V
Ringback Voltage on Fall at Far-end  : 0.176 V
10-90 Rise Time at Far-end           : 2.38e-09 s
90-10 Fall Time at Far-end           : 2.22e-09 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX0[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.73 V
Vol Min at FPGA Pin                  : -0.0384 V
Ringback Voltage on Rise at FPGA Pin : 0.169 V
Ringback Voltage on Fall at FPGA Pin : 0.089 V
10-90 Rise Time at FPGA Pin          : 2.7e-10 s
90-10 Fall Time at FPGA Pin          : 2.62e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.73 V
Vol Min at Far-end                   : -0.0384 V
Ringback Voltage on Rise at Far-end  : 0.169 V
Ringback Voltage on Fall at Far-end  : 0.089 V
10-90 Rise Time at Far-end           : 2.7e-10 s
90-10 Fall Time at Far-end           : 2.62e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.73 V
Vol Min at FPGA Pin                  : -0.0384 V
Ringback Voltage on Rise at FPGA Pin : 0.169 V
Ringback Voltage on Fall at FPGA Pin : 0.089 V
10-90 Rise Time at FPGA Pin          : 2.7e-10 s
90-10 Fall Time at FPGA Pin          : 2.62e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.73 V
Vol Min at Far-end                   : -0.0384 V
Ringback Voltage on Rise at Far-end  : 0.169 V
Ringback Voltage on Fall at Far-end  : 0.089 V
10-90 Rise Time at Far-end           : 2.7e-10 s
90-10 Fall Time at Far-end           : 2.62e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.64 V
Vol Min at FPGA Pin                  : -0.0117 V
Ringback Voltage on Rise at FPGA Pin : 0.202 V
Ringback Voltage on Fall at FPGA Pin : 0.176 V
10-90 Rise Time at FPGA Pin          : 2.38e-09 s
90-10 Fall Time at FPGA Pin          : 2.22e-09 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.64 V
Vol Min at Far-end                   : -0.0117 V
Ringback Voltage on Rise at Far-end  : 0.202 V
Ringback Voltage on Fall at Far-end  : 0.176 V
10-90 Rise Time at Far-end           : 2.38e-09 s
90-10 Fall Time at Far-end           : 2.22e-09 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX1[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.64 V
Vol Min at FPGA Pin                  : -0.0117 V
Ringback Voltage on Rise at FPGA Pin : 0.202 V
Ringback Voltage on Fall at FPGA Pin : 0.176 V
10-90 Rise Time at FPGA Pin          : 2.38e-09 s
90-10 Fall Time at FPGA Pin          : 2.22e-09 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.64 V
Vol Min at Far-end                   : -0.0117 V
Ringback Voltage on Rise at Far-end  : 0.202 V
Ringback Voltage on Fall at Far-end  : 0.176 V
10-90 Rise Time at Far-end           : 2.38e-09 s
90-10 Fall Time at Far-end           : 2.22e-09 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX2[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX3[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX3[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.73 V
Vol Min at FPGA Pin                  : -0.0384 V
Ringback Voltage on Rise at FPGA Pin : 0.169 V
Ringback Voltage on Fall at FPGA Pin : 0.089 V
10-90 Rise Time at FPGA Pin          : 2.7e-10 s
90-10 Fall Time at FPGA Pin          : 2.62e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.73 V
Vol Min at Far-end                   : -0.0384 V
Ringback Voltage on Rise at Far-end  : 0.169 V
Ringback Voltage on Fall at Far-end  : 0.089 V
10-90 Rise Time at Far-end           : 2.7e-10 s
90-10 Fall Time at Far-end           : 2.62e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : HEX3[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.48 V
Vol Min at FPGA Pin                  : -0.0173 V
Ringback Voltage on Rise at FPGA Pin : 0.356 V
Ringback Voltage on Fall at FPGA Pin : 0.324 V
10-90 Rise Time at FPGA Pin          : 3.89e-09 s
90-10 Fall Time at FPGA Pin          : 3.06e-09 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.48 V
Vol Min at Far-end                   : -0.0173 V
Ringback Voltage on Rise at Far-end  : 0.356 V
Ringback Voltage on Fall at Far-end  : 0.324 V
10-90 Rise Time at Far-end           : 3.89e-09 s
90-10 Fall Time at Far-end           : 3.06e-09 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX3[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX3[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX3[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX3[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[0]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[1]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX4[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[0]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[1]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.48 V
Vol Min at FPGA Pin                  : -0.0173 V
Ringback Voltage on Rise at FPGA Pin : 0.356 V
Ringback Voltage on Fall at FPGA Pin : 0.324 V
10-90 Rise Time at FPGA Pin          : 3.89e-09 s
90-10 Fall Time at FPGA Pin          : 3.06e-09 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.48 V
Vol Min at Far-end                   : -0.0173 V
Ringback Voltage on Rise at Far-end  : 0.356 V
Ringback Voltage on Fall at Far-end  : 0.324 V
10-90 Rise Time at Far-end           : 3.89e-09 s
90-10 Fall Time at Far-end           : 3.06e-09 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX5[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[0]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[1]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.48 V
Vol Min at FPGA Pin                  : -0.0173 V
Ringback Voltage on Rise at FPGA Pin : 0.356 V
Ringback Voltage on Fall at FPGA Pin : 0.324 V
10-90 Rise Time at FPGA Pin          : 3.89e-09 s
90-10 Fall Time at FPGA Pin          : 3.06e-09 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.48 V
Vol Min at Far-end                   : -0.0173 V
Ringback Voltage on Rise at Far-end  : 0.356 V
Ringback Voltage on Fall at Far-end  : 0.324 V
10-90 Rise Time at Far-end           : 3.89e-09 s
90-10 Fall Time at Far-end           : 3.06e-09 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX6[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[0]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[1]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[2]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[3]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[4]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[5]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : HEX7[6]
I/O Standard                         : 3.3-V LVTTL
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 3.46 V
Steady State Vol at FPGA Pin         : 1.85e-07 V
Voh Max at FPGA Pin                  : 3.57 V
Vol Min at FPGA Pin                  : -0.141 V
Ringback Voltage on Rise at FPGA Pin : 0.301 V
Ringback Voltage on Fall at FPGA Pin : 0.239 V
10-90 Rise Time at FPGA Pin          : 4.61e-10 s
90-10 Fall Time at FPGA Pin          : 4.2e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : No
Steady State Voh at Far-end          : 3.46 V
Steady State Vol at Far-end          : 1.85e-07 V
Voh Max at Far-end                   : 3.57 V
Vol Min at Far-end                   : -0.141 V
Ringback Voltage on Rise at Far-end  : 0.301 V
Ringback Voltage on Fall at Far-end  : 0.239 V
10-90 Rise Time at Far-end           : 4.61e-10 s
90-10 Fall Time at Far-end           : 4.2e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : No

Pin                                  : ~ALTERA_DCLK~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.22e-08 V
Voh Max at FPGA Pin                  : 2.74 V
Vol Min at FPGA Pin                  : -0.06 V
Ringback Voltage on Rise at FPGA Pin : 0.158 V
Ringback Voltage on Fall at FPGA Pin : 0.08 V
10-90 Rise Time at FPGA Pin          : 2.68e-10 s
90-10 Fall Time at FPGA Pin          : 2.19e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.22e-08 V
Voh Max at Far-end                   : 2.74 V
Vol Min at Far-end                   : -0.06 V
Ringback Voltage on Rise at Far-end  : 0.158 V
Ringback Voltage on Fall at Far-end  : 0.08 V
10-90 Rise Time at Far-end           : 2.68e-10 s
90-10 Fall Time at Far-end           : 2.19e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_nCEO~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 3.54e-08 V
Voh Max at FPGA Pin                  : 2.7 V
Vol Min at FPGA Pin                  : -0.00943 V
Ringback Voltage on Rise at FPGA Pin : 0.276 V
Ringback Voltage on Fall at FPGA Pin : 0.035 V
10-90 Rise Time at FPGA Pin          : 3.19e-10 s
90-10 Fall Time at FPGA Pin          : 4.99e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 3.54e-08 V
Voh Max at Far-end                   : 2.7 V
Vol Min at Far-end                   : -0.00943 V
Ringback Voltage on Rise at Far-end  : 0.276 V
Ringback Voltage on Fall at Far-end  : 0.035 V
10-90 Rise Time at Far-end           : 3.19e-10 s
90-10 Fall Time at Far-end           : 4.99e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Transfers                                                                ;
+--------------------------------------------------------------------------------+
From Clock : CLOCK_50
To Clock   : CLOCK_50
RR Paths   : 18
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0
+--------------------------------------------------------------------------------+

Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------+
; Hold Transfers                                                                 ;
+--------------------------------------------------------------------------------+
From Clock : CLOCK_50
To Clock   : CLOCK_50
RR Paths   : 18
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0
+--------------------------------------------------------------------------------+

Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+--------------------------------------------------------------------------------+
; Unconstrained Paths                                                            ;
+--------------------------------------------------------------------------------+
Property : Illegal Clocks
Setup    : 0
Hold     : 0

Property : Unconstrained Clocks
Setup    : 0
Hold     : 0

Property : Unconstrained Input Ports
Setup    : 18
Hold     : 18

Property : Unconstrained Input Port Paths
Setup    : 18
Hold     : 18

Property : Unconstrained Output Ports
Setup    : 35
Hold     : 35

Property : Unconstrained Output Port Paths
Setup    : 124
Hold     : 124
+--------------------------------------------------------------------------------+



+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Thu Oct 27 18:15:40 2016
Info: Command: quartus_sta the_project -c the_project
Info: qsta_default_script.tcl version: #4
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'the_project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.126
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.126         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.427
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.427         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -49.260 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.395
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.395         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -49.260 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.571
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.571         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.188
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.188         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -49.426 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 440 megabytes
    Info: Processing ended: Thu Oct 27 18:15:43 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


