<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::SGPRSpillBuilder Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html">SGPRSpillBuilder</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structllvm_1_1SGPRSpillBuilder-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::SGPRSpillBuilder Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for llvm::SGPRSpillBuilder:</div>
<div class="dyncontent">
<div class="center"><img src="structllvm_1_1SGPRSpillBuilder__coll__graph.png" border="0" usemap="#llvm_1_1SGPRSpillBuilder_coll__map" alt="Collaboration graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html">PerVGPRData</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a35d6d8a3367d6ef42ec184b84213ea52"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html#a35d6d8a3367d6ef42ec184b84213ea52">SGPRSpillBuilder</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="el" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="el" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>, bool <a class="el" href="structllvm_1_1SGPRSpillBuilder.html#a3dad77acf1d0d82ccf87ce2f27d4ea26">IsWave32</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *<a class="el" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>)</td></tr>
<tr class="separator:a35d6d8a3367d6ef42ec184b84213ea52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a1143f3929f3258aebb54b4bef12082"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html#a4a1143f3929f3258aebb54b4bef12082">SGPRSpillBuilder</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="el" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="el" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a>, bool <a class="el" href="structllvm_1_1SGPRSpillBuilder.html#a3dad77acf1d0d82ccf87ce2f27d4ea26">IsWave32</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, bool <a class="el" href="structllvm_1_1SGPRSpillBuilder.html#a4f912e4c6f99e1bf50c66ee8fb26ed2a">IsKill</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *<a class="el" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a>)</td></tr>
<tr class="separator:a4a1143f3929f3258aebb54b4bef12082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a954666a1d726bbc08a503d36255d694a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html">PerVGPRData</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html#a954666a1d726bbc08a503d36255d694a">getPerVGPRData</a> ()</td></tr>
<tr class="separator:a954666a1d726bbc08a503d36255d694a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7c906625fab2baf872e16248962b859"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html#ac7c906625fab2baf872e16248962b859">prepare</a> ()</td></tr>
<tr class="separator:ac7c906625fab2baf872e16248962b859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a941b8646dc54e403a97acfb1ee56d774"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html#a941b8646dc54e403a97acfb1ee56d774">restore</a> ()</td></tr>
<tr class="separator:a941b8646dc54e403a97acfb1ee56d774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa86a4d647e79dbdeb3d2d43ec301abcd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html#aa86a4d647e79dbdeb3d2d43ec301abcd">readWriteTmpVGPR</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, bool IsLoad)</td></tr>
<tr class="separator:aa86a4d647e79dbdeb3d2d43ec301abcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1181ec84c08b8b5aa563db567163a48a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html#a1181ec84c08b8b5aa563db567163a48a">setMI</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *NewMBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> NewMI)</td></tr>
<tr class="separator:a1181ec84c08b8b5aa563db567163a48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:addf4f1853b616359f0800e0792b75e40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html#addf4f1853b616359f0800e0792b75e40">SuperReg</a></td></tr>
<tr class="separator:addf4f1853b616359f0800e0792b75e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa29651d0ae788b6421aaf620050ee9fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html#aa29651d0ae788b6421aaf620050ee9fc">MI</a></td></tr>
<tr class="separator:aa29651d0ae788b6421aaf620050ee9fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13301cdc7cdfed3dd8f993e0f1b9d359"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int16_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html#a13301cdc7cdfed3dd8f993e0f1b9d359">SplitParts</a></td></tr>
<tr class="separator:a13301cdc7cdfed3dd8f993e0f1b9d359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7a43f1a8fe6945949f7ebaeec8bf9a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html#ac7a43f1a8fe6945949f7ebaeec8bf9a7">NumSubRegs</a></td></tr>
<tr class="separator:ac7a43f1a8fe6945949f7ebaeec8bf9a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f912e4c6f99e1bf50c66ee8fb26ed2a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html#a4f912e4c6f99e1bf50c66ee8fb26ed2a">IsKill</a></td></tr>
<tr class="separator:a4f912e4c6f99e1bf50c66ee8fb26ed2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bcb85b82e6330375b977191fef41e2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html#a6bcb85b82e6330375b977191fef41e2b">DL</a></td></tr>
<tr class="separator:a6bcb85b82e6330375b977191fef41e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25f41f0ca74f2026ead9ed683f10e6b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html#a25f41f0ca74f2026ead9ed683f10e6b3">TmpVGPR</a> = AMDGPU::NoRegister</td></tr>
<tr class="separator:a25f41f0ca74f2026ead9ed683f10e6b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e4b5821346b3350405938b27005449e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html#a9e4b5821346b3350405938b27005449e">TmpVGPRIndex</a> = 0</td></tr>
<tr class="separator:a9e4b5821346b3350405938b27005449e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14a8c1a800cbdea3d1f0815817a73241"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html#a14a8c1a800cbdea3d1f0815817a73241">TmpVGPRLive</a> = <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></td></tr>
<tr class="separator:a14a8c1a800cbdea3d1f0815817a73241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae16d5edd44c63fa9b686e5b94b931eb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html#ae16d5edd44c63fa9b686e5b94b931eb4">SavedExecReg</a> = AMDGPU::NoRegister</td></tr>
<tr class="separator:ae16d5edd44c63fa9b686e5b94b931eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e90539a43522b18b79c504b88d0de69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html#a7e90539a43522b18b79c504b88d0de69">Index</a></td></tr>
<tr class="separator:a7e90539a43522b18b79c504b88d0de69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff46ff3cb1f469b01f6171c8134934ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html#aff46ff3cb1f469b01f6171c8134934ca">EltSize</a> = 4</td></tr>
<tr class="separator:aff46ff3cb1f469b01f6171c8134934ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56a1d04bcd3219469b87445ae2df358d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html#a56a1d04bcd3219469b87445ae2df358d">RS</a></td></tr>
<tr class="separator:a56a1d04bcd3219469b87445ae2df358d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad83a7a6b291c68ccc27722290777f333"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html#ad83a7a6b291c68ccc27722290777f333">MBB</a></td></tr>
<tr class="separator:ad83a7a6b291c68ccc27722290777f333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad37a50e8e31fa920654f835564ec022a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html#ad37a50e8e31fa920654f835564ec022a">MF</a></td></tr>
<tr class="separator:ad37a50e8e31fa920654f835564ec022a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aec2625932d694fc229189a21239233"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html#a1aec2625932d694fc229189a21239233">MFI</a></td></tr>
<tr class="separator:a1aec2625932d694fc229189a21239233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae46fbdc9694bcc2a7e842fbebea72d74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html#ae46fbdc9694bcc2a7e842fbebea72d74">TII</a></td></tr>
<tr class="separator:ae46fbdc9694bcc2a7e842fbebea72d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab20f270fc26f8636134d81b8f297d505"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html#ab20f270fc26f8636134d81b8f297d505">TRI</a></td></tr>
<tr class="separator:ab20f270fc26f8636134d81b8f297d505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dad77acf1d0d82ccf87ce2f27d4ea26"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html#a3dad77acf1d0d82ccf87ce2f27d4ea26">IsWave32</a></td></tr>
<tr class="separator:a3dad77acf1d0d82ccf87ce2f27d4ea26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa489971d1ac1b2f41d39d0d736f79266"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html#aa489971d1ac1b2f41d39d0d736f79266">ExecReg</a></td></tr>
<tr class="separator:aa489971d1ac1b2f41d39d0d736f79266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f42bfbae88439434bea393b10aaf453"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html#a4f42bfbae88439434bea393b10aaf453">MovOpc</a></td></tr>
<tr class="separator:a4f42bfbae88439434bea393b10aaf453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a780ff1cb44df81c9895eb346779f6413"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html#a780ff1cb44df81c9895eb346779f6413">NotOpc</a></td></tr>
<tr class="separator:a780ff1cb44df81c9895eb346779f6413"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00072">72</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a35d6d8a3367d6ef42ec184b84213ea52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35d6d8a3367d6ef42ec184b84213ea52">&#9670;&nbsp;</a></span>SGPRSpillBuilder() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::SGPRSpillBuilder::SGPRSpillBuilder </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsWave32</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *&#160;</td>
          <td class="paramname"><em>RS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00112">112</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a4a1143f3929f3258aebb54b4bef12082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a1143f3929f3258aebb54b4bef12082">&#9670;&nbsp;</a></span>SGPRSpillBuilder() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::SGPRSpillBuilder::SGPRSpillBuilder </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsWave32</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsKill</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *&#160;</td>
          <td class="paramname"><em>RS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00118">118</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00099">EltSize</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::empty()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00108">ExecReg</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02884">llvm::SIRegisterInfo::getRegSplitParts()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00107">IsWave32</a>, <a class="el" href="VE_8h_source.html#l00467">llvm::M0()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00109">MovOpc</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00110">NotOpc</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00083">NumSubRegs</a>, <a class="el" href="ArrayRef_8h_source.html#l00163">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00082">SplitParts</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00080">SuperReg</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00106">TRI</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a954666a1d726bbc08a503d36255d694a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a954666a1d726bbc08a503d36255d694a">&#9670;&nbsp;</a></span>getPerVGPRData()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1SGPRSpillBuilder_1_1PerVGPRData.html">PerVGPRData</a> llvm::SGPRSpillBuilder::getPerVGPRData </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00144">144</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIMachineScheduler_8h_source.html#l00055">llvm::Data</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00107">IsWave32</a>, <a class="el" href="FileCheck_8cpp_source.html#l00357">llvm::min()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00083">NumSubRegs</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">prepare()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01826">llvm::SIRegisterInfo::restoreSGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01903">llvm::SIRegisterInfo::spillEmergencySGPR()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l01706">llvm::SIRegisterInfo::spillSGPR()</a>.</p>

</div>
</div>
<a id="ac7c906625fab2baf872e16248962b859"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7c906625fab2baf872e16248962b859">&#9670;&nbsp;</a></span>prepare()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::SGPRSpillBuilder::prepare </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">165</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterScavenging_8h_source.html#l00079">llvm::RegScavenger::assignRegToScavengingIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01673">llvm::SIRegisterInfo::buildVGPRSpillLoadStore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00085">DL</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00108">ExecReg</a>, <a class="el" href="MachineFunction_8h_source.html#l00688">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00144">getPerVGPRData()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00516">llvm::SIMachineFunctionInfo::getScavengeFI()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00063">llvm::RegState::ImplicitDefine</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00260">llvm::RegScavenger::isRegUsed()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00107">IsWave32</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00102">MBB</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00103">MF</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00104">MFI</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00081">MI</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00109">MovOpc</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00110">NotOpc</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00101">RS</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00096">SavedExecReg</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00525">llvm::RegScavenger::scavengeRegister()</a>, <a class="el" href="SIDefines_8h_source.html#l00316">llvm::AMDGPU::CPol::SCC</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00051">llvm::RegScavenger::setRegUsed()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00080">SuperReg</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00105">TII</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00090">TmpVGPR</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00092">TmpVGPRIndex</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00094">TmpVGPRLive</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00106">TRI</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00076">llvm::SGPRSpillBuilder::PerVGPRData::VGPRLanes</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01826">llvm::SIRegisterInfo::restoreSGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01903">llvm::SIRegisterInfo::spillEmergencySGPR()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l01706">llvm::SIRegisterInfo::spillSGPR()</a>.</p>

</div>
</div>
<a id="aa86a4d647e79dbdeb3d2d43ec301abcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa86a4d647e79dbdeb3d2d43ec301abcd">&#9670;&nbsp;</a></span>readWriteTmpVGPR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::SGPRSpillBuilder::readWriteTmpVGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsLoad</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00287">287</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01673">llvm::SIRegisterInfo::buildVGPRSpillLoadStore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00085">DL</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00108">ExecReg</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00260">llvm::RegScavenger::isRegUsed()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00102">MBB</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00081">MI</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00110">NotOpc</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00101">RS</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00096">SavedExecReg</a>, <a class="el" href="SIDefines_8h_source.html#l00316">llvm::AMDGPU::CPol::SCC</a>, <a class="el" href="MachineOperand_8h_source.html#l00525">llvm::MachineOperand::setIsDead()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00105">TII</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00106">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01826">llvm::SIRegisterInfo::restoreSGPR()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l01706">llvm::SIRegisterInfo::spillSGPR()</a>.</p>

</div>
</div>
<a id="a941b8646dc54e403a97acfb1ee56d774"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a941b8646dc54e403a97acfb1ee56d774">&#9670;&nbsp;</a></span>restore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::SGPRSpillBuilder::restore </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00246">246</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="RegisterScavenging_8h_source.html#l00079">llvm::RegScavenger::assignRegToScavengingIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01673">llvm::SIRegisterInfo::buildVGPRSpillLoadStore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00085">DL</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00108">ExecReg</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00064">llvm::RegState::ImplicitKill</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Kill</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00102">MBB</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00081">MI</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00109">MovOpc</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00110">NotOpc</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00101">RS</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00096">SavedExecReg</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00105">TII</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00090">TmpVGPR</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00092">TmpVGPRIndex</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00094">TmpVGPRLive</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00106">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01826">llvm::SIRegisterInfo::restoreSGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01903">llvm::SIRegisterInfo::spillEmergencySGPR()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l01706">llvm::SIRegisterInfo::spillSGPR()</a>.</p>

</div>
</div>
<a id="a1181ec84c08b8b5aa563db567163a48a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1181ec84c08b8b5aa563db567163a48a">&#9670;&nbsp;</a></span>setMI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::SGPRSpillBuilder::setMI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>NewMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>NewMI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00310">310</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00102">MBB</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00103">MF</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00081">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01903">llvm::SIRegisterInfo::spillEmergencySGPR()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a6bcb85b82e6330375b977191fef41e2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bcb85b82e6330375b977191fef41e2b">&#9670;&nbsp;</a></span>DL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a>&amp; llvm::SGPRSpillBuilder::DL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00085">85</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01673">llvm::SIRegisterInfo::buildVGPRSpillLoadStore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">prepare()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00287">readWriteTmpVGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00246">restore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01826">llvm::SIRegisterInfo::restoreSGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01903">llvm::SIRegisterInfo::spillEmergencySGPR()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l01706">llvm::SIRegisterInfo::spillSGPR()</a>.</p>

</div>
</div>
<a id="aff46ff3cb1f469b01f6171c8134934ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff46ff3cb1f469b01f6171c8134934ca">&#9670;&nbsp;</a></span>EltSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::SGPRSpillBuilder::EltSize = 4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00099">99</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01673">llvm::SIRegisterInfo::buildVGPRSpillLoadStore()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00118">SGPRSpillBuilder()</a>.</p>

</div>
</div>
<a id="aa489971d1ac1b2f41d39d0d736f79266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa489971d1ac1b2f41d39d0d736f79266">&#9670;&nbsp;</a></span>ExecReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> llvm::SGPRSpillBuilder::ExecReg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00108">108</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">prepare()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00287">readWriteTmpVGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00246">restore()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00118">SGPRSpillBuilder()</a>.</p>

</div>
</div>
<a id="a7e90539a43522b18b79c504b88d0de69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e90539a43522b18b79c504b88d0de69">&#9670;&nbsp;</a></span>Index</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::SGPRSpillBuilder::Index</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00098">98</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a4f912e4c6f99e1bf50c66ee8fb26ed2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f912e4c6f99e1bf50c66ee8fb26ed2a">&#9670;&nbsp;</a></span>IsKill</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SGPRSpillBuilder::IsKill</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00084">84</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01903">llvm::SIRegisterInfo::spillEmergencySGPR()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l01706">llvm::SIRegisterInfo::spillSGPR()</a>.</p>

</div>
</div>
<a id="a3dad77acf1d0d82ccf87ce2f27d4ea26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dad77acf1d0d82ccf87ce2f27d4ea26">&#9670;&nbsp;</a></span>IsWave32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SGPRSpillBuilder::IsWave32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00107">107</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00144">getPerVGPRData()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">prepare()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00118">SGPRSpillBuilder()</a>.</p>

</div>
</div>
<a id="ad83a7a6b291c68ccc27722290777f333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad83a7a6b291c68ccc27722290777f333">&#9670;&nbsp;</a></span>MBB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>* llvm::SGPRSpillBuilder::MBB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00102">102</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01673">llvm::SIRegisterInfo::buildVGPRSpillLoadStore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">prepare()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00287">readWriteTmpVGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00246">restore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01826">llvm::SIRegisterInfo::restoreSGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00310">setMI()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01903">llvm::SIRegisterInfo::spillEmergencySGPR()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l01706">llvm::SIRegisterInfo::spillSGPR()</a>.</p>

</div>
</div>
<a id="ad37a50e8e31fa920654f835564ec022a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad37a50e8e31fa920654f835564ec022a">&#9670;&nbsp;</a></span>MF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a>&amp; llvm::SGPRSpillBuilder::MF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00103">103</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01673">llvm::SIRegisterInfo::buildVGPRSpillLoadStore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">prepare()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00310">setMI()</a>.</p>

</div>
</div>
<a id="a1aec2625932d694fc229189a21239233"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aec2625932d694fc229189a21239233">&#9670;&nbsp;</a></span>MFI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&amp; llvm::SGPRSpillBuilder::MFI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00104">104</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01673">llvm::SIRegisterInfo::buildVGPRSpillLoadStore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">prepare()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01826">llvm::SIRegisterInfo::restoreSGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01903">llvm::SIRegisterInfo::spillEmergencySGPR()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l01706">llvm::SIRegisterInfo::spillSGPR()</a>.</p>

</div>
</div>
<a id="aa29651d0ae788b6421aaf620050ee9fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa29651d0ae788b6421aaf620050ee9fc">&#9670;&nbsp;</a></span>MI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> llvm::SGPRSpillBuilder::MI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00081">81</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01673">llvm::SIRegisterInfo::buildVGPRSpillLoadStore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">prepare()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00287">readWriteTmpVGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00246">restore()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00310">setMI()</a>.</p>

</div>
</div>
<a id="a4f42bfbae88439434bea393b10aaf453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f42bfbae88439434bea393b10aaf453">&#9670;&nbsp;</a></span>MovOpc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::SGPRSpillBuilder::MovOpc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00109">109</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">prepare()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00246">restore()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00118">SGPRSpillBuilder()</a>.</p>

</div>
</div>
<a id="a780ff1cb44df81c9895eb346779f6413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a780ff1cb44df81c9895eb346779f6413">&#9670;&nbsp;</a></span>NotOpc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::SGPRSpillBuilder::NotOpc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00110">110</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">prepare()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00287">readWriteTmpVGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00246">restore()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00118">SGPRSpillBuilder()</a>.</p>

</div>
</div>
<a id="ac7a43f1a8fe6945949f7ebaeec8bf9a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7a43f1a8fe6945949f7ebaeec8bf9a7">&#9670;&nbsp;</a></span>NumSubRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::SGPRSpillBuilder::NumSubRegs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00083">83</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00144">getPerVGPRData()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01826">llvm::SIRegisterInfo::restoreSGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00118">SGPRSpillBuilder()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01903">llvm::SIRegisterInfo::spillEmergencySGPR()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l01706">llvm::SIRegisterInfo::spillSGPR()</a>.</p>

</div>
</div>
<a id="a56a1d04bcd3219469b87445ae2df358d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56a1d04bcd3219469b87445ae2df358d">&#9670;&nbsp;</a></span>RS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a>* llvm::SGPRSpillBuilder::RS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00101">101</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01673">llvm::SIRegisterInfo::buildVGPRSpillLoadStore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">prepare()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00287">readWriteTmpVGPR()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00246">restore()</a>.</p>

</div>
</div>
<a id="ae16d5edd44c63fa9b686e5b94b931eb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae16d5edd44c63fa9b686e5b94b931eb4">&#9670;&nbsp;</a></span>SavedExecReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> llvm::SGPRSpillBuilder::SavedExecReg = AMDGPU::NoRegister</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00096">96</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">prepare()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00287">readWriteTmpVGPR()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00246">restore()</a>.</p>

</div>
</div>
<a id="a13301cdc7cdfed3dd8f993e0f1b9d359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13301cdc7cdfed3dd8f993e0f1b9d359">&#9670;&nbsp;</a></span>SplitParts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;int16_t&gt; llvm::SGPRSpillBuilder::SplitParts</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00082">82</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01826">llvm::SIRegisterInfo::restoreSGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00118">SGPRSpillBuilder()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01903">llvm::SIRegisterInfo::spillEmergencySGPR()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l01706">llvm::SIRegisterInfo::spillSGPR()</a>.</p>

</div>
</div>
<a id="addf4f1853b616359f0800e0792b75e40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addf4f1853b616359f0800e0792b75e40">&#9670;&nbsp;</a></span>SuperReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> llvm::SGPRSpillBuilder::SuperReg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00080">80</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">prepare()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01826">llvm::SIRegisterInfo::restoreSGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00118">SGPRSpillBuilder()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01903">llvm::SIRegisterInfo::spillEmergencySGPR()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l01706">llvm::SIRegisterInfo::spillSGPR()</a>.</p>

</div>
</div>
<a id="ae46fbdc9694bcc2a7e842fbebea72d74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae46fbdc9694bcc2a7e842fbebea72d74">&#9670;&nbsp;</a></span>TII</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a>&amp; llvm::SGPRSpillBuilder::TII</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00105">105</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">prepare()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00287">readWriteTmpVGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00246">restore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01826">llvm::SIRegisterInfo::restoreSGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01903">llvm::SIRegisterInfo::spillEmergencySGPR()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l01706">llvm::SIRegisterInfo::spillSGPR()</a>.</p>

</div>
</div>
<a id="a25f41f0ca74f2026ead9ed683f10e6b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25f41f0ca74f2026ead9ed683f10e6b3">&#9670;&nbsp;</a></span>TmpVGPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> llvm::SGPRSpillBuilder::TmpVGPR = AMDGPU::NoRegister</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00090">90</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01673">llvm::SIRegisterInfo::buildVGPRSpillLoadStore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">prepare()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00246">restore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01826">llvm::SIRegisterInfo::restoreSGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01903">llvm::SIRegisterInfo::spillEmergencySGPR()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l01706">llvm::SIRegisterInfo::spillSGPR()</a>.</p>

</div>
</div>
<a id="a9e4b5821346b3350405938b27005449e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e4b5821346b3350405938b27005449e">&#9670;&nbsp;</a></span>TmpVGPRIndex</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::SGPRSpillBuilder::TmpVGPRIndex = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00092">92</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">prepare()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00246">restore()</a>.</p>

</div>
</div>
<a id="a14a8c1a800cbdea3d1f0815817a73241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14a8c1a800cbdea3d1f0815817a73241">&#9670;&nbsp;</a></span>TmpVGPRLive</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SGPRSpillBuilder::TmpVGPRLive = <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00094">94</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">prepare()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00246">restore()</a>.</p>

</div>
</div>
<a id="ab20f270fc26f8636134d81b8f297d505"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab20f270fc26f8636134d81b8f297d505">&#9670;&nbsp;</a></span>TRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a>&amp; llvm::SGPRSpillBuilder::TRI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00106">106</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">prepare()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00287">readWriteTmpVGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00246">restore()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00118">SGPRSpillBuilder()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>lib/Target/AMDGPU/<a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 11:45:07 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
