This project implements a Mealy Finite State Machine (FSM) to detect the binary sequence:

1010


The detector is overlapping, meaning it can detect new occurrences inside previous ones (e.g., detecting twice in 101010).
Because it is Mealy, the output depends on both current state + input, so the output is generated immediately â€” without waiting for a clock edge.

ðŸ”¥ Key Features

Mealy Machine â†’ Output depends on (state + input)

Overlapping Detector â†’ Sliding-window pattern detection

Immediate Output â†’ Detection happens in the same cycle

Only 4 States Used â†’ More efficient than Moore FSM

Fully synthesizable Verilog

ðŸ§  FSM State Definitions
State	Meaning
S0	No match yet
S1	Matched 1
S2	Matched 10
S3	Matched 101

Detection occurs on:
S3 with input = 0 â†’ completes 1010

ðŸ”„ State Transition Table
S0
Input	Next State
0	S0
1	S1
S1
Input	Next State
0	S2
1	S1
S2
Input	Next State
0	S0
1	S3
S3
Input	Next State	Output
1	S1	0
0	S2	1

âž¡ Output = 1 happens on the transition from S3 when input is 0

âš¡ Why the Output Changes Without a Clock Edge

Mealy outputs are combinational.
In this design:

assign out = (current == S3) && (~in);


This means:

the moment current == S3

AND in == 0
â†’ output becomes 1 immediately, without waiting for the next clock edge.

âœ” This is expected Mealy behavior
âœ” This is why Mealy FSMs detect patterns earlier than Moore
âœ” This is why your waveform shows output going high instantly

This is the main difference from Moore FSM, where output only changes after the state registers update on a clock edge.

ðŸ“Š Waveform Behavior

Example input:

1 0 1 0 1 0


Output for Mealy (overlapping):

0 0 0 1 0 1
          â†‘   â†‘
       detect detect


Notice:
Output becomes 1 exactly when final input = 0 arrives,
even before the next rising clock edge â†’ Mealyâ€™s immediate response.

ðŸ§ª Testbench

File:
tb_sequence_detector_mealy_overlapping.v

Features:

Clock generator

Reset logic

Reusable send_bit task

VCD waveform dumping

Overlapping detection test cases

Run using Icarus Verilog:

iverilog -o sim tb_sequence_detector_mealy_overlapping.v sequence_detector_mealy_overlapping.v
vvp sim
gtkwave mealy_overlap_waveform.vcd

ðŸ“ File List
sequence_detector_mealy_overlapping.v
tb_sequence_detector_mealy_overlapping.v
mealy_overlap_waveform.vcd
README.md

ðŸ§© Understanding the Leftover Match (Why S3â†’S2 on detection)

When detecting:

1010


The longest remaining suffix that matches a prefix of the pattern is:

10


That corresponds to state S2, allowing overlapping detection.

This is why Mealy transition for detection is:

S3 --(0)--> S2   with out = 1

ðŸ‘¤ Author

Vinayasooryan â€” RTL Design Engineer (Fresher/Intern Track)
Part of a complete FSM mastery series (Moore / Mealy, overlapping & non-overlapping)