<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_744E9390-8822-46EE-B89E-917D80CD36C7"><title>VCCRTC</title><body><section id="SECTION_8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77" /><section id="SECTION_Power_Integrity_Processor_Power_Rails_48D6A958-269C-4E6E-9257-C140E051E099_8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77_Settings"><table id="TABLE_Power_Integrity_Processor_Power_Rails_48D6A958-269C-4E6E-9257-C140E051E099_8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77_Settings_1"><title>Reference Layout Design</title><tgroup cols="3"><thead><row><entry>Index</entry><entry>Design Note</entry><entry>Reference Design</entry></row></thead><tbody><row><entry><p>1</p></entry><entry><p>Require 1 layer of VCCRTC plane from vrm to board pin with immediate GND reference on one of the adjacent layers. Refer to reference design image for design implementation.</p></entry><entry><p>VCCRTC_1</p></entry></row></tbody></tgroup></table><fig id="FIG_vccrtc_1_3"><title>VCCRTC_1</title><image href="FIG_vccrtc_1_3.PNG" scalefit="yes" id="IMG_vccrtc_1_3_PNG" /></fig><table id="TABLE_Power_Integrity_Processor_Power_Rails_48D6A958-269C-4E6E-9257-C140E051E099_8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77_Settings_2"><title>Notes</title><tgroup cols="1"><thead><row><entry>Note</entry></row></thead><tbody><row><entry><p>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance.</p></entry></row></tbody></tgroup></table><table id="TABLE_Power_Integrity_Processor_Power_Rails_48D6A958-269C-4E6E-9257-C140E051E099_8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77_Settings_3" scale="60"><title>Decoupling Solution And Filter Recommendation</title><tgroup cols="6"><thead><row valign="top"><entry outputclass="rotate90">Component Placement</entry><entry outputclass="rotate90">Form Factor</entry><entry outputclass="rotate90">Value</entry><entry outputclass="rotate90">Quantity</entry><entry outputclass="rotate90">Note</entry><entry outputclass="rotate90">Reference Design</entry></row></thead><tbody><row><entry><p>Primary side</p></entry><entry><p>0201</p></entry><entry><p>1 uF</p></entry><entry><p>1</p></entry><entry><p>Place within 10mm from package edge.</p></entry><entry><p>VCCRTC_2</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0402 / 0201</p></entry><entry><p>0.1 uF</p></entry><entry><p>1</p></entry><entry><p>Place right under BGA area.</p></entry><entry><p>VCCRTC_3</p></entry></row></tbody></tgroup></table><fig id="FIG_vccrtc_2_3"><title>VCCRTC_2</title><image href="FIG_vccrtc_2_3.png" scalefit="yes" id="IMG_vccrtc_2_3_png" /></fig><fig id="FIG_vccrtc_3_3"><title>VCCRTC_3</title><image href="FIG_vccrtc_3_3.PNG" scalefit="yes" id="IMG_vccrtc_3_3_PNG" /></fig></section></body></topic>