<html><body><samp><pre>
<!@TC:1394458791>
#Build: Synplify Pro G-2012.09-SP1 , Build 168R, Nov 26 2012
#install: C:\synopsys\fpga_G201209SP1
#OS: Windows 7 6.1
#Hostname: EEWS506A-012

#Implementation: rev_1

<a name=compilerReport1>$ Start of Compile</a>
#Mon Mar 10 13:39:51 2014

Synopsys VHDL Compiler, version comp201209rcp1, Build 124R, built Nov 27 2012
@N: : <!@TM:1394458793> | Running in 64-bit mode 
Copyright (C) 1994-2012 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\synopsys\fpga_G201209SP1\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1394458793> | Setting time resolution to ns
@N: : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\db.vhd:7:7:7:9:@N::@XP_MSG">db.vhd(7)</a><!@TM:1394458793> | Top entity is set to db.
VHDL syntax check successful!
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\db.vhd:7:7:7:9:@N:CD630:@XP_MSG">db.vhd(7)</a><!@TM:1394458793> | Synthesizing work.db.rtl 
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\db.vhd:34:15:34:17:@N:CD233:@XP_MSG">db.vhd(34)</a><!@TM:1394458793> | Using sequential encoding for type state_t
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\db.vhd:91:18:91:25:@W:CG296:@XP_MSG">db.vhd(91)</a><!@TM:1394458793> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\db.vhd:118:7:118:12:@W:CG290:@XP_MSG">db.vhd(118)</a><!@TM:1394458793> | Referenced variable state is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\db.vhd:177:6:177:20:@W:CD604:@XP_MSG">db.vhd(177)</a><!@TM:1394458793> | OTHERS clause is not synthesized </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\db.vhd:31:9:31:14:@W:CD638:@XP_MSG">db.vhd(31)</a><!@TM:1394458793> | Signal pen_x is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\db.vhd:31:16:31:21:@W:CD638:@XP_MSG">db.vhd(31)</a><!@TM:1394458793> | Signal pen_y is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\db.vhd:32:9:32:25:@W:CD638:@XP_MSG">db.vhd(32)</a><!@TM:1394458793> | Signal previous_command is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\draw_any_octant.vhd:7:7:7:22:@N:CD630:@XP_MSG">draw_any_octant.vhd(7)</a><!@TM:1394458793> | Synthesizing work.draw_any_octant.comb 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\draw_any_octant.vhd:40:27:40:30:@W:CD638:@XP_MSG">draw_any_octant.vhd(40)</a><!@TM:1394458793> | Signal x03 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\draw_any_octant.vhd:40:52:40:55:@W:CD638:@XP_MSG">draw_any_octant.vhd(40)</a><!@TM:1394458793> | Signal yo3 is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\draw_octant.vhd:10:7:10:18:@N:CD630:@XP_MSG">draw_octant.vhd(10)</a><!@TM:1394458793> | Synthesizing work.draw_octant.comb 
Post processing for work.draw_octant.comb
Post processing for work.draw_any_octant.comb
Post processing for work.db.rtl
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\db.vhd:29:19:29:28:@W:CL240:@XP_MSG">db.vhd(29)</a><!@TM:1394458793> | dao_xbias is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\db.vhd:52:30:52:42:@W:CL169:@XP_MSG">db.vhd(52)</a><!@TM:1394458793> | Pruning register prev_command.op(1 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\db.vhd:52:30:52:42:@W:CL169:@XP_MSG">db.vhd(52)</a><!@TM:1394458793> | Pruning register prev_command.pen(1 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\db.vhd:63:14:63:37:@W:CL167:@XP_MSG">db.vhd(63)</a><!@TM:1394458793> | Input xbias of instance dao is floating</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\db.vhd:35:9:35:14:@N:CL201:@XP_MSG">db.vhd(35)</a><!@TM:1394458793> | Trying to extract state machine for register state
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\db.vhd:11:4:11:9:@W:CL159:@XP_MSG">db.vhd(11)</a><!@TM:1394458793> | Input reset is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\db.vhd:21:4:21:16:@W:CL159:@XP_MSG">db.vhd(21)</a><!@TM:1394458793> | Input dbb_rcbclear is unused</font>
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 10 13:39:53 2014

###########################################################]

</pre></samp></body></html>
Premap Report


</pre></samp></body></html>
<a name=mapperReport2>Synopsys Achronix Technology Pre-mapping, Version maprc, Build 1352R, Built Nov 27 2012 10:01:01</a>
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version G-2012.09-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

Linked File: <a href="H:\Desktop\GitHub\VHDL\rev_1\config_pack_scck.rpt:@XP_FILE">config_pack_scck.rpt</a>
Printing clock  summary report in "H:\Desktop\GitHub\VHDL\rev_1\config_pack_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1394458796> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1394458796> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 92MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 92MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 93MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 95MB)



<a name=mapperReport3>Clock Summary</a>
**************

Start      Requested     Requested     Clock        Clock                
Clock      Frequency     Period        Type         Group                
-------------------------------------------------------------------------
db|clk     188.4 MHz     5.309         inferred     Autoconstr_clkgroup_0
=========================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\draw_octant.vhd:23:13:23:15:@W:MT529:@XP_MSG">draw_octant.vhd(23)</a><!@TM:1394458796> | Found inferred clock db|clk which controls 82 sequential elements including dao.d1.y1[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

syn_allowed_resources : blockrams=1026  set on top level netlist db
Finished Pre Mapping Phase.Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 121MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 10 13:39:56 2014

###########################################################]

</pre></samp></body></html>
Map & Optimize Report


</pre></samp></body></html>
<a name=mapperReport4>Synopsys Achronix Technology Mapper, Version maprc, Build 1352R, Built Nov 27 2012 10:01:01</a>
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version G-2012.09-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1394458801> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1394458801> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 92MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 94MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 120MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1394458801> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 120MB)

@N:<a href="@N:FX404:@XP_HELP">FX404</a> : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\db.vhd:185:6:185:8:@N:FX404:@XP_MSG">db.vhd(185)</a><!@TM:1394458801> | Found addmux in view:work.db(rtl) inst send_rcb_inputs\.dbb_bus\.Y_3[5:0] from un55_state[2:7] 
@N:<a href="@N:FX404:@XP_HELP">FX404</a> : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\db.vhd:185:6:185:8:@N:FX404:@XP_MSG">db.vhd(185)</a><!@TM:1394458801> | Found addmux in view:work.db(rtl) inst send_rcb_inputs\.dbb_bus\.X_3[5:0] from un42_state[2:7] 
@N: : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\draw_octant.vhd:23:13:23:15:@N::@XP_MSG">draw_octant.vhd(23)</a><!@TM:1394458801> | Found counter in view:work.draw_octant(comb) inst y1[6:0]
@N: : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\draw_octant.vhd:23:9:23:11:@N::@XP_MSG">draw_octant.vhd(23)</a><!@TM:1394458801> | Found counter in view:work.draw_octant(comb) inst x1[6:0]
Loop detected across counter y1[6:0] - No Carry Save Implementation. 
@N:<a href="@N:FX404:@XP_HELP">FX404</a> : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\draw_octant.vhd:24:16:24:21:@N:FX404:@XP_MSG">draw_octant.vhd(24)</a><!@TM:1394458801> | Found addmux in view:work.draw_octant(comb) inst yincr_0[6:0] from R1\.yincr_2[6:0] 
@N:<a href="@N:FX404:@XP_HELP">FX404</a> : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\draw_octant.vhd:24:9:24:14:@N:FX404:@XP_MSG">draw_octant.vhd(24)</a><!@TM:1394458801> | Found addmux in view:work.draw_octant(comb) inst xincr_0[6:0] from R1\.xincr_3[6:0] 

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 122MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 122MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 122MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 122MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 126MB peak: 126MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 126MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 126MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.39ns		 299 /        82
   2		0h:00m:01s		    -2.05ns		 300 /        82
------------------------------------------------------------

@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\draw_octant.vhd:24:9:24:14:@N:FX271:@XP_MSG">draw_octant.vhd(24)</a><!@TM:1394458801> | Instance "dao.d1.xincr[0]" with 4 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\draw_octant.vhd:24:16:24:21:@N:FX271:@XP_MSG">draw_octant.vhd(24)</a><!@TM:1394458801> | Instance "dao.d1.yincr[0]" with 6 loads replicated 1 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\draw_octant.vhd:24:16:24:21:@N:FX271:@XP_MSG">draw_octant.vhd(24)</a><!@TM:1394458801> | Instance "dao.d1.yincr[1]" with 6 loads replicated 1 times to improve timing 
Timing driven replication report
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication


@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="h:\desktop\github\vhdl\vhdl project\hardware_files\draw_octant.vhd:80:4:80:6:@N:FX271:@XP_MSG">draw_octant.vhd(80)</a><!@TM:1394458801> | Instance "dao.d1.un1_disable_1_i_a3" with 30 loads replicated 1 times to improve timing 
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -1.67ns		 308 /        85
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -1.67ns		 308 /        85
------------------------------------------------------------


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 124MB peak: 136MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1394458801> | The option to pack flops in the IOB has not been specified  

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 124MB peak: 136MB)



<a name=clockReport5>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 85 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|S:clk@|E:state[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 @XP_NAMES_BY_PROP">ClockId0001</a>       clk                 port                   85         state[0]       
=======================================================================================
===== Gated/Generated Clocks =====
************** None **************
----------------------------------
==================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base H:\Desktop\GitHub\VHDL\rev_1\config_pack.srm

Writing scf file... (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 125MB peak: 136MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1394458801> | Synopsys Constraint File time units using default value of 1ns  
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1394458801> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 124MB peak: 136MB)

Writing Verilog Structural files

Finished Writing Verilog Structural files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 123MB peak: 136MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1394458801> | Found inferred clock db|clk with period 4.44ns. Please declare a user-defined clock on object "p:clk"</font> 



<a name=timingReport6>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Mon Mar 10 13:40:01 2014
#


Top view:               db
Requested Frequency:    225.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1394458801> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1394458801> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary7>Performance Summary </a>
*******************


Worst slack in design: -0.743

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
db|clk             225.4 MHz     193.1 MHz     4.436         5.179         -0.743     inferred     Autoconstr_clkgroup_0
========================================================================================================================





<a name=clockRelationships8>Clock Relationships</a>
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
db|clk    db|clk  |  4.436       -0.743  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo9>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport10>Detailed Report for Clock: db|clk</a>
====================================



<a name=startingSlack11>Starting Points with Worst Slack</a>
********************************

                   Starting                                   Arrival           
Instance           Reference     Type     Pin     Net         Time        Slack 
                   Clock                                                        
--------------------------------------------------------------------------------
dao.d1.x1[0]       db|clk        DFFE     q       xo1[0]      0.040       -0.743
dao.d1.x1[5]       db|clk        DFFE     q       xo1[5]      0.040       -0.743
dao.d1.y1[0]       db|clk        DFFE     q       yo1[0]      0.040       -0.743
dao.d1.y1[1]       db|clk        DFFE     q       yo1[1]      0.040       -0.743
dao.d1.y1[2]       db|clk        DFFE     q       yo1[2]      0.040       -0.743
dao.d1.y1[3]       db|clk        DFFE     q       yo1[3]      0.040       -0.743
dao.d1.y1[4]       db|clk        DFFE     q       yo1[4]      0.040       -0.743
dao.d1.y1[5]       db|clk        DFFE     q       yo1[5]      0.040       -0.743
dao.d1.xnew[0]     db|clk        DFFE     q       xnew[0]     0.040       -0.671
dao.d1.xnew[5]     db|clk        DFFE     q       xnew[5]     0.040       -0.671
================================================================================


<a name=endingSlack12>Ending Points with Worst Slack</a>
******************************

                    Starting                                                      Required           
Instance            Reference     Type     Pin     Net                            Time         Slack 
                    Clock                                                                            
-----------------------------------------------------------------------------------------------------
dao.d1.error[5]     db|clk        DFF      d       un1_yincr_1_0_cry_5_0_s[0]     4.406        -0.743
dao.d1.error[3]     db|clk        DFF      d       un1_yincr_1_0_cry_3_0_s[0]     4.406        -0.183
dao.d1.error[1]     db|clk        DFF      d       un1_yincr_1_0_cry_1_0_s[0]     4.406        -0.111
dao.d1.y1[0]        db|clk        DFFE     ce      y1e                            4.406        0.496 
dao.d1.y1[1]        db|clk        DFFE     ce      y1e                            4.406        0.496 
dao.d1.y1[2]        db|clk        DFFE     ce      y1e                            4.406        0.496 
dao.d1.y1[3]        db|clk        DFFE     ce      y1e                            4.406        0.496 
dao.d1.y1[4]        db|clk        DFFE     ce      y1e                            4.406        0.496 
dao.d1.y1[5]        db|clk        DFFE     ce      y1e                            4.406        0.496 
dao.d1.y1[6]        db|clk        DFFE     ce      y1e                            4.406        0.496 
=====================================================================================================



<a name=worstPaths13>Worst Path Information</a>
<a href="H:\Desktop\GitHub\VHDL\rev_1\config_pack.srr:srsfH:\Desktop\GitHub\VHDL\rev_1\config_pack.srs:fp:19864:23770:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      4.436
    - Setup time:                            0.030
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.406

    - Propagation time:                      5.149
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.743

    Number of logic level(s):                13
    Starting point:                          dao.d1.x1[0] / q
    Ending point:                            dao.d1.error[5] / d
    The start point is clocked by            db|clk [rising] on pin ck
    The end   point is clocked by            db|clk [rising] on pin ck

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                             Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
dao.d1.x1[0]                     DFFE     q        Out     0.040     0.040       -         
xo1[0]                           Net      -        -       0.288     -           4         
dao.d1.xnew_RNIKM0I[0]           LUT4     din2     In      -         0.328       -         
dao.d1.xnew_RNIKM0I[0]           LUT4     dout     Out     0.118     0.446       -         
un7_disable_i_i_o2_0_2           Net      -        -       0.216     -           1         
dao.d1.xnew_RNISM2S3[0]          LUT4     din0     In      -         0.662       -         
dao.d1.xnew_RNISM2S3[0]          LUT4     dout     Out     0.118     0.780       -         
un7_disable_i_i_o2_0_11          Net      -        -       0.216     -           1         
dao.d1.xnew_RNI8JQQ5[1]          LUT4     din3     In      -         0.996       -         
dao.d1.xnew_RNI8JQQ5[1]          LUT4     dout     Out     0.118     1.114       -         
N_143                            Net      -        -       0.360     -           9         
dao.d1.un1_disable_1_i_o2        LUT4     din0     In      -         1.474       -         
dao.d1.un1_disable_1_i_o2        LUT4     dout     Out     0.118     1.592       -         
N_46                             Net      -        -       0.348     -           8         
dao.d1.yincr_RNI6D5S[1]          LUT4     din0     In      -         1.940       -         
dao.d1.yincr_RNI6D5S[1]          LUT4     dout     Out     0.118     2.058       -         
N_16                             Net      -        -       0.288     -           4         
dao.d1.un1_yincr_1_5_0           LUT4     din0     In      -         2.346       -         
dao.d1.un1_yincr_1_5_0           LUT4     dout     Out     0.118     2.464       -         
un1_yincr_1_5_0                  Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_9_d           LUT4     din2     In      -         2.680       -         
dao.d1.un1_yincr_1_9_d           LUT4     dout     Out     0.118     2.798       -         
un1_yincr_1_9_d                  Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_15_0          LUT4     din1     In      -         3.014       -         
dao.d1.un1_yincr_1_15_0          LUT4     dout     Out     0.118     3.132       -         
un1_yincr_1_15_0                 Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_15            LUT4     din3     In      -         3.348       -         
dao.d1.un1_yincr_1_15            LUT4     dout     Out     0.118     3.466       -         
un1_yincr_1_15                   Net      -        -       0.288     -           4         
dao.d1.un1_yincr_1_2_RNO         LUT4     din1     In      -         3.754       -         
dao.d1.un1_yincr_1_2_RNO         LUT4     dout     Out     0.118     3.872       -         
d_i3_mux                         Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_2             LUT4     din0     In      -         4.088       -         
dao.d1.un1_yincr_1_2             LUT4     dout     Out     0.118     4.206       -         
un1_yincr_1_2                    Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_0_axb_6       LUT4     din0     In      -         4.422       -         
dao.d1.un1_yincr_1_0_axb_6       LUT4     dout     Out     0.118     4.540       -         
un1_yincr_1_0_axb_6              Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_0_cry_5_0     ALU      a[1]     In      -         4.756       -         
dao.d1.un1_yincr_1_0_cry_5_0     ALU      s[0]     Out     0.177     4.933       -         
un1_yincr_1_0_cry_5_0_s[0]       Net      -        -       0.216     -           1         
dao.d1.error[5]                  DFF      d        In      -         5.149       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.179 is 1.663(32.1%) logic and 3.516(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.436
    - Setup time:                            0.030
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.406

    - Propagation time:                      5.149
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.743

    Number of logic level(s):                13
    Starting point:                          dao.d1.x1[5] / q
    Ending point:                            dao.d1.error[5] / d
    The start point is clocked by            db|clk [rising] on pin ck
    The end   point is clocked by            db|clk [rising] on pin ck

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                             Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
dao.d1.x1[5]                     DFFE     q        Out     0.040     0.040       -         
xo1[5]                           Net      -        -       0.288     -           4         
dao.d1.xnew_RNIKM0I[0]           LUT4     din3     In      -         0.328       -         
dao.d1.xnew_RNIKM0I[0]           LUT4     dout     Out     0.118     0.446       -         
un7_disable_i_i_o2_0_2           Net      -        -       0.216     -           1         
dao.d1.xnew_RNISM2S3[0]          LUT4     din0     In      -         0.662       -         
dao.d1.xnew_RNISM2S3[0]          LUT4     dout     Out     0.118     0.780       -         
un7_disable_i_i_o2_0_11          Net      -        -       0.216     -           1         
dao.d1.xnew_RNI8JQQ5[1]          LUT4     din3     In      -         0.996       -         
dao.d1.xnew_RNI8JQQ5[1]          LUT4     dout     Out     0.118     1.114       -         
N_143                            Net      -        -       0.360     -           9         
dao.d1.un1_disable_1_i_o2        LUT4     din0     In      -         1.474       -         
dao.d1.un1_disable_1_i_o2        LUT4     dout     Out     0.118     1.592       -         
N_46                             Net      -        -       0.348     -           8         
dao.d1.yincr_RNI6D5S[1]          LUT4     din0     In      -         1.940       -         
dao.d1.yincr_RNI6D5S[1]          LUT4     dout     Out     0.118     2.058       -         
N_16                             Net      -        -       0.288     -           4         
dao.d1.un1_yincr_1_5_0           LUT4     din0     In      -         2.346       -         
dao.d1.un1_yincr_1_5_0           LUT4     dout     Out     0.118     2.464       -         
un1_yincr_1_5_0                  Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_9_d           LUT4     din2     In      -         2.680       -         
dao.d1.un1_yincr_1_9_d           LUT4     dout     Out     0.118     2.798       -         
un1_yincr_1_9_d                  Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_15_0          LUT4     din1     In      -         3.014       -         
dao.d1.un1_yincr_1_15_0          LUT4     dout     Out     0.118     3.132       -         
un1_yincr_1_15_0                 Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_15            LUT4     din3     In      -         3.348       -         
dao.d1.un1_yincr_1_15            LUT4     dout     Out     0.118     3.466       -         
un1_yincr_1_15                   Net      -        -       0.288     -           4         
dao.d1.un1_yincr_1_2_RNO         LUT4     din1     In      -         3.754       -         
dao.d1.un1_yincr_1_2_RNO         LUT4     dout     Out     0.118     3.872       -         
d_i3_mux                         Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_2             LUT4     din0     In      -         4.088       -         
dao.d1.un1_yincr_1_2             LUT4     dout     Out     0.118     4.206       -         
un1_yincr_1_2                    Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_0_axb_6       LUT4     din0     In      -         4.422       -         
dao.d1.un1_yincr_1_0_axb_6       LUT4     dout     Out     0.118     4.540       -         
un1_yincr_1_0_axb_6              Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_0_cry_5_0     ALU      a[1]     In      -         4.756       -         
dao.d1.un1_yincr_1_0_cry_5_0     ALU      s[0]     Out     0.177     4.933       -         
un1_yincr_1_0_cry_5_0_s[0]       Net      -        -       0.216     -           1         
dao.d1.error[5]                  DFF      d        In      -         5.149       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.179 is 1.663(32.1%) logic and 3.516(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.436
    - Setup time:                            0.030
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.406

    - Propagation time:                      5.149
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.743

    Number of logic level(s):                13
    Starting point:                          dao.d1.y1[0] / q
    Ending point:                            dao.d1.error[5] / d
    The start point is clocked by            db|clk [rising] on pin ck
    The end   point is clocked by            db|clk [rising] on pin ck

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                             Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
dao.d1.y1[0]                     DFFE     q        Out     0.040     0.040       -         
yo1[0]                           Net      -        -       0.288     -           4         
dao.d1.ynew_RNIG2B31[0]          LUT4     din2     In      -         0.328       -         
dao.d1.ynew_RNIG2B31[0]          LUT4     dout     Out     0.118     0.446       -         
un7_disable_i_i_o2_0_5           Net      -        -       0.216     -           1         
dao.d1.xnew_RNISM2S3[0]          LUT4     din3     In      -         0.662       -         
dao.d1.xnew_RNISM2S3[0]          LUT4     dout     Out     0.118     0.780       -         
un7_disable_i_i_o2_0_11          Net      -        -       0.216     -           1         
dao.d1.xnew_RNI8JQQ5[1]          LUT4     din3     In      -         0.996       -         
dao.d1.xnew_RNI8JQQ5[1]          LUT4     dout     Out     0.118     1.114       -         
N_143                            Net      -        -       0.360     -           9         
dao.d1.un1_disable_1_i_o2        LUT4     din0     In      -         1.474       -         
dao.d1.un1_disable_1_i_o2        LUT4     dout     Out     0.118     1.592       -         
N_46                             Net      -        -       0.348     -           8         
dao.d1.yincr_RNI6D5S[1]          LUT4     din0     In      -         1.940       -         
dao.d1.yincr_RNI6D5S[1]          LUT4     dout     Out     0.118     2.058       -         
N_16                             Net      -        -       0.288     -           4         
dao.d1.un1_yincr_1_5_0           LUT4     din0     In      -         2.346       -         
dao.d1.un1_yincr_1_5_0           LUT4     dout     Out     0.118     2.464       -         
un1_yincr_1_5_0                  Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_9_d           LUT4     din2     In      -         2.680       -         
dao.d1.un1_yincr_1_9_d           LUT4     dout     Out     0.118     2.798       -         
un1_yincr_1_9_d                  Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_15_0          LUT4     din1     In      -         3.014       -         
dao.d1.un1_yincr_1_15_0          LUT4     dout     Out     0.118     3.132       -         
un1_yincr_1_15_0                 Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_15            LUT4     din3     In      -         3.348       -         
dao.d1.un1_yincr_1_15            LUT4     dout     Out     0.118     3.466       -         
un1_yincr_1_15                   Net      -        -       0.288     -           4         
dao.d1.un1_yincr_1_2_RNO         LUT4     din1     In      -         3.754       -         
dao.d1.un1_yincr_1_2_RNO         LUT4     dout     Out     0.118     3.872       -         
d_i3_mux                         Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_2             LUT4     din0     In      -         4.088       -         
dao.d1.un1_yincr_1_2             LUT4     dout     Out     0.118     4.206       -         
un1_yincr_1_2                    Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_0_axb_6       LUT4     din0     In      -         4.422       -         
dao.d1.un1_yincr_1_0_axb_6       LUT4     dout     Out     0.118     4.540       -         
un1_yincr_1_0_axb_6              Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_0_cry_5_0     ALU      a[1]     In      -         4.756       -         
dao.d1.un1_yincr_1_0_cry_5_0     ALU      s[0]     Out     0.177     4.933       -         
un1_yincr_1_0_cry_5_0_s[0]       Net      -        -       0.216     -           1         
dao.d1.error[5]                  DFF      d        In      -         5.149       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.179 is 1.663(32.1%) logic and 3.516(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.436
    - Setup time:                            0.030
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.406

    - Propagation time:                      5.149
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.743

    Number of logic level(s):                13
    Starting point:                          dao.d1.y1[1] / q
    Ending point:                            dao.d1.error[5] / d
    The start point is clocked by            db|clk [rising] on pin ck
    The end   point is clocked by            db|clk [rising] on pin ck

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                             Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
dao.d1.y1[1]                     DFFE     q        Out     0.040     0.040       -         
yo1[1]                           Net      -        -       0.288     -           4         
dao.d1.ynew_RNIG2B31[0]          LUT4     din3     In      -         0.328       -         
dao.d1.ynew_RNIG2B31[0]          LUT4     dout     Out     0.118     0.446       -         
un7_disable_i_i_o2_0_5           Net      -        -       0.216     -           1         
dao.d1.xnew_RNISM2S3[0]          LUT4     din3     In      -         0.662       -         
dao.d1.xnew_RNISM2S3[0]          LUT4     dout     Out     0.118     0.780       -         
un7_disable_i_i_o2_0_11          Net      -        -       0.216     -           1         
dao.d1.xnew_RNI8JQQ5[1]          LUT4     din3     In      -         0.996       -         
dao.d1.xnew_RNI8JQQ5[1]          LUT4     dout     Out     0.118     1.114       -         
N_143                            Net      -        -       0.360     -           9         
dao.d1.un1_disable_1_i_o2        LUT4     din0     In      -         1.474       -         
dao.d1.un1_disable_1_i_o2        LUT4     dout     Out     0.118     1.592       -         
N_46                             Net      -        -       0.348     -           8         
dao.d1.yincr_RNI6D5S[1]          LUT4     din0     In      -         1.940       -         
dao.d1.yincr_RNI6D5S[1]          LUT4     dout     Out     0.118     2.058       -         
N_16                             Net      -        -       0.288     -           4         
dao.d1.un1_yincr_1_5_0           LUT4     din0     In      -         2.346       -         
dao.d1.un1_yincr_1_5_0           LUT4     dout     Out     0.118     2.464       -         
un1_yincr_1_5_0                  Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_9_d           LUT4     din2     In      -         2.680       -         
dao.d1.un1_yincr_1_9_d           LUT4     dout     Out     0.118     2.798       -         
un1_yincr_1_9_d                  Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_15_0          LUT4     din1     In      -         3.014       -         
dao.d1.un1_yincr_1_15_0          LUT4     dout     Out     0.118     3.132       -         
un1_yincr_1_15_0                 Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_15            LUT4     din3     In      -         3.348       -         
dao.d1.un1_yincr_1_15            LUT4     dout     Out     0.118     3.466       -         
un1_yincr_1_15                   Net      -        -       0.288     -           4         
dao.d1.un1_yincr_1_2_RNO         LUT4     din1     In      -         3.754       -         
dao.d1.un1_yincr_1_2_RNO         LUT4     dout     Out     0.118     3.872       -         
d_i3_mux                         Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_2             LUT4     din0     In      -         4.088       -         
dao.d1.un1_yincr_1_2             LUT4     dout     Out     0.118     4.206       -         
un1_yincr_1_2                    Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_0_axb_6       LUT4     din0     In      -         4.422       -         
dao.d1.un1_yincr_1_0_axb_6       LUT4     dout     Out     0.118     4.540       -         
un1_yincr_1_0_axb_6              Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_0_cry_5_0     ALU      a[1]     In      -         4.756       -         
dao.d1.un1_yincr_1_0_cry_5_0     ALU      s[0]     Out     0.177     4.933       -         
un1_yincr_1_0_cry_5_0_s[0]       Net      -        -       0.216     -           1         
dao.d1.error[5]                  DFF      d        In      -         5.149       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.179 is 1.663(32.1%) logic and 3.516(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.436
    - Setup time:                            0.030
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.406

    - Propagation time:                      5.149
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.743

    Number of logic level(s):                13
    Starting point:                          dao.d1.y1[2] / q
    Ending point:                            dao.d1.error[5] / d
    The start point is clocked by            db|clk [rising] on pin ck
    The end   point is clocked by            db|clk [rising] on pin ck

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                             Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
dao.d1.y1[2]                     DFFE     q        Out     0.040     0.040       -         
yo1[2]                           Net      -        -       0.288     -           4         
dao.d1.ynew_RNIOAB31[2]          LUT4     din2     In      -         0.328       -         
dao.d1.ynew_RNIOAB31[2]          LUT4     dout     Out     0.118     0.446       -         
un7_disable_i_i_o2_0_4           Net      -        -       0.216     -           1         
dao.d1.xnew_RNISM2S3[0]          LUT4     din2     In      -         0.662       -         
dao.d1.xnew_RNISM2S3[0]          LUT4     dout     Out     0.118     0.780       -         
un7_disable_i_i_o2_0_11          Net      -        -       0.216     -           1         
dao.d1.xnew_RNI8JQQ5[1]          LUT4     din3     In      -         0.996       -         
dao.d1.xnew_RNI8JQQ5[1]          LUT4     dout     Out     0.118     1.114       -         
N_143                            Net      -        -       0.360     -           9         
dao.d1.un1_disable_1_i_o2        LUT4     din0     In      -         1.474       -         
dao.d1.un1_disable_1_i_o2        LUT4     dout     Out     0.118     1.592       -         
N_46                             Net      -        -       0.348     -           8         
dao.d1.yincr_RNI6D5S[1]          LUT4     din0     In      -         1.940       -         
dao.d1.yincr_RNI6D5S[1]          LUT4     dout     Out     0.118     2.058       -         
N_16                             Net      -        -       0.288     -           4         
dao.d1.un1_yincr_1_5_0           LUT4     din0     In      -         2.346       -         
dao.d1.un1_yincr_1_5_0           LUT4     dout     Out     0.118     2.464       -         
un1_yincr_1_5_0                  Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_9_d           LUT4     din2     In      -         2.680       -         
dao.d1.un1_yincr_1_9_d           LUT4     dout     Out     0.118     2.798       -         
un1_yincr_1_9_d                  Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_15_0          LUT4     din1     In      -         3.014       -         
dao.d1.un1_yincr_1_15_0          LUT4     dout     Out     0.118     3.132       -         
un1_yincr_1_15_0                 Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_15            LUT4     din3     In      -         3.348       -         
dao.d1.un1_yincr_1_15            LUT4     dout     Out     0.118     3.466       -         
un1_yincr_1_15                   Net      -        -       0.288     -           4         
dao.d1.un1_yincr_1_2_RNO         LUT4     din1     In      -         3.754       -         
dao.d1.un1_yincr_1_2_RNO         LUT4     dout     Out     0.118     3.872       -         
d_i3_mux                         Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_2             LUT4     din0     In      -         4.088       -         
dao.d1.un1_yincr_1_2             LUT4     dout     Out     0.118     4.206       -         
un1_yincr_1_2                    Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_0_axb_6       LUT4     din0     In      -         4.422       -         
dao.d1.un1_yincr_1_0_axb_6       LUT4     dout     Out     0.118     4.540       -         
un1_yincr_1_0_axb_6              Net      -        -       0.216     -           1         
dao.d1.un1_yincr_1_0_cry_5_0     ALU      a[1]     In      -         4.756       -         
dao.d1.un1_yincr_1_0_cry_5_0     ALU      s[0]     Out     0.177     4.933       -         
un1_yincr_1_0_cry_5_0_s[0]       Net      -        -       0.216     -           1         
dao.d1.error[5]                  DFF      d        In      -         5.149       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.179 is 1.663(32.1%) logic and 3.516(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
<a name=resourceUsage14>Resource Usage Report for db </a>

Mapping to part: acx22ihd1000fbga2280std
Cell usage:
ALU        51 uses
DFF        7 uses
DFFE         59 uses
DFFC         19 uses
LUT4            207 uses

I/O ports: 39
I/O primitives: 37
PADIN          19 uses
PADOUT         18 uses

I/O Register bits:                  0
Register bits not including I/Os:   85 (0%)

Mapping Summary:
Total  LUTs: 207 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 35MB peak: 136MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime
# Mon Mar 10 13:40:01 2014

###########################################################]

</pre></samp></body></html>
