FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 54;
0"NC";
1"GND_SIGNAL\g";
2"A7_7612_P5";
3"A7_7612_P4";
4"A7_7612_CS_N";
5"A7_7612_RESET_N";
6"A7_7612_DE";
7"A7_7612_SDA";
8"A7_7612_SCL";
9"A7_7612_INT1";
10"A7_7612_INT2";
11"A7_7612_P0";
12"A7_7612_P1";
13"A7_7612_P2";
14"A7_7612_P3";
15"A7_7612_P6";
16"A7_7612_P7";
17"A7_7612_P8";
18"A7_7612_P9";
19"A7_7612_P10";
20"A7_7612_P11";
21"A7_7612_P12";
22"A7_7612_P13";
23"A7_7612_P14";
24"A7_7612_P15";
25"A7_7612_P16";
26"A7_7612_P17";
27"A7_7612_P18";
28"A7_7612_P19";
29"A7_7612_P20";
30"A7_7612_P21";
31"A7_7612_P22";
32"A7_7612_P23";
33"A7_7612_P24";
34"A7_7612_P25";
35"A7_7612_P26";
36"A7_7612_P27";
37"A7_7612_P28";
38"A7_7612_P29";
39"A7_7612_P30";
40"A7_7612_P31";
41"A7_7612_P32";
42"A7_7612_P33";
43"A7_7612_P34";
44"A7_7612_P35";
45"A7_7612_HS";
46"A7_7612_VS";
47"A7_7612_LLC";
48"A7_DDR_RESET_3V3_N";
49"A7_DDR_RESET_3V3_N";
50"A7_DDR_RESET_N";
%"XC7A200TFFG1156"
"5","(-5950,4100)","0","ic","I1";
;
VALUE"XC7A200TFFG1156"
CDS_LMAN_SYM_OUTLINE"-125,1250,1000,-100"
CDS_LIB"ic";
"U24"0;
"P34"0;
"P33"0;
"T34"48;
"U34"47;
"M34"46;
"N34"45;
"R33"44;
"T33"43;
"N33"42;
"N32"41;
"R32"40;
"T32"39;
"U32"38;
"U31"37;
"M32"36;
"N31"35;
"P31"34;
"R31"33;
"M31"32;
"M30"31;
"T30"30;
"U30"29;
"P30"28;
"R30"27;
"P29"26;
"P28"25;
"T29"24;
"U29"23;
"M29"22;
"N29"21;
"R28"20;
"T28"19;
"N28"18;
"N27"17;
"R27"16;
"T27"15;
"P25"2;
"R25"3;
"U27"14;
"U26"13;
"N24"12;
"P24"11;
"T25"10;
"U25"9;
"M27"8;
"N26"7;
"P26"6;
"R26"5;
"T24"4;
%"GND_SIGNAL"
"1","(-5950,1850)","0","standard","I2";
;
HDL_POWER"GND_SIGNAL"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"GND"1;
%"R"
"1","(-5900,2250)","1","resistor","I3";
;
VALUE"4.7K"
$LOCATION"?"
CODE"07090246"
CDS_LMAN_SYM_OUTLINE"-100,25,100,-25"
CDS_LIB"resistor";
"A"1;
"B"50;
%"R"
"1","(-5900,2800)","1","resistor","I4";
;
VALUE"4.7K"
$LOCATION"?"
CODE"07090246"
CDS_LMAN_SYM_OUTLINE"-100,25,100,-25"
CDS_LIB"resistor";
"A"50;
"B"49;
END.
