
Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c24  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ab4  08008e18  08008e18  00018e18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080098cc  080098cc  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  080098cc  080098cc  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080098cc  080098cc  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080098cc  080098cc  000198cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080098d0  080098d0  000198d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080098d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000015f8  200001e0  08009ab4  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200017d8  08009ab4  000217d8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000132a5  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003804  00000000  00000000  000334ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012c8  00000000  00000000  00036cb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001120  00000000  00000000  00037f80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005e5c  00000000  00000000  000390a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014b21  00000000  00000000  0003eefc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a5c8e  00000000  00000000  00053a1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f96ab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005eb4  00000000  00000000  000f96fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	200001e0 	.word	0x200001e0
 800020c:	00000000 	.word	0x00000000
 8000210:	08008dfc 	.word	0x08008dfc

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	200001e4 	.word	0x200001e4
 800022c:	08008dfc 	.word	0x08008dfc

08000230 <strlen>:
 8000230:	4603      	mov	r3, r0
 8000232:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000236:	2a00      	cmp	r2, #0
 8000238:	d1fb      	bne.n	8000232 <strlen+0x2>
 800023a:	1a18      	subs	r0, r3, r0
 800023c:	3801      	subs	r0, #1
 800023e:	4770      	bx	lr

08000240 <__aeabi_drsub>:
 8000240:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000244:	e002      	b.n	800024c <__adddf3>
 8000246:	bf00      	nop

08000248 <__aeabi_dsub>:
 8000248:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800024c <__adddf3>:
 800024c:	b530      	push	{r4, r5, lr}
 800024e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000252:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000256:	ea94 0f05 	teq	r4, r5
 800025a:	bf08      	it	eq
 800025c:	ea90 0f02 	teqeq	r0, r2
 8000260:	bf1f      	itttt	ne
 8000262:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000266:	ea55 0c02 	orrsne.w	ip, r5, r2
 800026a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800026e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000272:	f000 80e2 	beq.w	800043a <__adddf3+0x1ee>
 8000276:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800027a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800027e:	bfb8      	it	lt
 8000280:	426d      	neglt	r5, r5
 8000282:	dd0c      	ble.n	800029e <__adddf3+0x52>
 8000284:	442c      	add	r4, r5
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	ea82 0000 	eor.w	r0, r2, r0
 8000292:	ea83 0101 	eor.w	r1, r3, r1
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	2d36      	cmp	r5, #54	; 0x36
 80002a0:	bf88      	it	hi
 80002a2:	bd30      	pophi	{r4, r5, pc}
 80002a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002b4:	d002      	beq.n	80002bc <__adddf3+0x70>
 80002b6:	4240      	negs	r0, r0
 80002b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x84>
 80002ca:	4252      	negs	r2, r2
 80002cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d0:	ea94 0f05 	teq	r4, r5
 80002d4:	f000 80a7 	beq.w	8000426 <__adddf3+0x1da>
 80002d8:	f1a4 0401 	sub.w	r4, r4, #1
 80002dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e0:	db0d      	blt.n	80002fe <__adddf3+0xb2>
 80002e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002e6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ea:	1880      	adds	r0, r0, r2
 80002ec:	f141 0100 	adc.w	r1, r1, #0
 80002f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002f4:	1880      	adds	r0, r0, r2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	4159      	adcs	r1, r3
 80002fc:	e00e      	b.n	800031c <__adddf3+0xd0>
 80002fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000302:	f10e 0e20 	add.w	lr, lr, #32
 8000306:	2a01      	cmp	r2, #1
 8000308:	fa03 fc0e 	lsl.w	ip, r3, lr
 800030c:	bf28      	it	cs
 800030e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000312:	fa43 f305 	asr.w	r3, r3, r5
 8000316:	18c0      	adds	r0, r0, r3
 8000318:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800031c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000320:	d507      	bpl.n	8000332 <__adddf3+0xe6>
 8000322:	f04f 0e00 	mov.w	lr, #0
 8000326:	f1dc 0c00 	rsbs	ip, ip, #0
 800032a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800032e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000332:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000336:	d31b      	bcc.n	8000370 <__adddf3+0x124>
 8000338:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800033c:	d30c      	bcc.n	8000358 <__adddf3+0x10c>
 800033e:	0849      	lsrs	r1, r1, #1
 8000340:	ea5f 0030 	movs.w	r0, r0, rrx
 8000344:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000348:	f104 0401 	add.w	r4, r4, #1
 800034c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000350:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000354:	f080 809a 	bcs.w	800048c <__adddf3+0x240>
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800035c:	bf08      	it	eq
 800035e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000362:	f150 0000 	adcs.w	r0, r0, #0
 8000366:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800036a:	ea41 0105 	orr.w	r1, r1, r5
 800036e:	bd30      	pop	{r4, r5, pc}
 8000370:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000374:	4140      	adcs	r0, r0
 8000376:	eb41 0101 	adc.w	r1, r1, r1
 800037a:	3c01      	subs	r4, #1
 800037c:	bf28      	it	cs
 800037e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000382:	d2e9      	bcs.n	8000358 <__adddf3+0x10c>
 8000384:	f091 0f00 	teq	r1, #0
 8000388:	bf04      	itt	eq
 800038a:	4601      	moveq	r1, r0
 800038c:	2000      	moveq	r0, #0
 800038e:	fab1 f381 	clz	r3, r1
 8000392:	bf08      	it	eq
 8000394:	3320      	addeq	r3, #32
 8000396:	f1a3 030b 	sub.w	r3, r3, #11
 800039a:	f1b3 0220 	subs.w	r2, r3, #32
 800039e:	da0c      	bge.n	80003ba <__adddf3+0x16e>
 80003a0:	320c      	adds	r2, #12
 80003a2:	dd08      	ble.n	80003b6 <__adddf3+0x16a>
 80003a4:	f102 0c14 	add.w	ip, r2, #20
 80003a8:	f1c2 020c 	rsb	r2, r2, #12
 80003ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b0:	fa21 f102 	lsr.w	r1, r1, r2
 80003b4:	e00c      	b.n	80003d0 <__adddf3+0x184>
 80003b6:	f102 0214 	add.w	r2, r2, #20
 80003ba:	bfd8      	it	le
 80003bc:	f1c2 0c20 	rsble	ip, r2, #32
 80003c0:	fa01 f102 	lsl.w	r1, r1, r2
 80003c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c8:	bfdc      	itt	le
 80003ca:	ea41 010c 	orrle.w	r1, r1, ip
 80003ce:	4090      	lslle	r0, r2
 80003d0:	1ae4      	subs	r4, r4, r3
 80003d2:	bfa2      	ittt	ge
 80003d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d8:	4329      	orrge	r1, r5
 80003da:	bd30      	popge	{r4, r5, pc}
 80003dc:	ea6f 0404 	mvn.w	r4, r4
 80003e0:	3c1f      	subs	r4, #31
 80003e2:	da1c      	bge.n	800041e <__adddf3+0x1d2>
 80003e4:	340c      	adds	r4, #12
 80003e6:	dc0e      	bgt.n	8000406 <__adddf3+0x1ba>
 80003e8:	f104 0414 	add.w	r4, r4, #20
 80003ec:	f1c4 0220 	rsb	r2, r4, #32
 80003f0:	fa20 f004 	lsr.w	r0, r0, r4
 80003f4:	fa01 f302 	lsl.w	r3, r1, r2
 80003f8:	ea40 0003 	orr.w	r0, r0, r3
 80003fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000400:	ea45 0103 	orr.w	r1, r5, r3
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f1c4 040c 	rsb	r4, r4, #12
 800040a:	f1c4 0220 	rsb	r2, r4, #32
 800040e:	fa20 f002 	lsr.w	r0, r0, r2
 8000412:	fa01 f304 	lsl.w	r3, r1, r4
 8000416:	ea40 0003 	orr.w	r0, r0, r3
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	fa21 f004 	lsr.w	r0, r1, r4
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	f094 0f00 	teq	r4, #0
 800042a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800042e:	bf06      	itte	eq
 8000430:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000434:	3401      	addeq	r4, #1
 8000436:	3d01      	subne	r5, #1
 8000438:	e74e      	b.n	80002d8 <__adddf3+0x8c>
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf18      	it	ne
 8000440:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000444:	d029      	beq.n	800049a <__adddf3+0x24e>
 8000446:	ea94 0f05 	teq	r4, r5
 800044a:	bf08      	it	eq
 800044c:	ea90 0f02 	teqeq	r0, r2
 8000450:	d005      	beq.n	800045e <__adddf3+0x212>
 8000452:	ea54 0c00 	orrs.w	ip, r4, r0
 8000456:	bf04      	itt	eq
 8000458:	4619      	moveq	r1, r3
 800045a:	4610      	moveq	r0, r2
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	ea91 0f03 	teq	r1, r3
 8000462:	bf1e      	ittt	ne
 8000464:	2100      	movne	r1, #0
 8000466:	2000      	movne	r0, #0
 8000468:	bd30      	popne	{r4, r5, pc}
 800046a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800046e:	d105      	bne.n	800047c <__adddf3+0x230>
 8000470:	0040      	lsls	r0, r0, #1
 8000472:	4149      	adcs	r1, r1
 8000474:	bf28      	it	cs
 8000476:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800047a:	bd30      	pop	{r4, r5, pc}
 800047c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000480:	bf3c      	itt	cc
 8000482:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000486:	bd30      	popcc	{r4, r5, pc}
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000490:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000494:	f04f 0000 	mov.w	r0, #0
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf1a      	itte	ne
 80004a0:	4619      	movne	r1, r3
 80004a2:	4610      	movne	r0, r2
 80004a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a8:	bf1c      	itt	ne
 80004aa:	460b      	movne	r3, r1
 80004ac:	4602      	movne	r2, r0
 80004ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004b2:	bf06      	itte	eq
 80004b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b8:	ea91 0f03 	teqeq	r1, r3
 80004bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	bf00      	nop

080004c4 <__aeabi_ui2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f04f 0500 	mov.w	r5, #0
 80004dc:	f04f 0100 	mov.w	r1, #0
 80004e0:	e750      	b.n	8000384 <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_i2d>:
 80004e4:	f090 0f00 	teq	r0, #0
 80004e8:	bf04      	itt	eq
 80004ea:	2100      	moveq	r1, #0
 80004ec:	4770      	bxeq	lr
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004fc:	bf48      	it	mi
 80004fe:	4240      	negmi	r0, r0
 8000500:	f04f 0100 	mov.w	r1, #0
 8000504:	e73e      	b.n	8000384 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_f2d>:
 8000508:	0042      	lsls	r2, r0, #1
 800050a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800050e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000512:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000516:	bf1f      	itttt	ne
 8000518:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800051c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000520:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000524:	4770      	bxne	lr
 8000526:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800052a:	bf08      	it	eq
 800052c:	4770      	bxeq	lr
 800052e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000532:	bf04      	itt	eq
 8000534:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000538:	4770      	bxeq	lr
 800053a:	b530      	push	{r4, r5, lr}
 800053c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000540:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000544:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000548:	e71c      	b.n	8000384 <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_ul2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f04f 0500 	mov.w	r5, #0
 800055a:	e00a      	b.n	8000572 <__aeabi_l2d+0x16>

0800055c <__aeabi_l2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800056a:	d502      	bpl.n	8000572 <__aeabi_l2d+0x16>
 800056c:	4240      	negs	r0, r0
 800056e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000572:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000576:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800057a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800057e:	f43f aed8 	beq.w	8000332 <__adddf3+0xe6>
 8000582:	f04f 0203 	mov.w	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	fa00 fc03 	lsl.w	ip, r0, r3
 80005a2:	fa20 f002 	lsr.w	r0, r0, r2
 80005a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005aa:	ea40 000e 	orr.w	r0, r0, lr
 80005ae:	fa21 f102 	lsr.w	r1, r1, r2
 80005b2:	4414      	add	r4, r2
 80005b4:	e6bd      	b.n	8000332 <__adddf3+0xe6>
 80005b6:	bf00      	nop

080005b8 <__aeabi_dmul>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005c6:	bf1d      	ittte	ne
 80005c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005cc:	ea94 0f0c 	teqne	r4, ip
 80005d0:	ea95 0f0c 	teqne	r5, ip
 80005d4:	f000 f8de 	bleq	8000794 <__aeabi_dmul+0x1dc>
 80005d8:	442c      	add	r4, r5
 80005da:	ea81 0603 	eor.w	r6, r1, r3
 80005de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ea:	bf18      	it	ne
 80005ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f8:	d038      	beq.n	800066c <__aeabi_dmul+0xb4>
 80005fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000606:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800060a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800060e:	f04f 0600 	mov.w	r6, #0
 8000612:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000616:	f09c 0f00 	teq	ip, #0
 800061a:	bf18      	it	ne
 800061c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000620:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000624:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000628:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800062c:	d204      	bcs.n	8000638 <__aeabi_dmul+0x80>
 800062e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000632:	416d      	adcs	r5, r5
 8000634:	eb46 0606 	adc.w	r6, r6, r6
 8000638:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800063c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000640:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000644:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000648:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800064c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000650:	bf88      	it	hi
 8000652:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000656:	d81e      	bhi.n	8000696 <__aeabi_dmul+0xde>
 8000658:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800065c:	bf08      	it	eq
 800065e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000662:	f150 0000 	adcs.w	r0, r0, #0
 8000666:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000670:	ea46 0101 	orr.w	r1, r6, r1
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	ea81 0103 	eor.w	r1, r1, r3
 800067c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000680:	bfc2      	ittt	gt
 8000682:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000686:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800068a:	bd70      	popgt	{r4, r5, r6, pc}
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000690:	f04f 0e00 	mov.w	lr, #0
 8000694:	3c01      	subs	r4, #1
 8000696:	f300 80ab 	bgt.w	80007f0 <__aeabi_dmul+0x238>
 800069a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800069e:	bfde      	ittt	le
 80006a0:	2000      	movle	r0, #0
 80006a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006a6:	bd70      	pople	{r4, r5, r6, pc}
 80006a8:	f1c4 0400 	rsb	r4, r4, #0
 80006ac:	3c20      	subs	r4, #32
 80006ae:	da35      	bge.n	800071c <__aeabi_dmul+0x164>
 80006b0:	340c      	adds	r4, #12
 80006b2:	dc1b      	bgt.n	80006ec <__aeabi_dmul+0x134>
 80006b4:	f104 0414 	add.w	r4, r4, #20
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f305 	lsl.w	r3, r0, r5
 80006c0:	fa20 f004 	lsr.w	r0, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d8:	fa21 f604 	lsr.w	r6, r1, r4
 80006dc:	eb42 0106 	adc.w	r1, r2, r6
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 040c 	rsb	r4, r4, #12
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f304 	lsl.w	r3, r0, r4
 80006f8:	fa20 f005 	lsr.w	r0, r0, r5
 80006fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800070c:	f141 0100 	adc.w	r1, r1, #0
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 0520 	rsb	r5, r4, #32
 8000720:	fa00 f205 	lsl.w	r2, r0, r5
 8000724:	ea4e 0e02 	orr.w	lr, lr, r2
 8000728:	fa20 f304 	lsr.w	r3, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea43 0302 	orr.w	r3, r3, r2
 8000734:	fa21 f004 	lsr.w	r0, r1, r4
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	fa21 f204 	lsr.w	r2, r1, r4
 8000740:	ea20 0002 	bic.w	r0, r0, r2
 8000744:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f094 0f00 	teq	r4, #0
 8000758:	d10f      	bne.n	800077a <__aeabi_dmul+0x1c2>
 800075a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800075e:	0040      	lsls	r0, r0, #1
 8000760:	eb41 0101 	adc.w	r1, r1, r1
 8000764:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3c01      	subeq	r4, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1a6>
 800076e:	ea41 0106 	orr.w	r1, r1, r6
 8000772:	f095 0f00 	teq	r5, #0
 8000776:	bf18      	it	ne
 8000778:	4770      	bxne	lr
 800077a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800077e:	0052      	lsls	r2, r2, #1
 8000780:	eb43 0303 	adc.w	r3, r3, r3
 8000784:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000788:	bf08      	it	eq
 800078a:	3d01      	subeq	r5, #1
 800078c:	d0f7      	beq.n	800077e <__aeabi_dmul+0x1c6>
 800078e:	ea43 0306 	orr.w	r3, r3, r6
 8000792:	4770      	bx	lr
 8000794:	ea94 0f0c 	teq	r4, ip
 8000798:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800079c:	bf18      	it	ne
 800079e:	ea95 0f0c 	teqne	r5, ip
 80007a2:	d00c      	beq.n	80007be <__aeabi_dmul+0x206>
 80007a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a8:	bf18      	it	ne
 80007aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ae:	d1d1      	bne.n	8000754 <__aeabi_dmul+0x19c>
 80007b0:	ea81 0103 	eor.w	r1, r1, r3
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007c2:	bf06      	itte	eq
 80007c4:	4610      	moveq	r0, r2
 80007c6:	4619      	moveq	r1, r3
 80007c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007cc:	d019      	beq.n	8000802 <__aeabi_dmul+0x24a>
 80007ce:	ea94 0f0c 	teq	r4, ip
 80007d2:	d102      	bne.n	80007da <__aeabi_dmul+0x222>
 80007d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d8:	d113      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007da:	ea95 0f0c 	teq	r5, ip
 80007de:	d105      	bne.n	80007ec <__aeabi_dmul+0x234>
 80007e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007e4:	bf1c      	itt	ne
 80007e6:	4610      	movne	r0, r2
 80007e8:	4619      	movne	r1, r3
 80007ea:	d10a      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007ec:	ea81 0103 	eor.w	r1, r1, r3
 80007f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007fc:	f04f 0000 	mov.w	r0, #0
 8000800:	bd70      	pop	{r4, r5, r6, pc}
 8000802:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000806:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800080a:	bd70      	pop	{r4, r5, r6, pc}

0800080c <__aeabi_ddiv>:
 800080c:	b570      	push	{r4, r5, r6, lr}
 800080e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000812:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000816:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800081a:	bf1d      	ittte	ne
 800081c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000820:	ea94 0f0c 	teqne	r4, ip
 8000824:	ea95 0f0c 	teqne	r5, ip
 8000828:	f000 f8a7 	bleq	800097a <__aeabi_ddiv+0x16e>
 800082c:	eba4 0405 	sub.w	r4, r4, r5
 8000830:	ea81 0e03 	eor.w	lr, r1, r3
 8000834:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000838:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800083c:	f000 8088 	beq.w	8000950 <__aeabi_ddiv+0x144>
 8000840:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000844:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000848:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800084c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000850:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000854:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000858:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800085c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000860:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000864:	429d      	cmp	r5, r3
 8000866:	bf08      	it	eq
 8000868:	4296      	cmpeq	r6, r2
 800086a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800086e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000872:	d202      	bcs.n	800087a <__aeabi_ddiv+0x6e>
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	1ab6      	subs	r6, r6, r2
 800087c:	eb65 0503 	sbc.w	r5, r5, r3
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800088a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ec:	d018      	beq.n	8000920 <__aeabi_ddiv+0x114>
 80008ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000902:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000906:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800090a:	d1c0      	bne.n	800088e <__aeabi_ddiv+0x82>
 800090c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000910:	d10b      	bne.n	800092a <__aeabi_ddiv+0x11e>
 8000912:	ea41 0100 	orr.w	r1, r1, r0
 8000916:	f04f 0000 	mov.w	r0, #0
 800091a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800091e:	e7b6      	b.n	800088e <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000924:	bf04      	itt	eq
 8000926:	4301      	orreq	r1, r0
 8000928:	2000      	moveq	r0, #0
 800092a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800092e:	bf88      	it	hi
 8000930:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000934:	f63f aeaf 	bhi.w	8000696 <__aeabi_dmul+0xde>
 8000938:	ebb5 0c03 	subs.w	ip, r5, r3
 800093c:	bf04      	itt	eq
 800093e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000942:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000946:	f150 0000 	adcs.w	r0, r0, #0
 800094a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800094e:	bd70      	pop	{r4, r5, r6, pc}
 8000950:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000954:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000958:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800095c:	bfc2      	ittt	gt
 800095e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000962:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000966:	bd70      	popgt	{r4, r5, r6, pc}
 8000968:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800096c:	f04f 0e00 	mov.w	lr, #0
 8000970:	3c01      	subs	r4, #1
 8000972:	e690      	b.n	8000696 <__aeabi_dmul+0xde>
 8000974:	ea45 0e06 	orr.w	lr, r5, r6
 8000978:	e68d      	b.n	8000696 <__aeabi_dmul+0xde>
 800097a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800097e:	ea94 0f0c 	teq	r4, ip
 8000982:	bf08      	it	eq
 8000984:	ea95 0f0c 	teqeq	r5, ip
 8000988:	f43f af3b 	beq.w	8000802 <__aeabi_dmul+0x24a>
 800098c:	ea94 0f0c 	teq	r4, ip
 8000990:	d10a      	bne.n	80009a8 <__aeabi_ddiv+0x19c>
 8000992:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000996:	f47f af34 	bne.w	8000802 <__aeabi_dmul+0x24a>
 800099a:	ea95 0f0c 	teq	r5, ip
 800099e:	f47f af25 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009a2:	4610      	mov	r0, r2
 80009a4:	4619      	mov	r1, r3
 80009a6:	e72c      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009a8:	ea95 0f0c 	teq	r5, ip
 80009ac:	d106      	bne.n	80009bc <__aeabi_ddiv+0x1b0>
 80009ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009b2:	f43f aefd 	beq.w	80007b0 <__aeabi_dmul+0x1f8>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e722      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009c6:	f47f aec5 	bne.w	8000754 <__aeabi_dmul+0x19c>
 80009ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ce:	f47f af0d 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009d6:	f47f aeeb 	bne.w	80007b0 <__aeabi_dmul+0x1f8>
 80009da:	e712      	b.n	8000802 <__aeabi_dmul+0x24a>

080009dc <__gedf2>:
 80009dc:	f04f 3cff 	mov.w	ip, #4294967295
 80009e0:	e006      	b.n	80009f0 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__ledf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	e002      	b.n	80009f0 <__cmpdf2+0x4>
 80009ea:	bf00      	nop

080009ec <__cmpdf2>:
 80009ec:	f04f 0c01 	mov.w	ip, #1
 80009f0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a06:	d01b      	beq.n	8000a40 <__cmpdf2+0x54>
 8000a08:	b001      	add	sp, #4
 8000a0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a0e:	bf0c      	ite	eq
 8000a10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a14:	ea91 0f03 	teqne	r1, r3
 8000a18:	bf02      	ittt	eq
 8000a1a:	ea90 0f02 	teqeq	r0, r2
 8000a1e:	2000      	moveq	r0, #0
 8000a20:	4770      	bxeq	lr
 8000a22:	f110 0f00 	cmn.w	r0, #0
 8000a26:	ea91 0f03 	teq	r1, r3
 8000a2a:	bf58      	it	pl
 8000a2c:	4299      	cmppl	r1, r3
 8000a2e:	bf08      	it	eq
 8000a30:	4290      	cmpeq	r0, r2
 8000a32:	bf2c      	ite	cs
 8000a34:	17d8      	asrcs	r0, r3, #31
 8000a36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a3a:	f040 0001 	orr.w	r0, r0, #1
 8000a3e:	4770      	bx	lr
 8000a40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d102      	bne.n	8000a50 <__cmpdf2+0x64>
 8000a4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4e:	d107      	bne.n	8000a60 <__cmpdf2+0x74>
 8000a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d1d6      	bne.n	8000a08 <__cmpdf2+0x1c>
 8000a5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5e:	d0d3      	beq.n	8000a08 <__cmpdf2+0x1c>
 8000a60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdrcmple>:
 8000a68:	4684      	mov	ip, r0
 8000a6a:	4610      	mov	r0, r2
 8000a6c:	4662      	mov	r2, ip
 8000a6e:	468c      	mov	ip, r1
 8000a70:	4619      	mov	r1, r3
 8000a72:	4663      	mov	r3, ip
 8000a74:	e000      	b.n	8000a78 <__aeabi_cdcmpeq>
 8000a76:	bf00      	nop

08000a78 <__aeabi_cdcmpeq>:
 8000a78:	b501      	push	{r0, lr}
 8000a7a:	f7ff ffb7 	bl	80009ec <__cmpdf2>
 8000a7e:	2800      	cmp	r0, #0
 8000a80:	bf48      	it	mi
 8000a82:	f110 0f00 	cmnmi.w	r0, #0
 8000a86:	bd01      	pop	{r0, pc}

08000a88 <__aeabi_dcmpeq>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff fff4 	bl	8000a78 <__aeabi_cdcmpeq>
 8000a90:	bf0c      	ite	eq
 8000a92:	2001      	moveq	r0, #1
 8000a94:	2000      	movne	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmplt>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffea 	bl	8000a78 <__aeabi_cdcmpeq>
 8000aa4:	bf34      	ite	cc
 8000aa6:	2001      	movcc	r0, #1
 8000aa8:	2000      	movcs	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmple>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffe0 	bl	8000a78 <__aeabi_cdcmpeq>
 8000ab8:	bf94      	ite	ls
 8000aba:	2001      	movls	r0, #1
 8000abc:	2000      	movhi	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpge>:
 8000ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac8:	f7ff ffce 	bl	8000a68 <__aeabi_cdrcmple>
 8000acc:	bf94      	ite	ls
 8000ace:	2001      	movls	r0, #1
 8000ad0:	2000      	movhi	r0, #0
 8000ad2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_dcmpgt>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff ffc4 	bl	8000a68 <__aeabi_cdrcmple>
 8000ae0:	bf34      	ite	cc
 8000ae2:	2001      	movcc	r0, #1
 8000ae4:	2000      	movcs	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmpun>:
 8000aec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x10>
 8000af6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afa:	d10a      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000afc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b04:	d102      	bne.n	8000b0c <__aeabi_dcmpun+0x20>
 8000b06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0a:	d102      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	f04f 0001 	mov.w	r0, #1
 8000b16:	4770      	bx	lr

08000b18 <__aeabi_d2iz>:
 8000b18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b20:	d215      	bcs.n	8000b4e <__aeabi_d2iz+0x36>
 8000b22:	d511      	bpl.n	8000b48 <__aeabi_d2iz+0x30>
 8000b24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b2c:	d912      	bls.n	8000b54 <__aeabi_d2iz+0x3c>
 8000b2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b42:	bf18      	it	ne
 8000b44:	4240      	negne	r0, r0
 8000b46:	4770      	bx	lr
 8000b48:	f04f 0000 	mov.w	r0, #0
 8000b4c:	4770      	bx	lr
 8000b4e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b52:	d105      	bne.n	8000b60 <__aeabi_d2iz+0x48>
 8000b54:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b58:	bf08      	it	eq
 8000b5a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b5e:	4770      	bx	lr
 8000b60:	f04f 0000 	mov.w	r0, #0
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2uiz>:
 8001110:	0042      	lsls	r2, r0, #1
 8001112:	d20e      	bcs.n	8001132 <__aeabi_f2uiz+0x22>
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001118:	d30b      	bcc.n	8001132 <__aeabi_f2uiz+0x22>
 800111a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d409      	bmi.n	8001138 <__aeabi_f2uiz+0x28>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800112c:	fa23 f002 	lsr.w	r0, r3, r2
 8001130:	4770      	bx	lr
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	4770      	bx	lr
 8001138:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800113c:	d101      	bne.n	8001142 <__aeabi_f2uiz+0x32>
 800113e:	0242      	lsls	r2, r0, #9
 8001140:	d102      	bne.n	8001148 <__aeabi_f2uiz+0x38>
 8001142:	f04f 30ff 	mov.w	r0, #4294967295
 8001146:	4770      	bx	lr
 8001148:	f04f 0000 	mov.w	r0, #0
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop

08001150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001150:	b480      	push	{r7}
 8001152:	b085      	sub	sp, #20
 8001154:	af00      	add	r7, sp, #0
 8001156:	60f8      	str	r0, [r7, #12]
 8001158:	60b9      	str	r1, [r7, #8]
 800115a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	4a06      	ldr	r2, [pc, #24]	; (8001178 <vApplicationGetIdleTaskMemory+0x28>)
 8001160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001162:	68bb      	ldr	r3, [r7, #8]
 8001164:	4a05      	ldr	r2, [pc, #20]	; (800117c <vApplicationGetIdleTaskMemory+0x2c>)
 8001166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	2280      	movs	r2, #128	; 0x80
 800116c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800116e:	bf00      	nop
 8001170:	3714      	adds	r7, #20
 8001172:	46bd      	mov	sp, r7
 8001174:	bc80      	pop	{r7}
 8001176:	4770      	bx	lr
 8001178:	200001fc 	.word	0x200001fc
 800117c:	20000250 	.word	0x20000250

08001180 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001180:	b5b0      	push	{r4, r5, r7, lr}
 8001182:	b096      	sub	sp, #88	; 0x58
 8001184:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001186:	f001 fcbf 	bl	8002b08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800118a:	f000 f851 	bl	8001230 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800118e:	f000 f9a1 	bl	80014d4 <MX_GPIO_Init>
  MX_FSMC_Init();
 8001192:	f000 f9ff 	bl	8001594 <MX_FSMC_Init>
  MX_TIM2_Init();
 8001196:	f000 f891 	bl	80012bc <MX_TIM2_Init>
  MX_TIM3_Init();
 800119a:	f000 f925 	bl	80013e8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(100);
 800119e:	2064      	movs	r0, #100	; 0x64
 80011a0:	f001 fce4 	bl	8002b6c <HAL_Delay>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80011a4:	4b1c      	ldr	r3, [pc, #112]	; (8001218 <main+0x98>)
 80011a6:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80011aa:	461d      	mov	r5, r3
 80011ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011b0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80011b8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80011bc:	2100      	movs	r1, #0
 80011be:	4618      	mov	r0, r3
 80011c0:	f003 fcb4 	bl	8004b2c <osThreadCreate>
 80011c4:	4603      	mov	r3, r0
 80011c6:	4a15      	ldr	r2, [pc, #84]	; (800121c <main+0x9c>)
 80011c8:	6013      	str	r3, [r2, #0]

  /* definition and creation of displayTask */
  osThreadDef(displayTask, display_task, osPriorityLow, 0, 128);
 80011ca:	4b15      	ldr	r3, [pc, #84]	; (8001220 <main+0xa0>)
 80011cc:	f107 0420 	add.w	r4, r7, #32
 80011d0:	461d      	mov	r5, r3
 80011d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011d6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011da:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  displayTaskHandle = osThreadCreate(osThread(displayTask), NULL);
 80011de:	f107 0320 	add.w	r3, r7, #32
 80011e2:	2100      	movs	r1, #0
 80011e4:	4618      	mov	r0, r3
 80011e6:	f003 fca1 	bl	8004b2c <osThreadCreate>
 80011ea:	4603      	mov	r3, r0
 80011ec:	4a0d      	ldr	r2, [pc, #52]	; (8001224 <main+0xa4>)
 80011ee:	6013      	str	r3, [r2, #0]

  /* definition and creation of ServoTask */
  osThreadDef(ServoTask, servo_task, osPriorityAboveNormal, 0, 128);
 80011f0:	4b0d      	ldr	r3, [pc, #52]	; (8001228 <main+0xa8>)
 80011f2:	1d3c      	adds	r4, r7, #4
 80011f4:	461d      	mov	r5, r3
 80011f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011fa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011fe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ServoTaskHandle = osThreadCreate(osThread(ServoTask), NULL);
 8001202:	1d3b      	adds	r3, r7, #4
 8001204:	2100      	movs	r1, #0
 8001206:	4618      	mov	r0, r3
 8001208:	f003 fc90 	bl	8004b2c <osThreadCreate>
 800120c:	4603      	mov	r3, r0
 800120e:	4a07      	ldr	r2, [pc, #28]	; (800122c <main+0xac>)
 8001210:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001212:	f003 fc84 	bl	8004b1e <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001216:	e7fe      	b.n	8001216 <main+0x96>
 8001218:	08008e3c 	.word	0x08008e3c
 800121c:	20000528 	.word	0x20000528
 8001220:	08008e58 	.word	0x08008e58
 8001224:	2000052c 	.word	0x2000052c
 8001228:	08008e74 	.word	0x08008e74
 800122c:	20000530 	.word	0x20000530

08001230 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b090      	sub	sp, #64	; 0x40
 8001234:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001236:	f107 0318 	add.w	r3, r7, #24
 800123a:	2228      	movs	r2, #40	; 0x28
 800123c:	2100      	movs	r1, #0
 800123e:	4618      	mov	r0, r3
 8001240:	f004 ff0e 	bl	8006060 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001244:	1d3b      	adds	r3, r7, #4
 8001246:	2200      	movs	r2, #0
 8001248:	601a      	str	r2, [r3, #0]
 800124a:	605a      	str	r2, [r3, #4]
 800124c:	609a      	str	r2, [r3, #8]
 800124e:	60da      	str	r2, [r3, #12]
 8001250:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001252:	2301      	movs	r3, #1
 8001254:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001256:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800125a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800125c:	2300      	movs	r3, #0
 800125e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001260:	2301      	movs	r3, #1
 8001262:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001264:	2302      	movs	r3, #2
 8001266:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001268:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800126c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800126e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001272:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001274:	f107 0318 	add.w	r3, r7, #24
 8001278:	4618      	mov	r0, r3
 800127a:	f001 ff27 	bl	80030cc <HAL_RCC_OscConfig>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001284:	f000 fa06 	bl	8001694 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001288:	230f      	movs	r3, #15
 800128a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800128c:	2302      	movs	r3, #2
 800128e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001290:	2300      	movs	r3, #0
 8001292:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001294:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001298:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800129a:	2300      	movs	r3, #0
 800129c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800129e:	1d3b      	adds	r3, r7, #4
 80012a0:	2102      	movs	r1, #2
 80012a2:	4618      	mov	r0, r3
 80012a4:	f002 f994 	bl	80035d0 <HAL_RCC_ClockConfig>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80012ae:	f000 f9f1 	bl	8001694 <Error_Handler>
  }
}
 80012b2:	bf00      	nop
 80012b4:	3740      	adds	r7, #64	; 0x40
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
	...

080012bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b08e      	sub	sp, #56	; 0x38
 80012c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012c6:	2200      	movs	r2, #0
 80012c8:	601a      	str	r2, [r3, #0]
 80012ca:	605a      	str	r2, [r3, #4]
 80012cc:	609a      	str	r2, [r3, #8]
 80012ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012d0:	f107 0320 	add.w	r3, r7, #32
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012da:	1d3b      	adds	r3, r7, #4
 80012dc:	2200      	movs	r2, #0
 80012de:	601a      	str	r2, [r3, #0]
 80012e0:	605a      	str	r2, [r3, #4]
 80012e2:	609a      	str	r2, [r3, #8]
 80012e4:	60da      	str	r2, [r3, #12]
 80012e6:	611a      	str	r2, [r3, #16]
 80012e8:	615a      	str	r2, [r3, #20]
 80012ea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012ec:	4b3d      	ldr	r3, [pc, #244]	; (80013e4 <MX_TIM2_Init+0x128>)
 80012ee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012f2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80012f4:	4b3b      	ldr	r3, [pc, #236]	; (80013e4 <MX_TIM2_Init+0x128>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012fa:	4b3a      	ldr	r3, [pc, #232]	; (80013e4 <MX_TIM2_Init+0x128>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001300:	4b38      	ldr	r3, [pc, #224]	; (80013e4 <MX_TIM2_Init+0x128>)
 8001302:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001306:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001308:	4b36      	ldr	r3, [pc, #216]	; (80013e4 <MX_TIM2_Init+0x128>)
 800130a:	2200      	movs	r2, #0
 800130c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800130e:	4b35      	ldr	r3, [pc, #212]	; (80013e4 <MX_TIM2_Init+0x128>)
 8001310:	2200      	movs	r2, #0
 8001312:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001314:	4833      	ldr	r0, [pc, #204]	; (80013e4 <MX_TIM2_Init+0x128>)
 8001316:	f002 fb52 	bl	80039be <HAL_TIM_Base_Init>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001320:	f000 f9b8 	bl	8001694 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001324:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001328:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800132a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800132e:	4619      	mov	r1, r3
 8001330:	482c      	ldr	r0, [pc, #176]	; (80013e4 <MX_TIM2_Init+0x128>)
 8001332:	f002 feb7 	bl	80040a4 <HAL_TIM_ConfigClockSource>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800133c:	f000 f9aa 	bl	8001694 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001340:	4828      	ldr	r0, [pc, #160]	; (80013e4 <MX_TIM2_Init+0x128>)
 8001342:	f002 fbeb 	bl	8003b1c <HAL_TIM_PWM_Init>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800134c:	f000 f9a2 	bl	8001694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001350:	2300      	movs	r3, #0
 8001352:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001354:	2300      	movs	r3, #0
 8001356:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001358:	f107 0320 	add.w	r3, r7, #32
 800135c:	4619      	mov	r1, r3
 800135e:	4821      	ldr	r0, [pc, #132]	; (80013e4 <MX_TIM2_Init+0x128>)
 8001360:	f003 fa78 	bl	8004854 <HAL_TIMEx_MasterConfigSynchronization>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800136a:	f000 f993 	bl	8001694 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800136e:	2360      	movs	r3, #96	; 0x60
 8001370:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001372:	2300      	movs	r3, #0
 8001374:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001376:	2300      	movs	r3, #0
 8001378:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800137a:	2300      	movs	r3, #0
 800137c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800137e:	1d3b      	adds	r3, r7, #4
 8001380:	2200      	movs	r2, #0
 8001382:	4619      	mov	r1, r3
 8001384:	4817      	ldr	r0, [pc, #92]	; (80013e4 <MX_TIM2_Init+0x128>)
 8001386:	f002 fdcb 	bl	8003f20 <HAL_TIM_PWM_ConfigChannel>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001390:	f000 f980 	bl	8001694 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001394:	1d3b      	adds	r3, r7, #4
 8001396:	2204      	movs	r2, #4
 8001398:	4619      	mov	r1, r3
 800139a:	4812      	ldr	r0, [pc, #72]	; (80013e4 <MX_TIM2_Init+0x128>)
 800139c:	f002 fdc0 	bl	8003f20 <HAL_TIM_PWM_ConfigChannel>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80013a6:	f000 f975 	bl	8001694 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80013aa:	1d3b      	adds	r3, r7, #4
 80013ac:	2208      	movs	r2, #8
 80013ae:	4619      	mov	r1, r3
 80013b0:	480c      	ldr	r0, [pc, #48]	; (80013e4 <MX_TIM2_Init+0x128>)
 80013b2:	f002 fdb5 	bl	8003f20 <HAL_TIM_PWM_ConfigChannel>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 80013bc:	f000 f96a 	bl	8001694 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80013c0:	1d3b      	adds	r3, r7, #4
 80013c2:	220c      	movs	r2, #12
 80013c4:	4619      	mov	r1, r3
 80013c6:	4807      	ldr	r0, [pc, #28]	; (80013e4 <MX_TIM2_Init+0x128>)
 80013c8:	f002 fdaa 	bl	8003f20 <HAL_TIM_PWM_ConfigChannel>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 80013d2:	f000 f95f 	bl	8001694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80013d6:	4803      	ldr	r0, [pc, #12]	; (80013e4 <MX_TIM2_Init+0x128>)
 80013d8:	f000 f9ca 	bl	8001770 <HAL_TIM_MspPostInit>

}
 80013dc:	bf00      	nop
 80013de:	3738      	adds	r7, #56	; 0x38
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	20000450 	.word	0x20000450

080013e8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b08e      	sub	sp, #56	; 0x38
 80013ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013f2:	2200      	movs	r2, #0
 80013f4:	601a      	str	r2, [r3, #0]
 80013f6:	605a      	str	r2, [r3, #4]
 80013f8:	609a      	str	r2, [r3, #8]
 80013fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013fc:	f107 0320 	add.w	r3, r7, #32
 8001400:	2200      	movs	r2, #0
 8001402:	601a      	str	r2, [r3, #0]
 8001404:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001406:	1d3b      	adds	r3, r7, #4
 8001408:	2200      	movs	r2, #0
 800140a:	601a      	str	r2, [r3, #0]
 800140c:	605a      	str	r2, [r3, #4]
 800140e:	609a      	str	r2, [r3, #8]
 8001410:	60da      	str	r2, [r3, #12]
 8001412:	611a      	str	r2, [r3, #16]
 8001414:	615a      	str	r2, [r3, #20]
 8001416:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001418:	4b2c      	ldr	r3, [pc, #176]	; (80014cc <MX_TIM3_Init+0xe4>)
 800141a:	4a2d      	ldr	r2, [pc, #180]	; (80014d0 <MX_TIM3_Init+0xe8>)
 800141c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800141e:	4b2b      	ldr	r3, [pc, #172]	; (80014cc <MX_TIM3_Init+0xe4>)
 8001420:	2200      	movs	r2, #0
 8001422:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001424:	4b29      	ldr	r3, [pc, #164]	; (80014cc <MX_TIM3_Init+0xe4>)
 8001426:	2200      	movs	r2, #0
 8001428:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800142a:	4b28      	ldr	r3, [pc, #160]	; (80014cc <MX_TIM3_Init+0xe4>)
 800142c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001430:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001432:	4b26      	ldr	r3, [pc, #152]	; (80014cc <MX_TIM3_Init+0xe4>)
 8001434:	2200      	movs	r2, #0
 8001436:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001438:	4b24      	ldr	r3, [pc, #144]	; (80014cc <MX_TIM3_Init+0xe4>)
 800143a:	2200      	movs	r2, #0
 800143c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800143e:	4823      	ldr	r0, [pc, #140]	; (80014cc <MX_TIM3_Init+0xe4>)
 8001440:	f002 fabd 	bl	80039be <HAL_TIM_Base_Init>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800144a:	f000 f923 	bl	8001694 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800144e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001452:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001454:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001458:	4619      	mov	r1, r3
 800145a:	481c      	ldr	r0, [pc, #112]	; (80014cc <MX_TIM3_Init+0xe4>)
 800145c:	f002 fe22 	bl	80040a4 <HAL_TIM_ConfigClockSource>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001466:	f000 f915 	bl	8001694 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800146a:	4818      	ldr	r0, [pc, #96]	; (80014cc <MX_TIM3_Init+0xe4>)
 800146c:	f002 fb56 	bl	8003b1c <HAL_TIM_PWM_Init>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001476:	f000 f90d 	bl	8001694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800147a:	2300      	movs	r3, #0
 800147c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800147e:	2300      	movs	r3, #0
 8001480:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001482:	f107 0320 	add.w	r3, r7, #32
 8001486:	4619      	mov	r1, r3
 8001488:	4810      	ldr	r0, [pc, #64]	; (80014cc <MX_TIM3_Init+0xe4>)
 800148a:	f003 f9e3 	bl	8004854 <HAL_TIMEx_MasterConfigSynchronization>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001494:	f000 f8fe 	bl	8001694 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001498:	2360      	movs	r3, #96	; 0x60
 800149a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800149c:	2300      	movs	r3, #0
 800149e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014a0:	2300      	movs	r3, #0
 80014a2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014a4:	2300      	movs	r3, #0
 80014a6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014a8:	1d3b      	adds	r3, r7, #4
 80014aa:	2200      	movs	r2, #0
 80014ac:	4619      	mov	r1, r3
 80014ae:	4807      	ldr	r0, [pc, #28]	; (80014cc <MX_TIM3_Init+0xe4>)
 80014b0:	f002 fd36 	bl	8003f20 <HAL_TIM_PWM_ConfigChannel>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d001      	beq.n	80014be <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80014ba:	f000 f8eb 	bl	8001694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80014be:	4803      	ldr	r0, [pc, #12]	; (80014cc <MX_TIM3_Init+0xe4>)
 80014c0:	f000 f956 	bl	8001770 <HAL_TIM_MspPostInit>

}
 80014c4:	bf00      	nop
 80014c6:	3738      	adds	r7, #56	; 0x38
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	20000498 	.word	0x20000498
 80014d0:	40000400 	.word	0x40000400

080014d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b088      	sub	sp, #32
 80014d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014da:	f107 0310 	add.w	r3, r7, #16
 80014de:	2200      	movs	r2, #0
 80014e0:	601a      	str	r2, [r3, #0]
 80014e2:	605a      	str	r2, [r3, #4]
 80014e4:	609a      	str	r2, [r3, #8]
 80014e6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e8:	4b27      	ldr	r3, [pc, #156]	; (8001588 <MX_GPIO_Init+0xb4>)
 80014ea:	699b      	ldr	r3, [r3, #24]
 80014ec:	4a26      	ldr	r2, [pc, #152]	; (8001588 <MX_GPIO_Init+0xb4>)
 80014ee:	f043 0304 	orr.w	r3, r3, #4
 80014f2:	6193      	str	r3, [r2, #24]
 80014f4:	4b24      	ldr	r3, [pc, #144]	; (8001588 <MX_GPIO_Init+0xb4>)
 80014f6:	699b      	ldr	r3, [r3, #24]
 80014f8:	f003 0304 	and.w	r3, r3, #4
 80014fc:	60fb      	str	r3, [r7, #12]
 80014fe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001500:	4b21      	ldr	r3, [pc, #132]	; (8001588 <MX_GPIO_Init+0xb4>)
 8001502:	699b      	ldr	r3, [r3, #24]
 8001504:	4a20      	ldr	r2, [pc, #128]	; (8001588 <MX_GPIO_Init+0xb4>)
 8001506:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800150a:	6193      	str	r3, [r2, #24]
 800150c:	4b1e      	ldr	r3, [pc, #120]	; (8001588 <MX_GPIO_Init+0xb4>)
 800150e:	699b      	ldr	r3, [r3, #24]
 8001510:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001514:	60bb      	str	r3, [r7, #8]
 8001516:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001518:	4b1b      	ldr	r3, [pc, #108]	; (8001588 <MX_GPIO_Init+0xb4>)
 800151a:	699b      	ldr	r3, [r3, #24]
 800151c:	4a1a      	ldr	r2, [pc, #104]	; (8001588 <MX_GPIO_Init+0xb4>)
 800151e:	f043 0320 	orr.w	r3, r3, #32
 8001522:	6193      	str	r3, [r2, #24]
 8001524:	4b18      	ldr	r3, [pc, #96]	; (8001588 <MX_GPIO_Init+0xb4>)
 8001526:	699b      	ldr	r3, [r3, #24]
 8001528:	f003 0320 	and.w	r3, r3, #32
 800152c:	607b      	str	r3, [r7, #4]
 800152e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 8001530:	2200      	movs	r2, #0
 8001532:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001536:	4815      	ldr	r0, [pc, #84]	; (800158c <MX_GPIO_Init+0xb8>)
 8001538:	f001 fdb0 	bl	800309c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 800153c:	2200      	movs	r2, #0
 800153e:	2102      	movs	r1, #2
 8001540:	4813      	ldr	r0, [pc, #76]	; (8001590 <MX_GPIO_Init+0xbc>)
 8001542:	f001 fdab 	bl	800309c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001546:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800154a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800154c:	2301      	movs	r3, #1
 800154e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001550:	2300      	movs	r3, #0
 8001552:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001554:	2303      	movs	r3, #3
 8001556:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001558:	f107 0310 	add.w	r3, r7, #16
 800155c:	4619      	mov	r1, r3
 800155e:	480b      	ldr	r0, [pc, #44]	; (800158c <MX_GPIO_Init+0xb8>)
 8001560:	f001 fc08 	bl	8002d74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001564:	2302      	movs	r3, #2
 8001566:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001568:	2301      	movs	r3, #1
 800156a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156c:	2300      	movs	r3, #0
 800156e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001570:	2303      	movs	r3, #3
 8001572:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001574:	f107 0310 	add.w	r3, r7, #16
 8001578:	4619      	mov	r1, r3
 800157a:	4805      	ldr	r0, [pc, #20]	; (8001590 <MX_GPIO_Init+0xbc>)
 800157c:	f001 fbfa 	bl	8002d74 <HAL_GPIO_Init>

}
 8001580:	bf00      	nop
 8001582:	3720      	adds	r7, #32
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	40021000 	.word	0x40021000
 800158c:	40011400 	.word	0x40011400
 8001590:	40011800 	.word	0x40011800

08001594 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b088      	sub	sp, #32
 8001598:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800159a:	1d3b      	adds	r3, r7, #4
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	605a      	str	r2, [r3, #4]
 80015a2:	609a      	str	r2, [r3, #8]
 80015a4:	60da      	str	r2, [r3, #12]
 80015a6:	611a      	str	r2, [r3, #16]
 80015a8:	615a      	str	r2, [r3, #20]
 80015aa:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80015ac:	4b28      	ldr	r3, [pc, #160]	; (8001650 <MX_FSMC_Init+0xbc>)
 80015ae:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80015b2:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80015b4:	4b26      	ldr	r3, [pc, #152]	; (8001650 <MX_FSMC_Init+0xbc>)
 80015b6:	4a27      	ldr	r2, [pc, #156]	; (8001654 <MX_FSMC_Init+0xc0>)
 80015b8:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80015ba:	4b25      	ldr	r3, [pc, #148]	; (8001650 <MX_FSMC_Init+0xbc>)
 80015bc:	2200      	movs	r2, #0
 80015be:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80015c0:	4b23      	ldr	r3, [pc, #140]	; (8001650 <MX_FSMC_Init+0xbc>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80015c6:	4b22      	ldr	r3, [pc, #136]	; (8001650 <MX_FSMC_Init+0xbc>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80015cc:	4b20      	ldr	r3, [pc, #128]	; (8001650 <MX_FSMC_Init+0xbc>)
 80015ce:	2210      	movs	r2, #16
 80015d0:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80015d2:	4b1f      	ldr	r3, [pc, #124]	; (8001650 <MX_FSMC_Init+0xbc>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80015d8:	4b1d      	ldr	r3, [pc, #116]	; (8001650 <MX_FSMC_Init+0xbc>)
 80015da:	2200      	movs	r2, #0
 80015dc:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80015de:	4b1c      	ldr	r3, [pc, #112]	; (8001650 <MX_FSMC_Init+0xbc>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80015e4:	4b1a      	ldr	r3, [pc, #104]	; (8001650 <MX_FSMC_Init+0xbc>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80015ea:	4b19      	ldr	r3, [pc, #100]	; (8001650 <MX_FSMC_Init+0xbc>)
 80015ec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80015f0:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80015f2:	4b17      	ldr	r3, [pc, #92]	; (8001650 <MX_FSMC_Init+0xbc>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 80015f8:	4b15      	ldr	r3, [pc, #84]	; (8001650 <MX_FSMC_Init+0xbc>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80015fe:	4b14      	ldr	r3, [pc, #80]	; (8001650 <MX_FSMC_Init+0xbc>)
 8001600:	2200      	movs	r2, #0
 8001602:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001604:	4b12      	ldr	r3, [pc, #72]	; (8001650 <MX_FSMC_Init+0xbc>)
 8001606:	2200      	movs	r2, #0
 8001608:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 15;
 800160a:	230f      	movs	r3, #15
 800160c:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 800160e:	230f      	movs	r3, #15
 8001610:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 8001612:	23ff      	movs	r3, #255	; 0xff
 8001614:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8001616:	230f      	movs	r3, #15
 8001618:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 800161a:	2310      	movs	r3, #16
 800161c:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 800161e:	2311      	movs	r3, #17
 8001620:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001622:	2300      	movs	r3, #0
 8001624:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8001626:	1d3b      	adds	r3, r7, #4
 8001628:	2200      	movs	r2, #0
 800162a:	4619      	mov	r1, r3
 800162c:	4808      	ldr	r0, [pc, #32]	; (8001650 <MX_FSMC_Init+0xbc>)
 800162e:	f002 f979 	bl	8003924 <HAL_SRAM_Init>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <MX_FSMC_Init+0xa8>
  {
    Error_Handler( );
 8001638:	f000 f82c 	bl	8001694 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 800163c:	4b06      	ldr	r3, [pc, #24]	; (8001658 <MX_FSMC_Init+0xc4>)
 800163e:	69db      	ldr	r3, [r3, #28]
 8001640:	4a05      	ldr	r2, [pc, #20]	; (8001658 <MX_FSMC_Init+0xc4>)
 8001642:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001646:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001648:	bf00      	nop
 800164a:	3720      	adds	r7, #32
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	200004e0 	.word	0x200004e0
 8001654:	a0000104 	.word	0xa0000104
 8001658:	40010000 	.word	0x40010000

0800165c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

  /* Infinite loop */
  for(;;)
  {
    osDelay(1000);
 8001664:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001668:	f003 faac 	bl	8004bc4 <osDelay>
 800166c:	e7fa      	b.n	8001664 <StartDefaultTask+0x8>
	...

08001670 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a04      	ldr	r2, [pc, #16]	; (8001690 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d101      	bne.n	8001686 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001682:	f001 fa57 	bl	8002b34 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001686:	bf00      	nop
 8001688:	3708      	adds	r7, #8
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	40012c00 	.word	0x40012c00

08001694 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001698:	b672      	cpsid	i
}
 800169a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800169c:	e7fe      	b.n	800169c <Error_Handler+0x8>
	...

080016a0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b084      	sub	sp, #16
 80016a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80016a6:	4b18      	ldr	r3, [pc, #96]	; (8001708 <HAL_MspInit+0x68>)
 80016a8:	699b      	ldr	r3, [r3, #24]
 80016aa:	4a17      	ldr	r2, [pc, #92]	; (8001708 <HAL_MspInit+0x68>)
 80016ac:	f043 0301 	orr.w	r3, r3, #1
 80016b0:	6193      	str	r3, [r2, #24]
 80016b2:	4b15      	ldr	r3, [pc, #84]	; (8001708 <HAL_MspInit+0x68>)
 80016b4:	699b      	ldr	r3, [r3, #24]
 80016b6:	f003 0301 	and.w	r3, r3, #1
 80016ba:	60bb      	str	r3, [r7, #8]
 80016bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016be:	4b12      	ldr	r3, [pc, #72]	; (8001708 <HAL_MspInit+0x68>)
 80016c0:	69db      	ldr	r3, [r3, #28]
 80016c2:	4a11      	ldr	r2, [pc, #68]	; (8001708 <HAL_MspInit+0x68>)
 80016c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016c8:	61d3      	str	r3, [r2, #28]
 80016ca:	4b0f      	ldr	r3, [pc, #60]	; (8001708 <HAL_MspInit+0x68>)
 80016cc:	69db      	ldr	r3, [r3, #28]
 80016ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016d2:	607b      	str	r3, [r7, #4]
 80016d4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80016d6:	2200      	movs	r2, #0
 80016d8:	210f      	movs	r1, #15
 80016da:	f06f 0001 	mvn.w	r0, #1
 80016de:	f001 fb1e 	bl	8002d1e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80016e2:	4b0a      	ldr	r3, [pc, #40]	; (800170c <HAL_MspInit+0x6c>)
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	60fb      	str	r3, [r7, #12]
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80016ee:	60fb      	str	r3, [r7, #12]
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80016f6:	60fb      	str	r3, [r7, #12]
 80016f8:	4a04      	ldr	r2, [pc, #16]	; (800170c <HAL_MspInit+0x6c>)
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016fe:	bf00      	nop
 8001700:	3710      	adds	r7, #16
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	40021000 	.word	0x40021000
 800170c:	40010000 	.word	0x40010000

08001710 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001710:	b480      	push	{r7}
 8001712:	b085      	sub	sp, #20
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001720:	d10c      	bne.n	800173c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001722:	4b11      	ldr	r3, [pc, #68]	; (8001768 <HAL_TIM_Base_MspInit+0x58>)
 8001724:	69db      	ldr	r3, [r3, #28]
 8001726:	4a10      	ldr	r2, [pc, #64]	; (8001768 <HAL_TIM_Base_MspInit+0x58>)
 8001728:	f043 0301 	orr.w	r3, r3, #1
 800172c:	61d3      	str	r3, [r2, #28]
 800172e:	4b0e      	ldr	r3, [pc, #56]	; (8001768 <HAL_TIM_Base_MspInit+0x58>)
 8001730:	69db      	ldr	r3, [r3, #28]
 8001732:	f003 0301 	and.w	r3, r3, #1
 8001736:	60fb      	str	r3, [r7, #12]
 8001738:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800173a:	e010      	b.n	800175e <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM3)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a0a      	ldr	r2, [pc, #40]	; (800176c <HAL_TIM_Base_MspInit+0x5c>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d10b      	bne.n	800175e <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001746:	4b08      	ldr	r3, [pc, #32]	; (8001768 <HAL_TIM_Base_MspInit+0x58>)
 8001748:	69db      	ldr	r3, [r3, #28]
 800174a:	4a07      	ldr	r2, [pc, #28]	; (8001768 <HAL_TIM_Base_MspInit+0x58>)
 800174c:	f043 0302 	orr.w	r3, r3, #2
 8001750:	61d3      	str	r3, [r2, #28]
 8001752:	4b05      	ldr	r3, [pc, #20]	; (8001768 <HAL_TIM_Base_MspInit+0x58>)
 8001754:	69db      	ldr	r3, [r3, #28]
 8001756:	f003 0302 	and.w	r3, r3, #2
 800175a:	60bb      	str	r3, [r7, #8]
 800175c:	68bb      	ldr	r3, [r7, #8]
}
 800175e:	bf00      	nop
 8001760:	3714      	adds	r7, #20
 8001762:	46bd      	mov	sp, r7
 8001764:	bc80      	pop	{r7}
 8001766:	4770      	bx	lr
 8001768:	40021000 	.word	0x40021000
 800176c:	40000400 	.word	0x40000400

08001770 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b088      	sub	sp, #32
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001778:	f107 0310 	add.w	r3, r7, #16
 800177c:	2200      	movs	r2, #0
 800177e:	601a      	str	r2, [r3, #0]
 8001780:	605a      	str	r2, [r3, #4]
 8001782:	609a      	str	r2, [r3, #8]
 8001784:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800178e:	d118      	bne.n	80017c2 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001790:	4b1c      	ldr	r3, [pc, #112]	; (8001804 <HAL_TIM_MspPostInit+0x94>)
 8001792:	699b      	ldr	r3, [r3, #24]
 8001794:	4a1b      	ldr	r2, [pc, #108]	; (8001804 <HAL_TIM_MspPostInit+0x94>)
 8001796:	f043 0304 	orr.w	r3, r3, #4
 800179a:	6193      	str	r3, [r2, #24]
 800179c:	4b19      	ldr	r3, [pc, #100]	; (8001804 <HAL_TIM_MspPostInit+0x94>)
 800179e:	699b      	ldr	r3, [r3, #24]
 80017a0:	f003 0304 	and.w	r3, r3, #4
 80017a4:	60fb      	str	r3, [r7, #12]
 80017a6:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80017a8:	230f      	movs	r3, #15
 80017aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ac:	2302      	movs	r3, #2
 80017ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b0:	2302      	movs	r3, #2
 80017b2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b4:	f107 0310 	add.w	r3, r7, #16
 80017b8:	4619      	mov	r1, r3
 80017ba:	4813      	ldr	r0, [pc, #76]	; (8001808 <HAL_TIM_MspPostInit+0x98>)
 80017bc:	f001 fada 	bl	8002d74 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80017c0:	e01c      	b.n	80017fc <HAL_TIM_MspPostInit+0x8c>
  else if(htim->Instance==TIM3)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4a11      	ldr	r2, [pc, #68]	; (800180c <HAL_TIM_MspPostInit+0x9c>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d117      	bne.n	80017fc <HAL_TIM_MspPostInit+0x8c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017cc:	4b0d      	ldr	r3, [pc, #52]	; (8001804 <HAL_TIM_MspPostInit+0x94>)
 80017ce:	699b      	ldr	r3, [r3, #24]
 80017d0:	4a0c      	ldr	r2, [pc, #48]	; (8001804 <HAL_TIM_MspPostInit+0x94>)
 80017d2:	f043 0304 	orr.w	r3, r3, #4
 80017d6:	6193      	str	r3, [r2, #24]
 80017d8:	4b0a      	ldr	r3, [pc, #40]	; (8001804 <HAL_TIM_MspPostInit+0x94>)
 80017da:	699b      	ldr	r3, [r3, #24]
 80017dc:	f003 0304 	and.w	r3, r3, #4
 80017e0:	60bb      	str	r3, [r7, #8]
 80017e2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80017e4:	2340      	movs	r3, #64	; 0x40
 80017e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e8:	2302      	movs	r3, #2
 80017ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ec:	2302      	movs	r3, #2
 80017ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f0:	f107 0310 	add.w	r3, r7, #16
 80017f4:	4619      	mov	r1, r3
 80017f6:	4804      	ldr	r0, [pc, #16]	; (8001808 <HAL_TIM_MspPostInit+0x98>)
 80017f8:	f001 fabc 	bl	8002d74 <HAL_GPIO_Init>
}
 80017fc:	bf00      	nop
 80017fe:	3720      	adds	r7, #32
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}
 8001804:	40021000 	.word	0x40021000
 8001808:	40010800 	.word	0x40010800
 800180c:	40000400 	.word	0x40000400

08001810 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001810:	b580      	push	{r7, lr}
 8001812:	b086      	sub	sp, #24
 8001814:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001816:	f107 0308 	add.w	r3, r7, #8
 800181a:	2200      	movs	r2, #0
 800181c:	601a      	str	r2, [r3, #0]
 800181e:	605a      	str	r2, [r3, #4]
 8001820:	609a      	str	r2, [r3, #8]
 8001822:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 8001824:	4b18      	ldr	r3, [pc, #96]	; (8001888 <HAL_FSMC_MspInit+0x78>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d129      	bne.n	8001880 <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 800182c:	4b16      	ldr	r3, [pc, #88]	; (8001888 <HAL_FSMC_MspInit+0x78>)
 800182e:	2201      	movs	r2, #1
 8001830:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001832:	4b16      	ldr	r3, [pc, #88]	; (800188c <HAL_FSMC_MspInit+0x7c>)
 8001834:	695b      	ldr	r3, [r3, #20]
 8001836:	4a15      	ldr	r2, [pc, #84]	; (800188c <HAL_FSMC_MspInit+0x7c>)
 8001838:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800183c:	6153      	str	r3, [r2, #20]
 800183e:	4b13      	ldr	r3, [pc, #76]	; (800188c <HAL_FSMC_MspInit+0x7c>)
 8001840:	695b      	ldr	r3, [r3, #20]
 8001842:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001846:	607b      	str	r3, [r7, #4]
 8001848:	687b      	ldr	r3, [r7, #4]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800184a:	f64f 7380 	movw	r3, #65408	; 0xff80
 800184e:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001850:	2302      	movs	r3, #2
 8001852:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001854:	2303      	movs	r3, #3
 8001856:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001858:	f107 0308 	add.w	r3, r7, #8
 800185c:	4619      	mov	r1, r3
 800185e:	480c      	ldr	r0, [pc, #48]	; (8001890 <HAL_FSMC_MspInit+0x80>)
 8001860:	f001 fa88 	bl	8002d74 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001864:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 8001868:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800186a:	2302      	movs	r3, #2
 800186c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800186e:	2303      	movs	r3, #3
 8001870:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001872:	f107 0308 	add.w	r3, r7, #8
 8001876:	4619      	mov	r1, r3
 8001878:	4806      	ldr	r0, [pc, #24]	; (8001894 <HAL_FSMC_MspInit+0x84>)
 800187a:	f001 fa7b 	bl	8002d74 <HAL_GPIO_Init>
 800187e:	e000      	b.n	8001882 <HAL_FSMC_MspInit+0x72>
    return;
 8001880:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001882:	3718      	adds	r7, #24
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	20000534 	.word	0x20000534
 800188c:	40021000 	.word	0x40021000
 8001890:	40011800 	.word	0x40011800
 8001894:	40011400 	.word	0x40011400

08001898 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80018a0:	f7ff ffb6 	bl	8001810 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80018a4:	bf00      	nop
 80018a6:	3708      	adds	r7, #8
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}

080018ac <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b08c      	sub	sp, #48	; 0x30
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80018b4:	2300      	movs	r3, #0
 80018b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80018b8:	2300      	movs	r3, #0
 80018ba:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 80018bc:	2200      	movs	r2, #0
 80018be:	6879      	ldr	r1, [r7, #4]
 80018c0:	2019      	movs	r0, #25
 80018c2:	f001 fa2c 	bl	8002d1e <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80018c6:	2019      	movs	r0, #25
 80018c8:	f001 fa45 	bl	8002d56 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80018cc:	4b1e      	ldr	r3, [pc, #120]	; (8001948 <HAL_InitTick+0x9c>)
 80018ce:	699b      	ldr	r3, [r3, #24]
 80018d0:	4a1d      	ldr	r2, [pc, #116]	; (8001948 <HAL_InitTick+0x9c>)
 80018d2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80018d6:	6193      	str	r3, [r2, #24]
 80018d8:	4b1b      	ldr	r3, [pc, #108]	; (8001948 <HAL_InitTick+0x9c>)
 80018da:	699b      	ldr	r3, [r3, #24]
 80018dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80018e0:	60fb      	str	r3, [r7, #12]
 80018e2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80018e4:	f107 0210 	add.w	r2, r7, #16
 80018e8:	f107 0314 	add.w	r3, r7, #20
 80018ec:	4611      	mov	r1, r2
 80018ee:	4618      	mov	r0, r3
 80018f0:	f001 ffca 	bl	8003888 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80018f4:	f001 ffb4 	bl	8003860 <HAL_RCC_GetPCLK2Freq>
 80018f8:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80018fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018fc:	4a13      	ldr	r2, [pc, #76]	; (800194c <HAL_InitTick+0xa0>)
 80018fe:	fba2 2303 	umull	r2, r3, r2, r3
 8001902:	0c9b      	lsrs	r3, r3, #18
 8001904:	3b01      	subs	r3, #1
 8001906:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001908:	4b11      	ldr	r3, [pc, #68]	; (8001950 <HAL_InitTick+0xa4>)
 800190a:	4a12      	ldr	r2, [pc, #72]	; (8001954 <HAL_InitTick+0xa8>)
 800190c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800190e:	4b10      	ldr	r3, [pc, #64]	; (8001950 <HAL_InitTick+0xa4>)
 8001910:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001914:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001916:	4a0e      	ldr	r2, [pc, #56]	; (8001950 <HAL_InitTick+0xa4>)
 8001918:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800191a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800191c:	4b0c      	ldr	r3, [pc, #48]	; (8001950 <HAL_InitTick+0xa4>)
 800191e:	2200      	movs	r2, #0
 8001920:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001922:	4b0b      	ldr	r3, [pc, #44]	; (8001950 <HAL_InitTick+0xa4>)
 8001924:	2200      	movs	r2, #0
 8001926:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001928:	4809      	ldr	r0, [pc, #36]	; (8001950 <HAL_InitTick+0xa4>)
 800192a:	f002 f848 	bl	80039be <HAL_TIM_Base_Init>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d104      	bne.n	800193e <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001934:	4806      	ldr	r0, [pc, #24]	; (8001950 <HAL_InitTick+0xa4>)
 8001936:	f002 f891 	bl	8003a5c <HAL_TIM_Base_Start_IT>
 800193a:	4603      	mov	r3, r0
 800193c:	e000      	b.n	8001940 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800193e:	2301      	movs	r3, #1
}
 8001940:	4618      	mov	r0, r3
 8001942:	3730      	adds	r7, #48	; 0x30
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	40021000 	.word	0x40021000
 800194c:	431bde83 	.word	0x431bde83
 8001950:	20000538 	.word	0x20000538
 8001954:	40012c00 	.word	0x40012c00

08001958 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800195c:	e7fe      	b.n	800195c <NMI_Handler+0x4>

0800195e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800195e:	b480      	push	{r7}
 8001960:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001962:	e7fe      	b.n	8001962 <HardFault_Handler+0x4>

08001964 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001968:	e7fe      	b.n	8001968 <MemManage_Handler+0x4>

0800196a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800196a:	b480      	push	{r7}
 800196c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800196e:	e7fe      	b.n	800196e <BusFault_Handler+0x4>

08001970 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001974:	e7fe      	b.n	8001974 <UsageFault_Handler+0x4>

08001976 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001976:	b480      	push	{r7}
 8001978:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800197a:	bf00      	nop
 800197c:	46bd      	mov	sp, r7
 800197e:	bc80      	pop	{r7}
 8001980:	4770      	bx	lr
	...

08001984 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001988:	4802      	ldr	r0, [pc, #8]	; (8001994 <TIM1_UP_IRQHandler+0x10>)
 800198a:	f002 f9d9 	bl	8003d40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800198e:	bf00      	nop
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	20000538 	.word	0x20000538

08001998 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
	return 1;
 800199c:	2301      	movs	r3, #1
}
 800199e:	4618      	mov	r0, r3
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bc80      	pop	{r7}
 80019a4:	4770      	bx	lr

080019a6 <_kill>:

int _kill(int pid, int sig)
{
 80019a6:	b580      	push	{r7, lr}
 80019a8:	b082      	sub	sp, #8
 80019aa:	af00      	add	r7, sp, #0
 80019ac:	6078      	str	r0, [r7, #4]
 80019ae:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80019b0:	f004 fb16 	bl	8005fe0 <__errno>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2216      	movs	r2, #22
 80019b8:	601a      	str	r2, [r3, #0]
	return -1;
 80019ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3708      	adds	r7, #8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}

080019c6 <_exit>:

void _exit (int status)
{
 80019c6:	b580      	push	{r7, lr}
 80019c8:	b082      	sub	sp, #8
 80019ca:	af00      	add	r7, sp, #0
 80019cc:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80019ce:	f04f 31ff 	mov.w	r1, #4294967295
 80019d2:	6878      	ldr	r0, [r7, #4]
 80019d4:	f7ff ffe7 	bl	80019a6 <_kill>
	while (1) {}		/* Make sure we hang here */
 80019d8:	e7fe      	b.n	80019d8 <_exit+0x12>

080019da <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019da:	b580      	push	{r7, lr}
 80019dc:	b086      	sub	sp, #24
 80019de:	af00      	add	r7, sp, #0
 80019e0:	60f8      	str	r0, [r7, #12]
 80019e2:	60b9      	str	r1, [r7, #8]
 80019e4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019e6:	2300      	movs	r3, #0
 80019e8:	617b      	str	r3, [r7, #20]
 80019ea:	e00a      	b.n	8001a02 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80019ec:	f3af 8000 	nop.w
 80019f0:	4601      	mov	r1, r0
 80019f2:	68bb      	ldr	r3, [r7, #8]
 80019f4:	1c5a      	adds	r2, r3, #1
 80019f6:	60ba      	str	r2, [r7, #8]
 80019f8:	b2ca      	uxtb	r2, r1
 80019fa:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	3301      	adds	r3, #1
 8001a00:	617b      	str	r3, [r7, #20]
 8001a02:	697a      	ldr	r2, [r7, #20]
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	429a      	cmp	r2, r3
 8001a08:	dbf0      	blt.n	80019ec <_read+0x12>
	}

return len;
 8001a0a:	687b      	ldr	r3, [r7, #4]
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3718      	adds	r7, #24
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b086      	sub	sp, #24
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	60f8      	str	r0, [r7, #12]
 8001a1c:	60b9      	str	r1, [r7, #8]
 8001a1e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a20:	2300      	movs	r3, #0
 8001a22:	617b      	str	r3, [r7, #20]
 8001a24:	e009      	b.n	8001a3a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001a26:	68bb      	ldr	r3, [r7, #8]
 8001a28:	1c5a      	adds	r2, r3, #1
 8001a2a:	60ba      	str	r2, [r7, #8]
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	3301      	adds	r3, #1
 8001a38:	617b      	str	r3, [r7, #20]
 8001a3a:	697a      	ldr	r2, [r7, #20]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	429a      	cmp	r2, r3
 8001a40:	dbf1      	blt.n	8001a26 <_write+0x12>
	}
	return len;
 8001a42:	687b      	ldr	r3, [r7, #4]
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	3718      	adds	r7, #24
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}

08001a4c <_close>:

int _close(int file)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b083      	sub	sp, #12
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
	return -1;
 8001a54:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	370c      	adds	r7, #12
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bc80      	pop	{r7}
 8001a60:	4770      	bx	lr

08001a62 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a62:	b480      	push	{r7}
 8001a64:	b083      	sub	sp, #12
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	6078      	str	r0, [r7, #4]
 8001a6a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a72:	605a      	str	r2, [r3, #4]
	return 0;
 8001a74:	2300      	movs	r3, #0
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	370c      	adds	r7, #12
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bc80      	pop	{r7}
 8001a7e:	4770      	bx	lr

08001a80 <_isatty>:

int _isatty(int file)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
	return 1;
 8001a88:	2301      	movs	r3, #1
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	370c      	adds	r7, #12
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bc80      	pop	{r7}
 8001a92:	4770      	bx	lr

08001a94 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b085      	sub	sp, #20
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	60f8      	str	r0, [r7, #12]
 8001a9c:	60b9      	str	r1, [r7, #8]
 8001a9e:	607a      	str	r2, [r7, #4]
	return 0;
 8001aa0:	2300      	movs	r3, #0
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3714      	adds	r7, #20
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bc80      	pop	{r7}
 8001aaa:	4770      	bx	lr

08001aac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b086      	sub	sp, #24
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ab4:	4a14      	ldr	r2, [pc, #80]	; (8001b08 <_sbrk+0x5c>)
 8001ab6:	4b15      	ldr	r3, [pc, #84]	; (8001b0c <_sbrk+0x60>)
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ac0:	4b13      	ldr	r3, [pc, #76]	; (8001b10 <_sbrk+0x64>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d102      	bne.n	8001ace <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ac8:	4b11      	ldr	r3, [pc, #68]	; (8001b10 <_sbrk+0x64>)
 8001aca:	4a12      	ldr	r2, [pc, #72]	; (8001b14 <_sbrk+0x68>)
 8001acc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ace:	4b10      	ldr	r3, [pc, #64]	; (8001b10 <_sbrk+0x64>)
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	4413      	add	r3, r2
 8001ad6:	693a      	ldr	r2, [r7, #16]
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	d207      	bcs.n	8001aec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001adc:	f004 fa80 	bl	8005fe0 <__errno>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	220c      	movs	r2, #12
 8001ae4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ae6:	f04f 33ff 	mov.w	r3, #4294967295
 8001aea:	e009      	b.n	8001b00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001aec:	4b08      	ldr	r3, [pc, #32]	; (8001b10 <_sbrk+0x64>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001af2:	4b07      	ldr	r3, [pc, #28]	; (8001b10 <_sbrk+0x64>)
 8001af4:	681a      	ldr	r2, [r3, #0]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	4413      	add	r3, r2
 8001afa:	4a05      	ldr	r2, [pc, #20]	; (8001b10 <_sbrk+0x64>)
 8001afc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001afe:	68fb      	ldr	r3, [r7, #12]
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	3718      	adds	r7, #24
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	20010000 	.word	0x20010000
 8001b0c:	00000400 	.word	0x00000400
 8001b10:	20000580 	.word	0x20000580
 8001b14:	200017d8 	.word	0x200017d8

08001b18 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b1c:	bf00      	nop
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bc80      	pop	{r7}
 8001b22:	4770      	bx	lr

08001b24 <disp_get_buf_addr>:
};

// ============================================
// ============================================

__forceinline char* const disp_get_buf_addr(DISP_COORDS) { return &disp.buf[disp.cur_screen][DISP_COORDS_FLATTENED]; }
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	460a      	mov	r2, r1
 8001b2e:	71fb      	strb	r3, [r7, #7]
 8001b30:	4613      	mov	r3, r2
 8001b32:	71bb      	strb	r3, [r7, #6]
 8001b34:	4b0d      	ldr	r3, [pc, #52]	; (8001b6c <disp_get_buf_addr+0x48>)
 8001b36:	f893 34b8 	ldrb.w	r3, [r3, #1208]	; 0x4b8
 8001b3a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001b3e:	b2db      	uxtb	r3, r3
 8001b40:	4619      	mov	r1, r3
 8001b42:	79ba      	ldrb	r2, [r7, #6]
 8001b44:	4613      	mov	r3, r2
 8001b46:	011b      	lsls	r3, r3, #4
 8001b48:	1a9b      	subs	r3, r3, r2
 8001b4a:	005b      	lsls	r3, r3, #1
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	79fb      	ldrb	r3, [r7, #7]
 8001b50:	4413      	add	r3, r2
 8001b52:	f44f 7216 	mov.w	r2, #600	; 0x258
 8001b56:	fb01 f202 	mul.w	r2, r1, r2
 8001b5a:	4413      	add	r3, r2
 8001b5c:	4a03      	ldr	r2, [pc, #12]	; (8001b6c <disp_get_buf_addr+0x48>)
 8001b5e:	4413      	add	r3, r2
 8001b60:	4618      	mov	r0, r3
 8001b62:	370c      	adds	r7, #12
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bc80      	pop	{r7}
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	20000584 	.word	0x20000584

08001b70 <disp_init>:
}

// ============================================
// ============================================

void disp_init(void) {
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001b74:	b672      	cpsid	i
}
 8001b76:	bf00      	nop
	__disable_irq();
	LCD_INIT();
 8001b78:	f000 f962 	bl	8001e40 <LCD_INIT>
  __ASM volatile ("cpsie i" : : : "memory");
 8001b7c:	b662      	cpsie	i
}
 8001b7e:	bf00      	nop
	__enable_irq();
	disp.page_last_update_tick = get_tick();
 8001b80:	f000 ffea 	bl	8002b58 <HAL_GetTick>
 8001b84:	4603      	mov	r3, r0
 8001b86:	4a02      	ldr	r2, [pc, #8]	; (8001b90 <disp_init+0x20>)
 8001b88:	f8c2 34b4 	str.w	r3, [r2, #1204]	; 0x4b4
}
 8001b8c:	bf00      	nop
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	20000584 	.word	0x20000584

08001b94 <disp_print_s>:
	strcpy(disp_get_buf_addr(row, col), cur);
}

void disp_print_f(DISP_COORDS, float f) { sprintf(disp_get_buf_addr(row, col), "%f", f); }

void disp_print_s(DISP_COORDS, const char* str) { strcpy(disp_get_buf_addr(row, col), str); }
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b084      	sub	sp, #16
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	603a      	str	r2, [r7, #0]
 8001b9e:	71fb      	strb	r3, [r7, #7]
 8001ba0:	460b      	mov	r3, r1
 8001ba2:	71bb      	strb	r3, [r7, #6]
 8001ba4:	79bb      	ldrb	r3, [r7, #6]
 8001ba6:	73fb      	strb	r3, [r7, #15]
 8001ba8:	79fb      	ldrb	r3, [r7, #7]
 8001baa:	73bb      	strb	r3, [r7, #14]
__forceinline char* const disp_get_buf_addr(DISP_COORDS) { return &disp.buf[disp.cur_screen][DISP_COORDS_FLATTENED]; }
 8001bac:	4b0e      	ldr	r3, [pc, #56]	; (8001be8 <disp_print_s+0x54>)
 8001bae:	f893 34b8 	ldrb.w	r3, [r3, #1208]	; 0x4b8
 8001bb2:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001bb6:	b2db      	uxtb	r3, r3
 8001bb8:	4619      	mov	r1, r3
 8001bba:	7bba      	ldrb	r2, [r7, #14]
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	011b      	lsls	r3, r3, #4
 8001bc0:	1a9b      	subs	r3, r3, r2
 8001bc2:	005b      	lsls	r3, r3, #1
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	7bfb      	ldrb	r3, [r7, #15]
 8001bc8:	4413      	add	r3, r2
 8001bca:	f44f 7216 	mov.w	r2, #600	; 0x258
 8001bce:	fb01 f202 	mul.w	r2, r1, r2
 8001bd2:	4413      	add	r3, r2
 8001bd4:	4a04      	ldr	r2, [pc, #16]	; (8001be8 <disp_print_s+0x54>)
 8001bd6:	4413      	add	r3, r2
void disp_print_s(DISP_COORDS, const char* str) { strcpy(disp_get_buf_addr(row, col), str); }
 8001bd8:	6839      	ldr	r1, [r7, #0]
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f004 ffb4 	bl	8006b48 <strcpy>
 8001be0:	bf00      	nop
 8001be2:	3710      	adds	r7, #16
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	20000584 	.word	0x20000584

08001bec <disp_update>:


void disp_update(void) {
 8001bec:	b5b0      	push	{r4, r5, r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001bf2:	b672      	cpsid	i
}
 8001bf4:	bf00      	nop

	__disable_irq();

	for (u8 r = 0; r < DISP_MAX_ROW; ++r) {
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	71fb      	strb	r3, [r7, #7]
 8001bfa:	e069      	b.n	8001cd0 <disp_update+0xe4>
		for (u8 c = 0; c < DISP_MAX_COL; ++c) {
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	71bb      	strb	r3, [r7, #6]
 8001c00:	e060      	b.n	8001cc4 <disp_update+0xd8>
 8001c02:	79fb      	ldrb	r3, [r7, #7]
 8001c04:	717b      	strb	r3, [r7, #5]
 8001c06:	79bb      	ldrb	r3, [r7, #6]
 8001c08:	713b      	strb	r3, [r7, #4]
	return disp.buf[disp.cur_screen][DISP_COORDS_FLATTENED] != disp.buf[0x01 ^ disp.cur_screen][DISP_COORDS_FLATTENED];
 8001c0a:	4b3e      	ldr	r3, [pc, #248]	; (8001d04 <disp_update+0x118>)
 8001c0c:	f893 34b8 	ldrb.w	r3, [r3, #1208]	; 0x4b8
 8001c10:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001c14:	b2db      	uxtb	r3, r3
 8001c16:	4618      	mov	r0, r3
 8001c18:	793a      	ldrb	r2, [r7, #4]
 8001c1a:	4613      	mov	r3, r2
 8001c1c:	011b      	lsls	r3, r3, #4
 8001c1e:	1a9b      	subs	r3, r3, r2
 8001c20:	005b      	lsls	r3, r3, #1
 8001c22:	461a      	mov	r2, r3
 8001c24:	797b      	ldrb	r3, [r7, #5]
 8001c26:	4413      	add	r3, r2
 8001c28:	4936      	ldr	r1, [pc, #216]	; (8001d04 <disp_update+0x118>)
 8001c2a:	f44f 7216 	mov.w	r2, #600	; 0x258
 8001c2e:	fb00 f202 	mul.w	r2, r0, r2
 8001c32:	440a      	add	r2, r1
 8001c34:	4413      	add	r3, r2
 8001c36:	7819      	ldrb	r1, [r3, #0]
 8001c38:	4b32      	ldr	r3, [pc, #200]	; (8001d04 <disp_update+0x118>)
 8001c3a:	f893 34b8 	ldrb.w	r3, [r3, #1208]	; 0x4b8
 8001c3e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	f083 0301 	eor.w	r3, r3, #1
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	461c      	mov	r4, r3
 8001c4c:	793a      	ldrb	r2, [r7, #4]
 8001c4e:	4613      	mov	r3, r2
 8001c50:	011b      	lsls	r3, r3, #4
 8001c52:	1a9b      	subs	r3, r3, r2
 8001c54:	005b      	lsls	r3, r3, #1
 8001c56:	461a      	mov	r2, r3
 8001c58:	797b      	ldrb	r3, [r7, #5]
 8001c5a:	4413      	add	r3, r2
 8001c5c:	4829      	ldr	r0, [pc, #164]	; (8001d04 <disp_update+0x118>)
 8001c5e:	f44f 7216 	mov.w	r2, #600	; 0x258
 8001c62:	fb04 f202 	mul.w	r2, r4, r2
 8001c66:	4402      	add	r2, r0
 8001c68:	4413      	add	r3, r2
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	4299      	cmp	r1, r3
 8001c6e:	bf14      	ite	ne
 8001c70:	2301      	movne	r3, #1
 8001c72:	2300      	moveq	r3, #0
 8001c74:	b2db      	uxtb	r3, r3
			if (disp_changed(r, c)) {
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d021      	beq.n	8001cbe <disp_update+0xd2>
				// u8 consec_changed = 1;
				// while (c + consec_changed < DISP_MAX_COL && !disp_changed(r, c + consec_changed))
				// 	++consec_changed;
				// LCD_DrawString(c, r, disp_get_buf_addr(r, c));
				LCD_DrawChar(c * WIDTH_EN_CHAR, r * HEIGHT_EN_CHAR,
 8001c7a:	79bb      	ldrb	r3, [r7, #6]
 8001c7c:	b29b      	uxth	r3, r3
 8001c7e:	00db      	lsls	r3, r3, #3
 8001c80:	b298      	uxth	r0, r3
 8001c82:	79fb      	ldrb	r3, [r7, #7]
 8001c84:	b29b      	uxth	r3, r3
 8001c86:	011b      	lsls	r3, r3, #4
 8001c88:	b299      	uxth	r1, r3
							 disp.buf[disp.cur_screen][(u16)r * DISP_MAX_COL + c]);
 8001c8a:	4b1e      	ldr	r3, [pc, #120]	; (8001d04 <disp_update+0x118>)
 8001c8c:	f893 34b8 	ldrb.w	r3, [r3, #1208]	; 0x4b8
 8001c90:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	461d      	mov	r5, r3
 8001c98:	79fa      	ldrb	r2, [r7, #7]
 8001c9a:	4613      	mov	r3, r2
 8001c9c:	011b      	lsls	r3, r3, #4
 8001c9e:	1a9b      	subs	r3, r3, r2
 8001ca0:	005b      	lsls	r3, r3, #1
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	79bb      	ldrb	r3, [r7, #6]
 8001ca6:	4413      	add	r3, r2
				LCD_DrawChar(c * WIDTH_EN_CHAR, r * HEIGHT_EN_CHAR,
 8001ca8:	4c16      	ldr	r4, [pc, #88]	; (8001d04 <disp_update+0x118>)
 8001caa:	f44f 7216 	mov.w	r2, #600	; 0x258
 8001cae:	fb05 f202 	mul.w	r2, r5, r2
 8001cb2:	4422      	add	r2, r4
 8001cb4:	4413      	add	r3, r2
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	461a      	mov	r2, r3
 8001cba:	f000 fc85 	bl	80025c8 <LCD_DrawChar>
		for (u8 c = 0; c < DISP_MAX_COL; ++c) {
 8001cbe:	79bb      	ldrb	r3, [r7, #6]
 8001cc0:	3301      	adds	r3, #1
 8001cc2:	71bb      	strb	r3, [r7, #6]
 8001cc4:	79bb      	ldrb	r3, [r7, #6]
 8001cc6:	2b1d      	cmp	r3, #29
 8001cc8:	d99b      	bls.n	8001c02 <disp_update+0x16>
	for (u8 r = 0; r < DISP_MAX_ROW; ++r) {
 8001cca:	79fb      	ldrb	r3, [r7, #7]
 8001ccc:	3301      	adds	r3, #1
 8001cce:	71fb      	strb	r3, [r7, #7]
 8001cd0:	79fb      	ldrb	r3, [r7, #7]
 8001cd2:	2b13      	cmp	r3, #19
 8001cd4:	d992      	bls.n	8001bfc <disp_update+0x10>
  __ASM volatile ("cpsie i" : : : "memory");
 8001cd6:	b662      	cpsie	i
}
 8001cd8:	bf00      	nop
		}
	}

	__enable_irq();

	disp.cur_screen ^= 1; // toggle screen buffer
 8001cda:	4b0a      	ldr	r3, [pc, #40]	; (8001d04 <disp_update+0x118>)
 8001cdc:	f893 34b8 	ldrb.w	r3, [r3, #1208]	; 0x4b8
 8001ce0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001ce4:	b2db      	uxtb	r3, r3
 8001ce6:	f083 0301 	eor.w	r3, r3, #1
 8001cea:	b2d9      	uxtb	r1, r3
 8001cec:	4a05      	ldr	r2, [pc, #20]	; (8001d04 <disp_update+0x118>)
 8001cee:	f892 34b8 	ldrb.w	r3, [r2, #1208]	; 0x4b8
 8001cf2:	f361 0341 	bfi	r3, r1, #1, #1
 8001cf6:	f882 34b8 	strb.w	r3, [r2, #1208]	; 0x4b8
}
 8001cfa:	bf00      	nop
 8001cfc:	3708      	adds	r7, #8
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bdb0      	pop	{r4, r5, r7, pc}
 8001d02:	bf00      	nop
 8001d04:	20000584 	.word	0x20000584

08001d08 <disp_page>:

static void disp_page(u32 tick) {
 8001d08:	b590      	push	{r4, r7, lr}
 8001d0a:	b085      	sub	sp, #20
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
//	if (tick - disp.page_last_update_tick < 20)
//		return;

	u8 r = 0;
 8001d10:	2300      	movs	r3, #0
 8001d12:	73fb      	strb	r3, [r7, #15]

	disp_print(0, r++, "Test");
 8001d14:	7bfb      	ldrb	r3, [r7, #15]
 8001d16:	1c5a      	adds	r2, r3, #1
 8001d18:	73fa      	strb	r2, [r7, #15]
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	733a      	strb	r2, [r7, #12]
 8001d1e:	72fb      	strb	r3, [r7, #11]
__forceinline char* const disp_get_buf_addr(DISP_COORDS) { return &disp.buf[disp.cur_screen][DISP_COORDS_FLATTENED]; }
 8001d20:	4b2e      	ldr	r3, [pc, #184]	; (8001ddc <disp_page+0xd4>)
 8001d22:	f893 34b8 	ldrb.w	r3, [r3, #1208]	; 0x4b8
 8001d26:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001d2a:	b2db      	uxtb	r3, r3
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	7afa      	ldrb	r2, [r7, #11]
 8001d30:	4613      	mov	r3, r2
 8001d32:	011b      	lsls	r3, r3, #4
 8001d34:	1a9b      	subs	r3, r3, r2
 8001d36:	005b      	lsls	r3, r3, #1
 8001d38:	461a      	mov	r2, r3
 8001d3a:	7b3b      	ldrb	r3, [r7, #12]
 8001d3c:	4413      	add	r3, r2
 8001d3e:	f44f 7216 	mov.w	r2, #600	; 0x258
 8001d42:	fb01 f202 	mul.w	r2, r1, r2
 8001d46:	4413      	add	r3, r2
 8001d48:	4a24      	ldr	r2, [pc, #144]	; (8001ddc <disp_page+0xd4>)
 8001d4a:	4413      	add	r3, r2
	disp_print(0, r++, "Test");
 8001d4c:	4924      	ldr	r1, [pc, #144]	; (8001de0 <disp_page+0xd8>)
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f004 feda 	bl	8006b08 <siprintf>
	disp_print(0, r++, "%lu", get_tick());
 8001d54:	7bfb      	ldrb	r3, [r7, #15]
 8001d56:	1c5a      	adds	r2, r3, #1
 8001d58:	73fa      	strb	r2, [r7, #15]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	73ba      	strb	r2, [r7, #14]
 8001d5e:	737b      	strb	r3, [r7, #13]
__forceinline char* const disp_get_buf_addr(DISP_COORDS) { return &disp.buf[disp.cur_screen][DISP_COORDS_FLATTENED]; }
 8001d60:	4b1e      	ldr	r3, [pc, #120]	; (8001ddc <disp_page+0xd4>)
 8001d62:	f893 34b8 	ldrb.w	r3, [r3, #1208]	; 0x4b8
 8001d66:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001d6a:	b2db      	uxtb	r3, r3
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	7b7a      	ldrb	r2, [r7, #13]
 8001d70:	4613      	mov	r3, r2
 8001d72:	011b      	lsls	r3, r3, #4
 8001d74:	1a9b      	subs	r3, r3, r2
 8001d76:	005b      	lsls	r3, r3, #1
 8001d78:	461a      	mov	r2, r3
 8001d7a:	7bbb      	ldrb	r3, [r7, #14]
 8001d7c:	4413      	add	r3, r2
 8001d7e:	f44f 7216 	mov.w	r2, #600	; 0x258
 8001d82:	fb01 f202 	mul.w	r2, r1, r2
 8001d86:	4413      	add	r3, r2
 8001d88:	4a14      	ldr	r2, [pc, #80]	; (8001ddc <disp_page+0xd4>)
 8001d8a:	189c      	adds	r4, r3, r2
	disp_print(0, r++, "%lu", get_tick());
 8001d8c:	f000 fee4 	bl	8002b58 <HAL_GetTick>
 8001d90:	4603      	mov	r3, r0
 8001d92:	461a      	mov	r2, r3
 8001d94:	4913      	ldr	r1, [pc, #76]	; (8001de4 <disp_page+0xdc>)
 8001d96:	4620      	mov	r0, r4
 8001d98:	f004 feb6 	bl	8006b08 <siprintf>
//	disp_print_i(r++, 0, get_tick());

	switch (disp.cur_page) {
 8001d9c:	4b0f      	ldr	r3, [pc, #60]	; (8001ddc <disp_page+0xd4>)
 8001d9e:	f893 34b0 	ldrb.w	r3, [r3, #1200]	; 0x4b0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d002      	beq.n	8001dac <disp_page+0xa4>
 8001da6:	2b01      	cmp	r3, #1
 8001da8:	d006      	beq.n	8001db8 <disp_page+0xb0>
			disp_print_s(DISP_MAX_COL / 2 - 2, DISP_MAX_ROW - 1, "HOME");
		} break;
		case RH_PAGE: {
			r = rh_controller_page(r);
		} break;
		default: break;
 8001daa:	e00c      	b.n	8001dc6 <disp_page+0xbe>
			disp_print_s(DISP_MAX_COL / 2 - 2, DISP_MAX_ROW - 1, "HOME");
 8001dac:	4a0e      	ldr	r2, [pc, #56]	; (8001de8 <disp_page+0xe0>)
 8001dae:	2113      	movs	r1, #19
 8001db0:	200d      	movs	r0, #13
 8001db2:	f7ff feef 	bl	8001b94 <disp_print_s>
		} break;
 8001db6:	e006      	b.n	8001dc6 <disp_page+0xbe>
			r = rh_controller_page(r);
 8001db8:	7bfb      	ldrb	r3, [r7, #15]
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f000 fc56 	bl	800266c <rh_controller_page>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	73fb      	strb	r3, [r7, #15]
		} break;
 8001dc4:	bf00      	nop
	}

	disp_update();
 8001dc6:	f7ff ff11 	bl	8001bec <disp_update>
	disp.page_last_update_tick = tick;
 8001dca:	4a04      	ldr	r2, [pc, #16]	; (8001ddc <disp_page+0xd4>)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	f8c2 34b4 	str.w	r3, [r2, #1204]	; 0x4b4
}
 8001dd2:	bf00      	nop
 8001dd4:	3714      	adds	r7, #20
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd90      	pop	{r4, r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	20000584 	.word	0x20000584
 8001de0:	08008e94 	.word	0x08008e94
 8001de4:	08008e9c 	.word	0x08008e9c
 8001de8:	08008ea0 	.word	0x08008ea0

08001dec <display_task>:

inline void disp_set_page(Display_Page_t page) { disp.cur_page = page; }

void disp_clear(void) { memset(disp.buf, 0, DISP_MAX_ROW * DISP_MAX_COL); }

void display_task(void const * arguments) {
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b084      	sub	sp, #16
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
	disp_init();
 8001df4:	f7ff febc 	bl	8001b70 <disp_init>
//	osDelay(100);

	u32 last_tick = get_tick();
 8001df8:	f000 feae 	bl	8002b58 <HAL_GetTick>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	60fb      	str	r3, [r7, #12]
	while (1) {
		osDelayUntil(&last_tick, 1);
 8001e00:	f107 030c 	add.w	r3, r7, #12
 8001e04:	2101      	movs	r1, #1
 8001e06:	4618      	mov	r0, r3
 8001e08:	f002 fef0 	bl	8004bec <osDelayUntil>
		disp_page(last_tick);
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7ff ff7a 	bl	8001d08 <disp_page>
//		disp_page(get_tick());
		osDelay(100);
 8001e14:	2064      	movs	r0, #100	; 0x64
 8001e16:	f002 fed5 	bl	8004bc4 <osDelay>
		osDelayUntil(&last_tick, 1);
 8001e1a:	e7f1      	b.n	8001e00 <display_task+0x14>

08001e1c <Delay>:
void LCD_REG_Config(void);
void LCD_FillColor(uint32_t ulAmout_Point, uint16_t usColor);
uint16_t LCD_Read_PixelData(void);


void Delay(__IO uint32_t nCount) {
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
	for (; nCount != 0; nCount--)
 8001e24:	e002      	b.n	8001e2c <Delay+0x10>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	3b01      	subs	r3, #1
 8001e2a:	607b      	str	r3, [r7, #4]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d1f9      	bne.n	8001e26 <Delay+0xa>
		;
}
 8001e32:	bf00      	nop
 8001e34:	bf00      	nop
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bc80      	pop	{r7}
 8001e3c:	4770      	bx	lr
	...

08001e40 <LCD_INIT>:

void LCD_INIT(void) {
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b084      	sub	sp, #16
 8001e44:	af02      	add	r7, sp, #8
 8001e46:	2301      	movs	r3, #1
 8001e48:	71fb      	strb	r3, [r7, #7]
	Delay(0xAFFf << 2);
}


__forceinline void LCD_BackLed_Control(FunctionalState enumState) {
	if (enumState)
 8001e4a:	79fb      	ldrb	r3, [r7, #7]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d006      	beq.n	8001e5e <LCD_INIT+0x1e>
		HAL_GPIO_WritePin(LCD_BK_PORT, LCD_BK_PIN, GPIO_PIN_RESET);
 8001e50:	2200      	movs	r2, #0
 8001e52:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e56:	480e      	ldr	r0, [pc, #56]	; (8001e90 <LCD_INIT+0x50>)
 8001e58:	f001 f920 	bl	800309c <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LCD_BK_PORT, LCD_BK_PIN, GPIO_PIN_SET);
}
 8001e5c:	e005      	b.n	8001e6a <LCD_INIT+0x2a>
		HAL_GPIO_WritePin(LCD_BK_PORT, LCD_BK_PIN, GPIO_PIN_SET);
 8001e5e:	2201      	movs	r2, #1
 8001e60:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e64:	480a      	ldr	r0, [pc, #40]	; (8001e90 <LCD_INIT+0x50>)
 8001e66:	f001 f919 	bl	800309c <HAL_GPIO_WritePin>
}
 8001e6a:	bf00      	nop
	LCD_Rst();
 8001e6c:	f000 f812 	bl	8001e94 <LCD_Rst>
	LCD_REG_Config();
 8001e70:	f000 f828 	bl	8001ec4 <LCD_REG_Config>
	LCD_Clear(0, 0, 240, 320, BACKGROUND);
 8001e74:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e78:	9300      	str	r3, [sp, #0]
 8001e7a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001e7e:	22f0      	movs	r2, #240	; 0xf0
 8001e80:	2100      	movs	r1, #0
 8001e82:	2000      	movs	r0, #0
 8001e84:	f000 fb7c 	bl	8002580 <LCD_Clear>
}
 8001e88:	bf00      	nop
 8001e8a:	3708      	adds	r7, #8
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	40011400 	.word	0x40011400

08001e94 <LCD_Rst>:
void LCD_Rst(void) {
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 8001e98:	2200      	movs	r2, #0
 8001e9a:	2102      	movs	r1, #2
 8001e9c:	4807      	ldr	r0, [pc, #28]	; (8001ebc <LCD_Rst+0x28>)
 8001e9e:	f001 f8fd 	bl	800309c <HAL_GPIO_WritePin>
	Delay(0xAFFf << 2);
 8001ea2:	4807      	ldr	r0, [pc, #28]	; (8001ec0 <LCD_Rst+0x2c>)
 8001ea4:	f7ff ffba 	bl	8001e1c <Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	2102      	movs	r1, #2
 8001eac:	4803      	ldr	r0, [pc, #12]	; (8001ebc <LCD_Rst+0x28>)
 8001eae:	f001 f8f5 	bl	800309c <HAL_GPIO_WritePin>
	Delay(0xAFFf << 2);
 8001eb2:	4803      	ldr	r0, [pc, #12]	; (8001ec0 <LCD_Rst+0x2c>)
 8001eb4:	f7ff ffb2 	bl	8001e1c <Delay>
}
 8001eb8:	bf00      	nop
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	40011800 	.word	0x40011800
 8001ec0:	0002bffc 	.word	0x0002bffc

08001ec4 <LCD_REG_Config>:


__forceinline uint16_t LCD_Read_Data(void) { return (*(__IO uint16_t*)(FSMC_Addr_LCD_DATA)); }


void LCD_REG_Config(void) {
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b0ae      	sub	sp, #184	; 0xb8
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	23cf      	movs	r3, #207	; 0xcf
 8001ecc:	807b      	strh	r3, [r7, #2]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001ece:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001ed2:	887b      	ldrh	r3, [r7, #2]
 8001ed4:	8013      	strh	r3, [r2, #0]
 8001ed6:	bf00      	nop
 8001ed8:	2300      	movs	r3, #0
 8001eda:	80bb      	strh	r3, [r7, #4]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001edc:	4ab4      	ldr	r2, [pc, #720]	; (80021b0 <LCD_REG_Config+0x2ec>)
 8001ede:	88bb      	ldrh	r3, [r7, #4]
 8001ee0:	8013      	strh	r3, [r2, #0]
 8001ee2:	bf00      	nop
 8001ee4:	2381      	movs	r3, #129	; 0x81
 8001ee6:	80fb      	strh	r3, [r7, #6]
 8001ee8:	4ab1      	ldr	r2, [pc, #708]	; (80021b0 <LCD_REG_Config+0x2ec>)
 8001eea:	88fb      	ldrh	r3, [r7, #6]
 8001eec:	8013      	strh	r3, [r2, #0]
 8001eee:	bf00      	nop
 8001ef0:	2330      	movs	r3, #48	; 0x30
 8001ef2:	813b      	strh	r3, [r7, #8]
 8001ef4:	4aae      	ldr	r2, [pc, #696]	; (80021b0 <LCD_REG_Config+0x2ec>)
 8001ef6:	893b      	ldrh	r3, [r7, #8]
 8001ef8:	8013      	strh	r3, [r2, #0]
 8001efa:	bf00      	nop
 8001efc:	23ed      	movs	r3, #237	; 0xed
 8001efe:	817b      	strh	r3, [r7, #10]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001f00:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001f04:	897b      	ldrh	r3, [r7, #10]
 8001f06:	8013      	strh	r3, [r2, #0]
 8001f08:	bf00      	nop
 8001f0a:	2364      	movs	r3, #100	; 0x64
 8001f0c:	81bb      	strh	r3, [r7, #12]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001f0e:	4aa8      	ldr	r2, [pc, #672]	; (80021b0 <LCD_REG_Config+0x2ec>)
 8001f10:	89bb      	ldrh	r3, [r7, #12]
 8001f12:	8013      	strh	r3, [r2, #0]
 8001f14:	bf00      	nop
 8001f16:	2303      	movs	r3, #3
 8001f18:	81fb      	strh	r3, [r7, #14]
 8001f1a:	4aa5      	ldr	r2, [pc, #660]	; (80021b0 <LCD_REG_Config+0x2ec>)
 8001f1c:	89fb      	ldrh	r3, [r7, #14]
 8001f1e:	8013      	strh	r3, [r2, #0]
 8001f20:	bf00      	nop
 8001f22:	2312      	movs	r3, #18
 8001f24:	823b      	strh	r3, [r7, #16]
 8001f26:	4aa2      	ldr	r2, [pc, #648]	; (80021b0 <LCD_REG_Config+0x2ec>)
 8001f28:	8a3b      	ldrh	r3, [r7, #16]
 8001f2a:	8013      	strh	r3, [r2, #0]
 8001f2c:	bf00      	nop
 8001f2e:	2381      	movs	r3, #129	; 0x81
 8001f30:	827b      	strh	r3, [r7, #18]
 8001f32:	4a9f      	ldr	r2, [pc, #636]	; (80021b0 <LCD_REG_Config+0x2ec>)
 8001f34:	8a7b      	ldrh	r3, [r7, #18]
 8001f36:	8013      	strh	r3, [r2, #0]
 8001f38:	bf00      	nop
 8001f3a:	23e8      	movs	r3, #232	; 0xe8
 8001f3c:	82bb      	strh	r3, [r7, #20]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001f3e:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001f42:	8abb      	ldrh	r3, [r7, #20]
 8001f44:	8013      	strh	r3, [r2, #0]
 8001f46:	bf00      	nop
 8001f48:	2385      	movs	r3, #133	; 0x85
 8001f4a:	82fb      	strh	r3, [r7, #22]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001f4c:	4a98      	ldr	r2, [pc, #608]	; (80021b0 <LCD_REG_Config+0x2ec>)
 8001f4e:	8afb      	ldrh	r3, [r7, #22]
 8001f50:	8013      	strh	r3, [r2, #0]
 8001f52:	bf00      	nop
 8001f54:	2310      	movs	r3, #16
 8001f56:	833b      	strh	r3, [r7, #24]
 8001f58:	4a95      	ldr	r2, [pc, #596]	; (80021b0 <LCD_REG_Config+0x2ec>)
 8001f5a:	8b3b      	ldrh	r3, [r7, #24]
 8001f5c:	8013      	strh	r3, [r2, #0]
 8001f5e:	bf00      	nop
 8001f60:	2378      	movs	r3, #120	; 0x78
 8001f62:	837b      	strh	r3, [r7, #26]
 8001f64:	4a92      	ldr	r2, [pc, #584]	; (80021b0 <LCD_REG_Config+0x2ec>)
 8001f66:	8b7b      	ldrh	r3, [r7, #26]
 8001f68:	8013      	strh	r3, [r2, #0]
 8001f6a:	bf00      	nop
 8001f6c:	23cb      	movs	r3, #203	; 0xcb
 8001f6e:	83bb      	strh	r3, [r7, #28]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001f70:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001f74:	8bbb      	ldrh	r3, [r7, #28]
 8001f76:	8013      	strh	r3, [r2, #0]
 8001f78:	bf00      	nop
 8001f7a:	2339      	movs	r3, #57	; 0x39
 8001f7c:	83fb      	strh	r3, [r7, #30]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001f7e:	4a8c      	ldr	r2, [pc, #560]	; (80021b0 <LCD_REG_Config+0x2ec>)
 8001f80:	8bfb      	ldrh	r3, [r7, #30]
 8001f82:	8013      	strh	r3, [r2, #0]
 8001f84:	bf00      	nop
 8001f86:	232c      	movs	r3, #44	; 0x2c
 8001f88:	843b      	strh	r3, [r7, #32]
 8001f8a:	4a89      	ldr	r2, [pc, #548]	; (80021b0 <LCD_REG_Config+0x2ec>)
 8001f8c:	8c3b      	ldrh	r3, [r7, #32]
 8001f8e:	8013      	strh	r3, [r2, #0]
 8001f90:	bf00      	nop
 8001f92:	2300      	movs	r3, #0
 8001f94:	847b      	strh	r3, [r7, #34]	; 0x22
 8001f96:	4a86      	ldr	r2, [pc, #536]	; (80021b0 <LCD_REG_Config+0x2ec>)
 8001f98:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001f9a:	8013      	strh	r3, [r2, #0]
 8001f9c:	bf00      	nop
 8001f9e:	2334      	movs	r3, #52	; 0x34
 8001fa0:	84bb      	strh	r3, [r7, #36]	; 0x24
 8001fa2:	4a83      	ldr	r2, [pc, #524]	; (80021b0 <LCD_REG_Config+0x2ec>)
 8001fa4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001fa6:	8013      	strh	r3, [r2, #0]
 8001fa8:	bf00      	nop
 8001faa:	2302      	movs	r3, #2
 8001fac:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001fae:	4a80      	ldr	r2, [pc, #512]	; (80021b0 <LCD_REG_Config+0x2ec>)
 8001fb0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001fb2:	8013      	strh	r3, [r2, #0]
 8001fb4:	bf00      	nop
 8001fb6:	23f7      	movs	r3, #247	; 0xf7
 8001fb8:	853b      	strh	r3, [r7, #40]	; 0x28
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001fba:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001fbe:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001fc0:	8013      	strh	r3, [r2, #0]
 8001fc2:	bf00      	nop
 8001fc4:	2320      	movs	r3, #32
 8001fc6:	857b      	strh	r3, [r7, #42]	; 0x2a
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001fc8:	4a79      	ldr	r2, [pc, #484]	; (80021b0 <LCD_REG_Config+0x2ec>)
 8001fca:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001fcc:	8013      	strh	r3, [r2, #0]
 8001fce:	bf00      	nop
 8001fd0:	23ea      	movs	r3, #234	; 0xea
 8001fd2:	85bb      	strh	r3, [r7, #44]	; 0x2c
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001fd4:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001fd8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001fda:	8013      	strh	r3, [r2, #0]
 8001fdc:	bf00      	nop
 8001fde:	2300      	movs	r3, #0
 8001fe0:	85fb      	strh	r3, [r7, #46]	; 0x2e
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001fe2:	4a73      	ldr	r2, [pc, #460]	; (80021b0 <LCD_REG_Config+0x2ec>)
 8001fe4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001fe6:	8013      	strh	r3, [r2, #0]
 8001fe8:	bf00      	nop
 8001fea:	2300      	movs	r3, #0
 8001fec:	863b      	strh	r3, [r7, #48]	; 0x30
 8001fee:	4a70      	ldr	r2, [pc, #448]	; (80021b0 <LCD_REG_Config+0x2ec>)
 8001ff0:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8001ff2:	8013      	strh	r3, [r2, #0]
 8001ff4:	bf00      	nop
 8001ff6:	23b1      	movs	r3, #177	; 0xb1
 8001ff8:	867b      	strh	r3, [r7, #50]	; 0x32
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001ffa:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001ffe:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002000:	8013      	strh	r3, [r2, #0]
 8002002:	bf00      	nop
 8002004:	2300      	movs	r3, #0
 8002006:	86bb      	strh	r3, [r7, #52]	; 0x34
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8002008:	4a69      	ldr	r2, [pc, #420]	; (80021b0 <LCD_REG_Config+0x2ec>)
 800200a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800200c:	8013      	strh	r3, [r2, #0]
 800200e:	bf00      	nop
 8002010:	231b      	movs	r3, #27
 8002012:	86fb      	strh	r3, [r7, #54]	; 0x36
 8002014:	4a66      	ldr	r2, [pc, #408]	; (80021b0 <LCD_REG_Config+0x2ec>)
 8002016:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002018:	8013      	strh	r3, [r2, #0]
 800201a:	bf00      	nop
 800201c:	23b6      	movs	r3, #182	; 0xb6
 800201e:	873b      	strh	r3, [r7, #56]	; 0x38
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8002020:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8002024:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8002026:	8013      	strh	r3, [r2, #0]
 8002028:	bf00      	nop
 800202a:	230a      	movs	r3, #10
 800202c:	877b      	strh	r3, [r7, #58]	; 0x3a
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 800202e:	4a60      	ldr	r2, [pc, #384]	; (80021b0 <LCD_REG_Config+0x2ec>)
 8002030:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8002032:	8013      	strh	r3, [r2, #0]
 8002034:	bf00      	nop
 8002036:	23a2      	movs	r3, #162	; 0xa2
 8002038:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800203a:	4a5d      	ldr	r2, [pc, #372]	; (80021b0 <LCD_REG_Config+0x2ec>)
 800203c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800203e:	8013      	strh	r3, [r2, #0]
 8002040:	bf00      	nop
 8002042:	23c0      	movs	r3, #192	; 0xc0
 8002044:	87fb      	strh	r3, [r7, #62]	; 0x3e
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8002046:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 800204a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800204c:	8013      	strh	r3, [r2, #0]
 800204e:	bf00      	nop
 8002050:	2335      	movs	r3, #53	; 0x35
 8002052:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8002056:	4a56      	ldr	r2, [pc, #344]	; (80021b0 <LCD_REG_Config+0x2ec>)
 8002058:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800205c:	8013      	strh	r3, [r2, #0]
 800205e:	bf00      	nop
 8002060:	23c1      	movs	r3, #193	; 0xc1
 8002062:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8002066:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 800206a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800206e:	8013      	strh	r3, [r2, #0]
 8002070:	bf00      	nop
 8002072:	2311      	movs	r3, #17
 8002074:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8002078:	4a4d      	ldr	r2, [pc, #308]	; (80021b0 <LCD_REG_Config+0x2ec>)
 800207a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800207e:	8013      	strh	r3, [r2, #0]
 8002080:	bf00      	nop
 8002082:	23c5      	movs	r3, #197	; 0xc5
 8002084:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8002088:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 800208c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8002090:	8013      	strh	r3, [r2, #0]
 8002092:	bf00      	nop
 8002094:	2345      	movs	r3, #69	; 0x45
 8002096:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 800209a:	4a45      	ldr	r2, [pc, #276]	; (80021b0 <LCD_REG_Config+0x2ec>)
 800209c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80020a0:	8013      	strh	r3, [r2, #0]
 80020a2:	bf00      	nop
 80020a4:	2345      	movs	r3, #69	; 0x45
 80020a6:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80020aa:	4a41      	ldr	r2, [pc, #260]	; (80021b0 <LCD_REG_Config+0x2ec>)
 80020ac:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80020b0:	8013      	strh	r3, [r2, #0]
 80020b2:	bf00      	nop
 80020b4:	23c7      	movs	r3, #199	; 0xc7
 80020b6:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80020ba:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80020be:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80020c2:	8013      	strh	r3, [r2, #0]
 80020c4:	bf00      	nop
 80020c6:	23a2      	movs	r3, #162	; 0xa2
 80020c8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80020cc:	4a38      	ldr	r2, [pc, #224]	; (80021b0 <LCD_REG_Config+0x2ec>)
 80020ce:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80020d2:	8013      	strh	r3, [r2, #0]
 80020d4:	bf00      	nop
 80020d6:	23f2      	movs	r3, #242	; 0xf2
 80020d8:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80020dc:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80020e0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80020e4:	8013      	strh	r3, [r2, #0]
 80020e6:	bf00      	nop
 80020e8:	2300      	movs	r3, #0
 80020ea:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80020ee:	4a30      	ldr	r2, [pc, #192]	; (80021b0 <LCD_REG_Config+0x2ec>)
 80020f0:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80020f4:	8013      	strh	r3, [r2, #0]
 80020f6:	bf00      	nop
 80020f8:	2326      	movs	r3, #38	; 0x26
 80020fa:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80020fe:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8002102:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8002106:	8013      	strh	r3, [r2, #0]
 8002108:	bf00      	nop
 800210a:	2301      	movs	r3, #1
 800210c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8002110:	4a27      	ldr	r2, [pc, #156]	; (80021b0 <LCD_REG_Config+0x2ec>)
 8002112:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8002116:	8013      	strh	r3, [r2, #0]
 8002118:	bf00      	nop
 800211a:	23e0      	movs	r3, #224	; 0xe0
 800211c:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8002120:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8002124:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 8002128:	8013      	strh	r3, [r2, #0]
 800212a:	bf00      	nop
 800212c:	230f      	movs	r3, #15
 800212e:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8002132:	4a1f      	ldr	r2, [pc, #124]	; (80021b0 <LCD_REG_Config+0x2ec>)
 8002134:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8002138:	8013      	strh	r3, [r2, #0]
 800213a:	bf00      	nop
 800213c:	2326      	movs	r3, #38	; 0x26
 800213e:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8002142:	4a1b      	ldr	r2, [pc, #108]	; (80021b0 <LCD_REG_Config+0x2ec>)
 8002144:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8002148:	8013      	strh	r3, [r2, #0]
 800214a:	bf00      	nop
 800214c:	2324      	movs	r3, #36	; 0x24
 800214e:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8002152:	4a17      	ldr	r2, [pc, #92]	; (80021b0 <LCD_REG_Config+0x2ec>)
 8002154:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8002158:	8013      	strh	r3, [r2, #0]
 800215a:	bf00      	nop
 800215c:	230b      	movs	r3, #11
 800215e:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
 8002162:	4a13      	ldr	r2, [pc, #76]	; (80021b0 <LCD_REG_Config+0x2ec>)
 8002164:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 8002168:	8013      	strh	r3, [r2, #0]
 800216a:	bf00      	nop
 800216c:	230e      	movs	r3, #14
 800216e:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8002172:	4a0f      	ldr	r2, [pc, #60]	; (80021b0 <LCD_REG_Config+0x2ec>)
 8002174:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8002178:	8013      	strh	r3, [r2, #0]
 800217a:	bf00      	nop
 800217c:	2309      	movs	r3, #9
 800217e:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8002182:	4a0b      	ldr	r2, [pc, #44]	; (80021b0 <LCD_REG_Config+0x2ec>)
 8002184:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002188:	8013      	strh	r3, [r2, #0]
 800218a:	bf00      	nop
 800218c:	2354      	movs	r3, #84	; 0x54
 800218e:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8002192:	4a07      	ldr	r2, [pc, #28]	; (80021b0 <LCD_REG_Config+0x2ec>)
 8002194:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8002198:	8013      	strh	r3, [r2, #0]
 800219a:	bf00      	nop
 800219c:	23a8      	movs	r3, #168	; 0xa8
 800219e:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 80021a2:	4a03      	ldr	r2, [pc, #12]	; (80021b0 <LCD_REG_Config+0x2ec>)
 80021a4:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 80021a8:	8013      	strh	r3, [r2, #0]
 80021aa:	bf00      	nop
 80021ac:	2346      	movs	r3, #70	; 0x46
 80021ae:	e001      	b.n	80021b4 <LCD_REG_Config+0x2f0>
 80021b0:	60020000 	.word	0x60020000
 80021b4:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 80021b8:	4aa1      	ldr	r2, [pc, #644]	; (8002440 <LCD_REG_Config+0x57c>)
 80021ba:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 80021be:	8013      	strh	r3, [r2, #0]
 80021c0:	bf00      	nop
 80021c2:	230c      	movs	r3, #12
 80021c4:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 80021c8:	4a9d      	ldr	r2, [pc, #628]	; (8002440 <LCD_REG_Config+0x57c>)
 80021ca:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80021ce:	8013      	strh	r3, [r2, #0]
 80021d0:	bf00      	nop
 80021d2:	2317      	movs	r3, #23
 80021d4:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
 80021d8:	4a99      	ldr	r2, [pc, #612]	; (8002440 <LCD_REG_Config+0x57c>)
 80021da:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80021de:	8013      	strh	r3, [r2, #0]
 80021e0:	bf00      	nop
 80021e2:	2309      	movs	r3, #9
 80021e4:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
 80021e8:	4a95      	ldr	r2, [pc, #596]	; (8002440 <LCD_REG_Config+0x57c>)
 80021ea:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 80021ee:	8013      	strh	r3, [r2, #0]
 80021f0:	bf00      	nop
 80021f2:	230f      	movs	r3, #15
 80021f4:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
 80021f8:	4a91      	ldr	r2, [pc, #580]	; (8002440 <LCD_REG_Config+0x57c>)
 80021fa:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 80021fe:	8013      	strh	r3, [r2, #0]
 8002200:	bf00      	nop
 8002202:	2307      	movs	r3, #7
 8002204:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
 8002208:	4a8d      	ldr	r2, [pc, #564]	; (8002440 <LCD_REG_Config+0x57c>)
 800220a:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 800220e:	8013      	strh	r3, [r2, #0]
 8002210:	bf00      	nop
 8002212:	2300      	movs	r3, #0
 8002214:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
 8002218:	4a89      	ldr	r2, [pc, #548]	; (8002440 <LCD_REG_Config+0x57c>)
 800221a:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 800221e:	8013      	strh	r3, [r2, #0]
 8002220:	bf00      	nop
 8002222:	23e1      	movs	r3, #225	; 0xe1
 8002224:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8002228:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 800222c:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002230:	8013      	strh	r3, [r2, #0]
 8002232:	bf00      	nop
 8002234:	2300      	movs	r3, #0
 8002236:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 800223a:	4a81      	ldr	r2, [pc, #516]	; (8002440 <LCD_REG_Config+0x57c>)
 800223c:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002240:	8013      	strh	r3, [r2, #0]
 8002242:	bf00      	nop
 8002244:	2319      	movs	r3, #25
 8002246:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 800224a:	4a7d      	ldr	r2, [pc, #500]	; (8002440 <LCD_REG_Config+0x57c>)
 800224c:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002250:	8013      	strh	r3, [r2, #0]
 8002252:	bf00      	nop
 8002254:	231b      	movs	r3, #27
 8002256:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 800225a:	4a79      	ldr	r2, [pc, #484]	; (8002440 <LCD_REG_Config+0x57c>)
 800225c:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002260:	8013      	strh	r3, [r2, #0]
 8002262:	bf00      	nop
 8002264:	2304      	movs	r3, #4
 8002266:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
 800226a:	4a75      	ldr	r2, [pc, #468]	; (8002440 <LCD_REG_Config+0x57c>)
 800226c:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 8002270:	8013      	strh	r3, [r2, #0]
 8002272:	bf00      	nop
 8002274:	2310      	movs	r3, #16
 8002276:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
 800227a:	4a71      	ldr	r2, [pc, #452]	; (8002440 <LCD_REG_Config+0x57c>)
 800227c:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8002280:	8013      	strh	r3, [r2, #0]
 8002282:	bf00      	nop
 8002284:	2307      	movs	r3, #7
 8002286:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
 800228a:	4a6d      	ldr	r2, [pc, #436]	; (8002440 <LCD_REG_Config+0x57c>)
 800228c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8002290:	8013      	strh	r3, [r2, #0]
 8002292:	bf00      	nop
 8002294:	232a      	movs	r3, #42	; 0x2a
 8002296:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
 800229a:	4a69      	ldr	r2, [pc, #420]	; (8002440 <LCD_REG_Config+0x57c>)
 800229c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80022a0:	8013      	strh	r3, [r2, #0]
 80022a2:	bf00      	nop
 80022a4:	2347      	movs	r3, #71	; 0x47
 80022a6:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 80022aa:	4a65      	ldr	r2, [pc, #404]	; (8002440 <LCD_REG_Config+0x57c>)
 80022ac:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 80022b0:	8013      	strh	r3, [r2, #0]
 80022b2:	bf00      	nop
 80022b4:	2339      	movs	r3, #57	; 0x39
 80022b6:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 80022ba:	4a61      	ldr	r2, [pc, #388]	; (8002440 <LCD_REG_Config+0x57c>)
 80022bc:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80022c0:	8013      	strh	r3, [r2, #0]
 80022c2:	bf00      	nop
 80022c4:	2303      	movs	r3, #3
 80022c6:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
 80022ca:	4a5d      	ldr	r2, [pc, #372]	; (8002440 <LCD_REG_Config+0x57c>)
 80022cc:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 80022d0:	8013      	strh	r3, [r2, #0]
 80022d2:	bf00      	nop
 80022d4:	2306      	movs	r3, #6
 80022d6:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 80022da:	4a59      	ldr	r2, [pc, #356]	; (8002440 <LCD_REG_Config+0x57c>)
 80022dc:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80022e0:	8013      	strh	r3, [r2, #0]
 80022e2:	bf00      	nop
 80022e4:	2306      	movs	r3, #6
 80022e6:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
 80022ea:	4a55      	ldr	r2, [pc, #340]	; (8002440 <LCD_REG_Config+0x57c>)
 80022ec:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 80022f0:	8013      	strh	r3, [r2, #0]
 80022f2:	bf00      	nop
 80022f4:	2330      	movs	r3, #48	; 0x30
 80022f6:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
 80022fa:	4a51      	ldr	r2, [pc, #324]	; (8002440 <LCD_REG_Config+0x57c>)
 80022fc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8002300:	8013      	strh	r3, [r2, #0]
 8002302:	bf00      	nop
 8002304:	2338      	movs	r3, #56	; 0x38
 8002306:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 800230a:	4a4d      	ldr	r2, [pc, #308]	; (8002440 <LCD_REG_Config+0x57c>)
 800230c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8002310:	8013      	strh	r3, [r2, #0]
 8002312:	bf00      	nop
 8002314:	230f      	movs	r3, #15
 8002316:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
 800231a:	4a49      	ldr	r2, [pc, #292]	; (8002440 <LCD_REG_Config+0x57c>)
 800231c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8002320:	8013      	strh	r3, [r2, #0]
 8002322:	bf00      	nop
 8002324:	2336      	movs	r3, #54	; 0x36
 8002326:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 800232a:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 800232e:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8002332:	8013      	strh	r3, [r2, #0]
 8002334:	bf00      	nop
 8002336:	23c8      	movs	r3, #200	; 0xc8
 8002338:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 800233c:	4a40      	ldr	r2, [pc, #256]	; (8002440 <LCD_REG_Config+0x57c>)
 800233e:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8002342:	8013      	strh	r3, [r2, #0]
 8002344:	bf00      	nop
 8002346:	232a      	movs	r3, #42	; 0x2a
 8002348:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 800234c:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8002350:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8002354:	8013      	strh	r3, [r2, #0]
 8002356:	bf00      	nop
 8002358:	2300      	movs	r3, #0
 800235a:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 800235e:	4a38      	ldr	r2, [pc, #224]	; (8002440 <LCD_REG_Config+0x57c>)
 8002360:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8002364:	8013      	strh	r3, [r2, #0]
 8002366:	bf00      	nop
 8002368:	2300      	movs	r3, #0
 800236a:	f8a7 30a0 	strh.w	r3, [r7, #160]	; 0xa0
 800236e:	4a34      	ldr	r2, [pc, #208]	; (8002440 <LCD_REG_Config+0x57c>)
 8002370:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 8002374:	8013      	strh	r3, [r2, #0]
 8002376:	bf00      	nop
 8002378:	2300      	movs	r3, #0
 800237a:	f8a7 30a2 	strh.w	r3, [r7, #162]	; 0xa2
 800237e:	4a30      	ldr	r2, [pc, #192]	; (8002440 <LCD_REG_Config+0x57c>)
 8002380:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 8002384:	8013      	strh	r3, [r2, #0]
 8002386:	bf00      	nop
 8002388:	23ef      	movs	r3, #239	; 0xef
 800238a:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
 800238e:	4a2c      	ldr	r2, [pc, #176]	; (8002440 <LCD_REG_Config+0x57c>)
 8002390:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 8002394:	8013      	strh	r3, [r2, #0]
 8002396:	bf00      	nop
 8002398:	232b      	movs	r3, #43	; 0x2b
 800239a:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 800239e:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80023a2:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 80023a6:	8013      	strh	r3, [r2, #0]
 80023a8:	bf00      	nop
 80023aa:	2300      	movs	r3, #0
 80023ac:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80023b0:	4a23      	ldr	r2, [pc, #140]	; (8002440 <LCD_REG_Config+0x57c>)
 80023b2:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 80023b6:	8013      	strh	r3, [r2, #0]
 80023b8:	bf00      	nop
 80023ba:	2300      	movs	r3, #0
 80023bc:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 80023c0:	4a1f      	ldr	r2, [pc, #124]	; (8002440 <LCD_REG_Config+0x57c>)
 80023c2:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80023c6:	8013      	strh	r3, [r2, #0]
 80023c8:	bf00      	nop
 80023ca:	2301      	movs	r3, #1
 80023cc:	f8a7 30ac 	strh.w	r3, [r7, #172]	; 0xac
 80023d0:	4a1b      	ldr	r2, [pc, #108]	; (8002440 <LCD_REG_Config+0x57c>)
 80023d2:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 80023d6:	8013      	strh	r3, [r2, #0]
 80023d8:	bf00      	nop
 80023da:	233f      	movs	r3, #63	; 0x3f
 80023dc:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
 80023e0:	4a17      	ldr	r2, [pc, #92]	; (8002440 <LCD_REG_Config+0x57c>)
 80023e2:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 80023e6:	8013      	strh	r3, [r2, #0]
 80023e8:	bf00      	nop
 80023ea:	233a      	movs	r3, #58	; 0x3a
 80023ec:	f8a7 30b0 	strh.w	r3, [r7, #176]	; 0xb0
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80023f0:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80023f4:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	; 0xb0
 80023f8:	8013      	strh	r3, [r2, #0]
 80023fa:	bf00      	nop
 80023fc:	2355      	movs	r3, #85	; 0x55
 80023fe:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8002402:	4a0f      	ldr	r2, [pc, #60]	; (8002440 <LCD_REG_Config+0x57c>)
 8002404:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8002408:	8013      	strh	r3, [r2, #0]
 800240a:	bf00      	nop
 800240c:	2311      	movs	r3, #17
 800240e:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8002412:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8002416:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 800241a:	8013      	strh	r3, [r2, #0]
 800241c:	bf00      	nop
	LCD_Write_Cmd(0x3a);
	LCD_Write_Data(0x55);

	/* Sleep Out (11h)  */
	LCD_Write_Cmd(0x11);
	Delay(0xAFFf << 2);
 800241e:	4809      	ldr	r0, [pc, #36]	; (8002444 <LCD_REG_Config+0x580>)
 8002420:	f7ff fcfc 	bl	8001e1c <Delay>
 8002424:	2329      	movs	r3, #41	; 0x29
 8002426:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 800242a:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 800242e:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8002432:	8013      	strh	r3, [r2, #0]
 8002434:	bf00      	nop
	DEBUG_DELAY();

	/* Display ON (29h) */
	LCD_Write_Cmd(0x29);
}
 8002436:	bf00      	nop
 8002438:	37b8      	adds	r7, #184	; 0xb8
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	60020000 	.word	0x60020000
 8002444:	0002bffc 	.word	0x0002bffc

08002448 <LCD_OpenWindow>:


void LCD_OpenWindow(uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight) {
 8002448:	b490      	push	{r4, r7}
 800244a:	b088      	sub	sp, #32
 800244c:	af00      	add	r7, sp, #0
 800244e:	4604      	mov	r4, r0
 8002450:	4608      	mov	r0, r1
 8002452:	4611      	mov	r1, r2
 8002454:	461a      	mov	r2, r3
 8002456:	4623      	mov	r3, r4
 8002458:	80fb      	strh	r3, [r7, #6]
 800245a:	4603      	mov	r3, r0
 800245c:	80bb      	strh	r3, [r7, #4]
 800245e:	460b      	mov	r3, r1
 8002460:	807b      	strh	r3, [r7, #2]
 8002462:	4613      	mov	r3, r2
 8002464:	803b      	strh	r3, [r7, #0]
 8002466:	232a      	movs	r3, #42	; 0x2a
 8002468:	81bb      	strh	r3, [r7, #12]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 800246a:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 800246e:	89bb      	ldrh	r3, [r7, #12]
 8002470:	8013      	strh	r3, [r2, #0]
 8002472:	bf00      	nop
	LCD_Write_Cmd(CMD_Set_COLUMN);
	LCD_Write_Data(usCOLUMN >> 8);
 8002474:	88fb      	ldrh	r3, [r7, #6]
 8002476:	0a1b      	lsrs	r3, r3, #8
 8002478:	b29b      	uxth	r3, r3
 800247a:	81fb      	strh	r3, [r7, #14]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 800247c:	4a2b      	ldr	r2, [pc, #172]	; (800252c <LCD_OpenWindow+0xe4>)
 800247e:	89fb      	ldrh	r3, [r7, #14]
 8002480:	8013      	strh	r3, [r2, #0]
 8002482:	bf00      	nop
	LCD_Write_Data(usCOLUMN & 0xff);
 8002484:	88fb      	ldrh	r3, [r7, #6]
 8002486:	b2db      	uxtb	r3, r3
 8002488:	b29b      	uxth	r3, r3
 800248a:	823b      	strh	r3, [r7, #16]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 800248c:	4a27      	ldr	r2, [pc, #156]	; (800252c <LCD_OpenWindow+0xe4>)
 800248e:	8a3b      	ldrh	r3, [r7, #16]
 8002490:	8013      	strh	r3, [r2, #0]
 8002492:	bf00      	nop
	LCD_Write_Data((usCOLUMN + usWidth - 1) >> 8);
 8002494:	88fa      	ldrh	r2, [r7, #6]
 8002496:	887b      	ldrh	r3, [r7, #2]
 8002498:	4413      	add	r3, r2
 800249a:	3b01      	subs	r3, #1
 800249c:	121b      	asrs	r3, r3, #8
 800249e:	b29b      	uxth	r3, r3
 80024a0:	827b      	strh	r3, [r7, #18]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80024a2:	4a22      	ldr	r2, [pc, #136]	; (800252c <LCD_OpenWindow+0xe4>)
 80024a4:	8a7b      	ldrh	r3, [r7, #18]
 80024a6:	8013      	strh	r3, [r2, #0]
 80024a8:	bf00      	nop
	LCD_Write_Data((usCOLUMN + usWidth - 1) & 0xff);
 80024aa:	88fa      	ldrh	r2, [r7, #6]
 80024ac:	887b      	ldrh	r3, [r7, #2]
 80024ae:	4413      	add	r3, r2
 80024b0:	b29b      	uxth	r3, r3
 80024b2:	3b01      	subs	r3, #1
 80024b4:	b29b      	uxth	r3, r3
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	b29b      	uxth	r3, r3
 80024ba:	82bb      	strh	r3, [r7, #20]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80024bc:	4a1b      	ldr	r2, [pc, #108]	; (800252c <LCD_OpenWindow+0xe4>)
 80024be:	8abb      	ldrh	r3, [r7, #20]
 80024c0:	8013      	strh	r3, [r2, #0]
 80024c2:	bf00      	nop
 80024c4:	232b      	movs	r3, #43	; 0x2b
 80024c6:	82fb      	strh	r3, [r7, #22]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80024c8:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80024cc:	8afb      	ldrh	r3, [r7, #22]
 80024ce:	8013      	strh	r3, [r2, #0]
 80024d0:	bf00      	nop

	LCD_Write_Cmd(CMD_Set_PAGE);
	LCD_Write_Data(usPAGE >> 8);
 80024d2:	88bb      	ldrh	r3, [r7, #4]
 80024d4:	0a1b      	lsrs	r3, r3, #8
 80024d6:	b29b      	uxth	r3, r3
 80024d8:	833b      	strh	r3, [r7, #24]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80024da:	4a14      	ldr	r2, [pc, #80]	; (800252c <LCD_OpenWindow+0xe4>)
 80024dc:	8b3b      	ldrh	r3, [r7, #24]
 80024de:	8013      	strh	r3, [r2, #0]
 80024e0:	bf00      	nop
	LCD_Write_Data(usPAGE & 0xff);
 80024e2:	88bb      	ldrh	r3, [r7, #4]
 80024e4:	b2db      	uxtb	r3, r3
 80024e6:	b29b      	uxth	r3, r3
 80024e8:	837b      	strh	r3, [r7, #26]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80024ea:	4a10      	ldr	r2, [pc, #64]	; (800252c <LCD_OpenWindow+0xe4>)
 80024ec:	8b7b      	ldrh	r3, [r7, #26]
 80024ee:	8013      	strh	r3, [r2, #0]
 80024f0:	bf00      	nop
	LCD_Write_Data((usPAGE + usHeight - 1) >> 8);
 80024f2:	88ba      	ldrh	r2, [r7, #4]
 80024f4:	883b      	ldrh	r3, [r7, #0]
 80024f6:	4413      	add	r3, r2
 80024f8:	3b01      	subs	r3, #1
 80024fa:	121b      	asrs	r3, r3, #8
 80024fc:	b29b      	uxth	r3, r3
 80024fe:	83bb      	strh	r3, [r7, #28]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8002500:	4a0a      	ldr	r2, [pc, #40]	; (800252c <LCD_OpenWindow+0xe4>)
 8002502:	8bbb      	ldrh	r3, [r7, #28]
 8002504:	8013      	strh	r3, [r2, #0]
 8002506:	bf00      	nop
	LCD_Write_Data((usPAGE + usHeight - 1) & 0xff);
 8002508:	88ba      	ldrh	r2, [r7, #4]
 800250a:	883b      	ldrh	r3, [r7, #0]
 800250c:	4413      	add	r3, r2
 800250e:	b29b      	uxth	r3, r3
 8002510:	3b01      	subs	r3, #1
 8002512:	b29b      	uxth	r3, r3
 8002514:	b2db      	uxtb	r3, r3
 8002516:	b29b      	uxth	r3, r3
 8002518:	83fb      	strh	r3, [r7, #30]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 800251a:	4a04      	ldr	r2, [pc, #16]	; (800252c <LCD_OpenWindow+0xe4>)
 800251c:	8bfb      	ldrh	r3, [r7, #30]
 800251e:	8013      	strh	r3, [r2, #0]
 8002520:	bf00      	nop
}
 8002522:	bf00      	nop
 8002524:	3720      	adds	r7, #32
 8002526:	46bd      	mov	sp, r7
 8002528:	bc90      	pop	{r4, r7}
 800252a:	4770      	bx	lr
 800252c:	60020000 	.word	0x60020000

08002530 <LCD_FillColor>:


void LCD_FillColor(uint32_t usPoint, uint16_t usColor) {
 8002530:	b480      	push	{r7}
 8002532:	b085      	sub	sp, #20
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	460b      	mov	r3, r1
 800253a:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 800253c:	2300      	movs	r3, #0
 800253e:	60fb      	str	r3, [r7, #12]
 8002540:	232c      	movs	r3, #44	; 0x2c
 8002542:	817b      	strh	r3, [r7, #10]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8002544:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8002548:	897b      	ldrh	r3, [r7, #10]
 800254a:	8013      	strh	r3, [r2, #0]
 800254c:	bf00      	nop

	/* memory write */
	LCD_Write_Cmd(CMD_SetPixel);

	for (i = 0; i < usPoint; i++)
 800254e:	2300      	movs	r3, #0
 8002550:	60fb      	str	r3, [r7, #12]
 8002552:	e008      	b.n	8002566 <LCD_FillColor+0x36>
 8002554:	887b      	ldrh	r3, [r7, #2]
 8002556:	813b      	strh	r3, [r7, #8]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8002558:	4a08      	ldr	r2, [pc, #32]	; (800257c <LCD_FillColor+0x4c>)
 800255a:	893b      	ldrh	r3, [r7, #8]
 800255c:	8013      	strh	r3, [r2, #0]
 800255e:	bf00      	nop
	for (i = 0; i < usPoint; i++)
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	3301      	adds	r3, #1
 8002564:	60fb      	str	r3, [r7, #12]
 8002566:	68fa      	ldr	r2, [r7, #12]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	429a      	cmp	r2, r3
 800256c:	d3f2      	bcc.n	8002554 <LCD_FillColor+0x24>
		LCD_Write_Data(usColor);
}
 800256e:	bf00      	nop
 8002570:	bf00      	nop
 8002572:	3714      	adds	r7, #20
 8002574:	46bd      	mov	sp, r7
 8002576:	bc80      	pop	{r7}
 8002578:	4770      	bx	lr
 800257a:	bf00      	nop
 800257c:	60020000 	.word	0x60020000

08002580 <LCD_Clear>:


void LCD_Clear(uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor) {
 8002580:	b590      	push	{r4, r7, lr}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	4604      	mov	r4, r0
 8002588:	4608      	mov	r0, r1
 800258a:	4611      	mov	r1, r2
 800258c:	461a      	mov	r2, r3
 800258e:	4623      	mov	r3, r4
 8002590:	80fb      	strh	r3, [r7, #6]
 8002592:	4603      	mov	r3, r0
 8002594:	80bb      	strh	r3, [r7, #4]
 8002596:	460b      	mov	r3, r1
 8002598:	807b      	strh	r3, [r7, #2]
 800259a:	4613      	mov	r3, r2
 800259c:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow(usCOLUMN, usPAGE, usWidth, usHeight);
 800259e:	883b      	ldrh	r3, [r7, #0]
 80025a0:	887a      	ldrh	r2, [r7, #2]
 80025a2:	88b9      	ldrh	r1, [r7, #4]
 80025a4:	88f8      	ldrh	r0, [r7, #6]
 80025a6:	f7ff ff4f 	bl	8002448 <LCD_OpenWindow>
	LCD_FillColor(usWidth * usHeight, usColor);
 80025aa:	887b      	ldrh	r3, [r7, #2]
 80025ac:	883a      	ldrh	r2, [r7, #0]
 80025ae:	fb02 f303 	mul.w	r3, r2, r3
 80025b2:	461a      	mov	r2, r3
 80025b4:	8b3b      	ldrh	r3, [r7, #24]
 80025b6:	4619      	mov	r1, r3
 80025b8:	4610      	mov	r0, r2
 80025ba:	f7ff ffb9 	bl	8002530 <LCD_FillColor>
}
 80025be:	bf00      	nop
 80025c0:	370c      	adds	r7, #12
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd90      	pop	{r4, r7, pc}
	...

080025c8 <LCD_DrawChar>:
		}
	}
}


void LCD_DrawChar(uint16_t usC, uint16_t usP, const char cChar) {
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b086      	sub	sp, #24
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	4603      	mov	r3, r0
 80025d0:	80fb      	strh	r3, [r7, #6]
 80025d2:	460b      	mov	r3, r1
 80025d4:	80bb      	strh	r3, [r7, #4]
 80025d6:	4613      	mov	r3, r2
 80025d8:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;


	ucRelativePositon = cChar - ' ';
 80025da:	78fb      	ldrb	r3, [r7, #3]
 80025dc:	3b20      	subs	r3, #32
 80025de:	753b      	strb	r3, [r7, #20]

	LCD_OpenWindow(usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR);
 80025e0:	88b9      	ldrh	r1, [r7, #4]
 80025e2:	88f8      	ldrh	r0, [r7, #6]
 80025e4:	2310      	movs	r3, #16
 80025e6:	2208      	movs	r2, #8
 80025e8:	f7ff ff2e 	bl	8002448 <LCD_OpenWindow>
 80025ec:	232c      	movs	r3, #44	; 0x2c
 80025ee:	827b      	strh	r3, [r7, #18]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80025f0:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80025f4:	8a7b      	ldrh	r3, [r7, #18]
 80025f6:	8013      	strh	r3, [r2, #0]
 80025f8:	bf00      	nop

	LCD_Write_Cmd(CMD_SetPixel);

	for (ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage++) {
 80025fa:	2300      	movs	r3, #0
 80025fc:	75bb      	strb	r3, [r7, #22]
 80025fe:	e028      	b.n	8002652 <LCD_DrawChar+0x8a>
		ucTemp = ucAscii_1608[ucRelativePositon][ucPage];
 8002600:	7d3a      	ldrb	r2, [r7, #20]
 8002602:	7dbb      	ldrb	r3, [r7, #22]
 8002604:	4917      	ldr	r1, [pc, #92]	; (8002664 <LCD_DrawChar+0x9c>)
 8002606:	0112      	lsls	r2, r2, #4
 8002608:	440a      	add	r2, r1
 800260a:	4413      	add	r3, r2
 800260c:	781b      	ldrb	r3, [r3, #0]
 800260e:	75fb      	strb	r3, [r7, #23]

		for (ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn++) {
 8002610:	2300      	movs	r3, #0
 8002612:	757b      	strb	r3, [r7, #21]
 8002614:	e017      	b.n	8002646 <LCD_DrawChar+0x7e>
			if (ucTemp & 0x01)
 8002616:	7dfb      	ldrb	r3, [r7, #23]
 8002618:	f003 0301 	and.w	r3, r3, #1
 800261c:	2b00      	cmp	r3, #0
 800261e:	d005      	beq.n	800262c <LCD_DrawChar+0x64>
 8002620:	231f      	movs	r3, #31
 8002622:	823b      	strh	r3, [r7, #16]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8002624:	4a10      	ldr	r2, [pc, #64]	; (8002668 <LCD_DrawChar+0xa0>)
 8002626:	8a3b      	ldrh	r3, [r7, #16]
 8002628:	8013      	strh	r3, [r2, #0]
 800262a:	e006      	b.n	800263a <LCD_DrawChar+0x72>
 800262c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002630:	81fb      	strh	r3, [r7, #14]
 8002632:	4a0d      	ldr	r2, [pc, #52]	; (8002668 <LCD_DrawChar+0xa0>)
 8002634:	89fb      	ldrh	r3, [r7, #14]
 8002636:	8013      	strh	r3, [r2, #0]
 8002638:	bf00      	nop
				LCD_Write_Data(0x001F);

			else
				LCD_Write_Data(0xFFFF);

			ucTemp >>= 1;
 800263a:	7dfb      	ldrb	r3, [r7, #23]
 800263c:	085b      	lsrs	r3, r3, #1
 800263e:	75fb      	strb	r3, [r7, #23]
		for (ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn++) {
 8002640:	7d7b      	ldrb	r3, [r7, #21]
 8002642:	3301      	adds	r3, #1
 8002644:	757b      	strb	r3, [r7, #21]
 8002646:	7d7b      	ldrb	r3, [r7, #21]
 8002648:	2b07      	cmp	r3, #7
 800264a:	d9e4      	bls.n	8002616 <LCD_DrawChar+0x4e>
	for (ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage++) {
 800264c:	7dbb      	ldrb	r3, [r7, #22]
 800264e:	3301      	adds	r3, #1
 8002650:	75bb      	strb	r3, [r7, #22]
 8002652:	7dbb      	ldrb	r3, [r7, #22]
 8002654:	2b0f      	cmp	r3, #15
 8002656:	d9d3      	bls.n	8002600 <LCD_DrawChar+0x38>
		}
	}
}
 8002658:	bf00      	nop
 800265a:	bf00      	nop
 800265c:	3718      	adds	r7, #24
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	08008eec 	.word	0x08008eec
 8002668:	60020000 	.word	0x60020000

0800266c <rh_controller_page>:

// ============================================ //
// =============== Display Page =============== //
// ============================================ //

u8 rh_controller_page(u8 r) {
 800266c:	b5b0      	push	{r4, r5, r7, lr}
 800266e:	b086      	sub	sp, #24
 8002670:	af04      	add	r7, sp, #16
 8002672:	4603      	mov	r3, r0
 8002674:	71fb      	strb	r3, [r7, #7]
	disp_print(0, r++, "State: %d", rh.state);
 8002676:	79fb      	ldrb	r3, [r7, #7]
 8002678:	1c5a      	adds	r2, r3, #1
 800267a:	71fa      	strb	r2, [r7, #7]
 800267c:	4619      	mov	r1, r3
 800267e:	2000      	movs	r0, #0
 8002680:	f7ff fa50 	bl	8001b24 <disp_get_buf_addr>
 8002684:	4603      	mov	r3, r0
 8002686:	4a14      	ldr	r2, [pc, #80]	; (80026d8 <rh_controller_page+0x6c>)
 8002688:	7812      	ldrb	r2, [r2, #0]
 800268a:	4914      	ldr	r1, [pc, #80]	; (80026dc <rh_controller_page+0x70>)
 800268c:	4618      	mov	r0, r3
 800268e:	f004 fa3b 	bl	8006b08 <siprintf>
	disp_print(0, r++, "Pos: %d, %d, %d, %d, %d", rh.finger[0].pos, rh.finger[1].pos, rh.finger[2].pos,
 8002692:	79fb      	ldrb	r3, [r7, #7]
 8002694:	1c5a      	adds	r2, r3, #1
 8002696:	71fa      	strb	r2, [r7, #7]
 8002698:	4619      	mov	r1, r3
 800269a:	2000      	movs	r0, #0
 800269c:	f7ff fa42 	bl	8001b24 <disp_get_buf_addr>
 80026a0:	4b0d      	ldr	r3, [pc, #52]	; (80026d8 <rh_controller_page+0x6c>)
 80026a2:	785b      	ldrb	r3, [r3, #1]
 80026a4:	461c      	mov	r4, r3
 80026a6:	4b0c      	ldr	r3, [pc, #48]	; (80026d8 <rh_controller_page+0x6c>)
 80026a8:	78db      	ldrb	r3, [r3, #3]
 80026aa:	461d      	mov	r5, r3
 80026ac:	4b0a      	ldr	r3, [pc, #40]	; (80026d8 <rh_controller_page+0x6c>)
 80026ae:	795b      	ldrb	r3, [r3, #5]
 80026b0:	461a      	mov	r2, r3
 80026b2:	4b09      	ldr	r3, [pc, #36]	; (80026d8 <rh_controller_page+0x6c>)
 80026b4:	79db      	ldrb	r3, [r3, #7]
 80026b6:	4619      	mov	r1, r3
 80026b8:	4b07      	ldr	r3, [pc, #28]	; (80026d8 <rh_controller_page+0x6c>)
 80026ba:	7a5b      	ldrb	r3, [r3, #9]
 80026bc:	9302      	str	r3, [sp, #8]
 80026be:	9101      	str	r1, [sp, #4]
 80026c0:	9200      	str	r2, [sp, #0]
 80026c2:	462b      	mov	r3, r5
 80026c4:	4622      	mov	r2, r4
 80026c6:	4906      	ldr	r1, [pc, #24]	; (80026e0 <rh_controller_page+0x74>)
 80026c8:	f004 fa1e 	bl	8006b08 <siprintf>
			   rh.finger[3].pos, rh.finger[4].pos);
	return r;
 80026cc:	79fb      	ldrb	r3, [r7, #7]
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3708      	adds	r7, #8
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bdb0      	pop	{r4, r5, r7, pc}
 80026d6:	bf00      	nop
 80026d8:	20000a40 	.word	0x20000a40
 80026dc:	08008ea8 	.word	0x08008ea8
 80026e0:	08008eb4 	.word	0x08008eb4

080026e4 <clamp>:
	};
	u16 val;
} Short_Bytes_t;


static inline float clamp(float val, float lower, float upper) {
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b084      	sub	sp, #16
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	60f8      	str	r0, [r7, #12]
 80026ec:	60b9      	str	r1, [r7, #8]
 80026ee:	607a      	str	r2, [r7, #4]
	if (val < lower)
 80026f0:	68b9      	ldr	r1, [r7, #8]
 80026f2:	68f8      	ldr	r0, [r7, #12]
 80026f4:	f7fe fce4 	bl	80010c0 <__aeabi_fcmplt>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d001      	beq.n	8002702 <clamp+0x1e>
		return lower;
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	e009      	b.n	8002716 <clamp+0x32>
	else if (val > upper)
 8002702:	6879      	ldr	r1, [r7, #4]
 8002704:	68f8      	ldr	r0, [r7, #12]
 8002706:	f7fe fcf9 	bl	80010fc <__aeabi_fcmpgt>
 800270a:	4603      	mov	r3, r0
 800270c:	2b00      	cmp	r3, #0
 800270e:	d001      	beq.n	8002714 <clamp+0x30>
		return upper;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	e000      	b.n	8002716 <clamp+0x32>
	else
		return val;
 8002714:	68fb      	ldr	r3, [r7, #12]
}
 8002716:	4618      	mov	r0, r3
 8002718:	3710      	adds	r7, #16
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
	...

08002720 <servo_init>:
Servo_Controller_t servo[NUM_SERVOS] = {};

// ====================================================================================================================


void servo_init(void) {
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
	for (u8 servo_id = 0; servo_id < NUM_SERVOS; ++servo_id) {
 8002726:	2300      	movs	r3, #0
 8002728:	71fb      	strb	r3, [r7, #7]
 800272a:	e026      	b.n	800277a <servo_init+0x5a>
		// if (!servo[servo_id].init) {
		servo[servo_id].htim = servo_id / 4 + 2;
 800272c:	79fb      	ldrb	r3, [r7, #7]
 800272e:	089b      	lsrs	r3, r3, #2
 8002730:	b2db      	uxtb	r3, r3
 8002732:	3302      	adds	r3, #2
 8002734:	b2db      	uxtb	r3, r3
 8002736:	79fa      	ldrb	r2, [r7, #7]
 8002738:	f003 0307 	and.w	r3, r3, #7
 800273c:	b2d8      	uxtb	r0, r3
 800273e:	4923      	ldr	r1, [pc, #140]	; (80027cc <servo_init+0xac>)
 8002740:	f811 3032 	ldrb.w	r3, [r1, r2, lsl #3]
 8002744:	f360 0302 	bfi	r3, r0, #0, #3
 8002748:	f801 3032 	strb.w	r3, [r1, r2, lsl #3]
		servo[servo_id].ch = servo_id % 4;
 800274c:	79fa      	ldrb	r2, [r7, #7]
 800274e:	79fb      	ldrb	r3, [r7, #7]
 8002750:	f003 0303 	and.w	r3, r3, #3
 8002754:	b2d8      	uxtb	r0, r3
 8002756:	491d      	ldr	r1, [pc, #116]	; (80027cc <servo_init+0xac>)
 8002758:	f811 3032 	ldrb.w	r3, [r1, r2, lsl #3]
 800275c:	f360 03c4 	bfi	r3, r0, #3, #2
 8002760:	f801 3032 	strb.w	r3, [r1, r2, lsl #3]
		servo[servo_id].init = true;
 8002764:	79fa      	ldrb	r2, [r7, #7]
 8002766:	4919      	ldr	r1, [pc, #100]	; (80027cc <servo_init+0xac>)
 8002768:	f811 3032 	ldrb.w	r3, [r1, r2, lsl #3]
 800276c:	f043 0320 	orr.w	r3, r3, #32
 8002770:	f801 3032 	strb.w	r3, [r1, r2, lsl #3]
	for (u8 servo_id = 0; servo_id < NUM_SERVOS; ++servo_id) {
 8002774:	79fb      	ldrb	r3, [r7, #7]
 8002776:	3301      	adds	r3, #1
 8002778:	71fb      	strb	r3, [r7, #7]
 800277a:	79fb      	ldrb	r3, [r7, #7]
 800277c:	2b04      	cmp	r3, #4
 800277e:	d9d5      	bls.n	800272c <servo_init+0xc>
		// }
	}

	TIM2->PSC = SERVO_PSC;
 8002780:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002784:	2200      	movs	r2, #0
 8002786:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = SERVO_ARR;
 8002788:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800278c:	2200      	movs	r2, #0
 800278e:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM3->PSC = SERVO_PSC;
 8002790:	4b0f      	ldr	r3, [pc, #60]	; (80027d0 <servo_init+0xb0>)
 8002792:	2200      	movs	r2, #0
 8002794:	629a      	str	r2, [r3, #40]	; 0x28
	TIM3->ARR = SERVO_ARR;
 8002796:	4b0e      	ldr	r3, [pc, #56]	; (80027d0 <servo_init+0xb0>)
 8002798:	2200      	movs	r2, #0
 800279a:	62da      	str	r2, [r3, #44]	; 0x2c

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800279c:	2100      	movs	r1, #0
 800279e:	480d      	ldr	r0, [pc, #52]	; (80027d4 <servo_init+0xb4>)
 80027a0:	f001 fa14 	bl	8003bcc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80027a4:	2104      	movs	r1, #4
 80027a6:	480b      	ldr	r0, [pc, #44]	; (80027d4 <servo_init+0xb4>)
 80027a8:	f001 fa10 	bl	8003bcc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80027ac:	2108      	movs	r1, #8
 80027ae:	4809      	ldr	r0, [pc, #36]	; (80027d4 <servo_init+0xb4>)
 80027b0:	f001 fa0c 	bl	8003bcc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80027b4:	210c      	movs	r1, #12
 80027b6:	4807      	ldr	r0, [pc, #28]	; (80027d4 <servo_init+0xb4>)
 80027b8:	f001 fa08 	bl	8003bcc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80027bc:	2100      	movs	r1, #0
 80027be:	4806      	ldr	r0, [pc, #24]	; (80027d8 <servo_init+0xb8>)
 80027c0:	f001 fa04 	bl	8003bcc <HAL_TIM_PWM_Start>
}
 80027c4:	bf00      	nop
 80027c6:	3708      	adds	r7, #8
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	20000a4c 	.word	0x20000a4c
 80027d0:	40000400 	.word	0x40000400
 80027d4:	20000450 	.word	0x20000450
 80027d8:	20000498 	.word	0x20000498

080027dc <servo_apply>:
//	servo[servo_id].last_set_pos_tick = get_tick();
}

inline i8 servo_get_pos(u8 servo_id) { return servo[servo_id].cur; }

inline void servo_apply(void) {
 80027dc:	b590      	push	{r4, r7, lr}
 80027de:	b087      	sub	sp, #28
 80027e0:	af00      	add	r7, sp, #0
	u32 tick = get_tick();
 80027e2:	f000 f9b9 	bl	8002b58 <HAL_GetTick>
 80027e6:	6138      	str	r0, [r7, #16]
	TIM_TypeDef* tim;
	u32 ccr;

	for (u8 servo_id = 0; servo_id < NUM_SERVOS; ++servo_id) {
 80027e8:	2300      	movs	r3, #0
 80027ea:	75fb      	strb	r3, [r7, #23]
 80027ec:	e060      	b.n	80028b0 <servo_apply+0xd4>
		tim = servo_get_tim(servo[servo_id].htim);
 80027ee:	7dfb      	ldrb	r3, [r7, #23]
 80027f0:	4a33      	ldr	r2, [pc, #204]	; (80028c0 <servo_apply+0xe4>)
 80027f2:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80027f6:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	71fb      	strb	r3, [r7, #7]
__forceinline TIM_TypeDef* servo_get_tim(u8 tid) { return (tid == 2) ? TIM2 : TIM3; }
 80027fe:	79fb      	ldrb	r3, [r7, #7]
 8002800:	2b02      	cmp	r3, #2
 8002802:	d102      	bne.n	800280a <servo_apply+0x2e>
 8002804:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002808:	e000      	b.n	800280c <servo_apply+0x30>
 800280a:	4b2e      	ldr	r3, [pc, #184]	; (80028c4 <servo_apply+0xe8>)
		tim = servo_get_tim(servo[servo_id].htim);
 800280c:	60fb      	str	r3, [r7, #12]
		ccr = servo_pos_to_ccr(servo[servo_id].tar_pos);
 800280e:	7dfb      	ldrb	r3, [r7, #23]
 8002810:	4a2b      	ldr	r2, [pc, #172]	; (80028c0 <servo_apply+0xe4>)
 8002812:	00db      	lsls	r3, r3, #3
 8002814:	4413      	add	r3, r2
 8002816:	78db      	ldrb	r3, [r3, #3]
 8002818:	4618      	mov	r0, r3
 800281a:	f7fe fa5b 	bl	8000cd4 <__aeabi_ui2f>
 800281e:	4603      	mov	r3, r0
 8002820:	4929      	ldr	r1, [pc, #164]	; (80028c8 <servo_apply+0xec>)
 8002822:	4618      	mov	r0, r3
 8002824:	f7fe fb62 	bl	8000eec <__aeabi_fdiv>
 8002828:	4603      	mov	r3, r0
 800282a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800282e:	4618      	mov	r0, r3
 8002830:	f7fe faa8 	bl	8000d84 <__aeabi_fmul>
 8002834:	4603      	mov	r3, r0
 8002836:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800283a:	4618      	mov	r0, r3
 800283c:	f7fe f99a 	bl	8000b74 <__addsf3>
 8002840:	4603      	mov	r3, r0
 8002842:	461c      	mov	r4, r3
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002848:	4618      	mov	r0, r3
 800284a:	f7fe fa43 	bl	8000cd4 <__aeabi_ui2f>
 800284e:	4603      	mov	r3, r0
 8002850:	4619      	mov	r1, r3
 8002852:	4620      	mov	r0, r4
 8002854:	f7fe fa96 	bl	8000d84 <__aeabi_fmul>
 8002858:	4603      	mov	r3, r0
 800285a:	4618      	mov	r0, r3
 800285c:	f7fe fc58 	bl	8001110 <__aeabi_f2uiz>
 8002860:	4603      	mov	r3, r0
 8002862:	60bb      	str	r3, [r7, #8]

		switch (servo[servo_id].ch) {
 8002864:	7dfb      	ldrb	r3, [r7, #23]
 8002866:	4a16      	ldr	r2, [pc, #88]	; (80028c0 <servo_apply+0xe4>)
 8002868:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 800286c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8002870:	b2db      	uxtb	r3, r3
 8002872:	2b03      	cmp	r3, #3
 8002874:	d00e      	beq.n	8002894 <servo_apply+0xb8>
 8002876:	2b03      	cmp	r3, #3
 8002878:	dc10      	bgt.n	800289c <servo_apply+0xc0>
 800287a:	2b01      	cmp	r3, #1
 800287c:	d002      	beq.n	8002884 <servo_apply+0xa8>
 800287e:	2b02      	cmp	r3, #2
 8002880:	d004      	beq.n	800288c <servo_apply+0xb0>
			case 1: tim->CCR1 = ccr; break;
			case 2: tim->CCR2 = ccr; break;
			case 3: tim->CCR3 = ccr; break;
			case 4: tim->CCR4 = ccr; break;
			default: break;
 8002882:	e00b      	b.n	800289c <servo_apply+0xc0>
			case 1: tim->CCR1 = ccr; break;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	68ba      	ldr	r2, [r7, #8]
 8002888:	635a      	str	r2, [r3, #52]	; 0x34
 800288a:	e008      	b.n	800289e <servo_apply+0xc2>
			case 2: tim->CCR2 = ccr; break;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	68ba      	ldr	r2, [r7, #8]
 8002890:	639a      	str	r2, [r3, #56]	; 0x38
 8002892:	e004      	b.n	800289e <servo_apply+0xc2>
			case 3: tim->CCR3 = ccr; break;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	68ba      	ldr	r2, [r7, #8]
 8002898:	63da      	str	r2, [r3, #60]	; 0x3c
 800289a:	e000      	b.n	800289e <servo_apply+0xc2>
			default: break;
 800289c:	bf00      	nop
		}

		_s.last_apply_tick = tick;
 800289e:	7dfb      	ldrb	r3, [r7, #23]
 80028a0:	4a07      	ldr	r2, [pc, #28]	; (80028c0 <servo_apply+0xe4>)
 80028a2:	00db      	lsls	r3, r3, #3
 80028a4:	4413      	add	r3, r2
 80028a6:	693a      	ldr	r2, [r7, #16]
 80028a8:	605a      	str	r2, [r3, #4]
	for (u8 servo_id = 0; servo_id < NUM_SERVOS; ++servo_id) {
 80028aa:	7dfb      	ldrb	r3, [r7, #23]
 80028ac:	3301      	adds	r3, #1
 80028ae:	75fb      	strb	r3, [r7, #23]
 80028b0:	7dfb      	ldrb	r3, [r7, #23]
 80028b2:	2b04      	cmp	r3, #4
 80028b4:	d99b      	bls.n	80027ee <servo_apply+0x12>
	}
}
 80028b6:	bf00      	nop
 80028b8:	bf00      	nop
 80028ba:	371c      	adds	r7, #28
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd90      	pop	{r4, r7, pc}
 80028c0:	20000a4c 	.word	0x20000a4c
 80028c4:	40000400 	.word	0x40000400
 80028c8:	437f0000 	.word	0x437f0000

080028cc <servo_update>:

void servo_update(u32 tick) {
 80028cc:	b5b0      	push	{r4, r5, r7, lr}
 80028ce:	b084      	sub	sp, #16
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
	u32 dt;
	for (u8 servo_id; servo_id < NUM_SERVOS; ++servo_id) {
 80028d4:	e066      	b.n	80029a4 <servo_update+0xd8>
		dt = tick - _s.last_apply_tick;
 80028d6:	7bfb      	ldrb	r3, [r7, #15]
 80028d8:	4a36      	ldr	r2, [pc, #216]	; (80029b4 <servo_update+0xe8>)
 80028da:	00db      	lsls	r3, r3, #3
 80028dc:	4413      	add	r3, r2
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	687a      	ldr	r2, [r7, #4]
 80028e2:	1ad3      	subs	r3, r2, r3
 80028e4:	60bb      	str	r3, [r7, #8]

		_s.prev = _s.cur;
 80028e6:	7bfb      	ldrb	r3, [r7, #15]
 80028e8:	7bfa      	ldrb	r2, [r7, #15]
 80028ea:	4932      	ldr	r1, [pc, #200]	; (80029b4 <servo_update+0xe8>)
 80028ec:	00db      	lsls	r3, r3, #3
 80028ee:	440b      	add	r3, r1
 80028f0:	7858      	ldrb	r0, [r3, #1]
 80028f2:	4930      	ldr	r1, [pc, #192]	; (80029b4 <servo_update+0xe8>)
 80028f4:	00d3      	lsls	r3, r2, #3
 80028f6:	440b      	add	r3, r1
 80028f8:	4602      	mov	r2, r0
 80028fa:	709a      	strb	r2, [r3, #2]
		_s.cur = clamp((float)_s.cur + dt * SERVO_SPEED * ((_s.tar_pos > _s.cur) ? 1 : -1), _s.cur, _s.tar_pos);
 80028fc:	7bfb      	ldrb	r3, [r7, #15]
 80028fe:	4a2d      	ldr	r2, [pc, #180]	; (80029b4 <servo_update+0xe8>)
 8002900:	00db      	lsls	r3, r3, #3
 8002902:	4413      	add	r3, r2
 8002904:	785b      	ldrb	r3, [r3, #1]
 8002906:	4618      	mov	r0, r3
 8002908:	f7fe f9e4 	bl	8000cd4 <__aeabi_ui2f>
 800290c:	4604      	mov	r4, r0
 800290e:	68b8      	ldr	r0, [r7, #8]
 8002910:	f7fe f9e0 	bl	8000cd4 <__aeabi_ui2f>
 8002914:	4603      	mov	r3, r0
 8002916:	4928      	ldr	r1, [pc, #160]	; (80029b8 <servo_update+0xec>)
 8002918:	4618      	mov	r0, r3
 800291a:	f7fe fa33 	bl	8000d84 <__aeabi_fmul>
 800291e:	4603      	mov	r3, r0
 8002920:	4618      	mov	r0, r3
 8002922:	7bfb      	ldrb	r3, [r7, #15]
 8002924:	4a23      	ldr	r2, [pc, #140]	; (80029b4 <servo_update+0xe8>)
 8002926:	00db      	lsls	r3, r3, #3
 8002928:	4413      	add	r3, r2
 800292a:	78da      	ldrb	r2, [r3, #3]
 800292c:	7bfb      	ldrb	r3, [r7, #15]
 800292e:	4921      	ldr	r1, [pc, #132]	; (80029b4 <servo_update+0xe8>)
 8002930:	00db      	lsls	r3, r3, #3
 8002932:	440b      	add	r3, r1
 8002934:	785b      	ldrb	r3, [r3, #1]
 8002936:	429a      	cmp	r2, r3
 8002938:	d902      	bls.n	8002940 <servo_update+0x74>
 800293a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800293e:	e000      	b.n	8002942 <servo_update+0x76>
 8002940:	4b1e      	ldr	r3, [pc, #120]	; (80029bc <servo_update+0xf0>)
 8002942:	4601      	mov	r1, r0
 8002944:	4618      	mov	r0, r3
 8002946:	f7fe fa1d 	bl	8000d84 <__aeabi_fmul>
 800294a:	4603      	mov	r3, r0
 800294c:	4619      	mov	r1, r3
 800294e:	4620      	mov	r0, r4
 8002950:	f7fe f910 	bl	8000b74 <__addsf3>
 8002954:	4603      	mov	r3, r0
 8002956:	461d      	mov	r5, r3
 8002958:	7bfb      	ldrb	r3, [r7, #15]
 800295a:	4a16      	ldr	r2, [pc, #88]	; (80029b4 <servo_update+0xe8>)
 800295c:	00db      	lsls	r3, r3, #3
 800295e:	4413      	add	r3, r2
 8002960:	785b      	ldrb	r3, [r3, #1]
 8002962:	4618      	mov	r0, r3
 8002964:	f7fe f9b6 	bl	8000cd4 <__aeabi_ui2f>
 8002968:	4604      	mov	r4, r0
 800296a:	7bfb      	ldrb	r3, [r7, #15]
 800296c:	4a11      	ldr	r2, [pc, #68]	; (80029b4 <servo_update+0xe8>)
 800296e:	00db      	lsls	r3, r3, #3
 8002970:	4413      	add	r3, r2
 8002972:	78db      	ldrb	r3, [r3, #3]
 8002974:	4618      	mov	r0, r3
 8002976:	f7fe f9ad 	bl	8000cd4 <__aeabi_ui2f>
 800297a:	4603      	mov	r3, r0
 800297c:	461a      	mov	r2, r3
 800297e:	4621      	mov	r1, r4
 8002980:	4628      	mov	r0, r5
 8002982:	f7ff feaf 	bl	80026e4 <clamp>
 8002986:	4603      	mov	r3, r0
 8002988:	7bfc      	ldrb	r4, [r7, #15]
 800298a:	4618      	mov	r0, r3
 800298c:	f7fe fbc0 	bl	8001110 <__aeabi_f2uiz>
 8002990:	4603      	mov	r3, r0
 8002992:	b2d9      	uxtb	r1, r3
 8002994:	4a07      	ldr	r2, [pc, #28]	; (80029b4 <servo_update+0xe8>)
 8002996:	00e3      	lsls	r3, r4, #3
 8002998:	4413      	add	r3, r2
 800299a:	460a      	mov	r2, r1
 800299c:	705a      	strb	r2, [r3, #1]
	for (u8 servo_id; servo_id < NUM_SERVOS; ++servo_id) {
 800299e:	7bfb      	ldrb	r3, [r7, #15]
 80029a0:	3301      	adds	r3, #1
 80029a2:	73fb      	strb	r3, [r7, #15]
 80029a4:	7bfb      	ldrb	r3, [r7, #15]
 80029a6:	2b04      	cmp	r3, #4
 80029a8:	d995      	bls.n	80028d6 <servo_update+0xa>
		//	servo[servo_id].cur = (float)servo[servo_id].prev * (dt) + (float)servo[servo_id].tar_pos * (dt);
	}
}
 80029aa:	bf00      	nop
 80029ac:	bf00      	nop
 80029ae:	3710      	adds	r7, #16
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bdb0      	pop	{r4, r5, r7, pc}
 80029b4:	20000a4c 	.word	0x20000a4c
 80029b8:	41200000 	.word	0x41200000
 80029bc:	bf800000 	.word	0xbf800000

080029c0 <servo_task>:

void servo_task(void* const args) {
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b084      	sub	sp, #16
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
	servo_init();
 80029c8:	f7ff feaa 	bl	8002720 <servo_init>

	u32 tick = get_tick();
 80029cc:	f000 f8c4 	bl	8002b58 <HAL_GetTick>
 80029d0:	60f8      	str	r0, [r7, #12]
	while (1) {
		servo_apply();
 80029d2:	f7ff ff03 	bl	80027dc <servo_apply>
		servo_update(get_tick());
 80029d6:	f000 f8bf 	bl	8002b58 <HAL_GetTick>
 80029da:	4603      	mov	r3, r0
 80029dc:	4618      	mov	r0, r3
 80029de:	f7ff ff75 	bl	80028cc <servo_update>
		osDelay(4);
 80029e2:	2004      	movs	r0, #4
 80029e4:	f002 f8ee 	bl	8004bc4 <osDelay>
		servo_apply();
 80029e8:	e7f3      	b.n	80029d2 <servo_task+0x12>
	...

080029ec <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80029ec:	f7ff f894 	bl	8001b18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80029f0:	480b      	ldr	r0, [pc, #44]	; (8002a20 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80029f2:	490c      	ldr	r1, [pc, #48]	; (8002a24 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80029f4:	4a0c      	ldr	r2, [pc, #48]	; (8002a28 <LoopFillZerobss+0x16>)
  movs r3, #0
 80029f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029f8:	e002      	b.n	8002a00 <LoopCopyDataInit>

080029fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029fe:	3304      	adds	r3, #4

08002a00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a04:	d3f9      	bcc.n	80029fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a06:	4a09      	ldr	r2, [pc, #36]	; (8002a2c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002a08:	4c09      	ldr	r4, [pc, #36]	; (8002a30 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002a0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a0c:	e001      	b.n	8002a12 <LoopFillZerobss>

08002a0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a10:	3204      	adds	r2, #4

08002a12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a14:	d3fb      	bcc.n	8002a0e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002a16:	f003 fae9 	bl	8005fec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002a1a:	f7fe fbb1 	bl	8001180 <main>
  bx lr
 8002a1e:	4770      	bx	lr
  ldr r0, =_sdata
 8002a20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a24:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002a28:	080098d4 	.word	0x080098d4
  ldr r2, =_sbss
 8002a2c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002a30:	200017d8 	.word	0x200017d8

08002a34 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002a34:	e7fe      	b.n	8002a34 <ADC1_2_IRQHandler>

08002a36 <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 8002a36:	b480      	push	{r7}
 8002a38:	b083      	sub	sp, #12
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	6078      	str	r0, [r7, #4]
  /* Replace with your implementation */
}
 8002a3e:	bf00      	nop
 8002a40:	370c      	adds	r7, #12
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bc80      	pop	{r7}
 8002a46:	4770      	bx	lr

08002a48 <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  /* Replace with your implementation */
}
 8002a50:	bf00      	nop
 8002a52:	370c      	adds	r7, #12
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bc80      	pop	{r7}
 8002a58:	4770      	bx	lr

08002a5a <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8002a5a:	b480      	push	{r7}
 8002a5c:	b083      	sub	sp, #12
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	6078      	str	r0, [r7, #4]
  /* Replace with your implementation */
}
 8002a62:	bf00      	nop
 8002a64:	370c      	adds	r7, #12
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bc80      	pop	{r7}
 8002a6a:	4770      	bx	lr

08002a6c <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b082      	sub	sp, #8
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d105      	bne.n	8002a86 <__retarget_lock_init_recursive+0x1a>
  {
    errno = EINVAL;
 8002a7a:	f003 fab1 	bl	8005fe0 <__errno>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2216      	movs	r2, #22
 8002a82:	601a      	str	r2, [r3, #0]
    return;
 8002a84:	e015      	b.n	8002ab2 <__retarget_lock_init_recursive+0x46>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 8002a86:	2000      	movs	r0, #0
 8002a88:	f003 fad4 	bl	8006034 <malloc>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	461a      	mov	r2, r3
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d005      	beq.n	8002aa8 <__retarget_lock_init_recursive+0x3c>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f7ff ffc8 	bl	8002a36 <stm32_lock_init>
    return;
 8002aa6:	e004      	b.n	8002ab2 <__retarget_lock_init_recursive+0x46>
  __ASM volatile ("cpsid i" : : : "memory");
 8002aa8:	b672      	cpsid	i
}
 8002aaa:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 8002aac:	f7fe fdf2 	bl	8001694 <Error_Handler>
 8002ab0:	e7fe      	b.n	8002ab0 <__retarget_lock_init_recursive+0x44>
}
 8002ab2:	3708      	adds	r7, #8
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}

08002ab8 <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b082      	sub	sp, #8
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d104      	bne.n	8002ad0 <__retarget_lock_acquire_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8002ac6:	b672      	cpsid	i
}
 8002ac8:	bf00      	nop
 8002aca:	f7fe fde3 	bl	8001694 <Error_Handler>
 8002ace:	e7fe      	b.n	8002ace <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f7ff ffb8 	bl	8002a48 <stm32_lock_acquire>
}
 8002ad8:	bf00      	nop
 8002ada:	3708      	adds	r7, #8
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}

08002ae0 <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d104      	bne.n	8002af8 <__retarget_lock_release_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8002aee:	b672      	cpsid	i
}
 8002af0:	bf00      	nop
 8002af2:	f7fe fdcf 	bl	8001694 <Error_Handler>
 8002af6:	e7fe      	b.n	8002af6 <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	4618      	mov	r0, r3
 8002afc:	f7ff ffad 	bl	8002a5a <stm32_lock_release>
}
 8002b00:	bf00      	nop
 8002b02:	3708      	adds	r7, #8
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}

08002b08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b0c:	4b08      	ldr	r3, [pc, #32]	; (8002b30 <HAL_Init+0x28>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a07      	ldr	r2, [pc, #28]	; (8002b30 <HAL_Init+0x28>)
 8002b12:	f043 0310 	orr.w	r3, r3, #16
 8002b16:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b18:	2003      	movs	r0, #3
 8002b1a:	f000 f8f5 	bl	8002d08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b1e:	200f      	movs	r0, #15
 8002b20:	f7fe fec4 	bl	80018ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b24:	f7fe fdbc 	bl	80016a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b28:	2300      	movs	r3, #0
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	40022000 	.word	0x40022000

08002b34 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b34:	b480      	push	{r7}
 8002b36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b38:	4b05      	ldr	r3, [pc, #20]	; (8002b50 <HAL_IncTick+0x1c>)
 8002b3a:	781b      	ldrb	r3, [r3, #0]
 8002b3c:	461a      	mov	r2, r3
 8002b3e:	4b05      	ldr	r3, [pc, #20]	; (8002b54 <HAL_IncTick+0x20>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4413      	add	r3, r2
 8002b44:	4a03      	ldr	r2, [pc, #12]	; (8002b54 <HAL_IncTick+0x20>)
 8002b46:	6013      	str	r3, [r2, #0]
}
 8002b48:	bf00      	nop
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bc80      	pop	{r7}
 8002b4e:	4770      	bx	lr
 8002b50:	20000008 	.word	0x20000008
 8002b54:	20000a74 	.word	0x20000a74

08002b58 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0
  return uwTick;
 8002b5c:	4b02      	ldr	r3, [pc, #8]	; (8002b68 <HAL_GetTick+0x10>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bc80      	pop	{r7}
 8002b66:	4770      	bx	lr
 8002b68:	20000a74 	.word	0x20000a74

08002b6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b74:	f7ff fff0 	bl	8002b58 <HAL_GetTick>
 8002b78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b84:	d005      	beq.n	8002b92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b86:	4b0a      	ldr	r3, [pc, #40]	; (8002bb0 <HAL_Delay+0x44>)
 8002b88:	781b      	ldrb	r3, [r3, #0]
 8002b8a:	461a      	mov	r2, r3
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	4413      	add	r3, r2
 8002b90:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002b92:	bf00      	nop
 8002b94:	f7ff ffe0 	bl	8002b58 <HAL_GetTick>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	1ad3      	subs	r3, r2, r3
 8002b9e:	68fa      	ldr	r2, [r7, #12]
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d8f7      	bhi.n	8002b94 <HAL_Delay+0x28>
  {
  }
}
 8002ba4:	bf00      	nop
 8002ba6:	bf00      	nop
 8002ba8:	3710      	adds	r7, #16
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	20000008 	.word	0x20000008

08002bb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b085      	sub	sp, #20
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	f003 0307 	and.w	r3, r3, #7
 8002bc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bc4:	4b0c      	ldr	r3, [pc, #48]	; (8002bf8 <__NVIC_SetPriorityGrouping+0x44>)
 8002bc6:	68db      	ldr	r3, [r3, #12]
 8002bc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bca:	68ba      	ldr	r2, [r7, #8]
 8002bcc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002bdc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002be0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002be4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002be6:	4a04      	ldr	r2, [pc, #16]	; (8002bf8 <__NVIC_SetPriorityGrouping+0x44>)
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	60d3      	str	r3, [r2, #12]
}
 8002bec:	bf00      	nop
 8002bee:	3714      	adds	r7, #20
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bc80      	pop	{r7}
 8002bf4:	4770      	bx	lr
 8002bf6:	bf00      	nop
 8002bf8:	e000ed00 	.word	0xe000ed00

08002bfc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c00:	4b04      	ldr	r3, [pc, #16]	; (8002c14 <__NVIC_GetPriorityGrouping+0x18>)
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	0a1b      	lsrs	r3, r3, #8
 8002c06:	f003 0307 	and.w	r3, r3, #7
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bc80      	pop	{r7}
 8002c10:	4770      	bx	lr
 8002c12:	bf00      	nop
 8002c14:	e000ed00 	.word	0xe000ed00

08002c18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	4603      	mov	r3, r0
 8002c20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	db0b      	blt.n	8002c42 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c2a:	79fb      	ldrb	r3, [r7, #7]
 8002c2c:	f003 021f 	and.w	r2, r3, #31
 8002c30:	4906      	ldr	r1, [pc, #24]	; (8002c4c <__NVIC_EnableIRQ+0x34>)
 8002c32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c36:	095b      	lsrs	r3, r3, #5
 8002c38:	2001      	movs	r0, #1
 8002c3a:	fa00 f202 	lsl.w	r2, r0, r2
 8002c3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c42:	bf00      	nop
 8002c44:	370c      	adds	r7, #12
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bc80      	pop	{r7}
 8002c4a:	4770      	bx	lr
 8002c4c:	e000e100 	.word	0xe000e100

08002c50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b083      	sub	sp, #12
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	4603      	mov	r3, r0
 8002c58:	6039      	str	r1, [r7, #0]
 8002c5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	db0a      	blt.n	8002c7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	b2da      	uxtb	r2, r3
 8002c68:	490c      	ldr	r1, [pc, #48]	; (8002c9c <__NVIC_SetPriority+0x4c>)
 8002c6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c6e:	0112      	lsls	r2, r2, #4
 8002c70:	b2d2      	uxtb	r2, r2
 8002c72:	440b      	add	r3, r1
 8002c74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c78:	e00a      	b.n	8002c90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	b2da      	uxtb	r2, r3
 8002c7e:	4908      	ldr	r1, [pc, #32]	; (8002ca0 <__NVIC_SetPriority+0x50>)
 8002c80:	79fb      	ldrb	r3, [r7, #7]
 8002c82:	f003 030f 	and.w	r3, r3, #15
 8002c86:	3b04      	subs	r3, #4
 8002c88:	0112      	lsls	r2, r2, #4
 8002c8a:	b2d2      	uxtb	r2, r2
 8002c8c:	440b      	add	r3, r1
 8002c8e:	761a      	strb	r2, [r3, #24]
}
 8002c90:	bf00      	nop
 8002c92:	370c      	adds	r7, #12
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bc80      	pop	{r7}
 8002c98:	4770      	bx	lr
 8002c9a:	bf00      	nop
 8002c9c:	e000e100 	.word	0xe000e100
 8002ca0:	e000ed00 	.word	0xe000ed00

08002ca4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b089      	sub	sp, #36	; 0x24
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	60f8      	str	r0, [r7, #12]
 8002cac:	60b9      	str	r1, [r7, #8]
 8002cae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	f003 0307 	and.w	r3, r3, #7
 8002cb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cb8:	69fb      	ldr	r3, [r7, #28]
 8002cba:	f1c3 0307 	rsb	r3, r3, #7
 8002cbe:	2b04      	cmp	r3, #4
 8002cc0:	bf28      	it	cs
 8002cc2:	2304      	movcs	r3, #4
 8002cc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	3304      	adds	r3, #4
 8002cca:	2b06      	cmp	r3, #6
 8002ccc:	d902      	bls.n	8002cd4 <NVIC_EncodePriority+0x30>
 8002cce:	69fb      	ldr	r3, [r7, #28]
 8002cd0:	3b03      	subs	r3, #3
 8002cd2:	e000      	b.n	8002cd6 <NVIC_EncodePriority+0x32>
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cd8:	f04f 32ff 	mov.w	r2, #4294967295
 8002cdc:	69bb      	ldr	r3, [r7, #24]
 8002cde:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce2:	43da      	mvns	r2, r3
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	401a      	ands	r2, r3
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cec:	f04f 31ff 	mov.w	r1, #4294967295
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	fa01 f303 	lsl.w	r3, r1, r3
 8002cf6:	43d9      	mvns	r1, r3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cfc:	4313      	orrs	r3, r2
         );
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3724      	adds	r7, #36	; 0x24
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bc80      	pop	{r7}
 8002d06:	4770      	bx	lr

08002d08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b082      	sub	sp, #8
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d10:	6878      	ldr	r0, [r7, #4]
 8002d12:	f7ff ff4f 	bl	8002bb4 <__NVIC_SetPriorityGrouping>
}
 8002d16:	bf00      	nop
 8002d18:	3708      	adds	r7, #8
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}

08002d1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d1e:	b580      	push	{r7, lr}
 8002d20:	b086      	sub	sp, #24
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	4603      	mov	r3, r0
 8002d26:	60b9      	str	r1, [r7, #8]
 8002d28:	607a      	str	r2, [r7, #4]
 8002d2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d30:	f7ff ff64 	bl	8002bfc <__NVIC_GetPriorityGrouping>
 8002d34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d36:	687a      	ldr	r2, [r7, #4]
 8002d38:	68b9      	ldr	r1, [r7, #8]
 8002d3a:	6978      	ldr	r0, [r7, #20]
 8002d3c:	f7ff ffb2 	bl	8002ca4 <NVIC_EncodePriority>
 8002d40:	4602      	mov	r2, r0
 8002d42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d46:	4611      	mov	r1, r2
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f7ff ff81 	bl	8002c50 <__NVIC_SetPriority>
}
 8002d4e:	bf00      	nop
 8002d50:	3718      	adds	r7, #24
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}

08002d56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d56:	b580      	push	{r7, lr}
 8002d58:	b082      	sub	sp, #8
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d64:	4618      	mov	r0, r3
 8002d66:	f7ff ff57 	bl	8002c18 <__NVIC_EnableIRQ>
}
 8002d6a:	bf00      	nop
 8002d6c:	3708      	adds	r7, #8
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
	...

08002d74 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b08b      	sub	sp, #44	; 0x2c
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
 8002d7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002d82:	2300      	movs	r3, #0
 8002d84:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d86:	e179      	b.n	800307c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002d88:	2201      	movs	r2, #1
 8002d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d90:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	69fa      	ldr	r2, [r7, #28]
 8002d98:	4013      	ands	r3, r2
 8002d9a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002d9c:	69ba      	ldr	r2, [r7, #24]
 8002d9e:	69fb      	ldr	r3, [r7, #28]
 8002da0:	429a      	cmp	r2, r3
 8002da2:	f040 8168 	bne.w	8003076 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	4a96      	ldr	r2, [pc, #600]	; (8003004 <HAL_GPIO_Init+0x290>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d05e      	beq.n	8002e6e <HAL_GPIO_Init+0xfa>
 8002db0:	4a94      	ldr	r2, [pc, #592]	; (8003004 <HAL_GPIO_Init+0x290>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d875      	bhi.n	8002ea2 <HAL_GPIO_Init+0x12e>
 8002db6:	4a94      	ldr	r2, [pc, #592]	; (8003008 <HAL_GPIO_Init+0x294>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d058      	beq.n	8002e6e <HAL_GPIO_Init+0xfa>
 8002dbc:	4a92      	ldr	r2, [pc, #584]	; (8003008 <HAL_GPIO_Init+0x294>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d86f      	bhi.n	8002ea2 <HAL_GPIO_Init+0x12e>
 8002dc2:	4a92      	ldr	r2, [pc, #584]	; (800300c <HAL_GPIO_Init+0x298>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d052      	beq.n	8002e6e <HAL_GPIO_Init+0xfa>
 8002dc8:	4a90      	ldr	r2, [pc, #576]	; (800300c <HAL_GPIO_Init+0x298>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d869      	bhi.n	8002ea2 <HAL_GPIO_Init+0x12e>
 8002dce:	4a90      	ldr	r2, [pc, #576]	; (8003010 <HAL_GPIO_Init+0x29c>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d04c      	beq.n	8002e6e <HAL_GPIO_Init+0xfa>
 8002dd4:	4a8e      	ldr	r2, [pc, #568]	; (8003010 <HAL_GPIO_Init+0x29c>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d863      	bhi.n	8002ea2 <HAL_GPIO_Init+0x12e>
 8002dda:	4a8e      	ldr	r2, [pc, #568]	; (8003014 <HAL_GPIO_Init+0x2a0>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d046      	beq.n	8002e6e <HAL_GPIO_Init+0xfa>
 8002de0:	4a8c      	ldr	r2, [pc, #560]	; (8003014 <HAL_GPIO_Init+0x2a0>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d85d      	bhi.n	8002ea2 <HAL_GPIO_Init+0x12e>
 8002de6:	2b12      	cmp	r3, #18
 8002de8:	d82a      	bhi.n	8002e40 <HAL_GPIO_Init+0xcc>
 8002dea:	2b12      	cmp	r3, #18
 8002dec:	d859      	bhi.n	8002ea2 <HAL_GPIO_Init+0x12e>
 8002dee:	a201      	add	r2, pc, #4	; (adr r2, 8002df4 <HAL_GPIO_Init+0x80>)
 8002df0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002df4:	08002e6f 	.word	0x08002e6f
 8002df8:	08002e49 	.word	0x08002e49
 8002dfc:	08002e5b 	.word	0x08002e5b
 8002e00:	08002e9d 	.word	0x08002e9d
 8002e04:	08002ea3 	.word	0x08002ea3
 8002e08:	08002ea3 	.word	0x08002ea3
 8002e0c:	08002ea3 	.word	0x08002ea3
 8002e10:	08002ea3 	.word	0x08002ea3
 8002e14:	08002ea3 	.word	0x08002ea3
 8002e18:	08002ea3 	.word	0x08002ea3
 8002e1c:	08002ea3 	.word	0x08002ea3
 8002e20:	08002ea3 	.word	0x08002ea3
 8002e24:	08002ea3 	.word	0x08002ea3
 8002e28:	08002ea3 	.word	0x08002ea3
 8002e2c:	08002ea3 	.word	0x08002ea3
 8002e30:	08002ea3 	.word	0x08002ea3
 8002e34:	08002ea3 	.word	0x08002ea3
 8002e38:	08002e51 	.word	0x08002e51
 8002e3c:	08002e65 	.word	0x08002e65
 8002e40:	4a75      	ldr	r2, [pc, #468]	; (8003018 <HAL_GPIO_Init+0x2a4>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d013      	beq.n	8002e6e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002e46:	e02c      	b.n	8002ea2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	623b      	str	r3, [r7, #32]
          break;
 8002e4e:	e029      	b.n	8002ea4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	68db      	ldr	r3, [r3, #12]
 8002e54:	3304      	adds	r3, #4
 8002e56:	623b      	str	r3, [r7, #32]
          break;
 8002e58:	e024      	b.n	8002ea4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	68db      	ldr	r3, [r3, #12]
 8002e5e:	3308      	adds	r3, #8
 8002e60:	623b      	str	r3, [r7, #32]
          break;
 8002e62:	e01f      	b.n	8002ea4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	330c      	adds	r3, #12
 8002e6a:	623b      	str	r3, [r7, #32]
          break;
 8002e6c:	e01a      	b.n	8002ea4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d102      	bne.n	8002e7c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002e76:	2304      	movs	r3, #4
 8002e78:	623b      	str	r3, [r7, #32]
          break;
 8002e7a:	e013      	b.n	8002ea4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	689b      	ldr	r3, [r3, #8]
 8002e80:	2b01      	cmp	r3, #1
 8002e82:	d105      	bne.n	8002e90 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e84:	2308      	movs	r3, #8
 8002e86:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	69fa      	ldr	r2, [r7, #28]
 8002e8c:	611a      	str	r2, [r3, #16]
          break;
 8002e8e:	e009      	b.n	8002ea4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e90:	2308      	movs	r3, #8
 8002e92:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	69fa      	ldr	r2, [r7, #28]
 8002e98:	615a      	str	r2, [r3, #20]
          break;
 8002e9a:	e003      	b.n	8002ea4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	623b      	str	r3, [r7, #32]
          break;
 8002ea0:	e000      	b.n	8002ea4 <HAL_GPIO_Init+0x130>
          break;
 8002ea2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002ea4:	69bb      	ldr	r3, [r7, #24]
 8002ea6:	2bff      	cmp	r3, #255	; 0xff
 8002ea8:	d801      	bhi.n	8002eae <HAL_GPIO_Init+0x13a>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	e001      	b.n	8002eb2 <HAL_GPIO_Init+0x13e>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	3304      	adds	r3, #4
 8002eb2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002eb4:	69bb      	ldr	r3, [r7, #24]
 8002eb6:	2bff      	cmp	r3, #255	; 0xff
 8002eb8:	d802      	bhi.n	8002ec0 <HAL_GPIO_Init+0x14c>
 8002eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ebc:	009b      	lsls	r3, r3, #2
 8002ebe:	e002      	b.n	8002ec6 <HAL_GPIO_Init+0x152>
 8002ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec2:	3b08      	subs	r3, #8
 8002ec4:	009b      	lsls	r3, r3, #2
 8002ec6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	210f      	movs	r1, #15
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ed4:	43db      	mvns	r3, r3
 8002ed6:	401a      	ands	r2, r3
 8002ed8:	6a39      	ldr	r1, [r7, #32]
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	fa01 f303 	lsl.w	r3, r1, r3
 8002ee0:	431a      	orrs	r2, r3
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	f000 80c1 	beq.w	8003076 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002ef4:	4b49      	ldr	r3, [pc, #292]	; (800301c <HAL_GPIO_Init+0x2a8>)
 8002ef6:	699b      	ldr	r3, [r3, #24]
 8002ef8:	4a48      	ldr	r2, [pc, #288]	; (800301c <HAL_GPIO_Init+0x2a8>)
 8002efa:	f043 0301 	orr.w	r3, r3, #1
 8002efe:	6193      	str	r3, [r2, #24]
 8002f00:	4b46      	ldr	r3, [pc, #280]	; (800301c <HAL_GPIO_Init+0x2a8>)
 8002f02:	699b      	ldr	r3, [r3, #24]
 8002f04:	f003 0301 	and.w	r3, r3, #1
 8002f08:	60bb      	str	r3, [r7, #8]
 8002f0a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002f0c:	4a44      	ldr	r2, [pc, #272]	; (8003020 <HAL_GPIO_Init+0x2ac>)
 8002f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f10:	089b      	lsrs	r3, r3, #2
 8002f12:	3302      	adds	r3, #2
 8002f14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f18:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f1c:	f003 0303 	and.w	r3, r3, #3
 8002f20:	009b      	lsls	r3, r3, #2
 8002f22:	220f      	movs	r2, #15
 8002f24:	fa02 f303 	lsl.w	r3, r2, r3
 8002f28:	43db      	mvns	r3, r3
 8002f2a:	68fa      	ldr	r2, [r7, #12]
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	4a3c      	ldr	r2, [pc, #240]	; (8003024 <HAL_GPIO_Init+0x2b0>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d01f      	beq.n	8002f78 <HAL_GPIO_Init+0x204>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	4a3b      	ldr	r2, [pc, #236]	; (8003028 <HAL_GPIO_Init+0x2b4>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d019      	beq.n	8002f74 <HAL_GPIO_Init+0x200>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	4a3a      	ldr	r2, [pc, #232]	; (800302c <HAL_GPIO_Init+0x2b8>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d013      	beq.n	8002f70 <HAL_GPIO_Init+0x1fc>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	4a39      	ldr	r2, [pc, #228]	; (8003030 <HAL_GPIO_Init+0x2bc>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d00d      	beq.n	8002f6c <HAL_GPIO_Init+0x1f8>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	4a38      	ldr	r2, [pc, #224]	; (8003034 <HAL_GPIO_Init+0x2c0>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d007      	beq.n	8002f68 <HAL_GPIO_Init+0x1f4>
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	4a37      	ldr	r2, [pc, #220]	; (8003038 <HAL_GPIO_Init+0x2c4>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d101      	bne.n	8002f64 <HAL_GPIO_Init+0x1f0>
 8002f60:	2305      	movs	r3, #5
 8002f62:	e00a      	b.n	8002f7a <HAL_GPIO_Init+0x206>
 8002f64:	2306      	movs	r3, #6
 8002f66:	e008      	b.n	8002f7a <HAL_GPIO_Init+0x206>
 8002f68:	2304      	movs	r3, #4
 8002f6a:	e006      	b.n	8002f7a <HAL_GPIO_Init+0x206>
 8002f6c:	2303      	movs	r3, #3
 8002f6e:	e004      	b.n	8002f7a <HAL_GPIO_Init+0x206>
 8002f70:	2302      	movs	r3, #2
 8002f72:	e002      	b.n	8002f7a <HAL_GPIO_Init+0x206>
 8002f74:	2301      	movs	r3, #1
 8002f76:	e000      	b.n	8002f7a <HAL_GPIO_Init+0x206>
 8002f78:	2300      	movs	r3, #0
 8002f7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f7c:	f002 0203 	and.w	r2, r2, #3
 8002f80:	0092      	lsls	r2, r2, #2
 8002f82:	4093      	lsls	r3, r2
 8002f84:	68fa      	ldr	r2, [r7, #12]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002f8a:	4925      	ldr	r1, [pc, #148]	; (8003020 <HAL_GPIO_Init+0x2ac>)
 8002f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f8e:	089b      	lsrs	r3, r3, #2
 8002f90:	3302      	adds	r3, #2
 8002f92:	68fa      	ldr	r2, [r7, #12]
 8002f94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d006      	beq.n	8002fb2 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002fa4:	4b25      	ldr	r3, [pc, #148]	; (800303c <HAL_GPIO_Init+0x2c8>)
 8002fa6:	689a      	ldr	r2, [r3, #8]
 8002fa8:	4924      	ldr	r1, [pc, #144]	; (800303c <HAL_GPIO_Init+0x2c8>)
 8002faa:	69bb      	ldr	r3, [r7, #24]
 8002fac:	4313      	orrs	r3, r2
 8002fae:	608b      	str	r3, [r1, #8]
 8002fb0:	e006      	b.n	8002fc0 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002fb2:	4b22      	ldr	r3, [pc, #136]	; (800303c <HAL_GPIO_Init+0x2c8>)
 8002fb4:	689a      	ldr	r2, [r3, #8]
 8002fb6:	69bb      	ldr	r3, [r7, #24]
 8002fb8:	43db      	mvns	r3, r3
 8002fba:	4920      	ldr	r1, [pc, #128]	; (800303c <HAL_GPIO_Init+0x2c8>)
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d006      	beq.n	8002fda <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002fcc:	4b1b      	ldr	r3, [pc, #108]	; (800303c <HAL_GPIO_Init+0x2c8>)
 8002fce:	68da      	ldr	r2, [r3, #12]
 8002fd0:	491a      	ldr	r1, [pc, #104]	; (800303c <HAL_GPIO_Init+0x2c8>)
 8002fd2:	69bb      	ldr	r3, [r7, #24]
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	60cb      	str	r3, [r1, #12]
 8002fd8:	e006      	b.n	8002fe8 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002fda:	4b18      	ldr	r3, [pc, #96]	; (800303c <HAL_GPIO_Init+0x2c8>)
 8002fdc:	68da      	ldr	r2, [r3, #12]
 8002fde:	69bb      	ldr	r3, [r7, #24]
 8002fe0:	43db      	mvns	r3, r3
 8002fe2:	4916      	ldr	r1, [pc, #88]	; (800303c <HAL_GPIO_Init+0x2c8>)
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d025      	beq.n	8003040 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002ff4:	4b11      	ldr	r3, [pc, #68]	; (800303c <HAL_GPIO_Init+0x2c8>)
 8002ff6:	685a      	ldr	r2, [r3, #4]
 8002ff8:	4910      	ldr	r1, [pc, #64]	; (800303c <HAL_GPIO_Init+0x2c8>)
 8002ffa:	69bb      	ldr	r3, [r7, #24]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	604b      	str	r3, [r1, #4]
 8003000:	e025      	b.n	800304e <HAL_GPIO_Init+0x2da>
 8003002:	bf00      	nop
 8003004:	10320000 	.word	0x10320000
 8003008:	10310000 	.word	0x10310000
 800300c:	10220000 	.word	0x10220000
 8003010:	10210000 	.word	0x10210000
 8003014:	10120000 	.word	0x10120000
 8003018:	10110000 	.word	0x10110000
 800301c:	40021000 	.word	0x40021000
 8003020:	40010000 	.word	0x40010000
 8003024:	40010800 	.word	0x40010800
 8003028:	40010c00 	.word	0x40010c00
 800302c:	40011000 	.word	0x40011000
 8003030:	40011400 	.word	0x40011400
 8003034:	40011800 	.word	0x40011800
 8003038:	40011c00 	.word	0x40011c00
 800303c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003040:	4b15      	ldr	r3, [pc, #84]	; (8003098 <HAL_GPIO_Init+0x324>)
 8003042:	685a      	ldr	r2, [r3, #4]
 8003044:	69bb      	ldr	r3, [r7, #24]
 8003046:	43db      	mvns	r3, r3
 8003048:	4913      	ldr	r1, [pc, #76]	; (8003098 <HAL_GPIO_Init+0x324>)
 800304a:	4013      	ands	r3, r2
 800304c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003056:	2b00      	cmp	r3, #0
 8003058:	d006      	beq.n	8003068 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800305a:	4b0f      	ldr	r3, [pc, #60]	; (8003098 <HAL_GPIO_Init+0x324>)
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	490e      	ldr	r1, [pc, #56]	; (8003098 <HAL_GPIO_Init+0x324>)
 8003060:	69bb      	ldr	r3, [r7, #24]
 8003062:	4313      	orrs	r3, r2
 8003064:	600b      	str	r3, [r1, #0]
 8003066:	e006      	b.n	8003076 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003068:	4b0b      	ldr	r3, [pc, #44]	; (8003098 <HAL_GPIO_Init+0x324>)
 800306a:	681a      	ldr	r2, [r3, #0]
 800306c:	69bb      	ldr	r3, [r7, #24]
 800306e:	43db      	mvns	r3, r3
 8003070:	4909      	ldr	r1, [pc, #36]	; (8003098 <HAL_GPIO_Init+0x324>)
 8003072:	4013      	ands	r3, r2
 8003074:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003078:	3301      	adds	r3, #1
 800307a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003082:	fa22 f303 	lsr.w	r3, r2, r3
 8003086:	2b00      	cmp	r3, #0
 8003088:	f47f ae7e 	bne.w	8002d88 <HAL_GPIO_Init+0x14>
  }
}
 800308c:	bf00      	nop
 800308e:	bf00      	nop
 8003090:	372c      	adds	r7, #44	; 0x2c
 8003092:	46bd      	mov	sp, r7
 8003094:	bc80      	pop	{r7}
 8003096:	4770      	bx	lr
 8003098:	40010400 	.word	0x40010400

0800309c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800309c:	b480      	push	{r7}
 800309e:	b083      	sub	sp, #12
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
 80030a4:	460b      	mov	r3, r1
 80030a6:	807b      	strh	r3, [r7, #2]
 80030a8:	4613      	mov	r3, r2
 80030aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80030ac:	787b      	ldrb	r3, [r7, #1]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d003      	beq.n	80030ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80030b2:	887a      	ldrh	r2, [r7, #2]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80030b8:	e003      	b.n	80030c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80030ba:	887b      	ldrh	r3, [r7, #2]
 80030bc:	041a      	lsls	r2, r3, #16
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	611a      	str	r2, [r3, #16]
}
 80030c2:	bf00      	nop
 80030c4:	370c      	adds	r7, #12
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bc80      	pop	{r7}
 80030ca:	4770      	bx	lr

080030cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b086      	sub	sp, #24
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d101      	bne.n	80030de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	e272      	b.n	80035c4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 0301 	and.w	r3, r3, #1
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	f000 8087 	beq.w	80031fa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80030ec:	4b92      	ldr	r3, [pc, #584]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	f003 030c 	and.w	r3, r3, #12
 80030f4:	2b04      	cmp	r3, #4
 80030f6:	d00c      	beq.n	8003112 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80030f8:	4b8f      	ldr	r3, [pc, #572]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	f003 030c 	and.w	r3, r3, #12
 8003100:	2b08      	cmp	r3, #8
 8003102:	d112      	bne.n	800312a <HAL_RCC_OscConfig+0x5e>
 8003104:	4b8c      	ldr	r3, [pc, #560]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800310c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003110:	d10b      	bne.n	800312a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003112:	4b89      	ldr	r3, [pc, #548]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800311a:	2b00      	cmp	r3, #0
 800311c:	d06c      	beq.n	80031f8 <HAL_RCC_OscConfig+0x12c>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d168      	bne.n	80031f8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003126:	2301      	movs	r3, #1
 8003128:	e24c      	b.n	80035c4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003132:	d106      	bne.n	8003142 <HAL_RCC_OscConfig+0x76>
 8003134:	4b80      	ldr	r3, [pc, #512]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a7f      	ldr	r2, [pc, #508]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 800313a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800313e:	6013      	str	r3, [r2, #0]
 8003140:	e02e      	b.n	80031a0 <HAL_RCC_OscConfig+0xd4>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d10c      	bne.n	8003164 <HAL_RCC_OscConfig+0x98>
 800314a:	4b7b      	ldr	r3, [pc, #492]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a7a      	ldr	r2, [pc, #488]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 8003150:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003154:	6013      	str	r3, [r2, #0]
 8003156:	4b78      	ldr	r3, [pc, #480]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a77      	ldr	r2, [pc, #476]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 800315c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003160:	6013      	str	r3, [r2, #0]
 8003162:	e01d      	b.n	80031a0 <HAL_RCC_OscConfig+0xd4>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800316c:	d10c      	bne.n	8003188 <HAL_RCC_OscConfig+0xbc>
 800316e:	4b72      	ldr	r3, [pc, #456]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a71      	ldr	r2, [pc, #452]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 8003174:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003178:	6013      	str	r3, [r2, #0]
 800317a:	4b6f      	ldr	r3, [pc, #444]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a6e      	ldr	r2, [pc, #440]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 8003180:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003184:	6013      	str	r3, [r2, #0]
 8003186:	e00b      	b.n	80031a0 <HAL_RCC_OscConfig+0xd4>
 8003188:	4b6b      	ldr	r3, [pc, #428]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a6a      	ldr	r2, [pc, #424]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 800318e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003192:	6013      	str	r3, [r2, #0]
 8003194:	4b68      	ldr	r3, [pc, #416]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a67      	ldr	r2, [pc, #412]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 800319a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800319e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d013      	beq.n	80031d0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031a8:	f7ff fcd6 	bl	8002b58 <HAL_GetTick>
 80031ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031ae:	e008      	b.n	80031c2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031b0:	f7ff fcd2 	bl	8002b58 <HAL_GetTick>
 80031b4:	4602      	mov	r2, r0
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	1ad3      	subs	r3, r2, r3
 80031ba:	2b64      	cmp	r3, #100	; 0x64
 80031bc:	d901      	bls.n	80031c2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80031be:	2303      	movs	r3, #3
 80031c0:	e200      	b.n	80035c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031c2:	4b5d      	ldr	r3, [pc, #372]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d0f0      	beq.n	80031b0 <HAL_RCC_OscConfig+0xe4>
 80031ce:	e014      	b.n	80031fa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031d0:	f7ff fcc2 	bl	8002b58 <HAL_GetTick>
 80031d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031d6:	e008      	b.n	80031ea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031d8:	f7ff fcbe 	bl	8002b58 <HAL_GetTick>
 80031dc:	4602      	mov	r2, r0
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	1ad3      	subs	r3, r2, r3
 80031e2:	2b64      	cmp	r3, #100	; 0x64
 80031e4:	d901      	bls.n	80031ea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80031e6:	2303      	movs	r3, #3
 80031e8:	e1ec      	b.n	80035c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031ea:	4b53      	ldr	r3, [pc, #332]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d1f0      	bne.n	80031d8 <HAL_RCC_OscConfig+0x10c>
 80031f6:	e000      	b.n	80031fa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f003 0302 	and.w	r3, r3, #2
 8003202:	2b00      	cmp	r3, #0
 8003204:	d063      	beq.n	80032ce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003206:	4b4c      	ldr	r3, [pc, #304]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	f003 030c 	and.w	r3, r3, #12
 800320e:	2b00      	cmp	r3, #0
 8003210:	d00b      	beq.n	800322a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003212:	4b49      	ldr	r3, [pc, #292]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	f003 030c 	and.w	r3, r3, #12
 800321a:	2b08      	cmp	r3, #8
 800321c:	d11c      	bne.n	8003258 <HAL_RCC_OscConfig+0x18c>
 800321e:	4b46      	ldr	r3, [pc, #280]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003226:	2b00      	cmp	r3, #0
 8003228:	d116      	bne.n	8003258 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800322a:	4b43      	ldr	r3, [pc, #268]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f003 0302 	and.w	r3, r3, #2
 8003232:	2b00      	cmp	r3, #0
 8003234:	d005      	beq.n	8003242 <HAL_RCC_OscConfig+0x176>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	691b      	ldr	r3, [r3, #16]
 800323a:	2b01      	cmp	r3, #1
 800323c:	d001      	beq.n	8003242 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	e1c0      	b.n	80035c4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003242:	4b3d      	ldr	r3, [pc, #244]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	695b      	ldr	r3, [r3, #20]
 800324e:	00db      	lsls	r3, r3, #3
 8003250:	4939      	ldr	r1, [pc, #228]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 8003252:	4313      	orrs	r3, r2
 8003254:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003256:	e03a      	b.n	80032ce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	691b      	ldr	r3, [r3, #16]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d020      	beq.n	80032a2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003260:	4b36      	ldr	r3, [pc, #216]	; (800333c <HAL_RCC_OscConfig+0x270>)
 8003262:	2201      	movs	r2, #1
 8003264:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003266:	f7ff fc77 	bl	8002b58 <HAL_GetTick>
 800326a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800326c:	e008      	b.n	8003280 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800326e:	f7ff fc73 	bl	8002b58 <HAL_GetTick>
 8003272:	4602      	mov	r2, r0
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	1ad3      	subs	r3, r2, r3
 8003278:	2b02      	cmp	r3, #2
 800327a:	d901      	bls.n	8003280 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800327c:	2303      	movs	r3, #3
 800327e:	e1a1      	b.n	80035c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003280:	4b2d      	ldr	r3, [pc, #180]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 0302 	and.w	r3, r3, #2
 8003288:	2b00      	cmp	r3, #0
 800328a:	d0f0      	beq.n	800326e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800328c:	4b2a      	ldr	r3, [pc, #168]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	695b      	ldr	r3, [r3, #20]
 8003298:	00db      	lsls	r3, r3, #3
 800329a:	4927      	ldr	r1, [pc, #156]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 800329c:	4313      	orrs	r3, r2
 800329e:	600b      	str	r3, [r1, #0]
 80032a0:	e015      	b.n	80032ce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032a2:	4b26      	ldr	r3, [pc, #152]	; (800333c <HAL_RCC_OscConfig+0x270>)
 80032a4:	2200      	movs	r2, #0
 80032a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a8:	f7ff fc56 	bl	8002b58 <HAL_GetTick>
 80032ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032ae:	e008      	b.n	80032c2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032b0:	f7ff fc52 	bl	8002b58 <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	2b02      	cmp	r3, #2
 80032bc:	d901      	bls.n	80032c2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80032be:	2303      	movs	r3, #3
 80032c0:	e180      	b.n	80035c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032c2:	4b1d      	ldr	r3, [pc, #116]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 0302 	and.w	r3, r3, #2
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d1f0      	bne.n	80032b0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f003 0308 	and.w	r3, r3, #8
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d03a      	beq.n	8003350 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	699b      	ldr	r3, [r3, #24]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d019      	beq.n	8003316 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032e2:	4b17      	ldr	r3, [pc, #92]	; (8003340 <HAL_RCC_OscConfig+0x274>)
 80032e4:	2201      	movs	r2, #1
 80032e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032e8:	f7ff fc36 	bl	8002b58 <HAL_GetTick>
 80032ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032ee:	e008      	b.n	8003302 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032f0:	f7ff fc32 	bl	8002b58 <HAL_GetTick>
 80032f4:	4602      	mov	r2, r0
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	2b02      	cmp	r3, #2
 80032fc:	d901      	bls.n	8003302 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80032fe:	2303      	movs	r3, #3
 8003300:	e160      	b.n	80035c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003302:	4b0d      	ldr	r3, [pc, #52]	; (8003338 <HAL_RCC_OscConfig+0x26c>)
 8003304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003306:	f003 0302 	and.w	r3, r3, #2
 800330a:	2b00      	cmp	r3, #0
 800330c:	d0f0      	beq.n	80032f0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800330e:	2001      	movs	r0, #1
 8003310:	f000 faea 	bl	80038e8 <RCC_Delay>
 8003314:	e01c      	b.n	8003350 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003316:	4b0a      	ldr	r3, [pc, #40]	; (8003340 <HAL_RCC_OscConfig+0x274>)
 8003318:	2200      	movs	r2, #0
 800331a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800331c:	f7ff fc1c 	bl	8002b58 <HAL_GetTick>
 8003320:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003322:	e00f      	b.n	8003344 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003324:	f7ff fc18 	bl	8002b58 <HAL_GetTick>
 8003328:	4602      	mov	r2, r0
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	2b02      	cmp	r3, #2
 8003330:	d908      	bls.n	8003344 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003332:	2303      	movs	r3, #3
 8003334:	e146      	b.n	80035c4 <HAL_RCC_OscConfig+0x4f8>
 8003336:	bf00      	nop
 8003338:	40021000 	.word	0x40021000
 800333c:	42420000 	.word	0x42420000
 8003340:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003344:	4b92      	ldr	r3, [pc, #584]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 8003346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003348:	f003 0302 	and.w	r3, r3, #2
 800334c:	2b00      	cmp	r3, #0
 800334e:	d1e9      	bne.n	8003324 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0304 	and.w	r3, r3, #4
 8003358:	2b00      	cmp	r3, #0
 800335a:	f000 80a6 	beq.w	80034aa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800335e:	2300      	movs	r3, #0
 8003360:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003362:	4b8b      	ldr	r3, [pc, #556]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 8003364:	69db      	ldr	r3, [r3, #28]
 8003366:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800336a:	2b00      	cmp	r3, #0
 800336c:	d10d      	bne.n	800338a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800336e:	4b88      	ldr	r3, [pc, #544]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 8003370:	69db      	ldr	r3, [r3, #28]
 8003372:	4a87      	ldr	r2, [pc, #540]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 8003374:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003378:	61d3      	str	r3, [r2, #28]
 800337a:	4b85      	ldr	r3, [pc, #532]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 800337c:	69db      	ldr	r3, [r3, #28]
 800337e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003382:	60bb      	str	r3, [r7, #8]
 8003384:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003386:	2301      	movs	r3, #1
 8003388:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800338a:	4b82      	ldr	r3, [pc, #520]	; (8003594 <HAL_RCC_OscConfig+0x4c8>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003392:	2b00      	cmp	r3, #0
 8003394:	d118      	bne.n	80033c8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003396:	4b7f      	ldr	r3, [pc, #508]	; (8003594 <HAL_RCC_OscConfig+0x4c8>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a7e      	ldr	r2, [pc, #504]	; (8003594 <HAL_RCC_OscConfig+0x4c8>)
 800339c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033a2:	f7ff fbd9 	bl	8002b58 <HAL_GetTick>
 80033a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033a8:	e008      	b.n	80033bc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033aa:	f7ff fbd5 	bl	8002b58 <HAL_GetTick>
 80033ae:	4602      	mov	r2, r0
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	1ad3      	subs	r3, r2, r3
 80033b4:	2b64      	cmp	r3, #100	; 0x64
 80033b6:	d901      	bls.n	80033bc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80033b8:	2303      	movs	r3, #3
 80033ba:	e103      	b.n	80035c4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033bc:	4b75      	ldr	r3, [pc, #468]	; (8003594 <HAL_RCC_OscConfig+0x4c8>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d0f0      	beq.n	80033aa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	68db      	ldr	r3, [r3, #12]
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d106      	bne.n	80033de <HAL_RCC_OscConfig+0x312>
 80033d0:	4b6f      	ldr	r3, [pc, #444]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 80033d2:	6a1b      	ldr	r3, [r3, #32]
 80033d4:	4a6e      	ldr	r2, [pc, #440]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 80033d6:	f043 0301 	orr.w	r3, r3, #1
 80033da:	6213      	str	r3, [r2, #32]
 80033dc:	e02d      	b.n	800343a <HAL_RCC_OscConfig+0x36e>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	68db      	ldr	r3, [r3, #12]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d10c      	bne.n	8003400 <HAL_RCC_OscConfig+0x334>
 80033e6:	4b6a      	ldr	r3, [pc, #424]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 80033e8:	6a1b      	ldr	r3, [r3, #32]
 80033ea:	4a69      	ldr	r2, [pc, #420]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 80033ec:	f023 0301 	bic.w	r3, r3, #1
 80033f0:	6213      	str	r3, [r2, #32]
 80033f2:	4b67      	ldr	r3, [pc, #412]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 80033f4:	6a1b      	ldr	r3, [r3, #32]
 80033f6:	4a66      	ldr	r2, [pc, #408]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 80033f8:	f023 0304 	bic.w	r3, r3, #4
 80033fc:	6213      	str	r3, [r2, #32]
 80033fe:	e01c      	b.n	800343a <HAL_RCC_OscConfig+0x36e>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	68db      	ldr	r3, [r3, #12]
 8003404:	2b05      	cmp	r3, #5
 8003406:	d10c      	bne.n	8003422 <HAL_RCC_OscConfig+0x356>
 8003408:	4b61      	ldr	r3, [pc, #388]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 800340a:	6a1b      	ldr	r3, [r3, #32]
 800340c:	4a60      	ldr	r2, [pc, #384]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 800340e:	f043 0304 	orr.w	r3, r3, #4
 8003412:	6213      	str	r3, [r2, #32]
 8003414:	4b5e      	ldr	r3, [pc, #376]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 8003416:	6a1b      	ldr	r3, [r3, #32]
 8003418:	4a5d      	ldr	r2, [pc, #372]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 800341a:	f043 0301 	orr.w	r3, r3, #1
 800341e:	6213      	str	r3, [r2, #32]
 8003420:	e00b      	b.n	800343a <HAL_RCC_OscConfig+0x36e>
 8003422:	4b5b      	ldr	r3, [pc, #364]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 8003424:	6a1b      	ldr	r3, [r3, #32]
 8003426:	4a5a      	ldr	r2, [pc, #360]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 8003428:	f023 0301 	bic.w	r3, r3, #1
 800342c:	6213      	str	r3, [r2, #32]
 800342e:	4b58      	ldr	r3, [pc, #352]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 8003430:	6a1b      	ldr	r3, [r3, #32]
 8003432:	4a57      	ldr	r2, [pc, #348]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 8003434:	f023 0304 	bic.w	r3, r3, #4
 8003438:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	68db      	ldr	r3, [r3, #12]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d015      	beq.n	800346e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003442:	f7ff fb89 	bl	8002b58 <HAL_GetTick>
 8003446:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003448:	e00a      	b.n	8003460 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800344a:	f7ff fb85 	bl	8002b58 <HAL_GetTick>
 800344e:	4602      	mov	r2, r0
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	1ad3      	subs	r3, r2, r3
 8003454:	f241 3288 	movw	r2, #5000	; 0x1388
 8003458:	4293      	cmp	r3, r2
 800345a:	d901      	bls.n	8003460 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800345c:	2303      	movs	r3, #3
 800345e:	e0b1      	b.n	80035c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003460:	4b4b      	ldr	r3, [pc, #300]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 8003462:	6a1b      	ldr	r3, [r3, #32]
 8003464:	f003 0302 	and.w	r3, r3, #2
 8003468:	2b00      	cmp	r3, #0
 800346a:	d0ee      	beq.n	800344a <HAL_RCC_OscConfig+0x37e>
 800346c:	e014      	b.n	8003498 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800346e:	f7ff fb73 	bl	8002b58 <HAL_GetTick>
 8003472:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003474:	e00a      	b.n	800348c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003476:	f7ff fb6f 	bl	8002b58 <HAL_GetTick>
 800347a:	4602      	mov	r2, r0
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	1ad3      	subs	r3, r2, r3
 8003480:	f241 3288 	movw	r2, #5000	; 0x1388
 8003484:	4293      	cmp	r3, r2
 8003486:	d901      	bls.n	800348c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003488:	2303      	movs	r3, #3
 800348a:	e09b      	b.n	80035c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800348c:	4b40      	ldr	r3, [pc, #256]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 800348e:	6a1b      	ldr	r3, [r3, #32]
 8003490:	f003 0302 	and.w	r3, r3, #2
 8003494:	2b00      	cmp	r3, #0
 8003496:	d1ee      	bne.n	8003476 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003498:	7dfb      	ldrb	r3, [r7, #23]
 800349a:	2b01      	cmp	r3, #1
 800349c:	d105      	bne.n	80034aa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800349e:	4b3c      	ldr	r3, [pc, #240]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 80034a0:	69db      	ldr	r3, [r3, #28]
 80034a2:	4a3b      	ldr	r2, [pc, #236]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 80034a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034a8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	69db      	ldr	r3, [r3, #28]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	f000 8087 	beq.w	80035c2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80034b4:	4b36      	ldr	r3, [pc, #216]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	f003 030c 	and.w	r3, r3, #12
 80034bc:	2b08      	cmp	r3, #8
 80034be:	d061      	beq.n	8003584 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	69db      	ldr	r3, [r3, #28]
 80034c4:	2b02      	cmp	r3, #2
 80034c6:	d146      	bne.n	8003556 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034c8:	4b33      	ldr	r3, [pc, #204]	; (8003598 <HAL_RCC_OscConfig+0x4cc>)
 80034ca:	2200      	movs	r2, #0
 80034cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ce:	f7ff fb43 	bl	8002b58 <HAL_GetTick>
 80034d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034d4:	e008      	b.n	80034e8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034d6:	f7ff fb3f 	bl	8002b58 <HAL_GetTick>
 80034da:	4602      	mov	r2, r0
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	2b02      	cmp	r3, #2
 80034e2:	d901      	bls.n	80034e8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80034e4:	2303      	movs	r3, #3
 80034e6:	e06d      	b.n	80035c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034e8:	4b29      	ldr	r3, [pc, #164]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d1f0      	bne.n	80034d6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6a1b      	ldr	r3, [r3, #32]
 80034f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034fc:	d108      	bne.n	8003510 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80034fe:	4b24      	ldr	r3, [pc, #144]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	4921      	ldr	r1, [pc, #132]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 800350c:	4313      	orrs	r3, r2
 800350e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003510:	4b1f      	ldr	r3, [pc, #124]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6a19      	ldr	r1, [r3, #32]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003520:	430b      	orrs	r3, r1
 8003522:	491b      	ldr	r1, [pc, #108]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 8003524:	4313      	orrs	r3, r2
 8003526:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003528:	4b1b      	ldr	r3, [pc, #108]	; (8003598 <HAL_RCC_OscConfig+0x4cc>)
 800352a:	2201      	movs	r2, #1
 800352c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800352e:	f7ff fb13 	bl	8002b58 <HAL_GetTick>
 8003532:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003534:	e008      	b.n	8003548 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003536:	f7ff fb0f 	bl	8002b58 <HAL_GetTick>
 800353a:	4602      	mov	r2, r0
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	1ad3      	subs	r3, r2, r3
 8003540:	2b02      	cmp	r3, #2
 8003542:	d901      	bls.n	8003548 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003544:	2303      	movs	r3, #3
 8003546:	e03d      	b.n	80035c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003548:	4b11      	ldr	r3, [pc, #68]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003550:	2b00      	cmp	r3, #0
 8003552:	d0f0      	beq.n	8003536 <HAL_RCC_OscConfig+0x46a>
 8003554:	e035      	b.n	80035c2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003556:	4b10      	ldr	r3, [pc, #64]	; (8003598 <HAL_RCC_OscConfig+0x4cc>)
 8003558:	2200      	movs	r2, #0
 800355a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800355c:	f7ff fafc 	bl	8002b58 <HAL_GetTick>
 8003560:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003562:	e008      	b.n	8003576 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003564:	f7ff faf8 	bl	8002b58 <HAL_GetTick>
 8003568:	4602      	mov	r2, r0
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	1ad3      	subs	r3, r2, r3
 800356e:	2b02      	cmp	r3, #2
 8003570:	d901      	bls.n	8003576 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003572:	2303      	movs	r3, #3
 8003574:	e026      	b.n	80035c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003576:	4b06      	ldr	r3, [pc, #24]	; (8003590 <HAL_RCC_OscConfig+0x4c4>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800357e:	2b00      	cmp	r3, #0
 8003580:	d1f0      	bne.n	8003564 <HAL_RCC_OscConfig+0x498>
 8003582:	e01e      	b.n	80035c2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	69db      	ldr	r3, [r3, #28]
 8003588:	2b01      	cmp	r3, #1
 800358a:	d107      	bne.n	800359c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e019      	b.n	80035c4 <HAL_RCC_OscConfig+0x4f8>
 8003590:	40021000 	.word	0x40021000
 8003594:	40007000 	.word	0x40007000
 8003598:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800359c:	4b0b      	ldr	r3, [pc, #44]	; (80035cc <HAL_RCC_OscConfig+0x500>)
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6a1b      	ldr	r3, [r3, #32]
 80035ac:	429a      	cmp	r2, r3
 80035ae:	d106      	bne.n	80035be <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035ba:	429a      	cmp	r2, r3
 80035bc:	d001      	beq.n	80035c2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e000      	b.n	80035c4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80035c2:	2300      	movs	r3, #0
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	3718      	adds	r7, #24
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd80      	pop	{r7, pc}
 80035cc:	40021000 	.word	0x40021000

080035d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b084      	sub	sp, #16
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
 80035d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d101      	bne.n	80035e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e0d0      	b.n	8003786 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035e4:	4b6a      	ldr	r3, [pc, #424]	; (8003790 <HAL_RCC_ClockConfig+0x1c0>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 0307 	and.w	r3, r3, #7
 80035ec:	683a      	ldr	r2, [r7, #0]
 80035ee:	429a      	cmp	r2, r3
 80035f0:	d910      	bls.n	8003614 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035f2:	4b67      	ldr	r3, [pc, #412]	; (8003790 <HAL_RCC_ClockConfig+0x1c0>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f023 0207 	bic.w	r2, r3, #7
 80035fa:	4965      	ldr	r1, [pc, #404]	; (8003790 <HAL_RCC_ClockConfig+0x1c0>)
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	4313      	orrs	r3, r2
 8003600:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003602:	4b63      	ldr	r3, [pc, #396]	; (8003790 <HAL_RCC_ClockConfig+0x1c0>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f003 0307 	and.w	r3, r3, #7
 800360a:	683a      	ldr	r2, [r7, #0]
 800360c:	429a      	cmp	r2, r3
 800360e:	d001      	beq.n	8003614 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	e0b8      	b.n	8003786 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 0302 	and.w	r3, r3, #2
 800361c:	2b00      	cmp	r3, #0
 800361e:	d020      	beq.n	8003662 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f003 0304 	and.w	r3, r3, #4
 8003628:	2b00      	cmp	r3, #0
 800362a:	d005      	beq.n	8003638 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800362c:	4b59      	ldr	r3, [pc, #356]	; (8003794 <HAL_RCC_ClockConfig+0x1c4>)
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	4a58      	ldr	r2, [pc, #352]	; (8003794 <HAL_RCC_ClockConfig+0x1c4>)
 8003632:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003636:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 0308 	and.w	r3, r3, #8
 8003640:	2b00      	cmp	r3, #0
 8003642:	d005      	beq.n	8003650 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003644:	4b53      	ldr	r3, [pc, #332]	; (8003794 <HAL_RCC_ClockConfig+0x1c4>)
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	4a52      	ldr	r2, [pc, #328]	; (8003794 <HAL_RCC_ClockConfig+0x1c4>)
 800364a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800364e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003650:	4b50      	ldr	r3, [pc, #320]	; (8003794 <HAL_RCC_ClockConfig+0x1c4>)
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	689b      	ldr	r3, [r3, #8]
 800365c:	494d      	ldr	r1, [pc, #308]	; (8003794 <HAL_RCC_ClockConfig+0x1c4>)
 800365e:	4313      	orrs	r3, r2
 8003660:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 0301 	and.w	r3, r3, #1
 800366a:	2b00      	cmp	r3, #0
 800366c:	d040      	beq.n	80036f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	2b01      	cmp	r3, #1
 8003674:	d107      	bne.n	8003686 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003676:	4b47      	ldr	r3, [pc, #284]	; (8003794 <HAL_RCC_ClockConfig+0x1c4>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800367e:	2b00      	cmp	r3, #0
 8003680:	d115      	bne.n	80036ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e07f      	b.n	8003786 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	2b02      	cmp	r3, #2
 800368c:	d107      	bne.n	800369e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800368e:	4b41      	ldr	r3, [pc, #260]	; (8003794 <HAL_RCC_ClockConfig+0x1c4>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003696:	2b00      	cmp	r3, #0
 8003698:	d109      	bne.n	80036ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800369a:	2301      	movs	r3, #1
 800369c:	e073      	b.n	8003786 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800369e:	4b3d      	ldr	r3, [pc, #244]	; (8003794 <HAL_RCC_ClockConfig+0x1c4>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 0302 	and.w	r3, r3, #2
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d101      	bne.n	80036ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e06b      	b.n	8003786 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036ae:	4b39      	ldr	r3, [pc, #228]	; (8003794 <HAL_RCC_ClockConfig+0x1c4>)
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	f023 0203 	bic.w	r2, r3, #3
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	4936      	ldr	r1, [pc, #216]	; (8003794 <HAL_RCC_ClockConfig+0x1c4>)
 80036bc:	4313      	orrs	r3, r2
 80036be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036c0:	f7ff fa4a 	bl	8002b58 <HAL_GetTick>
 80036c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036c6:	e00a      	b.n	80036de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036c8:	f7ff fa46 	bl	8002b58 <HAL_GetTick>
 80036cc:	4602      	mov	r2, r0
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	1ad3      	subs	r3, r2, r3
 80036d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d901      	bls.n	80036de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036da:	2303      	movs	r3, #3
 80036dc:	e053      	b.n	8003786 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036de:	4b2d      	ldr	r3, [pc, #180]	; (8003794 <HAL_RCC_ClockConfig+0x1c4>)
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	f003 020c 	and.w	r2, r3, #12
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	429a      	cmp	r2, r3
 80036ee:	d1eb      	bne.n	80036c8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036f0:	4b27      	ldr	r3, [pc, #156]	; (8003790 <HAL_RCC_ClockConfig+0x1c0>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f003 0307 	and.w	r3, r3, #7
 80036f8:	683a      	ldr	r2, [r7, #0]
 80036fa:	429a      	cmp	r2, r3
 80036fc:	d210      	bcs.n	8003720 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036fe:	4b24      	ldr	r3, [pc, #144]	; (8003790 <HAL_RCC_ClockConfig+0x1c0>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f023 0207 	bic.w	r2, r3, #7
 8003706:	4922      	ldr	r1, [pc, #136]	; (8003790 <HAL_RCC_ClockConfig+0x1c0>)
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	4313      	orrs	r3, r2
 800370c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800370e:	4b20      	ldr	r3, [pc, #128]	; (8003790 <HAL_RCC_ClockConfig+0x1c0>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0307 	and.w	r3, r3, #7
 8003716:	683a      	ldr	r2, [r7, #0]
 8003718:	429a      	cmp	r2, r3
 800371a:	d001      	beq.n	8003720 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	e032      	b.n	8003786 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 0304 	and.w	r3, r3, #4
 8003728:	2b00      	cmp	r3, #0
 800372a:	d008      	beq.n	800373e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800372c:	4b19      	ldr	r3, [pc, #100]	; (8003794 <HAL_RCC_ClockConfig+0x1c4>)
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	4916      	ldr	r1, [pc, #88]	; (8003794 <HAL_RCC_ClockConfig+0x1c4>)
 800373a:	4313      	orrs	r3, r2
 800373c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 0308 	and.w	r3, r3, #8
 8003746:	2b00      	cmp	r3, #0
 8003748:	d009      	beq.n	800375e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800374a:	4b12      	ldr	r3, [pc, #72]	; (8003794 <HAL_RCC_ClockConfig+0x1c4>)
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	691b      	ldr	r3, [r3, #16]
 8003756:	00db      	lsls	r3, r3, #3
 8003758:	490e      	ldr	r1, [pc, #56]	; (8003794 <HAL_RCC_ClockConfig+0x1c4>)
 800375a:	4313      	orrs	r3, r2
 800375c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800375e:	f000 f821 	bl	80037a4 <HAL_RCC_GetSysClockFreq>
 8003762:	4602      	mov	r2, r0
 8003764:	4b0b      	ldr	r3, [pc, #44]	; (8003794 <HAL_RCC_ClockConfig+0x1c4>)
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	091b      	lsrs	r3, r3, #4
 800376a:	f003 030f 	and.w	r3, r3, #15
 800376e:	490a      	ldr	r1, [pc, #40]	; (8003798 <HAL_RCC_ClockConfig+0x1c8>)
 8003770:	5ccb      	ldrb	r3, [r1, r3]
 8003772:	fa22 f303 	lsr.w	r3, r2, r3
 8003776:	4a09      	ldr	r2, [pc, #36]	; (800379c <HAL_RCC_ClockConfig+0x1cc>)
 8003778:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800377a:	4b09      	ldr	r3, [pc, #36]	; (80037a0 <HAL_RCC_ClockConfig+0x1d0>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4618      	mov	r0, r3
 8003780:	f7fe f894 	bl	80018ac <HAL_InitTick>

  return HAL_OK;
 8003784:	2300      	movs	r3, #0
}
 8003786:	4618      	mov	r0, r3
 8003788:	3710      	adds	r7, #16
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	40022000 	.word	0x40022000
 8003794:	40021000 	.word	0x40021000
 8003798:	08008ed4 	.word	0x08008ed4
 800379c:	20000000 	.word	0x20000000
 80037a0:	20000004 	.word	0x20000004

080037a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b087      	sub	sp, #28
 80037a8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80037aa:	2300      	movs	r3, #0
 80037ac:	60fb      	str	r3, [r7, #12]
 80037ae:	2300      	movs	r3, #0
 80037b0:	60bb      	str	r3, [r7, #8]
 80037b2:	2300      	movs	r3, #0
 80037b4:	617b      	str	r3, [r7, #20]
 80037b6:	2300      	movs	r3, #0
 80037b8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80037ba:	2300      	movs	r3, #0
 80037bc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80037be:	4b1e      	ldr	r3, [pc, #120]	; (8003838 <HAL_RCC_GetSysClockFreq+0x94>)
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f003 030c 	and.w	r3, r3, #12
 80037ca:	2b04      	cmp	r3, #4
 80037cc:	d002      	beq.n	80037d4 <HAL_RCC_GetSysClockFreq+0x30>
 80037ce:	2b08      	cmp	r3, #8
 80037d0:	d003      	beq.n	80037da <HAL_RCC_GetSysClockFreq+0x36>
 80037d2:	e027      	b.n	8003824 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80037d4:	4b19      	ldr	r3, [pc, #100]	; (800383c <HAL_RCC_GetSysClockFreq+0x98>)
 80037d6:	613b      	str	r3, [r7, #16]
      break;
 80037d8:	e027      	b.n	800382a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	0c9b      	lsrs	r3, r3, #18
 80037de:	f003 030f 	and.w	r3, r3, #15
 80037e2:	4a17      	ldr	r2, [pc, #92]	; (8003840 <HAL_RCC_GetSysClockFreq+0x9c>)
 80037e4:	5cd3      	ldrb	r3, [r2, r3]
 80037e6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d010      	beq.n	8003814 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80037f2:	4b11      	ldr	r3, [pc, #68]	; (8003838 <HAL_RCC_GetSysClockFreq+0x94>)
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	0c5b      	lsrs	r3, r3, #17
 80037f8:	f003 0301 	and.w	r3, r3, #1
 80037fc:	4a11      	ldr	r2, [pc, #68]	; (8003844 <HAL_RCC_GetSysClockFreq+0xa0>)
 80037fe:	5cd3      	ldrb	r3, [r2, r3]
 8003800:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	4a0d      	ldr	r2, [pc, #52]	; (800383c <HAL_RCC_GetSysClockFreq+0x98>)
 8003806:	fb03 f202 	mul.w	r2, r3, r2
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003810:	617b      	str	r3, [r7, #20]
 8003812:	e004      	b.n	800381e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	4a0c      	ldr	r2, [pc, #48]	; (8003848 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003818:	fb02 f303 	mul.w	r3, r2, r3
 800381c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800381e:	697b      	ldr	r3, [r7, #20]
 8003820:	613b      	str	r3, [r7, #16]
      break;
 8003822:	e002      	b.n	800382a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003824:	4b05      	ldr	r3, [pc, #20]	; (800383c <HAL_RCC_GetSysClockFreq+0x98>)
 8003826:	613b      	str	r3, [r7, #16]
      break;
 8003828:	bf00      	nop
    }
  }
  return sysclockfreq;
 800382a:	693b      	ldr	r3, [r7, #16]
}
 800382c:	4618      	mov	r0, r3
 800382e:	371c      	adds	r7, #28
 8003830:	46bd      	mov	sp, r7
 8003832:	bc80      	pop	{r7}
 8003834:	4770      	bx	lr
 8003836:	bf00      	nop
 8003838:	40021000 	.word	0x40021000
 800383c:	007a1200 	.word	0x007a1200
 8003840:	080094dc 	.word	0x080094dc
 8003844:	080094ec 	.word	0x080094ec
 8003848:	003d0900 	.word	0x003d0900

0800384c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800384c:	b480      	push	{r7}
 800384e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003850:	4b02      	ldr	r3, [pc, #8]	; (800385c <HAL_RCC_GetHCLKFreq+0x10>)
 8003852:	681b      	ldr	r3, [r3, #0]
}
 8003854:	4618      	mov	r0, r3
 8003856:	46bd      	mov	sp, r7
 8003858:	bc80      	pop	{r7}
 800385a:	4770      	bx	lr
 800385c:	20000000 	.word	0x20000000

08003860 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003864:	f7ff fff2 	bl	800384c <HAL_RCC_GetHCLKFreq>
 8003868:	4602      	mov	r2, r0
 800386a:	4b05      	ldr	r3, [pc, #20]	; (8003880 <HAL_RCC_GetPCLK2Freq+0x20>)
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	0adb      	lsrs	r3, r3, #11
 8003870:	f003 0307 	and.w	r3, r3, #7
 8003874:	4903      	ldr	r1, [pc, #12]	; (8003884 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003876:	5ccb      	ldrb	r3, [r1, r3]
 8003878:	fa22 f303 	lsr.w	r3, r2, r3
}
 800387c:	4618      	mov	r0, r3
 800387e:	bd80      	pop	{r7, pc}
 8003880:	40021000 	.word	0x40021000
 8003884:	08008ee4 	.word	0x08008ee4

08003888 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003888:	b480      	push	{r7}
 800388a:	b083      	sub	sp, #12
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
 8003890:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	220f      	movs	r2, #15
 8003896:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003898:	4b11      	ldr	r3, [pc, #68]	; (80038e0 <HAL_RCC_GetClockConfig+0x58>)
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	f003 0203 	and.w	r2, r3, #3
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80038a4:	4b0e      	ldr	r3, [pc, #56]	; (80038e0 <HAL_RCC_GetClockConfig+0x58>)
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80038b0:	4b0b      	ldr	r3, [pc, #44]	; (80038e0 <HAL_RCC_GetClockConfig+0x58>)
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80038bc:	4b08      	ldr	r3, [pc, #32]	; (80038e0 <HAL_RCC_GetClockConfig+0x58>)
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	08db      	lsrs	r3, r3, #3
 80038c2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80038ca:	4b06      	ldr	r3, [pc, #24]	; (80038e4 <HAL_RCC_GetClockConfig+0x5c>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 0207 	and.w	r2, r3, #7
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80038d6:	bf00      	nop
 80038d8:	370c      	adds	r7, #12
 80038da:	46bd      	mov	sp, r7
 80038dc:	bc80      	pop	{r7}
 80038de:	4770      	bx	lr
 80038e0:	40021000 	.word	0x40021000
 80038e4:	40022000 	.word	0x40022000

080038e8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b085      	sub	sp, #20
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80038f0:	4b0a      	ldr	r3, [pc, #40]	; (800391c <RCC_Delay+0x34>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a0a      	ldr	r2, [pc, #40]	; (8003920 <RCC_Delay+0x38>)
 80038f6:	fba2 2303 	umull	r2, r3, r2, r3
 80038fa:	0a5b      	lsrs	r3, r3, #9
 80038fc:	687a      	ldr	r2, [r7, #4]
 80038fe:	fb02 f303 	mul.w	r3, r2, r3
 8003902:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003904:	bf00      	nop
  }
  while (Delay --);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	1e5a      	subs	r2, r3, #1
 800390a:	60fa      	str	r2, [r7, #12]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d1f9      	bne.n	8003904 <RCC_Delay+0x1c>
}
 8003910:	bf00      	nop
 8003912:	bf00      	nop
 8003914:	3714      	adds	r7, #20
 8003916:	46bd      	mov	sp, r7
 8003918:	bc80      	pop	{r7}
 800391a:	4770      	bx	lr
 800391c:	20000000 	.word	0x20000000
 8003920:	10624dd3 	.word	0x10624dd3

08003924 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b084      	sub	sp, #16
 8003928:	af00      	add	r7, sp, #0
 800392a:	60f8      	str	r0, [r7, #12]
 800392c:	60b9      	str	r1, [r7, #8]
 800392e:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d004      	beq.n	8003940 <HAL_SRAM_Init+0x1c>
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	699b      	ldr	r3, [r3, #24]
 800393a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800393e:	d101      	bne.n	8003944 <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e038      	b.n	80039b6 <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800394a:	b2db      	uxtb	r3, r3
 800394c:	2b00      	cmp	r3, #0
 800394e:	d106      	bne.n	800395e <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2200      	movs	r2, #0
 8003954:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8003958:	68f8      	ldr	r0, [r7, #12]
 800395a:	f7fd ff9d 	bl	8001898 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681a      	ldr	r2, [r3, #0]
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	3308      	adds	r3, #8
 8003966:	4619      	mov	r1, r3
 8003968:	4610      	mov	r0, r2
 800396a:	f000 fff1 	bl	8004950 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	6818      	ldr	r0, [r3, #0]
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	689b      	ldr	r3, [r3, #8]
 8003976:	461a      	mov	r2, r3
 8003978:	68b9      	ldr	r1, [r7, #8]
 800397a:	f001 f853 	bl	8004a24 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	6858      	ldr	r0, [r3, #4]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	689a      	ldr	r2, [r3, #8]
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800398a:	6879      	ldr	r1, [r7, #4]
 800398c:	f001 f878 	bl	8004a80 <FSMC_NORSRAM_Extended_Timing_Init>
                                          hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	68fa      	ldr	r2, [r7, #12]
 8003996:	6892      	ldr	r2, [r2, #8]
 8003998:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	68fa      	ldr	r2, [r7, #12]
 80039a2:	6892      	ldr	r2, [r2, #8]
 80039a4:	f041 0101 	orr.w	r1, r1, #1
 80039a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2201      	movs	r2, #1
 80039b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80039b4:	2300      	movs	r3, #0
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3710      	adds	r7, #16
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}

080039be <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80039be:	b580      	push	{r7, lr}
 80039c0:	b082      	sub	sp, #8
 80039c2:	af00      	add	r7, sp, #0
 80039c4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d101      	bne.n	80039d0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	e041      	b.n	8003a54 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d106      	bne.n	80039ea <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2200      	movs	r2, #0
 80039e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80039e4:	6878      	ldr	r0, [r7, #4]
 80039e6:	f7fd fe93 	bl	8001710 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2202      	movs	r2, #2
 80039ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	3304      	adds	r3, #4
 80039fa:	4619      	mov	r1, r3
 80039fc:	4610      	mov	r0, r2
 80039fe:	f000 fc3d 	bl	800427c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2201      	movs	r2, #1
 8003a06:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2201      	movs	r2, #1
 8003a16:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2201      	movs	r2, #1
 8003a26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2201      	movs	r2, #1
 8003a36:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2201      	movs	r2, #1
 8003a3e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2201      	movs	r2, #1
 8003a46:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003a52:	2300      	movs	r3, #0
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	3708      	adds	r7, #8
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}

08003a5c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b085      	sub	sp, #20
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a6a:	b2db      	uxtb	r3, r3
 8003a6c:	2b01      	cmp	r3, #1
 8003a6e:	d001      	beq.n	8003a74 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003a70:	2301      	movs	r3, #1
 8003a72:	e044      	b.n	8003afe <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2202      	movs	r2, #2
 8003a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	68da      	ldr	r2, [r3, #12]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f042 0201 	orr.w	r2, r2, #1
 8003a8a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a1d      	ldr	r2, [pc, #116]	; (8003b08 <HAL_TIM_Base_Start_IT+0xac>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d018      	beq.n	8003ac8 <HAL_TIM_Base_Start_IT+0x6c>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a1c      	ldr	r2, [pc, #112]	; (8003b0c <HAL_TIM_Base_Start_IT+0xb0>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d013      	beq.n	8003ac8 <HAL_TIM_Base_Start_IT+0x6c>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003aa8:	d00e      	beq.n	8003ac8 <HAL_TIM_Base_Start_IT+0x6c>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a18      	ldr	r2, [pc, #96]	; (8003b10 <HAL_TIM_Base_Start_IT+0xb4>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d009      	beq.n	8003ac8 <HAL_TIM_Base_Start_IT+0x6c>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a16      	ldr	r2, [pc, #88]	; (8003b14 <HAL_TIM_Base_Start_IT+0xb8>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d004      	beq.n	8003ac8 <HAL_TIM_Base_Start_IT+0x6c>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a15      	ldr	r2, [pc, #84]	; (8003b18 <HAL_TIM_Base_Start_IT+0xbc>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d111      	bne.n	8003aec <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	f003 0307 	and.w	r3, r3, #7
 8003ad2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	2b06      	cmp	r3, #6
 8003ad8:	d010      	beq.n	8003afc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	681a      	ldr	r2, [r3, #0]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f042 0201 	orr.w	r2, r2, #1
 8003ae8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003aea:	e007      	b.n	8003afc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f042 0201 	orr.w	r2, r2, #1
 8003afa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003afc:	2300      	movs	r3, #0
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	3714      	adds	r7, #20
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bc80      	pop	{r7}
 8003b06:	4770      	bx	lr
 8003b08:	40012c00 	.word	0x40012c00
 8003b0c:	40013400 	.word	0x40013400
 8003b10:	40000400 	.word	0x40000400
 8003b14:	40000800 	.word	0x40000800
 8003b18:	40000c00 	.word	0x40000c00

08003b1c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b082      	sub	sp, #8
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d101      	bne.n	8003b2e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e041      	b.n	8003bb2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d106      	bne.n	8003b48 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f000 f839 	bl	8003bba <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2202      	movs	r2, #2
 8003b4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681a      	ldr	r2, [r3, #0]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	3304      	adds	r3, #4
 8003b58:	4619      	mov	r1, r3
 8003b5a:	4610      	mov	r0, r2
 8003b5c:	f000 fb8e 	bl	800427c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2201      	movs	r2, #1
 8003b64:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2201      	movs	r2, #1
 8003b74:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2201      	movs	r2, #1
 8003b84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2201      	movs	r2, #1
 8003b94:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2201      	movs	r2, #1
 8003bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003bb0:	2300      	movs	r3, #0
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3708      	adds	r7, #8
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}

08003bba <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003bba:	b480      	push	{r7}
 8003bbc:	b083      	sub	sp, #12
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003bc2:	bf00      	nop
 8003bc4:	370c      	adds	r7, #12
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bc80      	pop	{r7}
 8003bca:	4770      	bx	lr

08003bcc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b084      	sub	sp, #16
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
 8003bd4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d109      	bne.n	8003bf0 <HAL_TIM_PWM_Start+0x24>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	2b01      	cmp	r3, #1
 8003be6:	bf14      	ite	ne
 8003be8:	2301      	movne	r3, #1
 8003bea:	2300      	moveq	r3, #0
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	e022      	b.n	8003c36 <HAL_TIM_PWM_Start+0x6a>
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	2b04      	cmp	r3, #4
 8003bf4:	d109      	bne.n	8003c0a <HAL_TIM_PWM_Start+0x3e>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	2b01      	cmp	r3, #1
 8003c00:	bf14      	ite	ne
 8003c02:	2301      	movne	r3, #1
 8003c04:	2300      	moveq	r3, #0
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	e015      	b.n	8003c36 <HAL_TIM_PWM_Start+0x6a>
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	2b08      	cmp	r3, #8
 8003c0e:	d109      	bne.n	8003c24 <HAL_TIM_PWM_Start+0x58>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	bf14      	ite	ne
 8003c1c:	2301      	movne	r3, #1
 8003c1e:	2300      	moveq	r3, #0
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	e008      	b.n	8003c36 <HAL_TIM_PWM_Start+0x6a>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c2a:	b2db      	uxtb	r3, r3
 8003c2c:	2b01      	cmp	r3, #1
 8003c2e:	bf14      	ite	ne
 8003c30:	2301      	movne	r3, #1
 8003c32:	2300      	moveq	r3, #0
 8003c34:	b2db      	uxtb	r3, r3
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d001      	beq.n	8003c3e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e072      	b.n	8003d24 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d104      	bne.n	8003c4e <HAL_TIM_PWM_Start+0x82>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2202      	movs	r2, #2
 8003c48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c4c:	e013      	b.n	8003c76 <HAL_TIM_PWM_Start+0xaa>
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	2b04      	cmp	r3, #4
 8003c52:	d104      	bne.n	8003c5e <HAL_TIM_PWM_Start+0x92>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2202      	movs	r2, #2
 8003c58:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c5c:	e00b      	b.n	8003c76 <HAL_TIM_PWM_Start+0xaa>
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	2b08      	cmp	r3, #8
 8003c62:	d104      	bne.n	8003c6e <HAL_TIM_PWM_Start+0xa2>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2202      	movs	r2, #2
 8003c68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c6c:	e003      	b.n	8003c76 <HAL_TIM_PWM_Start+0xaa>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2202      	movs	r2, #2
 8003c72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	6839      	ldr	r1, [r7, #0]
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f000 fdc4 	bl	800480c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a28      	ldr	r2, [pc, #160]	; (8003d2c <HAL_TIM_PWM_Start+0x160>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d004      	beq.n	8003c98 <HAL_TIM_PWM_Start+0xcc>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a27      	ldr	r2, [pc, #156]	; (8003d30 <HAL_TIM_PWM_Start+0x164>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d101      	bne.n	8003c9c <HAL_TIM_PWM_Start+0xd0>
 8003c98:	2301      	movs	r3, #1
 8003c9a:	e000      	b.n	8003c9e <HAL_TIM_PWM_Start+0xd2>
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d007      	beq.n	8003cb2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003cb0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a1d      	ldr	r2, [pc, #116]	; (8003d2c <HAL_TIM_PWM_Start+0x160>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d018      	beq.n	8003cee <HAL_TIM_PWM_Start+0x122>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a1b      	ldr	r2, [pc, #108]	; (8003d30 <HAL_TIM_PWM_Start+0x164>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d013      	beq.n	8003cee <HAL_TIM_PWM_Start+0x122>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cce:	d00e      	beq.n	8003cee <HAL_TIM_PWM_Start+0x122>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a17      	ldr	r2, [pc, #92]	; (8003d34 <HAL_TIM_PWM_Start+0x168>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d009      	beq.n	8003cee <HAL_TIM_PWM_Start+0x122>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a16      	ldr	r2, [pc, #88]	; (8003d38 <HAL_TIM_PWM_Start+0x16c>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d004      	beq.n	8003cee <HAL_TIM_PWM_Start+0x122>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a14      	ldr	r2, [pc, #80]	; (8003d3c <HAL_TIM_PWM_Start+0x170>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d111      	bne.n	8003d12 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	f003 0307 	and.w	r3, r3, #7
 8003cf8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2b06      	cmp	r3, #6
 8003cfe:	d010      	beq.n	8003d22 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	681a      	ldr	r2, [r3, #0]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f042 0201 	orr.w	r2, r2, #1
 8003d0e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d10:	e007      	b.n	8003d22 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	681a      	ldr	r2, [r3, #0]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f042 0201 	orr.w	r2, r2, #1
 8003d20:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003d22:	2300      	movs	r3, #0
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	3710      	adds	r7, #16
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}
 8003d2c:	40012c00 	.word	0x40012c00
 8003d30:	40013400 	.word	0x40013400
 8003d34:	40000400 	.word	0x40000400
 8003d38:	40000800 	.word	0x40000800
 8003d3c:	40000c00 	.word	0x40000c00

08003d40 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b084      	sub	sp, #16
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	68db      	ldr	r3, [r3, #12]
 8003d4e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	691b      	ldr	r3, [r3, #16]
 8003d56:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	f003 0302 	and.w	r3, r3, #2
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d020      	beq.n	8003da4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	f003 0302 	and.w	r3, r3, #2
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d01b      	beq.n	8003da4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f06f 0202 	mvn.w	r2, #2
 8003d74:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2201      	movs	r2, #1
 8003d7a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	699b      	ldr	r3, [r3, #24]
 8003d82:	f003 0303 	and.w	r3, r3, #3
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d003      	beq.n	8003d92 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003d8a:	6878      	ldr	r0, [r7, #4]
 8003d8c:	f000 fa5a 	bl	8004244 <HAL_TIM_IC_CaptureCallback>
 8003d90:	e005      	b.n	8003d9e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f000 fa4d 	bl	8004232 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d98:	6878      	ldr	r0, [r7, #4]
 8003d9a:	f000 fa5c 	bl	8004256 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2200      	movs	r2, #0
 8003da2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	f003 0304 	and.w	r3, r3, #4
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d020      	beq.n	8003df0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	f003 0304 	and.w	r3, r3, #4
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d01b      	beq.n	8003df0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f06f 0204 	mvn.w	r2, #4
 8003dc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2202      	movs	r2, #2
 8003dc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	699b      	ldr	r3, [r3, #24]
 8003dce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d003      	beq.n	8003dde <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f000 fa34 	bl	8004244 <HAL_TIM_IC_CaptureCallback>
 8003ddc:	e005      	b.n	8003dea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003dde:	6878      	ldr	r0, [r7, #4]
 8003de0:	f000 fa27 	bl	8004232 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003de4:	6878      	ldr	r0, [r7, #4]
 8003de6:	f000 fa36 	bl	8004256 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2200      	movs	r2, #0
 8003dee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	f003 0308 	and.w	r3, r3, #8
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d020      	beq.n	8003e3c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	f003 0308 	and.w	r3, r3, #8
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d01b      	beq.n	8003e3c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f06f 0208 	mvn.w	r2, #8
 8003e0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2204      	movs	r2, #4
 8003e12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	69db      	ldr	r3, [r3, #28]
 8003e1a:	f003 0303 	and.w	r3, r3, #3
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d003      	beq.n	8003e2a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f000 fa0e 	bl	8004244 <HAL_TIM_IC_CaptureCallback>
 8003e28:	e005      	b.n	8003e36 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e2a:	6878      	ldr	r0, [r7, #4]
 8003e2c:	f000 fa01 	bl	8004232 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	f000 fa10 	bl	8004256 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	f003 0310 	and.w	r3, r3, #16
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d020      	beq.n	8003e88 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	f003 0310 	and.w	r3, r3, #16
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d01b      	beq.n	8003e88 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f06f 0210 	mvn.w	r2, #16
 8003e58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2208      	movs	r2, #8
 8003e5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	69db      	ldr	r3, [r3, #28]
 8003e66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d003      	beq.n	8003e76 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e6e:	6878      	ldr	r0, [r7, #4]
 8003e70:	f000 f9e8 	bl	8004244 <HAL_TIM_IC_CaptureCallback>
 8003e74:	e005      	b.n	8003e82 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	f000 f9db 	bl	8004232 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e7c:	6878      	ldr	r0, [r7, #4]
 8003e7e:	f000 f9ea 	bl	8004256 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2200      	movs	r2, #0
 8003e86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003e88:	68bb      	ldr	r3, [r7, #8]
 8003e8a:	f003 0301 	and.w	r3, r3, #1
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d00c      	beq.n	8003eac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	f003 0301 	and.w	r3, r3, #1
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d007      	beq.n	8003eac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f06f 0201 	mvn.w	r2, #1
 8003ea4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	f7fd fbe2 	bl	8001670 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d00c      	beq.n	8003ed0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d007      	beq.n	8003ed0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003ec8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f000 fd37 	bl	800493e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d00c      	beq.n	8003ef4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d007      	beq.n	8003ef4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003eec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	f000 f9ba 	bl	8004268 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	f003 0320 	and.w	r3, r3, #32
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d00c      	beq.n	8003f18 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	f003 0320 	and.w	r3, r3, #32
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d007      	beq.n	8003f18 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f06f 0220 	mvn.w	r2, #32
 8003f10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f000 fd0a 	bl	800492c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003f18:	bf00      	nop
 8003f1a:	3710      	adds	r7, #16
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bd80      	pop	{r7, pc}

08003f20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b086      	sub	sp, #24
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	60f8      	str	r0, [r7, #12]
 8003f28:	60b9      	str	r1, [r7, #8]
 8003f2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d101      	bne.n	8003f3e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003f3a:	2302      	movs	r3, #2
 8003f3c:	e0ae      	b.n	800409c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2201      	movs	r2, #1
 8003f42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2b0c      	cmp	r3, #12
 8003f4a:	f200 809f 	bhi.w	800408c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003f4e:	a201      	add	r2, pc, #4	; (adr r2, 8003f54 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003f50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f54:	08003f89 	.word	0x08003f89
 8003f58:	0800408d 	.word	0x0800408d
 8003f5c:	0800408d 	.word	0x0800408d
 8003f60:	0800408d 	.word	0x0800408d
 8003f64:	08003fc9 	.word	0x08003fc9
 8003f68:	0800408d 	.word	0x0800408d
 8003f6c:	0800408d 	.word	0x0800408d
 8003f70:	0800408d 	.word	0x0800408d
 8003f74:	0800400b 	.word	0x0800400b
 8003f78:	0800408d 	.word	0x0800408d
 8003f7c:	0800408d 	.word	0x0800408d
 8003f80:	0800408d 	.word	0x0800408d
 8003f84:	0800404b 	.word	0x0800404b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	68b9      	ldr	r1, [r7, #8]
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f000 f9fa 	bl	8004388 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	699a      	ldr	r2, [r3, #24]
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f042 0208 	orr.w	r2, r2, #8
 8003fa2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	699a      	ldr	r2, [r3, #24]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f022 0204 	bic.w	r2, r2, #4
 8003fb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	6999      	ldr	r1, [r3, #24]
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	691a      	ldr	r2, [r3, #16]
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	430a      	orrs	r2, r1
 8003fc4:	619a      	str	r2, [r3, #24]
      break;
 8003fc6:	e064      	b.n	8004092 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	68b9      	ldr	r1, [r7, #8]
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f000 fa4a 	bl	8004468 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	699a      	ldr	r2, [r3, #24]
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003fe2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	699a      	ldr	r2, [r3, #24]
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ff2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	6999      	ldr	r1, [r3, #24]
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	691b      	ldr	r3, [r3, #16]
 8003ffe:	021a      	lsls	r2, r3, #8
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	430a      	orrs	r2, r1
 8004006:	619a      	str	r2, [r3, #24]
      break;
 8004008:	e043      	b.n	8004092 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	68b9      	ldr	r1, [r7, #8]
 8004010:	4618      	mov	r0, r3
 8004012:	f000 fa9d 	bl	8004550 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	69da      	ldr	r2, [r3, #28]
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f042 0208 	orr.w	r2, r2, #8
 8004024:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	69da      	ldr	r2, [r3, #28]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f022 0204 	bic.w	r2, r2, #4
 8004034:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	69d9      	ldr	r1, [r3, #28]
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	691a      	ldr	r2, [r3, #16]
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	430a      	orrs	r2, r1
 8004046:	61da      	str	r2, [r3, #28]
      break;
 8004048:	e023      	b.n	8004092 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	68b9      	ldr	r1, [r7, #8]
 8004050:	4618      	mov	r0, r3
 8004052:	f000 faf1 	bl	8004638 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	69da      	ldr	r2, [r3, #28]
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004064:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	69da      	ldr	r2, [r3, #28]
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004074:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	69d9      	ldr	r1, [r3, #28]
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	691b      	ldr	r3, [r3, #16]
 8004080:	021a      	lsls	r2, r3, #8
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	430a      	orrs	r2, r1
 8004088:	61da      	str	r2, [r3, #28]
      break;
 800408a:	e002      	b.n	8004092 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800408c:	2301      	movs	r3, #1
 800408e:	75fb      	strb	r3, [r7, #23]
      break;
 8004090:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	2200      	movs	r2, #0
 8004096:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800409a:	7dfb      	ldrb	r3, [r7, #23]
}
 800409c:	4618      	mov	r0, r3
 800409e:	3718      	adds	r7, #24
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}

080040a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b084      	sub	sp, #16
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
 80040ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040ae:	2300      	movs	r3, #0
 80040b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	d101      	bne.n	80040c0 <HAL_TIM_ConfigClockSource+0x1c>
 80040bc:	2302      	movs	r3, #2
 80040be:	e0b4      	b.n	800422a <HAL_TIM_ConfigClockSource+0x186>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2201      	movs	r2, #1
 80040c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2202      	movs	r2, #2
 80040cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80040de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80040e0:	68bb      	ldr	r3, [r7, #8]
 80040e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80040e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	68ba      	ldr	r2, [r7, #8]
 80040ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040f8:	d03e      	beq.n	8004178 <HAL_TIM_ConfigClockSource+0xd4>
 80040fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040fe:	f200 8087 	bhi.w	8004210 <HAL_TIM_ConfigClockSource+0x16c>
 8004102:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004106:	f000 8086 	beq.w	8004216 <HAL_TIM_ConfigClockSource+0x172>
 800410a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800410e:	d87f      	bhi.n	8004210 <HAL_TIM_ConfigClockSource+0x16c>
 8004110:	2b70      	cmp	r3, #112	; 0x70
 8004112:	d01a      	beq.n	800414a <HAL_TIM_ConfigClockSource+0xa6>
 8004114:	2b70      	cmp	r3, #112	; 0x70
 8004116:	d87b      	bhi.n	8004210 <HAL_TIM_ConfigClockSource+0x16c>
 8004118:	2b60      	cmp	r3, #96	; 0x60
 800411a:	d050      	beq.n	80041be <HAL_TIM_ConfigClockSource+0x11a>
 800411c:	2b60      	cmp	r3, #96	; 0x60
 800411e:	d877      	bhi.n	8004210 <HAL_TIM_ConfigClockSource+0x16c>
 8004120:	2b50      	cmp	r3, #80	; 0x50
 8004122:	d03c      	beq.n	800419e <HAL_TIM_ConfigClockSource+0xfa>
 8004124:	2b50      	cmp	r3, #80	; 0x50
 8004126:	d873      	bhi.n	8004210 <HAL_TIM_ConfigClockSource+0x16c>
 8004128:	2b40      	cmp	r3, #64	; 0x40
 800412a:	d058      	beq.n	80041de <HAL_TIM_ConfigClockSource+0x13a>
 800412c:	2b40      	cmp	r3, #64	; 0x40
 800412e:	d86f      	bhi.n	8004210 <HAL_TIM_ConfigClockSource+0x16c>
 8004130:	2b30      	cmp	r3, #48	; 0x30
 8004132:	d064      	beq.n	80041fe <HAL_TIM_ConfigClockSource+0x15a>
 8004134:	2b30      	cmp	r3, #48	; 0x30
 8004136:	d86b      	bhi.n	8004210 <HAL_TIM_ConfigClockSource+0x16c>
 8004138:	2b20      	cmp	r3, #32
 800413a:	d060      	beq.n	80041fe <HAL_TIM_ConfigClockSource+0x15a>
 800413c:	2b20      	cmp	r3, #32
 800413e:	d867      	bhi.n	8004210 <HAL_TIM_ConfigClockSource+0x16c>
 8004140:	2b00      	cmp	r3, #0
 8004142:	d05c      	beq.n	80041fe <HAL_TIM_ConfigClockSource+0x15a>
 8004144:	2b10      	cmp	r3, #16
 8004146:	d05a      	beq.n	80041fe <HAL_TIM_ConfigClockSource+0x15a>
 8004148:	e062      	b.n	8004210 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6818      	ldr	r0, [r3, #0]
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	6899      	ldr	r1, [r3, #8]
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	685a      	ldr	r2, [r3, #4]
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	68db      	ldr	r3, [r3, #12]
 800415a:	f000 fb38 	bl	80047ce <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800416c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	68ba      	ldr	r2, [r7, #8]
 8004174:	609a      	str	r2, [r3, #8]
      break;
 8004176:	e04f      	b.n	8004218 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6818      	ldr	r0, [r3, #0]
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	6899      	ldr	r1, [r3, #8]
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	685a      	ldr	r2, [r3, #4]
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	68db      	ldr	r3, [r3, #12]
 8004188:	f000 fb21 	bl	80047ce <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	689a      	ldr	r2, [r3, #8]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800419a:	609a      	str	r2, [r3, #8]
      break;
 800419c:	e03c      	b.n	8004218 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6818      	ldr	r0, [r3, #0]
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	6859      	ldr	r1, [r3, #4]
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	68db      	ldr	r3, [r3, #12]
 80041aa:	461a      	mov	r2, r3
 80041ac:	f000 fa98 	bl	80046e0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	2150      	movs	r1, #80	; 0x50
 80041b6:	4618      	mov	r0, r3
 80041b8:	f000 faef 	bl	800479a <TIM_ITRx_SetConfig>
      break;
 80041bc:	e02c      	b.n	8004218 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6818      	ldr	r0, [r3, #0]
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	6859      	ldr	r1, [r3, #4]
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	461a      	mov	r2, r3
 80041cc:	f000 fab6 	bl	800473c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	2160      	movs	r1, #96	; 0x60
 80041d6:	4618      	mov	r0, r3
 80041d8:	f000 fadf 	bl	800479a <TIM_ITRx_SetConfig>
      break;
 80041dc:	e01c      	b.n	8004218 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6818      	ldr	r0, [r3, #0]
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	6859      	ldr	r1, [r3, #4]
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	68db      	ldr	r3, [r3, #12]
 80041ea:	461a      	mov	r2, r3
 80041ec:	f000 fa78 	bl	80046e0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	2140      	movs	r1, #64	; 0x40
 80041f6:	4618      	mov	r0, r3
 80041f8:	f000 facf 	bl	800479a <TIM_ITRx_SetConfig>
      break;
 80041fc:	e00c      	b.n	8004218 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4619      	mov	r1, r3
 8004208:	4610      	mov	r0, r2
 800420a:	f000 fac6 	bl	800479a <TIM_ITRx_SetConfig>
      break;
 800420e:	e003      	b.n	8004218 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004210:	2301      	movs	r3, #1
 8004212:	73fb      	strb	r3, [r7, #15]
      break;
 8004214:	e000      	b.n	8004218 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004216:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2201      	movs	r2, #1
 800421c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2200      	movs	r2, #0
 8004224:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004228:	7bfb      	ldrb	r3, [r7, #15]
}
 800422a:	4618      	mov	r0, r3
 800422c:	3710      	adds	r7, #16
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}

08004232 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004232:	b480      	push	{r7}
 8004234:	b083      	sub	sp, #12
 8004236:	af00      	add	r7, sp, #0
 8004238:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800423a:	bf00      	nop
 800423c:	370c      	adds	r7, #12
 800423e:	46bd      	mov	sp, r7
 8004240:	bc80      	pop	{r7}
 8004242:	4770      	bx	lr

08004244 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004244:	b480      	push	{r7}
 8004246:	b083      	sub	sp, #12
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800424c:	bf00      	nop
 800424e:	370c      	adds	r7, #12
 8004250:	46bd      	mov	sp, r7
 8004252:	bc80      	pop	{r7}
 8004254:	4770      	bx	lr

08004256 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004256:	b480      	push	{r7}
 8004258:	b083      	sub	sp, #12
 800425a:	af00      	add	r7, sp, #0
 800425c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800425e:	bf00      	nop
 8004260:	370c      	adds	r7, #12
 8004262:	46bd      	mov	sp, r7
 8004264:	bc80      	pop	{r7}
 8004266:	4770      	bx	lr

08004268 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004268:	b480      	push	{r7}
 800426a:	b083      	sub	sp, #12
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004270:	bf00      	nop
 8004272:	370c      	adds	r7, #12
 8004274:	46bd      	mov	sp, r7
 8004276:	bc80      	pop	{r7}
 8004278:	4770      	bx	lr
	...

0800427c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800427c:	b480      	push	{r7}
 800427e:	b085      	sub	sp, #20
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
 8004284:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	4a39      	ldr	r2, [pc, #228]	; (8004374 <TIM_Base_SetConfig+0xf8>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d013      	beq.n	80042bc <TIM_Base_SetConfig+0x40>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	4a38      	ldr	r2, [pc, #224]	; (8004378 <TIM_Base_SetConfig+0xfc>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d00f      	beq.n	80042bc <TIM_Base_SetConfig+0x40>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042a2:	d00b      	beq.n	80042bc <TIM_Base_SetConfig+0x40>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	4a35      	ldr	r2, [pc, #212]	; (800437c <TIM_Base_SetConfig+0x100>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d007      	beq.n	80042bc <TIM_Base_SetConfig+0x40>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	4a34      	ldr	r2, [pc, #208]	; (8004380 <TIM_Base_SetConfig+0x104>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d003      	beq.n	80042bc <TIM_Base_SetConfig+0x40>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	4a33      	ldr	r2, [pc, #204]	; (8004384 <TIM_Base_SetConfig+0x108>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d108      	bne.n	80042ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	68fa      	ldr	r2, [r7, #12]
 80042ca:	4313      	orrs	r3, r2
 80042cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	4a28      	ldr	r2, [pc, #160]	; (8004374 <TIM_Base_SetConfig+0xf8>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d013      	beq.n	80042fe <TIM_Base_SetConfig+0x82>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	4a27      	ldr	r2, [pc, #156]	; (8004378 <TIM_Base_SetConfig+0xfc>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d00f      	beq.n	80042fe <TIM_Base_SetConfig+0x82>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042e4:	d00b      	beq.n	80042fe <TIM_Base_SetConfig+0x82>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	4a24      	ldr	r2, [pc, #144]	; (800437c <TIM_Base_SetConfig+0x100>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d007      	beq.n	80042fe <TIM_Base_SetConfig+0x82>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	4a23      	ldr	r2, [pc, #140]	; (8004380 <TIM_Base_SetConfig+0x104>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d003      	beq.n	80042fe <TIM_Base_SetConfig+0x82>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	4a22      	ldr	r2, [pc, #136]	; (8004384 <TIM_Base_SetConfig+0x108>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d108      	bne.n	8004310 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004304:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	68db      	ldr	r3, [r3, #12]
 800430a:	68fa      	ldr	r2, [r7, #12]
 800430c:	4313      	orrs	r3, r2
 800430e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	695b      	ldr	r3, [r3, #20]
 800431a:	4313      	orrs	r3, r2
 800431c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	68fa      	ldr	r2, [r7, #12]
 8004322:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	689a      	ldr	r2, [r3, #8]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	4a0f      	ldr	r2, [pc, #60]	; (8004374 <TIM_Base_SetConfig+0xf8>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d003      	beq.n	8004344 <TIM_Base_SetConfig+0xc8>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	4a0e      	ldr	r2, [pc, #56]	; (8004378 <TIM_Base_SetConfig+0xfc>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d103      	bne.n	800434c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	691a      	ldr	r2, [r3, #16]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2201      	movs	r2, #1
 8004350:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	691b      	ldr	r3, [r3, #16]
 8004356:	f003 0301 	and.w	r3, r3, #1
 800435a:	2b00      	cmp	r3, #0
 800435c:	d005      	beq.n	800436a <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	691b      	ldr	r3, [r3, #16]
 8004362:	f023 0201 	bic.w	r2, r3, #1
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	611a      	str	r2, [r3, #16]
  }
}
 800436a:	bf00      	nop
 800436c:	3714      	adds	r7, #20
 800436e:	46bd      	mov	sp, r7
 8004370:	bc80      	pop	{r7}
 8004372:	4770      	bx	lr
 8004374:	40012c00 	.word	0x40012c00
 8004378:	40013400 	.word	0x40013400
 800437c:	40000400 	.word	0x40000400
 8004380:	40000800 	.word	0x40000800
 8004384:	40000c00 	.word	0x40000c00

08004388 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004388:	b480      	push	{r7}
 800438a:	b087      	sub	sp, #28
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
 8004390:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6a1b      	ldr	r3, [r3, #32]
 8004396:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6a1b      	ldr	r3, [r3, #32]
 800439c:	f023 0201 	bic.w	r2, r3, #1
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	699b      	ldr	r3, [r3, #24]
 80043ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f023 0303 	bic.w	r3, r3, #3
 80043be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	68fa      	ldr	r2, [r7, #12]
 80043c6:	4313      	orrs	r3, r2
 80043c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80043ca:	697b      	ldr	r3, [r7, #20]
 80043cc:	f023 0302 	bic.w	r3, r3, #2
 80043d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	689b      	ldr	r3, [r3, #8]
 80043d6:	697a      	ldr	r2, [r7, #20]
 80043d8:	4313      	orrs	r3, r2
 80043da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	4a20      	ldr	r2, [pc, #128]	; (8004460 <TIM_OC1_SetConfig+0xd8>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d003      	beq.n	80043ec <TIM_OC1_SetConfig+0x64>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	4a1f      	ldr	r2, [pc, #124]	; (8004464 <TIM_OC1_SetConfig+0xdc>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d10c      	bne.n	8004406 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	f023 0308 	bic.w	r3, r3, #8
 80043f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	697a      	ldr	r2, [r7, #20]
 80043fa:	4313      	orrs	r3, r2
 80043fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80043fe:	697b      	ldr	r3, [r7, #20]
 8004400:	f023 0304 	bic.w	r3, r3, #4
 8004404:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	4a15      	ldr	r2, [pc, #84]	; (8004460 <TIM_OC1_SetConfig+0xd8>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d003      	beq.n	8004416 <TIM_OC1_SetConfig+0x8e>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	4a14      	ldr	r2, [pc, #80]	; (8004464 <TIM_OC1_SetConfig+0xdc>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d111      	bne.n	800443a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800441c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800441e:	693b      	ldr	r3, [r7, #16]
 8004420:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004424:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	695b      	ldr	r3, [r3, #20]
 800442a:	693a      	ldr	r2, [r7, #16]
 800442c:	4313      	orrs	r3, r2
 800442e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	699b      	ldr	r3, [r3, #24]
 8004434:	693a      	ldr	r2, [r7, #16]
 8004436:	4313      	orrs	r3, r2
 8004438:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	693a      	ldr	r2, [r7, #16]
 800443e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	68fa      	ldr	r2, [r7, #12]
 8004444:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	685a      	ldr	r2, [r3, #4]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	697a      	ldr	r2, [r7, #20]
 8004452:	621a      	str	r2, [r3, #32]
}
 8004454:	bf00      	nop
 8004456:	371c      	adds	r7, #28
 8004458:	46bd      	mov	sp, r7
 800445a:	bc80      	pop	{r7}
 800445c:	4770      	bx	lr
 800445e:	bf00      	nop
 8004460:	40012c00 	.word	0x40012c00
 8004464:	40013400 	.word	0x40013400

08004468 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004468:	b480      	push	{r7}
 800446a:	b087      	sub	sp, #28
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
 8004470:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6a1b      	ldr	r3, [r3, #32]
 8004476:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6a1b      	ldr	r3, [r3, #32]
 800447c:	f023 0210 	bic.w	r2, r3, #16
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	699b      	ldr	r3, [r3, #24]
 800448e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004496:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800449e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	021b      	lsls	r3, r3, #8
 80044a6:	68fa      	ldr	r2, [r7, #12]
 80044a8:	4313      	orrs	r3, r2
 80044aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	f023 0320 	bic.w	r3, r3, #32
 80044b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	011b      	lsls	r3, r3, #4
 80044ba:	697a      	ldr	r2, [r7, #20]
 80044bc:	4313      	orrs	r3, r2
 80044be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	4a21      	ldr	r2, [pc, #132]	; (8004548 <TIM_OC2_SetConfig+0xe0>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d003      	beq.n	80044d0 <TIM_OC2_SetConfig+0x68>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	4a20      	ldr	r2, [pc, #128]	; (800454c <TIM_OC2_SetConfig+0xe4>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d10d      	bne.n	80044ec <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80044d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	68db      	ldr	r3, [r3, #12]
 80044dc:	011b      	lsls	r3, r3, #4
 80044de:	697a      	ldr	r2, [r7, #20]
 80044e0:	4313      	orrs	r3, r2
 80044e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80044ea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	4a16      	ldr	r2, [pc, #88]	; (8004548 <TIM_OC2_SetConfig+0xe0>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d003      	beq.n	80044fc <TIM_OC2_SetConfig+0x94>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	4a15      	ldr	r2, [pc, #84]	; (800454c <TIM_OC2_SetConfig+0xe4>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d113      	bne.n	8004524 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004502:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800450a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	695b      	ldr	r3, [r3, #20]
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	693a      	ldr	r2, [r7, #16]
 8004514:	4313      	orrs	r3, r2
 8004516:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	699b      	ldr	r3, [r3, #24]
 800451c:	009b      	lsls	r3, r3, #2
 800451e:	693a      	ldr	r2, [r7, #16]
 8004520:	4313      	orrs	r3, r2
 8004522:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	693a      	ldr	r2, [r7, #16]
 8004528:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	68fa      	ldr	r2, [r7, #12]
 800452e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	685a      	ldr	r2, [r3, #4]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	697a      	ldr	r2, [r7, #20]
 800453c:	621a      	str	r2, [r3, #32]
}
 800453e:	bf00      	nop
 8004540:	371c      	adds	r7, #28
 8004542:	46bd      	mov	sp, r7
 8004544:	bc80      	pop	{r7}
 8004546:	4770      	bx	lr
 8004548:	40012c00 	.word	0x40012c00
 800454c:	40013400 	.word	0x40013400

08004550 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004550:	b480      	push	{r7}
 8004552:	b087      	sub	sp, #28
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
 8004558:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6a1b      	ldr	r3, [r3, #32]
 800455e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6a1b      	ldr	r3, [r3, #32]
 8004564:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	69db      	ldr	r3, [r3, #28]
 8004576:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800457e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	f023 0303 	bic.w	r3, r3, #3
 8004586:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	68fa      	ldr	r2, [r7, #12]
 800458e:	4313      	orrs	r3, r2
 8004590:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004598:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	689b      	ldr	r3, [r3, #8]
 800459e:	021b      	lsls	r3, r3, #8
 80045a0:	697a      	ldr	r2, [r7, #20]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	4a21      	ldr	r2, [pc, #132]	; (8004630 <TIM_OC3_SetConfig+0xe0>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d003      	beq.n	80045b6 <TIM_OC3_SetConfig+0x66>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	4a20      	ldr	r2, [pc, #128]	; (8004634 <TIM_OC3_SetConfig+0xe4>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d10d      	bne.n	80045d2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80045bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	68db      	ldr	r3, [r3, #12]
 80045c2:	021b      	lsls	r3, r3, #8
 80045c4:	697a      	ldr	r2, [r7, #20]
 80045c6:	4313      	orrs	r3, r2
 80045c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80045d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4a16      	ldr	r2, [pc, #88]	; (8004630 <TIM_OC3_SetConfig+0xe0>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d003      	beq.n	80045e2 <TIM_OC3_SetConfig+0x92>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4a15      	ldr	r2, [pc, #84]	; (8004634 <TIM_OC3_SetConfig+0xe4>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d113      	bne.n	800460a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80045e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80045f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	695b      	ldr	r3, [r3, #20]
 80045f6:	011b      	lsls	r3, r3, #4
 80045f8:	693a      	ldr	r2, [r7, #16]
 80045fa:	4313      	orrs	r3, r2
 80045fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	699b      	ldr	r3, [r3, #24]
 8004602:	011b      	lsls	r3, r3, #4
 8004604:	693a      	ldr	r2, [r7, #16]
 8004606:	4313      	orrs	r3, r2
 8004608:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	693a      	ldr	r2, [r7, #16]
 800460e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	68fa      	ldr	r2, [r7, #12]
 8004614:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	685a      	ldr	r2, [r3, #4]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	697a      	ldr	r2, [r7, #20]
 8004622:	621a      	str	r2, [r3, #32]
}
 8004624:	bf00      	nop
 8004626:	371c      	adds	r7, #28
 8004628:	46bd      	mov	sp, r7
 800462a:	bc80      	pop	{r7}
 800462c:	4770      	bx	lr
 800462e:	bf00      	nop
 8004630:	40012c00 	.word	0x40012c00
 8004634:	40013400 	.word	0x40013400

08004638 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004638:	b480      	push	{r7}
 800463a:	b087      	sub	sp, #28
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
 8004640:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6a1b      	ldr	r3, [r3, #32]
 8004646:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6a1b      	ldr	r3, [r3, #32]
 800464c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	69db      	ldr	r3, [r3, #28]
 800465e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004666:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800466e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	021b      	lsls	r3, r3, #8
 8004676:	68fa      	ldr	r2, [r7, #12]
 8004678:	4313      	orrs	r3, r2
 800467a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800467c:	693b      	ldr	r3, [r7, #16]
 800467e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004682:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	031b      	lsls	r3, r3, #12
 800468a:	693a      	ldr	r2, [r7, #16]
 800468c:	4313      	orrs	r3, r2
 800468e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	4a11      	ldr	r2, [pc, #68]	; (80046d8 <TIM_OC4_SetConfig+0xa0>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d003      	beq.n	80046a0 <TIM_OC4_SetConfig+0x68>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	4a10      	ldr	r2, [pc, #64]	; (80046dc <TIM_OC4_SetConfig+0xa4>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d109      	bne.n	80046b4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80046a6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	695b      	ldr	r3, [r3, #20]
 80046ac:	019b      	lsls	r3, r3, #6
 80046ae:	697a      	ldr	r2, [r7, #20]
 80046b0:	4313      	orrs	r3, r2
 80046b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	697a      	ldr	r2, [r7, #20]
 80046b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	68fa      	ldr	r2, [r7, #12]
 80046be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	685a      	ldr	r2, [r3, #4]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	693a      	ldr	r2, [r7, #16]
 80046cc:	621a      	str	r2, [r3, #32]
}
 80046ce:	bf00      	nop
 80046d0:	371c      	adds	r7, #28
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bc80      	pop	{r7}
 80046d6:	4770      	bx	lr
 80046d8:	40012c00 	.word	0x40012c00
 80046dc:	40013400 	.word	0x40013400

080046e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b087      	sub	sp, #28
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	60f8      	str	r0, [r7, #12]
 80046e8:	60b9      	str	r1, [r7, #8]
 80046ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	6a1b      	ldr	r3, [r3, #32]
 80046f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	6a1b      	ldr	r3, [r3, #32]
 80046f6:	f023 0201 	bic.w	r2, r3, #1
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	699b      	ldr	r3, [r3, #24]
 8004702:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800470a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	011b      	lsls	r3, r3, #4
 8004710:	693a      	ldr	r2, [r7, #16]
 8004712:	4313      	orrs	r3, r2
 8004714:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	f023 030a 	bic.w	r3, r3, #10
 800471c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800471e:	697a      	ldr	r2, [r7, #20]
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	4313      	orrs	r3, r2
 8004724:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	693a      	ldr	r2, [r7, #16]
 800472a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	697a      	ldr	r2, [r7, #20]
 8004730:	621a      	str	r2, [r3, #32]
}
 8004732:	bf00      	nop
 8004734:	371c      	adds	r7, #28
 8004736:	46bd      	mov	sp, r7
 8004738:	bc80      	pop	{r7}
 800473a:	4770      	bx	lr

0800473c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800473c:	b480      	push	{r7}
 800473e:	b087      	sub	sp, #28
 8004740:	af00      	add	r7, sp, #0
 8004742:	60f8      	str	r0, [r7, #12]
 8004744:	60b9      	str	r1, [r7, #8]
 8004746:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	6a1b      	ldr	r3, [r3, #32]
 800474c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	6a1b      	ldr	r3, [r3, #32]
 8004752:	f023 0210 	bic.w	r2, r3, #16
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	699b      	ldr	r3, [r3, #24]
 800475e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004766:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	031b      	lsls	r3, r3, #12
 800476c:	693a      	ldr	r2, [r7, #16]
 800476e:	4313      	orrs	r3, r2
 8004770:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004778:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	011b      	lsls	r3, r3, #4
 800477e:	697a      	ldr	r2, [r7, #20]
 8004780:	4313      	orrs	r3, r2
 8004782:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	693a      	ldr	r2, [r7, #16]
 8004788:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	697a      	ldr	r2, [r7, #20]
 800478e:	621a      	str	r2, [r3, #32]
}
 8004790:	bf00      	nop
 8004792:	371c      	adds	r7, #28
 8004794:	46bd      	mov	sp, r7
 8004796:	bc80      	pop	{r7}
 8004798:	4770      	bx	lr

0800479a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800479a:	b480      	push	{r7}
 800479c:	b085      	sub	sp, #20
 800479e:	af00      	add	r7, sp, #0
 80047a0:	6078      	str	r0, [r7, #4]
 80047a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80047b2:	683a      	ldr	r2, [r7, #0]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	4313      	orrs	r3, r2
 80047b8:	f043 0307 	orr.w	r3, r3, #7
 80047bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	68fa      	ldr	r2, [r7, #12]
 80047c2:	609a      	str	r2, [r3, #8]
}
 80047c4:	bf00      	nop
 80047c6:	3714      	adds	r7, #20
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bc80      	pop	{r7}
 80047cc:	4770      	bx	lr

080047ce <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80047ce:	b480      	push	{r7}
 80047d0:	b087      	sub	sp, #28
 80047d2:	af00      	add	r7, sp, #0
 80047d4:	60f8      	str	r0, [r7, #12]
 80047d6:	60b9      	str	r1, [r7, #8]
 80047d8:	607a      	str	r2, [r7, #4]
 80047da:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80047e8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	021a      	lsls	r2, r3, #8
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	431a      	orrs	r2, r3
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	4313      	orrs	r3, r2
 80047f6:	697a      	ldr	r2, [r7, #20]
 80047f8:	4313      	orrs	r3, r2
 80047fa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	697a      	ldr	r2, [r7, #20]
 8004800:	609a      	str	r2, [r3, #8]
}
 8004802:	bf00      	nop
 8004804:	371c      	adds	r7, #28
 8004806:	46bd      	mov	sp, r7
 8004808:	bc80      	pop	{r7}
 800480a:	4770      	bx	lr

0800480c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800480c:	b480      	push	{r7}
 800480e:	b087      	sub	sp, #28
 8004810:	af00      	add	r7, sp, #0
 8004812:	60f8      	str	r0, [r7, #12]
 8004814:	60b9      	str	r1, [r7, #8]
 8004816:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	f003 031f 	and.w	r3, r3, #31
 800481e:	2201      	movs	r2, #1
 8004820:	fa02 f303 	lsl.w	r3, r2, r3
 8004824:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	6a1a      	ldr	r2, [r3, #32]
 800482a:	697b      	ldr	r3, [r7, #20]
 800482c:	43db      	mvns	r3, r3
 800482e:	401a      	ands	r2, r3
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	6a1a      	ldr	r2, [r3, #32]
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	f003 031f 	and.w	r3, r3, #31
 800483e:	6879      	ldr	r1, [r7, #4]
 8004840:	fa01 f303 	lsl.w	r3, r1, r3
 8004844:	431a      	orrs	r2, r3
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	621a      	str	r2, [r3, #32]
}
 800484a:	bf00      	nop
 800484c:	371c      	adds	r7, #28
 800484e:	46bd      	mov	sp, r7
 8004850:	bc80      	pop	{r7}
 8004852:	4770      	bx	lr

08004854 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004854:	b480      	push	{r7}
 8004856:	b085      	sub	sp, #20
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
 800485c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004864:	2b01      	cmp	r3, #1
 8004866:	d101      	bne.n	800486c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004868:	2302      	movs	r3, #2
 800486a:	e050      	b.n	800490e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2201      	movs	r2, #1
 8004870:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2202      	movs	r2, #2
 8004878:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004892:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	68fa      	ldr	r2, [r7, #12]
 800489a:	4313      	orrs	r3, r2
 800489c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	68fa      	ldr	r2, [r7, #12]
 80048a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a1b      	ldr	r2, [pc, #108]	; (8004918 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d018      	beq.n	80048e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a19      	ldr	r2, [pc, #100]	; (800491c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d013      	beq.n	80048e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048c2:	d00e      	beq.n	80048e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a15      	ldr	r2, [pc, #84]	; (8004920 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d009      	beq.n	80048e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a14      	ldr	r2, [pc, #80]	; (8004924 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d004      	beq.n	80048e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a12      	ldr	r2, [pc, #72]	; (8004928 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d10c      	bne.n	80048fc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80048e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	68ba      	ldr	r2, [r7, #8]
 80048f0:	4313      	orrs	r3, r2
 80048f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	68ba      	ldr	r2, [r7, #8]
 80048fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2201      	movs	r2, #1
 8004900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2200      	movs	r2, #0
 8004908:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800490c:	2300      	movs	r3, #0
}
 800490e:	4618      	mov	r0, r3
 8004910:	3714      	adds	r7, #20
 8004912:	46bd      	mov	sp, r7
 8004914:	bc80      	pop	{r7}
 8004916:	4770      	bx	lr
 8004918:	40012c00 	.word	0x40012c00
 800491c:	40013400 	.word	0x40013400
 8004920:	40000400 	.word	0x40000400
 8004924:	40000800 	.word	0x40000800
 8004928:	40000c00 	.word	0x40000c00

0800492c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800492c:	b480      	push	{r7}
 800492e:	b083      	sub	sp, #12
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004934:	bf00      	nop
 8004936:	370c      	adds	r7, #12
 8004938:	46bd      	mov	sp, r7
 800493a:	bc80      	pop	{r7}
 800493c:	4770      	bx	lr

0800493e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800493e:	b480      	push	{r7}
 8004940:	b083      	sub	sp, #12
 8004942:	af00      	add	r7, sp, #0
 8004944:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004946:	bf00      	nop
 8004948:	370c      	adds	r7, #12
 800494a:	46bd      	mov	sp, r7
 800494c:	bc80      	pop	{r7}
 800494e:	4770      	bx	lr

08004950 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                     const FSMC_NORSRAM_InitTypeDef *Init)
{
 8004950:	b480      	push	{r7}
 8004952:	b087      	sub	sp, #28
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
 8004958:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004964:	683a      	ldr	r2, [r7, #0]
 8004966:	6812      	ldr	r2, [r2, #0]
 8004968:	f023 0101 	bic.w	r1, r3, #1
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	689b      	ldr	r3, [r3, #8]
 8004976:	2b08      	cmp	r3, #8
 8004978:	d102      	bne.n	8004980 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800497a:	2340      	movs	r3, #64	; 0x40
 800497c:	617b      	str	r3, [r7, #20]
 800497e:	e001      	b.n	8004984 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8004980:	2300      	movs	r3, #0
 8004982:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8004988:	697b      	ldr	r3, [r7, #20]
 800498a:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8004990:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8004996:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 800499c:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 80049a2:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 80049a8:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 80049ae:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 80049b4:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 80049ba:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 80049c0:	431a      	orrs	r2, r3
              Init->WriteBurst);
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 80049c6:	4313      	orrs	r3, r2
 80049c8:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	699b      	ldr	r3, [r3, #24]
 80049ce:	693a      	ldr	r2, [r7, #16]
 80049d0:	4313      	orrs	r3, r2
 80049d2:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049d8:	693a      	ldr	r2, [r7, #16]
 80049da:	4313      	orrs	r3, r2
 80049dc:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 80049de:	4b10      	ldr	r3, [pc, #64]	; (8004a20 <FSMC_NORSRAM_Init+0xd0>)
 80049e0:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80049e8:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 80049f0:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	43db      	mvns	r3, r3
 8004a00:	ea02 0103 	and.w	r1, r2, r3
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	681a      	ldr	r2, [r3, #0]
 8004a08:	693b      	ldr	r3, [r7, #16]
 8004a0a:	4319      	orrs	r1, r3
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 8004a12:	2300      	movs	r3, #0
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	371c      	adds	r7, #28
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bc80      	pop	{r7}
 8004a1c:	4770      	bx	lr
 8004a1e:	bf00      	nop
 8004a20:	0008fb7f 	.word	0x0008fb7f

08004a24 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                           const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b085      	sub	sp, #20
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	60f8      	str	r0, [r7, #12]
 8004a2c:	60b9      	str	r1, [r7, #8]
 8004a2e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FSMC_BTRx_ADDSET_Pos) |
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FSMC_BTRx_ADDHLD_Pos) |
 8004a34:	68bb      	ldr	r3, [r7, #8]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FSMC_BTRx_ADDSET_Pos) |
 8004a3a:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FSMC_BTRx_DATAST_Pos) |
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	689b      	ldr	r3, [r3, #8]
 8004a40:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FSMC_BTRx_ADDHLD_Pos) |
 8004a42:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FSMC_BTRx_BUSTURN_Pos) |
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FSMC_BTRx_DATAST_Pos) |
 8004a4a:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FSMC_BTRx_CLKDIV_Pos) |
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	691b      	ldr	r3, [r3, #16]
 8004a50:	3b01      	subs	r3, #1
 8004a52:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FSMC_BTRx_BUSTURN_Pos) |
 8004a54:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FSMC_BTRx_DATLAT_Pos) |
 8004a56:	68bb      	ldr	r3, [r7, #8]
 8004a58:	695b      	ldr	r3, [r3, #20]
 8004a5a:	3b02      	subs	r3, #2
 8004a5c:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FSMC_BTRx_CLKDIV_Pos) |
 8004a5e:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 8004a62:	68bb      	ldr	r3, [r7, #8]
 8004a64:	699b      	ldr	r3, [r3, #24]
  Device->BTCR[Bank + 1U] =
 8004a66:	687a      	ldr	r2, [r7, #4]
 8004a68:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FSMC_BTRx_DATLAT_Pos) |
 8004a6a:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  return HAL_OK;
 8004a72:	2300      	movs	r3, #0
}
 8004a74:	4618      	mov	r0, r3
 8004a76:	3714      	adds	r7, #20
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bc80      	pop	{r7}
 8004a7c:	4770      	bx	lr
	...

08004a80 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                    const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                    uint32_t ExtendedMode)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b085      	sub	sp, #20
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	60f8      	str	r0, [r7, #12]
 8004a88:	60b9      	str	r1, [r7, #8]
 8004a8a:	607a      	str	r2, [r7, #4]
 8004a8c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004a94:	d11d      	bne.n	8004ad2 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FSMC_BWTRx_BUSTURN)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	687a      	ldr	r2, [r7, #4]
 8004a9a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004a9e:	4b13      	ldr	r3, [pc, #76]	; (8004aec <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8004aa0:	4013      	ands	r3, r2
 8004aa2:	68ba      	ldr	r2, [r7, #8]
 8004aa4:	6811      	ldr	r1, [r2, #0]
 8004aa6:	68ba      	ldr	r2, [r7, #8]
 8004aa8:	6852      	ldr	r2, [r2, #4]
 8004aaa:	0112      	lsls	r2, r2, #4
 8004aac:	4311      	orrs	r1, r2
 8004aae:	68ba      	ldr	r2, [r7, #8]
 8004ab0:	6892      	ldr	r2, [r2, #8]
 8004ab2:	0212      	lsls	r2, r2, #8
 8004ab4:	4311      	orrs	r1, r2
 8004ab6:	68ba      	ldr	r2, [r7, #8]
 8004ab8:	6992      	ldr	r2, [r2, #24]
 8004aba:	4311      	orrs	r1, r2
 8004abc:	68ba      	ldr	r2, [r7, #8]
 8004abe:	68d2      	ldr	r2, [r2, #12]
 8004ac0:	0412      	lsls	r2, r2, #16
 8004ac2:	430a      	orrs	r2, r1
 8004ac4:	ea43 0102 	orr.w	r1, r3, r2
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	687a      	ldr	r2, [r7, #4]
 8004acc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8004ad0:	e005      	b.n	8004ade <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* FSMC_BWTRx_BUSTURN */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	687a      	ldr	r2, [r7, #4]
 8004ad6:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8004ada:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8004ade:	2300      	movs	r3, #0
}
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	3714      	adds	r7, #20
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	bc80      	pop	{r7}
 8004ae8:	4770      	bx	lr
 8004aea:	bf00      	nop
 8004aec:	cff00000 	.word	0xcff00000

08004af0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004af0:	b480      	push	{r7}
 8004af2:	b085      	sub	sp, #20
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	4603      	mov	r3, r0
 8004af8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004afa:	2300      	movs	r3, #0
 8004afc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004afe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004b02:	2b84      	cmp	r3, #132	; 0x84
 8004b04:	d005      	beq.n	8004b12 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004b06:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	4413      	add	r3, r2
 8004b0e:	3303      	adds	r3, #3
 8004b10:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004b12:	68fb      	ldr	r3, [r7, #12]
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	3714      	adds	r7, #20
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bc80      	pop	{r7}
 8004b1c:	4770      	bx	lr

08004b1e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004b1e:	b580      	push	{r7, lr}
 8004b20:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004b22:	f000 fb6d 	bl	8005200 <vTaskStartScheduler>
  
  return osOK;
 8004b26:	2300      	movs	r3, #0
}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	bd80      	pop	{r7, pc}

08004b2c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004b2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b2e:	b089      	sub	sp, #36	; 0x24
 8004b30:	af04      	add	r7, sp, #16
 8004b32:	6078      	str	r0, [r7, #4]
 8004b34:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	695b      	ldr	r3, [r3, #20]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d020      	beq.n	8004b80 <osThreadCreate+0x54>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	699b      	ldr	r3, [r3, #24]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d01c      	beq.n	8004b80 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	685c      	ldr	r4, [r3, #4]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681d      	ldr	r5, [r3, #0]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	691e      	ldr	r6, [r3, #16]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004b58:	4618      	mov	r0, r3
 8004b5a:	f7ff ffc9 	bl	8004af0 <makeFreeRtosPriority>
 8004b5e:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	695b      	ldr	r3, [r3, #20]
 8004b64:	687a      	ldr	r2, [r7, #4]
 8004b66:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004b68:	9202      	str	r2, [sp, #8]
 8004b6a:	9301      	str	r3, [sp, #4]
 8004b6c:	9100      	str	r1, [sp, #0]
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	4632      	mov	r2, r6
 8004b72:	4629      	mov	r1, r5
 8004b74:	4620      	mov	r0, r4
 8004b76:	f000 f8fe 	bl	8004d76 <xTaskCreateStatic>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	60fb      	str	r3, [r7, #12]
 8004b7e:	e01c      	b.n	8004bba <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	685c      	ldr	r4, [r3, #4]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004b8c:	b29e      	uxth	r6, r3
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004b94:	4618      	mov	r0, r3
 8004b96:	f7ff ffab 	bl	8004af0 <makeFreeRtosPriority>
 8004b9a:	4602      	mov	r2, r0
 8004b9c:	f107 030c 	add.w	r3, r7, #12
 8004ba0:	9301      	str	r3, [sp, #4]
 8004ba2:	9200      	str	r2, [sp, #0]
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	4632      	mov	r2, r6
 8004ba8:	4629      	mov	r1, r5
 8004baa:	4620      	mov	r0, r4
 8004bac:	f000 f940 	bl	8004e30 <xTaskCreate>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	2b01      	cmp	r3, #1
 8004bb4:	d001      	beq.n	8004bba <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	e000      	b.n	8004bbc <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004bba:	68fb      	ldr	r3, [r7, #12]
}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	3714      	adds	r7, #20
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004bc4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b084      	sub	sp, #16
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d001      	beq.n	8004bda <osDelay+0x16>
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	e000      	b.n	8004bdc <osDelay+0x18>
 8004bda:	2301      	movs	r3, #1
 8004bdc:	4618      	mov	r0, r3
 8004bde:	f000 fadb 	bl	8005198 <vTaskDelay>
  
  return osOK;
 8004be2:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	3710      	adds	r7, #16
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bd80      	pop	{r7, pc}

08004bec <osDelayUntil>:
*          prior to its first use (PreviousWakeTime = osKernelSysTick() )
* @param   millisec    time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelayUntil (uint32_t *PreviousWakeTime, uint32_t millisec)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b084      	sub	sp, #16
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
 8004bf4:	6039      	str	r1, [r7, #0]
#if INCLUDE_vTaskDelayUntil
  TickType_t ticks = (millisec / portTICK_PERIOD_MS);
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	60fb      	str	r3, [r7, #12]
  vTaskDelayUntil((TickType_t *) PreviousWakeTime, ticks ? ticks : 1);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d001      	beq.n	8004c04 <osDelayUntil+0x18>
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	e000      	b.n	8004c06 <osDelayUntil+0x1a>
 8004c04:	2301      	movs	r3, #1
 8004c06:	4619      	mov	r1, r3
 8004c08:	6878      	ldr	r0, [r7, #4]
 8004c0a:	f000 fa47 	bl	800509c <vTaskDelayUntil>
  
  return osOK;
 8004c0e:	2300      	movs	r3, #0
  (void) millisec;
  (void) PreviousWakeTime;
  
  return osErrorResource;
#endif
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3710      	adds	r7, #16
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}

08004c18 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b083      	sub	sp, #12
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	f103 0208 	add.w	r2, r3, #8
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	f04f 32ff 	mov.w	r2, #4294967295
 8004c30:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	f103 0208 	add.w	r2, r3, #8
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	f103 0208 	add.w	r2, r3, #8
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004c4c:	bf00      	nop
 8004c4e:	370c      	adds	r7, #12
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bc80      	pop	{r7}
 8004c54:	4770      	bx	lr

08004c56 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004c56:	b480      	push	{r7}
 8004c58:	b083      	sub	sp, #12
 8004c5a:	af00      	add	r7, sp, #0
 8004c5c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2200      	movs	r2, #0
 8004c62:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004c64:	bf00      	nop
 8004c66:	370c      	adds	r7, #12
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bc80      	pop	{r7}
 8004c6c:	4770      	bx	lr

08004c6e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004c6e:	b480      	push	{r7}
 8004c70:	b085      	sub	sp, #20
 8004c72:	af00      	add	r7, sp, #0
 8004c74:	6078      	str	r0, [r7, #4]
 8004c76:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	68fa      	ldr	r2, [r7, #12]
 8004c82:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	689a      	ldr	r2, [r3, #8]
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	683a      	ldr	r2, [r7, #0]
 8004c92:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	683a      	ldr	r2, [r7, #0]
 8004c98:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	687a      	ldr	r2, [r7, #4]
 8004c9e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	1c5a      	adds	r2, r3, #1
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	601a      	str	r2, [r3, #0]
}
 8004caa:	bf00      	nop
 8004cac:	3714      	adds	r7, #20
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bc80      	pop	{r7}
 8004cb2:	4770      	bx	lr

08004cb4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b085      	sub	sp, #20
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
 8004cbc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cca:	d103      	bne.n	8004cd4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	691b      	ldr	r3, [r3, #16]
 8004cd0:	60fb      	str	r3, [r7, #12]
 8004cd2:	e00c      	b.n	8004cee <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	3308      	adds	r3, #8
 8004cd8:	60fb      	str	r3, [r7, #12]
 8004cda:	e002      	b.n	8004ce2 <vListInsert+0x2e>
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	60fb      	str	r3, [r7, #12]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	68ba      	ldr	r2, [r7, #8]
 8004cea:	429a      	cmp	r2, r3
 8004cec:	d2f6      	bcs.n	8004cdc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	685a      	ldr	r2, [r3, #4]
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	683a      	ldr	r2, [r7, #0]
 8004cfc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	68fa      	ldr	r2, [r7, #12]
 8004d02:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	683a      	ldr	r2, [r7, #0]
 8004d08:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	687a      	ldr	r2, [r7, #4]
 8004d0e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	1c5a      	adds	r2, r3, #1
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	601a      	str	r2, [r3, #0]
}
 8004d1a:	bf00      	nop
 8004d1c:	3714      	adds	r7, #20
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bc80      	pop	{r7}
 8004d22:	4770      	bx	lr

08004d24 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004d24:	b480      	push	{r7}
 8004d26:	b085      	sub	sp, #20
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	691b      	ldr	r3, [r3, #16]
 8004d30:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	687a      	ldr	r2, [r7, #4]
 8004d38:	6892      	ldr	r2, [r2, #8]
 8004d3a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	687a      	ldr	r2, [r7, #4]
 8004d42:	6852      	ldr	r2, [r2, #4]
 8004d44:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	687a      	ldr	r2, [r7, #4]
 8004d4c:	429a      	cmp	r2, r3
 8004d4e:	d103      	bne.n	8004d58 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	689a      	ldr	r2, [r3, #8]
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	1e5a      	subs	r2, r3, #1
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	3714      	adds	r7, #20
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bc80      	pop	{r7}
 8004d74:	4770      	bx	lr

08004d76 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004d76:	b580      	push	{r7, lr}
 8004d78:	b08e      	sub	sp, #56	; 0x38
 8004d7a:	af04      	add	r7, sp, #16
 8004d7c:	60f8      	str	r0, [r7, #12]
 8004d7e:	60b9      	str	r1, [r7, #8]
 8004d80:	607a      	str	r2, [r7, #4]
 8004d82:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004d84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d10a      	bne.n	8004da0 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004d8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d8e:	f383 8811 	msr	BASEPRI, r3
 8004d92:	f3bf 8f6f 	isb	sy
 8004d96:	f3bf 8f4f 	dsb	sy
 8004d9a:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004d9c:	bf00      	nop
 8004d9e:	e7fe      	b.n	8004d9e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004da0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d10a      	bne.n	8004dbc <xTaskCreateStatic+0x46>
	__asm volatile
 8004da6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004daa:	f383 8811 	msr	BASEPRI, r3
 8004dae:	f3bf 8f6f 	isb	sy
 8004db2:	f3bf 8f4f 	dsb	sy
 8004db6:	61fb      	str	r3, [r7, #28]
}
 8004db8:	bf00      	nop
 8004dba:	e7fe      	b.n	8004dba <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004dbc:	2354      	movs	r3, #84	; 0x54
 8004dbe:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	2b54      	cmp	r3, #84	; 0x54
 8004dc4:	d00a      	beq.n	8004ddc <xTaskCreateStatic+0x66>
	__asm volatile
 8004dc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dca:	f383 8811 	msr	BASEPRI, r3
 8004dce:	f3bf 8f6f 	isb	sy
 8004dd2:	f3bf 8f4f 	dsb	sy
 8004dd6:	61bb      	str	r3, [r7, #24]
}
 8004dd8:	bf00      	nop
 8004dda:	e7fe      	b.n	8004dda <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004ddc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004dde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d01e      	beq.n	8004e22 <xTaskCreateStatic+0xac>
 8004de4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d01b      	beq.n	8004e22 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004dea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dec:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004df2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df6:	2202      	movs	r2, #2
 8004df8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	9303      	str	r3, [sp, #12]
 8004e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e02:	9302      	str	r3, [sp, #8]
 8004e04:	f107 0314 	add.w	r3, r7, #20
 8004e08:	9301      	str	r3, [sp, #4]
 8004e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e0c:	9300      	str	r3, [sp, #0]
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	687a      	ldr	r2, [r7, #4]
 8004e12:	68b9      	ldr	r1, [r7, #8]
 8004e14:	68f8      	ldr	r0, [r7, #12]
 8004e16:	f000 f850 	bl	8004eba <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004e1a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004e1c:	f000 f8d4 	bl	8004fc8 <prvAddNewTaskToReadyList>
 8004e20:	e001      	b.n	8004e26 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8004e22:	2300      	movs	r3, #0
 8004e24:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004e26:	697b      	ldr	r3, [r7, #20]
	}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	3728      	adds	r7, #40	; 0x28
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}

08004e30 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b08c      	sub	sp, #48	; 0x30
 8004e34:	af04      	add	r7, sp, #16
 8004e36:	60f8      	str	r0, [r7, #12]
 8004e38:	60b9      	str	r1, [r7, #8]
 8004e3a:	603b      	str	r3, [r7, #0]
 8004e3c:	4613      	mov	r3, r2
 8004e3e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004e40:	88fb      	ldrh	r3, [r7, #6]
 8004e42:	009b      	lsls	r3, r3, #2
 8004e44:	4618      	mov	r0, r3
 8004e46:	f000 fee3 	bl	8005c10 <pvPortMalloc>
 8004e4a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d00e      	beq.n	8004e70 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004e52:	2054      	movs	r0, #84	; 0x54
 8004e54:	f000 fedc 	bl	8005c10 <pvPortMalloc>
 8004e58:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004e5a:	69fb      	ldr	r3, [r7, #28]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d003      	beq.n	8004e68 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004e60:	69fb      	ldr	r3, [r7, #28]
 8004e62:	697a      	ldr	r2, [r7, #20]
 8004e64:	631a      	str	r2, [r3, #48]	; 0x30
 8004e66:	e005      	b.n	8004e74 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004e68:	6978      	ldr	r0, [r7, #20]
 8004e6a:	f000 ff9d 	bl	8005da8 <vPortFree>
 8004e6e:	e001      	b.n	8004e74 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004e70:	2300      	movs	r3, #0
 8004e72:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004e74:	69fb      	ldr	r3, [r7, #28]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d017      	beq.n	8004eaa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004e7a:	69fb      	ldr	r3, [r7, #28]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004e82:	88fa      	ldrh	r2, [r7, #6]
 8004e84:	2300      	movs	r3, #0
 8004e86:	9303      	str	r3, [sp, #12]
 8004e88:	69fb      	ldr	r3, [r7, #28]
 8004e8a:	9302      	str	r3, [sp, #8]
 8004e8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e8e:	9301      	str	r3, [sp, #4]
 8004e90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e92:	9300      	str	r3, [sp, #0]
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	68b9      	ldr	r1, [r7, #8]
 8004e98:	68f8      	ldr	r0, [r7, #12]
 8004e9a:	f000 f80e 	bl	8004eba <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004e9e:	69f8      	ldr	r0, [r7, #28]
 8004ea0:	f000 f892 	bl	8004fc8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	61bb      	str	r3, [r7, #24]
 8004ea8:	e002      	b.n	8004eb0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004eaa:	f04f 33ff 	mov.w	r3, #4294967295
 8004eae:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004eb0:	69bb      	ldr	r3, [r7, #24]
	}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	3720      	adds	r7, #32
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}

08004eba <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004eba:	b580      	push	{r7, lr}
 8004ebc:	b088      	sub	sp, #32
 8004ebe:	af00      	add	r7, sp, #0
 8004ec0:	60f8      	str	r0, [r7, #12]
 8004ec2:	60b9      	str	r1, [r7, #8]
 8004ec4:	607a      	str	r2, [r7, #4]
 8004ec6:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004ec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004ed2:	3b01      	subs	r3, #1
 8004ed4:	009b      	lsls	r3, r3, #2
 8004ed6:	4413      	add	r3, r2
 8004ed8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004eda:	69bb      	ldr	r3, [r7, #24]
 8004edc:	f023 0307 	bic.w	r3, r3, #7
 8004ee0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004ee2:	69bb      	ldr	r3, [r7, #24]
 8004ee4:	f003 0307 	and.w	r3, r3, #7
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d00a      	beq.n	8004f02 <prvInitialiseNewTask+0x48>
	__asm volatile
 8004eec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ef0:	f383 8811 	msr	BASEPRI, r3
 8004ef4:	f3bf 8f6f 	isb	sy
 8004ef8:	f3bf 8f4f 	dsb	sy
 8004efc:	617b      	str	r3, [r7, #20]
}
 8004efe:	bf00      	nop
 8004f00:	e7fe      	b.n	8004f00 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d01f      	beq.n	8004f48 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004f08:	2300      	movs	r3, #0
 8004f0a:	61fb      	str	r3, [r7, #28]
 8004f0c:	e012      	b.n	8004f34 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004f0e:	68ba      	ldr	r2, [r7, #8]
 8004f10:	69fb      	ldr	r3, [r7, #28]
 8004f12:	4413      	add	r3, r2
 8004f14:	7819      	ldrb	r1, [r3, #0]
 8004f16:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f18:	69fb      	ldr	r3, [r7, #28]
 8004f1a:	4413      	add	r3, r2
 8004f1c:	3334      	adds	r3, #52	; 0x34
 8004f1e:	460a      	mov	r2, r1
 8004f20:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004f22:	68ba      	ldr	r2, [r7, #8]
 8004f24:	69fb      	ldr	r3, [r7, #28]
 8004f26:	4413      	add	r3, r2
 8004f28:	781b      	ldrb	r3, [r3, #0]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d006      	beq.n	8004f3c <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004f2e:	69fb      	ldr	r3, [r7, #28]
 8004f30:	3301      	adds	r3, #1
 8004f32:	61fb      	str	r3, [r7, #28]
 8004f34:	69fb      	ldr	r3, [r7, #28]
 8004f36:	2b0f      	cmp	r3, #15
 8004f38:	d9e9      	bls.n	8004f0e <prvInitialiseNewTask+0x54>
 8004f3a:	e000      	b.n	8004f3e <prvInitialiseNewTask+0x84>
			{
				break;
 8004f3c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004f3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f40:	2200      	movs	r2, #0
 8004f42:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004f46:	e003      	b.n	8004f50 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004f50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f52:	2b06      	cmp	r3, #6
 8004f54:	d901      	bls.n	8004f5a <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004f56:	2306      	movs	r3, #6
 8004f58:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004f5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f5c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f5e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004f60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f62:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f64:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004f66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f68:	2200      	movs	r2, #0
 8004f6a:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004f6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f6e:	3304      	adds	r3, #4
 8004f70:	4618      	mov	r0, r3
 8004f72:	f7ff fe70 	bl	8004c56 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004f76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f78:	3318      	adds	r3, #24
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	f7ff fe6b 	bl	8004c56 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004f80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f84:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f88:	f1c3 0207 	rsb	r2, r3, #7
 8004f8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f8e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004f90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f92:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f94:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004f96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f98:	2200      	movs	r2, #0
 8004f9a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004f9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004fa4:	683a      	ldr	r2, [r7, #0]
 8004fa6:	68f9      	ldr	r1, [r7, #12]
 8004fa8:	69b8      	ldr	r0, [r7, #24]
 8004faa:	f000 fc81 	bl	80058b0 <pxPortInitialiseStack>
 8004fae:	4602      	mov	r2, r0
 8004fb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fb2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004fb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d002      	beq.n	8004fc0 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004fba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004fbe:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004fc0:	bf00      	nop
 8004fc2:	3720      	adds	r7, #32
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}

08004fc8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b082      	sub	sp, #8
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004fd0:	f000 fd5c 	bl	8005a8c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004fd4:	4b2a      	ldr	r3, [pc, #168]	; (8005080 <prvAddNewTaskToReadyList+0xb8>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	3301      	adds	r3, #1
 8004fda:	4a29      	ldr	r2, [pc, #164]	; (8005080 <prvAddNewTaskToReadyList+0xb8>)
 8004fdc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004fde:	4b29      	ldr	r3, [pc, #164]	; (8005084 <prvAddNewTaskToReadyList+0xbc>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d109      	bne.n	8004ffa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004fe6:	4a27      	ldr	r2, [pc, #156]	; (8005084 <prvAddNewTaskToReadyList+0xbc>)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004fec:	4b24      	ldr	r3, [pc, #144]	; (8005080 <prvAddNewTaskToReadyList+0xb8>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d110      	bne.n	8005016 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004ff4:	f000 fb38 	bl	8005668 <prvInitialiseTaskLists>
 8004ff8:	e00d      	b.n	8005016 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004ffa:	4b23      	ldr	r3, [pc, #140]	; (8005088 <prvAddNewTaskToReadyList+0xc0>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d109      	bne.n	8005016 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005002:	4b20      	ldr	r3, [pc, #128]	; (8005084 <prvAddNewTaskToReadyList+0xbc>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800500c:	429a      	cmp	r2, r3
 800500e:	d802      	bhi.n	8005016 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005010:	4a1c      	ldr	r2, [pc, #112]	; (8005084 <prvAddNewTaskToReadyList+0xbc>)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005016:	4b1d      	ldr	r3, [pc, #116]	; (800508c <prvAddNewTaskToReadyList+0xc4>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	3301      	adds	r3, #1
 800501c:	4a1b      	ldr	r2, [pc, #108]	; (800508c <prvAddNewTaskToReadyList+0xc4>)
 800501e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005024:	2201      	movs	r2, #1
 8005026:	409a      	lsls	r2, r3
 8005028:	4b19      	ldr	r3, [pc, #100]	; (8005090 <prvAddNewTaskToReadyList+0xc8>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4313      	orrs	r3, r2
 800502e:	4a18      	ldr	r2, [pc, #96]	; (8005090 <prvAddNewTaskToReadyList+0xc8>)
 8005030:	6013      	str	r3, [r2, #0]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005036:	4613      	mov	r3, r2
 8005038:	009b      	lsls	r3, r3, #2
 800503a:	4413      	add	r3, r2
 800503c:	009b      	lsls	r3, r3, #2
 800503e:	4a15      	ldr	r2, [pc, #84]	; (8005094 <prvAddNewTaskToReadyList+0xcc>)
 8005040:	441a      	add	r2, r3
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	3304      	adds	r3, #4
 8005046:	4619      	mov	r1, r3
 8005048:	4610      	mov	r0, r2
 800504a:	f7ff fe10 	bl	8004c6e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800504e:	f000 fd4d 	bl	8005aec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005052:	4b0d      	ldr	r3, [pc, #52]	; (8005088 <prvAddNewTaskToReadyList+0xc0>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d00e      	beq.n	8005078 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800505a:	4b0a      	ldr	r3, [pc, #40]	; (8005084 <prvAddNewTaskToReadyList+0xbc>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005064:	429a      	cmp	r2, r3
 8005066:	d207      	bcs.n	8005078 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005068:	4b0b      	ldr	r3, [pc, #44]	; (8005098 <prvAddNewTaskToReadyList+0xd0>)
 800506a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800506e:	601a      	str	r2, [r3, #0]
 8005070:	f3bf 8f4f 	dsb	sy
 8005074:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005078:	bf00      	nop
 800507a:	3708      	adds	r7, #8
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}
 8005080:	20000b78 	.word	0x20000b78
 8005084:	20000a78 	.word	0x20000a78
 8005088:	20000b84 	.word	0x20000b84
 800508c:	20000b94 	.word	0x20000b94
 8005090:	20000b80 	.word	0x20000b80
 8005094:	20000a7c 	.word	0x20000a7c
 8005098:	e000ed04 	.word	0xe000ed04

0800509c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800509c:	b580      	push	{r7, lr}
 800509e:	b08a      	sub	sp, #40	; 0x28
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
 80050a4:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80050a6:	2300      	movs	r3, #0
 80050a8:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d10a      	bne.n	80050c6 <vTaskDelayUntil+0x2a>
	__asm volatile
 80050b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050b4:	f383 8811 	msr	BASEPRI, r3
 80050b8:	f3bf 8f6f 	isb	sy
 80050bc:	f3bf 8f4f 	dsb	sy
 80050c0:	617b      	str	r3, [r7, #20]
}
 80050c2:	bf00      	nop
 80050c4:	e7fe      	b.n	80050c4 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d10a      	bne.n	80050e2 <vTaskDelayUntil+0x46>
	__asm volatile
 80050cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050d0:	f383 8811 	msr	BASEPRI, r3
 80050d4:	f3bf 8f6f 	isb	sy
 80050d8:	f3bf 8f4f 	dsb	sy
 80050dc:	613b      	str	r3, [r7, #16]
}
 80050de:	bf00      	nop
 80050e0:	e7fe      	b.n	80050e0 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 80050e2:	4b2a      	ldr	r3, [pc, #168]	; (800518c <vTaskDelayUntil+0xf0>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d00a      	beq.n	8005100 <vTaskDelayUntil+0x64>
	__asm volatile
 80050ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050ee:	f383 8811 	msr	BASEPRI, r3
 80050f2:	f3bf 8f6f 	isb	sy
 80050f6:	f3bf 8f4f 	dsb	sy
 80050fa:	60fb      	str	r3, [r7, #12]
}
 80050fc:	bf00      	nop
 80050fe:	e7fe      	b.n	80050fe <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 8005100:	f000 f8de 	bl	80052c0 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8005104:	4b22      	ldr	r3, [pc, #136]	; (8005190 <vTaskDelayUntil+0xf4>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	683a      	ldr	r2, [r7, #0]
 8005110:	4413      	add	r3, r2
 8005112:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	6a3a      	ldr	r2, [r7, #32]
 800511a:	429a      	cmp	r2, r3
 800511c:	d20b      	bcs.n	8005136 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	69fa      	ldr	r2, [r7, #28]
 8005124:	429a      	cmp	r2, r3
 8005126:	d211      	bcs.n	800514c <vTaskDelayUntil+0xb0>
 8005128:	69fa      	ldr	r2, [r7, #28]
 800512a:	6a3b      	ldr	r3, [r7, #32]
 800512c:	429a      	cmp	r2, r3
 800512e:	d90d      	bls.n	800514c <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8005130:	2301      	movs	r3, #1
 8005132:	627b      	str	r3, [r7, #36]	; 0x24
 8005134:	e00a      	b.n	800514c <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	69fa      	ldr	r2, [r7, #28]
 800513c:	429a      	cmp	r2, r3
 800513e:	d303      	bcc.n	8005148 <vTaskDelayUntil+0xac>
 8005140:	69fa      	ldr	r2, [r7, #28]
 8005142:	6a3b      	ldr	r3, [r7, #32]
 8005144:	429a      	cmp	r2, r3
 8005146:	d901      	bls.n	800514c <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8005148:	2301      	movs	r3, #1
 800514a:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	69fa      	ldr	r2, [r7, #28]
 8005150:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8005152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005154:	2b00      	cmp	r3, #0
 8005156:	d006      	beq.n	8005166 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8005158:	69fa      	ldr	r2, [r7, #28]
 800515a:	6a3b      	ldr	r3, [r7, #32]
 800515c:	1ad3      	subs	r3, r2, r3
 800515e:	2100      	movs	r1, #0
 8005160:	4618      	mov	r0, r3
 8005162:	f000 fb3f 	bl	80057e4 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8005166:	f000 f8b9 	bl	80052dc <xTaskResumeAll>
 800516a:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800516c:	69bb      	ldr	r3, [r7, #24]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d107      	bne.n	8005182 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 8005172:	4b08      	ldr	r3, [pc, #32]	; (8005194 <vTaskDelayUntil+0xf8>)
 8005174:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005178:	601a      	str	r2, [r3, #0]
 800517a:	f3bf 8f4f 	dsb	sy
 800517e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005182:	bf00      	nop
 8005184:	3728      	adds	r7, #40	; 0x28
 8005186:	46bd      	mov	sp, r7
 8005188:	bd80      	pop	{r7, pc}
 800518a:	bf00      	nop
 800518c:	20000ba0 	.word	0x20000ba0
 8005190:	20000b7c 	.word	0x20000b7c
 8005194:	e000ed04 	.word	0xe000ed04

08005198 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005198:	b580      	push	{r7, lr}
 800519a:	b084      	sub	sp, #16
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80051a0:	2300      	movs	r3, #0
 80051a2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d017      	beq.n	80051da <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80051aa:	4b13      	ldr	r3, [pc, #76]	; (80051f8 <vTaskDelay+0x60>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d00a      	beq.n	80051c8 <vTaskDelay+0x30>
	__asm volatile
 80051b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051b6:	f383 8811 	msr	BASEPRI, r3
 80051ba:	f3bf 8f6f 	isb	sy
 80051be:	f3bf 8f4f 	dsb	sy
 80051c2:	60bb      	str	r3, [r7, #8]
}
 80051c4:	bf00      	nop
 80051c6:	e7fe      	b.n	80051c6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80051c8:	f000 f87a 	bl	80052c0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80051cc:	2100      	movs	r1, #0
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	f000 fb08 	bl	80057e4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80051d4:	f000 f882 	bl	80052dc <xTaskResumeAll>
 80051d8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d107      	bne.n	80051f0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80051e0:	4b06      	ldr	r3, [pc, #24]	; (80051fc <vTaskDelay+0x64>)
 80051e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051e6:	601a      	str	r2, [r3, #0]
 80051e8:	f3bf 8f4f 	dsb	sy
 80051ec:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80051f0:	bf00      	nop
 80051f2:	3710      	adds	r7, #16
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}
 80051f8:	20000ba0 	.word	0x20000ba0
 80051fc:	e000ed04 	.word	0xe000ed04

08005200 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b08a      	sub	sp, #40	; 0x28
 8005204:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005206:	2300      	movs	r3, #0
 8005208:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800520a:	2300      	movs	r3, #0
 800520c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800520e:	463a      	mov	r2, r7
 8005210:	1d39      	adds	r1, r7, #4
 8005212:	f107 0308 	add.w	r3, r7, #8
 8005216:	4618      	mov	r0, r3
 8005218:	f7fb ff9a 	bl	8001150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800521c:	6839      	ldr	r1, [r7, #0]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	68ba      	ldr	r2, [r7, #8]
 8005222:	9202      	str	r2, [sp, #8]
 8005224:	9301      	str	r3, [sp, #4]
 8005226:	2300      	movs	r3, #0
 8005228:	9300      	str	r3, [sp, #0]
 800522a:	2300      	movs	r3, #0
 800522c:	460a      	mov	r2, r1
 800522e:	491e      	ldr	r1, [pc, #120]	; (80052a8 <vTaskStartScheduler+0xa8>)
 8005230:	481e      	ldr	r0, [pc, #120]	; (80052ac <vTaskStartScheduler+0xac>)
 8005232:	f7ff fda0 	bl	8004d76 <xTaskCreateStatic>
 8005236:	4603      	mov	r3, r0
 8005238:	4a1d      	ldr	r2, [pc, #116]	; (80052b0 <vTaskStartScheduler+0xb0>)
 800523a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800523c:	4b1c      	ldr	r3, [pc, #112]	; (80052b0 <vTaskStartScheduler+0xb0>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d002      	beq.n	800524a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005244:	2301      	movs	r3, #1
 8005246:	617b      	str	r3, [r7, #20]
 8005248:	e001      	b.n	800524e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800524a:	2300      	movs	r3, #0
 800524c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	2b01      	cmp	r3, #1
 8005252:	d116      	bne.n	8005282 <vTaskStartScheduler+0x82>
	__asm volatile
 8005254:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005258:	f383 8811 	msr	BASEPRI, r3
 800525c:	f3bf 8f6f 	isb	sy
 8005260:	f3bf 8f4f 	dsb	sy
 8005264:	613b      	str	r3, [r7, #16]
}
 8005266:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005268:	4b12      	ldr	r3, [pc, #72]	; (80052b4 <vTaskStartScheduler+0xb4>)
 800526a:	f04f 32ff 	mov.w	r2, #4294967295
 800526e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005270:	4b11      	ldr	r3, [pc, #68]	; (80052b8 <vTaskStartScheduler+0xb8>)
 8005272:	2201      	movs	r2, #1
 8005274:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005276:	4b11      	ldr	r3, [pc, #68]	; (80052bc <vTaskStartScheduler+0xbc>)
 8005278:	2200      	movs	r2, #0
 800527a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800527c:	f000 fb94 	bl	80059a8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005280:	e00e      	b.n	80052a0 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005282:	697b      	ldr	r3, [r7, #20]
 8005284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005288:	d10a      	bne.n	80052a0 <vTaskStartScheduler+0xa0>
	__asm volatile
 800528a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800528e:	f383 8811 	msr	BASEPRI, r3
 8005292:	f3bf 8f6f 	isb	sy
 8005296:	f3bf 8f4f 	dsb	sy
 800529a:	60fb      	str	r3, [r7, #12]
}
 800529c:	bf00      	nop
 800529e:	e7fe      	b.n	800529e <vTaskStartScheduler+0x9e>
}
 80052a0:	bf00      	nop
 80052a2:	3718      	adds	r7, #24
 80052a4:	46bd      	mov	sp, r7
 80052a6:	bd80      	pop	{r7, pc}
 80052a8:	08008ecc 	.word	0x08008ecc
 80052ac:	08005639 	.word	0x08005639
 80052b0:	20000b9c 	.word	0x20000b9c
 80052b4:	20000b98 	.word	0x20000b98
 80052b8:	20000b84 	.word	0x20000b84
 80052bc:	20000b7c 	.word	0x20000b7c

080052c0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80052c0:	b480      	push	{r7}
 80052c2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80052c4:	4b04      	ldr	r3, [pc, #16]	; (80052d8 <vTaskSuspendAll+0x18>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	3301      	adds	r3, #1
 80052ca:	4a03      	ldr	r2, [pc, #12]	; (80052d8 <vTaskSuspendAll+0x18>)
 80052cc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80052ce:	bf00      	nop
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bc80      	pop	{r7}
 80052d4:	4770      	bx	lr
 80052d6:	bf00      	nop
 80052d8:	20000ba0 	.word	0x20000ba0

080052dc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b084      	sub	sp, #16
 80052e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80052e2:	2300      	movs	r3, #0
 80052e4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80052e6:	2300      	movs	r3, #0
 80052e8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80052ea:	4b41      	ldr	r3, [pc, #260]	; (80053f0 <xTaskResumeAll+0x114>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d10a      	bne.n	8005308 <xTaskResumeAll+0x2c>
	__asm volatile
 80052f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052f6:	f383 8811 	msr	BASEPRI, r3
 80052fa:	f3bf 8f6f 	isb	sy
 80052fe:	f3bf 8f4f 	dsb	sy
 8005302:	603b      	str	r3, [r7, #0]
}
 8005304:	bf00      	nop
 8005306:	e7fe      	b.n	8005306 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005308:	f000 fbc0 	bl	8005a8c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800530c:	4b38      	ldr	r3, [pc, #224]	; (80053f0 <xTaskResumeAll+0x114>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	3b01      	subs	r3, #1
 8005312:	4a37      	ldr	r2, [pc, #220]	; (80053f0 <xTaskResumeAll+0x114>)
 8005314:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005316:	4b36      	ldr	r3, [pc, #216]	; (80053f0 <xTaskResumeAll+0x114>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d161      	bne.n	80053e2 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800531e:	4b35      	ldr	r3, [pc, #212]	; (80053f4 <xTaskResumeAll+0x118>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d05d      	beq.n	80053e2 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005326:	e02e      	b.n	8005386 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005328:	4b33      	ldr	r3, [pc, #204]	; (80053f8 <xTaskResumeAll+0x11c>)
 800532a:	68db      	ldr	r3, [r3, #12]
 800532c:	68db      	ldr	r3, [r3, #12]
 800532e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	3318      	adds	r3, #24
 8005334:	4618      	mov	r0, r3
 8005336:	f7ff fcf5 	bl	8004d24 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	3304      	adds	r3, #4
 800533e:	4618      	mov	r0, r3
 8005340:	f7ff fcf0 	bl	8004d24 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005348:	2201      	movs	r2, #1
 800534a:	409a      	lsls	r2, r3
 800534c:	4b2b      	ldr	r3, [pc, #172]	; (80053fc <xTaskResumeAll+0x120>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4313      	orrs	r3, r2
 8005352:	4a2a      	ldr	r2, [pc, #168]	; (80053fc <xTaskResumeAll+0x120>)
 8005354:	6013      	str	r3, [r2, #0]
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800535a:	4613      	mov	r3, r2
 800535c:	009b      	lsls	r3, r3, #2
 800535e:	4413      	add	r3, r2
 8005360:	009b      	lsls	r3, r3, #2
 8005362:	4a27      	ldr	r2, [pc, #156]	; (8005400 <xTaskResumeAll+0x124>)
 8005364:	441a      	add	r2, r3
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	3304      	adds	r3, #4
 800536a:	4619      	mov	r1, r3
 800536c:	4610      	mov	r0, r2
 800536e:	f7ff fc7e 	bl	8004c6e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005376:	4b23      	ldr	r3, [pc, #140]	; (8005404 <xTaskResumeAll+0x128>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800537c:	429a      	cmp	r2, r3
 800537e:	d302      	bcc.n	8005386 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005380:	4b21      	ldr	r3, [pc, #132]	; (8005408 <xTaskResumeAll+0x12c>)
 8005382:	2201      	movs	r2, #1
 8005384:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005386:	4b1c      	ldr	r3, [pc, #112]	; (80053f8 <xTaskResumeAll+0x11c>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d1cc      	bne.n	8005328 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d001      	beq.n	8005398 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005394:	f000 fa06 	bl	80057a4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005398:	4b1c      	ldr	r3, [pc, #112]	; (800540c <xTaskResumeAll+0x130>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d010      	beq.n	80053c6 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80053a4:	f000 f836 	bl	8005414 <xTaskIncrementTick>
 80053a8:	4603      	mov	r3, r0
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d002      	beq.n	80053b4 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80053ae:	4b16      	ldr	r3, [pc, #88]	; (8005408 <xTaskResumeAll+0x12c>)
 80053b0:	2201      	movs	r2, #1
 80053b2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	3b01      	subs	r3, #1
 80053b8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d1f1      	bne.n	80053a4 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 80053c0:	4b12      	ldr	r3, [pc, #72]	; (800540c <xTaskResumeAll+0x130>)
 80053c2:	2200      	movs	r2, #0
 80053c4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80053c6:	4b10      	ldr	r3, [pc, #64]	; (8005408 <xTaskResumeAll+0x12c>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d009      	beq.n	80053e2 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80053ce:	2301      	movs	r3, #1
 80053d0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80053d2:	4b0f      	ldr	r3, [pc, #60]	; (8005410 <xTaskResumeAll+0x134>)
 80053d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80053d8:	601a      	str	r2, [r3, #0]
 80053da:	f3bf 8f4f 	dsb	sy
 80053de:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80053e2:	f000 fb83 	bl	8005aec <vPortExitCritical>

	return xAlreadyYielded;
 80053e6:	68bb      	ldr	r3, [r7, #8]
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	3710      	adds	r7, #16
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}
 80053f0:	20000ba0 	.word	0x20000ba0
 80053f4:	20000b78 	.word	0x20000b78
 80053f8:	20000b38 	.word	0x20000b38
 80053fc:	20000b80 	.word	0x20000b80
 8005400:	20000a7c 	.word	0x20000a7c
 8005404:	20000a78 	.word	0x20000a78
 8005408:	20000b8c 	.word	0x20000b8c
 800540c:	20000b88 	.word	0x20000b88
 8005410:	e000ed04 	.word	0xe000ed04

08005414 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b086      	sub	sp, #24
 8005418:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800541a:	2300      	movs	r3, #0
 800541c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800541e:	4b4e      	ldr	r3, [pc, #312]	; (8005558 <xTaskIncrementTick+0x144>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	2b00      	cmp	r3, #0
 8005424:	f040 808e 	bne.w	8005544 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005428:	4b4c      	ldr	r3, [pc, #304]	; (800555c <xTaskIncrementTick+0x148>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	3301      	adds	r3, #1
 800542e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005430:	4a4a      	ldr	r2, [pc, #296]	; (800555c <xTaskIncrementTick+0x148>)
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d120      	bne.n	800547e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800543c:	4b48      	ldr	r3, [pc, #288]	; (8005560 <xTaskIncrementTick+0x14c>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d00a      	beq.n	800545c <xTaskIncrementTick+0x48>
	__asm volatile
 8005446:	f04f 0350 	mov.w	r3, #80	; 0x50
 800544a:	f383 8811 	msr	BASEPRI, r3
 800544e:	f3bf 8f6f 	isb	sy
 8005452:	f3bf 8f4f 	dsb	sy
 8005456:	603b      	str	r3, [r7, #0]
}
 8005458:	bf00      	nop
 800545a:	e7fe      	b.n	800545a <xTaskIncrementTick+0x46>
 800545c:	4b40      	ldr	r3, [pc, #256]	; (8005560 <xTaskIncrementTick+0x14c>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	60fb      	str	r3, [r7, #12]
 8005462:	4b40      	ldr	r3, [pc, #256]	; (8005564 <xTaskIncrementTick+0x150>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a3e      	ldr	r2, [pc, #248]	; (8005560 <xTaskIncrementTick+0x14c>)
 8005468:	6013      	str	r3, [r2, #0]
 800546a:	4a3e      	ldr	r2, [pc, #248]	; (8005564 <xTaskIncrementTick+0x150>)
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	6013      	str	r3, [r2, #0]
 8005470:	4b3d      	ldr	r3, [pc, #244]	; (8005568 <xTaskIncrementTick+0x154>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	3301      	adds	r3, #1
 8005476:	4a3c      	ldr	r2, [pc, #240]	; (8005568 <xTaskIncrementTick+0x154>)
 8005478:	6013      	str	r3, [r2, #0]
 800547a:	f000 f993 	bl	80057a4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800547e:	4b3b      	ldr	r3, [pc, #236]	; (800556c <xTaskIncrementTick+0x158>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	693a      	ldr	r2, [r7, #16]
 8005484:	429a      	cmp	r2, r3
 8005486:	d348      	bcc.n	800551a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005488:	4b35      	ldr	r3, [pc, #212]	; (8005560 <xTaskIncrementTick+0x14c>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d104      	bne.n	800549c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005492:	4b36      	ldr	r3, [pc, #216]	; (800556c <xTaskIncrementTick+0x158>)
 8005494:	f04f 32ff 	mov.w	r2, #4294967295
 8005498:	601a      	str	r2, [r3, #0]
					break;
 800549a:	e03e      	b.n	800551a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800549c:	4b30      	ldr	r3, [pc, #192]	; (8005560 <xTaskIncrementTick+0x14c>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	68db      	ldr	r3, [r3, #12]
 80054a2:	68db      	ldr	r3, [r3, #12]
 80054a4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80054ac:	693a      	ldr	r2, [r7, #16]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	429a      	cmp	r2, r3
 80054b2:	d203      	bcs.n	80054bc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80054b4:	4a2d      	ldr	r2, [pc, #180]	; (800556c <xTaskIncrementTick+0x158>)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80054ba:	e02e      	b.n	800551a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	3304      	adds	r3, #4
 80054c0:	4618      	mov	r0, r3
 80054c2:	f7ff fc2f 	bl	8004d24 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d004      	beq.n	80054d8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	3318      	adds	r3, #24
 80054d2:	4618      	mov	r0, r3
 80054d4:	f7ff fc26 	bl	8004d24 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054dc:	2201      	movs	r2, #1
 80054de:	409a      	lsls	r2, r3
 80054e0:	4b23      	ldr	r3, [pc, #140]	; (8005570 <xTaskIncrementTick+0x15c>)
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4313      	orrs	r3, r2
 80054e6:	4a22      	ldr	r2, [pc, #136]	; (8005570 <xTaskIncrementTick+0x15c>)
 80054e8:	6013      	str	r3, [r2, #0]
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054ee:	4613      	mov	r3, r2
 80054f0:	009b      	lsls	r3, r3, #2
 80054f2:	4413      	add	r3, r2
 80054f4:	009b      	lsls	r3, r3, #2
 80054f6:	4a1f      	ldr	r2, [pc, #124]	; (8005574 <xTaskIncrementTick+0x160>)
 80054f8:	441a      	add	r2, r3
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	3304      	adds	r3, #4
 80054fe:	4619      	mov	r1, r3
 8005500:	4610      	mov	r0, r2
 8005502:	f7ff fbb4 	bl	8004c6e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800550a:	4b1b      	ldr	r3, [pc, #108]	; (8005578 <xTaskIncrementTick+0x164>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005510:	429a      	cmp	r2, r3
 8005512:	d3b9      	bcc.n	8005488 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005514:	2301      	movs	r3, #1
 8005516:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005518:	e7b6      	b.n	8005488 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800551a:	4b17      	ldr	r3, [pc, #92]	; (8005578 <xTaskIncrementTick+0x164>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005520:	4914      	ldr	r1, [pc, #80]	; (8005574 <xTaskIncrementTick+0x160>)
 8005522:	4613      	mov	r3, r2
 8005524:	009b      	lsls	r3, r3, #2
 8005526:	4413      	add	r3, r2
 8005528:	009b      	lsls	r3, r3, #2
 800552a:	440b      	add	r3, r1
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	2b01      	cmp	r3, #1
 8005530:	d901      	bls.n	8005536 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8005532:	2301      	movs	r3, #1
 8005534:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005536:	4b11      	ldr	r3, [pc, #68]	; (800557c <xTaskIncrementTick+0x168>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d007      	beq.n	800554e <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800553e:	2301      	movs	r3, #1
 8005540:	617b      	str	r3, [r7, #20]
 8005542:	e004      	b.n	800554e <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005544:	4b0e      	ldr	r3, [pc, #56]	; (8005580 <xTaskIncrementTick+0x16c>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	3301      	adds	r3, #1
 800554a:	4a0d      	ldr	r2, [pc, #52]	; (8005580 <xTaskIncrementTick+0x16c>)
 800554c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800554e:	697b      	ldr	r3, [r7, #20]
}
 8005550:	4618      	mov	r0, r3
 8005552:	3718      	adds	r7, #24
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}
 8005558:	20000ba0 	.word	0x20000ba0
 800555c:	20000b7c 	.word	0x20000b7c
 8005560:	20000b30 	.word	0x20000b30
 8005564:	20000b34 	.word	0x20000b34
 8005568:	20000b90 	.word	0x20000b90
 800556c:	20000b98 	.word	0x20000b98
 8005570:	20000b80 	.word	0x20000b80
 8005574:	20000a7c 	.word	0x20000a7c
 8005578:	20000a78 	.word	0x20000a78
 800557c:	20000b8c 	.word	0x20000b8c
 8005580:	20000b88 	.word	0x20000b88

08005584 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005584:	b480      	push	{r7}
 8005586:	b087      	sub	sp, #28
 8005588:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800558a:	4b26      	ldr	r3, [pc, #152]	; (8005624 <vTaskSwitchContext+0xa0>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d003      	beq.n	800559a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005592:	4b25      	ldr	r3, [pc, #148]	; (8005628 <vTaskSwitchContext+0xa4>)
 8005594:	2201      	movs	r2, #1
 8005596:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005598:	e03f      	b.n	800561a <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800559a:	4b23      	ldr	r3, [pc, #140]	; (8005628 <vTaskSwitchContext+0xa4>)
 800559c:	2200      	movs	r2, #0
 800559e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055a0:	4b22      	ldr	r3, [pc, #136]	; (800562c <vTaskSwitchContext+0xa8>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	fab3 f383 	clz	r3, r3
 80055ac:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80055ae:	7afb      	ldrb	r3, [r7, #11]
 80055b0:	f1c3 031f 	rsb	r3, r3, #31
 80055b4:	617b      	str	r3, [r7, #20]
 80055b6:	491e      	ldr	r1, [pc, #120]	; (8005630 <vTaskSwitchContext+0xac>)
 80055b8:	697a      	ldr	r2, [r7, #20]
 80055ba:	4613      	mov	r3, r2
 80055bc:	009b      	lsls	r3, r3, #2
 80055be:	4413      	add	r3, r2
 80055c0:	009b      	lsls	r3, r3, #2
 80055c2:	440b      	add	r3, r1
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d10a      	bne.n	80055e0 <vTaskSwitchContext+0x5c>
	__asm volatile
 80055ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055ce:	f383 8811 	msr	BASEPRI, r3
 80055d2:	f3bf 8f6f 	isb	sy
 80055d6:	f3bf 8f4f 	dsb	sy
 80055da:	607b      	str	r3, [r7, #4]
}
 80055dc:	bf00      	nop
 80055de:	e7fe      	b.n	80055de <vTaskSwitchContext+0x5a>
 80055e0:	697a      	ldr	r2, [r7, #20]
 80055e2:	4613      	mov	r3, r2
 80055e4:	009b      	lsls	r3, r3, #2
 80055e6:	4413      	add	r3, r2
 80055e8:	009b      	lsls	r3, r3, #2
 80055ea:	4a11      	ldr	r2, [pc, #68]	; (8005630 <vTaskSwitchContext+0xac>)
 80055ec:	4413      	add	r3, r2
 80055ee:	613b      	str	r3, [r7, #16]
 80055f0:	693b      	ldr	r3, [r7, #16]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	685a      	ldr	r2, [r3, #4]
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	605a      	str	r2, [r3, #4]
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	685a      	ldr	r2, [r3, #4]
 80055fe:	693b      	ldr	r3, [r7, #16]
 8005600:	3308      	adds	r3, #8
 8005602:	429a      	cmp	r2, r3
 8005604:	d104      	bne.n	8005610 <vTaskSwitchContext+0x8c>
 8005606:	693b      	ldr	r3, [r7, #16]
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	685a      	ldr	r2, [r3, #4]
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	605a      	str	r2, [r3, #4]
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	68db      	ldr	r3, [r3, #12]
 8005616:	4a07      	ldr	r2, [pc, #28]	; (8005634 <vTaskSwitchContext+0xb0>)
 8005618:	6013      	str	r3, [r2, #0]
}
 800561a:	bf00      	nop
 800561c:	371c      	adds	r7, #28
 800561e:	46bd      	mov	sp, r7
 8005620:	bc80      	pop	{r7}
 8005622:	4770      	bx	lr
 8005624:	20000ba0 	.word	0x20000ba0
 8005628:	20000b8c 	.word	0x20000b8c
 800562c:	20000b80 	.word	0x20000b80
 8005630:	20000a7c 	.word	0x20000a7c
 8005634:	20000a78 	.word	0x20000a78

08005638 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b082      	sub	sp, #8
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005640:	f000 f852 	bl	80056e8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005644:	4b06      	ldr	r3, [pc, #24]	; (8005660 <prvIdleTask+0x28>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	2b01      	cmp	r3, #1
 800564a:	d9f9      	bls.n	8005640 <prvIdleTask+0x8>
			{
				taskYIELD();
 800564c:	4b05      	ldr	r3, [pc, #20]	; (8005664 <prvIdleTask+0x2c>)
 800564e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005652:	601a      	str	r2, [r3, #0]
 8005654:	f3bf 8f4f 	dsb	sy
 8005658:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800565c:	e7f0      	b.n	8005640 <prvIdleTask+0x8>
 800565e:	bf00      	nop
 8005660:	20000a7c 	.word	0x20000a7c
 8005664:	e000ed04 	.word	0xe000ed04

08005668 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b082      	sub	sp, #8
 800566c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800566e:	2300      	movs	r3, #0
 8005670:	607b      	str	r3, [r7, #4]
 8005672:	e00c      	b.n	800568e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005674:	687a      	ldr	r2, [r7, #4]
 8005676:	4613      	mov	r3, r2
 8005678:	009b      	lsls	r3, r3, #2
 800567a:	4413      	add	r3, r2
 800567c:	009b      	lsls	r3, r3, #2
 800567e:	4a12      	ldr	r2, [pc, #72]	; (80056c8 <prvInitialiseTaskLists+0x60>)
 8005680:	4413      	add	r3, r2
 8005682:	4618      	mov	r0, r3
 8005684:	f7ff fac8 	bl	8004c18 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	3301      	adds	r3, #1
 800568c:	607b      	str	r3, [r7, #4]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2b06      	cmp	r3, #6
 8005692:	d9ef      	bls.n	8005674 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005694:	480d      	ldr	r0, [pc, #52]	; (80056cc <prvInitialiseTaskLists+0x64>)
 8005696:	f7ff fabf 	bl	8004c18 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800569a:	480d      	ldr	r0, [pc, #52]	; (80056d0 <prvInitialiseTaskLists+0x68>)
 800569c:	f7ff fabc 	bl	8004c18 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80056a0:	480c      	ldr	r0, [pc, #48]	; (80056d4 <prvInitialiseTaskLists+0x6c>)
 80056a2:	f7ff fab9 	bl	8004c18 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80056a6:	480c      	ldr	r0, [pc, #48]	; (80056d8 <prvInitialiseTaskLists+0x70>)
 80056a8:	f7ff fab6 	bl	8004c18 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80056ac:	480b      	ldr	r0, [pc, #44]	; (80056dc <prvInitialiseTaskLists+0x74>)
 80056ae:	f7ff fab3 	bl	8004c18 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80056b2:	4b0b      	ldr	r3, [pc, #44]	; (80056e0 <prvInitialiseTaskLists+0x78>)
 80056b4:	4a05      	ldr	r2, [pc, #20]	; (80056cc <prvInitialiseTaskLists+0x64>)
 80056b6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80056b8:	4b0a      	ldr	r3, [pc, #40]	; (80056e4 <prvInitialiseTaskLists+0x7c>)
 80056ba:	4a05      	ldr	r2, [pc, #20]	; (80056d0 <prvInitialiseTaskLists+0x68>)
 80056bc:	601a      	str	r2, [r3, #0]
}
 80056be:	bf00      	nop
 80056c0:	3708      	adds	r7, #8
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bd80      	pop	{r7, pc}
 80056c6:	bf00      	nop
 80056c8:	20000a7c 	.word	0x20000a7c
 80056cc:	20000b08 	.word	0x20000b08
 80056d0:	20000b1c 	.word	0x20000b1c
 80056d4:	20000b38 	.word	0x20000b38
 80056d8:	20000b4c 	.word	0x20000b4c
 80056dc:	20000b64 	.word	0x20000b64
 80056e0:	20000b30 	.word	0x20000b30
 80056e4:	20000b34 	.word	0x20000b34

080056e8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b082      	sub	sp, #8
 80056ec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80056ee:	e019      	b.n	8005724 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80056f0:	f000 f9cc 	bl	8005a8c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056f4:	4b10      	ldr	r3, [pc, #64]	; (8005738 <prvCheckTasksWaitingTermination+0x50>)
 80056f6:	68db      	ldr	r3, [r3, #12]
 80056f8:	68db      	ldr	r3, [r3, #12]
 80056fa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	3304      	adds	r3, #4
 8005700:	4618      	mov	r0, r3
 8005702:	f7ff fb0f 	bl	8004d24 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005706:	4b0d      	ldr	r3, [pc, #52]	; (800573c <prvCheckTasksWaitingTermination+0x54>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	3b01      	subs	r3, #1
 800570c:	4a0b      	ldr	r2, [pc, #44]	; (800573c <prvCheckTasksWaitingTermination+0x54>)
 800570e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005710:	4b0b      	ldr	r3, [pc, #44]	; (8005740 <prvCheckTasksWaitingTermination+0x58>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	3b01      	subs	r3, #1
 8005716:	4a0a      	ldr	r2, [pc, #40]	; (8005740 <prvCheckTasksWaitingTermination+0x58>)
 8005718:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800571a:	f000 f9e7 	bl	8005aec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f000 f810 	bl	8005744 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005724:	4b06      	ldr	r3, [pc, #24]	; (8005740 <prvCheckTasksWaitingTermination+0x58>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d1e1      	bne.n	80056f0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800572c:	bf00      	nop
 800572e:	bf00      	nop
 8005730:	3708      	adds	r7, #8
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}
 8005736:	bf00      	nop
 8005738:	20000b4c 	.word	0x20000b4c
 800573c:	20000b78 	.word	0x20000b78
 8005740:	20000b60 	.word	0x20000b60

08005744 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005744:	b580      	push	{r7, lr}
 8005746:	b084      	sub	sp, #16
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005752:	2b00      	cmp	r3, #0
 8005754:	d108      	bne.n	8005768 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800575a:	4618      	mov	r0, r3
 800575c:	f000 fb24 	bl	8005da8 <vPortFree>
				vPortFree( pxTCB );
 8005760:	6878      	ldr	r0, [r7, #4]
 8005762:	f000 fb21 	bl	8005da8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005766:	e018      	b.n	800579a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800576e:	2b01      	cmp	r3, #1
 8005770:	d103      	bne.n	800577a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	f000 fb18 	bl	8005da8 <vPortFree>
	}
 8005778:	e00f      	b.n	800579a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005780:	2b02      	cmp	r3, #2
 8005782:	d00a      	beq.n	800579a <prvDeleteTCB+0x56>
	__asm volatile
 8005784:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005788:	f383 8811 	msr	BASEPRI, r3
 800578c:	f3bf 8f6f 	isb	sy
 8005790:	f3bf 8f4f 	dsb	sy
 8005794:	60fb      	str	r3, [r7, #12]
}
 8005796:	bf00      	nop
 8005798:	e7fe      	b.n	8005798 <prvDeleteTCB+0x54>
	}
 800579a:	bf00      	nop
 800579c:	3710      	adds	r7, #16
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}
	...

080057a4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80057a4:	b480      	push	{r7}
 80057a6:	b083      	sub	sp, #12
 80057a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80057aa:	4b0c      	ldr	r3, [pc, #48]	; (80057dc <prvResetNextTaskUnblockTime+0x38>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d104      	bne.n	80057be <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80057b4:	4b0a      	ldr	r3, [pc, #40]	; (80057e0 <prvResetNextTaskUnblockTime+0x3c>)
 80057b6:	f04f 32ff 	mov.w	r2, #4294967295
 80057ba:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80057bc:	e008      	b.n	80057d0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80057be:	4b07      	ldr	r3, [pc, #28]	; (80057dc <prvResetNextTaskUnblockTime+0x38>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	68db      	ldr	r3, [r3, #12]
 80057c4:	68db      	ldr	r3, [r3, #12]
 80057c6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	4a04      	ldr	r2, [pc, #16]	; (80057e0 <prvResetNextTaskUnblockTime+0x3c>)
 80057ce:	6013      	str	r3, [r2, #0]
}
 80057d0:	bf00      	nop
 80057d2:	370c      	adds	r7, #12
 80057d4:	46bd      	mov	sp, r7
 80057d6:	bc80      	pop	{r7}
 80057d8:	4770      	bx	lr
 80057da:	bf00      	nop
 80057dc:	20000b30 	.word	0x20000b30
 80057e0:	20000b98 	.word	0x20000b98

080057e4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b084      	sub	sp, #16
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
 80057ec:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80057ee:	4b29      	ldr	r3, [pc, #164]	; (8005894 <prvAddCurrentTaskToDelayedList+0xb0>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80057f4:	4b28      	ldr	r3, [pc, #160]	; (8005898 <prvAddCurrentTaskToDelayedList+0xb4>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	3304      	adds	r3, #4
 80057fa:	4618      	mov	r0, r3
 80057fc:	f7ff fa92 	bl	8004d24 <uxListRemove>
 8005800:	4603      	mov	r3, r0
 8005802:	2b00      	cmp	r3, #0
 8005804:	d10b      	bne.n	800581e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005806:	4b24      	ldr	r3, [pc, #144]	; (8005898 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800580c:	2201      	movs	r2, #1
 800580e:	fa02 f303 	lsl.w	r3, r2, r3
 8005812:	43da      	mvns	r2, r3
 8005814:	4b21      	ldr	r3, [pc, #132]	; (800589c <prvAddCurrentTaskToDelayedList+0xb8>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4013      	ands	r3, r2
 800581a:	4a20      	ldr	r2, [pc, #128]	; (800589c <prvAddCurrentTaskToDelayedList+0xb8>)
 800581c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005824:	d10a      	bne.n	800583c <prvAddCurrentTaskToDelayedList+0x58>
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d007      	beq.n	800583c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800582c:	4b1a      	ldr	r3, [pc, #104]	; (8005898 <prvAddCurrentTaskToDelayedList+0xb4>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	3304      	adds	r3, #4
 8005832:	4619      	mov	r1, r3
 8005834:	481a      	ldr	r0, [pc, #104]	; (80058a0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005836:	f7ff fa1a 	bl	8004c6e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800583a:	e026      	b.n	800588a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800583c:	68fa      	ldr	r2, [r7, #12]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	4413      	add	r3, r2
 8005842:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005844:	4b14      	ldr	r3, [pc, #80]	; (8005898 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	68ba      	ldr	r2, [r7, #8]
 800584a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800584c:	68ba      	ldr	r2, [r7, #8]
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	429a      	cmp	r2, r3
 8005852:	d209      	bcs.n	8005868 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005854:	4b13      	ldr	r3, [pc, #76]	; (80058a4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005856:	681a      	ldr	r2, [r3, #0]
 8005858:	4b0f      	ldr	r3, [pc, #60]	; (8005898 <prvAddCurrentTaskToDelayedList+0xb4>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	3304      	adds	r3, #4
 800585e:	4619      	mov	r1, r3
 8005860:	4610      	mov	r0, r2
 8005862:	f7ff fa27 	bl	8004cb4 <vListInsert>
}
 8005866:	e010      	b.n	800588a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005868:	4b0f      	ldr	r3, [pc, #60]	; (80058a8 <prvAddCurrentTaskToDelayedList+0xc4>)
 800586a:	681a      	ldr	r2, [r3, #0]
 800586c:	4b0a      	ldr	r3, [pc, #40]	; (8005898 <prvAddCurrentTaskToDelayedList+0xb4>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	3304      	adds	r3, #4
 8005872:	4619      	mov	r1, r3
 8005874:	4610      	mov	r0, r2
 8005876:	f7ff fa1d 	bl	8004cb4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800587a:	4b0c      	ldr	r3, [pc, #48]	; (80058ac <prvAddCurrentTaskToDelayedList+0xc8>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	68ba      	ldr	r2, [r7, #8]
 8005880:	429a      	cmp	r2, r3
 8005882:	d202      	bcs.n	800588a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005884:	4a09      	ldr	r2, [pc, #36]	; (80058ac <prvAddCurrentTaskToDelayedList+0xc8>)
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	6013      	str	r3, [r2, #0]
}
 800588a:	bf00      	nop
 800588c:	3710      	adds	r7, #16
 800588e:	46bd      	mov	sp, r7
 8005890:	bd80      	pop	{r7, pc}
 8005892:	bf00      	nop
 8005894:	20000b7c 	.word	0x20000b7c
 8005898:	20000a78 	.word	0x20000a78
 800589c:	20000b80 	.word	0x20000b80
 80058a0:	20000b64 	.word	0x20000b64
 80058a4:	20000b34 	.word	0x20000b34
 80058a8:	20000b30 	.word	0x20000b30
 80058ac:	20000b98 	.word	0x20000b98

080058b0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80058b0:	b480      	push	{r7}
 80058b2:	b085      	sub	sp, #20
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	60f8      	str	r0, [r7, #12]
 80058b8:	60b9      	str	r1, [r7, #8]
 80058ba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	3b04      	subs	r3, #4
 80058c0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80058c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	3b04      	subs	r3, #4
 80058ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	f023 0201 	bic.w	r2, r3, #1
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	3b04      	subs	r3, #4
 80058de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80058e0:	4a08      	ldr	r2, [pc, #32]	; (8005904 <pxPortInitialiseStack+0x54>)
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	3b14      	subs	r3, #20
 80058ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80058ec:	687a      	ldr	r2, [r7, #4]
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	3b20      	subs	r3, #32
 80058f6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80058f8:	68fb      	ldr	r3, [r7, #12]
}
 80058fa:	4618      	mov	r0, r3
 80058fc:	3714      	adds	r7, #20
 80058fe:	46bd      	mov	sp, r7
 8005900:	bc80      	pop	{r7}
 8005902:	4770      	bx	lr
 8005904:	08005909 	.word	0x08005909

08005908 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005908:	b480      	push	{r7}
 800590a:	b085      	sub	sp, #20
 800590c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800590e:	2300      	movs	r3, #0
 8005910:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005912:	4b12      	ldr	r3, [pc, #72]	; (800595c <prvTaskExitError+0x54>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f1b3 3fff 	cmp.w	r3, #4294967295
 800591a:	d00a      	beq.n	8005932 <prvTaskExitError+0x2a>
	__asm volatile
 800591c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005920:	f383 8811 	msr	BASEPRI, r3
 8005924:	f3bf 8f6f 	isb	sy
 8005928:	f3bf 8f4f 	dsb	sy
 800592c:	60fb      	str	r3, [r7, #12]
}
 800592e:	bf00      	nop
 8005930:	e7fe      	b.n	8005930 <prvTaskExitError+0x28>
	__asm volatile
 8005932:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005936:	f383 8811 	msr	BASEPRI, r3
 800593a:	f3bf 8f6f 	isb	sy
 800593e:	f3bf 8f4f 	dsb	sy
 8005942:	60bb      	str	r3, [r7, #8]
}
 8005944:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005946:	bf00      	nop
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d0fc      	beq.n	8005948 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800594e:	bf00      	nop
 8005950:	bf00      	nop
 8005952:	3714      	adds	r7, #20
 8005954:	46bd      	mov	sp, r7
 8005956:	bc80      	pop	{r7}
 8005958:	4770      	bx	lr
 800595a:	bf00      	nop
 800595c:	2000000c 	.word	0x2000000c

08005960 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005960:	4b07      	ldr	r3, [pc, #28]	; (8005980 <pxCurrentTCBConst2>)
 8005962:	6819      	ldr	r1, [r3, #0]
 8005964:	6808      	ldr	r0, [r1, #0]
 8005966:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800596a:	f380 8809 	msr	PSP, r0
 800596e:	f3bf 8f6f 	isb	sy
 8005972:	f04f 0000 	mov.w	r0, #0
 8005976:	f380 8811 	msr	BASEPRI, r0
 800597a:	f04e 0e0d 	orr.w	lr, lr, #13
 800597e:	4770      	bx	lr

08005980 <pxCurrentTCBConst2>:
 8005980:	20000a78 	.word	0x20000a78
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005984:	bf00      	nop
 8005986:	bf00      	nop

08005988 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8005988:	4806      	ldr	r0, [pc, #24]	; (80059a4 <prvPortStartFirstTask+0x1c>)
 800598a:	6800      	ldr	r0, [r0, #0]
 800598c:	6800      	ldr	r0, [r0, #0]
 800598e:	f380 8808 	msr	MSP, r0
 8005992:	b662      	cpsie	i
 8005994:	b661      	cpsie	f
 8005996:	f3bf 8f4f 	dsb	sy
 800599a:	f3bf 8f6f 	isb	sy
 800599e:	df00      	svc	0
 80059a0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80059a2:	bf00      	nop
 80059a4:	e000ed08 	.word	0xe000ed08

080059a8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b084      	sub	sp, #16
 80059ac:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80059ae:	4b32      	ldr	r3, [pc, #200]	; (8005a78 <xPortStartScheduler+0xd0>)
 80059b0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	781b      	ldrb	r3, [r3, #0]
 80059b6:	b2db      	uxtb	r3, r3
 80059b8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	22ff      	movs	r2, #255	; 0xff
 80059be:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	781b      	ldrb	r3, [r3, #0]
 80059c4:	b2db      	uxtb	r3, r3
 80059c6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80059c8:	78fb      	ldrb	r3, [r7, #3]
 80059ca:	b2db      	uxtb	r3, r3
 80059cc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80059d0:	b2da      	uxtb	r2, r3
 80059d2:	4b2a      	ldr	r3, [pc, #168]	; (8005a7c <xPortStartScheduler+0xd4>)
 80059d4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80059d6:	4b2a      	ldr	r3, [pc, #168]	; (8005a80 <xPortStartScheduler+0xd8>)
 80059d8:	2207      	movs	r2, #7
 80059da:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80059dc:	e009      	b.n	80059f2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80059de:	4b28      	ldr	r3, [pc, #160]	; (8005a80 <xPortStartScheduler+0xd8>)
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	3b01      	subs	r3, #1
 80059e4:	4a26      	ldr	r2, [pc, #152]	; (8005a80 <xPortStartScheduler+0xd8>)
 80059e6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80059e8:	78fb      	ldrb	r3, [r7, #3]
 80059ea:	b2db      	uxtb	r3, r3
 80059ec:	005b      	lsls	r3, r3, #1
 80059ee:	b2db      	uxtb	r3, r3
 80059f0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80059f2:	78fb      	ldrb	r3, [r7, #3]
 80059f4:	b2db      	uxtb	r3, r3
 80059f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059fa:	2b80      	cmp	r3, #128	; 0x80
 80059fc:	d0ef      	beq.n	80059de <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80059fe:	4b20      	ldr	r3, [pc, #128]	; (8005a80 <xPortStartScheduler+0xd8>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f1c3 0307 	rsb	r3, r3, #7
 8005a06:	2b04      	cmp	r3, #4
 8005a08:	d00a      	beq.n	8005a20 <xPortStartScheduler+0x78>
	__asm volatile
 8005a0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a0e:	f383 8811 	msr	BASEPRI, r3
 8005a12:	f3bf 8f6f 	isb	sy
 8005a16:	f3bf 8f4f 	dsb	sy
 8005a1a:	60bb      	str	r3, [r7, #8]
}
 8005a1c:	bf00      	nop
 8005a1e:	e7fe      	b.n	8005a1e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005a20:	4b17      	ldr	r3, [pc, #92]	; (8005a80 <xPortStartScheduler+0xd8>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	021b      	lsls	r3, r3, #8
 8005a26:	4a16      	ldr	r2, [pc, #88]	; (8005a80 <xPortStartScheduler+0xd8>)
 8005a28:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005a2a:	4b15      	ldr	r3, [pc, #84]	; (8005a80 <xPortStartScheduler+0xd8>)
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005a32:	4a13      	ldr	r2, [pc, #76]	; (8005a80 <xPortStartScheduler+0xd8>)
 8005a34:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	b2da      	uxtb	r2, r3
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005a3e:	4b11      	ldr	r3, [pc, #68]	; (8005a84 <xPortStartScheduler+0xdc>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4a10      	ldr	r2, [pc, #64]	; (8005a84 <xPortStartScheduler+0xdc>)
 8005a44:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005a48:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005a4a:	4b0e      	ldr	r3, [pc, #56]	; (8005a84 <xPortStartScheduler+0xdc>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4a0d      	ldr	r2, [pc, #52]	; (8005a84 <xPortStartScheduler+0xdc>)
 8005a50:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005a54:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005a56:	f000 f8b9 	bl	8005bcc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005a5a:	4b0b      	ldr	r3, [pc, #44]	; (8005a88 <xPortStartScheduler+0xe0>)
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005a60:	f7ff ff92 	bl	8005988 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005a64:	f7ff fd8e 	bl	8005584 <vTaskSwitchContext>
	prvTaskExitError();
 8005a68:	f7ff ff4e 	bl	8005908 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005a6c:	2300      	movs	r3, #0
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	3710      	adds	r7, #16
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}
 8005a76:	bf00      	nop
 8005a78:	e000e400 	.word	0xe000e400
 8005a7c:	20000ba4 	.word	0x20000ba4
 8005a80:	20000ba8 	.word	0x20000ba8
 8005a84:	e000ed20 	.word	0xe000ed20
 8005a88:	2000000c 	.word	0x2000000c

08005a8c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b083      	sub	sp, #12
 8005a90:	af00      	add	r7, sp, #0
	__asm volatile
 8005a92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a96:	f383 8811 	msr	BASEPRI, r3
 8005a9a:	f3bf 8f6f 	isb	sy
 8005a9e:	f3bf 8f4f 	dsb	sy
 8005aa2:	607b      	str	r3, [r7, #4]
}
 8005aa4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005aa6:	4b0f      	ldr	r3, [pc, #60]	; (8005ae4 <vPortEnterCritical+0x58>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	3301      	adds	r3, #1
 8005aac:	4a0d      	ldr	r2, [pc, #52]	; (8005ae4 <vPortEnterCritical+0x58>)
 8005aae:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005ab0:	4b0c      	ldr	r3, [pc, #48]	; (8005ae4 <vPortEnterCritical+0x58>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	2b01      	cmp	r3, #1
 8005ab6:	d10f      	bne.n	8005ad8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005ab8:	4b0b      	ldr	r3, [pc, #44]	; (8005ae8 <vPortEnterCritical+0x5c>)
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d00a      	beq.n	8005ad8 <vPortEnterCritical+0x4c>
	__asm volatile
 8005ac2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ac6:	f383 8811 	msr	BASEPRI, r3
 8005aca:	f3bf 8f6f 	isb	sy
 8005ace:	f3bf 8f4f 	dsb	sy
 8005ad2:	603b      	str	r3, [r7, #0]
}
 8005ad4:	bf00      	nop
 8005ad6:	e7fe      	b.n	8005ad6 <vPortEnterCritical+0x4a>
	}
}
 8005ad8:	bf00      	nop
 8005ada:	370c      	adds	r7, #12
 8005adc:	46bd      	mov	sp, r7
 8005ade:	bc80      	pop	{r7}
 8005ae0:	4770      	bx	lr
 8005ae2:	bf00      	nop
 8005ae4:	2000000c 	.word	0x2000000c
 8005ae8:	e000ed04 	.word	0xe000ed04

08005aec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005aec:	b480      	push	{r7}
 8005aee:	b083      	sub	sp, #12
 8005af0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005af2:	4b11      	ldr	r3, [pc, #68]	; (8005b38 <vPortExitCritical+0x4c>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d10a      	bne.n	8005b10 <vPortExitCritical+0x24>
	__asm volatile
 8005afa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005afe:	f383 8811 	msr	BASEPRI, r3
 8005b02:	f3bf 8f6f 	isb	sy
 8005b06:	f3bf 8f4f 	dsb	sy
 8005b0a:	607b      	str	r3, [r7, #4]
}
 8005b0c:	bf00      	nop
 8005b0e:	e7fe      	b.n	8005b0e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005b10:	4b09      	ldr	r3, [pc, #36]	; (8005b38 <vPortExitCritical+0x4c>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	3b01      	subs	r3, #1
 8005b16:	4a08      	ldr	r2, [pc, #32]	; (8005b38 <vPortExitCritical+0x4c>)
 8005b18:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005b1a:	4b07      	ldr	r3, [pc, #28]	; (8005b38 <vPortExitCritical+0x4c>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d105      	bne.n	8005b2e <vPortExitCritical+0x42>
 8005b22:	2300      	movs	r3, #0
 8005b24:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005b2c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005b2e:	bf00      	nop
 8005b30:	370c      	adds	r7, #12
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bc80      	pop	{r7}
 8005b36:	4770      	bx	lr
 8005b38:	2000000c 	.word	0x2000000c
 8005b3c:	00000000 	.word	0x00000000

08005b40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005b40:	f3ef 8009 	mrs	r0, PSP
 8005b44:	f3bf 8f6f 	isb	sy
 8005b48:	4b0d      	ldr	r3, [pc, #52]	; (8005b80 <pxCurrentTCBConst>)
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005b50:	6010      	str	r0, [r2, #0]
 8005b52:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005b56:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005b5a:	f380 8811 	msr	BASEPRI, r0
 8005b5e:	f7ff fd11 	bl	8005584 <vTaskSwitchContext>
 8005b62:	f04f 0000 	mov.w	r0, #0
 8005b66:	f380 8811 	msr	BASEPRI, r0
 8005b6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8005b6e:	6819      	ldr	r1, [r3, #0]
 8005b70:	6808      	ldr	r0, [r1, #0]
 8005b72:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005b76:	f380 8809 	msr	PSP, r0
 8005b7a:	f3bf 8f6f 	isb	sy
 8005b7e:	4770      	bx	lr

08005b80 <pxCurrentTCBConst>:
 8005b80:	20000a78 	.word	0x20000a78
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005b84:	bf00      	nop
 8005b86:	bf00      	nop

08005b88 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b082      	sub	sp, #8
 8005b8c:	af00      	add	r7, sp, #0
	__asm volatile
 8005b8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b92:	f383 8811 	msr	BASEPRI, r3
 8005b96:	f3bf 8f6f 	isb	sy
 8005b9a:	f3bf 8f4f 	dsb	sy
 8005b9e:	607b      	str	r3, [r7, #4]
}
 8005ba0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005ba2:	f7ff fc37 	bl	8005414 <xTaskIncrementTick>
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d003      	beq.n	8005bb4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005bac:	4b06      	ldr	r3, [pc, #24]	; (8005bc8 <SysTick_Handler+0x40>)
 8005bae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005bb2:	601a      	str	r2, [r3, #0]
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	f383 8811 	msr	BASEPRI, r3
}
 8005bbe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005bc0:	bf00      	nop
 8005bc2:	3708      	adds	r7, #8
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bd80      	pop	{r7, pc}
 8005bc8:	e000ed04 	.word	0xe000ed04

08005bcc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005bcc:	b480      	push	{r7}
 8005bce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005bd0:	4b0a      	ldr	r3, [pc, #40]	; (8005bfc <vPortSetupTimerInterrupt+0x30>)
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005bd6:	4b0a      	ldr	r3, [pc, #40]	; (8005c00 <vPortSetupTimerInterrupt+0x34>)
 8005bd8:	2200      	movs	r2, #0
 8005bda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005bdc:	4b09      	ldr	r3, [pc, #36]	; (8005c04 <vPortSetupTimerInterrupt+0x38>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4a09      	ldr	r2, [pc, #36]	; (8005c08 <vPortSetupTimerInterrupt+0x3c>)
 8005be2:	fba2 2303 	umull	r2, r3, r2, r3
 8005be6:	099b      	lsrs	r3, r3, #6
 8005be8:	4a08      	ldr	r2, [pc, #32]	; (8005c0c <vPortSetupTimerInterrupt+0x40>)
 8005bea:	3b01      	subs	r3, #1
 8005bec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005bee:	4b03      	ldr	r3, [pc, #12]	; (8005bfc <vPortSetupTimerInterrupt+0x30>)
 8005bf0:	2207      	movs	r2, #7
 8005bf2:	601a      	str	r2, [r3, #0]
}
 8005bf4:	bf00      	nop
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bc80      	pop	{r7}
 8005bfa:	4770      	bx	lr
 8005bfc:	e000e010 	.word	0xe000e010
 8005c00:	e000e018 	.word	0xe000e018
 8005c04:	20000000 	.word	0x20000000
 8005c08:	10624dd3 	.word	0x10624dd3
 8005c0c:	e000e014 	.word	0xe000e014

08005c10 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b08a      	sub	sp, #40	; 0x28
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005c18:	2300      	movs	r3, #0
 8005c1a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005c1c:	f7ff fb50 	bl	80052c0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005c20:	4b5b      	ldr	r3, [pc, #364]	; (8005d90 <pvPortMalloc+0x180>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d101      	bne.n	8005c2c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005c28:	f000 f920 	bl	8005e6c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005c2c:	4b59      	ldr	r3, [pc, #356]	; (8005d94 <pvPortMalloc+0x184>)
 8005c2e:	681a      	ldr	r2, [r3, #0]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	4013      	ands	r3, r2
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	f040 8093 	bne.w	8005d60 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d01d      	beq.n	8005c7c <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005c40:	2208      	movs	r2, #8
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	4413      	add	r3, r2
 8005c46:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	f003 0307 	and.w	r3, r3, #7
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d014      	beq.n	8005c7c <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	f023 0307 	bic.w	r3, r3, #7
 8005c58:	3308      	adds	r3, #8
 8005c5a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	f003 0307 	and.w	r3, r3, #7
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d00a      	beq.n	8005c7c <pvPortMalloc+0x6c>
	__asm volatile
 8005c66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c6a:	f383 8811 	msr	BASEPRI, r3
 8005c6e:	f3bf 8f6f 	isb	sy
 8005c72:	f3bf 8f4f 	dsb	sy
 8005c76:	617b      	str	r3, [r7, #20]
}
 8005c78:	bf00      	nop
 8005c7a:	e7fe      	b.n	8005c7a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d06e      	beq.n	8005d60 <pvPortMalloc+0x150>
 8005c82:	4b45      	ldr	r3, [pc, #276]	; (8005d98 <pvPortMalloc+0x188>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	687a      	ldr	r2, [r7, #4]
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d869      	bhi.n	8005d60 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005c8c:	4b43      	ldr	r3, [pc, #268]	; (8005d9c <pvPortMalloc+0x18c>)
 8005c8e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005c90:	4b42      	ldr	r3, [pc, #264]	; (8005d9c <pvPortMalloc+0x18c>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005c96:	e004      	b.n	8005ca2 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c9a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	687a      	ldr	r2, [r7, #4]
 8005ca8:	429a      	cmp	r2, r3
 8005caa:	d903      	bls.n	8005cb4 <pvPortMalloc+0xa4>
 8005cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d1f1      	bne.n	8005c98 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005cb4:	4b36      	ldr	r3, [pc, #216]	; (8005d90 <pvPortMalloc+0x180>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cba:	429a      	cmp	r2, r3
 8005cbc:	d050      	beq.n	8005d60 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005cbe:	6a3b      	ldr	r3, [r7, #32]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	2208      	movs	r2, #8
 8005cc4:	4413      	add	r3, r2
 8005cc6:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cca:	681a      	ldr	r2, [r3, #0]
 8005ccc:	6a3b      	ldr	r3, [r7, #32]
 8005cce:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cd2:	685a      	ldr	r2, [r3, #4]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	1ad2      	subs	r2, r2, r3
 8005cd8:	2308      	movs	r3, #8
 8005cda:	005b      	lsls	r3, r3, #1
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d91f      	bls.n	8005d20 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005ce0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	4413      	add	r3, r2
 8005ce6:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005ce8:	69bb      	ldr	r3, [r7, #24]
 8005cea:	f003 0307 	and.w	r3, r3, #7
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d00a      	beq.n	8005d08 <pvPortMalloc+0xf8>
	__asm volatile
 8005cf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cf6:	f383 8811 	msr	BASEPRI, r3
 8005cfa:	f3bf 8f6f 	isb	sy
 8005cfe:	f3bf 8f4f 	dsb	sy
 8005d02:	613b      	str	r3, [r7, #16]
}
 8005d04:	bf00      	nop
 8005d06:	e7fe      	b.n	8005d06 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d0a:	685a      	ldr	r2, [r3, #4]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	1ad2      	subs	r2, r2, r3
 8005d10:	69bb      	ldr	r3, [r7, #24]
 8005d12:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d16:	687a      	ldr	r2, [r7, #4]
 8005d18:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005d1a:	69b8      	ldr	r0, [r7, #24]
 8005d1c:	f000 f908 	bl	8005f30 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005d20:	4b1d      	ldr	r3, [pc, #116]	; (8005d98 <pvPortMalloc+0x188>)
 8005d22:	681a      	ldr	r2, [r3, #0]
 8005d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d26:	685b      	ldr	r3, [r3, #4]
 8005d28:	1ad3      	subs	r3, r2, r3
 8005d2a:	4a1b      	ldr	r2, [pc, #108]	; (8005d98 <pvPortMalloc+0x188>)
 8005d2c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005d2e:	4b1a      	ldr	r3, [pc, #104]	; (8005d98 <pvPortMalloc+0x188>)
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	4b1b      	ldr	r3, [pc, #108]	; (8005da0 <pvPortMalloc+0x190>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	429a      	cmp	r2, r3
 8005d38:	d203      	bcs.n	8005d42 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005d3a:	4b17      	ldr	r3, [pc, #92]	; (8005d98 <pvPortMalloc+0x188>)
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4a18      	ldr	r2, [pc, #96]	; (8005da0 <pvPortMalloc+0x190>)
 8005d40:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d44:	685a      	ldr	r2, [r3, #4]
 8005d46:	4b13      	ldr	r3, [pc, #76]	; (8005d94 <pvPortMalloc+0x184>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	431a      	orrs	r2, r3
 8005d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d4e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d52:	2200      	movs	r2, #0
 8005d54:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005d56:	4b13      	ldr	r3, [pc, #76]	; (8005da4 <pvPortMalloc+0x194>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	3301      	adds	r3, #1
 8005d5c:	4a11      	ldr	r2, [pc, #68]	; (8005da4 <pvPortMalloc+0x194>)
 8005d5e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005d60:	f7ff fabc 	bl	80052dc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005d64:	69fb      	ldr	r3, [r7, #28]
 8005d66:	f003 0307 	and.w	r3, r3, #7
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d00a      	beq.n	8005d84 <pvPortMalloc+0x174>
	__asm volatile
 8005d6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d72:	f383 8811 	msr	BASEPRI, r3
 8005d76:	f3bf 8f6f 	isb	sy
 8005d7a:	f3bf 8f4f 	dsb	sy
 8005d7e:	60fb      	str	r3, [r7, #12]
}
 8005d80:	bf00      	nop
 8005d82:	e7fe      	b.n	8005d82 <pvPortMalloc+0x172>
	return pvReturn;
 8005d84:	69fb      	ldr	r3, [r7, #28]
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	3728      	adds	r7, #40	; 0x28
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}
 8005d8e:	bf00      	nop
 8005d90:	200017b4 	.word	0x200017b4
 8005d94:	200017c8 	.word	0x200017c8
 8005d98:	200017b8 	.word	0x200017b8
 8005d9c:	200017ac 	.word	0x200017ac
 8005da0:	200017bc 	.word	0x200017bc
 8005da4:	200017c0 	.word	0x200017c0

08005da8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b086      	sub	sp, #24
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d04d      	beq.n	8005e56 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005dba:	2308      	movs	r3, #8
 8005dbc:	425b      	negs	r3, r3
 8005dbe:	697a      	ldr	r2, [r7, #20]
 8005dc0:	4413      	add	r3, r2
 8005dc2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005dc8:	693b      	ldr	r3, [r7, #16]
 8005dca:	685a      	ldr	r2, [r3, #4]
 8005dcc:	4b24      	ldr	r3, [pc, #144]	; (8005e60 <vPortFree+0xb8>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4013      	ands	r3, r2
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d10a      	bne.n	8005dec <vPortFree+0x44>
	__asm volatile
 8005dd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dda:	f383 8811 	msr	BASEPRI, r3
 8005dde:	f3bf 8f6f 	isb	sy
 8005de2:	f3bf 8f4f 	dsb	sy
 8005de6:	60fb      	str	r3, [r7, #12]
}
 8005de8:	bf00      	nop
 8005dea:	e7fe      	b.n	8005dea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005dec:	693b      	ldr	r3, [r7, #16]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d00a      	beq.n	8005e0a <vPortFree+0x62>
	__asm volatile
 8005df4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005df8:	f383 8811 	msr	BASEPRI, r3
 8005dfc:	f3bf 8f6f 	isb	sy
 8005e00:	f3bf 8f4f 	dsb	sy
 8005e04:	60bb      	str	r3, [r7, #8]
}
 8005e06:	bf00      	nop
 8005e08:	e7fe      	b.n	8005e08 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005e0a:	693b      	ldr	r3, [r7, #16]
 8005e0c:	685a      	ldr	r2, [r3, #4]
 8005e0e:	4b14      	ldr	r3, [pc, #80]	; (8005e60 <vPortFree+0xb8>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4013      	ands	r3, r2
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d01e      	beq.n	8005e56 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005e18:	693b      	ldr	r3, [r7, #16]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d11a      	bne.n	8005e56 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005e20:	693b      	ldr	r3, [r7, #16]
 8005e22:	685a      	ldr	r2, [r3, #4]
 8005e24:	4b0e      	ldr	r3, [pc, #56]	; (8005e60 <vPortFree+0xb8>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	43db      	mvns	r3, r3
 8005e2a:	401a      	ands	r2, r3
 8005e2c:	693b      	ldr	r3, [r7, #16]
 8005e2e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005e30:	f7ff fa46 	bl	80052c0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	685a      	ldr	r2, [r3, #4]
 8005e38:	4b0a      	ldr	r3, [pc, #40]	; (8005e64 <vPortFree+0xbc>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4413      	add	r3, r2
 8005e3e:	4a09      	ldr	r2, [pc, #36]	; (8005e64 <vPortFree+0xbc>)
 8005e40:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005e42:	6938      	ldr	r0, [r7, #16]
 8005e44:	f000 f874 	bl	8005f30 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005e48:	4b07      	ldr	r3, [pc, #28]	; (8005e68 <vPortFree+0xc0>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	3301      	adds	r3, #1
 8005e4e:	4a06      	ldr	r2, [pc, #24]	; (8005e68 <vPortFree+0xc0>)
 8005e50:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005e52:	f7ff fa43 	bl	80052dc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005e56:	bf00      	nop
 8005e58:	3718      	adds	r7, #24
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}
 8005e5e:	bf00      	nop
 8005e60:	200017c8 	.word	0x200017c8
 8005e64:	200017b8 	.word	0x200017b8
 8005e68:	200017c4 	.word	0x200017c4

08005e6c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b085      	sub	sp, #20
 8005e70:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005e72:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005e76:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005e78:	4b27      	ldr	r3, [pc, #156]	; (8005f18 <prvHeapInit+0xac>)
 8005e7a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	f003 0307 	and.w	r3, r3, #7
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d00c      	beq.n	8005ea0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	3307      	adds	r3, #7
 8005e8a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	f023 0307 	bic.w	r3, r3, #7
 8005e92:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005e94:	68ba      	ldr	r2, [r7, #8]
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	1ad3      	subs	r3, r2, r3
 8005e9a:	4a1f      	ldr	r2, [pc, #124]	; (8005f18 <prvHeapInit+0xac>)
 8005e9c:	4413      	add	r3, r2
 8005e9e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005ea4:	4a1d      	ldr	r2, [pc, #116]	; (8005f1c <prvHeapInit+0xb0>)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005eaa:	4b1c      	ldr	r3, [pc, #112]	; (8005f1c <prvHeapInit+0xb0>)
 8005eac:	2200      	movs	r2, #0
 8005eae:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	68ba      	ldr	r2, [r7, #8]
 8005eb4:	4413      	add	r3, r2
 8005eb6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005eb8:	2208      	movs	r2, #8
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	1a9b      	subs	r3, r3, r2
 8005ebe:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	f023 0307 	bic.w	r3, r3, #7
 8005ec6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	4a15      	ldr	r2, [pc, #84]	; (8005f20 <prvHeapInit+0xb4>)
 8005ecc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005ece:	4b14      	ldr	r3, [pc, #80]	; (8005f20 <prvHeapInit+0xb4>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005ed6:	4b12      	ldr	r3, [pc, #72]	; (8005f20 <prvHeapInit+0xb4>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	2200      	movs	r2, #0
 8005edc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	68fa      	ldr	r2, [r7, #12]
 8005ee6:	1ad2      	subs	r2, r2, r3
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005eec:	4b0c      	ldr	r3, [pc, #48]	; (8005f20 <prvHeapInit+0xb4>)
 8005eee:	681a      	ldr	r2, [r3, #0]
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	4a0a      	ldr	r2, [pc, #40]	; (8005f24 <prvHeapInit+0xb8>)
 8005efa:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	4a09      	ldr	r2, [pc, #36]	; (8005f28 <prvHeapInit+0xbc>)
 8005f02:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005f04:	4b09      	ldr	r3, [pc, #36]	; (8005f2c <prvHeapInit+0xc0>)
 8005f06:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005f0a:	601a      	str	r2, [r3, #0]
}
 8005f0c:	bf00      	nop
 8005f0e:	3714      	adds	r7, #20
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bc80      	pop	{r7}
 8005f14:	4770      	bx	lr
 8005f16:	bf00      	nop
 8005f18:	20000bac 	.word	0x20000bac
 8005f1c:	200017ac 	.word	0x200017ac
 8005f20:	200017b4 	.word	0x200017b4
 8005f24:	200017bc 	.word	0x200017bc
 8005f28:	200017b8 	.word	0x200017b8
 8005f2c:	200017c8 	.word	0x200017c8

08005f30 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005f30:	b480      	push	{r7}
 8005f32:	b085      	sub	sp, #20
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005f38:	4b27      	ldr	r3, [pc, #156]	; (8005fd8 <prvInsertBlockIntoFreeList+0xa8>)
 8005f3a:	60fb      	str	r3, [r7, #12]
 8005f3c:	e002      	b.n	8005f44 <prvInsertBlockIntoFreeList+0x14>
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	60fb      	str	r3, [r7, #12]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	687a      	ldr	r2, [r7, #4]
 8005f4a:	429a      	cmp	r2, r3
 8005f4c:	d8f7      	bhi.n	8005f3e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	685b      	ldr	r3, [r3, #4]
 8005f56:	68ba      	ldr	r2, [r7, #8]
 8005f58:	4413      	add	r3, r2
 8005f5a:	687a      	ldr	r2, [r7, #4]
 8005f5c:	429a      	cmp	r2, r3
 8005f5e:	d108      	bne.n	8005f72 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	685a      	ldr	r2, [r3, #4]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	441a      	add	r2, r3
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	685b      	ldr	r3, [r3, #4]
 8005f7a:	68ba      	ldr	r2, [r7, #8]
 8005f7c:	441a      	add	r2, r3
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	429a      	cmp	r2, r3
 8005f84:	d118      	bne.n	8005fb8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	4b14      	ldr	r3, [pc, #80]	; (8005fdc <prvInsertBlockIntoFreeList+0xac>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	429a      	cmp	r2, r3
 8005f90:	d00d      	beq.n	8005fae <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	685a      	ldr	r2, [r3, #4]
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	441a      	add	r2, r3
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	681a      	ldr	r2, [r3, #0]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	601a      	str	r2, [r3, #0]
 8005fac:	e008      	b.n	8005fc0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005fae:	4b0b      	ldr	r3, [pc, #44]	; (8005fdc <prvInsertBlockIntoFreeList+0xac>)
 8005fb0:	681a      	ldr	r2, [r3, #0]
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	601a      	str	r2, [r3, #0]
 8005fb6:	e003      	b.n	8005fc0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681a      	ldr	r2, [r3, #0]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005fc0:	68fa      	ldr	r2, [r7, #12]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	429a      	cmp	r2, r3
 8005fc6:	d002      	beq.n	8005fce <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	687a      	ldr	r2, [r7, #4]
 8005fcc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005fce:	bf00      	nop
 8005fd0:	3714      	adds	r7, #20
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	bc80      	pop	{r7}
 8005fd6:	4770      	bx	lr
 8005fd8:	200017ac 	.word	0x200017ac
 8005fdc:	200017b4 	.word	0x200017b4

08005fe0 <__errno>:
 8005fe0:	4b01      	ldr	r3, [pc, #4]	; (8005fe8 <__errno+0x8>)
 8005fe2:	6818      	ldr	r0, [r3, #0]
 8005fe4:	4770      	bx	lr
 8005fe6:	bf00      	nop
 8005fe8:	20000010 	.word	0x20000010

08005fec <__libc_init_array>:
 8005fec:	b570      	push	{r4, r5, r6, lr}
 8005fee:	2600      	movs	r6, #0
 8005ff0:	4d0c      	ldr	r5, [pc, #48]	; (8006024 <__libc_init_array+0x38>)
 8005ff2:	4c0d      	ldr	r4, [pc, #52]	; (8006028 <__libc_init_array+0x3c>)
 8005ff4:	1b64      	subs	r4, r4, r5
 8005ff6:	10a4      	asrs	r4, r4, #2
 8005ff8:	42a6      	cmp	r6, r4
 8005ffa:	d109      	bne.n	8006010 <__libc_init_array+0x24>
 8005ffc:	f002 fefe 	bl	8008dfc <_init>
 8006000:	2600      	movs	r6, #0
 8006002:	4d0a      	ldr	r5, [pc, #40]	; (800602c <__libc_init_array+0x40>)
 8006004:	4c0a      	ldr	r4, [pc, #40]	; (8006030 <__libc_init_array+0x44>)
 8006006:	1b64      	subs	r4, r4, r5
 8006008:	10a4      	asrs	r4, r4, #2
 800600a:	42a6      	cmp	r6, r4
 800600c:	d105      	bne.n	800601a <__libc_init_array+0x2e>
 800600e:	bd70      	pop	{r4, r5, r6, pc}
 8006010:	f855 3b04 	ldr.w	r3, [r5], #4
 8006014:	4798      	blx	r3
 8006016:	3601      	adds	r6, #1
 8006018:	e7ee      	b.n	8005ff8 <__libc_init_array+0xc>
 800601a:	f855 3b04 	ldr.w	r3, [r5], #4
 800601e:	4798      	blx	r3
 8006020:	3601      	adds	r6, #1
 8006022:	e7f2      	b.n	800600a <__libc_init_array+0x1e>
 8006024:	080098cc 	.word	0x080098cc
 8006028:	080098cc 	.word	0x080098cc
 800602c:	080098cc 	.word	0x080098cc
 8006030:	080098d0 	.word	0x080098d0

08006034 <malloc>:
 8006034:	4b02      	ldr	r3, [pc, #8]	; (8006040 <malloc+0xc>)
 8006036:	4601      	mov	r1, r0
 8006038:	6818      	ldr	r0, [r3, #0]
 800603a:	f000 b881 	b.w	8006140 <_malloc_r>
 800603e:	bf00      	nop
 8006040:	20000010 	.word	0x20000010

08006044 <memcpy>:
 8006044:	440a      	add	r2, r1
 8006046:	4291      	cmp	r1, r2
 8006048:	f100 33ff 	add.w	r3, r0, #4294967295
 800604c:	d100      	bne.n	8006050 <memcpy+0xc>
 800604e:	4770      	bx	lr
 8006050:	b510      	push	{r4, lr}
 8006052:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006056:	4291      	cmp	r1, r2
 8006058:	f803 4f01 	strb.w	r4, [r3, #1]!
 800605c:	d1f9      	bne.n	8006052 <memcpy+0xe>
 800605e:	bd10      	pop	{r4, pc}

08006060 <memset>:
 8006060:	4603      	mov	r3, r0
 8006062:	4402      	add	r2, r0
 8006064:	4293      	cmp	r3, r2
 8006066:	d100      	bne.n	800606a <memset+0xa>
 8006068:	4770      	bx	lr
 800606a:	f803 1b01 	strb.w	r1, [r3], #1
 800606e:	e7f9      	b.n	8006064 <memset+0x4>

08006070 <_free_r>:
 8006070:	b538      	push	{r3, r4, r5, lr}
 8006072:	4605      	mov	r5, r0
 8006074:	2900      	cmp	r1, #0
 8006076:	d040      	beq.n	80060fa <_free_r+0x8a>
 8006078:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800607c:	1f0c      	subs	r4, r1, #4
 800607e:	2b00      	cmp	r3, #0
 8006080:	bfb8      	it	lt
 8006082:	18e4      	addlt	r4, r4, r3
 8006084:	f001 fbf4 	bl	8007870 <__malloc_lock>
 8006088:	4a1c      	ldr	r2, [pc, #112]	; (80060fc <_free_r+0x8c>)
 800608a:	6813      	ldr	r3, [r2, #0]
 800608c:	b933      	cbnz	r3, 800609c <_free_r+0x2c>
 800608e:	6063      	str	r3, [r4, #4]
 8006090:	6014      	str	r4, [r2, #0]
 8006092:	4628      	mov	r0, r5
 8006094:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006098:	f001 bbf0 	b.w	800787c <__malloc_unlock>
 800609c:	42a3      	cmp	r3, r4
 800609e:	d908      	bls.n	80060b2 <_free_r+0x42>
 80060a0:	6820      	ldr	r0, [r4, #0]
 80060a2:	1821      	adds	r1, r4, r0
 80060a4:	428b      	cmp	r3, r1
 80060a6:	bf01      	itttt	eq
 80060a8:	6819      	ldreq	r1, [r3, #0]
 80060aa:	685b      	ldreq	r3, [r3, #4]
 80060ac:	1809      	addeq	r1, r1, r0
 80060ae:	6021      	streq	r1, [r4, #0]
 80060b0:	e7ed      	b.n	800608e <_free_r+0x1e>
 80060b2:	461a      	mov	r2, r3
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	b10b      	cbz	r3, 80060bc <_free_r+0x4c>
 80060b8:	42a3      	cmp	r3, r4
 80060ba:	d9fa      	bls.n	80060b2 <_free_r+0x42>
 80060bc:	6811      	ldr	r1, [r2, #0]
 80060be:	1850      	adds	r0, r2, r1
 80060c0:	42a0      	cmp	r0, r4
 80060c2:	d10b      	bne.n	80060dc <_free_r+0x6c>
 80060c4:	6820      	ldr	r0, [r4, #0]
 80060c6:	4401      	add	r1, r0
 80060c8:	1850      	adds	r0, r2, r1
 80060ca:	4283      	cmp	r3, r0
 80060cc:	6011      	str	r1, [r2, #0]
 80060ce:	d1e0      	bne.n	8006092 <_free_r+0x22>
 80060d0:	6818      	ldr	r0, [r3, #0]
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	4401      	add	r1, r0
 80060d6:	6011      	str	r1, [r2, #0]
 80060d8:	6053      	str	r3, [r2, #4]
 80060da:	e7da      	b.n	8006092 <_free_r+0x22>
 80060dc:	d902      	bls.n	80060e4 <_free_r+0x74>
 80060de:	230c      	movs	r3, #12
 80060e0:	602b      	str	r3, [r5, #0]
 80060e2:	e7d6      	b.n	8006092 <_free_r+0x22>
 80060e4:	6820      	ldr	r0, [r4, #0]
 80060e6:	1821      	adds	r1, r4, r0
 80060e8:	428b      	cmp	r3, r1
 80060ea:	bf01      	itttt	eq
 80060ec:	6819      	ldreq	r1, [r3, #0]
 80060ee:	685b      	ldreq	r3, [r3, #4]
 80060f0:	1809      	addeq	r1, r1, r0
 80060f2:	6021      	streq	r1, [r4, #0]
 80060f4:	6063      	str	r3, [r4, #4]
 80060f6:	6054      	str	r4, [r2, #4]
 80060f8:	e7cb      	b.n	8006092 <_free_r+0x22>
 80060fa:	bd38      	pop	{r3, r4, r5, pc}
 80060fc:	200017cc 	.word	0x200017cc

08006100 <sbrk_aligned>:
 8006100:	b570      	push	{r4, r5, r6, lr}
 8006102:	4e0e      	ldr	r6, [pc, #56]	; (800613c <sbrk_aligned+0x3c>)
 8006104:	460c      	mov	r4, r1
 8006106:	6831      	ldr	r1, [r6, #0]
 8006108:	4605      	mov	r5, r0
 800610a:	b911      	cbnz	r1, 8006112 <sbrk_aligned+0x12>
 800610c:	f000 fcec 	bl	8006ae8 <_sbrk_r>
 8006110:	6030      	str	r0, [r6, #0]
 8006112:	4621      	mov	r1, r4
 8006114:	4628      	mov	r0, r5
 8006116:	f000 fce7 	bl	8006ae8 <_sbrk_r>
 800611a:	1c43      	adds	r3, r0, #1
 800611c:	d00a      	beq.n	8006134 <sbrk_aligned+0x34>
 800611e:	1cc4      	adds	r4, r0, #3
 8006120:	f024 0403 	bic.w	r4, r4, #3
 8006124:	42a0      	cmp	r0, r4
 8006126:	d007      	beq.n	8006138 <sbrk_aligned+0x38>
 8006128:	1a21      	subs	r1, r4, r0
 800612a:	4628      	mov	r0, r5
 800612c:	f000 fcdc 	bl	8006ae8 <_sbrk_r>
 8006130:	3001      	adds	r0, #1
 8006132:	d101      	bne.n	8006138 <sbrk_aligned+0x38>
 8006134:	f04f 34ff 	mov.w	r4, #4294967295
 8006138:	4620      	mov	r0, r4
 800613a:	bd70      	pop	{r4, r5, r6, pc}
 800613c:	200017d0 	.word	0x200017d0

08006140 <_malloc_r>:
 8006140:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006144:	1ccd      	adds	r5, r1, #3
 8006146:	f025 0503 	bic.w	r5, r5, #3
 800614a:	3508      	adds	r5, #8
 800614c:	2d0c      	cmp	r5, #12
 800614e:	bf38      	it	cc
 8006150:	250c      	movcc	r5, #12
 8006152:	2d00      	cmp	r5, #0
 8006154:	4607      	mov	r7, r0
 8006156:	db01      	blt.n	800615c <_malloc_r+0x1c>
 8006158:	42a9      	cmp	r1, r5
 800615a:	d905      	bls.n	8006168 <_malloc_r+0x28>
 800615c:	230c      	movs	r3, #12
 800615e:	2600      	movs	r6, #0
 8006160:	603b      	str	r3, [r7, #0]
 8006162:	4630      	mov	r0, r6
 8006164:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006168:	4e2e      	ldr	r6, [pc, #184]	; (8006224 <_malloc_r+0xe4>)
 800616a:	f001 fb81 	bl	8007870 <__malloc_lock>
 800616e:	6833      	ldr	r3, [r6, #0]
 8006170:	461c      	mov	r4, r3
 8006172:	bb34      	cbnz	r4, 80061c2 <_malloc_r+0x82>
 8006174:	4629      	mov	r1, r5
 8006176:	4638      	mov	r0, r7
 8006178:	f7ff ffc2 	bl	8006100 <sbrk_aligned>
 800617c:	1c43      	adds	r3, r0, #1
 800617e:	4604      	mov	r4, r0
 8006180:	d14d      	bne.n	800621e <_malloc_r+0xde>
 8006182:	6834      	ldr	r4, [r6, #0]
 8006184:	4626      	mov	r6, r4
 8006186:	2e00      	cmp	r6, #0
 8006188:	d140      	bne.n	800620c <_malloc_r+0xcc>
 800618a:	6823      	ldr	r3, [r4, #0]
 800618c:	4631      	mov	r1, r6
 800618e:	4638      	mov	r0, r7
 8006190:	eb04 0803 	add.w	r8, r4, r3
 8006194:	f000 fca8 	bl	8006ae8 <_sbrk_r>
 8006198:	4580      	cmp	r8, r0
 800619a:	d13a      	bne.n	8006212 <_malloc_r+0xd2>
 800619c:	6821      	ldr	r1, [r4, #0]
 800619e:	3503      	adds	r5, #3
 80061a0:	1a6d      	subs	r5, r5, r1
 80061a2:	f025 0503 	bic.w	r5, r5, #3
 80061a6:	3508      	adds	r5, #8
 80061a8:	2d0c      	cmp	r5, #12
 80061aa:	bf38      	it	cc
 80061ac:	250c      	movcc	r5, #12
 80061ae:	4638      	mov	r0, r7
 80061b0:	4629      	mov	r1, r5
 80061b2:	f7ff ffa5 	bl	8006100 <sbrk_aligned>
 80061b6:	3001      	adds	r0, #1
 80061b8:	d02b      	beq.n	8006212 <_malloc_r+0xd2>
 80061ba:	6823      	ldr	r3, [r4, #0]
 80061bc:	442b      	add	r3, r5
 80061be:	6023      	str	r3, [r4, #0]
 80061c0:	e00e      	b.n	80061e0 <_malloc_r+0xa0>
 80061c2:	6822      	ldr	r2, [r4, #0]
 80061c4:	1b52      	subs	r2, r2, r5
 80061c6:	d41e      	bmi.n	8006206 <_malloc_r+0xc6>
 80061c8:	2a0b      	cmp	r2, #11
 80061ca:	d916      	bls.n	80061fa <_malloc_r+0xba>
 80061cc:	1961      	adds	r1, r4, r5
 80061ce:	42a3      	cmp	r3, r4
 80061d0:	6025      	str	r5, [r4, #0]
 80061d2:	bf18      	it	ne
 80061d4:	6059      	strne	r1, [r3, #4]
 80061d6:	6863      	ldr	r3, [r4, #4]
 80061d8:	bf08      	it	eq
 80061da:	6031      	streq	r1, [r6, #0]
 80061dc:	5162      	str	r2, [r4, r5]
 80061de:	604b      	str	r3, [r1, #4]
 80061e0:	4638      	mov	r0, r7
 80061e2:	f104 060b 	add.w	r6, r4, #11
 80061e6:	f001 fb49 	bl	800787c <__malloc_unlock>
 80061ea:	f026 0607 	bic.w	r6, r6, #7
 80061ee:	1d23      	adds	r3, r4, #4
 80061f0:	1af2      	subs	r2, r6, r3
 80061f2:	d0b6      	beq.n	8006162 <_malloc_r+0x22>
 80061f4:	1b9b      	subs	r3, r3, r6
 80061f6:	50a3      	str	r3, [r4, r2]
 80061f8:	e7b3      	b.n	8006162 <_malloc_r+0x22>
 80061fa:	6862      	ldr	r2, [r4, #4]
 80061fc:	42a3      	cmp	r3, r4
 80061fe:	bf0c      	ite	eq
 8006200:	6032      	streq	r2, [r6, #0]
 8006202:	605a      	strne	r2, [r3, #4]
 8006204:	e7ec      	b.n	80061e0 <_malloc_r+0xa0>
 8006206:	4623      	mov	r3, r4
 8006208:	6864      	ldr	r4, [r4, #4]
 800620a:	e7b2      	b.n	8006172 <_malloc_r+0x32>
 800620c:	4634      	mov	r4, r6
 800620e:	6876      	ldr	r6, [r6, #4]
 8006210:	e7b9      	b.n	8006186 <_malloc_r+0x46>
 8006212:	230c      	movs	r3, #12
 8006214:	4638      	mov	r0, r7
 8006216:	603b      	str	r3, [r7, #0]
 8006218:	f001 fb30 	bl	800787c <__malloc_unlock>
 800621c:	e7a1      	b.n	8006162 <_malloc_r+0x22>
 800621e:	6025      	str	r5, [r4, #0]
 8006220:	e7de      	b.n	80061e0 <_malloc_r+0xa0>
 8006222:	bf00      	nop
 8006224:	200017cc 	.word	0x200017cc

08006228 <__cvt>:
 8006228:	2b00      	cmp	r3, #0
 800622a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800622e:	461f      	mov	r7, r3
 8006230:	bfbb      	ittet	lt
 8006232:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006236:	461f      	movlt	r7, r3
 8006238:	2300      	movge	r3, #0
 800623a:	232d      	movlt	r3, #45	; 0x2d
 800623c:	b088      	sub	sp, #32
 800623e:	4614      	mov	r4, r2
 8006240:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006242:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006244:	7013      	strb	r3, [r2, #0]
 8006246:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006248:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800624c:	f023 0820 	bic.w	r8, r3, #32
 8006250:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006254:	d005      	beq.n	8006262 <__cvt+0x3a>
 8006256:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800625a:	d100      	bne.n	800625e <__cvt+0x36>
 800625c:	3501      	adds	r5, #1
 800625e:	2302      	movs	r3, #2
 8006260:	e000      	b.n	8006264 <__cvt+0x3c>
 8006262:	2303      	movs	r3, #3
 8006264:	aa07      	add	r2, sp, #28
 8006266:	9204      	str	r2, [sp, #16]
 8006268:	aa06      	add	r2, sp, #24
 800626a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800626e:	e9cd 3500 	strd	r3, r5, [sp]
 8006272:	4622      	mov	r2, r4
 8006274:	463b      	mov	r3, r7
 8006276:	f000 fcfb 	bl	8006c70 <_dtoa_r>
 800627a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800627e:	4606      	mov	r6, r0
 8006280:	d102      	bne.n	8006288 <__cvt+0x60>
 8006282:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006284:	07db      	lsls	r3, r3, #31
 8006286:	d522      	bpl.n	80062ce <__cvt+0xa6>
 8006288:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800628c:	eb06 0905 	add.w	r9, r6, r5
 8006290:	d110      	bne.n	80062b4 <__cvt+0x8c>
 8006292:	7833      	ldrb	r3, [r6, #0]
 8006294:	2b30      	cmp	r3, #48	; 0x30
 8006296:	d10a      	bne.n	80062ae <__cvt+0x86>
 8006298:	2200      	movs	r2, #0
 800629a:	2300      	movs	r3, #0
 800629c:	4620      	mov	r0, r4
 800629e:	4639      	mov	r1, r7
 80062a0:	f7fa fbf2 	bl	8000a88 <__aeabi_dcmpeq>
 80062a4:	b918      	cbnz	r0, 80062ae <__cvt+0x86>
 80062a6:	f1c5 0501 	rsb	r5, r5, #1
 80062aa:	f8ca 5000 	str.w	r5, [sl]
 80062ae:	f8da 3000 	ldr.w	r3, [sl]
 80062b2:	4499      	add	r9, r3
 80062b4:	2200      	movs	r2, #0
 80062b6:	2300      	movs	r3, #0
 80062b8:	4620      	mov	r0, r4
 80062ba:	4639      	mov	r1, r7
 80062bc:	f7fa fbe4 	bl	8000a88 <__aeabi_dcmpeq>
 80062c0:	b108      	cbz	r0, 80062c6 <__cvt+0x9e>
 80062c2:	f8cd 901c 	str.w	r9, [sp, #28]
 80062c6:	2230      	movs	r2, #48	; 0x30
 80062c8:	9b07      	ldr	r3, [sp, #28]
 80062ca:	454b      	cmp	r3, r9
 80062cc:	d307      	bcc.n	80062de <__cvt+0xb6>
 80062ce:	4630      	mov	r0, r6
 80062d0:	9b07      	ldr	r3, [sp, #28]
 80062d2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80062d4:	1b9b      	subs	r3, r3, r6
 80062d6:	6013      	str	r3, [r2, #0]
 80062d8:	b008      	add	sp, #32
 80062da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062de:	1c59      	adds	r1, r3, #1
 80062e0:	9107      	str	r1, [sp, #28]
 80062e2:	701a      	strb	r2, [r3, #0]
 80062e4:	e7f0      	b.n	80062c8 <__cvt+0xa0>

080062e6 <__exponent>:
 80062e6:	4603      	mov	r3, r0
 80062e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80062ea:	2900      	cmp	r1, #0
 80062ec:	f803 2b02 	strb.w	r2, [r3], #2
 80062f0:	bfb6      	itet	lt
 80062f2:	222d      	movlt	r2, #45	; 0x2d
 80062f4:	222b      	movge	r2, #43	; 0x2b
 80062f6:	4249      	neglt	r1, r1
 80062f8:	2909      	cmp	r1, #9
 80062fa:	7042      	strb	r2, [r0, #1]
 80062fc:	dd2b      	ble.n	8006356 <__exponent+0x70>
 80062fe:	f10d 0407 	add.w	r4, sp, #7
 8006302:	46a4      	mov	ip, r4
 8006304:	270a      	movs	r7, #10
 8006306:	fb91 f6f7 	sdiv	r6, r1, r7
 800630a:	460a      	mov	r2, r1
 800630c:	46a6      	mov	lr, r4
 800630e:	fb07 1516 	mls	r5, r7, r6, r1
 8006312:	2a63      	cmp	r2, #99	; 0x63
 8006314:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8006318:	4631      	mov	r1, r6
 800631a:	f104 34ff 	add.w	r4, r4, #4294967295
 800631e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006322:	dcf0      	bgt.n	8006306 <__exponent+0x20>
 8006324:	3130      	adds	r1, #48	; 0x30
 8006326:	f1ae 0502 	sub.w	r5, lr, #2
 800632a:	f804 1c01 	strb.w	r1, [r4, #-1]
 800632e:	4629      	mov	r1, r5
 8006330:	1c44      	adds	r4, r0, #1
 8006332:	4561      	cmp	r1, ip
 8006334:	d30a      	bcc.n	800634c <__exponent+0x66>
 8006336:	f10d 0209 	add.w	r2, sp, #9
 800633a:	eba2 020e 	sub.w	r2, r2, lr
 800633e:	4565      	cmp	r5, ip
 8006340:	bf88      	it	hi
 8006342:	2200      	movhi	r2, #0
 8006344:	4413      	add	r3, r2
 8006346:	1a18      	subs	r0, r3, r0
 8006348:	b003      	add	sp, #12
 800634a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800634c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006350:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006354:	e7ed      	b.n	8006332 <__exponent+0x4c>
 8006356:	2330      	movs	r3, #48	; 0x30
 8006358:	3130      	adds	r1, #48	; 0x30
 800635a:	7083      	strb	r3, [r0, #2]
 800635c:	70c1      	strb	r1, [r0, #3]
 800635e:	1d03      	adds	r3, r0, #4
 8006360:	e7f1      	b.n	8006346 <__exponent+0x60>
	...

08006364 <_printf_float>:
 8006364:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006368:	b091      	sub	sp, #68	; 0x44
 800636a:	460c      	mov	r4, r1
 800636c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8006370:	4616      	mov	r6, r2
 8006372:	461f      	mov	r7, r3
 8006374:	4605      	mov	r5, r0
 8006376:	f001 fa69 	bl	800784c <_localeconv_r>
 800637a:	6803      	ldr	r3, [r0, #0]
 800637c:	4618      	mov	r0, r3
 800637e:	9309      	str	r3, [sp, #36]	; 0x24
 8006380:	f7f9 ff56 	bl	8000230 <strlen>
 8006384:	2300      	movs	r3, #0
 8006386:	930e      	str	r3, [sp, #56]	; 0x38
 8006388:	f8d8 3000 	ldr.w	r3, [r8]
 800638c:	900a      	str	r0, [sp, #40]	; 0x28
 800638e:	3307      	adds	r3, #7
 8006390:	f023 0307 	bic.w	r3, r3, #7
 8006394:	f103 0208 	add.w	r2, r3, #8
 8006398:	f894 9018 	ldrb.w	r9, [r4, #24]
 800639c:	f8d4 b000 	ldr.w	fp, [r4]
 80063a0:	f8c8 2000 	str.w	r2, [r8]
 80063a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063a8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80063ac:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80063b0:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80063b4:	930b      	str	r3, [sp, #44]	; 0x2c
 80063b6:	f04f 32ff 	mov.w	r2, #4294967295
 80063ba:	4640      	mov	r0, r8
 80063bc:	4b9c      	ldr	r3, [pc, #624]	; (8006630 <_printf_float+0x2cc>)
 80063be:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80063c0:	f7fa fb94 	bl	8000aec <__aeabi_dcmpun>
 80063c4:	bb70      	cbnz	r0, 8006424 <_printf_float+0xc0>
 80063c6:	f04f 32ff 	mov.w	r2, #4294967295
 80063ca:	4640      	mov	r0, r8
 80063cc:	4b98      	ldr	r3, [pc, #608]	; (8006630 <_printf_float+0x2cc>)
 80063ce:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80063d0:	f7fa fb6e 	bl	8000ab0 <__aeabi_dcmple>
 80063d4:	bb30      	cbnz	r0, 8006424 <_printf_float+0xc0>
 80063d6:	2200      	movs	r2, #0
 80063d8:	2300      	movs	r3, #0
 80063da:	4640      	mov	r0, r8
 80063dc:	4651      	mov	r1, sl
 80063de:	f7fa fb5d 	bl	8000a9c <__aeabi_dcmplt>
 80063e2:	b110      	cbz	r0, 80063ea <_printf_float+0x86>
 80063e4:	232d      	movs	r3, #45	; 0x2d
 80063e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063ea:	4b92      	ldr	r3, [pc, #584]	; (8006634 <_printf_float+0x2d0>)
 80063ec:	4892      	ldr	r0, [pc, #584]	; (8006638 <_printf_float+0x2d4>)
 80063ee:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80063f2:	bf94      	ite	ls
 80063f4:	4698      	movls	r8, r3
 80063f6:	4680      	movhi	r8, r0
 80063f8:	2303      	movs	r3, #3
 80063fa:	f04f 0a00 	mov.w	sl, #0
 80063fe:	6123      	str	r3, [r4, #16]
 8006400:	f02b 0304 	bic.w	r3, fp, #4
 8006404:	6023      	str	r3, [r4, #0]
 8006406:	4633      	mov	r3, r6
 8006408:	4621      	mov	r1, r4
 800640a:	4628      	mov	r0, r5
 800640c:	9700      	str	r7, [sp, #0]
 800640e:	aa0f      	add	r2, sp, #60	; 0x3c
 8006410:	f000 f9d4 	bl	80067bc <_printf_common>
 8006414:	3001      	adds	r0, #1
 8006416:	f040 8090 	bne.w	800653a <_printf_float+0x1d6>
 800641a:	f04f 30ff 	mov.w	r0, #4294967295
 800641e:	b011      	add	sp, #68	; 0x44
 8006420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006424:	4642      	mov	r2, r8
 8006426:	4653      	mov	r3, sl
 8006428:	4640      	mov	r0, r8
 800642a:	4651      	mov	r1, sl
 800642c:	f7fa fb5e 	bl	8000aec <__aeabi_dcmpun>
 8006430:	b148      	cbz	r0, 8006446 <_printf_float+0xe2>
 8006432:	f1ba 0f00 	cmp.w	sl, #0
 8006436:	bfb8      	it	lt
 8006438:	232d      	movlt	r3, #45	; 0x2d
 800643a:	4880      	ldr	r0, [pc, #512]	; (800663c <_printf_float+0x2d8>)
 800643c:	bfb8      	it	lt
 800643e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006442:	4b7f      	ldr	r3, [pc, #508]	; (8006640 <_printf_float+0x2dc>)
 8006444:	e7d3      	b.n	80063ee <_printf_float+0x8a>
 8006446:	6863      	ldr	r3, [r4, #4]
 8006448:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800644c:	1c5a      	adds	r2, r3, #1
 800644e:	d142      	bne.n	80064d6 <_printf_float+0x172>
 8006450:	2306      	movs	r3, #6
 8006452:	6063      	str	r3, [r4, #4]
 8006454:	2200      	movs	r2, #0
 8006456:	9206      	str	r2, [sp, #24]
 8006458:	aa0e      	add	r2, sp, #56	; 0x38
 800645a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800645e:	aa0d      	add	r2, sp, #52	; 0x34
 8006460:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8006464:	9203      	str	r2, [sp, #12]
 8006466:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800646a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800646e:	6023      	str	r3, [r4, #0]
 8006470:	6863      	ldr	r3, [r4, #4]
 8006472:	4642      	mov	r2, r8
 8006474:	9300      	str	r3, [sp, #0]
 8006476:	4628      	mov	r0, r5
 8006478:	4653      	mov	r3, sl
 800647a:	910b      	str	r1, [sp, #44]	; 0x2c
 800647c:	f7ff fed4 	bl	8006228 <__cvt>
 8006480:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006482:	4680      	mov	r8, r0
 8006484:	2947      	cmp	r1, #71	; 0x47
 8006486:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006488:	d108      	bne.n	800649c <_printf_float+0x138>
 800648a:	1cc8      	adds	r0, r1, #3
 800648c:	db02      	blt.n	8006494 <_printf_float+0x130>
 800648e:	6863      	ldr	r3, [r4, #4]
 8006490:	4299      	cmp	r1, r3
 8006492:	dd40      	ble.n	8006516 <_printf_float+0x1b2>
 8006494:	f1a9 0902 	sub.w	r9, r9, #2
 8006498:	fa5f f989 	uxtb.w	r9, r9
 800649c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80064a0:	d81f      	bhi.n	80064e2 <_printf_float+0x17e>
 80064a2:	464a      	mov	r2, r9
 80064a4:	3901      	subs	r1, #1
 80064a6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80064aa:	910d      	str	r1, [sp, #52]	; 0x34
 80064ac:	f7ff ff1b 	bl	80062e6 <__exponent>
 80064b0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80064b2:	4682      	mov	sl, r0
 80064b4:	1813      	adds	r3, r2, r0
 80064b6:	2a01      	cmp	r2, #1
 80064b8:	6123      	str	r3, [r4, #16]
 80064ba:	dc02      	bgt.n	80064c2 <_printf_float+0x15e>
 80064bc:	6822      	ldr	r2, [r4, #0]
 80064be:	07d2      	lsls	r2, r2, #31
 80064c0:	d501      	bpl.n	80064c6 <_printf_float+0x162>
 80064c2:	3301      	adds	r3, #1
 80064c4:	6123      	str	r3, [r4, #16]
 80064c6:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d09b      	beq.n	8006406 <_printf_float+0xa2>
 80064ce:	232d      	movs	r3, #45	; 0x2d
 80064d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064d4:	e797      	b.n	8006406 <_printf_float+0xa2>
 80064d6:	2947      	cmp	r1, #71	; 0x47
 80064d8:	d1bc      	bne.n	8006454 <_printf_float+0xf0>
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d1ba      	bne.n	8006454 <_printf_float+0xf0>
 80064de:	2301      	movs	r3, #1
 80064e0:	e7b7      	b.n	8006452 <_printf_float+0xee>
 80064e2:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80064e6:	d118      	bne.n	800651a <_printf_float+0x1b6>
 80064e8:	2900      	cmp	r1, #0
 80064ea:	6863      	ldr	r3, [r4, #4]
 80064ec:	dd0b      	ble.n	8006506 <_printf_float+0x1a2>
 80064ee:	6121      	str	r1, [r4, #16]
 80064f0:	b913      	cbnz	r3, 80064f8 <_printf_float+0x194>
 80064f2:	6822      	ldr	r2, [r4, #0]
 80064f4:	07d0      	lsls	r0, r2, #31
 80064f6:	d502      	bpl.n	80064fe <_printf_float+0x19a>
 80064f8:	3301      	adds	r3, #1
 80064fa:	440b      	add	r3, r1
 80064fc:	6123      	str	r3, [r4, #16]
 80064fe:	f04f 0a00 	mov.w	sl, #0
 8006502:	65a1      	str	r1, [r4, #88]	; 0x58
 8006504:	e7df      	b.n	80064c6 <_printf_float+0x162>
 8006506:	b913      	cbnz	r3, 800650e <_printf_float+0x1aa>
 8006508:	6822      	ldr	r2, [r4, #0]
 800650a:	07d2      	lsls	r2, r2, #31
 800650c:	d501      	bpl.n	8006512 <_printf_float+0x1ae>
 800650e:	3302      	adds	r3, #2
 8006510:	e7f4      	b.n	80064fc <_printf_float+0x198>
 8006512:	2301      	movs	r3, #1
 8006514:	e7f2      	b.n	80064fc <_printf_float+0x198>
 8006516:	f04f 0967 	mov.w	r9, #103	; 0x67
 800651a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800651c:	4299      	cmp	r1, r3
 800651e:	db05      	blt.n	800652c <_printf_float+0x1c8>
 8006520:	6823      	ldr	r3, [r4, #0]
 8006522:	6121      	str	r1, [r4, #16]
 8006524:	07d8      	lsls	r0, r3, #31
 8006526:	d5ea      	bpl.n	80064fe <_printf_float+0x19a>
 8006528:	1c4b      	adds	r3, r1, #1
 800652a:	e7e7      	b.n	80064fc <_printf_float+0x198>
 800652c:	2900      	cmp	r1, #0
 800652e:	bfcc      	ite	gt
 8006530:	2201      	movgt	r2, #1
 8006532:	f1c1 0202 	rsble	r2, r1, #2
 8006536:	4413      	add	r3, r2
 8006538:	e7e0      	b.n	80064fc <_printf_float+0x198>
 800653a:	6823      	ldr	r3, [r4, #0]
 800653c:	055a      	lsls	r2, r3, #21
 800653e:	d407      	bmi.n	8006550 <_printf_float+0x1ec>
 8006540:	6923      	ldr	r3, [r4, #16]
 8006542:	4642      	mov	r2, r8
 8006544:	4631      	mov	r1, r6
 8006546:	4628      	mov	r0, r5
 8006548:	47b8      	blx	r7
 800654a:	3001      	adds	r0, #1
 800654c:	d12b      	bne.n	80065a6 <_printf_float+0x242>
 800654e:	e764      	b.n	800641a <_printf_float+0xb6>
 8006550:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006554:	f240 80dd 	bls.w	8006712 <_printf_float+0x3ae>
 8006558:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800655c:	2200      	movs	r2, #0
 800655e:	2300      	movs	r3, #0
 8006560:	f7fa fa92 	bl	8000a88 <__aeabi_dcmpeq>
 8006564:	2800      	cmp	r0, #0
 8006566:	d033      	beq.n	80065d0 <_printf_float+0x26c>
 8006568:	2301      	movs	r3, #1
 800656a:	4631      	mov	r1, r6
 800656c:	4628      	mov	r0, r5
 800656e:	4a35      	ldr	r2, [pc, #212]	; (8006644 <_printf_float+0x2e0>)
 8006570:	47b8      	blx	r7
 8006572:	3001      	adds	r0, #1
 8006574:	f43f af51 	beq.w	800641a <_printf_float+0xb6>
 8006578:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800657c:	429a      	cmp	r2, r3
 800657e:	db02      	blt.n	8006586 <_printf_float+0x222>
 8006580:	6823      	ldr	r3, [r4, #0]
 8006582:	07d8      	lsls	r0, r3, #31
 8006584:	d50f      	bpl.n	80065a6 <_printf_float+0x242>
 8006586:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800658a:	4631      	mov	r1, r6
 800658c:	4628      	mov	r0, r5
 800658e:	47b8      	blx	r7
 8006590:	3001      	adds	r0, #1
 8006592:	f43f af42 	beq.w	800641a <_printf_float+0xb6>
 8006596:	f04f 0800 	mov.w	r8, #0
 800659a:	f104 091a 	add.w	r9, r4, #26
 800659e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80065a0:	3b01      	subs	r3, #1
 80065a2:	4543      	cmp	r3, r8
 80065a4:	dc09      	bgt.n	80065ba <_printf_float+0x256>
 80065a6:	6823      	ldr	r3, [r4, #0]
 80065a8:	079b      	lsls	r3, r3, #30
 80065aa:	f100 8102 	bmi.w	80067b2 <_printf_float+0x44e>
 80065ae:	68e0      	ldr	r0, [r4, #12]
 80065b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80065b2:	4298      	cmp	r0, r3
 80065b4:	bfb8      	it	lt
 80065b6:	4618      	movlt	r0, r3
 80065b8:	e731      	b.n	800641e <_printf_float+0xba>
 80065ba:	2301      	movs	r3, #1
 80065bc:	464a      	mov	r2, r9
 80065be:	4631      	mov	r1, r6
 80065c0:	4628      	mov	r0, r5
 80065c2:	47b8      	blx	r7
 80065c4:	3001      	adds	r0, #1
 80065c6:	f43f af28 	beq.w	800641a <_printf_float+0xb6>
 80065ca:	f108 0801 	add.w	r8, r8, #1
 80065ce:	e7e6      	b.n	800659e <_printf_float+0x23a>
 80065d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	dc38      	bgt.n	8006648 <_printf_float+0x2e4>
 80065d6:	2301      	movs	r3, #1
 80065d8:	4631      	mov	r1, r6
 80065da:	4628      	mov	r0, r5
 80065dc:	4a19      	ldr	r2, [pc, #100]	; (8006644 <_printf_float+0x2e0>)
 80065de:	47b8      	blx	r7
 80065e0:	3001      	adds	r0, #1
 80065e2:	f43f af1a 	beq.w	800641a <_printf_float+0xb6>
 80065e6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80065ea:	4313      	orrs	r3, r2
 80065ec:	d102      	bne.n	80065f4 <_printf_float+0x290>
 80065ee:	6823      	ldr	r3, [r4, #0]
 80065f0:	07d9      	lsls	r1, r3, #31
 80065f2:	d5d8      	bpl.n	80065a6 <_printf_float+0x242>
 80065f4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80065f8:	4631      	mov	r1, r6
 80065fa:	4628      	mov	r0, r5
 80065fc:	47b8      	blx	r7
 80065fe:	3001      	adds	r0, #1
 8006600:	f43f af0b 	beq.w	800641a <_printf_float+0xb6>
 8006604:	f04f 0900 	mov.w	r9, #0
 8006608:	f104 0a1a 	add.w	sl, r4, #26
 800660c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800660e:	425b      	negs	r3, r3
 8006610:	454b      	cmp	r3, r9
 8006612:	dc01      	bgt.n	8006618 <_printf_float+0x2b4>
 8006614:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006616:	e794      	b.n	8006542 <_printf_float+0x1de>
 8006618:	2301      	movs	r3, #1
 800661a:	4652      	mov	r2, sl
 800661c:	4631      	mov	r1, r6
 800661e:	4628      	mov	r0, r5
 8006620:	47b8      	blx	r7
 8006622:	3001      	adds	r0, #1
 8006624:	f43f aef9 	beq.w	800641a <_printf_float+0xb6>
 8006628:	f109 0901 	add.w	r9, r9, #1
 800662c:	e7ee      	b.n	800660c <_printf_float+0x2a8>
 800662e:	bf00      	nop
 8006630:	7fefffff 	.word	0x7fefffff
 8006634:	080094f4 	.word	0x080094f4
 8006638:	080094f8 	.word	0x080094f8
 800663c:	08009500 	.word	0x08009500
 8006640:	080094fc 	.word	0x080094fc
 8006644:	08009504 	.word	0x08009504
 8006648:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800664a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800664c:	429a      	cmp	r2, r3
 800664e:	bfa8      	it	ge
 8006650:	461a      	movge	r2, r3
 8006652:	2a00      	cmp	r2, #0
 8006654:	4691      	mov	r9, r2
 8006656:	dc37      	bgt.n	80066c8 <_printf_float+0x364>
 8006658:	f04f 0b00 	mov.w	fp, #0
 800665c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006660:	f104 021a 	add.w	r2, r4, #26
 8006664:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006668:	ebaa 0309 	sub.w	r3, sl, r9
 800666c:	455b      	cmp	r3, fp
 800666e:	dc33      	bgt.n	80066d8 <_printf_float+0x374>
 8006670:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006674:	429a      	cmp	r2, r3
 8006676:	db3b      	blt.n	80066f0 <_printf_float+0x38c>
 8006678:	6823      	ldr	r3, [r4, #0]
 800667a:	07da      	lsls	r2, r3, #31
 800667c:	d438      	bmi.n	80066f0 <_printf_float+0x38c>
 800667e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006680:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006682:	eba3 020a 	sub.w	r2, r3, sl
 8006686:	eba3 0901 	sub.w	r9, r3, r1
 800668a:	4591      	cmp	r9, r2
 800668c:	bfa8      	it	ge
 800668e:	4691      	movge	r9, r2
 8006690:	f1b9 0f00 	cmp.w	r9, #0
 8006694:	dc34      	bgt.n	8006700 <_printf_float+0x39c>
 8006696:	f04f 0800 	mov.w	r8, #0
 800669a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800669e:	f104 0a1a 	add.w	sl, r4, #26
 80066a2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80066a6:	1a9b      	subs	r3, r3, r2
 80066a8:	eba3 0309 	sub.w	r3, r3, r9
 80066ac:	4543      	cmp	r3, r8
 80066ae:	f77f af7a 	ble.w	80065a6 <_printf_float+0x242>
 80066b2:	2301      	movs	r3, #1
 80066b4:	4652      	mov	r2, sl
 80066b6:	4631      	mov	r1, r6
 80066b8:	4628      	mov	r0, r5
 80066ba:	47b8      	blx	r7
 80066bc:	3001      	adds	r0, #1
 80066be:	f43f aeac 	beq.w	800641a <_printf_float+0xb6>
 80066c2:	f108 0801 	add.w	r8, r8, #1
 80066c6:	e7ec      	b.n	80066a2 <_printf_float+0x33e>
 80066c8:	4613      	mov	r3, r2
 80066ca:	4631      	mov	r1, r6
 80066cc:	4642      	mov	r2, r8
 80066ce:	4628      	mov	r0, r5
 80066d0:	47b8      	blx	r7
 80066d2:	3001      	adds	r0, #1
 80066d4:	d1c0      	bne.n	8006658 <_printf_float+0x2f4>
 80066d6:	e6a0      	b.n	800641a <_printf_float+0xb6>
 80066d8:	2301      	movs	r3, #1
 80066da:	4631      	mov	r1, r6
 80066dc:	4628      	mov	r0, r5
 80066de:	920b      	str	r2, [sp, #44]	; 0x2c
 80066e0:	47b8      	blx	r7
 80066e2:	3001      	adds	r0, #1
 80066e4:	f43f ae99 	beq.w	800641a <_printf_float+0xb6>
 80066e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80066ea:	f10b 0b01 	add.w	fp, fp, #1
 80066ee:	e7b9      	b.n	8006664 <_printf_float+0x300>
 80066f0:	4631      	mov	r1, r6
 80066f2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80066f6:	4628      	mov	r0, r5
 80066f8:	47b8      	blx	r7
 80066fa:	3001      	adds	r0, #1
 80066fc:	d1bf      	bne.n	800667e <_printf_float+0x31a>
 80066fe:	e68c      	b.n	800641a <_printf_float+0xb6>
 8006700:	464b      	mov	r3, r9
 8006702:	4631      	mov	r1, r6
 8006704:	4628      	mov	r0, r5
 8006706:	eb08 020a 	add.w	r2, r8, sl
 800670a:	47b8      	blx	r7
 800670c:	3001      	adds	r0, #1
 800670e:	d1c2      	bne.n	8006696 <_printf_float+0x332>
 8006710:	e683      	b.n	800641a <_printf_float+0xb6>
 8006712:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006714:	2a01      	cmp	r2, #1
 8006716:	dc01      	bgt.n	800671c <_printf_float+0x3b8>
 8006718:	07db      	lsls	r3, r3, #31
 800671a:	d537      	bpl.n	800678c <_printf_float+0x428>
 800671c:	2301      	movs	r3, #1
 800671e:	4642      	mov	r2, r8
 8006720:	4631      	mov	r1, r6
 8006722:	4628      	mov	r0, r5
 8006724:	47b8      	blx	r7
 8006726:	3001      	adds	r0, #1
 8006728:	f43f ae77 	beq.w	800641a <_printf_float+0xb6>
 800672c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006730:	4631      	mov	r1, r6
 8006732:	4628      	mov	r0, r5
 8006734:	47b8      	blx	r7
 8006736:	3001      	adds	r0, #1
 8006738:	f43f ae6f 	beq.w	800641a <_printf_float+0xb6>
 800673c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006740:	2200      	movs	r2, #0
 8006742:	2300      	movs	r3, #0
 8006744:	f7fa f9a0 	bl	8000a88 <__aeabi_dcmpeq>
 8006748:	b9d8      	cbnz	r0, 8006782 <_printf_float+0x41e>
 800674a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800674c:	f108 0201 	add.w	r2, r8, #1
 8006750:	3b01      	subs	r3, #1
 8006752:	4631      	mov	r1, r6
 8006754:	4628      	mov	r0, r5
 8006756:	47b8      	blx	r7
 8006758:	3001      	adds	r0, #1
 800675a:	d10e      	bne.n	800677a <_printf_float+0x416>
 800675c:	e65d      	b.n	800641a <_printf_float+0xb6>
 800675e:	2301      	movs	r3, #1
 8006760:	464a      	mov	r2, r9
 8006762:	4631      	mov	r1, r6
 8006764:	4628      	mov	r0, r5
 8006766:	47b8      	blx	r7
 8006768:	3001      	adds	r0, #1
 800676a:	f43f ae56 	beq.w	800641a <_printf_float+0xb6>
 800676e:	f108 0801 	add.w	r8, r8, #1
 8006772:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006774:	3b01      	subs	r3, #1
 8006776:	4543      	cmp	r3, r8
 8006778:	dcf1      	bgt.n	800675e <_printf_float+0x3fa>
 800677a:	4653      	mov	r3, sl
 800677c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006780:	e6e0      	b.n	8006544 <_printf_float+0x1e0>
 8006782:	f04f 0800 	mov.w	r8, #0
 8006786:	f104 091a 	add.w	r9, r4, #26
 800678a:	e7f2      	b.n	8006772 <_printf_float+0x40e>
 800678c:	2301      	movs	r3, #1
 800678e:	4642      	mov	r2, r8
 8006790:	e7df      	b.n	8006752 <_printf_float+0x3ee>
 8006792:	2301      	movs	r3, #1
 8006794:	464a      	mov	r2, r9
 8006796:	4631      	mov	r1, r6
 8006798:	4628      	mov	r0, r5
 800679a:	47b8      	blx	r7
 800679c:	3001      	adds	r0, #1
 800679e:	f43f ae3c 	beq.w	800641a <_printf_float+0xb6>
 80067a2:	f108 0801 	add.w	r8, r8, #1
 80067a6:	68e3      	ldr	r3, [r4, #12]
 80067a8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80067aa:	1a5b      	subs	r3, r3, r1
 80067ac:	4543      	cmp	r3, r8
 80067ae:	dcf0      	bgt.n	8006792 <_printf_float+0x42e>
 80067b0:	e6fd      	b.n	80065ae <_printf_float+0x24a>
 80067b2:	f04f 0800 	mov.w	r8, #0
 80067b6:	f104 0919 	add.w	r9, r4, #25
 80067ba:	e7f4      	b.n	80067a6 <_printf_float+0x442>

080067bc <_printf_common>:
 80067bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067c0:	4616      	mov	r6, r2
 80067c2:	4699      	mov	r9, r3
 80067c4:	688a      	ldr	r2, [r1, #8]
 80067c6:	690b      	ldr	r3, [r1, #16]
 80067c8:	4607      	mov	r7, r0
 80067ca:	4293      	cmp	r3, r2
 80067cc:	bfb8      	it	lt
 80067ce:	4613      	movlt	r3, r2
 80067d0:	6033      	str	r3, [r6, #0]
 80067d2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80067d6:	460c      	mov	r4, r1
 80067d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80067dc:	b10a      	cbz	r2, 80067e2 <_printf_common+0x26>
 80067de:	3301      	adds	r3, #1
 80067e0:	6033      	str	r3, [r6, #0]
 80067e2:	6823      	ldr	r3, [r4, #0]
 80067e4:	0699      	lsls	r1, r3, #26
 80067e6:	bf42      	ittt	mi
 80067e8:	6833      	ldrmi	r3, [r6, #0]
 80067ea:	3302      	addmi	r3, #2
 80067ec:	6033      	strmi	r3, [r6, #0]
 80067ee:	6825      	ldr	r5, [r4, #0]
 80067f0:	f015 0506 	ands.w	r5, r5, #6
 80067f4:	d106      	bne.n	8006804 <_printf_common+0x48>
 80067f6:	f104 0a19 	add.w	sl, r4, #25
 80067fa:	68e3      	ldr	r3, [r4, #12]
 80067fc:	6832      	ldr	r2, [r6, #0]
 80067fe:	1a9b      	subs	r3, r3, r2
 8006800:	42ab      	cmp	r3, r5
 8006802:	dc28      	bgt.n	8006856 <_printf_common+0x9a>
 8006804:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006808:	1e13      	subs	r3, r2, #0
 800680a:	6822      	ldr	r2, [r4, #0]
 800680c:	bf18      	it	ne
 800680e:	2301      	movne	r3, #1
 8006810:	0692      	lsls	r2, r2, #26
 8006812:	d42d      	bmi.n	8006870 <_printf_common+0xb4>
 8006814:	4649      	mov	r1, r9
 8006816:	4638      	mov	r0, r7
 8006818:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800681c:	47c0      	blx	r8
 800681e:	3001      	adds	r0, #1
 8006820:	d020      	beq.n	8006864 <_printf_common+0xa8>
 8006822:	6823      	ldr	r3, [r4, #0]
 8006824:	68e5      	ldr	r5, [r4, #12]
 8006826:	f003 0306 	and.w	r3, r3, #6
 800682a:	2b04      	cmp	r3, #4
 800682c:	bf18      	it	ne
 800682e:	2500      	movne	r5, #0
 8006830:	6832      	ldr	r2, [r6, #0]
 8006832:	f04f 0600 	mov.w	r6, #0
 8006836:	68a3      	ldr	r3, [r4, #8]
 8006838:	bf08      	it	eq
 800683a:	1aad      	subeq	r5, r5, r2
 800683c:	6922      	ldr	r2, [r4, #16]
 800683e:	bf08      	it	eq
 8006840:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006844:	4293      	cmp	r3, r2
 8006846:	bfc4      	itt	gt
 8006848:	1a9b      	subgt	r3, r3, r2
 800684a:	18ed      	addgt	r5, r5, r3
 800684c:	341a      	adds	r4, #26
 800684e:	42b5      	cmp	r5, r6
 8006850:	d11a      	bne.n	8006888 <_printf_common+0xcc>
 8006852:	2000      	movs	r0, #0
 8006854:	e008      	b.n	8006868 <_printf_common+0xac>
 8006856:	2301      	movs	r3, #1
 8006858:	4652      	mov	r2, sl
 800685a:	4649      	mov	r1, r9
 800685c:	4638      	mov	r0, r7
 800685e:	47c0      	blx	r8
 8006860:	3001      	adds	r0, #1
 8006862:	d103      	bne.n	800686c <_printf_common+0xb0>
 8006864:	f04f 30ff 	mov.w	r0, #4294967295
 8006868:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800686c:	3501      	adds	r5, #1
 800686e:	e7c4      	b.n	80067fa <_printf_common+0x3e>
 8006870:	2030      	movs	r0, #48	; 0x30
 8006872:	18e1      	adds	r1, r4, r3
 8006874:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006878:	1c5a      	adds	r2, r3, #1
 800687a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800687e:	4422      	add	r2, r4
 8006880:	3302      	adds	r3, #2
 8006882:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006886:	e7c5      	b.n	8006814 <_printf_common+0x58>
 8006888:	2301      	movs	r3, #1
 800688a:	4622      	mov	r2, r4
 800688c:	4649      	mov	r1, r9
 800688e:	4638      	mov	r0, r7
 8006890:	47c0      	blx	r8
 8006892:	3001      	adds	r0, #1
 8006894:	d0e6      	beq.n	8006864 <_printf_common+0xa8>
 8006896:	3601      	adds	r6, #1
 8006898:	e7d9      	b.n	800684e <_printf_common+0x92>
	...

0800689c <_printf_i>:
 800689c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80068a0:	7e0f      	ldrb	r7, [r1, #24]
 80068a2:	4691      	mov	r9, r2
 80068a4:	2f78      	cmp	r7, #120	; 0x78
 80068a6:	4680      	mov	r8, r0
 80068a8:	460c      	mov	r4, r1
 80068aa:	469a      	mov	sl, r3
 80068ac:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80068ae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80068b2:	d807      	bhi.n	80068c4 <_printf_i+0x28>
 80068b4:	2f62      	cmp	r7, #98	; 0x62
 80068b6:	d80a      	bhi.n	80068ce <_printf_i+0x32>
 80068b8:	2f00      	cmp	r7, #0
 80068ba:	f000 80d9 	beq.w	8006a70 <_printf_i+0x1d4>
 80068be:	2f58      	cmp	r7, #88	; 0x58
 80068c0:	f000 80a4 	beq.w	8006a0c <_printf_i+0x170>
 80068c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80068c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80068cc:	e03a      	b.n	8006944 <_printf_i+0xa8>
 80068ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80068d2:	2b15      	cmp	r3, #21
 80068d4:	d8f6      	bhi.n	80068c4 <_printf_i+0x28>
 80068d6:	a101      	add	r1, pc, #4	; (adr r1, 80068dc <_printf_i+0x40>)
 80068d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80068dc:	08006935 	.word	0x08006935
 80068e0:	08006949 	.word	0x08006949
 80068e4:	080068c5 	.word	0x080068c5
 80068e8:	080068c5 	.word	0x080068c5
 80068ec:	080068c5 	.word	0x080068c5
 80068f0:	080068c5 	.word	0x080068c5
 80068f4:	08006949 	.word	0x08006949
 80068f8:	080068c5 	.word	0x080068c5
 80068fc:	080068c5 	.word	0x080068c5
 8006900:	080068c5 	.word	0x080068c5
 8006904:	080068c5 	.word	0x080068c5
 8006908:	08006a57 	.word	0x08006a57
 800690c:	08006979 	.word	0x08006979
 8006910:	08006a39 	.word	0x08006a39
 8006914:	080068c5 	.word	0x080068c5
 8006918:	080068c5 	.word	0x080068c5
 800691c:	08006a79 	.word	0x08006a79
 8006920:	080068c5 	.word	0x080068c5
 8006924:	08006979 	.word	0x08006979
 8006928:	080068c5 	.word	0x080068c5
 800692c:	080068c5 	.word	0x080068c5
 8006930:	08006a41 	.word	0x08006a41
 8006934:	682b      	ldr	r3, [r5, #0]
 8006936:	1d1a      	adds	r2, r3, #4
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	602a      	str	r2, [r5, #0]
 800693c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006940:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006944:	2301      	movs	r3, #1
 8006946:	e0a4      	b.n	8006a92 <_printf_i+0x1f6>
 8006948:	6820      	ldr	r0, [r4, #0]
 800694a:	6829      	ldr	r1, [r5, #0]
 800694c:	0606      	lsls	r6, r0, #24
 800694e:	f101 0304 	add.w	r3, r1, #4
 8006952:	d50a      	bpl.n	800696a <_printf_i+0xce>
 8006954:	680e      	ldr	r6, [r1, #0]
 8006956:	602b      	str	r3, [r5, #0]
 8006958:	2e00      	cmp	r6, #0
 800695a:	da03      	bge.n	8006964 <_printf_i+0xc8>
 800695c:	232d      	movs	r3, #45	; 0x2d
 800695e:	4276      	negs	r6, r6
 8006960:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006964:	230a      	movs	r3, #10
 8006966:	485e      	ldr	r0, [pc, #376]	; (8006ae0 <_printf_i+0x244>)
 8006968:	e019      	b.n	800699e <_printf_i+0x102>
 800696a:	680e      	ldr	r6, [r1, #0]
 800696c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006970:	602b      	str	r3, [r5, #0]
 8006972:	bf18      	it	ne
 8006974:	b236      	sxthne	r6, r6
 8006976:	e7ef      	b.n	8006958 <_printf_i+0xbc>
 8006978:	682b      	ldr	r3, [r5, #0]
 800697a:	6820      	ldr	r0, [r4, #0]
 800697c:	1d19      	adds	r1, r3, #4
 800697e:	6029      	str	r1, [r5, #0]
 8006980:	0601      	lsls	r1, r0, #24
 8006982:	d501      	bpl.n	8006988 <_printf_i+0xec>
 8006984:	681e      	ldr	r6, [r3, #0]
 8006986:	e002      	b.n	800698e <_printf_i+0xf2>
 8006988:	0646      	lsls	r6, r0, #25
 800698a:	d5fb      	bpl.n	8006984 <_printf_i+0xe8>
 800698c:	881e      	ldrh	r6, [r3, #0]
 800698e:	2f6f      	cmp	r7, #111	; 0x6f
 8006990:	bf0c      	ite	eq
 8006992:	2308      	moveq	r3, #8
 8006994:	230a      	movne	r3, #10
 8006996:	4852      	ldr	r0, [pc, #328]	; (8006ae0 <_printf_i+0x244>)
 8006998:	2100      	movs	r1, #0
 800699a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800699e:	6865      	ldr	r5, [r4, #4]
 80069a0:	2d00      	cmp	r5, #0
 80069a2:	bfa8      	it	ge
 80069a4:	6821      	ldrge	r1, [r4, #0]
 80069a6:	60a5      	str	r5, [r4, #8]
 80069a8:	bfa4      	itt	ge
 80069aa:	f021 0104 	bicge.w	r1, r1, #4
 80069ae:	6021      	strge	r1, [r4, #0]
 80069b0:	b90e      	cbnz	r6, 80069b6 <_printf_i+0x11a>
 80069b2:	2d00      	cmp	r5, #0
 80069b4:	d04d      	beq.n	8006a52 <_printf_i+0x1b6>
 80069b6:	4615      	mov	r5, r2
 80069b8:	fbb6 f1f3 	udiv	r1, r6, r3
 80069bc:	fb03 6711 	mls	r7, r3, r1, r6
 80069c0:	5dc7      	ldrb	r7, [r0, r7]
 80069c2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80069c6:	4637      	mov	r7, r6
 80069c8:	42bb      	cmp	r3, r7
 80069ca:	460e      	mov	r6, r1
 80069cc:	d9f4      	bls.n	80069b8 <_printf_i+0x11c>
 80069ce:	2b08      	cmp	r3, #8
 80069d0:	d10b      	bne.n	80069ea <_printf_i+0x14e>
 80069d2:	6823      	ldr	r3, [r4, #0]
 80069d4:	07de      	lsls	r6, r3, #31
 80069d6:	d508      	bpl.n	80069ea <_printf_i+0x14e>
 80069d8:	6923      	ldr	r3, [r4, #16]
 80069da:	6861      	ldr	r1, [r4, #4]
 80069dc:	4299      	cmp	r1, r3
 80069de:	bfde      	ittt	le
 80069e0:	2330      	movle	r3, #48	; 0x30
 80069e2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80069e6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80069ea:	1b52      	subs	r2, r2, r5
 80069ec:	6122      	str	r2, [r4, #16]
 80069ee:	464b      	mov	r3, r9
 80069f0:	4621      	mov	r1, r4
 80069f2:	4640      	mov	r0, r8
 80069f4:	f8cd a000 	str.w	sl, [sp]
 80069f8:	aa03      	add	r2, sp, #12
 80069fa:	f7ff fedf 	bl	80067bc <_printf_common>
 80069fe:	3001      	adds	r0, #1
 8006a00:	d14c      	bne.n	8006a9c <_printf_i+0x200>
 8006a02:	f04f 30ff 	mov.w	r0, #4294967295
 8006a06:	b004      	add	sp, #16
 8006a08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a0c:	4834      	ldr	r0, [pc, #208]	; (8006ae0 <_printf_i+0x244>)
 8006a0e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006a12:	6829      	ldr	r1, [r5, #0]
 8006a14:	6823      	ldr	r3, [r4, #0]
 8006a16:	f851 6b04 	ldr.w	r6, [r1], #4
 8006a1a:	6029      	str	r1, [r5, #0]
 8006a1c:	061d      	lsls	r5, r3, #24
 8006a1e:	d514      	bpl.n	8006a4a <_printf_i+0x1ae>
 8006a20:	07df      	lsls	r7, r3, #31
 8006a22:	bf44      	itt	mi
 8006a24:	f043 0320 	orrmi.w	r3, r3, #32
 8006a28:	6023      	strmi	r3, [r4, #0]
 8006a2a:	b91e      	cbnz	r6, 8006a34 <_printf_i+0x198>
 8006a2c:	6823      	ldr	r3, [r4, #0]
 8006a2e:	f023 0320 	bic.w	r3, r3, #32
 8006a32:	6023      	str	r3, [r4, #0]
 8006a34:	2310      	movs	r3, #16
 8006a36:	e7af      	b.n	8006998 <_printf_i+0xfc>
 8006a38:	6823      	ldr	r3, [r4, #0]
 8006a3a:	f043 0320 	orr.w	r3, r3, #32
 8006a3e:	6023      	str	r3, [r4, #0]
 8006a40:	2378      	movs	r3, #120	; 0x78
 8006a42:	4828      	ldr	r0, [pc, #160]	; (8006ae4 <_printf_i+0x248>)
 8006a44:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006a48:	e7e3      	b.n	8006a12 <_printf_i+0x176>
 8006a4a:	0659      	lsls	r1, r3, #25
 8006a4c:	bf48      	it	mi
 8006a4e:	b2b6      	uxthmi	r6, r6
 8006a50:	e7e6      	b.n	8006a20 <_printf_i+0x184>
 8006a52:	4615      	mov	r5, r2
 8006a54:	e7bb      	b.n	80069ce <_printf_i+0x132>
 8006a56:	682b      	ldr	r3, [r5, #0]
 8006a58:	6826      	ldr	r6, [r4, #0]
 8006a5a:	1d18      	adds	r0, r3, #4
 8006a5c:	6961      	ldr	r1, [r4, #20]
 8006a5e:	6028      	str	r0, [r5, #0]
 8006a60:	0635      	lsls	r5, r6, #24
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	d501      	bpl.n	8006a6a <_printf_i+0x1ce>
 8006a66:	6019      	str	r1, [r3, #0]
 8006a68:	e002      	b.n	8006a70 <_printf_i+0x1d4>
 8006a6a:	0670      	lsls	r0, r6, #25
 8006a6c:	d5fb      	bpl.n	8006a66 <_printf_i+0x1ca>
 8006a6e:	8019      	strh	r1, [r3, #0]
 8006a70:	2300      	movs	r3, #0
 8006a72:	4615      	mov	r5, r2
 8006a74:	6123      	str	r3, [r4, #16]
 8006a76:	e7ba      	b.n	80069ee <_printf_i+0x152>
 8006a78:	682b      	ldr	r3, [r5, #0]
 8006a7a:	2100      	movs	r1, #0
 8006a7c:	1d1a      	adds	r2, r3, #4
 8006a7e:	602a      	str	r2, [r5, #0]
 8006a80:	681d      	ldr	r5, [r3, #0]
 8006a82:	6862      	ldr	r2, [r4, #4]
 8006a84:	4628      	mov	r0, r5
 8006a86:	f000 fee5 	bl	8007854 <memchr>
 8006a8a:	b108      	cbz	r0, 8006a90 <_printf_i+0x1f4>
 8006a8c:	1b40      	subs	r0, r0, r5
 8006a8e:	6060      	str	r0, [r4, #4]
 8006a90:	6863      	ldr	r3, [r4, #4]
 8006a92:	6123      	str	r3, [r4, #16]
 8006a94:	2300      	movs	r3, #0
 8006a96:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a9a:	e7a8      	b.n	80069ee <_printf_i+0x152>
 8006a9c:	462a      	mov	r2, r5
 8006a9e:	4649      	mov	r1, r9
 8006aa0:	4640      	mov	r0, r8
 8006aa2:	6923      	ldr	r3, [r4, #16]
 8006aa4:	47d0      	blx	sl
 8006aa6:	3001      	adds	r0, #1
 8006aa8:	d0ab      	beq.n	8006a02 <_printf_i+0x166>
 8006aaa:	6823      	ldr	r3, [r4, #0]
 8006aac:	079b      	lsls	r3, r3, #30
 8006aae:	d413      	bmi.n	8006ad8 <_printf_i+0x23c>
 8006ab0:	68e0      	ldr	r0, [r4, #12]
 8006ab2:	9b03      	ldr	r3, [sp, #12]
 8006ab4:	4298      	cmp	r0, r3
 8006ab6:	bfb8      	it	lt
 8006ab8:	4618      	movlt	r0, r3
 8006aba:	e7a4      	b.n	8006a06 <_printf_i+0x16a>
 8006abc:	2301      	movs	r3, #1
 8006abe:	4632      	mov	r2, r6
 8006ac0:	4649      	mov	r1, r9
 8006ac2:	4640      	mov	r0, r8
 8006ac4:	47d0      	blx	sl
 8006ac6:	3001      	adds	r0, #1
 8006ac8:	d09b      	beq.n	8006a02 <_printf_i+0x166>
 8006aca:	3501      	adds	r5, #1
 8006acc:	68e3      	ldr	r3, [r4, #12]
 8006ace:	9903      	ldr	r1, [sp, #12]
 8006ad0:	1a5b      	subs	r3, r3, r1
 8006ad2:	42ab      	cmp	r3, r5
 8006ad4:	dcf2      	bgt.n	8006abc <_printf_i+0x220>
 8006ad6:	e7eb      	b.n	8006ab0 <_printf_i+0x214>
 8006ad8:	2500      	movs	r5, #0
 8006ada:	f104 0619 	add.w	r6, r4, #25
 8006ade:	e7f5      	b.n	8006acc <_printf_i+0x230>
 8006ae0:	08009506 	.word	0x08009506
 8006ae4:	08009517 	.word	0x08009517

08006ae8 <_sbrk_r>:
 8006ae8:	b538      	push	{r3, r4, r5, lr}
 8006aea:	2300      	movs	r3, #0
 8006aec:	4d05      	ldr	r5, [pc, #20]	; (8006b04 <_sbrk_r+0x1c>)
 8006aee:	4604      	mov	r4, r0
 8006af0:	4608      	mov	r0, r1
 8006af2:	602b      	str	r3, [r5, #0]
 8006af4:	f7fa ffda 	bl	8001aac <_sbrk>
 8006af8:	1c43      	adds	r3, r0, #1
 8006afa:	d102      	bne.n	8006b02 <_sbrk_r+0x1a>
 8006afc:	682b      	ldr	r3, [r5, #0]
 8006afe:	b103      	cbz	r3, 8006b02 <_sbrk_r+0x1a>
 8006b00:	6023      	str	r3, [r4, #0]
 8006b02:	bd38      	pop	{r3, r4, r5, pc}
 8006b04:	200017d4 	.word	0x200017d4

08006b08 <siprintf>:
 8006b08:	b40e      	push	{r1, r2, r3}
 8006b0a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006b0e:	b500      	push	{lr}
 8006b10:	b09c      	sub	sp, #112	; 0x70
 8006b12:	ab1d      	add	r3, sp, #116	; 0x74
 8006b14:	9002      	str	r0, [sp, #8]
 8006b16:	9006      	str	r0, [sp, #24]
 8006b18:	9107      	str	r1, [sp, #28]
 8006b1a:	9104      	str	r1, [sp, #16]
 8006b1c:	4808      	ldr	r0, [pc, #32]	; (8006b40 <siprintf+0x38>)
 8006b1e:	4909      	ldr	r1, [pc, #36]	; (8006b44 <siprintf+0x3c>)
 8006b20:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b24:	9105      	str	r1, [sp, #20]
 8006b26:	6800      	ldr	r0, [r0, #0]
 8006b28:	a902      	add	r1, sp, #8
 8006b2a:	9301      	str	r3, [sp, #4]
 8006b2c:	f001 fa9e 	bl	800806c <_svfiprintf_r>
 8006b30:	2200      	movs	r2, #0
 8006b32:	9b02      	ldr	r3, [sp, #8]
 8006b34:	701a      	strb	r2, [r3, #0]
 8006b36:	b01c      	add	sp, #112	; 0x70
 8006b38:	f85d eb04 	ldr.w	lr, [sp], #4
 8006b3c:	b003      	add	sp, #12
 8006b3e:	4770      	bx	lr
 8006b40:	20000010 	.word	0x20000010
 8006b44:	ffff0208 	.word	0xffff0208

08006b48 <strcpy>:
 8006b48:	4603      	mov	r3, r0
 8006b4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006b4e:	f803 2b01 	strb.w	r2, [r3], #1
 8006b52:	2a00      	cmp	r2, #0
 8006b54:	d1f9      	bne.n	8006b4a <strcpy+0x2>
 8006b56:	4770      	bx	lr

08006b58 <quorem>:
 8006b58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b5c:	6903      	ldr	r3, [r0, #16]
 8006b5e:	690c      	ldr	r4, [r1, #16]
 8006b60:	4607      	mov	r7, r0
 8006b62:	42a3      	cmp	r3, r4
 8006b64:	f2c0 8082 	blt.w	8006c6c <quorem+0x114>
 8006b68:	3c01      	subs	r4, #1
 8006b6a:	f100 0514 	add.w	r5, r0, #20
 8006b6e:	f101 0814 	add.w	r8, r1, #20
 8006b72:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b76:	9301      	str	r3, [sp, #4]
 8006b78:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006b7c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b80:	3301      	adds	r3, #1
 8006b82:	429a      	cmp	r2, r3
 8006b84:	fbb2 f6f3 	udiv	r6, r2, r3
 8006b88:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006b8c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006b90:	d331      	bcc.n	8006bf6 <quorem+0x9e>
 8006b92:	f04f 0e00 	mov.w	lr, #0
 8006b96:	4640      	mov	r0, r8
 8006b98:	46ac      	mov	ip, r5
 8006b9a:	46f2      	mov	sl, lr
 8006b9c:	f850 2b04 	ldr.w	r2, [r0], #4
 8006ba0:	b293      	uxth	r3, r2
 8006ba2:	fb06 e303 	mla	r3, r6, r3, lr
 8006ba6:	0c12      	lsrs	r2, r2, #16
 8006ba8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006bac:	b29b      	uxth	r3, r3
 8006bae:	fb06 e202 	mla	r2, r6, r2, lr
 8006bb2:	ebaa 0303 	sub.w	r3, sl, r3
 8006bb6:	f8dc a000 	ldr.w	sl, [ip]
 8006bba:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006bbe:	fa1f fa8a 	uxth.w	sl, sl
 8006bc2:	4453      	add	r3, sl
 8006bc4:	f8dc a000 	ldr.w	sl, [ip]
 8006bc8:	b292      	uxth	r2, r2
 8006bca:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006bce:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006bd2:	b29b      	uxth	r3, r3
 8006bd4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006bd8:	4581      	cmp	r9, r0
 8006bda:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006bde:	f84c 3b04 	str.w	r3, [ip], #4
 8006be2:	d2db      	bcs.n	8006b9c <quorem+0x44>
 8006be4:	f855 300b 	ldr.w	r3, [r5, fp]
 8006be8:	b92b      	cbnz	r3, 8006bf6 <quorem+0x9e>
 8006bea:	9b01      	ldr	r3, [sp, #4]
 8006bec:	3b04      	subs	r3, #4
 8006bee:	429d      	cmp	r5, r3
 8006bf0:	461a      	mov	r2, r3
 8006bf2:	d32f      	bcc.n	8006c54 <quorem+0xfc>
 8006bf4:	613c      	str	r4, [r7, #16]
 8006bf6:	4638      	mov	r0, r7
 8006bf8:	f001 f8c4 	bl	8007d84 <__mcmp>
 8006bfc:	2800      	cmp	r0, #0
 8006bfe:	db25      	blt.n	8006c4c <quorem+0xf4>
 8006c00:	4628      	mov	r0, r5
 8006c02:	f04f 0c00 	mov.w	ip, #0
 8006c06:	3601      	adds	r6, #1
 8006c08:	f858 1b04 	ldr.w	r1, [r8], #4
 8006c0c:	f8d0 e000 	ldr.w	lr, [r0]
 8006c10:	b28b      	uxth	r3, r1
 8006c12:	ebac 0303 	sub.w	r3, ip, r3
 8006c16:	fa1f f28e 	uxth.w	r2, lr
 8006c1a:	4413      	add	r3, r2
 8006c1c:	0c0a      	lsrs	r2, r1, #16
 8006c1e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006c22:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006c26:	b29b      	uxth	r3, r3
 8006c28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c2c:	45c1      	cmp	r9, r8
 8006c2e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006c32:	f840 3b04 	str.w	r3, [r0], #4
 8006c36:	d2e7      	bcs.n	8006c08 <quorem+0xb0>
 8006c38:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c3c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c40:	b922      	cbnz	r2, 8006c4c <quorem+0xf4>
 8006c42:	3b04      	subs	r3, #4
 8006c44:	429d      	cmp	r5, r3
 8006c46:	461a      	mov	r2, r3
 8006c48:	d30a      	bcc.n	8006c60 <quorem+0x108>
 8006c4a:	613c      	str	r4, [r7, #16]
 8006c4c:	4630      	mov	r0, r6
 8006c4e:	b003      	add	sp, #12
 8006c50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c54:	6812      	ldr	r2, [r2, #0]
 8006c56:	3b04      	subs	r3, #4
 8006c58:	2a00      	cmp	r2, #0
 8006c5a:	d1cb      	bne.n	8006bf4 <quorem+0x9c>
 8006c5c:	3c01      	subs	r4, #1
 8006c5e:	e7c6      	b.n	8006bee <quorem+0x96>
 8006c60:	6812      	ldr	r2, [r2, #0]
 8006c62:	3b04      	subs	r3, #4
 8006c64:	2a00      	cmp	r2, #0
 8006c66:	d1f0      	bne.n	8006c4a <quorem+0xf2>
 8006c68:	3c01      	subs	r4, #1
 8006c6a:	e7eb      	b.n	8006c44 <quorem+0xec>
 8006c6c:	2000      	movs	r0, #0
 8006c6e:	e7ee      	b.n	8006c4e <quorem+0xf6>

08006c70 <_dtoa_r>:
 8006c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c74:	4616      	mov	r6, r2
 8006c76:	461f      	mov	r7, r3
 8006c78:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006c7a:	b099      	sub	sp, #100	; 0x64
 8006c7c:	4605      	mov	r5, r0
 8006c7e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006c82:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006c86:	b974      	cbnz	r4, 8006ca6 <_dtoa_r+0x36>
 8006c88:	2010      	movs	r0, #16
 8006c8a:	f7ff f9d3 	bl	8006034 <malloc>
 8006c8e:	4602      	mov	r2, r0
 8006c90:	6268      	str	r0, [r5, #36]	; 0x24
 8006c92:	b920      	cbnz	r0, 8006c9e <_dtoa_r+0x2e>
 8006c94:	21ea      	movs	r1, #234	; 0xea
 8006c96:	4ba8      	ldr	r3, [pc, #672]	; (8006f38 <_dtoa_r+0x2c8>)
 8006c98:	48a8      	ldr	r0, [pc, #672]	; (8006f3c <_dtoa_r+0x2cc>)
 8006c9a:	f001 fae7 	bl	800826c <__assert_func>
 8006c9e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006ca2:	6004      	str	r4, [r0, #0]
 8006ca4:	60c4      	str	r4, [r0, #12]
 8006ca6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006ca8:	6819      	ldr	r1, [r3, #0]
 8006caa:	b151      	cbz	r1, 8006cc2 <_dtoa_r+0x52>
 8006cac:	685a      	ldr	r2, [r3, #4]
 8006cae:	2301      	movs	r3, #1
 8006cb0:	4093      	lsls	r3, r2
 8006cb2:	604a      	str	r2, [r1, #4]
 8006cb4:	608b      	str	r3, [r1, #8]
 8006cb6:	4628      	mov	r0, r5
 8006cb8:	f000 fe26 	bl	8007908 <_Bfree>
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006cc0:	601a      	str	r2, [r3, #0]
 8006cc2:	1e3b      	subs	r3, r7, #0
 8006cc4:	bfaf      	iteee	ge
 8006cc6:	2300      	movge	r3, #0
 8006cc8:	2201      	movlt	r2, #1
 8006cca:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006cce:	9305      	strlt	r3, [sp, #20]
 8006cd0:	bfa8      	it	ge
 8006cd2:	f8c8 3000 	strge.w	r3, [r8]
 8006cd6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006cda:	4b99      	ldr	r3, [pc, #612]	; (8006f40 <_dtoa_r+0x2d0>)
 8006cdc:	bfb8      	it	lt
 8006cde:	f8c8 2000 	strlt.w	r2, [r8]
 8006ce2:	ea33 0309 	bics.w	r3, r3, r9
 8006ce6:	d119      	bne.n	8006d1c <_dtoa_r+0xac>
 8006ce8:	f242 730f 	movw	r3, #9999	; 0x270f
 8006cec:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006cee:	6013      	str	r3, [r2, #0]
 8006cf0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006cf4:	4333      	orrs	r3, r6
 8006cf6:	f000 857f 	beq.w	80077f8 <_dtoa_r+0xb88>
 8006cfa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006cfc:	b953      	cbnz	r3, 8006d14 <_dtoa_r+0xa4>
 8006cfe:	4b91      	ldr	r3, [pc, #580]	; (8006f44 <_dtoa_r+0x2d4>)
 8006d00:	e022      	b.n	8006d48 <_dtoa_r+0xd8>
 8006d02:	4b91      	ldr	r3, [pc, #580]	; (8006f48 <_dtoa_r+0x2d8>)
 8006d04:	9303      	str	r3, [sp, #12]
 8006d06:	3308      	adds	r3, #8
 8006d08:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006d0a:	6013      	str	r3, [r2, #0]
 8006d0c:	9803      	ldr	r0, [sp, #12]
 8006d0e:	b019      	add	sp, #100	; 0x64
 8006d10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d14:	4b8b      	ldr	r3, [pc, #556]	; (8006f44 <_dtoa_r+0x2d4>)
 8006d16:	9303      	str	r3, [sp, #12]
 8006d18:	3303      	adds	r3, #3
 8006d1a:	e7f5      	b.n	8006d08 <_dtoa_r+0x98>
 8006d1c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006d20:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006d24:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006d28:	2200      	movs	r2, #0
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	f7f9 feac 	bl	8000a88 <__aeabi_dcmpeq>
 8006d30:	4680      	mov	r8, r0
 8006d32:	b158      	cbz	r0, 8006d4c <_dtoa_r+0xdc>
 8006d34:	2301      	movs	r3, #1
 8006d36:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006d38:	6013      	str	r3, [r2, #0]
 8006d3a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	f000 8558 	beq.w	80077f2 <_dtoa_r+0xb82>
 8006d42:	4882      	ldr	r0, [pc, #520]	; (8006f4c <_dtoa_r+0x2dc>)
 8006d44:	6018      	str	r0, [r3, #0]
 8006d46:	1e43      	subs	r3, r0, #1
 8006d48:	9303      	str	r3, [sp, #12]
 8006d4a:	e7df      	b.n	8006d0c <_dtoa_r+0x9c>
 8006d4c:	ab16      	add	r3, sp, #88	; 0x58
 8006d4e:	9301      	str	r3, [sp, #4]
 8006d50:	ab17      	add	r3, sp, #92	; 0x5c
 8006d52:	9300      	str	r3, [sp, #0]
 8006d54:	4628      	mov	r0, r5
 8006d56:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006d5a:	f001 f8bb 	bl	8007ed4 <__d2b>
 8006d5e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006d62:	4683      	mov	fp, r0
 8006d64:	2c00      	cmp	r4, #0
 8006d66:	d07f      	beq.n	8006e68 <_dtoa_r+0x1f8>
 8006d68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006d6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d6e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006d72:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d76:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006d7a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006d7e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006d82:	2200      	movs	r2, #0
 8006d84:	4b72      	ldr	r3, [pc, #456]	; (8006f50 <_dtoa_r+0x2e0>)
 8006d86:	f7f9 fa5f 	bl	8000248 <__aeabi_dsub>
 8006d8a:	a365      	add	r3, pc, #404	; (adr r3, 8006f20 <_dtoa_r+0x2b0>)
 8006d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d90:	f7f9 fc12 	bl	80005b8 <__aeabi_dmul>
 8006d94:	a364      	add	r3, pc, #400	; (adr r3, 8006f28 <_dtoa_r+0x2b8>)
 8006d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d9a:	f7f9 fa57 	bl	800024c <__adddf3>
 8006d9e:	4606      	mov	r6, r0
 8006da0:	4620      	mov	r0, r4
 8006da2:	460f      	mov	r7, r1
 8006da4:	f7f9 fb9e 	bl	80004e4 <__aeabi_i2d>
 8006da8:	a361      	add	r3, pc, #388	; (adr r3, 8006f30 <_dtoa_r+0x2c0>)
 8006daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dae:	f7f9 fc03 	bl	80005b8 <__aeabi_dmul>
 8006db2:	4602      	mov	r2, r0
 8006db4:	460b      	mov	r3, r1
 8006db6:	4630      	mov	r0, r6
 8006db8:	4639      	mov	r1, r7
 8006dba:	f7f9 fa47 	bl	800024c <__adddf3>
 8006dbe:	4606      	mov	r6, r0
 8006dc0:	460f      	mov	r7, r1
 8006dc2:	f7f9 fea9 	bl	8000b18 <__aeabi_d2iz>
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	4682      	mov	sl, r0
 8006dca:	2300      	movs	r3, #0
 8006dcc:	4630      	mov	r0, r6
 8006dce:	4639      	mov	r1, r7
 8006dd0:	f7f9 fe64 	bl	8000a9c <__aeabi_dcmplt>
 8006dd4:	b148      	cbz	r0, 8006dea <_dtoa_r+0x17a>
 8006dd6:	4650      	mov	r0, sl
 8006dd8:	f7f9 fb84 	bl	80004e4 <__aeabi_i2d>
 8006ddc:	4632      	mov	r2, r6
 8006dde:	463b      	mov	r3, r7
 8006de0:	f7f9 fe52 	bl	8000a88 <__aeabi_dcmpeq>
 8006de4:	b908      	cbnz	r0, 8006dea <_dtoa_r+0x17a>
 8006de6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006dea:	f1ba 0f16 	cmp.w	sl, #22
 8006dee:	d858      	bhi.n	8006ea2 <_dtoa_r+0x232>
 8006df0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006df4:	4b57      	ldr	r3, [pc, #348]	; (8006f54 <_dtoa_r+0x2e4>)
 8006df6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dfe:	f7f9 fe4d 	bl	8000a9c <__aeabi_dcmplt>
 8006e02:	2800      	cmp	r0, #0
 8006e04:	d04f      	beq.n	8006ea6 <_dtoa_r+0x236>
 8006e06:	2300      	movs	r3, #0
 8006e08:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006e0c:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e0e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006e10:	1b1c      	subs	r4, r3, r4
 8006e12:	1e63      	subs	r3, r4, #1
 8006e14:	9309      	str	r3, [sp, #36]	; 0x24
 8006e16:	bf49      	itett	mi
 8006e18:	f1c4 0301 	rsbmi	r3, r4, #1
 8006e1c:	2300      	movpl	r3, #0
 8006e1e:	9306      	strmi	r3, [sp, #24]
 8006e20:	2300      	movmi	r3, #0
 8006e22:	bf54      	ite	pl
 8006e24:	9306      	strpl	r3, [sp, #24]
 8006e26:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006e28:	f1ba 0f00 	cmp.w	sl, #0
 8006e2c:	db3d      	blt.n	8006eaa <_dtoa_r+0x23a>
 8006e2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e30:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8006e34:	4453      	add	r3, sl
 8006e36:	9309      	str	r3, [sp, #36]	; 0x24
 8006e38:	2300      	movs	r3, #0
 8006e3a:	930a      	str	r3, [sp, #40]	; 0x28
 8006e3c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006e3e:	2b09      	cmp	r3, #9
 8006e40:	f200 808c 	bhi.w	8006f5c <_dtoa_r+0x2ec>
 8006e44:	2b05      	cmp	r3, #5
 8006e46:	bfc4      	itt	gt
 8006e48:	3b04      	subgt	r3, #4
 8006e4a:	9322      	strgt	r3, [sp, #136]	; 0x88
 8006e4c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006e4e:	bfc8      	it	gt
 8006e50:	2400      	movgt	r4, #0
 8006e52:	f1a3 0302 	sub.w	r3, r3, #2
 8006e56:	bfd8      	it	le
 8006e58:	2401      	movle	r4, #1
 8006e5a:	2b03      	cmp	r3, #3
 8006e5c:	f200 808a 	bhi.w	8006f74 <_dtoa_r+0x304>
 8006e60:	e8df f003 	tbb	[pc, r3]
 8006e64:	5b4d4f2d 	.word	0x5b4d4f2d
 8006e68:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8006e6c:	441c      	add	r4, r3
 8006e6e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8006e72:	2b20      	cmp	r3, #32
 8006e74:	bfc3      	ittte	gt
 8006e76:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006e7a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8006e7e:	fa09 f303 	lslgt.w	r3, r9, r3
 8006e82:	f1c3 0320 	rsble	r3, r3, #32
 8006e86:	bfc6      	itte	gt
 8006e88:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006e8c:	4318      	orrgt	r0, r3
 8006e8e:	fa06 f003 	lslle.w	r0, r6, r3
 8006e92:	f7f9 fb17 	bl	80004c4 <__aeabi_ui2d>
 8006e96:	2301      	movs	r3, #1
 8006e98:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006e9c:	3c01      	subs	r4, #1
 8006e9e:	9313      	str	r3, [sp, #76]	; 0x4c
 8006ea0:	e76f      	b.n	8006d82 <_dtoa_r+0x112>
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	e7b2      	b.n	8006e0c <_dtoa_r+0x19c>
 8006ea6:	900f      	str	r0, [sp, #60]	; 0x3c
 8006ea8:	e7b1      	b.n	8006e0e <_dtoa_r+0x19e>
 8006eaa:	9b06      	ldr	r3, [sp, #24]
 8006eac:	eba3 030a 	sub.w	r3, r3, sl
 8006eb0:	9306      	str	r3, [sp, #24]
 8006eb2:	f1ca 0300 	rsb	r3, sl, #0
 8006eb6:	930a      	str	r3, [sp, #40]	; 0x28
 8006eb8:	2300      	movs	r3, #0
 8006eba:	930e      	str	r3, [sp, #56]	; 0x38
 8006ebc:	e7be      	b.n	8006e3c <_dtoa_r+0x1cc>
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	930b      	str	r3, [sp, #44]	; 0x2c
 8006ec2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	dc58      	bgt.n	8006f7a <_dtoa_r+0x30a>
 8006ec8:	f04f 0901 	mov.w	r9, #1
 8006ecc:	464b      	mov	r3, r9
 8006ece:	f8cd 9020 	str.w	r9, [sp, #32]
 8006ed2:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8006eda:	6042      	str	r2, [r0, #4]
 8006edc:	2204      	movs	r2, #4
 8006ede:	f102 0614 	add.w	r6, r2, #20
 8006ee2:	429e      	cmp	r6, r3
 8006ee4:	6841      	ldr	r1, [r0, #4]
 8006ee6:	d94e      	bls.n	8006f86 <_dtoa_r+0x316>
 8006ee8:	4628      	mov	r0, r5
 8006eea:	f000 fccd 	bl	8007888 <_Balloc>
 8006eee:	9003      	str	r0, [sp, #12]
 8006ef0:	2800      	cmp	r0, #0
 8006ef2:	d14c      	bne.n	8006f8e <_dtoa_r+0x31e>
 8006ef4:	4602      	mov	r2, r0
 8006ef6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006efa:	4b17      	ldr	r3, [pc, #92]	; (8006f58 <_dtoa_r+0x2e8>)
 8006efc:	e6cc      	b.n	8006c98 <_dtoa_r+0x28>
 8006efe:	2301      	movs	r3, #1
 8006f00:	e7de      	b.n	8006ec0 <_dtoa_r+0x250>
 8006f02:	2300      	movs	r3, #0
 8006f04:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f06:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006f08:	eb0a 0903 	add.w	r9, sl, r3
 8006f0c:	f109 0301 	add.w	r3, r9, #1
 8006f10:	2b01      	cmp	r3, #1
 8006f12:	9308      	str	r3, [sp, #32]
 8006f14:	bfb8      	it	lt
 8006f16:	2301      	movlt	r3, #1
 8006f18:	e7dd      	b.n	8006ed6 <_dtoa_r+0x266>
 8006f1a:	2301      	movs	r3, #1
 8006f1c:	e7f2      	b.n	8006f04 <_dtoa_r+0x294>
 8006f1e:	bf00      	nop
 8006f20:	636f4361 	.word	0x636f4361
 8006f24:	3fd287a7 	.word	0x3fd287a7
 8006f28:	8b60c8b3 	.word	0x8b60c8b3
 8006f2c:	3fc68a28 	.word	0x3fc68a28
 8006f30:	509f79fb 	.word	0x509f79fb
 8006f34:	3fd34413 	.word	0x3fd34413
 8006f38:	08009535 	.word	0x08009535
 8006f3c:	0800954c 	.word	0x0800954c
 8006f40:	7ff00000 	.word	0x7ff00000
 8006f44:	08009531 	.word	0x08009531
 8006f48:	08009528 	.word	0x08009528
 8006f4c:	08009505 	.word	0x08009505
 8006f50:	3ff80000 	.word	0x3ff80000
 8006f54:	08009640 	.word	0x08009640
 8006f58:	080095a7 	.word	0x080095a7
 8006f5c:	2401      	movs	r4, #1
 8006f5e:	2300      	movs	r3, #0
 8006f60:	940b      	str	r4, [sp, #44]	; 0x2c
 8006f62:	9322      	str	r3, [sp, #136]	; 0x88
 8006f64:	f04f 39ff 	mov.w	r9, #4294967295
 8006f68:	2200      	movs	r2, #0
 8006f6a:	2312      	movs	r3, #18
 8006f6c:	f8cd 9020 	str.w	r9, [sp, #32]
 8006f70:	9223      	str	r2, [sp, #140]	; 0x8c
 8006f72:	e7b0      	b.n	8006ed6 <_dtoa_r+0x266>
 8006f74:	2301      	movs	r3, #1
 8006f76:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f78:	e7f4      	b.n	8006f64 <_dtoa_r+0x2f4>
 8006f7a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8006f7e:	464b      	mov	r3, r9
 8006f80:	f8cd 9020 	str.w	r9, [sp, #32]
 8006f84:	e7a7      	b.n	8006ed6 <_dtoa_r+0x266>
 8006f86:	3101      	adds	r1, #1
 8006f88:	6041      	str	r1, [r0, #4]
 8006f8a:	0052      	lsls	r2, r2, #1
 8006f8c:	e7a7      	b.n	8006ede <_dtoa_r+0x26e>
 8006f8e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006f90:	9a03      	ldr	r2, [sp, #12]
 8006f92:	601a      	str	r2, [r3, #0]
 8006f94:	9b08      	ldr	r3, [sp, #32]
 8006f96:	2b0e      	cmp	r3, #14
 8006f98:	f200 80a8 	bhi.w	80070ec <_dtoa_r+0x47c>
 8006f9c:	2c00      	cmp	r4, #0
 8006f9e:	f000 80a5 	beq.w	80070ec <_dtoa_r+0x47c>
 8006fa2:	f1ba 0f00 	cmp.w	sl, #0
 8006fa6:	dd34      	ble.n	8007012 <_dtoa_r+0x3a2>
 8006fa8:	4a9a      	ldr	r2, [pc, #616]	; (8007214 <_dtoa_r+0x5a4>)
 8006faa:	f00a 030f 	and.w	r3, sl, #15
 8006fae:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006fb2:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006fb6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006fba:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006fbe:	ea4f 142a 	mov.w	r4, sl, asr #4
 8006fc2:	d016      	beq.n	8006ff2 <_dtoa_r+0x382>
 8006fc4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006fc8:	4b93      	ldr	r3, [pc, #588]	; (8007218 <_dtoa_r+0x5a8>)
 8006fca:	2703      	movs	r7, #3
 8006fcc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006fd0:	f7f9 fc1c 	bl	800080c <__aeabi_ddiv>
 8006fd4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006fd8:	f004 040f 	and.w	r4, r4, #15
 8006fdc:	4e8e      	ldr	r6, [pc, #568]	; (8007218 <_dtoa_r+0x5a8>)
 8006fde:	b954      	cbnz	r4, 8006ff6 <_dtoa_r+0x386>
 8006fe0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006fe4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006fe8:	f7f9 fc10 	bl	800080c <__aeabi_ddiv>
 8006fec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ff0:	e029      	b.n	8007046 <_dtoa_r+0x3d6>
 8006ff2:	2702      	movs	r7, #2
 8006ff4:	e7f2      	b.n	8006fdc <_dtoa_r+0x36c>
 8006ff6:	07e1      	lsls	r1, r4, #31
 8006ff8:	d508      	bpl.n	800700c <_dtoa_r+0x39c>
 8006ffa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006ffe:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007002:	f7f9 fad9 	bl	80005b8 <__aeabi_dmul>
 8007006:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800700a:	3701      	adds	r7, #1
 800700c:	1064      	asrs	r4, r4, #1
 800700e:	3608      	adds	r6, #8
 8007010:	e7e5      	b.n	8006fde <_dtoa_r+0x36e>
 8007012:	f000 80a5 	beq.w	8007160 <_dtoa_r+0x4f0>
 8007016:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800701a:	f1ca 0400 	rsb	r4, sl, #0
 800701e:	4b7d      	ldr	r3, [pc, #500]	; (8007214 <_dtoa_r+0x5a4>)
 8007020:	f004 020f 	and.w	r2, r4, #15
 8007024:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800702c:	f7f9 fac4 	bl	80005b8 <__aeabi_dmul>
 8007030:	2702      	movs	r7, #2
 8007032:	2300      	movs	r3, #0
 8007034:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007038:	4e77      	ldr	r6, [pc, #476]	; (8007218 <_dtoa_r+0x5a8>)
 800703a:	1124      	asrs	r4, r4, #4
 800703c:	2c00      	cmp	r4, #0
 800703e:	f040 8084 	bne.w	800714a <_dtoa_r+0x4da>
 8007042:	2b00      	cmp	r3, #0
 8007044:	d1d2      	bne.n	8006fec <_dtoa_r+0x37c>
 8007046:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007048:	2b00      	cmp	r3, #0
 800704a:	f000 808b 	beq.w	8007164 <_dtoa_r+0x4f4>
 800704e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007052:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007056:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800705a:	2200      	movs	r2, #0
 800705c:	4b6f      	ldr	r3, [pc, #444]	; (800721c <_dtoa_r+0x5ac>)
 800705e:	f7f9 fd1d 	bl	8000a9c <__aeabi_dcmplt>
 8007062:	2800      	cmp	r0, #0
 8007064:	d07e      	beq.n	8007164 <_dtoa_r+0x4f4>
 8007066:	9b08      	ldr	r3, [sp, #32]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d07b      	beq.n	8007164 <_dtoa_r+0x4f4>
 800706c:	f1b9 0f00 	cmp.w	r9, #0
 8007070:	dd38      	ble.n	80070e4 <_dtoa_r+0x474>
 8007072:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007076:	2200      	movs	r2, #0
 8007078:	4b69      	ldr	r3, [pc, #420]	; (8007220 <_dtoa_r+0x5b0>)
 800707a:	f7f9 fa9d 	bl	80005b8 <__aeabi_dmul>
 800707e:	464c      	mov	r4, r9
 8007080:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007084:	f10a 38ff 	add.w	r8, sl, #4294967295
 8007088:	3701      	adds	r7, #1
 800708a:	4638      	mov	r0, r7
 800708c:	f7f9 fa2a 	bl	80004e4 <__aeabi_i2d>
 8007090:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007094:	f7f9 fa90 	bl	80005b8 <__aeabi_dmul>
 8007098:	2200      	movs	r2, #0
 800709a:	4b62      	ldr	r3, [pc, #392]	; (8007224 <_dtoa_r+0x5b4>)
 800709c:	f7f9 f8d6 	bl	800024c <__adddf3>
 80070a0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80070a4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80070a8:	9611      	str	r6, [sp, #68]	; 0x44
 80070aa:	2c00      	cmp	r4, #0
 80070ac:	d15d      	bne.n	800716a <_dtoa_r+0x4fa>
 80070ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070b2:	2200      	movs	r2, #0
 80070b4:	4b5c      	ldr	r3, [pc, #368]	; (8007228 <_dtoa_r+0x5b8>)
 80070b6:	f7f9 f8c7 	bl	8000248 <__aeabi_dsub>
 80070ba:	4602      	mov	r2, r0
 80070bc:	460b      	mov	r3, r1
 80070be:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80070c2:	4633      	mov	r3, r6
 80070c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80070c6:	f7f9 fd07 	bl	8000ad8 <__aeabi_dcmpgt>
 80070ca:	2800      	cmp	r0, #0
 80070cc:	f040 829c 	bne.w	8007608 <_dtoa_r+0x998>
 80070d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070d4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80070d6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80070da:	f7f9 fcdf 	bl	8000a9c <__aeabi_dcmplt>
 80070de:	2800      	cmp	r0, #0
 80070e0:	f040 8290 	bne.w	8007604 <_dtoa_r+0x994>
 80070e4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80070e8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80070ec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	f2c0 8152 	blt.w	8007398 <_dtoa_r+0x728>
 80070f4:	f1ba 0f0e 	cmp.w	sl, #14
 80070f8:	f300 814e 	bgt.w	8007398 <_dtoa_r+0x728>
 80070fc:	4b45      	ldr	r3, [pc, #276]	; (8007214 <_dtoa_r+0x5a4>)
 80070fe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007102:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007106:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800710a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800710c:	2b00      	cmp	r3, #0
 800710e:	f280 80db 	bge.w	80072c8 <_dtoa_r+0x658>
 8007112:	9b08      	ldr	r3, [sp, #32]
 8007114:	2b00      	cmp	r3, #0
 8007116:	f300 80d7 	bgt.w	80072c8 <_dtoa_r+0x658>
 800711a:	f040 8272 	bne.w	8007602 <_dtoa_r+0x992>
 800711e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007122:	2200      	movs	r2, #0
 8007124:	4b40      	ldr	r3, [pc, #256]	; (8007228 <_dtoa_r+0x5b8>)
 8007126:	f7f9 fa47 	bl	80005b8 <__aeabi_dmul>
 800712a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800712e:	f7f9 fcc9 	bl	8000ac4 <__aeabi_dcmpge>
 8007132:	9c08      	ldr	r4, [sp, #32]
 8007134:	4626      	mov	r6, r4
 8007136:	2800      	cmp	r0, #0
 8007138:	f040 8248 	bne.w	80075cc <_dtoa_r+0x95c>
 800713c:	2331      	movs	r3, #49	; 0x31
 800713e:	9f03      	ldr	r7, [sp, #12]
 8007140:	f10a 0a01 	add.w	sl, sl, #1
 8007144:	f807 3b01 	strb.w	r3, [r7], #1
 8007148:	e244      	b.n	80075d4 <_dtoa_r+0x964>
 800714a:	07e2      	lsls	r2, r4, #31
 800714c:	d505      	bpl.n	800715a <_dtoa_r+0x4ea>
 800714e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007152:	f7f9 fa31 	bl	80005b8 <__aeabi_dmul>
 8007156:	2301      	movs	r3, #1
 8007158:	3701      	adds	r7, #1
 800715a:	1064      	asrs	r4, r4, #1
 800715c:	3608      	adds	r6, #8
 800715e:	e76d      	b.n	800703c <_dtoa_r+0x3cc>
 8007160:	2702      	movs	r7, #2
 8007162:	e770      	b.n	8007046 <_dtoa_r+0x3d6>
 8007164:	46d0      	mov	r8, sl
 8007166:	9c08      	ldr	r4, [sp, #32]
 8007168:	e78f      	b.n	800708a <_dtoa_r+0x41a>
 800716a:	9903      	ldr	r1, [sp, #12]
 800716c:	4b29      	ldr	r3, [pc, #164]	; (8007214 <_dtoa_r+0x5a4>)
 800716e:	4421      	add	r1, r4
 8007170:	9112      	str	r1, [sp, #72]	; 0x48
 8007172:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007174:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007178:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800717c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007180:	2900      	cmp	r1, #0
 8007182:	d055      	beq.n	8007230 <_dtoa_r+0x5c0>
 8007184:	2000      	movs	r0, #0
 8007186:	4929      	ldr	r1, [pc, #164]	; (800722c <_dtoa_r+0x5bc>)
 8007188:	f7f9 fb40 	bl	800080c <__aeabi_ddiv>
 800718c:	463b      	mov	r3, r7
 800718e:	4632      	mov	r2, r6
 8007190:	f7f9 f85a 	bl	8000248 <__aeabi_dsub>
 8007194:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007198:	9f03      	ldr	r7, [sp, #12]
 800719a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800719e:	f7f9 fcbb 	bl	8000b18 <__aeabi_d2iz>
 80071a2:	4604      	mov	r4, r0
 80071a4:	f7f9 f99e 	bl	80004e4 <__aeabi_i2d>
 80071a8:	4602      	mov	r2, r0
 80071aa:	460b      	mov	r3, r1
 80071ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071b0:	f7f9 f84a 	bl	8000248 <__aeabi_dsub>
 80071b4:	4602      	mov	r2, r0
 80071b6:	460b      	mov	r3, r1
 80071b8:	3430      	adds	r4, #48	; 0x30
 80071ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80071be:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80071c2:	f807 4b01 	strb.w	r4, [r7], #1
 80071c6:	f7f9 fc69 	bl	8000a9c <__aeabi_dcmplt>
 80071ca:	2800      	cmp	r0, #0
 80071cc:	d174      	bne.n	80072b8 <_dtoa_r+0x648>
 80071ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80071d2:	2000      	movs	r0, #0
 80071d4:	4911      	ldr	r1, [pc, #68]	; (800721c <_dtoa_r+0x5ac>)
 80071d6:	f7f9 f837 	bl	8000248 <__aeabi_dsub>
 80071da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80071de:	f7f9 fc5d 	bl	8000a9c <__aeabi_dcmplt>
 80071e2:	2800      	cmp	r0, #0
 80071e4:	f040 80b7 	bne.w	8007356 <_dtoa_r+0x6e6>
 80071e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80071ea:	429f      	cmp	r7, r3
 80071ec:	f43f af7a 	beq.w	80070e4 <_dtoa_r+0x474>
 80071f0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80071f4:	2200      	movs	r2, #0
 80071f6:	4b0a      	ldr	r3, [pc, #40]	; (8007220 <_dtoa_r+0x5b0>)
 80071f8:	f7f9 f9de 	bl	80005b8 <__aeabi_dmul>
 80071fc:	2200      	movs	r2, #0
 80071fe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007202:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007206:	4b06      	ldr	r3, [pc, #24]	; (8007220 <_dtoa_r+0x5b0>)
 8007208:	f7f9 f9d6 	bl	80005b8 <__aeabi_dmul>
 800720c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007210:	e7c3      	b.n	800719a <_dtoa_r+0x52a>
 8007212:	bf00      	nop
 8007214:	08009640 	.word	0x08009640
 8007218:	08009618 	.word	0x08009618
 800721c:	3ff00000 	.word	0x3ff00000
 8007220:	40240000 	.word	0x40240000
 8007224:	401c0000 	.word	0x401c0000
 8007228:	40140000 	.word	0x40140000
 800722c:	3fe00000 	.word	0x3fe00000
 8007230:	4630      	mov	r0, r6
 8007232:	4639      	mov	r1, r7
 8007234:	f7f9 f9c0 	bl	80005b8 <__aeabi_dmul>
 8007238:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800723a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800723e:	9c03      	ldr	r4, [sp, #12]
 8007240:	9314      	str	r3, [sp, #80]	; 0x50
 8007242:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007246:	f7f9 fc67 	bl	8000b18 <__aeabi_d2iz>
 800724a:	9015      	str	r0, [sp, #84]	; 0x54
 800724c:	f7f9 f94a 	bl	80004e4 <__aeabi_i2d>
 8007250:	4602      	mov	r2, r0
 8007252:	460b      	mov	r3, r1
 8007254:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007258:	f7f8 fff6 	bl	8000248 <__aeabi_dsub>
 800725c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800725e:	4606      	mov	r6, r0
 8007260:	3330      	adds	r3, #48	; 0x30
 8007262:	f804 3b01 	strb.w	r3, [r4], #1
 8007266:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007268:	460f      	mov	r7, r1
 800726a:	429c      	cmp	r4, r3
 800726c:	f04f 0200 	mov.w	r2, #0
 8007270:	d124      	bne.n	80072bc <_dtoa_r+0x64c>
 8007272:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007276:	4bb0      	ldr	r3, [pc, #704]	; (8007538 <_dtoa_r+0x8c8>)
 8007278:	f7f8 ffe8 	bl	800024c <__adddf3>
 800727c:	4602      	mov	r2, r0
 800727e:	460b      	mov	r3, r1
 8007280:	4630      	mov	r0, r6
 8007282:	4639      	mov	r1, r7
 8007284:	f7f9 fc28 	bl	8000ad8 <__aeabi_dcmpgt>
 8007288:	2800      	cmp	r0, #0
 800728a:	d163      	bne.n	8007354 <_dtoa_r+0x6e4>
 800728c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007290:	2000      	movs	r0, #0
 8007292:	49a9      	ldr	r1, [pc, #676]	; (8007538 <_dtoa_r+0x8c8>)
 8007294:	f7f8 ffd8 	bl	8000248 <__aeabi_dsub>
 8007298:	4602      	mov	r2, r0
 800729a:	460b      	mov	r3, r1
 800729c:	4630      	mov	r0, r6
 800729e:	4639      	mov	r1, r7
 80072a0:	f7f9 fbfc 	bl	8000a9c <__aeabi_dcmplt>
 80072a4:	2800      	cmp	r0, #0
 80072a6:	f43f af1d 	beq.w	80070e4 <_dtoa_r+0x474>
 80072aa:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80072ac:	1e7b      	subs	r3, r7, #1
 80072ae:	9314      	str	r3, [sp, #80]	; 0x50
 80072b0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80072b4:	2b30      	cmp	r3, #48	; 0x30
 80072b6:	d0f8      	beq.n	80072aa <_dtoa_r+0x63a>
 80072b8:	46c2      	mov	sl, r8
 80072ba:	e03b      	b.n	8007334 <_dtoa_r+0x6c4>
 80072bc:	4b9f      	ldr	r3, [pc, #636]	; (800753c <_dtoa_r+0x8cc>)
 80072be:	f7f9 f97b 	bl	80005b8 <__aeabi_dmul>
 80072c2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80072c6:	e7bc      	b.n	8007242 <_dtoa_r+0x5d2>
 80072c8:	9f03      	ldr	r7, [sp, #12]
 80072ca:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80072ce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80072d2:	4640      	mov	r0, r8
 80072d4:	4649      	mov	r1, r9
 80072d6:	f7f9 fa99 	bl	800080c <__aeabi_ddiv>
 80072da:	f7f9 fc1d 	bl	8000b18 <__aeabi_d2iz>
 80072de:	4604      	mov	r4, r0
 80072e0:	f7f9 f900 	bl	80004e4 <__aeabi_i2d>
 80072e4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80072e8:	f7f9 f966 	bl	80005b8 <__aeabi_dmul>
 80072ec:	4602      	mov	r2, r0
 80072ee:	460b      	mov	r3, r1
 80072f0:	4640      	mov	r0, r8
 80072f2:	4649      	mov	r1, r9
 80072f4:	f7f8 ffa8 	bl	8000248 <__aeabi_dsub>
 80072f8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80072fc:	f807 6b01 	strb.w	r6, [r7], #1
 8007300:	9e03      	ldr	r6, [sp, #12]
 8007302:	f8dd c020 	ldr.w	ip, [sp, #32]
 8007306:	1bbe      	subs	r6, r7, r6
 8007308:	45b4      	cmp	ip, r6
 800730a:	4602      	mov	r2, r0
 800730c:	460b      	mov	r3, r1
 800730e:	d136      	bne.n	800737e <_dtoa_r+0x70e>
 8007310:	f7f8 ff9c 	bl	800024c <__adddf3>
 8007314:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007318:	4680      	mov	r8, r0
 800731a:	4689      	mov	r9, r1
 800731c:	f7f9 fbdc 	bl	8000ad8 <__aeabi_dcmpgt>
 8007320:	bb58      	cbnz	r0, 800737a <_dtoa_r+0x70a>
 8007322:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007326:	4640      	mov	r0, r8
 8007328:	4649      	mov	r1, r9
 800732a:	f7f9 fbad 	bl	8000a88 <__aeabi_dcmpeq>
 800732e:	b108      	cbz	r0, 8007334 <_dtoa_r+0x6c4>
 8007330:	07e1      	lsls	r1, r4, #31
 8007332:	d422      	bmi.n	800737a <_dtoa_r+0x70a>
 8007334:	4628      	mov	r0, r5
 8007336:	4659      	mov	r1, fp
 8007338:	f000 fae6 	bl	8007908 <_Bfree>
 800733c:	2300      	movs	r3, #0
 800733e:	703b      	strb	r3, [r7, #0]
 8007340:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007342:	f10a 0001 	add.w	r0, sl, #1
 8007346:	6018      	str	r0, [r3, #0]
 8007348:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800734a:	2b00      	cmp	r3, #0
 800734c:	f43f acde 	beq.w	8006d0c <_dtoa_r+0x9c>
 8007350:	601f      	str	r7, [r3, #0]
 8007352:	e4db      	b.n	8006d0c <_dtoa_r+0x9c>
 8007354:	4627      	mov	r7, r4
 8007356:	463b      	mov	r3, r7
 8007358:	461f      	mov	r7, r3
 800735a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800735e:	2a39      	cmp	r2, #57	; 0x39
 8007360:	d107      	bne.n	8007372 <_dtoa_r+0x702>
 8007362:	9a03      	ldr	r2, [sp, #12]
 8007364:	429a      	cmp	r2, r3
 8007366:	d1f7      	bne.n	8007358 <_dtoa_r+0x6e8>
 8007368:	2230      	movs	r2, #48	; 0x30
 800736a:	9903      	ldr	r1, [sp, #12]
 800736c:	f108 0801 	add.w	r8, r8, #1
 8007370:	700a      	strb	r2, [r1, #0]
 8007372:	781a      	ldrb	r2, [r3, #0]
 8007374:	3201      	adds	r2, #1
 8007376:	701a      	strb	r2, [r3, #0]
 8007378:	e79e      	b.n	80072b8 <_dtoa_r+0x648>
 800737a:	46d0      	mov	r8, sl
 800737c:	e7eb      	b.n	8007356 <_dtoa_r+0x6e6>
 800737e:	2200      	movs	r2, #0
 8007380:	4b6e      	ldr	r3, [pc, #440]	; (800753c <_dtoa_r+0x8cc>)
 8007382:	f7f9 f919 	bl	80005b8 <__aeabi_dmul>
 8007386:	2200      	movs	r2, #0
 8007388:	2300      	movs	r3, #0
 800738a:	4680      	mov	r8, r0
 800738c:	4689      	mov	r9, r1
 800738e:	f7f9 fb7b 	bl	8000a88 <__aeabi_dcmpeq>
 8007392:	2800      	cmp	r0, #0
 8007394:	d09b      	beq.n	80072ce <_dtoa_r+0x65e>
 8007396:	e7cd      	b.n	8007334 <_dtoa_r+0x6c4>
 8007398:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800739a:	2a00      	cmp	r2, #0
 800739c:	f000 80d0 	beq.w	8007540 <_dtoa_r+0x8d0>
 80073a0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80073a2:	2a01      	cmp	r2, #1
 80073a4:	f300 80ae 	bgt.w	8007504 <_dtoa_r+0x894>
 80073a8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80073aa:	2a00      	cmp	r2, #0
 80073ac:	f000 80a6 	beq.w	80074fc <_dtoa_r+0x88c>
 80073b0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80073b4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80073b6:	9f06      	ldr	r7, [sp, #24]
 80073b8:	9a06      	ldr	r2, [sp, #24]
 80073ba:	2101      	movs	r1, #1
 80073bc:	441a      	add	r2, r3
 80073be:	9206      	str	r2, [sp, #24]
 80073c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80073c2:	4628      	mov	r0, r5
 80073c4:	441a      	add	r2, r3
 80073c6:	9209      	str	r2, [sp, #36]	; 0x24
 80073c8:	f000 fb54 	bl	8007a74 <__i2b>
 80073cc:	4606      	mov	r6, r0
 80073ce:	2f00      	cmp	r7, #0
 80073d0:	dd0c      	ble.n	80073ec <_dtoa_r+0x77c>
 80073d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	dd09      	ble.n	80073ec <_dtoa_r+0x77c>
 80073d8:	42bb      	cmp	r3, r7
 80073da:	bfa8      	it	ge
 80073dc:	463b      	movge	r3, r7
 80073de:	9a06      	ldr	r2, [sp, #24]
 80073e0:	1aff      	subs	r7, r7, r3
 80073e2:	1ad2      	subs	r2, r2, r3
 80073e4:	9206      	str	r2, [sp, #24]
 80073e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80073e8:	1ad3      	subs	r3, r2, r3
 80073ea:	9309      	str	r3, [sp, #36]	; 0x24
 80073ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073ee:	b1f3      	cbz	r3, 800742e <_dtoa_r+0x7be>
 80073f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	f000 80a8 	beq.w	8007548 <_dtoa_r+0x8d8>
 80073f8:	2c00      	cmp	r4, #0
 80073fa:	dd10      	ble.n	800741e <_dtoa_r+0x7ae>
 80073fc:	4631      	mov	r1, r6
 80073fe:	4622      	mov	r2, r4
 8007400:	4628      	mov	r0, r5
 8007402:	f000 fbf5 	bl	8007bf0 <__pow5mult>
 8007406:	465a      	mov	r2, fp
 8007408:	4601      	mov	r1, r0
 800740a:	4606      	mov	r6, r0
 800740c:	4628      	mov	r0, r5
 800740e:	f000 fb47 	bl	8007aa0 <__multiply>
 8007412:	4680      	mov	r8, r0
 8007414:	4659      	mov	r1, fp
 8007416:	4628      	mov	r0, r5
 8007418:	f000 fa76 	bl	8007908 <_Bfree>
 800741c:	46c3      	mov	fp, r8
 800741e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007420:	1b1a      	subs	r2, r3, r4
 8007422:	d004      	beq.n	800742e <_dtoa_r+0x7be>
 8007424:	4659      	mov	r1, fp
 8007426:	4628      	mov	r0, r5
 8007428:	f000 fbe2 	bl	8007bf0 <__pow5mult>
 800742c:	4683      	mov	fp, r0
 800742e:	2101      	movs	r1, #1
 8007430:	4628      	mov	r0, r5
 8007432:	f000 fb1f 	bl	8007a74 <__i2b>
 8007436:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007438:	4604      	mov	r4, r0
 800743a:	2b00      	cmp	r3, #0
 800743c:	f340 8086 	ble.w	800754c <_dtoa_r+0x8dc>
 8007440:	461a      	mov	r2, r3
 8007442:	4601      	mov	r1, r0
 8007444:	4628      	mov	r0, r5
 8007446:	f000 fbd3 	bl	8007bf0 <__pow5mult>
 800744a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800744c:	4604      	mov	r4, r0
 800744e:	2b01      	cmp	r3, #1
 8007450:	dd7f      	ble.n	8007552 <_dtoa_r+0x8e2>
 8007452:	f04f 0800 	mov.w	r8, #0
 8007456:	6923      	ldr	r3, [r4, #16]
 8007458:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800745c:	6918      	ldr	r0, [r3, #16]
 800745e:	f000 fabb 	bl	80079d8 <__hi0bits>
 8007462:	f1c0 0020 	rsb	r0, r0, #32
 8007466:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007468:	4418      	add	r0, r3
 800746a:	f010 001f 	ands.w	r0, r0, #31
 800746e:	f000 8092 	beq.w	8007596 <_dtoa_r+0x926>
 8007472:	f1c0 0320 	rsb	r3, r0, #32
 8007476:	2b04      	cmp	r3, #4
 8007478:	f340 808a 	ble.w	8007590 <_dtoa_r+0x920>
 800747c:	f1c0 001c 	rsb	r0, r0, #28
 8007480:	9b06      	ldr	r3, [sp, #24]
 8007482:	4407      	add	r7, r0
 8007484:	4403      	add	r3, r0
 8007486:	9306      	str	r3, [sp, #24]
 8007488:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800748a:	4403      	add	r3, r0
 800748c:	9309      	str	r3, [sp, #36]	; 0x24
 800748e:	9b06      	ldr	r3, [sp, #24]
 8007490:	2b00      	cmp	r3, #0
 8007492:	dd05      	ble.n	80074a0 <_dtoa_r+0x830>
 8007494:	4659      	mov	r1, fp
 8007496:	461a      	mov	r2, r3
 8007498:	4628      	mov	r0, r5
 800749a:	f000 fc03 	bl	8007ca4 <__lshift>
 800749e:	4683      	mov	fp, r0
 80074a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	dd05      	ble.n	80074b2 <_dtoa_r+0x842>
 80074a6:	4621      	mov	r1, r4
 80074a8:	461a      	mov	r2, r3
 80074aa:	4628      	mov	r0, r5
 80074ac:	f000 fbfa 	bl	8007ca4 <__lshift>
 80074b0:	4604      	mov	r4, r0
 80074b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d070      	beq.n	800759a <_dtoa_r+0x92a>
 80074b8:	4621      	mov	r1, r4
 80074ba:	4658      	mov	r0, fp
 80074bc:	f000 fc62 	bl	8007d84 <__mcmp>
 80074c0:	2800      	cmp	r0, #0
 80074c2:	da6a      	bge.n	800759a <_dtoa_r+0x92a>
 80074c4:	2300      	movs	r3, #0
 80074c6:	4659      	mov	r1, fp
 80074c8:	220a      	movs	r2, #10
 80074ca:	4628      	mov	r0, r5
 80074cc:	f000 fa3e 	bl	800794c <__multadd>
 80074d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074d2:	4683      	mov	fp, r0
 80074d4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80074d8:	2b00      	cmp	r3, #0
 80074da:	f000 8194 	beq.w	8007806 <_dtoa_r+0xb96>
 80074de:	4631      	mov	r1, r6
 80074e0:	2300      	movs	r3, #0
 80074e2:	220a      	movs	r2, #10
 80074e4:	4628      	mov	r0, r5
 80074e6:	f000 fa31 	bl	800794c <__multadd>
 80074ea:	f1b9 0f00 	cmp.w	r9, #0
 80074ee:	4606      	mov	r6, r0
 80074f0:	f300 8093 	bgt.w	800761a <_dtoa_r+0x9aa>
 80074f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80074f6:	2b02      	cmp	r3, #2
 80074f8:	dc57      	bgt.n	80075aa <_dtoa_r+0x93a>
 80074fa:	e08e      	b.n	800761a <_dtoa_r+0x9aa>
 80074fc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80074fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007502:	e757      	b.n	80073b4 <_dtoa_r+0x744>
 8007504:	9b08      	ldr	r3, [sp, #32]
 8007506:	1e5c      	subs	r4, r3, #1
 8007508:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800750a:	42a3      	cmp	r3, r4
 800750c:	bfb7      	itett	lt
 800750e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007510:	1b1c      	subge	r4, r3, r4
 8007512:	1ae2      	sublt	r2, r4, r3
 8007514:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007516:	bfbe      	ittt	lt
 8007518:	940a      	strlt	r4, [sp, #40]	; 0x28
 800751a:	189b      	addlt	r3, r3, r2
 800751c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800751e:	9b08      	ldr	r3, [sp, #32]
 8007520:	bfb8      	it	lt
 8007522:	2400      	movlt	r4, #0
 8007524:	2b00      	cmp	r3, #0
 8007526:	bfbb      	ittet	lt
 8007528:	9b06      	ldrlt	r3, [sp, #24]
 800752a:	9a08      	ldrlt	r2, [sp, #32]
 800752c:	9f06      	ldrge	r7, [sp, #24]
 800752e:	1a9f      	sublt	r7, r3, r2
 8007530:	bfac      	ite	ge
 8007532:	9b08      	ldrge	r3, [sp, #32]
 8007534:	2300      	movlt	r3, #0
 8007536:	e73f      	b.n	80073b8 <_dtoa_r+0x748>
 8007538:	3fe00000 	.word	0x3fe00000
 800753c:	40240000 	.word	0x40240000
 8007540:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007542:	9f06      	ldr	r7, [sp, #24]
 8007544:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007546:	e742      	b.n	80073ce <_dtoa_r+0x75e>
 8007548:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800754a:	e76b      	b.n	8007424 <_dtoa_r+0x7b4>
 800754c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800754e:	2b01      	cmp	r3, #1
 8007550:	dc19      	bgt.n	8007586 <_dtoa_r+0x916>
 8007552:	9b04      	ldr	r3, [sp, #16]
 8007554:	b9bb      	cbnz	r3, 8007586 <_dtoa_r+0x916>
 8007556:	9b05      	ldr	r3, [sp, #20]
 8007558:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800755c:	b99b      	cbnz	r3, 8007586 <_dtoa_r+0x916>
 800755e:	9b05      	ldr	r3, [sp, #20]
 8007560:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007564:	0d1b      	lsrs	r3, r3, #20
 8007566:	051b      	lsls	r3, r3, #20
 8007568:	b183      	cbz	r3, 800758c <_dtoa_r+0x91c>
 800756a:	f04f 0801 	mov.w	r8, #1
 800756e:	9b06      	ldr	r3, [sp, #24]
 8007570:	3301      	adds	r3, #1
 8007572:	9306      	str	r3, [sp, #24]
 8007574:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007576:	3301      	adds	r3, #1
 8007578:	9309      	str	r3, [sp, #36]	; 0x24
 800757a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800757c:	2b00      	cmp	r3, #0
 800757e:	f47f af6a 	bne.w	8007456 <_dtoa_r+0x7e6>
 8007582:	2001      	movs	r0, #1
 8007584:	e76f      	b.n	8007466 <_dtoa_r+0x7f6>
 8007586:	f04f 0800 	mov.w	r8, #0
 800758a:	e7f6      	b.n	800757a <_dtoa_r+0x90a>
 800758c:	4698      	mov	r8, r3
 800758e:	e7f4      	b.n	800757a <_dtoa_r+0x90a>
 8007590:	f43f af7d 	beq.w	800748e <_dtoa_r+0x81e>
 8007594:	4618      	mov	r0, r3
 8007596:	301c      	adds	r0, #28
 8007598:	e772      	b.n	8007480 <_dtoa_r+0x810>
 800759a:	9b08      	ldr	r3, [sp, #32]
 800759c:	2b00      	cmp	r3, #0
 800759e:	dc36      	bgt.n	800760e <_dtoa_r+0x99e>
 80075a0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80075a2:	2b02      	cmp	r3, #2
 80075a4:	dd33      	ble.n	800760e <_dtoa_r+0x99e>
 80075a6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80075aa:	f1b9 0f00 	cmp.w	r9, #0
 80075ae:	d10d      	bne.n	80075cc <_dtoa_r+0x95c>
 80075b0:	4621      	mov	r1, r4
 80075b2:	464b      	mov	r3, r9
 80075b4:	2205      	movs	r2, #5
 80075b6:	4628      	mov	r0, r5
 80075b8:	f000 f9c8 	bl	800794c <__multadd>
 80075bc:	4601      	mov	r1, r0
 80075be:	4604      	mov	r4, r0
 80075c0:	4658      	mov	r0, fp
 80075c2:	f000 fbdf 	bl	8007d84 <__mcmp>
 80075c6:	2800      	cmp	r0, #0
 80075c8:	f73f adb8 	bgt.w	800713c <_dtoa_r+0x4cc>
 80075cc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80075ce:	9f03      	ldr	r7, [sp, #12]
 80075d0:	ea6f 0a03 	mvn.w	sl, r3
 80075d4:	f04f 0800 	mov.w	r8, #0
 80075d8:	4621      	mov	r1, r4
 80075da:	4628      	mov	r0, r5
 80075dc:	f000 f994 	bl	8007908 <_Bfree>
 80075e0:	2e00      	cmp	r6, #0
 80075e2:	f43f aea7 	beq.w	8007334 <_dtoa_r+0x6c4>
 80075e6:	f1b8 0f00 	cmp.w	r8, #0
 80075ea:	d005      	beq.n	80075f8 <_dtoa_r+0x988>
 80075ec:	45b0      	cmp	r8, r6
 80075ee:	d003      	beq.n	80075f8 <_dtoa_r+0x988>
 80075f0:	4641      	mov	r1, r8
 80075f2:	4628      	mov	r0, r5
 80075f4:	f000 f988 	bl	8007908 <_Bfree>
 80075f8:	4631      	mov	r1, r6
 80075fa:	4628      	mov	r0, r5
 80075fc:	f000 f984 	bl	8007908 <_Bfree>
 8007600:	e698      	b.n	8007334 <_dtoa_r+0x6c4>
 8007602:	2400      	movs	r4, #0
 8007604:	4626      	mov	r6, r4
 8007606:	e7e1      	b.n	80075cc <_dtoa_r+0x95c>
 8007608:	46c2      	mov	sl, r8
 800760a:	4626      	mov	r6, r4
 800760c:	e596      	b.n	800713c <_dtoa_r+0x4cc>
 800760e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007610:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007614:	2b00      	cmp	r3, #0
 8007616:	f000 80fd 	beq.w	8007814 <_dtoa_r+0xba4>
 800761a:	2f00      	cmp	r7, #0
 800761c:	dd05      	ble.n	800762a <_dtoa_r+0x9ba>
 800761e:	4631      	mov	r1, r6
 8007620:	463a      	mov	r2, r7
 8007622:	4628      	mov	r0, r5
 8007624:	f000 fb3e 	bl	8007ca4 <__lshift>
 8007628:	4606      	mov	r6, r0
 800762a:	f1b8 0f00 	cmp.w	r8, #0
 800762e:	d05c      	beq.n	80076ea <_dtoa_r+0xa7a>
 8007630:	4628      	mov	r0, r5
 8007632:	6871      	ldr	r1, [r6, #4]
 8007634:	f000 f928 	bl	8007888 <_Balloc>
 8007638:	4607      	mov	r7, r0
 800763a:	b928      	cbnz	r0, 8007648 <_dtoa_r+0x9d8>
 800763c:	4602      	mov	r2, r0
 800763e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007642:	4b7f      	ldr	r3, [pc, #508]	; (8007840 <_dtoa_r+0xbd0>)
 8007644:	f7ff bb28 	b.w	8006c98 <_dtoa_r+0x28>
 8007648:	6932      	ldr	r2, [r6, #16]
 800764a:	f106 010c 	add.w	r1, r6, #12
 800764e:	3202      	adds	r2, #2
 8007650:	0092      	lsls	r2, r2, #2
 8007652:	300c      	adds	r0, #12
 8007654:	f7fe fcf6 	bl	8006044 <memcpy>
 8007658:	2201      	movs	r2, #1
 800765a:	4639      	mov	r1, r7
 800765c:	4628      	mov	r0, r5
 800765e:	f000 fb21 	bl	8007ca4 <__lshift>
 8007662:	46b0      	mov	r8, r6
 8007664:	4606      	mov	r6, r0
 8007666:	9b03      	ldr	r3, [sp, #12]
 8007668:	3301      	adds	r3, #1
 800766a:	9308      	str	r3, [sp, #32]
 800766c:	9b03      	ldr	r3, [sp, #12]
 800766e:	444b      	add	r3, r9
 8007670:	930a      	str	r3, [sp, #40]	; 0x28
 8007672:	9b04      	ldr	r3, [sp, #16]
 8007674:	f003 0301 	and.w	r3, r3, #1
 8007678:	9309      	str	r3, [sp, #36]	; 0x24
 800767a:	9b08      	ldr	r3, [sp, #32]
 800767c:	4621      	mov	r1, r4
 800767e:	3b01      	subs	r3, #1
 8007680:	4658      	mov	r0, fp
 8007682:	9304      	str	r3, [sp, #16]
 8007684:	f7ff fa68 	bl	8006b58 <quorem>
 8007688:	4603      	mov	r3, r0
 800768a:	4641      	mov	r1, r8
 800768c:	3330      	adds	r3, #48	; 0x30
 800768e:	9006      	str	r0, [sp, #24]
 8007690:	4658      	mov	r0, fp
 8007692:	930b      	str	r3, [sp, #44]	; 0x2c
 8007694:	f000 fb76 	bl	8007d84 <__mcmp>
 8007698:	4632      	mov	r2, r6
 800769a:	4681      	mov	r9, r0
 800769c:	4621      	mov	r1, r4
 800769e:	4628      	mov	r0, r5
 80076a0:	f000 fb8c 	bl	8007dbc <__mdiff>
 80076a4:	68c2      	ldr	r2, [r0, #12]
 80076a6:	4607      	mov	r7, r0
 80076a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076aa:	bb02      	cbnz	r2, 80076ee <_dtoa_r+0xa7e>
 80076ac:	4601      	mov	r1, r0
 80076ae:	4658      	mov	r0, fp
 80076b0:	f000 fb68 	bl	8007d84 <__mcmp>
 80076b4:	4602      	mov	r2, r0
 80076b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076b8:	4639      	mov	r1, r7
 80076ba:	4628      	mov	r0, r5
 80076bc:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80076c0:	f000 f922 	bl	8007908 <_Bfree>
 80076c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80076c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80076c8:	9f08      	ldr	r7, [sp, #32]
 80076ca:	ea43 0102 	orr.w	r1, r3, r2
 80076ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076d0:	430b      	orrs	r3, r1
 80076d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076d4:	d10d      	bne.n	80076f2 <_dtoa_r+0xa82>
 80076d6:	2b39      	cmp	r3, #57	; 0x39
 80076d8:	d029      	beq.n	800772e <_dtoa_r+0xabe>
 80076da:	f1b9 0f00 	cmp.w	r9, #0
 80076de:	dd01      	ble.n	80076e4 <_dtoa_r+0xa74>
 80076e0:	9b06      	ldr	r3, [sp, #24]
 80076e2:	3331      	adds	r3, #49	; 0x31
 80076e4:	9a04      	ldr	r2, [sp, #16]
 80076e6:	7013      	strb	r3, [r2, #0]
 80076e8:	e776      	b.n	80075d8 <_dtoa_r+0x968>
 80076ea:	4630      	mov	r0, r6
 80076ec:	e7b9      	b.n	8007662 <_dtoa_r+0x9f2>
 80076ee:	2201      	movs	r2, #1
 80076f0:	e7e2      	b.n	80076b8 <_dtoa_r+0xa48>
 80076f2:	f1b9 0f00 	cmp.w	r9, #0
 80076f6:	db06      	blt.n	8007706 <_dtoa_r+0xa96>
 80076f8:	9922      	ldr	r1, [sp, #136]	; 0x88
 80076fa:	ea41 0909 	orr.w	r9, r1, r9
 80076fe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007700:	ea59 0101 	orrs.w	r1, r9, r1
 8007704:	d120      	bne.n	8007748 <_dtoa_r+0xad8>
 8007706:	2a00      	cmp	r2, #0
 8007708:	ddec      	ble.n	80076e4 <_dtoa_r+0xa74>
 800770a:	4659      	mov	r1, fp
 800770c:	2201      	movs	r2, #1
 800770e:	4628      	mov	r0, r5
 8007710:	9308      	str	r3, [sp, #32]
 8007712:	f000 fac7 	bl	8007ca4 <__lshift>
 8007716:	4621      	mov	r1, r4
 8007718:	4683      	mov	fp, r0
 800771a:	f000 fb33 	bl	8007d84 <__mcmp>
 800771e:	2800      	cmp	r0, #0
 8007720:	9b08      	ldr	r3, [sp, #32]
 8007722:	dc02      	bgt.n	800772a <_dtoa_r+0xaba>
 8007724:	d1de      	bne.n	80076e4 <_dtoa_r+0xa74>
 8007726:	07da      	lsls	r2, r3, #31
 8007728:	d5dc      	bpl.n	80076e4 <_dtoa_r+0xa74>
 800772a:	2b39      	cmp	r3, #57	; 0x39
 800772c:	d1d8      	bne.n	80076e0 <_dtoa_r+0xa70>
 800772e:	2339      	movs	r3, #57	; 0x39
 8007730:	9a04      	ldr	r2, [sp, #16]
 8007732:	7013      	strb	r3, [r2, #0]
 8007734:	463b      	mov	r3, r7
 8007736:	461f      	mov	r7, r3
 8007738:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800773c:	3b01      	subs	r3, #1
 800773e:	2a39      	cmp	r2, #57	; 0x39
 8007740:	d050      	beq.n	80077e4 <_dtoa_r+0xb74>
 8007742:	3201      	adds	r2, #1
 8007744:	701a      	strb	r2, [r3, #0]
 8007746:	e747      	b.n	80075d8 <_dtoa_r+0x968>
 8007748:	2a00      	cmp	r2, #0
 800774a:	dd03      	ble.n	8007754 <_dtoa_r+0xae4>
 800774c:	2b39      	cmp	r3, #57	; 0x39
 800774e:	d0ee      	beq.n	800772e <_dtoa_r+0xabe>
 8007750:	3301      	adds	r3, #1
 8007752:	e7c7      	b.n	80076e4 <_dtoa_r+0xa74>
 8007754:	9a08      	ldr	r2, [sp, #32]
 8007756:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007758:	f802 3c01 	strb.w	r3, [r2, #-1]
 800775c:	428a      	cmp	r2, r1
 800775e:	d02a      	beq.n	80077b6 <_dtoa_r+0xb46>
 8007760:	4659      	mov	r1, fp
 8007762:	2300      	movs	r3, #0
 8007764:	220a      	movs	r2, #10
 8007766:	4628      	mov	r0, r5
 8007768:	f000 f8f0 	bl	800794c <__multadd>
 800776c:	45b0      	cmp	r8, r6
 800776e:	4683      	mov	fp, r0
 8007770:	f04f 0300 	mov.w	r3, #0
 8007774:	f04f 020a 	mov.w	r2, #10
 8007778:	4641      	mov	r1, r8
 800777a:	4628      	mov	r0, r5
 800777c:	d107      	bne.n	800778e <_dtoa_r+0xb1e>
 800777e:	f000 f8e5 	bl	800794c <__multadd>
 8007782:	4680      	mov	r8, r0
 8007784:	4606      	mov	r6, r0
 8007786:	9b08      	ldr	r3, [sp, #32]
 8007788:	3301      	adds	r3, #1
 800778a:	9308      	str	r3, [sp, #32]
 800778c:	e775      	b.n	800767a <_dtoa_r+0xa0a>
 800778e:	f000 f8dd 	bl	800794c <__multadd>
 8007792:	4631      	mov	r1, r6
 8007794:	4680      	mov	r8, r0
 8007796:	2300      	movs	r3, #0
 8007798:	220a      	movs	r2, #10
 800779a:	4628      	mov	r0, r5
 800779c:	f000 f8d6 	bl	800794c <__multadd>
 80077a0:	4606      	mov	r6, r0
 80077a2:	e7f0      	b.n	8007786 <_dtoa_r+0xb16>
 80077a4:	f1b9 0f00 	cmp.w	r9, #0
 80077a8:	bfcc      	ite	gt
 80077aa:	464f      	movgt	r7, r9
 80077ac:	2701      	movle	r7, #1
 80077ae:	f04f 0800 	mov.w	r8, #0
 80077b2:	9a03      	ldr	r2, [sp, #12]
 80077b4:	4417      	add	r7, r2
 80077b6:	4659      	mov	r1, fp
 80077b8:	2201      	movs	r2, #1
 80077ba:	4628      	mov	r0, r5
 80077bc:	9308      	str	r3, [sp, #32]
 80077be:	f000 fa71 	bl	8007ca4 <__lshift>
 80077c2:	4621      	mov	r1, r4
 80077c4:	4683      	mov	fp, r0
 80077c6:	f000 fadd 	bl	8007d84 <__mcmp>
 80077ca:	2800      	cmp	r0, #0
 80077cc:	dcb2      	bgt.n	8007734 <_dtoa_r+0xac4>
 80077ce:	d102      	bne.n	80077d6 <_dtoa_r+0xb66>
 80077d0:	9b08      	ldr	r3, [sp, #32]
 80077d2:	07db      	lsls	r3, r3, #31
 80077d4:	d4ae      	bmi.n	8007734 <_dtoa_r+0xac4>
 80077d6:	463b      	mov	r3, r7
 80077d8:	461f      	mov	r7, r3
 80077da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80077de:	2a30      	cmp	r2, #48	; 0x30
 80077e0:	d0fa      	beq.n	80077d8 <_dtoa_r+0xb68>
 80077e2:	e6f9      	b.n	80075d8 <_dtoa_r+0x968>
 80077e4:	9a03      	ldr	r2, [sp, #12]
 80077e6:	429a      	cmp	r2, r3
 80077e8:	d1a5      	bne.n	8007736 <_dtoa_r+0xac6>
 80077ea:	2331      	movs	r3, #49	; 0x31
 80077ec:	f10a 0a01 	add.w	sl, sl, #1
 80077f0:	e779      	b.n	80076e6 <_dtoa_r+0xa76>
 80077f2:	4b14      	ldr	r3, [pc, #80]	; (8007844 <_dtoa_r+0xbd4>)
 80077f4:	f7ff baa8 	b.w	8006d48 <_dtoa_r+0xd8>
 80077f8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	f47f aa81 	bne.w	8006d02 <_dtoa_r+0x92>
 8007800:	4b11      	ldr	r3, [pc, #68]	; (8007848 <_dtoa_r+0xbd8>)
 8007802:	f7ff baa1 	b.w	8006d48 <_dtoa_r+0xd8>
 8007806:	f1b9 0f00 	cmp.w	r9, #0
 800780a:	dc03      	bgt.n	8007814 <_dtoa_r+0xba4>
 800780c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800780e:	2b02      	cmp	r3, #2
 8007810:	f73f aecb 	bgt.w	80075aa <_dtoa_r+0x93a>
 8007814:	9f03      	ldr	r7, [sp, #12]
 8007816:	4621      	mov	r1, r4
 8007818:	4658      	mov	r0, fp
 800781a:	f7ff f99d 	bl	8006b58 <quorem>
 800781e:	9a03      	ldr	r2, [sp, #12]
 8007820:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007824:	f807 3b01 	strb.w	r3, [r7], #1
 8007828:	1aba      	subs	r2, r7, r2
 800782a:	4591      	cmp	r9, r2
 800782c:	ddba      	ble.n	80077a4 <_dtoa_r+0xb34>
 800782e:	4659      	mov	r1, fp
 8007830:	2300      	movs	r3, #0
 8007832:	220a      	movs	r2, #10
 8007834:	4628      	mov	r0, r5
 8007836:	f000 f889 	bl	800794c <__multadd>
 800783a:	4683      	mov	fp, r0
 800783c:	e7eb      	b.n	8007816 <_dtoa_r+0xba6>
 800783e:	bf00      	nop
 8007840:	080095a7 	.word	0x080095a7
 8007844:	08009504 	.word	0x08009504
 8007848:	08009528 	.word	0x08009528

0800784c <_localeconv_r>:
 800784c:	4800      	ldr	r0, [pc, #0]	; (8007850 <_localeconv_r+0x4>)
 800784e:	4770      	bx	lr
 8007850:	20000164 	.word	0x20000164

08007854 <memchr>:
 8007854:	4603      	mov	r3, r0
 8007856:	b510      	push	{r4, lr}
 8007858:	b2c9      	uxtb	r1, r1
 800785a:	4402      	add	r2, r0
 800785c:	4293      	cmp	r3, r2
 800785e:	4618      	mov	r0, r3
 8007860:	d101      	bne.n	8007866 <memchr+0x12>
 8007862:	2000      	movs	r0, #0
 8007864:	e003      	b.n	800786e <memchr+0x1a>
 8007866:	7804      	ldrb	r4, [r0, #0]
 8007868:	3301      	adds	r3, #1
 800786a:	428c      	cmp	r4, r1
 800786c:	d1f6      	bne.n	800785c <memchr+0x8>
 800786e:	bd10      	pop	{r4, pc}

08007870 <__malloc_lock>:
 8007870:	4801      	ldr	r0, [pc, #4]	; (8007878 <__malloc_lock+0x8>)
 8007872:	f7fb b921 	b.w	8002ab8 <__retarget_lock_acquire_recursive>
 8007876:	bf00      	nop
 8007878:	20000a74 	.word	0x20000a74

0800787c <__malloc_unlock>:
 800787c:	4801      	ldr	r0, [pc, #4]	; (8007884 <__malloc_unlock+0x8>)
 800787e:	f7fb b92f 	b.w	8002ae0 <__retarget_lock_release_recursive>
 8007882:	bf00      	nop
 8007884:	20000a74 	.word	0x20000a74

08007888 <_Balloc>:
 8007888:	b570      	push	{r4, r5, r6, lr}
 800788a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800788c:	4604      	mov	r4, r0
 800788e:	460d      	mov	r5, r1
 8007890:	b976      	cbnz	r6, 80078b0 <_Balloc+0x28>
 8007892:	2010      	movs	r0, #16
 8007894:	f7fe fbce 	bl	8006034 <malloc>
 8007898:	4602      	mov	r2, r0
 800789a:	6260      	str	r0, [r4, #36]	; 0x24
 800789c:	b920      	cbnz	r0, 80078a8 <_Balloc+0x20>
 800789e:	2166      	movs	r1, #102	; 0x66
 80078a0:	4b17      	ldr	r3, [pc, #92]	; (8007900 <_Balloc+0x78>)
 80078a2:	4818      	ldr	r0, [pc, #96]	; (8007904 <_Balloc+0x7c>)
 80078a4:	f000 fce2 	bl	800826c <__assert_func>
 80078a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80078ac:	6006      	str	r6, [r0, #0]
 80078ae:	60c6      	str	r6, [r0, #12]
 80078b0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80078b2:	68f3      	ldr	r3, [r6, #12]
 80078b4:	b183      	cbz	r3, 80078d8 <_Balloc+0x50>
 80078b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80078b8:	68db      	ldr	r3, [r3, #12]
 80078ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80078be:	b9b8      	cbnz	r0, 80078f0 <_Balloc+0x68>
 80078c0:	2101      	movs	r1, #1
 80078c2:	fa01 f605 	lsl.w	r6, r1, r5
 80078c6:	1d72      	adds	r2, r6, #5
 80078c8:	4620      	mov	r0, r4
 80078ca:	0092      	lsls	r2, r2, #2
 80078cc:	f000 fb5e 	bl	8007f8c <_calloc_r>
 80078d0:	b160      	cbz	r0, 80078ec <_Balloc+0x64>
 80078d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80078d6:	e00e      	b.n	80078f6 <_Balloc+0x6e>
 80078d8:	2221      	movs	r2, #33	; 0x21
 80078da:	2104      	movs	r1, #4
 80078dc:	4620      	mov	r0, r4
 80078de:	f000 fb55 	bl	8007f8c <_calloc_r>
 80078e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80078e4:	60f0      	str	r0, [r6, #12]
 80078e6:	68db      	ldr	r3, [r3, #12]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d1e4      	bne.n	80078b6 <_Balloc+0x2e>
 80078ec:	2000      	movs	r0, #0
 80078ee:	bd70      	pop	{r4, r5, r6, pc}
 80078f0:	6802      	ldr	r2, [r0, #0]
 80078f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80078f6:	2300      	movs	r3, #0
 80078f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80078fc:	e7f7      	b.n	80078ee <_Balloc+0x66>
 80078fe:	bf00      	nop
 8007900:	08009535 	.word	0x08009535
 8007904:	080095b8 	.word	0x080095b8

08007908 <_Bfree>:
 8007908:	b570      	push	{r4, r5, r6, lr}
 800790a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800790c:	4605      	mov	r5, r0
 800790e:	460c      	mov	r4, r1
 8007910:	b976      	cbnz	r6, 8007930 <_Bfree+0x28>
 8007912:	2010      	movs	r0, #16
 8007914:	f7fe fb8e 	bl	8006034 <malloc>
 8007918:	4602      	mov	r2, r0
 800791a:	6268      	str	r0, [r5, #36]	; 0x24
 800791c:	b920      	cbnz	r0, 8007928 <_Bfree+0x20>
 800791e:	218a      	movs	r1, #138	; 0x8a
 8007920:	4b08      	ldr	r3, [pc, #32]	; (8007944 <_Bfree+0x3c>)
 8007922:	4809      	ldr	r0, [pc, #36]	; (8007948 <_Bfree+0x40>)
 8007924:	f000 fca2 	bl	800826c <__assert_func>
 8007928:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800792c:	6006      	str	r6, [r0, #0]
 800792e:	60c6      	str	r6, [r0, #12]
 8007930:	b13c      	cbz	r4, 8007942 <_Bfree+0x3a>
 8007932:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007934:	6862      	ldr	r2, [r4, #4]
 8007936:	68db      	ldr	r3, [r3, #12]
 8007938:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800793c:	6021      	str	r1, [r4, #0]
 800793e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007942:	bd70      	pop	{r4, r5, r6, pc}
 8007944:	08009535 	.word	0x08009535
 8007948:	080095b8 	.word	0x080095b8

0800794c <__multadd>:
 800794c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007950:	4607      	mov	r7, r0
 8007952:	460c      	mov	r4, r1
 8007954:	461e      	mov	r6, r3
 8007956:	2000      	movs	r0, #0
 8007958:	690d      	ldr	r5, [r1, #16]
 800795a:	f101 0c14 	add.w	ip, r1, #20
 800795e:	f8dc 3000 	ldr.w	r3, [ip]
 8007962:	3001      	adds	r0, #1
 8007964:	b299      	uxth	r1, r3
 8007966:	fb02 6101 	mla	r1, r2, r1, r6
 800796a:	0c1e      	lsrs	r6, r3, #16
 800796c:	0c0b      	lsrs	r3, r1, #16
 800796e:	fb02 3306 	mla	r3, r2, r6, r3
 8007972:	b289      	uxth	r1, r1
 8007974:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007978:	4285      	cmp	r5, r0
 800797a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800797e:	f84c 1b04 	str.w	r1, [ip], #4
 8007982:	dcec      	bgt.n	800795e <__multadd+0x12>
 8007984:	b30e      	cbz	r6, 80079ca <__multadd+0x7e>
 8007986:	68a3      	ldr	r3, [r4, #8]
 8007988:	42ab      	cmp	r3, r5
 800798a:	dc19      	bgt.n	80079c0 <__multadd+0x74>
 800798c:	6861      	ldr	r1, [r4, #4]
 800798e:	4638      	mov	r0, r7
 8007990:	3101      	adds	r1, #1
 8007992:	f7ff ff79 	bl	8007888 <_Balloc>
 8007996:	4680      	mov	r8, r0
 8007998:	b928      	cbnz	r0, 80079a6 <__multadd+0x5a>
 800799a:	4602      	mov	r2, r0
 800799c:	21b5      	movs	r1, #181	; 0xb5
 800799e:	4b0c      	ldr	r3, [pc, #48]	; (80079d0 <__multadd+0x84>)
 80079a0:	480c      	ldr	r0, [pc, #48]	; (80079d4 <__multadd+0x88>)
 80079a2:	f000 fc63 	bl	800826c <__assert_func>
 80079a6:	6922      	ldr	r2, [r4, #16]
 80079a8:	f104 010c 	add.w	r1, r4, #12
 80079ac:	3202      	adds	r2, #2
 80079ae:	0092      	lsls	r2, r2, #2
 80079b0:	300c      	adds	r0, #12
 80079b2:	f7fe fb47 	bl	8006044 <memcpy>
 80079b6:	4621      	mov	r1, r4
 80079b8:	4638      	mov	r0, r7
 80079ba:	f7ff ffa5 	bl	8007908 <_Bfree>
 80079be:	4644      	mov	r4, r8
 80079c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80079c4:	3501      	adds	r5, #1
 80079c6:	615e      	str	r6, [r3, #20]
 80079c8:	6125      	str	r5, [r4, #16]
 80079ca:	4620      	mov	r0, r4
 80079cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079d0:	080095a7 	.word	0x080095a7
 80079d4:	080095b8 	.word	0x080095b8

080079d8 <__hi0bits>:
 80079d8:	0c02      	lsrs	r2, r0, #16
 80079da:	0412      	lsls	r2, r2, #16
 80079dc:	4603      	mov	r3, r0
 80079de:	b9ca      	cbnz	r2, 8007a14 <__hi0bits+0x3c>
 80079e0:	0403      	lsls	r3, r0, #16
 80079e2:	2010      	movs	r0, #16
 80079e4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80079e8:	bf04      	itt	eq
 80079ea:	021b      	lsleq	r3, r3, #8
 80079ec:	3008      	addeq	r0, #8
 80079ee:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80079f2:	bf04      	itt	eq
 80079f4:	011b      	lsleq	r3, r3, #4
 80079f6:	3004      	addeq	r0, #4
 80079f8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80079fc:	bf04      	itt	eq
 80079fe:	009b      	lsleq	r3, r3, #2
 8007a00:	3002      	addeq	r0, #2
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	db05      	blt.n	8007a12 <__hi0bits+0x3a>
 8007a06:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007a0a:	f100 0001 	add.w	r0, r0, #1
 8007a0e:	bf08      	it	eq
 8007a10:	2020      	moveq	r0, #32
 8007a12:	4770      	bx	lr
 8007a14:	2000      	movs	r0, #0
 8007a16:	e7e5      	b.n	80079e4 <__hi0bits+0xc>

08007a18 <__lo0bits>:
 8007a18:	6803      	ldr	r3, [r0, #0]
 8007a1a:	4602      	mov	r2, r0
 8007a1c:	f013 0007 	ands.w	r0, r3, #7
 8007a20:	d00b      	beq.n	8007a3a <__lo0bits+0x22>
 8007a22:	07d9      	lsls	r1, r3, #31
 8007a24:	d421      	bmi.n	8007a6a <__lo0bits+0x52>
 8007a26:	0798      	lsls	r0, r3, #30
 8007a28:	bf49      	itett	mi
 8007a2a:	085b      	lsrmi	r3, r3, #1
 8007a2c:	089b      	lsrpl	r3, r3, #2
 8007a2e:	2001      	movmi	r0, #1
 8007a30:	6013      	strmi	r3, [r2, #0]
 8007a32:	bf5c      	itt	pl
 8007a34:	2002      	movpl	r0, #2
 8007a36:	6013      	strpl	r3, [r2, #0]
 8007a38:	4770      	bx	lr
 8007a3a:	b299      	uxth	r1, r3
 8007a3c:	b909      	cbnz	r1, 8007a42 <__lo0bits+0x2a>
 8007a3e:	2010      	movs	r0, #16
 8007a40:	0c1b      	lsrs	r3, r3, #16
 8007a42:	b2d9      	uxtb	r1, r3
 8007a44:	b909      	cbnz	r1, 8007a4a <__lo0bits+0x32>
 8007a46:	3008      	adds	r0, #8
 8007a48:	0a1b      	lsrs	r3, r3, #8
 8007a4a:	0719      	lsls	r1, r3, #28
 8007a4c:	bf04      	itt	eq
 8007a4e:	091b      	lsreq	r3, r3, #4
 8007a50:	3004      	addeq	r0, #4
 8007a52:	0799      	lsls	r1, r3, #30
 8007a54:	bf04      	itt	eq
 8007a56:	089b      	lsreq	r3, r3, #2
 8007a58:	3002      	addeq	r0, #2
 8007a5a:	07d9      	lsls	r1, r3, #31
 8007a5c:	d403      	bmi.n	8007a66 <__lo0bits+0x4e>
 8007a5e:	085b      	lsrs	r3, r3, #1
 8007a60:	f100 0001 	add.w	r0, r0, #1
 8007a64:	d003      	beq.n	8007a6e <__lo0bits+0x56>
 8007a66:	6013      	str	r3, [r2, #0]
 8007a68:	4770      	bx	lr
 8007a6a:	2000      	movs	r0, #0
 8007a6c:	4770      	bx	lr
 8007a6e:	2020      	movs	r0, #32
 8007a70:	4770      	bx	lr
	...

08007a74 <__i2b>:
 8007a74:	b510      	push	{r4, lr}
 8007a76:	460c      	mov	r4, r1
 8007a78:	2101      	movs	r1, #1
 8007a7a:	f7ff ff05 	bl	8007888 <_Balloc>
 8007a7e:	4602      	mov	r2, r0
 8007a80:	b928      	cbnz	r0, 8007a8e <__i2b+0x1a>
 8007a82:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007a86:	4b04      	ldr	r3, [pc, #16]	; (8007a98 <__i2b+0x24>)
 8007a88:	4804      	ldr	r0, [pc, #16]	; (8007a9c <__i2b+0x28>)
 8007a8a:	f000 fbef 	bl	800826c <__assert_func>
 8007a8e:	2301      	movs	r3, #1
 8007a90:	6144      	str	r4, [r0, #20]
 8007a92:	6103      	str	r3, [r0, #16]
 8007a94:	bd10      	pop	{r4, pc}
 8007a96:	bf00      	nop
 8007a98:	080095a7 	.word	0x080095a7
 8007a9c:	080095b8 	.word	0x080095b8

08007aa0 <__multiply>:
 8007aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aa4:	4691      	mov	r9, r2
 8007aa6:	690a      	ldr	r2, [r1, #16]
 8007aa8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007aac:	460c      	mov	r4, r1
 8007aae:	429a      	cmp	r2, r3
 8007ab0:	bfbe      	ittt	lt
 8007ab2:	460b      	movlt	r3, r1
 8007ab4:	464c      	movlt	r4, r9
 8007ab6:	4699      	movlt	r9, r3
 8007ab8:	6927      	ldr	r7, [r4, #16]
 8007aba:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007abe:	68a3      	ldr	r3, [r4, #8]
 8007ac0:	6861      	ldr	r1, [r4, #4]
 8007ac2:	eb07 060a 	add.w	r6, r7, sl
 8007ac6:	42b3      	cmp	r3, r6
 8007ac8:	b085      	sub	sp, #20
 8007aca:	bfb8      	it	lt
 8007acc:	3101      	addlt	r1, #1
 8007ace:	f7ff fedb 	bl	8007888 <_Balloc>
 8007ad2:	b930      	cbnz	r0, 8007ae2 <__multiply+0x42>
 8007ad4:	4602      	mov	r2, r0
 8007ad6:	f240 115d 	movw	r1, #349	; 0x15d
 8007ada:	4b43      	ldr	r3, [pc, #268]	; (8007be8 <__multiply+0x148>)
 8007adc:	4843      	ldr	r0, [pc, #268]	; (8007bec <__multiply+0x14c>)
 8007ade:	f000 fbc5 	bl	800826c <__assert_func>
 8007ae2:	f100 0514 	add.w	r5, r0, #20
 8007ae6:	462b      	mov	r3, r5
 8007ae8:	2200      	movs	r2, #0
 8007aea:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007aee:	4543      	cmp	r3, r8
 8007af0:	d321      	bcc.n	8007b36 <__multiply+0x96>
 8007af2:	f104 0314 	add.w	r3, r4, #20
 8007af6:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007afa:	f109 0314 	add.w	r3, r9, #20
 8007afe:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007b02:	9202      	str	r2, [sp, #8]
 8007b04:	1b3a      	subs	r2, r7, r4
 8007b06:	3a15      	subs	r2, #21
 8007b08:	f022 0203 	bic.w	r2, r2, #3
 8007b0c:	3204      	adds	r2, #4
 8007b0e:	f104 0115 	add.w	r1, r4, #21
 8007b12:	428f      	cmp	r7, r1
 8007b14:	bf38      	it	cc
 8007b16:	2204      	movcc	r2, #4
 8007b18:	9201      	str	r2, [sp, #4]
 8007b1a:	9a02      	ldr	r2, [sp, #8]
 8007b1c:	9303      	str	r3, [sp, #12]
 8007b1e:	429a      	cmp	r2, r3
 8007b20:	d80c      	bhi.n	8007b3c <__multiply+0x9c>
 8007b22:	2e00      	cmp	r6, #0
 8007b24:	dd03      	ble.n	8007b2e <__multiply+0x8e>
 8007b26:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d059      	beq.n	8007be2 <__multiply+0x142>
 8007b2e:	6106      	str	r6, [r0, #16]
 8007b30:	b005      	add	sp, #20
 8007b32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b36:	f843 2b04 	str.w	r2, [r3], #4
 8007b3a:	e7d8      	b.n	8007aee <__multiply+0x4e>
 8007b3c:	f8b3 a000 	ldrh.w	sl, [r3]
 8007b40:	f1ba 0f00 	cmp.w	sl, #0
 8007b44:	d023      	beq.n	8007b8e <__multiply+0xee>
 8007b46:	46a9      	mov	r9, r5
 8007b48:	f04f 0c00 	mov.w	ip, #0
 8007b4c:	f104 0e14 	add.w	lr, r4, #20
 8007b50:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007b54:	f8d9 1000 	ldr.w	r1, [r9]
 8007b58:	fa1f fb82 	uxth.w	fp, r2
 8007b5c:	b289      	uxth	r1, r1
 8007b5e:	fb0a 110b 	mla	r1, sl, fp, r1
 8007b62:	4461      	add	r1, ip
 8007b64:	f8d9 c000 	ldr.w	ip, [r9]
 8007b68:	0c12      	lsrs	r2, r2, #16
 8007b6a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007b6e:	fb0a c202 	mla	r2, sl, r2, ip
 8007b72:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007b76:	b289      	uxth	r1, r1
 8007b78:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007b7c:	4577      	cmp	r7, lr
 8007b7e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007b82:	f849 1b04 	str.w	r1, [r9], #4
 8007b86:	d8e3      	bhi.n	8007b50 <__multiply+0xb0>
 8007b88:	9a01      	ldr	r2, [sp, #4]
 8007b8a:	f845 c002 	str.w	ip, [r5, r2]
 8007b8e:	9a03      	ldr	r2, [sp, #12]
 8007b90:	3304      	adds	r3, #4
 8007b92:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007b96:	f1b9 0f00 	cmp.w	r9, #0
 8007b9a:	d020      	beq.n	8007bde <__multiply+0x13e>
 8007b9c:	46ae      	mov	lr, r5
 8007b9e:	f04f 0a00 	mov.w	sl, #0
 8007ba2:	6829      	ldr	r1, [r5, #0]
 8007ba4:	f104 0c14 	add.w	ip, r4, #20
 8007ba8:	f8bc b000 	ldrh.w	fp, [ip]
 8007bac:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007bb0:	b289      	uxth	r1, r1
 8007bb2:	fb09 220b 	mla	r2, r9, fp, r2
 8007bb6:	4492      	add	sl, r2
 8007bb8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007bbc:	f84e 1b04 	str.w	r1, [lr], #4
 8007bc0:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007bc4:	f8be 1000 	ldrh.w	r1, [lr]
 8007bc8:	0c12      	lsrs	r2, r2, #16
 8007bca:	fb09 1102 	mla	r1, r9, r2, r1
 8007bce:	4567      	cmp	r7, ip
 8007bd0:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007bd4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007bd8:	d8e6      	bhi.n	8007ba8 <__multiply+0x108>
 8007bda:	9a01      	ldr	r2, [sp, #4]
 8007bdc:	50a9      	str	r1, [r5, r2]
 8007bde:	3504      	adds	r5, #4
 8007be0:	e79b      	b.n	8007b1a <__multiply+0x7a>
 8007be2:	3e01      	subs	r6, #1
 8007be4:	e79d      	b.n	8007b22 <__multiply+0x82>
 8007be6:	bf00      	nop
 8007be8:	080095a7 	.word	0x080095a7
 8007bec:	080095b8 	.word	0x080095b8

08007bf0 <__pow5mult>:
 8007bf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007bf4:	4615      	mov	r5, r2
 8007bf6:	f012 0203 	ands.w	r2, r2, #3
 8007bfa:	4606      	mov	r6, r0
 8007bfc:	460f      	mov	r7, r1
 8007bfe:	d007      	beq.n	8007c10 <__pow5mult+0x20>
 8007c00:	4c25      	ldr	r4, [pc, #148]	; (8007c98 <__pow5mult+0xa8>)
 8007c02:	3a01      	subs	r2, #1
 8007c04:	2300      	movs	r3, #0
 8007c06:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007c0a:	f7ff fe9f 	bl	800794c <__multadd>
 8007c0e:	4607      	mov	r7, r0
 8007c10:	10ad      	asrs	r5, r5, #2
 8007c12:	d03d      	beq.n	8007c90 <__pow5mult+0xa0>
 8007c14:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007c16:	b97c      	cbnz	r4, 8007c38 <__pow5mult+0x48>
 8007c18:	2010      	movs	r0, #16
 8007c1a:	f7fe fa0b 	bl	8006034 <malloc>
 8007c1e:	4602      	mov	r2, r0
 8007c20:	6270      	str	r0, [r6, #36]	; 0x24
 8007c22:	b928      	cbnz	r0, 8007c30 <__pow5mult+0x40>
 8007c24:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007c28:	4b1c      	ldr	r3, [pc, #112]	; (8007c9c <__pow5mult+0xac>)
 8007c2a:	481d      	ldr	r0, [pc, #116]	; (8007ca0 <__pow5mult+0xb0>)
 8007c2c:	f000 fb1e 	bl	800826c <__assert_func>
 8007c30:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007c34:	6004      	str	r4, [r0, #0]
 8007c36:	60c4      	str	r4, [r0, #12]
 8007c38:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007c3c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007c40:	b94c      	cbnz	r4, 8007c56 <__pow5mult+0x66>
 8007c42:	f240 2171 	movw	r1, #625	; 0x271
 8007c46:	4630      	mov	r0, r6
 8007c48:	f7ff ff14 	bl	8007a74 <__i2b>
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	4604      	mov	r4, r0
 8007c50:	f8c8 0008 	str.w	r0, [r8, #8]
 8007c54:	6003      	str	r3, [r0, #0]
 8007c56:	f04f 0900 	mov.w	r9, #0
 8007c5a:	07eb      	lsls	r3, r5, #31
 8007c5c:	d50a      	bpl.n	8007c74 <__pow5mult+0x84>
 8007c5e:	4639      	mov	r1, r7
 8007c60:	4622      	mov	r2, r4
 8007c62:	4630      	mov	r0, r6
 8007c64:	f7ff ff1c 	bl	8007aa0 <__multiply>
 8007c68:	4680      	mov	r8, r0
 8007c6a:	4639      	mov	r1, r7
 8007c6c:	4630      	mov	r0, r6
 8007c6e:	f7ff fe4b 	bl	8007908 <_Bfree>
 8007c72:	4647      	mov	r7, r8
 8007c74:	106d      	asrs	r5, r5, #1
 8007c76:	d00b      	beq.n	8007c90 <__pow5mult+0xa0>
 8007c78:	6820      	ldr	r0, [r4, #0]
 8007c7a:	b938      	cbnz	r0, 8007c8c <__pow5mult+0x9c>
 8007c7c:	4622      	mov	r2, r4
 8007c7e:	4621      	mov	r1, r4
 8007c80:	4630      	mov	r0, r6
 8007c82:	f7ff ff0d 	bl	8007aa0 <__multiply>
 8007c86:	6020      	str	r0, [r4, #0]
 8007c88:	f8c0 9000 	str.w	r9, [r0]
 8007c8c:	4604      	mov	r4, r0
 8007c8e:	e7e4      	b.n	8007c5a <__pow5mult+0x6a>
 8007c90:	4638      	mov	r0, r7
 8007c92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c96:	bf00      	nop
 8007c98:	08009708 	.word	0x08009708
 8007c9c:	08009535 	.word	0x08009535
 8007ca0:	080095b8 	.word	0x080095b8

08007ca4 <__lshift>:
 8007ca4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ca8:	460c      	mov	r4, r1
 8007caa:	4607      	mov	r7, r0
 8007cac:	4691      	mov	r9, r2
 8007cae:	6923      	ldr	r3, [r4, #16]
 8007cb0:	6849      	ldr	r1, [r1, #4]
 8007cb2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007cb6:	68a3      	ldr	r3, [r4, #8]
 8007cb8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007cbc:	f108 0601 	add.w	r6, r8, #1
 8007cc0:	42b3      	cmp	r3, r6
 8007cc2:	db0b      	blt.n	8007cdc <__lshift+0x38>
 8007cc4:	4638      	mov	r0, r7
 8007cc6:	f7ff fddf 	bl	8007888 <_Balloc>
 8007cca:	4605      	mov	r5, r0
 8007ccc:	b948      	cbnz	r0, 8007ce2 <__lshift+0x3e>
 8007cce:	4602      	mov	r2, r0
 8007cd0:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007cd4:	4b29      	ldr	r3, [pc, #164]	; (8007d7c <__lshift+0xd8>)
 8007cd6:	482a      	ldr	r0, [pc, #168]	; (8007d80 <__lshift+0xdc>)
 8007cd8:	f000 fac8 	bl	800826c <__assert_func>
 8007cdc:	3101      	adds	r1, #1
 8007cde:	005b      	lsls	r3, r3, #1
 8007ce0:	e7ee      	b.n	8007cc0 <__lshift+0x1c>
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	f100 0114 	add.w	r1, r0, #20
 8007ce8:	f100 0210 	add.w	r2, r0, #16
 8007cec:	4618      	mov	r0, r3
 8007cee:	4553      	cmp	r3, sl
 8007cf0:	db37      	blt.n	8007d62 <__lshift+0xbe>
 8007cf2:	6920      	ldr	r0, [r4, #16]
 8007cf4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007cf8:	f104 0314 	add.w	r3, r4, #20
 8007cfc:	f019 091f 	ands.w	r9, r9, #31
 8007d00:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007d04:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007d08:	d02f      	beq.n	8007d6a <__lshift+0xc6>
 8007d0a:	468a      	mov	sl, r1
 8007d0c:	f04f 0c00 	mov.w	ip, #0
 8007d10:	f1c9 0e20 	rsb	lr, r9, #32
 8007d14:	681a      	ldr	r2, [r3, #0]
 8007d16:	fa02 f209 	lsl.w	r2, r2, r9
 8007d1a:	ea42 020c 	orr.w	r2, r2, ip
 8007d1e:	f84a 2b04 	str.w	r2, [sl], #4
 8007d22:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d26:	4298      	cmp	r0, r3
 8007d28:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007d2c:	d8f2      	bhi.n	8007d14 <__lshift+0x70>
 8007d2e:	1b03      	subs	r3, r0, r4
 8007d30:	3b15      	subs	r3, #21
 8007d32:	f023 0303 	bic.w	r3, r3, #3
 8007d36:	3304      	adds	r3, #4
 8007d38:	f104 0215 	add.w	r2, r4, #21
 8007d3c:	4290      	cmp	r0, r2
 8007d3e:	bf38      	it	cc
 8007d40:	2304      	movcc	r3, #4
 8007d42:	f841 c003 	str.w	ip, [r1, r3]
 8007d46:	f1bc 0f00 	cmp.w	ip, #0
 8007d4a:	d001      	beq.n	8007d50 <__lshift+0xac>
 8007d4c:	f108 0602 	add.w	r6, r8, #2
 8007d50:	3e01      	subs	r6, #1
 8007d52:	4638      	mov	r0, r7
 8007d54:	4621      	mov	r1, r4
 8007d56:	612e      	str	r6, [r5, #16]
 8007d58:	f7ff fdd6 	bl	8007908 <_Bfree>
 8007d5c:	4628      	mov	r0, r5
 8007d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d62:	f842 0f04 	str.w	r0, [r2, #4]!
 8007d66:	3301      	adds	r3, #1
 8007d68:	e7c1      	b.n	8007cee <__lshift+0x4a>
 8007d6a:	3904      	subs	r1, #4
 8007d6c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d70:	4298      	cmp	r0, r3
 8007d72:	f841 2f04 	str.w	r2, [r1, #4]!
 8007d76:	d8f9      	bhi.n	8007d6c <__lshift+0xc8>
 8007d78:	e7ea      	b.n	8007d50 <__lshift+0xac>
 8007d7a:	bf00      	nop
 8007d7c:	080095a7 	.word	0x080095a7
 8007d80:	080095b8 	.word	0x080095b8

08007d84 <__mcmp>:
 8007d84:	4603      	mov	r3, r0
 8007d86:	690a      	ldr	r2, [r1, #16]
 8007d88:	6900      	ldr	r0, [r0, #16]
 8007d8a:	b530      	push	{r4, r5, lr}
 8007d8c:	1a80      	subs	r0, r0, r2
 8007d8e:	d10d      	bne.n	8007dac <__mcmp+0x28>
 8007d90:	3314      	adds	r3, #20
 8007d92:	3114      	adds	r1, #20
 8007d94:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007d98:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007d9c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007da0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007da4:	4295      	cmp	r5, r2
 8007da6:	d002      	beq.n	8007dae <__mcmp+0x2a>
 8007da8:	d304      	bcc.n	8007db4 <__mcmp+0x30>
 8007daa:	2001      	movs	r0, #1
 8007dac:	bd30      	pop	{r4, r5, pc}
 8007dae:	42a3      	cmp	r3, r4
 8007db0:	d3f4      	bcc.n	8007d9c <__mcmp+0x18>
 8007db2:	e7fb      	b.n	8007dac <__mcmp+0x28>
 8007db4:	f04f 30ff 	mov.w	r0, #4294967295
 8007db8:	e7f8      	b.n	8007dac <__mcmp+0x28>
	...

08007dbc <__mdiff>:
 8007dbc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dc0:	460d      	mov	r5, r1
 8007dc2:	4607      	mov	r7, r0
 8007dc4:	4611      	mov	r1, r2
 8007dc6:	4628      	mov	r0, r5
 8007dc8:	4614      	mov	r4, r2
 8007dca:	f7ff ffdb 	bl	8007d84 <__mcmp>
 8007dce:	1e06      	subs	r6, r0, #0
 8007dd0:	d111      	bne.n	8007df6 <__mdiff+0x3a>
 8007dd2:	4631      	mov	r1, r6
 8007dd4:	4638      	mov	r0, r7
 8007dd6:	f7ff fd57 	bl	8007888 <_Balloc>
 8007dda:	4602      	mov	r2, r0
 8007ddc:	b928      	cbnz	r0, 8007dea <__mdiff+0x2e>
 8007dde:	f240 2132 	movw	r1, #562	; 0x232
 8007de2:	4b3a      	ldr	r3, [pc, #232]	; (8007ecc <__mdiff+0x110>)
 8007de4:	483a      	ldr	r0, [pc, #232]	; (8007ed0 <__mdiff+0x114>)
 8007de6:	f000 fa41 	bl	800826c <__assert_func>
 8007dea:	2301      	movs	r3, #1
 8007dec:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007df0:	4610      	mov	r0, r2
 8007df2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007df6:	bfa4      	itt	ge
 8007df8:	4623      	movge	r3, r4
 8007dfa:	462c      	movge	r4, r5
 8007dfc:	4638      	mov	r0, r7
 8007dfe:	6861      	ldr	r1, [r4, #4]
 8007e00:	bfa6      	itte	ge
 8007e02:	461d      	movge	r5, r3
 8007e04:	2600      	movge	r6, #0
 8007e06:	2601      	movlt	r6, #1
 8007e08:	f7ff fd3e 	bl	8007888 <_Balloc>
 8007e0c:	4602      	mov	r2, r0
 8007e0e:	b918      	cbnz	r0, 8007e18 <__mdiff+0x5c>
 8007e10:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007e14:	4b2d      	ldr	r3, [pc, #180]	; (8007ecc <__mdiff+0x110>)
 8007e16:	e7e5      	b.n	8007de4 <__mdiff+0x28>
 8007e18:	f102 0814 	add.w	r8, r2, #20
 8007e1c:	46c2      	mov	sl, r8
 8007e1e:	f04f 0c00 	mov.w	ip, #0
 8007e22:	6927      	ldr	r7, [r4, #16]
 8007e24:	60c6      	str	r6, [r0, #12]
 8007e26:	692e      	ldr	r6, [r5, #16]
 8007e28:	f104 0014 	add.w	r0, r4, #20
 8007e2c:	f105 0914 	add.w	r9, r5, #20
 8007e30:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8007e34:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007e38:	3410      	adds	r4, #16
 8007e3a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8007e3e:	f859 3b04 	ldr.w	r3, [r9], #4
 8007e42:	fa1f f18b 	uxth.w	r1, fp
 8007e46:	448c      	add	ip, r1
 8007e48:	b299      	uxth	r1, r3
 8007e4a:	0c1b      	lsrs	r3, r3, #16
 8007e4c:	ebac 0101 	sub.w	r1, ip, r1
 8007e50:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007e54:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007e58:	b289      	uxth	r1, r1
 8007e5a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007e5e:	454e      	cmp	r6, r9
 8007e60:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007e64:	f84a 3b04 	str.w	r3, [sl], #4
 8007e68:	d8e7      	bhi.n	8007e3a <__mdiff+0x7e>
 8007e6a:	1b73      	subs	r3, r6, r5
 8007e6c:	3b15      	subs	r3, #21
 8007e6e:	f023 0303 	bic.w	r3, r3, #3
 8007e72:	3515      	adds	r5, #21
 8007e74:	3304      	adds	r3, #4
 8007e76:	42ae      	cmp	r6, r5
 8007e78:	bf38      	it	cc
 8007e7a:	2304      	movcc	r3, #4
 8007e7c:	4418      	add	r0, r3
 8007e7e:	4443      	add	r3, r8
 8007e80:	461e      	mov	r6, r3
 8007e82:	4605      	mov	r5, r0
 8007e84:	4575      	cmp	r5, lr
 8007e86:	d30e      	bcc.n	8007ea6 <__mdiff+0xea>
 8007e88:	f10e 0103 	add.w	r1, lr, #3
 8007e8c:	1a09      	subs	r1, r1, r0
 8007e8e:	f021 0103 	bic.w	r1, r1, #3
 8007e92:	3803      	subs	r0, #3
 8007e94:	4586      	cmp	lr, r0
 8007e96:	bf38      	it	cc
 8007e98:	2100      	movcc	r1, #0
 8007e9a:	4419      	add	r1, r3
 8007e9c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8007ea0:	b18b      	cbz	r3, 8007ec6 <__mdiff+0x10a>
 8007ea2:	6117      	str	r7, [r2, #16]
 8007ea4:	e7a4      	b.n	8007df0 <__mdiff+0x34>
 8007ea6:	f855 8b04 	ldr.w	r8, [r5], #4
 8007eaa:	fa1f f188 	uxth.w	r1, r8
 8007eae:	4461      	add	r1, ip
 8007eb0:	140c      	asrs	r4, r1, #16
 8007eb2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007eb6:	b289      	uxth	r1, r1
 8007eb8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007ebc:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8007ec0:	f846 1b04 	str.w	r1, [r6], #4
 8007ec4:	e7de      	b.n	8007e84 <__mdiff+0xc8>
 8007ec6:	3f01      	subs	r7, #1
 8007ec8:	e7e8      	b.n	8007e9c <__mdiff+0xe0>
 8007eca:	bf00      	nop
 8007ecc:	080095a7 	.word	0x080095a7
 8007ed0:	080095b8 	.word	0x080095b8

08007ed4 <__d2b>:
 8007ed4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007ed8:	2101      	movs	r1, #1
 8007eda:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8007ede:	4690      	mov	r8, r2
 8007ee0:	461d      	mov	r5, r3
 8007ee2:	f7ff fcd1 	bl	8007888 <_Balloc>
 8007ee6:	4604      	mov	r4, r0
 8007ee8:	b930      	cbnz	r0, 8007ef8 <__d2b+0x24>
 8007eea:	4602      	mov	r2, r0
 8007eec:	f240 310a 	movw	r1, #778	; 0x30a
 8007ef0:	4b24      	ldr	r3, [pc, #144]	; (8007f84 <__d2b+0xb0>)
 8007ef2:	4825      	ldr	r0, [pc, #148]	; (8007f88 <__d2b+0xb4>)
 8007ef4:	f000 f9ba 	bl	800826c <__assert_func>
 8007ef8:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8007efc:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8007f00:	bb2d      	cbnz	r5, 8007f4e <__d2b+0x7a>
 8007f02:	9301      	str	r3, [sp, #4]
 8007f04:	f1b8 0300 	subs.w	r3, r8, #0
 8007f08:	d026      	beq.n	8007f58 <__d2b+0x84>
 8007f0a:	4668      	mov	r0, sp
 8007f0c:	9300      	str	r3, [sp, #0]
 8007f0e:	f7ff fd83 	bl	8007a18 <__lo0bits>
 8007f12:	9900      	ldr	r1, [sp, #0]
 8007f14:	b1f0      	cbz	r0, 8007f54 <__d2b+0x80>
 8007f16:	9a01      	ldr	r2, [sp, #4]
 8007f18:	f1c0 0320 	rsb	r3, r0, #32
 8007f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8007f20:	430b      	orrs	r3, r1
 8007f22:	40c2      	lsrs	r2, r0
 8007f24:	6163      	str	r3, [r4, #20]
 8007f26:	9201      	str	r2, [sp, #4]
 8007f28:	9b01      	ldr	r3, [sp, #4]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	bf14      	ite	ne
 8007f2e:	2102      	movne	r1, #2
 8007f30:	2101      	moveq	r1, #1
 8007f32:	61a3      	str	r3, [r4, #24]
 8007f34:	6121      	str	r1, [r4, #16]
 8007f36:	b1c5      	cbz	r5, 8007f6a <__d2b+0x96>
 8007f38:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007f3c:	4405      	add	r5, r0
 8007f3e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007f42:	603d      	str	r5, [r7, #0]
 8007f44:	6030      	str	r0, [r6, #0]
 8007f46:	4620      	mov	r0, r4
 8007f48:	b002      	add	sp, #8
 8007f4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f4e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007f52:	e7d6      	b.n	8007f02 <__d2b+0x2e>
 8007f54:	6161      	str	r1, [r4, #20]
 8007f56:	e7e7      	b.n	8007f28 <__d2b+0x54>
 8007f58:	a801      	add	r0, sp, #4
 8007f5a:	f7ff fd5d 	bl	8007a18 <__lo0bits>
 8007f5e:	2101      	movs	r1, #1
 8007f60:	9b01      	ldr	r3, [sp, #4]
 8007f62:	6121      	str	r1, [r4, #16]
 8007f64:	6163      	str	r3, [r4, #20]
 8007f66:	3020      	adds	r0, #32
 8007f68:	e7e5      	b.n	8007f36 <__d2b+0x62>
 8007f6a:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8007f6e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007f72:	6038      	str	r0, [r7, #0]
 8007f74:	6918      	ldr	r0, [r3, #16]
 8007f76:	f7ff fd2f 	bl	80079d8 <__hi0bits>
 8007f7a:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8007f7e:	6031      	str	r1, [r6, #0]
 8007f80:	e7e1      	b.n	8007f46 <__d2b+0x72>
 8007f82:	bf00      	nop
 8007f84:	080095a7 	.word	0x080095a7
 8007f88:	080095b8 	.word	0x080095b8

08007f8c <_calloc_r>:
 8007f8c:	b570      	push	{r4, r5, r6, lr}
 8007f8e:	fba1 5402 	umull	r5, r4, r1, r2
 8007f92:	b934      	cbnz	r4, 8007fa2 <_calloc_r+0x16>
 8007f94:	4629      	mov	r1, r5
 8007f96:	f7fe f8d3 	bl	8006140 <_malloc_r>
 8007f9a:	4606      	mov	r6, r0
 8007f9c:	b928      	cbnz	r0, 8007faa <_calloc_r+0x1e>
 8007f9e:	4630      	mov	r0, r6
 8007fa0:	bd70      	pop	{r4, r5, r6, pc}
 8007fa2:	220c      	movs	r2, #12
 8007fa4:	2600      	movs	r6, #0
 8007fa6:	6002      	str	r2, [r0, #0]
 8007fa8:	e7f9      	b.n	8007f9e <_calloc_r+0x12>
 8007faa:	462a      	mov	r2, r5
 8007fac:	4621      	mov	r1, r4
 8007fae:	f7fe f857 	bl	8006060 <memset>
 8007fb2:	e7f4      	b.n	8007f9e <_calloc_r+0x12>

08007fb4 <__ssputs_r>:
 8007fb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007fb8:	688e      	ldr	r6, [r1, #8]
 8007fba:	4682      	mov	sl, r0
 8007fbc:	429e      	cmp	r6, r3
 8007fbe:	460c      	mov	r4, r1
 8007fc0:	4690      	mov	r8, r2
 8007fc2:	461f      	mov	r7, r3
 8007fc4:	d838      	bhi.n	8008038 <__ssputs_r+0x84>
 8007fc6:	898a      	ldrh	r2, [r1, #12]
 8007fc8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007fcc:	d032      	beq.n	8008034 <__ssputs_r+0x80>
 8007fce:	6825      	ldr	r5, [r4, #0]
 8007fd0:	6909      	ldr	r1, [r1, #16]
 8007fd2:	3301      	adds	r3, #1
 8007fd4:	eba5 0901 	sub.w	r9, r5, r1
 8007fd8:	6965      	ldr	r5, [r4, #20]
 8007fda:	444b      	add	r3, r9
 8007fdc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007fe0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007fe4:	106d      	asrs	r5, r5, #1
 8007fe6:	429d      	cmp	r5, r3
 8007fe8:	bf38      	it	cc
 8007fea:	461d      	movcc	r5, r3
 8007fec:	0553      	lsls	r3, r2, #21
 8007fee:	d531      	bpl.n	8008054 <__ssputs_r+0xa0>
 8007ff0:	4629      	mov	r1, r5
 8007ff2:	f7fe f8a5 	bl	8006140 <_malloc_r>
 8007ff6:	4606      	mov	r6, r0
 8007ff8:	b950      	cbnz	r0, 8008010 <__ssputs_r+0x5c>
 8007ffa:	230c      	movs	r3, #12
 8007ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8008000:	f8ca 3000 	str.w	r3, [sl]
 8008004:	89a3      	ldrh	r3, [r4, #12]
 8008006:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800800a:	81a3      	strh	r3, [r4, #12]
 800800c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008010:	464a      	mov	r2, r9
 8008012:	6921      	ldr	r1, [r4, #16]
 8008014:	f7fe f816 	bl	8006044 <memcpy>
 8008018:	89a3      	ldrh	r3, [r4, #12]
 800801a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800801e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008022:	81a3      	strh	r3, [r4, #12]
 8008024:	6126      	str	r6, [r4, #16]
 8008026:	444e      	add	r6, r9
 8008028:	6026      	str	r6, [r4, #0]
 800802a:	463e      	mov	r6, r7
 800802c:	6165      	str	r5, [r4, #20]
 800802e:	eba5 0509 	sub.w	r5, r5, r9
 8008032:	60a5      	str	r5, [r4, #8]
 8008034:	42be      	cmp	r6, r7
 8008036:	d900      	bls.n	800803a <__ssputs_r+0x86>
 8008038:	463e      	mov	r6, r7
 800803a:	4632      	mov	r2, r6
 800803c:	4641      	mov	r1, r8
 800803e:	6820      	ldr	r0, [r4, #0]
 8008040:	f000 f956 	bl	80082f0 <memmove>
 8008044:	68a3      	ldr	r3, [r4, #8]
 8008046:	2000      	movs	r0, #0
 8008048:	1b9b      	subs	r3, r3, r6
 800804a:	60a3      	str	r3, [r4, #8]
 800804c:	6823      	ldr	r3, [r4, #0]
 800804e:	4433      	add	r3, r6
 8008050:	6023      	str	r3, [r4, #0]
 8008052:	e7db      	b.n	800800c <__ssputs_r+0x58>
 8008054:	462a      	mov	r2, r5
 8008056:	f000 f965 	bl	8008324 <_realloc_r>
 800805a:	4606      	mov	r6, r0
 800805c:	2800      	cmp	r0, #0
 800805e:	d1e1      	bne.n	8008024 <__ssputs_r+0x70>
 8008060:	4650      	mov	r0, sl
 8008062:	6921      	ldr	r1, [r4, #16]
 8008064:	f7fe f804 	bl	8006070 <_free_r>
 8008068:	e7c7      	b.n	8007ffa <__ssputs_r+0x46>
	...

0800806c <_svfiprintf_r>:
 800806c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008070:	4698      	mov	r8, r3
 8008072:	898b      	ldrh	r3, [r1, #12]
 8008074:	4607      	mov	r7, r0
 8008076:	061b      	lsls	r3, r3, #24
 8008078:	460d      	mov	r5, r1
 800807a:	4614      	mov	r4, r2
 800807c:	b09d      	sub	sp, #116	; 0x74
 800807e:	d50e      	bpl.n	800809e <_svfiprintf_r+0x32>
 8008080:	690b      	ldr	r3, [r1, #16]
 8008082:	b963      	cbnz	r3, 800809e <_svfiprintf_r+0x32>
 8008084:	2140      	movs	r1, #64	; 0x40
 8008086:	f7fe f85b 	bl	8006140 <_malloc_r>
 800808a:	6028      	str	r0, [r5, #0]
 800808c:	6128      	str	r0, [r5, #16]
 800808e:	b920      	cbnz	r0, 800809a <_svfiprintf_r+0x2e>
 8008090:	230c      	movs	r3, #12
 8008092:	603b      	str	r3, [r7, #0]
 8008094:	f04f 30ff 	mov.w	r0, #4294967295
 8008098:	e0d1      	b.n	800823e <_svfiprintf_r+0x1d2>
 800809a:	2340      	movs	r3, #64	; 0x40
 800809c:	616b      	str	r3, [r5, #20]
 800809e:	2300      	movs	r3, #0
 80080a0:	9309      	str	r3, [sp, #36]	; 0x24
 80080a2:	2320      	movs	r3, #32
 80080a4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80080a8:	2330      	movs	r3, #48	; 0x30
 80080aa:	f04f 0901 	mov.w	r9, #1
 80080ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80080b2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008258 <_svfiprintf_r+0x1ec>
 80080b6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80080ba:	4623      	mov	r3, r4
 80080bc:	469a      	mov	sl, r3
 80080be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80080c2:	b10a      	cbz	r2, 80080c8 <_svfiprintf_r+0x5c>
 80080c4:	2a25      	cmp	r2, #37	; 0x25
 80080c6:	d1f9      	bne.n	80080bc <_svfiprintf_r+0x50>
 80080c8:	ebba 0b04 	subs.w	fp, sl, r4
 80080cc:	d00b      	beq.n	80080e6 <_svfiprintf_r+0x7a>
 80080ce:	465b      	mov	r3, fp
 80080d0:	4622      	mov	r2, r4
 80080d2:	4629      	mov	r1, r5
 80080d4:	4638      	mov	r0, r7
 80080d6:	f7ff ff6d 	bl	8007fb4 <__ssputs_r>
 80080da:	3001      	adds	r0, #1
 80080dc:	f000 80aa 	beq.w	8008234 <_svfiprintf_r+0x1c8>
 80080e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80080e2:	445a      	add	r2, fp
 80080e4:	9209      	str	r2, [sp, #36]	; 0x24
 80080e6:	f89a 3000 	ldrb.w	r3, [sl]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	f000 80a2 	beq.w	8008234 <_svfiprintf_r+0x1c8>
 80080f0:	2300      	movs	r3, #0
 80080f2:	f04f 32ff 	mov.w	r2, #4294967295
 80080f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80080fa:	f10a 0a01 	add.w	sl, sl, #1
 80080fe:	9304      	str	r3, [sp, #16]
 8008100:	9307      	str	r3, [sp, #28]
 8008102:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008106:	931a      	str	r3, [sp, #104]	; 0x68
 8008108:	4654      	mov	r4, sl
 800810a:	2205      	movs	r2, #5
 800810c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008110:	4851      	ldr	r0, [pc, #324]	; (8008258 <_svfiprintf_r+0x1ec>)
 8008112:	f7ff fb9f 	bl	8007854 <memchr>
 8008116:	9a04      	ldr	r2, [sp, #16]
 8008118:	b9d8      	cbnz	r0, 8008152 <_svfiprintf_r+0xe6>
 800811a:	06d0      	lsls	r0, r2, #27
 800811c:	bf44      	itt	mi
 800811e:	2320      	movmi	r3, #32
 8008120:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008124:	0711      	lsls	r1, r2, #28
 8008126:	bf44      	itt	mi
 8008128:	232b      	movmi	r3, #43	; 0x2b
 800812a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800812e:	f89a 3000 	ldrb.w	r3, [sl]
 8008132:	2b2a      	cmp	r3, #42	; 0x2a
 8008134:	d015      	beq.n	8008162 <_svfiprintf_r+0xf6>
 8008136:	4654      	mov	r4, sl
 8008138:	2000      	movs	r0, #0
 800813a:	f04f 0c0a 	mov.w	ip, #10
 800813e:	9a07      	ldr	r2, [sp, #28]
 8008140:	4621      	mov	r1, r4
 8008142:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008146:	3b30      	subs	r3, #48	; 0x30
 8008148:	2b09      	cmp	r3, #9
 800814a:	d94e      	bls.n	80081ea <_svfiprintf_r+0x17e>
 800814c:	b1b0      	cbz	r0, 800817c <_svfiprintf_r+0x110>
 800814e:	9207      	str	r2, [sp, #28]
 8008150:	e014      	b.n	800817c <_svfiprintf_r+0x110>
 8008152:	eba0 0308 	sub.w	r3, r0, r8
 8008156:	fa09 f303 	lsl.w	r3, r9, r3
 800815a:	4313      	orrs	r3, r2
 800815c:	46a2      	mov	sl, r4
 800815e:	9304      	str	r3, [sp, #16]
 8008160:	e7d2      	b.n	8008108 <_svfiprintf_r+0x9c>
 8008162:	9b03      	ldr	r3, [sp, #12]
 8008164:	1d19      	adds	r1, r3, #4
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	9103      	str	r1, [sp, #12]
 800816a:	2b00      	cmp	r3, #0
 800816c:	bfbb      	ittet	lt
 800816e:	425b      	neglt	r3, r3
 8008170:	f042 0202 	orrlt.w	r2, r2, #2
 8008174:	9307      	strge	r3, [sp, #28]
 8008176:	9307      	strlt	r3, [sp, #28]
 8008178:	bfb8      	it	lt
 800817a:	9204      	strlt	r2, [sp, #16]
 800817c:	7823      	ldrb	r3, [r4, #0]
 800817e:	2b2e      	cmp	r3, #46	; 0x2e
 8008180:	d10c      	bne.n	800819c <_svfiprintf_r+0x130>
 8008182:	7863      	ldrb	r3, [r4, #1]
 8008184:	2b2a      	cmp	r3, #42	; 0x2a
 8008186:	d135      	bne.n	80081f4 <_svfiprintf_r+0x188>
 8008188:	9b03      	ldr	r3, [sp, #12]
 800818a:	3402      	adds	r4, #2
 800818c:	1d1a      	adds	r2, r3, #4
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	9203      	str	r2, [sp, #12]
 8008192:	2b00      	cmp	r3, #0
 8008194:	bfb8      	it	lt
 8008196:	f04f 33ff 	movlt.w	r3, #4294967295
 800819a:	9305      	str	r3, [sp, #20]
 800819c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800825c <_svfiprintf_r+0x1f0>
 80081a0:	2203      	movs	r2, #3
 80081a2:	4650      	mov	r0, sl
 80081a4:	7821      	ldrb	r1, [r4, #0]
 80081a6:	f7ff fb55 	bl	8007854 <memchr>
 80081aa:	b140      	cbz	r0, 80081be <_svfiprintf_r+0x152>
 80081ac:	2340      	movs	r3, #64	; 0x40
 80081ae:	eba0 000a 	sub.w	r0, r0, sl
 80081b2:	fa03 f000 	lsl.w	r0, r3, r0
 80081b6:	9b04      	ldr	r3, [sp, #16]
 80081b8:	3401      	adds	r4, #1
 80081ba:	4303      	orrs	r3, r0
 80081bc:	9304      	str	r3, [sp, #16]
 80081be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081c2:	2206      	movs	r2, #6
 80081c4:	4826      	ldr	r0, [pc, #152]	; (8008260 <_svfiprintf_r+0x1f4>)
 80081c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80081ca:	f7ff fb43 	bl	8007854 <memchr>
 80081ce:	2800      	cmp	r0, #0
 80081d0:	d038      	beq.n	8008244 <_svfiprintf_r+0x1d8>
 80081d2:	4b24      	ldr	r3, [pc, #144]	; (8008264 <_svfiprintf_r+0x1f8>)
 80081d4:	bb1b      	cbnz	r3, 800821e <_svfiprintf_r+0x1b2>
 80081d6:	9b03      	ldr	r3, [sp, #12]
 80081d8:	3307      	adds	r3, #7
 80081da:	f023 0307 	bic.w	r3, r3, #7
 80081de:	3308      	adds	r3, #8
 80081e0:	9303      	str	r3, [sp, #12]
 80081e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081e4:	4433      	add	r3, r6
 80081e6:	9309      	str	r3, [sp, #36]	; 0x24
 80081e8:	e767      	b.n	80080ba <_svfiprintf_r+0x4e>
 80081ea:	460c      	mov	r4, r1
 80081ec:	2001      	movs	r0, #1
 80081ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80081f2:	e7a5      	b.n	8008140 <_svfiprintf_r+0xd4>
 80081f4:	2300      	movs	r3, #0
 80081f6:	f04f 0c0a 	mov.w	ip, #10
 80081fa:	4619      	mov	r1, r3
 80081fc:	3401      	adds	r4, #1
 80081fe:	9305      	str	r3, [sp, #20]
 8008200:	4620      	mov	r0, r4
 8008202:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008206:	3a30      	subs	r2, #48	; 0x30
 8008208:	2a09      	cmp	r2, #9
 800820a:	d903      	bls.n	8008214 <_svfiprintf_r+0x1a8>
 800820c:	2b00      	cmp	r3, #0
 800820e:	d0c5      	beq.n	800819c <_svfiprintf_r+0x130>
 8008210:	9105      	str	r1, [sp, #20]
 8008212:	e7c3      	b.n	800819c <_svfiprintf_r+0x130>
 8008214:	4604      	mov	r4, r0
 8008216:	2301      	movs	r3, #1
 8008218:	fb0c 2101 	mla	r1, ip, r1, r2
 800821c:	e7f0      	b.n	8008200 <_svfiprintf_r+0x194>
 800821e:	ab03      	add	r3, sp, #12
 8008220:	9300      	str	r3, [sp, #0]
 8008222:	462a      	mov	r2, r5
 8008224:	4638      	mov	r0, r7
 8008226:	4b10      	ldr	r3, [pc, #64]	; (8008268 <_svfiprintf_r+0x1fc>)
 8008228:	a904      	add	r1, sp, #16
 800822a:	f7fe f89b 	bl	8006364 <_printf_float>
 800822e:	1c42      	adds	r2, r0, #1
 8008230:	4606      	mov	r6, r0
 8008232:	d1d6      	bne.n	80081e2 <_svfiprintf_r+0x176>
 8008234:	89ab      	ldrh	r3, [r5, #12]
 8008236:	065b      	lsls	r3, r3, #25
 8008238:	f53f af2c 	bmi.w	8008094 <_svfiprintf_r+0x28>
 800823c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800823e:	b01d      	add	sp, #116	; 0x74
 8008240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008244:	ab03      	add	r3, sp, #12
 8008246:	9300      	str	r3, [sp, #0]
 8008248:	462a      	mov	r2, r5
 800824a:	4638      	mov	r0, r7
 800824c:	4b06      	ldr	r3, [pc, #24]	; (8008268 <_svfiprintf_r+0x1fc>)
 800824e:	a904      	add	r1, sp, #16
 8008250:	f7fe fb24 	bl	800689c <_printf_i>
 8008254:	e7eb      	b.n	800822e <_svfiprintf_r+0x1c2>
 8008256:	bf00      	nop
 8008258:	08009714 	.word	0x08009714
 800825c:	0800971a 	.word	0x0800971a
 8008260:	0800971e 	.word	0x0800971e
 8008264:	08006365 	.word	0x08006365
 8008268:	08007fb5 	.word	0x08007fb5

0800826c <__assert_func>:
 800826c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800826e:	4614      	mov	r4, r2
 8008270:	461a      	mov	r2, r3
 8008272:	4b09      	ldr	r3, [pc, #36]	; (8008298 <__assert_func+0x2c>)
 8008274:	4605      	mov	r5, r0
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	68d8      	ldr	r0, [r3, #12]
 800827a:	b14c      	cbz	r4, 8008290 <__assert_func+0x24>
 800827c:	4b07      	ldr	r3, [pc, #28]	; (800829c <__assert_func+0x30>)
 800827e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008282:	9100      	str	r1, [sp, #0]
 8008284:	462b      	mov	r3, r5
 8008286:	4906      	ldr	r1, [pc, #24]	; (80082a0 <__assert_func+0x34>)
 8008288:	f000 f80e 	bl	80082a8 <fiprintf>
 800828c:	f000 fa9e 	bl	80087cc <abort>
 8008290:	4b04      	ldr	r3, [pc, #16]	; (80082a4 <__assert_func+0x38>)
 8008292:	461c      	mov	r4, r3
 8008294:	e7f3      	b.n	800827e <__assert_func+0x12>
 8008296:	bf00      	nop
 8008298:	20000010 	.word	0x20000010
 800829c:	08009725 	.word	0x08009725
 80082a0:	08009732 	.word	0x08009732
 80082a4:	08009760 	.word	0x08009760

080082a8 <fiprintf>:
 80082a8:	b40e      	push	{r1, r2, r3}
 80082aa:	b503      	push	{r0, r1, lr}
 80082ac:	4601      	mov	r1, r0
 80082ae:	ab03      	add	r3, sp, #12
 80082b0:	4805      	ldr	r0, [pc, #20]	; (80082c8 <fiprintf+0x20>)
 80082b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80082b6:	6800      	ldr	r0, [r0, #0]
 80082b8:	9301      	str	r3, [sp, #4]
 80082ba:	f000 f889 	bl	80083d0 <_vfiprintf_r>
 80082be:	b002      	add	sp, #8
 80082c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80082c4:	b003      	add	sp, #12
 80082c6:	4770      	bx	lr
 80082c8:	20000010 	.word	0x20000010

080082cc <__ascii_mbtowc>:
 80082cc:	b082      	sub	sp, #8
 80082ce:	b901      	cbnz	r1, 80082d2 <__ascii_mbtowc+0x6>
 80082d0:	a901      	add	r1, sp, #4
 80082d2:	b142      	cbz	r2, 80082e6 <__ascii_mbtowc+0x1a>
 80082d4:	b14b      	cbz	r3, 80082ea <__ascii_mbtowc+0x1e>
 80082d6:	7813      	ldrb	r3, [r2, #0]
 80082d8:	600b      	str	r3, [r1, #0]
 80082da:	7812      	ldrb	r2, [r2, #0]
 80082dc:	1e10      	subs	r0, r2, #0
 80082de:	bf18      	it	ne
 80082e0:	2001      	movne	r0, #1
 80082e2:	b002      	add	sp, #8
 80082e4:	4770      	bx	lr
 80082e6:	4610      	mov	r0, r2
 80082e8:	e7fb      	b.n	80082e2 <__ascii_mbtowc+0x16>
 80082ea:	f06f 0001 	mvn.w	r0, #1
 80082ee:	e7f8      	b.n	80082e2 <__ascii_mbtowc+0x16>

080082f0 <memmove>:
 80082f0:	4288      	cmp	r0, r1
 80082f2:	b510      	push	{r4, lr}
 80082f4:	eb01 0402 	add.w	r4, r1, r2
 80082f8:	d902      	bls.n	8008300 <memmove+0x10>
 80082fa:	4284      	cmp	r4, r0
 80082fc:	4623      	mov	r3, r4
 80082fe:	d807      	bhi.n	8008310 <memmove+0x20>
 8008300:	1e43      	subs	r3, r0, #1
 8008302:	42a1      	cmp	r1, r4
 8008304:	d008      	beq.n	8008318 <memmove+0x28>
 8008306:	f811 2b01 	ldrb.w	r2, [r1], #1
 800830a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800830e:	e7f8      	b.n	8008302 <memmove+0x12>
 8008310:	4601      	mov	r1, r0
 8008312:	4402      	add	r2, r0
 8008314:	428a      	cmp	r2, r1
 8008316:	d100      	bne.n	800831a <memmove+0x2a>
 8008318:	bd10      	pop	{r4, pc}
 800831a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800831e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008322:	e7f7      	b.n	8008314 <memmove+0x24>

08008324 <_realloc_r>:
 8008324:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008328:	4680      	mov	r8, r0
 800832a:	4614      	mov	r4, r2
 800832c:	460e      	mov	r6, r1
 800832e:	b921      	cbnz	r1, 800833a <_realloc_r+0x16>
 8008330:	4611      	mov	r1, r2
 8008332:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008336:	f7fd bf03 	b.w	8006140 <_malloc_r>
 800833a:	b92a      	cbnz	r2, 8008348 <_realloc_r+0x24>
 800833c:	f7fd fe98 	bl	8006070 <_free_r>
 8008340:	4625      	mov	r5, r4
 8008342:	4628      	mov	r0, r5
 8008344:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008348:	f000 fc60 	bl	8008c0c <_malloc_usable_size_r>
 800834c:	4284      	cmp	r4, r0
 800834e:	4607      	mov	r7, r0
 8008350:	d802      	bhi.n	8008358 <_realloc_r+0x34>
 8008352:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008356:	d812      	bhi.n	800837e <_realloc_r+0x5a>
 8008358:	4621      	mov	r1, r4
 800835a:	4640      	mov	r0, r8
 800835c:	f7fd fef0 	bl	8006140 <_malloc_r>
 8008360:	4605      	mov	r5, r0
 8008362:	2800      	cmp	r0, #0
 8008364:	d0ed      	beq.n	8008342 <_realloc_r+0x1e>
 8008366:	42bc      	cmp	r4, r7
 8008368:	4622      	mov	r2, r4
 800836a:	4631      	mov	r1, r6
 800836c:	bf28      	it	cs
 800836e:	463a      	movcs	r2, r7
 8008370:	f7fd fe68 	bl	8006044 <memcpy>
 8008374:	4631      	mov	r1, r6
 8008376:	4640      	mov	r0, r8
 8008378:	f7fd fe7a 	bl	8006070 <_free_r>
 800837c:	e7e1      	b.n	8008342 <_realloc_r+0x1e>
 800837e:	4635      	mov	r5, r6
 8008380:	e7df      	b.n	8008342 <_realloc_r+0x1e>

08008382 <__sfputc_r>:
 8008382:	6893      	ldr	r3, [r2, #8]
 8008384:	b410      	push	{r4}
 8008386:	3b01      	subs	r3, #1
 8008388:	2b00      	cmp	r3, #0
 800838a:	6093      	str	r3, [r2, #8]
 800838c:	da07      	bge.n	800839e <__sfputc_r+0x1c>
 800838e:	6994      	ldr	r4, [r2, #24]
 8008390:	42a3      	cmp	r3, r4
 8008392:	db01      	blt.n	8008398 <__sfputc_r+0x16>
 8008394:	290a      	cmp	r1, #10
 8008396:	d102      	bne.n	800839e <__sfputc_r+0x1c>
 8008398:	bc10      	pop	{r4}
 800839a:	f000 b949 	b.w	8008630 <__swbuf_r>
 800839e:	6813      	ldr	r3, [r2, #0]
 80083a0:	1c58      	adds	r0, r3, #1
 80083a2:	6010      	str	r0, [r2, #0]
 80083a4:	7019      	strb	r1, [r3, #0]
 80083a6:	4608      	mov	r0, r1
 80083a8:	bc10      	pop	{r4}
 80083aa:	4770      	bx	lr

080083ac <__sfputs_r>:
 80083ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083ae:	4606      	mov	r6, r0
 80083b0:	460f      	mov	r7, r1
 80083b2:	4614      	mov	r4, r2
 80083b4:	18d5      	adds	r5, r2, r3
 80083b6:	42ac      	cmp	r4, r5
 80083b8:	d101      	bne.n	80083be <__sfputs_r+0x12>
 80083ba:	2000      	movs	r0, #0
 80083bc:	e007      	b.n	80083ce <__sfputs_r+0x22>
 80083be:	463a      	mov	r2, r7
 80083c0:	4630      	mov	r0, r6
 80083c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083c6:	f7ff ffdc 	bl	8008382 <__sfputc_r>
 80083ca:	1c43      	adds	r3, r0, #1
 80083cc:	d1f3      	bne.n	80083b6 <__sfputs_r+0xa>
 80083ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080083d0 <_vfiprintf_r>:
 80083d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083d4:	460d      	mov	r5, r1
 80083d6:	4614      	mov	r4, r2
 80083d8:	4698      	mov	r8, r3
 80083da:	4606      	mov	r6, r0
 80083dc:	b09d      	sub	sp, #116	; 0x74
 80083de:	b118      	cbz	r0, 80083e8 <_vfiprintf_r+0x18>
 80083e0:	6983      	ldr	r3, [r0, #24]
 80083e2:	b90b      	cbnz	r3, 80083e8 <_vfiprintf_r+0x18>
 80083e4:	f000 fb10 	bl	8008a08 <__sinit>
 80083e8:	4b89      	ldr	r3, [pc, #548]	; (8008610 <_vfiprintf_r+0x240>)
 80083ea:	429d      	cmp	r5, r3
 80083ec:	d11b      	bne.n	8008426 <_vfiprintf_r+0x56>
 80083ee:	6875      	ldr	r5, [r6, #4]
 80083f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80083f2:	07d9      	lsls	r1, r3, #31
 80083f4:	d405      	bmi.n	8008402 <_vfiprintf_r+0x32>
 80083f6:	89ab      	ldrh	r3, [r5, #12]
 80083f8:	059a      	lsls	r2, r3, #22
 80083fa:	d402      	bmi.n	8008402 <_vfiprintf_r+0x32>
 80083fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80083fe:	f7fa fb5b 	bl	8002ab8 <__retarget_lock_acquire_recursive>
 8008402:	89ab      	ldrh	r3, [r5, #12]
 8008404:	071b      	lsls	r3, r3, #28
 8008406:	d501      	bpl.n	800840c <_vfiprintf_r+0x3c>
 8008408:	692b      	ldr	r3, [r5, #16]
 800840a:	b9eb      	cbnz	r3, 8008448 <_vfiprintf_r+0x78>
 800840c:	4629      	mov	r1, r5
 800840e:	4630      	mov	r0, r6
 8008410:	f000 f96e 	bl	80086f0 <__swsetup_r>
 8008414:	b1c0      	cbz	r0, 8008448 <_vfiprintf_r+0x78>
 8008416:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008418:	07dc      	lsls	r4, r3, #31
 800841a:	d50e      	bpl.n	800843a <_vfiprintf_r+0x6a>
 800841c:	f04f 30ff 	mov.w	r0, #4294967295
 8008420:	b01d      	add	sp, #116	; 0x74
 8008422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008426:	4b7b      	ldr	r3, [pc, #492]	; (8008614 <_vfiprintf_r+0x244>)
 8008428:	429d      	cmp	r5, r3
 800842a:	d101      	bne.n	8008430 <_vfiprintf_r+0x60>
 800842c:	68b5      	ldr	r5, [r6, #8]
 800842e:	e7df      	b.n	80083f0 <_vfiprintf_r+0x20>
 8008430:	4b79      	ldr	r3, [pc, #484]	; (8008618 <_vfiprintf_r+0x248>)
 8008432:	429d      	cmp	r5, r3
 8008434:	bf08      	it	eq
 8008436:	68f5      	ldreq	r5, [r6, #12]
 8008438:	e7da      	b.n	80083f0 <_vfiprintf_r+0x20>
 800843a:	89ab      	ldrh	r3, [r5, #12]
 800843c:	0598      	lsls	r0, r3, #22
 800843e:	d4ed      	bmi.n	800841c <_vfiprintf_r+0x4c>
 8008440:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008442:	f7fa fb4d 	bl	8002ae0 <__retarget_lock_release_recursive>
 8008446:	e7e9      	b.n	800841c <_vfiprintf_r+0x4c>
 8008448:	2300      	movs	r3, #0
 800844a:	9309      	str	r3, [sp, #36]	; 0x24
 800844c:	2320      	movs	r3, #32
 800844e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008452:	2330      	movs	r3, #48	; 0x30
 8008454:	f04f 0901 	mov.w	r9, #1
 8008458:	f8cd 800c 	str.w	r8, [sp, #12]
 800845c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800861c <_vfiprintf_r+0x24c>
 8008460:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008464:	4623      	mov	r3, r4
 8008466:	469a      	mov	sl, r3
 8008468:	f813 2b01 	ldrb.w	r2, [r3], #1
 800846c:	b10a      	cbz	r2, 8008472 <_vfiprintf_r+0xa2>
 800846e:	2a25      	cmp	r2, #37	; 0x25
 8008470:	d1f9      	bne.n	8008466 <_vfiprintf_r+0x96>
 8008472:	ebba 0b04 	subs.w	fp, sl, r4
 8008476:	d00b      	beq.n	8008490 <_vfiprintf_r+0xc0>
 8008478:	465b      	mov	r3, fp
 800847a:	4622      	mov	r2, r4
 800847c:	4629      	mov	r1, r5
 800847e:	4630      	mov	r0, r6
 8008480:	f7ff ff94 	bl	80083ac <__sfputs_r>
 8008484:	3001      	adds	r0, #1
 8008486:	f000 80aa 	beq.w	80085de <_vfiprintf_r+0x20e>
 800848a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800848c:	445a      	add	r2, fp
 800848e:	9209      	str	r2, [sp, #36]	; 0x24
 8008490:	f89a 3000 	ldrb.w	r3, [sl]
 8008494:	2b00      	cmp	r3, #0
 8008496:	f000 80a2 	beq.w	80085de <_vfiprintf_r+0x20e>
 800849a:	2300      	movs	r3, #0
 800849c:	f04f 32ff 	mov.w	r2, #4294967295
 80084a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80084a4:	f10a 0a01 	add.w	sl, sl, #1
 80084a8:	9304      	str	r3, [sp, #16]
 80084aa:	9307      	str	r3, [sp, #28]
 80084ac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80084b0:	931a      	str	r3, [sp, #104]	; 0x68
 80084b2:	4654      	mov	r4, sl
 80084b4:	2205      	movs	r2, #5
 80084b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084ba:	4858      	ldr	r0, [pc, #352]	; (800861c <_vfiprintf_r+0x24c>)
 80084bc:	f7ff f9ca 	bl	8007854 <memchr>
 80084c0:	9a04      	ldr	r2, [sp, #16]
 80084c2:	b9d8      	cbnz	r0, 80084fc <_vfiprintf_r+0x12c>
 80084c4:	06d1      	lsls	r1, r2, #27
 80084c6:	bf44      	itt	mi
 80084c8:	2320      	movmi	r3, #32
 80084ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80084ce:	0713      	lsls	r3, r2, #28
 80084d0:	bf44      	itt	mi
 80084d2:	232b      	movmi	r3, #43	; 0x2b
 80084d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80084d8:	f89a 3000 	ldrb.w	r3, [sl]
 80084dc:	2b2a      	cmp	r3, #42	; 0x2a
 80084de:	d015      	beq.n	800850c <_vfiprintf_r+0x13c>
 80084e0:	4654      	mov	r4, sl
 80084e2:	2000      	movs	r0, #0
 80084e4:	f04f 0c0a 	mov.w	ip, #10
 80084e8:	9a07      	ldr	r2, [sp, #28]
 80084ea:	4621      	mov	r1, r4
 80084ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80084f0:	3b30      	subs	r3, #48	; 0x30
 80084f2:	2b09      	cmp	r3, #9
 80084f4:	d94e      	bls.n	8008594 <_vfiprintf_r+0x1c4>
 80084f6:	b1b0      	cbz	r0, 8008526 <_vfiprintf_r+0x156>
 80084f8:	9207      	str	r2, [sp, #28]
 80084fa:	e014      	b.n	8008526 <_vfiprintf_r+0x156>
 80084fc:	eba0 0308 	sub.w	r3, r0, r8
 8008500:	fa09 f303 	lsl.w	r3, r9, r3
 8008504:	4313      	orrs	r3, r2
 8008506:	46a2      	mov	sl, r4
 8008508:	9304      	str	r3, [sp, #16]
 800850a:	e7d2      	b.n	80084b2 <_vfiprintf_r+0xe2>
 800850c:	9b03      	ldr	r3, [sp, #12]
 800850e:	1d19      	adds	r1, r3, #4
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	9103      	str	r1, [sp, #12]
 8008514:	2b00      	cmp	r3, #0
 8008516:	bfbb      	ittet	lt
 8008518:	425b      	neglt	r3, r3
 800851a:	f042 0202 	orrlt.w	r2, r2, #2
 800851e:	9307      	strge	r3, [sp, #28]
 8008520:	9307      	strlt	r3, [sp, #28]
 8008522:	bfb8      	it	lt
 8008524:	9204      	strlt	r2, [sp, #16]
 8008526:	7823      	ldrb	r3, [r4, #0]
 8008528:	2b2e      	cmp	r3, #46	; 0x2e
 800852a:	d10c      	bne.n	8008546 <_vfiprintf_r+0x176>
 800852c:	7863      	ldrb	r3, [r4, #1]
 800852e:	2b2a      	cmp	r3, #42	; 0x2a
 8008530:	d135      	bne.n	800859e <_vfiprintf_r+0x1ce>
 8008532:	9b03      	ldr	r3, [sp, #12]
 8008534:	3402      	adds	r4, #2
 8008536:	1d1a      	adds	r2, r3, #4
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	9203      	str	r2, [sp, #12]
 800853c:	2b00      	cmp	r3, #0
 800853e:	bfb8      	it	lt
 8008540:	f04f 33ff 	movlt.w	r3, #4294967295
 8008544:	9305      	str	r3, [sp, #20]
 8008546:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8008620 <_vfiprintf_r+0x250>
 800854a:	2203      	movs	r2, #3
 800854c:	4650      	mov	r0, sl
 800854e:	7821      	ldrb	r1, [r4, #0]
 8008550:	f7ff f980 	bl	8007854 <memchr>
 8008554:	b140      	cbz	r0, 8008568 <_vfiprintf_r+0x198>
 8008556:	2340      	movs	r3, #64	; 0x40
 8008558:	eba0 000a 	sub.w	r0, r0, sl
 800855c:	fa03 f000 	lsl.w	r0, r3, r0
 8008560:	9b04      	ldr	r3, [sp, #16]
 8008562:	3401      	adds	r4, #1
 8008564:	4303      	orrs	r3, r0
 8008566:	9304      	str	r3, [sp, #16]
 8008568:	f814 1b01 	ldrb.w	r1, [r4], #1
 800856c:	2206      	movs	r2, #6
 800856e:	482d      	ldr	r0, [pc, #180]	; (8008624 <_vfiprintf_r+0x254>)
 8008570:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008574:	f7ff f96e 	bl	8007854 <memchr>
 8008578:	2800      	cmp	r0, #0
 800857a:	d03f      	beq.n	80085fc <_vfiprintf_r+0x22c>
 800857c:	4b2a      	ldr	r3, [pc, #168]	; (8008628 <_vfiprintf_r+0x258>)
 800857e:	bb1b      	cbnz	r3, 80085c8 <_vfiprintf_r+0x1f8>
 8008580:	9b03      	ldr	r3, [sp, #12]
 8008582:	3307      	adds	r3, #7
 8008584:	f023 0307 	bic.w	r3, r3, #7
 8008588:	3308      	adds	r3, #8
 800858a:	9303      	str	r3, [sp, #12]
 800858c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800858e:	443b      	add	r3, r7
 8008590:	9309      	str	r3, [sp, #36]	; 0x24
 8008592:	e767      	b.n	8008464 <_vfiprintf_r+0x94>
 8008594:	460c      	mov	r4, r1
 8008596:	2001      	movs	r0, #1
 8008598:	fb0c 3202 	mla	r2, ip, r2, r3
 800859c:	e7a5      	b.n	80084ea <_vfiprintf_r+0x11a>
 800859e:	2300      	movs	r3, #0
 80085a0:	f04f 0c0a 	mov.w	ip, #10
 80085a4:	4619      	mov	r1, r3
 80085a6:	3401      	adds	r4, #1
 80085a8:	9305      	str	r3, [sp, #20]
 80085aa:	4620      	mov	r0, r4
 80085ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80085b0:	3a30      	subs	r2, #48	; 0x30
 80085b2:	2a09      	cmp	r2, #9
 80085b4:	d903      	bls.n	80085be <_vfiprintf_r+0x1ee>
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d0c5      	beq.n	8008546 <_vfiprintf_r+0x176>
 80085ba:	9105      	str	r1, [sp, #20]
 80085bc:	e7c3      	b.n	8008546 <_vfiprintf_r+0x176>
 80085be:	4604      	mov	r4, r0
 80085c0:	2301      	movs	r3, #1
 80085c2:	fb0c 2101 	mla	r1, ip, r1, r2
 80085c6:	e7f0      	b.n	80085aa <_vfiprintf_r+0x1da>
 80085c8:	ab03      	add	r3, sp, #12
 80085ca:	9300      	str	r3, [sp, #0]
 80085cc:	462a      	mov	r2, r5
 80085ce:	4630      	mov	r0, r6
 80085d0:	4b16      	ldr	r3, [pc, #88]	; (800862c <_vfiprintf_r+0x25c>)
 80085d2:	a904      	add	r1, sp, #16
 80085d4:	f7fd fec6 	bl	8006364 <_printf_float>
 80085d8:	4607      	mov	r7, r0
 80085da:	1c78      	adds	r0, r7, #1
 80085dc:	d1d6      	bne.n	800858c <_vfiprintf_r+0x1bc>
 80085de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80085e0:	07d9      	lsls	r1, r3, #31
 80085e2:	d405      	bmi.n	80085f0 <_vfiprintf_r+0x220>
 80085e4:	89ab      	ldrh	r3, [r5, #12]
 80085e6:	059a      	lsls	r2, r3, #22
 80085e8:	d402      	bmi.n	80085f0 <_vfiprintf_r+0x220>
 80085ea:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80085ec:	f7fa fa78 	bl	8002ae0 <__retarget_lock_release_recursive>
 80085f0:	89ab      	ldrh	r3, [r5, #12]
 80085f2:	065b      	lsls	r3, r3, #25
 80085f4:	f53f af12 	bmi.w	800841c <_vfiprintf_r+0x4c>
 80085f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80085fa:	e711      	b.n	8008420 <_vfiprintf_r+0x50>
 80085fc:	ab03      	add	r3, sp, #12
 80085fe:	9300      	str	r3, [sp, #0]
 8008600:	462a      	mov	r2, r5
 8008602:	4630      	mov	r0, r6
 8008604:	4b09      	ldr	r3, [pc, #36]	; (800862c <_vfiprintf_r+0x25c>)
 8008606:	a904      	add	r1, sp, #16
 8008608:	f7fe f948 	bl	800689c <_printf_i>
 800860c:	e7e4      	b.n	80085d8 <_vfiprintf_r+0x208>
 800860e:	bf00      	nop
 8008610:	0800988c 	.word	0x0800988c
 8008614:	080098ac 	.word	0x080098ac
 8008618:	0800986c 	.word	0x0800986c
 800861c:	08009714 	.word	0x08009714
 8008620:	0800971a 	.word	0x0800971a
 8008624:	0800971e 	.word	0x0800971e
 8008628:	08006365 	.word	0x08006365
 800862c:	080083ad 	.word	0x080083ad

08008630 <__swbuf_r>:
 8008630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008632:	460e      	mov	r6, r1
 8008634:	4614      	mov	r4, r2
 8008636:	4605      	mov	r5, r0
 8008638:	b118      	cbz	r0, 8008642 <__swbuf_r+0x12>
 800863a:	6983      	ldr	r3, [r0, #24]
 800863c:	b90b      	cbnz	r3, 8008642 <__swbuf_r+0x12>
 800863e:	f000 f9e3 	bl	8008a08 <__sinit>
 8008642:	4b21      	ldr	r3, [pc, #132]	; (80086c8 <__swbuf_r+0x98>)
 8008644:	429c      	cmp	r4, r3
 8008646:	d12b      	bne.n	80086a0 <__swbuf_r+0x70>
 8008648:	686c      	ldr	r4, [r5, #4]
 800864a:	69a3      	ldr	r3, [r4, #24]
 800864c:	60a3      	str	r3, [r4, #8]
 800864e:	89a3      	ldrh	r3, [r4, #12]
 8008650:	071a      	lsls	r2, r3, #28
 8008652:	d52f      	bpl.n	80086b4 <__swbuf_r+0x84>
 8008654:	6923      	ldr	r3, [r4, #16]
 8008656:	b36b      	cbz	r3, 80086b4 <__swbuf_r+0x84>
 8008658:	6923      	ldr	r3, [r4, #16]
 800865a:	6820      	ldr	r0, [r4, #0]
 800865c:	b2f6      	uxtb	r6, r6
 800865e:	1ac0      	subs	r0, r0, r3
 8008660:	6963      	ldr	r3, [r4, #20]
 8008662:	4637      	mov	r7, r6
 8008664:	4283      	cmp	r3, r0
 8008666:	dc04      	bgt.n	8008672 <__swbuf_r+0x42>
 8008668:	4621      	mov	r1, r4
 800866a:	4628      	mov	r0, r5
 800866c:	f000 f938 	bl	80088e0 <_fflush_r>
 8008670:	bb30      	cbnz	r0, 80086c0 <__swbuf_r+0x90>
 8008672:	68a3      	ldr	r3, [r4, #8]
 8008674:	3001      	adds	r0, #1
 8008676:	3b01      	subs	r3, #1
 8008678:	60a3      	str	r3, [r4, #8]
 800867a:	6823      	ldr	r3, [r4, #0]
 800867c:	1c5a      	adds	r2, r3, #1
 800867e:	6022      	str	r2, [r4, #0]
 8008680:	701e      	strb	r6, [r3, #0]
 8008682:	6963      	ldr	r3, [r4, #20]
 8008684:	4283      	cmp	r3, r0
 8008686:	d004      	beq.n	8008692 <__swbuf_r+0x62>
 8008688:	89a3      	ldrh	r3, [r4, #12]
 800868a:	07db      	lsls	r3, r3, #31
 800868c:	d506      	bpl.n	800869c <__swbuf_r+0x6c>
 800868e:	2e0a      	cmp	r6, #10
 8008690:	d104      	bne.n	800869c <__swbuf_r+0x6c>
 8008692:	4621      	mov	r1, r4
 8008694:	4628      	mov	r0, r5
 8008696:	f000 f923 	bl	80088e0 <_fflush_r>
 800869a:	b988      	cbnz	r0, 80086c0 <__swbuf_r+0x90>
 800869c:	4638      	mov	r0, r7
 800869e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086a0:	4b0a      	ldr	r3, [pc, #40]	; (80086cc <__swbuf_r+0x9c>)
 80086a2:	429c      	cmp	r4, r3
 80086a4:	d101      	bne.n	80086aa <__swbuf_r+0x7a>
 80086a6:	68ac      	ldr	r4, [r5, #8]
 80086a8:	e7cf      	b.n	800864a <__swbuf_r+0x1a>
 80086aa:	4b09      	ldr	r3, [pc, #36]	; (80086d0 <__swbuf_r+0xa0>)
 80086ac:	429c      	cmp	r4, r3
 80086ae:	bf08      	it	eq
 80086b0:	68ec      	ldreq	r4, [r5, #12]
 80086b2:	e7ca      	b.n	800864a <__swbuf_r+0x1a>
 80086b4:	4621      	mov	r1, r4
 80086b6:	4628      	mov	r0, r5
 80086b8:	f000 f81a 	bl	80086f0 <__swsetup_r>
 80086bc:	2800      	cmp	r0, #0
 80086be:	d0cb      	beq.n	8008658 <__swbuf_r+0x28>
 80086c0:	f04f 37ff 	mov.w	r7, #4294967295
 80086c4:	e7ea      	b.n	800869c <__swbuf_r+0x6c>
 80086c6:	bf00      	nop
 80086c8:	0800988c 	.word	0x0800988c
 80086cc:	080098ac 	.word	0x080098ac
 80086d0:	0800986c 	.word	0x0800986c

080086d4 <__ascii_wctomb>:
 80086d4:	4603      	mov	r3, r0
 80086d6:	4608      	mov	r0, r1
 80086d8:	b141      	cbz	r1, 80086ec <__ascii_wctomb+0x18>
 80086da:	2aff      	cmp	r2, #255	; 0xff
 80086dc:	d904      	bls.n	80086e8 <__ascii_wctomb+0x14>
 80086de:	228a      	movs	r2, #138	; 0x8a
 80086e0:	f04f 30ff 	mov.w	r0, #4294967295
 80086e4:	601a      	str	r2, [r3, #0]
 80086e6:	4770      	bx	lr
 80086e8:	2001      	movs	r0, #1
 80086ea:	700a      	strb	r2, [r1, #0]
 80086ec:	4770      	bx	lr
	...

080086f0 <__swsetup_r>:
 80086f0:	4b32      	ldr	r3, [pc, #200]	; (80087bc <__swsetup_r+0xcc>)
 80086f2:	b570      	push	{r4, r5, r6, lr}
 80086f4:	681d      	ldr	r5, [r3, #0]
 80086f6:	4606      	mov	r6, r0
 80086f8:	460c      	mov	r4, r1
 80086fa:	b125      	cbz	r5, 8008706 <__swsetup_r+0x16>
 80086fc:	69ab      	ldr	r3, [r5, #24]
 80086fe:	b913      	cbnz	r3, 8008706 <__swsetup_r+0x16>
 8008700:	4628      	mov	r0, r5
 8008702:	f000 f981 	bl	8008a08 <__sinit>
 8008706:	4b2e      	ldr	r3, [pc, #184]	; (80087c0 <__swsetup_r+0xd0>)
 8008708:	429c      	cmp	r4, r3
 800870a:	d10f      	bne.n	800872c <__swsetup_r+0x3c>
 800870c:	686c      	ldr	r4, [r5, #4]
 800870e:	89a3      	ldrh	r3, [r4, #12]
 8008710:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008714:	0719      	lsls	r1, r3, #28
 8008716:	d42c      	bmi.n	8008772 <__swsetup_r+0x82>
 8008718:	06dd      	lsls	r5, r3, #27
 800871a:	d411      	bmi.n	8008740 <__swsetup_r+0x50>
 800871c:	2309      	movs	r3, #9
 800871e:	6033      	str	r3, [r6, #0]
 8008720:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008724:	f04f 30ff 	mov.w	r0, #4294967295
 8008728:	81a3      	strh	r3, [r4, #12]
 800872a:	e03e      	b.n	80087aa <__swsetup_r+0xba>
 800872c:	4b25      	ldr	r3, [pc, #148]	; (80087c4 <__swsetup_r+0xd4>)
 800872e:	429c      	cmp	r4, r3
 8008730:	d101      	bne.n	8008736 <__swsetup_r+0x46>
 8008732:	68ac      	ldr	r4, [r5, #8]
 8008734:	e7eb      	b.n	800870e <__swsetup_r+0x1e>
 8008736:	4b24      	ldr	r3, [pc, #144]	; (80087c8 <__swsetup_r+0xd8>)
 8008738:	429c      	cmp	r4, r3
 800873a:	bf08      	it	eq
 800873c:	68ec      	ldreq	r4, [r5, #12]
 800873e:	e7e6      	b.n	800870e <__swsetup_r+0x1e>
 8008740:	0758      	lsls	r0, r3, #29
 8008742:	d512      	bpl.n	800876a <__swsetup_r+0x7a>
 8008744:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008746:	b141      	cbz	r1, 800875a <__swsetup_r+0x6a>
 8008748:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800874c:	4299      	cmp	r1, r3
 800874e:	d002      	beq.n	8008756 <__swsetup_r+0x66>
 8008750:	4630      	mov	r0, r6
 8008752:	f7fd fc8d 	bl	8006070 <_free_r>
 8008756:	2300      	movs	r3, #0
 8008758:	6363      	str	r3, [r4, #52]	; 0x34
 800875a:	89a3      	ldrh	r3, [r4, #12]
 800875c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008760:	81a3      	strh	r3, [r4, #12]
 8008762:	2300      	movs	r3, #0
 8008764:	6063      	str	r3, [r4, #4]
 8008766:	6923      	ldr	r3, [r4, #16]
 8008768:	6023      	str	r3, [r4, #0]
 800876a:	89a3      	ldrh	r3, [r4, #12]
 800876c:	f043 0308 	orr.w	r3, r3, #8
 8008770:	81a3      	strh	r3, [r4, #12]
 8008772:	6923      	ldr	r3, [r4, #16]
 8008774:	b94b      	cbnz	r3, 800878a <__swsetup_r+0x9a>
 8008776:	89a3      	ldrh	r3, [r4, #12]
 8008778:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800877c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008780:	d003      	beq.n	800878a <__swsetup_r+0x9a>
 8008782:	4621      	mov	r1, r4
 8008784:	4630      	mov	r0, r6
 8008786:	f000 fa01 	bl	8008b8c <__smakebuf_r>
 800878a:	89a0      	ldrh	r0, [r4, #12]
 800878c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008790:	f010 0301 	ands.w	r3, r0, #1
 8008794:	d00a      	beq.n	80087ac <__swsetup_r+0xbc>
 8008796:	2300      	movs	r3, #0
 8008798:	60a3      	str	r3, [r4, #8]
 800879a:	6963      	ldr	r3, [r4, #20]
 800879c:	425b      	negs	r3, r3
 800879e:	61a3      	str	r3, [r4, #24]
 80087a0:	6923      	ldr	r3, [r4, #16]
 80087a2:	b943      	cbnz	r3, 80087b6 <__swsetup_r+0xc6>
 80087a4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80087a8:	d1ba      	bne.n	8008720 <__swsetup_r+0x30>
 80087aa:	bd70      	pop	{r4, r5, r6, pc}
 80087ac:	0781      	lsls	r1, r0, #30
 80087ae:	bf58      	it	pl
 80087b0:	6963      	ldrpl	r3, [r4, #20]
 80087b2:	60a3      	str	r3, [r4, #8]
 80087b4:	e7f4      	b.n	80087a0 <__swsetup_r+0xb0>
 80087b6:	2000      	movs	r0, #0
 80087b8:	e7f7      	b.n	80087aa <__swsetup_r+0xba>
 80087ba:	bf00      	nop
 80087bc:	20000010 	.word	0x20000010
 80087c0:	0800988c 	.word	0x0800988c
 80087c4:	080098ac 	.word	0x080098ac
 80087c8:	0800986c 	.word	0x0800986c

080087cc <abort>:
 80087cc:	2006      	movs	r0, #6
 80087ce:	b508      	push	{r3, lr}
 80087d0:	f000 fa4c 	bl	8008c6c <raise>
 80087d4:	2001      	movs	r0, #1
 80087d6:	f7f9 f8f6 	bl	80019c6 <_exit>
	...

080087dc <__sflush_r>:
 80087dc:	898a      	ldrh	r2, [r1, #12]
 80087de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087e0:	4605      	mov	r5, r0
 80087e2:	0710      	lsls	r0, r2, #28
 80087e4:	460c      	mov	r4, r1
 80087e6:	d457      	bmi.n	8008898 <__sflush_r+0xbc>
 80087e8:	684b      	ldr	r3, [r1, #4]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	dc04      	bgt.n	80087f8 <__sflush_r+0x1c>
 80087ee:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	dc01      	bgt.n	80087f8 <__sflush_r+0x1c>
 80087f4:	2000      	movs	r0, #0
 80087f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80087fa:	2e00      	cmp	r6, #0
 80087fc:	d0fa      	beq.n	80087f4 <__sflush_r+0x18>
 80087fe:	2300      	movs	r3, #0
 8008800:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008804:	682f      	ldr	r7, [r5, #0]
 8008806:	602b      	str	r3, [r5, #0]
 8008808:	d032      	beq.n	8008870 <__sflush_r+0x94>
 800880a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800880c:	89a3      	ldrh	r3, [r4, #12]
 800880e:	075a      	lsls	r2, r3, #29
 8008810:	d505      	bpl.n	800881e <__sflush_r+0x42>
 8008812:	6863      	ldr	r3, [r4, #4]
 8008814:	1ac0      	subs	r0, r0, r3
 8008816:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008818:	b10b      	cbz	r3, 800881e <__sflush_r+0x42>
 800881a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800881c:	1ac0      	subs	r0, r0, r3
 800881e:	2300      	movs	r3, #0
 8008820:	4602      	mov	r2, r0
 8008822:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008824:	4628      	mov	r0, r5
 8008826:	6a21      	ldr	r1, [r4, #32]
 8008828:	47b0      	blx	r6
 800882a:	1c43      	adds	r3, r0, #1
 800882c:	89a3      	ldrh	r3, [r4, #12]
 800882e:	d106      	bne.n	800883e <__sflush_r+0x62>
 8008830:	6829      	ldr	r1, [r5, #0]
 8008832:	291d      	cmp	r1, #29
 8008834:	d82c      	bhi.n	8008890 <__sflush_r+0xb4>
 8008836:	4a29      	ldr	r2, [pc, #164]	; (80088dc <__sflush_r+0x100>)
 8008838:	40ca      	lsrs	r2, r1
 800883a:	07d6      	lsls	r6, r2, #31
 800883c:	d528      	bpl.n	8008890 <__sflush_r+0xb4>
 800883e:	2200      	movs	r2, #0
 8008840:	6062      	str	r2, [r4, #4]
 8008842:	6922      	ldr	r2, [r4, #16]
 8008844:	04d9      	lsls	r1, r3, #19
 8008846:	6022      	str	r2, [r4, #0]
 8008848:	d504      	bpl.n	8008854 <__sflush_r+0x78>
 800884a:	1c42      	adds	r2, r0, #1
 800884c:	d101      	bne.n	8008852 <__sflush_r+0x76>
 800884e:	682b      	ldr	r3, [r5, #0]
 8008850:	b903      	cbnz	r3, 8008854 <__sflush_r+0x78>
 8008852:	6560      	str	r0, [r4, #84]	; 0x54
 8008854:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008856:	602f      	str	r7, [r5, #0]
 8008858:	2900      	cmp	r1, #0
 800885a:	d0cb      	beq.n	80087f4 <__sflush_r+0x18>
 800885c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008860:	4299      	cmp	r1, r3
 8008862:	d002      	beq.n	800886a <__sflush_r+0x8e>
 8008864:	4628      	mov	r0, r5
 8008866:	f7fd fc03 	bl	8006070 <_free_r>
 800886a:	2000      	movs	r0, #0
 800886c:	6360      	str	r0, [r4, #52]	; 0x34
 800886e:	e7c2      	b.n	80087f6 <__sflush_r+0x1a>
 8008870:	6a21      	ldr	r1, [r4, #32]
 8008872:	2301      	movs	r3, #1
 8008874:	4628      	mov	r0, r5
 8008876:	47b0      	blx	r6
 8008878:	1c41      	adds	r1, r0, #1
 800887a:	d1c7      	bne.n	800880c <__sflush_r+0x30>
 800887c:	682b      	ldr	r3, [r5, #0]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d0c4      	beq.n	800880c <__sflush_r+0x30>
 8008882:	2b1d      	cmp	r3, #29
 8008884:	d001      	beq.n	800888a <__sflush_r+0xae>
 8008886:	2b16      	cmp	r3, #22
 8008888:	d101      	bne.n	800888e <__sflush_r+0xb2>
 800888a:	602f      	str	r7, [r5, #0]
 800888c:	e7b2      	b.n	80087f4 <__sflush_r+0x18>
 800888e:	89a3      	ldrh	r3, [r4, #12]
 8008890:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008894:	81a3      	strh	r3, [r4, #12]
 8008896:	e7ae      	b.n	80087f6 <__sflush_r+0x1a>
 8008898:	690f      	ldr	r7, [r1, #16]
 800889a:	2f00      	cmp	r7, #0
 800889c:	d0aa      	beq.n	80087f4 <__sflush_r+0x18>
 800889e:	0793      	lsls	r3, r2, #30
 80088a0:	bf18      	it	ne
 80088a2:	2300      	movne	r3, #0
 80088a4:	680e      	ldr	r6, [r1, #0]
 80088a6:	bf08      	it	eq
 80088a8:	694b      	ldreq	r3, [r1, #20]
 80088aa:	1bf6      	subs	r6, r6, r7
 80088ac:	600f      	str	r7, [r1, #0]
 80088ae:	608b      	str	r3, [r1, #8]
 80088b0:	2e00      	cmp	r6, #0
 80088b2:	dd9f      	ble.n	80087f4 <__sflush_r+0x18>
 80088b4:	4633      	mov	r3, r6
 80088b6:	463a      	mov	r2, r7
 80088b8:	4628      	mov	r0, r5
 80088ba:	6a21      	ldr	r1, [r4, #32]
 80088bc:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80088c0:	47e0      	blx	ip
 80088c2:	2800      	cmp	r0, #0
 80088c4:	dc06      	bgt.n	80088d4 <__sflush_r+0xf8>
 80088c6:	89a3      	ldrh	r3, [r4, #12]
 80088c8:	f04f 30ff 	mov.w	r0, #4294967295
 80088cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80088d0:	81a3      	strh	r3, [r4, #12]
 80088d2:	e790      	b.n	80087f6 <__sflush_r+0x1a>
 80088d4:	4407      	add	r7, r0
 80088d6:	1a36      	subs	r6, r6, r0
 80088d8:	e7ea      	b.n	80088b0 <__sflush_r+0xd4>
 80088da:	bf00      	nop
 80088dc:	20400001 	.word	0x20400001

080088e0 <_fflush_r>:
 80088e0:	b538      	push	{r3, r4, r5, lr}
 80088e2:	690b      	ldr	r3, [r1, #16]
 80088e4:	4605      	mov	r5, r0
 80088e6:	460c      	mov	r4, r1
 80088e8:	b913      	cbnz	r3, 80088f0 <_fflush_r+0x10>
 80088ea:	2500      	movs	r5, #0
 80088ec:	4628      	mov	r0, r5
 80088ee:	bd38      	pop	{r3, r4, r5, pc}
 80088f0:	b118      	cbz	r0, 80088fa <_fflush_r+0x1a>
 80088f2:	6983      	ldr	r3, [r0, #24]
 80088f4:	b90b      	cbnz	r3, 80088fa <_fflush_r+0x1a>
 80088f6:	f000 f887 	bl	8008a08 <__sinit>
 80088fa:	4b14      	ldr	r3, [pc, #80]	; (800894c <_fflush_r+0x6c>)
 80088fc:	429c      	cmp	r4, r3
 80088fe:	d11b      	bne.n	8008938 <_fflush_r+0x58>
 8008900:	686c      	ldr	r4, [r5, #4]
 8008902:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008906:	2b00      	cmp	r3, #0
 8008908:	d0ef      	beq.n	80088ea <_fflush_r+0xa>
 800890a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800890c:	07d0      	lsls	r0, r2, #31
 800890e:	d404      	bmi.n	800891a <_fflush_r+0x3a>
 8008910:	0599      	lsls	r1, r3, #22
 8008912:	d402      	bmi.n	800891a <_fflush_r+0x3a>
 8008914:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008916:	f7fa f8cf 	bl	8002ab8 <__retarget_lock_acquire_recursive>
 800891a:	4628      	mov	r0, r5
 800891c:	4621      	mov	r1, r4
 800891e:	f7ff ff5d 	bl	80087dc <__sflush_r>
 8008922:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008924:	4605      	mov	r5, r0
 8008926:	07da      	lsls	r2, r3, #31
 8008928:	d4e0      	bmi.n	80088ec <_fflush_r+0xc>
 800892a:	89a3      	ldrh	r3, [r4, #12]
 800892c:	059b      	lsls	r3, r3, #22
 800892e:	d4dd      	bmi.n	80088ec <_fflush_r+0xc>
 8008930:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008932:	f7fa f8d5 	bl	8002ae0 <__retarget_lock_release_recursive>
 8008936:	e7d9      	b.n	80088ec <_fflush_r+0xc>
 8008938:	4b05      	ldr	r3, [pc, #20]	; (8008950 <_fflush_r+0x70>)
 800893a:	429c      	cmp	r4, r3
 800893c:	d101      	bne.n	8008942 <_fflush_r+0x62>
 800893e:	68ac      	ldr	r4, [r5, #8]
 8008940:	e7df      	b.n	8008902 <_fflush_r+0x22>
 8008942:	4b04      	ldr	r3, [pc, #16]	; (8008954 <_fflush_r+0x74>)
 8008944:	429c      	cmp	r4, r3
 8008946:	bf08      	it	eq
 8008948:	68ec      	ldreq	r4, [r5, #12]
 800894a:	e7da      	b.n	8008902 <_fflush_r+0x22>
 800894c:	0800988c 	.word	0x0800988c
 8008950:	080098ac 	.word	0x080098ac
 8008954:	0800986c 	.word	0x0800986c

08008958 <std>:
 8008958:	2300      	movs	r3, #0
 800895a:	b510      	push	{r4, lr}
 800895c:	4604      	mov	r4, r0
 800895e:	e9c0 3300 	strd	r3, r3, [r0]
 8008962:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008966:	6083      	str	r3, [r0, #8]
 8008968:	8181      	strh	r1, [r0, #12]
 800896a:	6643      	str	r3, [r0, #100]	; 0x64
 800896c:	81c2      	strh	r2, [r0, #14]
 800896e:	6183      	str	r3, [r0, #24]
 8008970:	4619      	mov	r1, r3
 8008972:	2208      	movs	r2, #8
 8008974:	305c      	adds	r0, #92	; 0x5c
 8008976:	f7fd fb73 	bl	8006060 <memset>
 800897a:	4b05      	ldr	r3, [pc, #20]	; (8008990 <std+0x38>)
 800897c:	6224      	str	r4, [r4, #32]
 800897e:	6263      	str	r3, [r4, #36]	; 0x24
 8008980:	4b04      	ldr	r3, [pc, #16]	; (8008994 <std+0x3c>)
 8008982:	62a3      	str	r3, [r4, #40]	; 0x28
 8008984:	4b04      	ldr	r3, [pc, #16]	; (8008998 <std+0x40>)
 8008986:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008988:	4b04      	ldr	r3, [pc, #16]	; (800899c <std+0x44>)
 800898a:	6323      	str	r3, [r4, #48]	; 0x30
 800898c:	bd10      	pop	{r4, pc}
 800898e:	bf00      	nop
 8008990:	08008ca5 	.word	0x08008ca5
 8008994:	08008cc7 	.word	0x08008cc7
 8008998:	08008cff 	.word	0x08008cff
 800899c:	08008d23 	.word	0x08008d23

080089a0 <_cleanup_r>:
 80089a0:	4901      	ldr	r1, [pc, #4]	; (80089a8 <_cleanup_r+0x8>)
 80089a2:	f000 b8af 	b.w	8008b04 <_fwalk_reent>
 80089a6:	bf00      	nop
 80089a8:	080088e1 	.word	0x080088e1

080089ac <__sfmoreglue>:
 80089ac:	2268      	movs	r2, #104	; 0x68
 80089ae:	b570      	push	{r4, r5, r6, lr}
 80089b0:	1e4d      	subs	r5, r1, #1
 80089b2:	4355      	muls	r5, r2
 80089b4:	460e      	mov	r6, r1
 80089b6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80089ba:	f7fd fbc1 	bl	8006140 <_malloc_r>
 80089be:	4604      	mov	r4, r0
 80089c0:	b140      	cbz	r0, 80089d4 <__sfmoreglue+0x28>
 80089c2:	2100      	movs	r1, #0
 80089c4:	e9c0 1600 	strd	r1, r6, [r0]
 80089c8:	300c      	adds	r0, #12
 80089ca:	60a0      	str	r0, [r4, #8]
 80089cc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80089d0:	f7fd fb46 	bl	8006060 <memset>
 80089d4:	4620      	mov	r0, r4
 80089d6:	bd70      	pop	{r4, r5, r6, pc}

080089d8 <__sfp_lock_acquire>:
 80089d8:	4801      	ldr	r0, [pc, #4]	; (80089e0 <__sfp_lock_acquire+0x8>)
 80089da:	f7fa b86d 	b.w	8002ab8 <__retarget_lock_acquire_recursive>
 80089de:	bf00      	nop
 80089e0:	20000a74 	.word	0x20000a74

080089e4 <__sfp_lock_release>:
 80089e4:	4801      	ldr	r0, [pc, #4]	; (80089ec <__sfp_lock_release+0x8>)
 80089e6:	f7fa b87b 	b.w	8002ae0 <__retarget_lock_release_recursive>
 80089ea:	bf00      	nop
 80089ec:	20000a74 	.word	0x20000a74

080089f0 <__sinit_lock_acquire>:
 80089f0:	4801      	ldr	r0, [pc, #4]	; (80089f8 <__sinit_lock_acquire+0x8>)
 80089f2:	f7fa b861 	b.w	8002ab8 <__retarget_lock_acquire_recursive>
 80089f6:	bf00      	nop
 80089f8:	20000a74 	.word	0x20000a74

080089fc <__sinit_lock_release>:
 80089fc:	4801      	ldr	r0, [pc, #4]	; (8008a04 <__sinit_lock_release+0x8>)
 80089fe:	f7fa b86f 	b.w	8002ae0 <__retarget_lock_release_recursive>
 8008a02:	bf00      	nop
 8008a04:	20000a74 	.word	0x20000a74

08008a08 <__sinit>:
 8008a08:	b510      	push	{r4, lr}
 8008a0a:	4604      	mov	r4, r0
 8008a0c:	f7ff fff0 	bl	80089f0 <__sinit_lock_acquire>
 8008a10:	69a3      	ldr	r3, [r4, #24]
 8008a12:	b11b      	cbz	r3, 8008a1c <__sinit+0x14>
 8008a14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a18:	f7ff bff0 	b.w	80089fc <__sinit_lock_release>
 8008a1c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008a20:	6523      	str	r3, [r4, #80]	; 0x50
 8008a22:	4b13      	ldr	r3, [pc, #76]	; (8008a70 <__sinit+0x68>)
 8008a24:	4a13      	ldr	r2, [pc, #76]	; (8008a74 <__sinit+0x6c>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	62a2      	str	r2, [r4, #40]	; 0x28
 8008a2a:	42a3      	cmp	r3, r4
 8008a2c:	bf08      	it	eq
 8008a2e:	2301      	moveq	r3, #1
 8008a30:	4620      	mov	r0, r4
 8008a32:	bf08      	it	eq
 8008a34:	61a3      	streq	r3, [r4, #24]
 8008a36:	f000 f81f 	bl	8008a78 <__sfp>
 8008a3a:	6060      	str	r0, [r4, #4]
 8008a3c:	4620      	mov	r0, r4
 8008a3e:	f000 f81b 	bl	8008a78 <__sfp>
 8008a42:	60a0      	str	r0, [r4, #8]
 8008a44:	4620      	mov	r0, r4
 8008a46:	f000 f817 	bl	8008a78 <__sfp>
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	2104      	movs	r1, #4
 8008a4e:	60e0      	str	r0, [r4, #12]
 8008a50:	6860      	ldr	r0, [r4, #4]
 8008a52:	f7ff ff81 	bl	8008958 <std>
 8008a56:	2201      	movs	r2, #1
 8008a58:	2109      	movs	r1, #9
 8008a5a:	68a0      	ldr	r0, [r4, #8]
 8008a5c:	f7ff ff7c 	bl	8008958 <std>
 8008a60:	2202      	movs	r2, #2
 8008a62:	2112      	movs	r1, #18
 8008a64:	68e0      	ldr	r0, [r4, #12]
 8008a66:	f7ff ff77 	bl	8008958 <std>
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	61a3      	str	r3, [r4, #24]
 8008a6e:	e7d1      	b.n	8008a14 <__sinit+0xc>
 8008a70:	080094f0 	.word	0x080094f0
 8008a74:	080089a1 	.word	0x080089a1

08008a78 <__sfp>:
 8008a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a7a:	4607      	mov	r7, r0
 8008a7c:	f7ff ffac 	bl	80089d8 <__sfp_lock_acquire>
 8008a80:	4b1e      	ldr	r3, [pc, #120]	; (8008afc <__sfp+0x84>)
 8008a82:	681e      	ldr	r6, [r3, #0]
 8008a84:	69b3      	ldr	r3, [r6, #24]
 8008a86:	b913      	cbnz	r3, 8008a8e <__sfp+0x16>
 8008a88:	4630      	mov	r0, r6
 8008a8a:	f7ff ffbd 	bl	8008a08 <__sinit>
 8008a8e:	3648      	adds	r6, #72	; 0x48
 8008a90:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008a94:	3b01      	subs	r3, #1
 8008a96:	d503      	bpl.n	8008aa0 <__sfp+0x28>
 8008a98:	6833      	ldr	r3, [r6, #0]
 8008a9a:	b30b      	cbz	r3, 8008ae0 <__sfp+0x68>
 8008a9c:	6836      	ldr	r6, [r6, #0]
 8008a9e:	e7f7      	b.n	8008a90 <__sfp+0x18>
 8008aa0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008aa4:	b9d5      	cbnz	r5, 8008adc <__sfp+0x64>
 8008aa6:	4b16      	ldr	r3, [pc, #88]	; (8008b00 <__sfp+0x88>)
 8008aa8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008aac:	60e3      	str	r3, [r4, #12]
 8008aae:	6665      	str	r5, [r4, #100]	; 0x64
 8008ab0:	f7f9 ffdc 	bl	8002a6c <__retarget_lock_init_recursive>
 8008ab4:	f7ff ff96 	bl	80089e4 <__sfp_lock_release>
 8008ab8:	2208      	movs	r2, #8
 8008aba:	4629      	mov	r1, r5
 8008abc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008ac0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008ac4:	6025      	str	r5, [r4, #0]
 8008ac6:	61a5      	str	r5, [r4, #24]
 8008ac8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008acc:	f7fd fac8 	bl	8006060 <memset>
 8008ad0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008ad4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008ad8:	4620      	mov	r0, r4
 8008ada:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008adc:	3468      	adds	r4, #104	; 0x68
 8008ade:	e7d9      	b.n	8008a94 <__sfp+0x1c>
 8008ae0:	2104      	movs	r1, #4
 8008ae2:	4638      	mov	r0, r7
 8008ae4:	f7ff ff62 	bl	80089ac <__sfmoreglue>
 8008ae8:	4604      	mov	r4, r0
 8008aea:	6030      	str	r0, [r6, #0]
 8008aec:	2800      	cmp	r0, #0
 8008aee:	d1d5      	bne.n	8008a9c <__sfp+0x24>
 8008af0:	f7ff ff78 	bl	80089e4 <__sfp_lock_release>
 8008af4:	230c      	movs	r3, #12
 8008af6:	603b      	str	r3, [r7, #0]
 8008af8:	e7ee      	b.n	8008ad8 <__sfp+0x60>
 8008afa:	bf00      	nop
 8008afc:	080094f0 	.word	0x080094f0
 8008b00:	ffff0001 	.word	0xffff0001

08008b04 <_fwalk_reent>:
 8008b04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b08:	4606      	mov	r6, r0
 8008b0a:	4688      	mov	r8, r1
 8008b0c:	2700      	movs	r7, #0
 8008b0e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008b12:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008b16:	f1b9 0901 	subs.w	r9, r9, #1
 8008b1a:	d505      	bpl.n	8008b28 <_fwalk_reent+0x24>
 8008b1c:	6824      	ldr	r4, [r4, #0]
 8008b1e:	2c00      	cmp	r4, #0
 8008b20:	d1f7      	bne.n	8008b12 <_fwalk_reent+0xe>
 8008b22:	4638      	mov	r0, r7
 8008b24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b28:	89ab      	ldrh	r3, [r5, #12]
 8008b2a:	2b01      	cmp	r3, #1
 8008b2c:	d907      	bls.n	8008b3e <_fwalk_reent+0x3a>
 8008b2e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008b32:	3301      	adds	r3, #1
 8008b34:	d003      	beq.n	8008b3e <_fwalk_reent+0x3a>
 8008b36:	4629      	mov	r1, r5
 8008b38:	4630      	mov	r0, r6
 8008b3a:	47c0      	blx	r8
 8008b3c:	4307      	orrs	r7, r0
 8008b3e:	3568      	adds	r5, #104	; 0x68
 8008b40:	e7e9      	b.n	8008b16 <_fwalk_reent+0x12>

08008b42 <__swhatbuf_r>:
 8008b42:	b570      	push	{r4, r5, r6, lr}
 8008b44:	460e      	mov	r6, r1
 8008b46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b4a:	4614      	mov	r4, r2
 8008b4c:	2900      	cmp	r1, #0
 8008b4e:	461d      	mov	r5, r3
 8008b50:	b096      	sub	sp, #88	; 0x58
 8008b52:	da08      	bge.n	8008b66 <__swhatbuf_r+0x24>
 8008b54:	2200      	movs	r2, #0
 8008b56:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008b5a:	602a      	str	r2, [r5, #0]
 8008b5c:	061a      	lsls	r2, r3, #24
 8008b5e:	d410      	bmi.n	8008b82 <__swhatbuf_r+0x40>
 8008b60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008b64:	e00e      	b.n	8008b84 <__swhatbuf_r+0x42>
 8008b66:	466a      	mov	r2, sp
 8008b68:	f000 f902 	bl	8008d70 <_fstat_r>
 8008b6c:	2800      	cmp	r0, #0
 8008b6e:	dbf1      	blt.n	8008b54 <__swhatbuf_r+0x12>
 8008b70:	9a01      	ldr	r2, [sp, #4]
 8008b72:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008b76:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008b7a:	425a      	negs	r2, r3
 8008b7c:	415a      	adcs	r2, r3
 8008b7e:	602a      	str	r2, [r5, #0]
 8008b80:	e7ee      	b.n	8008b60 <__swhatbuf_r+0x1e>
 8008b82:	2340      	movs	r3, #64	; 0x40
 8008b84:	2000      	movs	r0, #0
 8008b86:	6023      	str	r3, [r4, #0]
 8008b88:	b016      	add	sp, #88	; 0x58
 8008b8a:	bd70      	pop	{r4, r5, r6, pc}

08008b8c <__smakebuf_r>:
 8008b8c:	898b      	ldrh	r3, [r1, #12]
 8008b8e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008b90:	079d      	lsls	r5, r3, #30
 8008b92:	4606      	mov	r6, r0
 8008b94:	460c      	mov	r4, r1
 8008b96:	d507      	bpl.n	8008ba8 <__smakebuf_r+0x1c>
 8008b98:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008b9c:	6023      	str	r3, [r4, #0]
 8008b9e:	6123      	str	r3, [r4, #16]
 8008ba0:	2301      	movs	r3, #1
 8008ba2:	6163      	str	r3, [r4, #20]
 8008ba4:	b002      	add	sp, #8
 8008ba6:	bd70      	pop	{r4, r5, r6, pc}
 8008ba8:	466a      	mov	r2, sp
 8008baa:	ab01      	add	r3, sp, #4
 8008bac:	f7ff ffc9 	bl	8008b42 <__swhatbuf_r>
 8008bb0:	9900      	ldr	r1, [sp, #0]
 8008bb2:	4605      	mov	r5, r0
 8008bb4:	4630      	mov	r0, r6
 8008bb6:	f7fd fac3 	bl	8006140 <_malloc_r>
 8008bba:	b948      	cbnz	r0, 8008bd0 <__smakebuf_r+0x44>
 8008bbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bc0:	059a      	lsls	r2, r3, #22
 8008bc2:	d4ef      	bmi.n	8008ba4 <__smakebuf_r+0x18>
 8008bc4:	f023 0303 	bic.w	r3, r3, #3
 8008bc8:	f043 0302 	orr.w	r3, r3, #2
 8008bcc:	81a3      	strh	r3, [r4, #12]
 8008bce:	e7e3      	b.n	8008b98 <__smakebuf_r+0xc>
 8008bd0:	4b0d      	ldr	r3, [pc, #52]	; (8008c08 <__smakebuf_r+0x7c>)
 8008bd2:	62b3      	str	r3, [r6, #40]	; 0x28
 8008bd4:	89a3      	ldrh	r3, [r4, #12]
 8008bd6:	6020      	str	r0, [r4, #0]
 8008bd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008bdc:	81a3      	strh	r3, [r4, #12]
 8008bde:	9b00      	ldr	r3, [sp, #0]
 8008be0:	6120      	str	r0, [r4, #16]
 8008be2:	6163      	str	r3, [r4, #20]
 8008be4:	9b01      	ldr	r3, [sp, #4]
 8008be6:	b15b      	cbz	r3, 8008c00 <__smakebuf_r+0x74>
 8008be8:	4630      	mov	r0, r6
 8008bea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008bee:	f000 f8d1 	bl	8008d94 <_isatty_r>
 8008bf2:	b128      	cbz	r0, 8008c00 <__smakebuf_r+0x74>
 8008bf4:	89a3      	ldrh	r3, [r4, #12]
 8008bf6:	f023 0303 	bic.w	r3, r3, #3
 8008bfa:	f043 0301 	orr.w	r3, r3, #1
 8008bfe:	81a3      	strh	r3, [r4, #12]
 8008c00:	89a0      	ldrh	r0, [r4, #12]
 8008c02:	4305      	orrs	r5, r0
 8008c04:	81a5      	strh	r5, [r4, #12]
 8008c06:	e7cd      	b.n	8008ba4 <__smakebuf_r+0x18>
 8008c08:	080089a1 	.word	0x080089a1

08008c0c <_malloc_usable_size_r>:
 8008c0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c10:	1f18      	subs	r0, r3, #4
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	bfbc      	itt	lt
 8008c16:	580b      	ldrlt	r3, [r1, r0]
 8008c18:	18c0      	addlt	r0, r0, r3
 8008c1a:	4770      	bx	lr

08008c1c <_raise_r>:
 8008c1c:	291f      	cmp	r1, #31
 8008c1e:	b538      	push	{r3, r4, r5, lr}
 8008c20:	4604      	mov	r4, r0
 8008c22:	460d      	mov	r5, r1
 8008c24:	d904      	bls.n	8008c30 <_raise_r+0x14>
 8008c26:	2316      	movs	r3, #22
 8008c28:	6003      	str	r3, [r0, #0]
 8008c2a:	f04f 30ff 	mov.w	r0, #4294967295
 8008c2e:	bd38      	pop	{r3, r4, r5, pc}
 8008c30:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008c32:	b112      	cbz	r2, 8008c3a <_raise_r+0x1e>
 8008c34:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008c38:	b94b      	cbnz	r3, 8008c4e <_raise_r+0x32>
 8008c3a:	4620      	mov	r0, r4
 8008c3c:	f000 f830 	bl	8008ca0 <_getpid_r>
 8008c40:	462a      	mov	r2, r5
 8008c42:	4601      	mov	r1, r0
 8008c44:	4620      	mov	r0, r4
 8008c46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c4a:	f000 b817 	b.w	8008c7c <_kill_r>
 8008c4e:	2b01      	cmp	r3, #1
 8008c50:	d00a      	beq.n	8008c68 <_raise_r+0x4c>
 8008c52:	1c59      	adds	r1, r3, #1
 8008c54:	d103      	bne.n	8008c5e <_raise_r+0x42>
 8008c56:	2316      	movs	r3, #22
 8008c58:	6003      	str	r3, [r0, #0]
 8008c5a:	2001      	movs	r0, #1
 8008c5c:	e7e7      	b.n	8008c2e <_raise_r+0x12>
 8008c5e:	2400      	movs	r4, #0
 8008c60:	4628      	mov	r0, r5
 8008c62:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008c66:	4798      	blx	r3
 8008c68:	2000      	movs	r0, #0
 8008c6a:	e7e0      	b.n	8008c2e <_raise_r+0x12>

08008c6c <raise>:
 8008c6c:	4b02      	ldr	r3, [pc, #8]	; (8008c78 <raise+0xc>)
 8008c6e:	4601      	mov	r1, r0
 8008c70:	6818      	ldr	r0, [r3, #0]
 8008c72:	f7ff bfd3 	b.w	8008c1c <_raise_r>
 8008c76:	bf00      	nop
 8008c78:	20000010 	.word	0x20000010

08008c7c <_kill_r>:
 8008c7c:	b538      	push	{r3, r4, r5, lr}
 8008c7e:	2300      	movs	r3, #0
 8008c80:	4d06      	ldr	r5, [pc, #24]	; (8008c9c <_kill_r+0x20>)
 8008c82:	4604      	mov	r4, r0
 8008c84:	4608      	mov	r0, r1
 8008c86:	4611      	mov	r1, r2
 8008c88:	602b      	str	r3, [r5, #0]
 8008c8a:	f7f8 fe8c 	bl	80019a6 <_kill>
 8008c8e:	1c43      	adds	r3, r0, #1
 8008c90:	d102      	bne.n	8008c98 <_kill_r+0x1c>
 8008c92:	682b      	ldr	r3, [r5, #0]
 8008c94:	b103      	cbz	r3, 8008c98 <_kill_r+0x1c>
 8008c96:	6023      	str	r3, [r4, #0]
 8008c98:	bd38      	pop	{r3, r4, r5, pc}
 8008c9a:	bf00      	nop
 8008c9c:	200017d4 	.word	0x200017d4

08008ca0 <_getpid_r>:
 8008ca0:	f7f8 be7a 	b.w	8001998 <_getpid>

08008ca4 <__sread>:
 8008ca4:	b510      	push	{r4, lr}
 8008ca6:	460c      	mov	r4, r1
 8008ca8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cac:	f000 f894 	bl	8008dd8 <_read_r>
 8008cb0:	2800      	cmp	r0, #0
 8008cb2:	bfab      	itete	ge
 8008cb4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008cb6:	89a3      	ldrhlt	r3, [r4, #12]
 8008cb8:	181b      	addge	r3, r3, r0
 8008cba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008cbe:	bfac      	ite	ge
 8008cc0:	6563      	strge	r3, [r4, #84]	; 0x54
 8008cc2:	81a3      	strhlt	r3, [r4, #12]
 8008cc4:	bd10      	pop	{r4, pc}

08008cc6 <__swrite>:
 8008cc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008cca:	461f      	mov	r7, r3
 8008ccc:	898b      	ldrh	r3, [r1, #12]
 8008cce:	4605      	mov	r5, r0
 8008cd0:	05db      	lsls	r3, r3, #23
 8008cd2:	460c      	mov	r4, r1
 8008cd4:	4616      	mov	r6, r2
 8008cd6:	d505      	bpl.n	8008ce4 <__swrite+0x1e>
 8008cd8:	2302      	movs	r3, #2
 8008cda:	2200      	movs	r2, #0
 8008cdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ce0:	f000 f868 	bl	8008db4 <_lseek_r>
 8008ce4:	89a3      	ldrh	r3, [r4, #12]
 8008ce6:	4632      	mov	r2, r6
 8008ce8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008cec:	81a3      	strh	r3, [r4, #12]
 8008cee:	4628      	mov	r0, r5
 8008cf0:	463b      	mov	r3, r7
 8008cf2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008cf6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008cfa:	f000 b817 	b.w	8008d2c <_write_r>

08008cfe <__sseek>:
 8008cfe:	b510      	push	{r4, lr}
 8008d00:	460c      	mov	r4, r1
 8008d02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d06:	f000 f855 	bl	8008db4 <_lseek_r>
 8008d0a:	1c43      	adds	r3, r0, #1
 8008d0c:	89a3      	ldrh	r3, [r4, #12]
 8008d0e:	bf15      	itete	ne
 8008d10:	6560      	strne	r0, [r4, #84]	; 0x54
 8008d12:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008d16:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008d1a:	81a3      	strheq	r3, [r4, #12]
 8008d1c:	bf18      	it	ne
 8008d1e:	81a3      	strhne	r3, [r4, #12]
 8008d20:	bd10      	pop	{r4, pc}

08008d22 <__sclose>:
 8008d22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d26:	f000 b813 	b.w	8008d50 <_close_r>
	...

08008d2c <_write_r>:
 8008d2c:	b538      	push	{r3, r4, r5, lr}
 8008d2e:	4604      	mov	r4, r0
 8008d30:	4608      	mov	r0, r1
 8008d32:	4611      	mov	r1, r2
 8008d34:	2200      	movs	r2, #0
 8008d36:	4d05      	ldr	r5, [pc, #20]	; (8008d4c <_write_r+0x20>)
 8008d38:	602a      	str	r2, [r5, #0]
 8008d3a:	461a      	mov	r2, r3
 8008d3c:	f7f8 fe6a 	bl	8001a14 <_write>
 8008d40:	1c43      	adds	r3, r0, #1
 8008d42:	d102      	bne.n	8008d4a <_write_r+0x1e>
 8008d44:	682b      	ldr	r3, [r5, #0]
 8008d46:	b103      	cbz	r3, 8008d4a <_write_r+0x1e>
 8008d48:	6023      	str	r3, [r4, #0]
 8008d4a:	bd38      	pop	{r3, r4, r5, pc}
 8008d4c:	200017d4 	.word	0x200017d4

08008d50 <_close_r>:
 8008d50:	b538      	push	{r3, r4, r5, lr}
 8008d52:	2300      	movs	r3, #0
 8008d54:	4d05      	ldr	r5, [pc, #20]	; (8008d6c <_close_r+0x1c>)
 8008d56:	4604      	mov	r4, r0
 8008d58:	4608      	mov	r0, r1
 8008d5a:	602b      	str	r3, [r5, #0]
 8008d5c:	f7f8 fe76 	bl	8001a4c <_close>
 8008d60:	1c43      	adds	r3, r0, #1
 8008d62:	d102      	bne.n	8008d6a <_close_r+0x1a>
 8008d64:	682b      	ldr	r3, [r5, #0]
 8008d66:	b103      	cbz	r3, 8008d6a <_close_r+0x1a>
 8008d68:	6023      	str	r3, [r4, #0]
 8008d6a:	bd38      	pop	{r3, r4, r5, pc}
 8008d6c:	200017d4 	.word	0x200017d4

08008d70 <_fstat_r>:
 8008d70:	b538      	push	{r3, r4, r5, lr}
 8008d72:	2300      	movs	r3, #0
 8008d74:	4d06      	ldr	r5, [pc, #24]	; (8008d90 <_fstat_r+0x20>)
 8008d76:	4604      	mov	r4, r0
 8008d78:	4608      	mov	r0, r1
 8008d7a:	4611      	mov	r1, r2
 8008d7c:	602b      	str	r3, [r5, #0]
 8008d7e:	f7f8 fe70 	bl	8001a62 <_fstat>
 8008d82:	1c43      	adds	r3, r0, #1
 8008d84:	d102      	bne.n	8008d8c <_fstat_r+0x1c>
 8008d86:	682b      	ldr	r3, [r5, #0]
 8008d88:	b103      	cbz	r3, 8008d8c <_fstat_r+0x1c>
 8008d8a:	6023      	str	r3, [r4, #0]
 8008d8c:	bd38      	pop	{r3, r4, r5, pc}
 8008d8e:	bf00      	nop
 8008d90:	200017d4 	.word	0x200017d4

08008d94 <_isatty_r>:
 8008d94:	b538      	push	{r3, r4, r5, lr}
 8008d96:	2300      	movs	r3, #0
 8008d98:	4d05      	ldr	r5, [pc, #20]	; (8008db0 <_isatty_r+0x1c>)
 8008d9a:	4604      	mov	r4, r0
 8008d9c:	4608      	mov	r0, r1
 8008d9e:	602b      	str	r3, [r5, #0]
 8008da0:	f7f8 fe6e 	bl	8001a80 <_isatty>
 8008da4:	1c43      	adds	r3, r0, #1
 8008da6:	d102      	bne.n	8008dae <_isatty_r+0x1a>
 8008da8:	682b      	ldr	r3, [r5, #0]
 8008daa:	b103      	cbz	r3, 8008dae <_isatty_r+0x1a>
 8008dac:	6023      	str	r3, [r4, #0]
 8008dae:	bd38      	pop	{r3, r4, r5, pc}
 8008db0:	200017d4 	.word	0x200017d4

08008db4 <_lseek_r>:
 8008db4:	b538      	push	{r3, r4, r5, lr}
 8008db6:	4604      	mov	r4, r0
 8008db8:	4608      	mov	r0, r1
 8008dba:	4611      	mov	r1, r2
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	4d05      	ldr	r5, [pc, #20]	; (8008dd4 <_lseek_r+0x20>)
 8008dc0:	602a      	str	r2, [r5, #0]
 8008dc2:	461a      	mov	r2, r3
 8008dc4:	f7f8 fe66 	bl	8001a94 <_lseek>
 8008dc8:	1c43      	adds	r3, r0, #1
 8008dca:	d102      	bne.n	8008dd2 <_lseek_r+0x1e>
 8008dcc:	682b      	ldr	r3, [r5, #0]
 8008dce:	b103      	cbz	r3, 8008dd2 <_lseek_r+0x1e>
 8008dd0:	6023      	str	r3, [r4, #0]
 8008dd2:	bd38      	pop	{r3, r4, r5, pc}
 8008dd4:	200017d4 	.word	0x200017d4

08008dd8 <_read_r>:
 8008dd8:	b538      	push	{r3, r4, r5, lr}
 8008dda:	4604      	mov	r4, r0
 8008ddc:	4608      	mov	r0, r1
 8008dde:	4611      	mov	r1, r2
 8008de0:	2200      	movs	r2, #0
 8008de2:	4d05      	ldr	r5, [pc, #20]	; (8008df8 <_read_r+0x20>)
 8008de4:	602a      	str	r2, [r5, #0]
 8008de6:	461a      	mov	r2, r3
 8008de8:	f7f8 fdf7 	bl	80019da <_read>
 8008dec:	1c43      	adds	r3, r0, #1
 8008dee:	d102      	bne.n	8008df6 <_read_r+0x1e>
 8008df0:	682b      	ldr	r3, [r5, #0]
 8008df2:	b103      	cbz	r3, 8008df6 <_read_r+0x1e>
 8008df4:	6023      	str	r3, [r4, #0]
 8008df6:	bd38      	pop	{r3, r4, r5, pc}
 8008df8:	200017d4 	.word	0x200017d4

08008dfc <_init>:
 8008dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dfe:	bf00      	nop
 8008e00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e02:	bc08      	pop	{r3}
 8008e04:	469e      	mov	lr, r3
 8008e06:	4770      	bx	lr

08008e08 <_fini>:
 8008e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e0a:	bf00      	nop
 8008e0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e0e:	bc08      	pop	{r3}
 8008e10:	469e      	mov	lr, r3
 8008e12:	4770      	bx	lr
