`timescale 1ns / 1ps
////////////////////////////////////////////////////////////////////////////////
// Module Name: Instruction Fetch/Instruction Decode Stage Pipeline Register
// Instruction Stage: Pipeline Register
//
// Description: Pipeline register between stages 1 and 2 of the datapath. Passes
//              through an untouched version of the current instruction each
//              clock cycle.
////////////////////////////////////////////////////////////////////////////////


module IF_ID(

    );
endmodule
