digraph dcn3_clk_mgr_construct {  
"1000108" [label = "(METHOD,dcn3_clk_mgr_construct)" ]
"1000289" [label = "(METHOD_RETURN,void)" ]
"1000109" [label = "(PARAM,struct dc_context *ctx)" ]
"1000110" [label = "(PARAM,struct clk_mgr_internal *clk_mgr)" ]
"1000111" [label = "(PARAM,struct pp_smu_funcs *pp_smu)" ]
"1000112" [label = "(PARAM,struct dccg *dccg)" ]
"1000115" [label = "(<operator>.assignment,s = { 0 })" ]
"1000117" [label = "(<operator>.assignment,clk_mgr->base.ctx = ctx)" ]
"1000124" [label = "(<operator>.assignment,clk_mgr->base.funcs = &dcn3_funcs)" ]
"1000132" [label = "(<operator>.assignment,clk_mgr->regs = &clk_mgr_regs)" ]
"1000138" [label = "(<operator>.assignment,clk_mgr->clk_mgr_shift = &clk_mgr_shift)" ]
"1000144" [label = "(<operator>.assignment,clk_mgr->clk_mgr_mask = &clk_mgr_mask)" ]
"1000150" [label = "(<operator>.assignment,clk_mgr->dccg = dccg)" ]
"1000155" [label = "(<operator>.assignment,clk_mgr->dfs_bypass_disp_clk = 0)" ]
"1000160" [label = "(<operator>.assignment,clk_mgr->dprefclk_ss_percentage = 0)" ]
"1000165" [label = "(<operator>.assignment,clk_mgr->dprefclk_ss_divider = 1000)" ]
"1000170" [label = "(<operator>.assignment,clk_mgr->ss_on_dprefclk = false)" ]
"1000175" [label = "(<operator>.assignment,clk_mgr->dfs_ref_freq_khz = 100000)" ]
"1000180" [label = "(<operator>.assignment,clk_mgr->base.dprefclk_khz = 730000)" ]
"1000187" [label = "(<operator>.assignment,clk_mgr->base.dentist_vco_freq_khz = dcn30_get_vco_frequency_from_reg(clk_mgr))" ]
"1000193" [label = "(dcn30_get_vco_frequency_from_reg,dcn30_get_vco_frequency_from_reg(clk_mgr))" ]
"1000196" [label = "(<operator>.equals,clk_mgr->base.dentist_vco_freq_khz == 0)" ]
"1000203" [label = "(<operator>.assignment,clk_mgr->base.dentist_vco_freq_khz = 3650000)" ]
"1000211" [label = "(<operator>.notEquals,s.dprefclk != 0)" ]
"1000216" [label = "(<operator>.assignment,clk_mgr->base.dprefclk_khz = s.dprefclk * 1000)" ]
"1000222" [label = "(<operator>.multiplication,s.dprefclk * 1000)" ]
"1000227" [label = "(<operator>.assignment,clk_mgr->dfs_bypass_enabled = false)" ]
"1000232" [label = "(<operator>.assignment,clk_mgr->smu_present = false)" ]
"1000237" [label = "(dce_clock_read_ss_info,dce_clock_read_ss_info(clk_mgr))" ]
"1000239" [label = "(<operator>.assignment,clk_mgr->base.bw_params = kzalloc(sizeof(*clk_mgr->base.bw_params), GFP_KERNEL))" ]
"1000245" [label = "(kzalloc,kzalloc(sizeof(*clk_mgr->base.bw_params), GFP_KERNEL))" ]
"1000246" [label = "(<operator>.sizeOf,sizeof(*clk_mgr->base.bw_params))" ]
"1000255" [label = "(<operator>.logicalNot,!clk_mgr->base.bw_params)" ]
"1000262" [label = "(BREAK_TO_DEBUGGER,BREAK_TO_DEBUGGER())" ]
"1000263" [label = "(RETURN,return;,return;)" ]
"1000264" [label = "(<operator>.assignment,clk_mgr->wm_range_table = dm_helpers_allocate_gpu_mem(clk_mgr->base.ctx,\n\t\t\tDC_MEM_ALLOC_TYPE_GART, sizeof(WatermarksExternal_t),\n\t\t\t&clk_mgr->wm_range_table_addr))" ]
"1000268" [label = "(dm_helpers_allocate_gpu_mem,dm_helpers_allocate_gpu_mem(clk_mgr->base.ctx,\n\t\t\tDC_MEM_ALLOC_TYPE_GART, sizeof(WatermarksExternal_t),\n\t\t\t&clk_mgr->wm_range_table_addr))" ]
"1000275" [label = "(<operator>.sizeOf,sizeof(WatermarksExternal_t))" ]
"1000282" [label = "(<operator>.logicalNot,!clk_mgr->wm_range_table)" ]
"1000287" [label = "(BREAK_TO_DEBUGGER,BREAK_TO_DEBUGGER())" ]
"1000288" [label = "(RETURN,return;,return;)" ]
"1000204" [label = "(<operator>.fieldAccess,clk_mgr->base.dentist_vco_freq_khz)" ]
"1000205" [label = "(<operator>.indirectFieldAccess,clk_mgr->base)" ]
"1000207" [label = "(FIELD_IDENTIFIER,base,base)" ]
"1000208" [label = "(FIELD_IDENTIFIER,dentist_vco_freq_khz,dentist_vco_freq_khz)" ]
"1000217" [label = "(<operator>.fieldAccess,clk_mgr->base.dprefclk_khz)" ]
"1000218" [label = "(<operator>.indirectFieldAccess,clk_mgr->base)" ]
"1000220" [label = "(FIELD_IDENTIFIER,base,base)" ]
"1000221" [label = "(FIELD_IDENTIFIER,dprefclk_khz,dprefclk_khz)" ]
"1000223" [label = "(<operator>.fieldAccess,s.dprefclk)" ]
"1000225" [label = "(FIELD_IDENTIFIER,dprefclk,dprefclk)" ]
"1000265" [label = "(<operator>.indirectFieldAccess,clk_mgr->wm_range_table)" ]
"1000267" [label = "(FIELD_IDENTIFIER,wm_range_table,wm_range_table)" ]
"1000269" [label = "(<operator>.fieldAccess,clk_mgr->base.ctx)" ]
"1000270" [label = "(<operator>.indirectFieldAccess,clk_mgr->base)" ]
"1000272" [label = "(FIELD_IDENTIFIER,base,base)" ]
"1000273" [label = "(FIELD_IDENTIFIER,ctx,ctx)" ]
"1000277" [label = "(<operator>.addressOf,&clk_mgr->wm_range_table_addr)" ]
"1000278" [label = "(<operator>.indirectFieldAccess,clk_mgr->wm_range_table_addr)" ]
"1000280" [label = "(FIELD_IDENTIFIER,wm_range_table_addr,wm_range_table_addr)" ]
"1000283" [label = "(<operator>.indirectFieldAccess,clk_mgr->wm_range_table)" ]
"1000285" [label = "(FIELD_IDENTIFIER,wm_range_table,wm_range_table)" ]
  "1000288" -> "1000289"  [ label = "DDG: <RET>"] 
  "1000263" -> "1000289"  [ label = "DDG: <RET>"] 
  "1000124" -> "1000289"  [ label = "DDG: &dcn3_funcs"] 
  "1000245" -> "1000289"  [ label = "DDG: GFP_KERNEL"] 
  "1000255" -> "1000289"  [ label = "DDG: !clk_mgr->base.bw_params"] 
  "1000180" -> "1000289"  [ label = "DDG: clk_mgr->base.dprefclk_khz"] 
  "1000117" -> "1000289"  [ label = "DDG: clk_mgr->base.ctx"] 
  "1000138" -> "1000289"  [ label = "DDG: &clk_mgr_shift"] 
  "1000124" -> "1000289"  [ label = "DDG: clk_mgr->base.funcs"] 
  "1000222" -> "1000289"  [ label = "DDG: s.dprefclk"] 
  "1000237" -> "1000289"  [ label = "DDG: dce_clock_read_ss_info(clk_mgr)"] 
  "1000282" -> "1000289"  [ label = "DDG: !clk_mgr->wm_range_table"] 
  "1000232" -> "1000289"  [ label = "DDG: false"] 
  "1000150" -> "1000289"  [ label = "DDG: clk_mgr->dccg"] 
  "1000232" -> "1000289"  [ label = "DDG: clk_mgr->smu_present"] 
  "1000287" -> "1000289"  [ label = "DDG: BREAK_TO_DEBUGGER()"] 
  "1000216" -> "1000289"  [ label = "DDG: clk_mgr->base.dprefclk_khz"] 
  "1000237" -> "1000289"  [ label = "DDG: clk_mgr"] 
  "1000227" -> "1000289"  [ label = "DDG: clk_mgr->dfs_bypass_enabled"] 
  "1000117" -> "1000289"  [ label = "DDG: ctx"] 
  "1000138" -> "1000289"  [ label = "DDG: clk_mgr->clk_mgr_shift"] 
  "1000268" -> "1000289"  [ label = "DDG: clk_mgr->base.ctx"] 
  "1000165" -> "1000289"  [ label = "DDG: clk_mgr->dprefclk_ss_divider"] 
  "1000264" -> "1000289"  [ label = "DDG: dm_helpers_allocate_gpu_mem(clk_mgr->base.ctx,\n\t\t\tDC_MEM_ALLOC_TYPE_GART, sizeof(WatermarksExternal_t),\n\t\t\t&clk_mgr->wm_range_table_addr)"] 
  "1000268" -> "1000289"  [ label = "DDG: DC_MEM_ALLOC_TYPE_GART"] 
  "1000216" -> "1000289"  [ label = "DDG: s.dprefclk * 1000"] 
  "1000144" -> "1000289"  [ label = "DDG: &clk_mgr_mask"] 
  "1000175" -> "1000289"  [ label = "DDG: clk_mgr->dfs_ref_freq_khz"] 
  "1000275" -> "1000289"  [ label = "DDG: WatermarksExternal_t"] 
  "1000132" -> "1000289"  [ label = "DDG: clk_mgr->regs"] 
  "1000112" -> "1000289"  [ label = "DDG: dccg"] 
  "1000211" -> "1000289"  [ label = "DDG: s.dprefclk"] 
  "1000262" -> "1000289"  [ label = "DDG: BREAK_TO_DEBUGGER()"] 
  "1000150" -> "1000289"  [ label = "DDG: dccg"] 
  "1000196" -> "1000289"  [ label = "DDG: clk_mgr->base.dentist_vco_freq_khz"] 
  "1000187" -> "1000289"  [ label = "DDG: dcn30_get_vco_frequency_from_reg(clk_mgr)"] 
  "1000211" -> "1000289"  [ label = "DDG: s.dprefclk != 0"] 
  "1000110" -> "1000289"  [ label = "DDG: clk_mgr"] 
  "1000132" -> "1000289"  [ label = "DDG: &clk_mgr_regs"] 
  "1000268" -> "1000289"  [ label = "DDG: &clk_mgr->wm_range_table_addr"] 
  "1000144" -> "1000289"  [ label = "DDG: clk_mgr->clk_mgr_mask"] 
  "1000170" -> "1000289"  [ label = "DDG: clk_mgr->ss_on_dprefclk"] 
  "1000155" -> "1000289"  [ label = "DDG: clk_mgr->dfs_bypass_disp_clk"] 
  "1000239" -> "1000289"  [ label = "DDG: kzalloc(sizeof(*clk_mgr->base.bw_params), GFP_KERNEL)"] 
  "1000255" -> "1000289"  [ label = "DDG: clk_mgr->base.bw_params"] 
  "1000196" -> "1000289"  [ label = "DDG: clk_mgr->base.dentist_vco_freq_khz == 0"] 
  "1000282" -> "1000289"  [ label = "DDG: clk_mgr->wm_range_table"] 
  "1000115" -> "1000289"  [ label = "DDG: s"] 
  "1000111" -> "1000289"  [ label = "DDG: pp_smu"] 
  "1000160" -> "1000289"  [ label = "DDG: clk_mgr->dprefclk_ss_percentage"] 
  "1000109" -> "1000289"  [ label = "DDG: ctx"] 
  "1000246" -> "1000289"  [ label = "DDG: *clk_mgr->base.bw_params"] 
  "1000203" -> "1000289"  [ label = "DDG: clk_mgr->base.dentist_vco_freq_khz"] 
  "1000108" -> "1000109"  [ label = "DDG: "] 
  "1000108" -> "1000110"  [ label = "DDG: "] 
  "1000108" -> "1000111"  [ label = "DDG: "] 
  "1000108" -> "1000112"  [ label = "DDG: "] 
  "1000108" -> "1000115"  [ label = "DDG: "] 
  "1000109" -> "1000117"  [ label = "DDG: ctx"] 
  "1000108" -> "1000117"  [ label = "DDG: "] 
  "1000112" -> "1000150"  [ label = "DDG: dccg"] 
  "1000108" -> "1000150"  [ label = "DDG: "] 
  "1000108" -> "1000155"  [ label = "DDG: "] 
  "1000108" -> "1000160"  [ label = "DDG: "] 
  "1000108" -> "1000165"  [ label = "DDG: "] 
  "1000108" -> "1000170"  [ label = "DDG: "] 
  "1000108" -> "1000175"  [ label = "DDG: "] 
  "1000108" -> "1000180"  [ label = "DDG: "] 
  "1000193" -> "1000187"  [ label = "DDG: clk_mgr"] 
  "1000110" -> "1000193"  [ label = "DDG: clk_mgr"] 
  "1000108" -> "1000193"  [ label = "DDG: "] 
  "1000187" -> "1000196"  [ label = "DDG: clk_mgr->base.dentist_vco_freq_khz"] 
  "1000108" -> "1000196"  [ label = "DDG: "] 
  "1000108" -> "1000203"  [ label = "DDG: "] 
  "1000115" -> "1000211"  [ label = "DDG: s"] 
  "1000108" -> "1000211"  [ label = "DDG: "] 
  "1000222" -> "1000216"  [ label = "DDG: s.dprefclk"] 
  "1000222" -> "1000216"  [ label = "DDG: 1000"] 
  "1000211" -> "1000222"  [ label = "DDG: s.dprefclk"] 
  "1000115" -> "1000222"  [ label = "DDG: s"] 
  "1000108" -> "1000222"  [ label = "DDG: "] 
  "1000108" -> "1000227"  [ label = "DDG: "] 
  "1000108" -> "1000232"  [ label = "DDG: "] 
  "1000193" -> "1000237"  [ label = "DDG: clk_mgr"] 
  "1000110" -> "1000237"  [ label = "DDG: clk_mgr"] 
  "1000108" -> "1000237"  [ label = "DDG: "] 
  "1000245" -> "1000239"  [ label = "DDG: GFP_KERNEL"] 
  "1000108" -> "1000245"  [ label = "DDG: "] 
  "1000239" -> "1000255"  [ label = "DDG: clk_mgr->base.bw_params"] 
  "1000108" -> "1000262"  [ label = "DDG: "] 
  "1000108" -> "1000263"  [ label = "DDG: "] 
  "1000268" -> "1000264"  [ label = "DDG: clk_mgr->base.ctx"] 
  "1000268" -> "1000264"  [ label = "DDG: DC_MEM_ALLOC_TYPE_GART"] 
  "1000268" -> "1000264"  [ label = "DDG: &clk_mgr->wm_range_table_addr"] 
  "1000117" -> "1000268"  [ label = "DDG: clk_mgr->base.ctx"] 
  "1000108" -> "1000268"  [ label = "DDG: "] 
  "1000108" -> "1000275"  [ label = "DDG: "] 
  "1000264" -> "1000282"  [ label = "DDG: clk_mgr->wm_range_table"] 
  "1000108" -> "1000287"  [ label = "DDG: "] 
  "1000108" -> "1000288"  [ label = "DDG: "] 
  "1000196" -> "1000207"  [ label = "CDG: "] 
  "1000196" -> "1000203"  [ label = "CDG: "] 
  "1000196" -> "1000205"  [ label = "CDG: "] 
  "1000196" -> "1000208"  [ label = "CDG: "] 
  "1000196" -> "1000204"  [ label = "CDG: "] 
  "1000211" -> "1000225"  [ label = "CDG: "] 
  "1000211" -> "1000222"  [ label = "CDG: "] 
  "1000211" -> "1000220"  [ label = "CDG: "] 
  "1000211" -> "1000221"  [ label = "CDG: "] 
  "1000211" -> "1000218"  [ label = "CDG: "] 
  "1000211" -> "1000217"  [ label = "CDG: "] 
  "1000211" -> "1000223"  [ label = "CDG: "] 
  "1000211" -> "1000216"  [ label = "CDG: "] 
  "1000255" -> "1000283"  [ label = "CDG: "] 
  "1000255" -> "1000262"  [ label = "CDG: "] 
  "1000255" -> "1000272"  [ label = "CDG: "] 
  "1000255" -> "1000282"  [ label = "CDG: "] 
  "1000255" -> "1000269"  [ label = "CDG: "] 
  "1000255" -> "1000285"  [ label = "CDG: "] 
  "1000255" -> "1000280"  [ label = "CDG: "] 
  "1000255" -> "1000267"  [ label = "CDG: "] 
  "1000255" -> "1000265"  [ label = "CDG: "] 
  "1000255" -> "1000268"  [ label = "CDG: "] 
  "1000255" -> "1000278"  [ label = "CDG: "] 
  "1000255" -> "1000264"  [ label = "CDG: "] 
  "1000255" -> "1000273"  [ label = "CDG: "] 
  "1000255" -> "1000263"  [ label = "CDG: "] 
  "1000255" -> "1000270"  [ label = "CDG: "] 
  "1000255" -> "1000277"  [ label = "CDG: "] 
  "1000255" -> "1000275"  [ label = "CDG: "] 
  "1000282" -> "1000287"  [ label = "CDG: "] 
  "1000282" -> "1000288"  [ label = "CDG: "] 
}
