Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Aug  6 15:53:32 2021
| Host         : DESKTOP-JMFHVJF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (771)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (771)
--------------------------------
 There are 771 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     42.147        0.000                      0                 1487        0.022        0.000                      0                 1487        3.000        0.000                       0                   777  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_cpu_clk_wiz_0     {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_cpu_clk_wiz_0_1   {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_cpu_clk_wiz_0          42.147        0.000                      0                 1487        0.171        0.000                      0                 1487       49.500        0.000                       0                   773  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_cpu_clk_wiz_0_1        42.157        0.000                      0                 1487        0.171        0.000                      0                 1487       49.500        0.000                       0                   773  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_cpu_clk_wiz_0_1  clk_cpu_clk_wiz_0         42.147        0.000                      0                 1487        0.022        0.000                      0                 1487  
clk_cpu_clk_wiz_0    clk_cpu_clk_wiz_0_1       42.147        0.000                      0                 1487        0.022        0.000                      0                 1487  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0
  To Clock:  clk_cpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       42.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.147ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        7.631ns  (logic 1.247ns (16.341%)  route 6.384ns (83.659%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X0Y124         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.397    55.005    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X10Y104        LUT6 (Prop_lut6_I2_O)        0.124    55.129 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][3]_i_6/O
                         net (fo=1, routed)           0.000    55.129    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][3]_i_6_n_0
    SLICE_X10Y104        MUXF7 (Prop_muxf7_I1_O)      0.247    55.376 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_3/O
                         net (fo=1, routed)           0.000    55.376    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_3_n_0
    SLICE_X10Y104        MUXF8 (Prop_muxf8_I0_O)      0.098    55.474 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_2/O
                         net (fo=1, routed)           0.988    56.461    cpu/core_1/rom/de_ex_register_reg[reg_1_data][3]
    SLICE_X9Y108         LUT2 (Prop_lut2_I1_O)        0.319    56.780 r  cpu/core_1/rom/de_ex_register[reg_1_data][3]_i_1/O
                         net (fo=1, routed)           0.000    56.780    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[3]
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.149    98.896    
    SLICE_X9Y108         FDRE (Setup_fdre_C_D)        0.031    98.927    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                         -56.780    
  -------------------------------------------------------------------
                         slack                                 42.147    

Slack (MET) :             42.262ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        7.604ns  (logic 1.236ns (16.255%)  route 6.368ns (83.745%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X0Y124         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.423    55.031    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X15Y104        LUT6 (Prop_lut6_I2_O)        0.124    55.155 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][8]_i_8/O
                         net (fo=1, routed)           0.000    55.155    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][8]_i_8_n_0
    SLICE_X15Y104        MUXF7 (Prop_muxf7_I1_O)      0.217    55.372 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][8]_i_4/O
                         net (fo=1, routed)           0.000    55.372    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][8]_i_4_n_0
    SLICE_X15Y104        MUXF8 (Prop_muxf8_I1_O)      0.094    55.466 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][8]_i_2/O
                         net (fo=1, routed)           0.945    56.411    cpu/core_1/rom/de_ex_register_reg[reg_1_data][8]
    SLICE_X14Y107        LUT2 (Prop_lut2_I1_O)        0.342    56.753 r  cpu/core_1/rom/de_ex_register[reg_1_data][8]_i_1/O
                         net (fo=1, routed)           0.000    56.753    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[8]
    SLICE_X14Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X14Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.149    98.896    
    SLICE_X14Y107        FDRE (Setup_fdre_C_D)        0.118    99.014    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]
  -------------------------------------------------------------------
                         required time                         99.014    
                         arrival time                         -56.753    
  -------------------------------------------------------------------
                         slack                                 42.262    

Slack (MET) :             42.524ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        7.331ns  (logic 1.205ns (16.437%)  route 6.126ns (83.563%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 98.565 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X1Y125         FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         5.313    54.921    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][0]
    SLICE_X3Y108         LUT6 (Prop_lut6_I4_O)        0.124    55.045 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_7/O
                         net (fo=1, routed)           0.000    55.045    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_7_n_0
    SLICE_X3Y108         MUXF7 (Prop_muxf7_I0_O)      0.212    55.257 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_4/O
                         net (fo=1, routed)           0.000    55.257    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_4_n_0
    SLICE_X3Y108         MUXF8 (Prop_muxf8_I1_O)      0.094    55.351 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_2/O
                         net (fo=1, routed)           0.813    56.164    cpu/core_1/rom/de_ex_register_reg[reg_1_data][5]
    SLICE_X7Y108         LUT2 (Prop_lut2_I1_O)        0.316    56.480 r  cpu/core_1/rom/de_ex_register[reg_1_data][5]_i_1/O
                         net (fo=1, routed)           0.000    56.480    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[5]
    SLICE_X7Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.586    98.565    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X7Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/C
                         clock pessimism              0.560    99.125    
                         clock uncertainty           -0.149    98.975    
    SLICE_X7Y108         FDRE (Setup_fdre_C_D)        0.029    99.004    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]
  -------------------------------------------------------------------
                         required time                         99.004    
                         arrival time                         -56.480    
  -------------------------------------------------------------------
                         slack                                 42.524    

Slack (MET) :             42.654ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        7.168ns  (logic 1.233ns (17.200%)  route 5.935ns (82.800%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X0Y124         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.038    54.646    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X6Y106         LUT6 (Prop_lut6_I2_O)        0.124    54.770 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][4]_i_8/O
                         net (fo=1, routed)           0.000    54.770    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][4]_i_8_n_0
    SLICE_X6Y106         MUXF7 (Prop_muxf7_I1_O)      0.214    54.984 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][4]_i_4/O
                         net (fo=1, routed)           0.000    54.984    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][4]_i_4_n_0
    SLICE_X6Y106         MUXF8 (Prop_muxf8_I1_O)      0.088    55.072 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][4]_i_2/O
                         net (fo=1, routed)           0.898    55.969    cpu/core_1/rom/de_ex_register_reg[reg_1_data][4]
    SLICE_X9Y108         LUT2 (Prop_lut2_I1_O)        0.348    56.317 r  cpu/core_1/rom/de_ex_register[reg_1_data][4]_i_1/O
                         net (fo=1, routed)           0.000    56.317    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[4]
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][4]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.149    98.896    
    SLICE_X9Y108         FDRE (Setup_fdre_C_D)        0.075    98.971    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][4]
  -------------------------------------------------------------------
                         required time                         98.971    
                         arrival time                         -56.317    
  -------------------------------------------------------------------
                         slack                                 42.654    

Slack (MET) :             42.747ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        7.082ns  (logic 1.241ns (17.523%)  route 5.841ns (82.477%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X0Y124         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.874    54.482    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X12Y104        LUT5 (Prop_lut5_I2_O)        0.124    54.606 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][7]_i_5/O
                         net (fo=1, routed)           0.000    54.606    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][7]_i_5_n_0
    SLICE_X12Y104        MUXF7 (Prop_muxf7_I0_O)      0.241    54.847 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_3/O
                         net (fo=1, routed)           0.000    54.847    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_3_n_0
    SLICE_X12Y104        MUXF8 (Prop_muxf8_I0_O)      0.098    54.945 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_2/O
                         net (fo=1, routed)           0.967    55.912    cpu/core_1/rom/de_ex_register_reg[reg_1_data][7]
    SLICE_X14Y107        LUT2 (Prop_lut2_I1_O)        0.319    56.231 r  cpu/core_1/rom/de_ex_register[reg_1_data][7]_i_1/O
                         net (fo=1, routed)           0.000    56.231    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[7]
    SLICE_X14Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X14Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.149    98.896    
    SLICE_X14Y107        FDRE (Setup_fdre_C_D)        0.081    98.977    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]
  -------------------------------------------------------------------
                         required time                         98.977    
                         arrival time                         -56.231    
  -------------------------------------------------------------------
                         slack                                 42.747    

Slack (MET) :             42.910ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.912ns  (logic 1.267ns (18.330%)  route 5.645ns (81.670%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X0Y124         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.927    54.535    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X9Y110         LUT5 (Prop_lut5_I2_O)        0.124    54.659 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][2]_i_5/O
                         net (fo=1, routed)           0.000    54.659    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][2]_i_5_n_0
    SLICE_X9Y110         MUXF7 (Prop_muxf7_I0_O)      0.238    54.897 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_3/O
                         net (fo=1, routed)           0.000    54.897    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_3_n_0
    SLICE_X9Y110         MUXF8 (Prop_muxf8_I0_O)      0.104    55.001 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_2/O
                         net (fo=1, routed)           0.718    55.719    cpu/core_1/rom/de_ex_register_reg[reg_1_data][2]
    SLICE_X9Y108         LUT2 (Prop_lut2_I1_O)        0.342    56.061 r  cpu/core_1/rom/de_ex_register[reg_1_data][2]_i_1/O
                         net (fo=1, routed)           0.000    56.061    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[2]
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.149    98.896    
    SLICE_X9Y108         FDRE (Setup_fdre_C_D)        0.075    98.971    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]
  -------------------------------------------------------------------
                         required time                         98.971    
                         arrival time                         -56.061    
  -------------------------------------------------------------------
                         slack                                 42.910    

Slack (MET) :             43.079ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.699ns  (logic 1.210ns (18.062%)  route 5.489ns (81.938%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X0Y124         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.675    54.283    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X9Y106         LUT6 (Prop_lut6_I2_O)        0.124    54.407 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][1]_i_8/O
                         net (fo=1, routed)           0.000    54.407    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][1]_i_8_n_0
    SLICE_X9Y106         MUXF7 (Prop_muxf7_I1_O)      0.217    54.624 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_4/O
                         net (fo=1, routed)           0.000    54.624    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_4_n_0
    SLICE_X9Y106         MUXF8 (Prop_muxf8_I1_O)      0.094    54.718 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_2/O
                         net (fo=1, routed)           0.814    55.532    cpu/core_1/rom/de_ex_register_reg[reg_1_data][1]
    SLICE_X9Y108         LUT2 (Prop_lut2_I1_O)        0.316    55.848 r  cpu/core_1/rom/de_ex_register[reg_1_data][1]_i_1/O
                         net (fo=1, routed)           0.000    55.848    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[1]
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.149    98.896    
    SLICE_X9Y108         FDRE (Setup_fdre_C_D)        0.031    98.927    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                         -55.848    
  -------------------------------------------------------------------
                         slack                                 43.079    

Slack (MET) :             43.155ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.670ns  (logic 1.205ns (18.066%)  route 5.465ns (81.934%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X0Y124         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.022    54.630    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X13Y106        LUT6 (Prop_lut6_I2_O)        0.124    54.754 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][0]_i_7/O
                         net (fo=1, routed)           0.000    54.754    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][0]_i_7_n_0
    SLICE_X13Y106        MUXF7 (Prop_muxf7_I0_O)      0.212    54.966 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_i_4/O
                         net (fo=1, routed)           0.000    54.966    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_i_4_n_0
    SLICE_X13Y106        MUXF8 (Prop_muxf8_I1_O)      0.094    55.060 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_i_2/O
                         net (fo=1, routed)           0.443    55.503    cpu/core_1/rom/de_ex_register_reg[reg_1_data][0]
    SLICE_X14Y107        LUT2 (Prop_lut2_I1_O)        0.316    55.819 r  cpu/core_1/rom/de_ex_register[reg_1_data][0]_i_1/O
                         net (fo=1, routed)           0.000    55.819    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[0]
    SLICE_X14Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X14Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.149    98.896    
    SLICE_X14Y107        FDRE (Setup_fdre_C_D)        0.077    98.973    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]
  -------------------------------------------------------------------
                         required time                         98.973    
                         arrival time                         -55.819    
  -------------------------------------------------------------------
                         slack                                 43.155    

Slack (MET) :             43.259ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.562ns  (logic 1.145ns (17.448%)  route 5.417ns (82.552%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.845ns = ( 49.155 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.695    49.155    cpu/core_1/rom/clk_cpu
    SLICE_X3Y121         FDRE                                         r  cpu/core_1/rom/data_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.459    49.614 r  cpu/core_1/rom/data_reg[17]/Q
                         net (fo=65, routed)          4.295    53.908    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][2]
    SLICE_X11Y109        MUXF7 (Prop_muxf7_S_O)       0.276    54.184 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][11]_i_4/O
                         net (fo=1, routed)           0.000    54.184    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][11]_i_4_n_0
    SLICE_X11Y109        MUXF8 (Prop_muxf8_I1_O)      0.094    54.278 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][11]_i_2/O
                         net (fo=1, routed)           1.123    55.401    cpu/core_1/rom/de_ex_register_reg[reg_1_data][11]
    SLICE_X14Y109        LUT2 (Prop_lut2_I1_O)        0.316    55.717 r  cpu/core_1/rom/de_ex_register[reg_1_data][11]_i_1/O
                         net (fo=1, routed)           0.000    55.717    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[11]
    SLICE_X14Y109        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.506    98.485    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X14Y109        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][11]/C
                         clock pessimism              0.560    99.045    
                         clock uncertainty           -0.149    98.895    
    SLICE_X14Y109        FDRE (Setup_fdre_C_D)        0.081    98.976    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][11]
  -------------------------------------------------------------------
                         required time                         98.976    
                         arrival time                         -55.717    
  -------------------------------------------------------------------
                         slack                                 43.259    

Slack (MET) :             43.263ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.633ns  (logic 1.201ns (18.107%)  route 5.432ns (81.893%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 98.565 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.845ns = ( 49.155 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.695    49.155    cpu/core_1/rom/clk_cpu
    SLICE_X3Y121         FDRE                                         r  cpu/core_1/rom/data_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.459    49.614 r  cpu/core_1/rom/data_reg[17]/Q
                         net (fo=65, routed)          4.484    54.098    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][2]
    SLICE_X11Y108        MUXF7 (Prop_muxf7_S_O)       0.296    54.394 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][6]_i_3/O
                         net (fo=1, routed)           0.000    54.394    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][6]_i_3_n_0
    SLICE_X11Y108        MUXF8 (Prop_muxf8_I0_O)      0.104    54.498 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][6]_i_2/O
                         net (fo=1, routed)           0.948    55.446    cpu/core_1/rom/de_ex_register_reg[reg_1_data][6]
    SLICE_X7Y108         LUT2 (Prop_lut2_I1_O)        0.342    55.788 r  cpu/core_1/rom/de_ex_register[reg_1_data][6]_i_1/O
                         net (fo=1, routed)           0.000    55.788    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[6]
    SLICE_X7Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.586    98.565    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X7Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]/C
                         clock pessimism              0.560    99.125    
                         clock uncertainty           -0.149    98.975    
    SLICE_X7Y108         FDRE (Setup_fdre_C_D)        0.075    99.050    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]
  -------------------------------------------------------------------
                         required time                         99.050    
                         arrival time                         -55.788    
  -------------------------------------------------------------------
                         slack                                 43.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.598    -0.566    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X3Y104         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/Q
                         net (fo=1, routed)           0.110    -0.315    cpu/led_device/D[9]
    SLICE_X2Y103         FDRE                                         r  cpu/led_device/data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.871    -0.802    cpu/led_device/clk_cpu
    SLICE_X2Y103         FDRE                                         r  cpu/led_device/data_reg_reg[9]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.064    -0.486    cpu/led_device/data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.213ns (71.934%)  route 0.083ns (28.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.592    -0.572    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X6Y116         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/Q
                         net (fo=1, routed)           0.083    -0.325    cpu/core_1/core_pipeline/stage_memory/data_out_mux/Q[16]
    SLICE_X7Y116         LUT3 (Prop_lut3_I1_O)        0.049    -0.276 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][16]
    SLICE_X7Y116         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.860    -0.812    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X7Y116         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X7Y116         FDRE (Hold_fdre_C_D)         0.107    -0.452    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.598    -0.566    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X3Y104         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[7]/Q
                         net (fo=1, routed)           0.115    -0.310    cpu/led_device/D[7]
    SLICE_X2Y102         FDRE                                         r  cpu/led_device/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.872    -0.801    cpu/led_device/clk_cpu
    SLICE_X2Y102         FDRE                                         r  cpu/led_device/data_reg_reg[7]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.063    -0.486    cpu/led_device/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.598    -0.566    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X3Y103         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.313    cpu/led_device/D[1]
    SLICE_X2Y103         FDRE                                         r  cpu/led_device/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.871    -0.802    cpu/led_device/clk_cpu
    SLICE_X2Y103         FDRE                                         r  cpu/led_device/data_reg_reg[1]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.060    -0.493    cpu/led_device/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.040%)  route 0.130ns (47.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.597    -0.567    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X4Y106         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/Q
                         net (fo=2, routed)           0.130    -0.296    cpu/axi_interconnect/axi_slave_1/D[0]
    SLICE_X5Y104         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.867    -0.805    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X5Y104         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X5Y104         FDRE (Hold_fdre_C_D)         0.070    -0.481    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.598    -0.566    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X3Y104         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.309    cpu/led_device/D[6]
    SLICE_X2Y102         FDRE                                         r  cpu/led_device/data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.872    -0.801    cpu/led_device/clk_cpu
    SLICE_X2Y102         FDRE                                         r  cpu/led_device/data_reg_reg[6]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.052    -0.497    cpu/led_device/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.190ns (56.811%)  route 0.144ns (43.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.589    -0.575    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X4Y119         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][30]/Q
                         net (fo=1, routed)           0.144    -0.290    cpu/core_1/core_pipeline/stage_memory/data_out_mux/Q[30]
    SLICE_X3Y119         LUT3 (Prop_lut3_I1_O)        0.049    -0.241 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][30]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][30]
    SLICE_X3Y119         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.860    -0.812    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X3Y119         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][30]/C
                         clock pessimism              0.275    -0.537    
    SLICE_X3Y119         FDRE (Hold_fdre_C_D)         0.107    -0.430    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][30]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.991%)  route 0.152ns (45.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.598    -0.566    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X3Y105         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]/Q
                         net (fo=2, routed)           0.152    -0.273    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]_0[2]
    SLICE_X2Y105         LUT3 (Prop_lut3_I0_O)        0.045    -0.228 r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg[0]_i_1_n_0
    SLICE_X2Y105         FDSE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.871    -0.802    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X2Y105         FDSE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X2Y105         FDSE (Hold_fdse_C_D)         0.120    -0.433    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.559    -0.605    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X8Y121         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][1]/Q
                         net (fo=1, routed)           0.110    -0.331    cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][1]
    SLICE_X8Y121         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.828    -0.845    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X8Y121         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
                         clock pessimism              0.240    -0.605    
    SLICE_X8Y121         FDRE (Hold_fdre_C_D)         0.063    -0.542    cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.021%)  route 0.139ns (39.979%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.596    -0.568    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X6Y109         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/Q
                         net (fo=4, routed)           0.139    -0.265    cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[0]_0[0]
    SLICE_X6Y108         LUT4 (Prop_lut4_I0_O)        0.045    -0.220 r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg[0]_i_1_n_0
    SLICE_X6Y108         FDSE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.866    -0.806    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X6Y108         FDSE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[0]/C
                         clock pessimism              0.254    -0.552    
    SLICE_X6Y108         FDSE (Hold_fdse_C_D)         0.121    -0.431    cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   your_instance_name/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         100.000     97.845     BUFHCE_X0Y24     your_instance_name/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X6Y109     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y109     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y108     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y108     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X2Y105     cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y105     cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X14Y115    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y108     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y108     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y108     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y108     cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y108     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y107    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y107    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y121    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y121    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y119     cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y107     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[11][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y105    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[11][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y107     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y107     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y107    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[15][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y107    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[15][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y121    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[3][25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y125    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[3][28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y112    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[3][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y108    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[3][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0_1
  To Clock:  clk_cpu_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       42.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.157ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        7.631ns  (logic 1.247ns (16.341%)  route 6.384ns (83.659%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X0Y124         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.397    55.005    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X10Y104        LUT6 (Prop_lut6_I2_O)        0.124    55.129 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][3]_i_6/O
                         net (fo=1, routed)           0.000    55.129    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][3]_i_6_n_0
    SLICE_X10Y104        MUXF7 (Prop_muxf7_I1_O)      0.247    55.376 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_3/O
                         net (fo=1, routed)           0.000    55.376    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_3_n_0
    SLICE_X10Y104        MUXF8 (Prop_muxf8_I0_O)      0.098    55.474 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_2/O
                         net (fo=1, routed)           0.988    56.461    cpu/core_1/rom/de_ex_register_reg[reg_1_data][3]
    SLICE_X9Y108         LUT2 (Prop_lut2_I1_O)        0.319    56.780 r  cpu/core_1/rom/de_ex_register[reg_1_data][3]_i_1/O
                         net (fo=1, routed)           0.000    56.780    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[3]
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.140    98.906    
    SLICE_X9Y108         FDRE (Setup_fdre_C_D)        0.031    98.937    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]
  -------------------------------------------------------------------
                         required time                         98.937    
                         arrival time                         -56.780    
  -------------------------------------------------------------------
                         slack                                 42.157    

Slack (MET) :             42.271ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        7.604ns  (logic 1.236ns (16.255%)  route 6.368ns (83.745%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X0Y124         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.423    55.031    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X15Y104        LUT6 (Prop_lut6_I2_O)        0.124    55.155 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][8]_i_8/O
                         net (fo=1, routed)           0.000    55.155    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][8]_i_8_n_0
    SLICE_X15Y104        MUXF7 (Prop_muxf7_I1_O)      0.217    55.372 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][8]_i_4/O
                         net (fo=1, routed)           0.000    55.372    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][8]_i_4_n_0
    SLICE_X15Y104        MUXF8 (Prop_muxf8_I1_O)      0.094    55.466 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][8]_i_2/O
                         net (fo=1, routed)           0.945    56.411    cpu/core_1/rom/de_ex_register_reg[reg_1_data][8]
    SLICE_X14Y107        LUT2 (Prop_lut2_I1_O)        0.342    56.753 r  cpu/core_1/rom/de_ex_register[reg_1_data][8]_i_1/O
                         net (fo=1, routed)           0.000    56.753    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[8]
    SLICE_X14Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X14Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.140    98.906    
    SLICE_X14Y107        FDRE (Setup_fdre_C_D)        0.118    99.024    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]
  -------------------------------------------------------------------
                         required time                         99.024    
                         arrival time                         -56.753    
  -------------------------------------------------------------------
                         slack                                 42.271    

Slack (MET) :             42.534ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        7.331ns  (logic 1.205ns (16.437%)  route 6.126ns (83.563%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 98.565 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X1Y125         FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         5.313    54.921    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][0]
    SLICE_X3Y108         LUT6 (Prop_lut6_I4_O)        0.124    55.045 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_7/O
                         net (fo=1, routed)           0.000    55.045    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_7_n_0
    SLICE_X3Y108         MUXF7 (Prop_muxf7_I0_O)      0.212    55.257 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_4/O
                         net (fo=1, routed)           0.000    55.257    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_4_n_0
    SLICE_X3Y108         MUXF8 (Prop_muxf8_I1_O)      0.094    55.351 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_2/O
                         net (fo=1, routed)           0.813    56.164    cpu/core_1/rom/de_ex_register_reg[reg_1_data][5]
    SLICE_X7Y108         LUT2 (Prop_lut2_I1_O)        0.316    56.480 r  cpu/core_1/rom/de_ex_register[reg_1_data][5]_i_1/O
                         net (fo=1, routed)           0.000    56.480    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[5]
    SLICE_X7Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.586    98.565    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X7Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/C
                         clock pessimism              0.560    99.125    
                         clock uncertainty           -0.140    98.985    
    SLICE_X7Y108         FDRE (Setup_fdre_C_D)        0.029    99.014    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]
  -------------------------------------------------------------------
                         required time                         99.014    
                         arrival time                         -56.480    
  -------------------------------------------------------------------
                         slack                                 42.534    

Slack (MET) :             42.664ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        7.168ns  (logic 1.233ns (17.200%)  route 5.935ns (82.800%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X0Y124         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.038    54.646    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X6Y106         LUT6 (Prop_lut6_I2_O)        0.124    54.770 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][4]_i_8/O
                         net (fo=1, routed)           0.000    54.770    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][4]_i_8_n_0
    SLICE_X6Y106         MUXF7 (Prop_muxf7_I1_O)      0.214    54.984 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][4]_i_4/O
                         net (fo=1, routed)           0.000    54.984    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][4]_i_4_n_0
    SLICE_X6Y106         MUXF8 (Prop_muxf8_I1_O)      0.088    55.072 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][4]_i_2/O
                         net (fo=1, routed)           0.898    55.969    cpu/core_1/rom/de_ex_register_reg[reg_1_data][4]
    SLICE_X9Y108         LUT2 (Prop_lut2_I1_O)        0.348    56.317 r  cpu/core_1/rom/de_ex_register[reg_1_data][4]_i_1/O
                         net (fo=1, routed)           0.000    56.317    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[4]
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][4]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.140    98.906    
    SLICE_X9Y108         FDRE (Setup_fdre_C_D)        0.075    98.981    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][4]
  -------------------------------------------------------------------
                         required time                         98.981    
                         arrival time                         -56.317    
  -------------------------------------------------------------------
                         slack                                 42.664    

Slack (MET) :             42.756ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        7.082ns  (logic 1.241ns (17.523%)  route 5.841ns (82.477%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X0Y124         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.874    54.482    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X12Y104        LUT5 (Prop_lut5_I2_O)        0.124    54.606 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][7]_i_5/O
                         net (fo=1, routed)           0.000    54.606    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][7]_i_5_n_0
    SLICE_X12Y104        MUXF7 (Prop_muxf7_I0_O)      0.241    54.847 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_3/O
                         net (fo=1, routed)           0.000    54.847    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_3_n_0
    SLICE_X12Y104        MUXF8 (Prop_muxf8_I0_O)      0.098    54.945 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_2/O
                         net (fo=1, routed)           0.967    55.912    cpu/core_1/rom/de_ex_register_reg[reg_1_data][7]
    SLICE_X14Y107        LUT2 (Prop_lut2_I1_O)        0.319    56.231 r  cpu/core_1/rom/de_ex_register[reg_1_data][7]_i_1/O
                         net (fo=1, routed)           0.000    56.231    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[7]
    SLICE_X14Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X14Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.140    98.906    
    SLICE_X14Y107        FDRE (Setup_fdre_C_D)        0.081    98.987    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]
  -------------------------------------------------------------------
                         required time                         98.987    
                         arrival time                         -56.231    
  -------------------------------------------------------------------
                         slack                                 42.756    

Slack (MET) :             42.920ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.912ns  (logic 1.267ns (18.330%)  route 5.645ns (81.670%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X0Y124         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.927    54.535    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X9Y110         LUT5 (Prop_lut5_I2_O)        0.124    54.659 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][2]_i_5/O
                         net (fo=1, routed)           0.000    54.659    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][2]_i_5_n_0
    SLICE_X9Y110         MUXF7 (Prop_muxf7_I0_O)      0.238    54.897 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_3/O
                         net (fo=1, routed)           0.000    54.897    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_3_n_0
    SLICE_X9Y110         MUXF8 (Prop_muxf8_I0_O)      0.104    55.001 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_2/O
                         net (fo=1, routed)           0.718    55.719    cpu/core_1/rom/de_ex_register_reg[reg_1_data][2]
    SLICE_X9Y108         LUT2 (Prop_lut2_I1_O)        0.342    56.061 r  cpu/core_1/rom/de_ex_register[reg_1_data][2]_i_1/O
                         net (fo=1, routed)           0.000    56.061    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[2]
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.140    98.906    
    SLICE_X9Y108         FDRE (Setup_fdre_C_D)        0.075    98.981    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]
  -------------------------------------------------------------------
                         required time                         98.981    
                         arrival time                         -56.061    
  -------------------------------------------------------------------
                         slack                                 42.920    

Slack (MET) :             43.089ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.699ns  (logic 1.210ns (18.062%)  route 5.489ns (81.938%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X0Y124         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.675    54.283    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X9Y106         LUT6 (Prop_lut6_I2_O)        0.124    54.407 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][1]_i_8/O
                         net (fo=1, routed)           0.000    54.407    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][1]_i_8_n_0
    SLICE_X9Y106         MUXF7 (Prop_muxf7_I1_O)      0.217    54.624 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_4/O
                         net (fo=1, routed)           0.000    54.624    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_4_n_0
    SLICE_X9Y106         MUXF8 (Prop_muxf8_I1_O)      0.094    54.718 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_2/O
                         net (fo=1, routed)           0.814    55.532    cpu/core_1/rom/de_ex_register_reg[reg_1_data][1]
    SLICE_X9Y108         LUT2 (Prop_lut2_I1_O)        0.316    55.848 r  cpu/core_1/rom/de_ex_register[reg_1_data][1]_i_1/O
                         net (fo=1, routed)           0.000    55.848    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[1]
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.140    98.906    
    SLICE_X9Y108         FDRE (Setup_fdre_C_D)        0.031    98.937    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]
  -------------------------------------------------------------------
                         required time                         98.937    
                         arrival time                         -55.848    
  -------------------------------------------------------------------
                         slack                                 43.089    

Slack (MET) :             43.164ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.670ns  (logic 1.205ns (18.066%)  route 5.465ns (81.934%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X0Y124         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.022    54.630    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X13Y106        LUT6 (Prop_lut6_I2_O)        0.124    54.754 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][0]_i_7/O
                         net (fo=1, routed)           0.000    54.754    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][0]_i_7_n_0
    SLICE_X13Y106        MUXF7 (Prop_muxf7_I0_O)      0.212    54.966 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_i_4/O
                         net (fo=1, routed)           0.000    54.966    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_i_4_n_0
    SLICE_X13Y106        MUXF8 (Prop_muxf8_I1_O)      0.094    55.060 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_i_2/O
                         net (fo=1, routed)           0.443    55.503    cpu/core_1/rom/de_ex_register_reg[reg_1_data][0]
    SLICE_X14Y107        LUT2 (Prop_lut2_I1_O)        0.316    55.819 r  cpu/core_1/rom/de_ex_register[reg_1_data][0]_i_1/O
                         net (fo=1, routed)           0.000    55.819    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[0]
    SLICE_X14Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X14Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.140    98.906    
    SLICE_X14Y107        FDRE (Setup_fdre_C_D)        0.077    98.983    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]
  -------------------------------------------------------------------
                         required time                         98.983    
                         arrival time                         -55.819    
  -------------------------------------------------------------------
                         slack                                 43.164    

Slack (MET) :             43.269ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.562ns  (logic 1.145ns (17.448%)  route 5.417ns (82.552%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.845ns = ( 49.155 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.695    49.155    cpu/core_1/rom/clk_cpu
    SLICE_X3Y121         FDRE                                         r  cpu/core_1/rom/data_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.459    49.614 r  cpu/core_1/rom/data_reg[17]/Q
                         net (fo=65, routed)          4.295    53.908    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][2]
    SLICE_X11Y109        MUXF7 (Prop_muxf7_S_O)       0.276    54.184 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][11]_i_4/O
                         net (fo=1, routed)           0.000    54.184    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][11]_i_4_n_0
    SLICE_X11Y109        MUXF8 (Prop_muxf8_I1_O)      0.094    54.278 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][11]_i_2/O
                         net (fo=1, routed)           1.123    55.401    cpu/core_1/rom/de_ex_register_reg[reg_1_data][11]
    SLICE_X14Y109        LUT2 (Prop_lut2_I1_O)        0.316    55.717 r  cpu/core_1/rom/de_ex_register[reg_1_data][11]_i_1/O
                         net (fo=1, routed)           0.000    55.717    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[11]
    SLICE_X14Y109        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.506    98.485    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X14Y109        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][11]/C
                         clock pessimism              0.560    99.045    
                         clock uncertainty           -0.140    98.905    
    SLICE_X14Y109        FDRE (Setup_fdre_C_D)        0.081    98.986    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][11]
  -------------------------------------------------------------------
                         required time                         98.986    
                         arrival time                         -55.717    
  -------------------------------------------------------------------
                         slack                                 43.269    

Slack (MET) :             43.272ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.633ns  (logic 1.201ns (18.107%)  route 5.432ns (81.893%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 98.565 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.845ns = ( 49.155 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.695    49.155    cpu/core_1/rom/clk_cpu
    SLICE_X3Y121         FDRE                                         r  cpu/core_1/rom/data_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.459    49.614 r  cpu/core_1/rom/data_reg[17]/Q
                         net (fo=65, routed)          4.484    54.098    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][2]
    SLICE_X11Y108        MUXF7 (Prop_muxf7_S_O)       0.296    54.394 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][6]_i_3/O
                         net (fo=1, routed)           0.000    54.394    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][6]_i_3_n_0
    SLICE_X11Y108        MUXF8 (Prop_muxf8_I0_O)      0.104    54.498 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][6]_i_2/O
                         net (fo=1, routed)           0.948    55.446    cpu/core_1/rom/de_ex_register_reg[reg_1_data][6]
    SLICE_X7Y108         LUT2 (Prop_lut2_I1_O)        0.342    55.788 r  cpu/core_1/rom/de_ex_register[reg_1_data][6]_i_1/O
                         net (fo=1, routed)           0.000    55.788    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[6]
    SLICE_X7Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.586    98.565    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X7Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]/C
                         clock pessimism              0.560    99.125    
                         clock uncertainty           -0.140    98.985    
    SLICE_X7Y108         FDRE (Setup_fdre_C_D)        0.075    99.060    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]
  -------------------------------------------------------------------
                         required time                         99.060    
                         arrival time                         -55.788    
  -------------------------------------------------------------------
                         slack                                 43.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.598    -0.566    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X3Y104         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/Q
                         net (fo=1, routed)           0.110    -0.315    cpu/led_device/D[9]
    SLICE_X2Y103         FDRE                                         r  cpu/led_device/data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.871    -0.802    cpu/led_device/clk_cpu
    SLICE_X2Y103         FDRE                                         r  cpu/led_device/data_reg_reg[9]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.064    -0.486    cpu/led_device/data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.213ns (71.934%)  route 0.083ns (28.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.592    -0.572    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X6Y116         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/Q
                         net (fo=1, routed)           0.083    -0.325    cpu/core_1/core_pipeline/stage_memory/data_out_mux/Q[16]
    SLICE_X7Y116         LUT3 (Prop_lut3_I1_O)        0.049    -0.276 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][16]
    SLICE_X7Y116         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.860    -0.812    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X7Y116         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X7Y116         FDRE (Hold_fdre_C_D)         0.107    -0.452    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.598    -0.566    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X3Y104         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[7]/Q
                         net (fo=1, routed)           0.115    -0.310    cpu/led_device/D[7]
    SLICE_X2Y102         FDRE                                         r  cpu/led_device/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.872    -0.801    cpu/led_device/clk_cpu
    SLICE_X2Y102         FDRE                                         r  cpu/led_device/data_reg_reg[7]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.063    -0.486    cpu/led_device/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.598    -0.566    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X3Y103         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.313    cpu/led_device/D[1]
    SLICE_X2Y103         FDRE                                         r  cpu/led_device/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.871    -0.802    cpu/led_device/clk_cpu
    SLICE_X2Y103         FDRE                                         r  cpu/led_device/data_reg_reg[1]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.060    -0.493    cpu/led_device/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.040%)  route 0.130ns (47.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.597    -0.567    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X4Y106         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/Q
                         net (fo=2, routed)           0.130    -0.296    cpu/axi_interconnect/axi_slave_1/D[0]
    SLICE_X5Y104         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.867    -0.805    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X5Y104         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X5Y104         FDRE (Hold_fdre_C_D)         0.070    -0.481    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.598    -0.566    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X3Y104         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.309    cpu/led_device/D[6]
    SLICE_X2Y102         FDRE                                         r  cpu/led_device/data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.872    -0.801    cpu/led_device/clk_cpu
    SLICE_X2Y102         FDRE                                         r  cpu/led_device/data_reg_reg[6]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.052    -0.497    cpu/led_device/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.190ns (56.811%)  route 0.144ns (43.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.589    -0.575    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X4Y119         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][30]/Q
                         net (fo=1, routed)           0.144    -0.290    cpu/core_1/core_pipeline/stage_memory/data_out_mux/Q[30]
    SLICE_X3Y119         LUT3 (Prop_lut3_I1_O)        0.049    -0.241 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][30]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][30]
    SLICE_X3Y119         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.860    -0.812    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X3Y119         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][30]/C
                         clock pessimism              0.275    -0.537    
    SLICE_X3Y119         FDRE (Hold_fdre_C_D)         0.107    -0.430    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][30]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.991%)  route 0.152ns (45.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.598    -0.566    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X3Y105         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]/Q
                         net (fo=2, routed)           0.152    -0.273    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]_0[2]
    SLICE_X2Y105         LUT3 (Prop_lut3_I0_O)        0.045    -0.228 r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg[0]_i_1_n_0
    SLICE_X2Y105         FDSE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.871    -0.802    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X2Y105         FDSE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X2Y105         FDSE (Hold_fdse_C_D)         0.120    -0.433    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.559    -0.605    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X8Y121         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][1]/Q
                         net (fo=1, routed)           0.110    -0.331    cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][1]
    SLICE_X8Y121         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.828    -0.845    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X8Y121         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
                         clock pessimism              0.240    -0.605    
    SLICE_X8Y121         FDRE (Hold_fdre_C_D)         0.063    -0.542    cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.021%)  route 0.139ns (39.979%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.596    -0.568    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X6Y109         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/Q
                         net (fo=4, routed)           0.139    -0.265    cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[0]_0[0]
    SLICE_X6Y108         LUT4 (Prop_lut4_I0_O)        0.045    -0.220 r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg[0]_i_1_n_0
    SLICE_X6Y108         FDSE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.866    -0.806    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X6Y108         FDSE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[0]/C
                         clock pessimism              0.254    -0.552    
    SLICE_X6Y108         FDSE (Hold_fdse_C_D)         0.121    -0.431    cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   your_instance_name/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         100.000     97.845     BUFHCE_X0Y24     your_instance_name/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X6Y109     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y109     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y108     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y108     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X2Y105     cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y105     cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X14Y115    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y108     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y108     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y108     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y108     cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y108     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y107    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y107    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y121    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y121    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y119     cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y107     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[11][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y105    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[11][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y107     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y107     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y107    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[15][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y107    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[15][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y121    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[3][25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y125    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[3][28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y112    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[3][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y108    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[3][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0_1
  To Clock:  clk_cpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       42.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.147ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        7.631ns  (logic 1.247ns (16.341%)  route 6.384ns (83.659%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X0Y124         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.397    55.005    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X10Y104        LUT6 (Prop_lut6_I2_O)        0.124    55.129 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][3]_i_6/O
                         net (fo=1, routed)           0.000    55.129    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][3]_i_6_n_0
    SLICE_X10Y104        MUXF7 (Prop_muxf7_I1_O)      0.247    55.376 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_3/O
                         net (fo=1, routed)           0.000    55.376    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_3_n_0
    SLICE_X10Y104        MUXF8 (Prop_muxf8_I0_O)      0.098    55.474 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_2/O
                         net (fo=1, routed)           0.988    56.461    cpu/core_1/rom/de_ex_register_reg[reg_1_data][3]
    SLICE_X9Y108         LUT2 (Prop_lut2_I1_O)        0.319    56.780 r  cpu/core_1/rom/de_ex_register[reg_1_data][3]_i_1/O
                         net (fo=1, routed)           0.000    56.780    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[3]
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.149    98.896    
    SLICE_X9Y108         FDRE (Setup_fdre_C_D)        0.031    98.927    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                         -56.780    
  -------------------------------------------------------------------
                         slack                                 42.147    

Slack (MET) :             42.262ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        7.604ns  (logic 1.236ns (16.255%)  route 6.368ns (83.745%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X0Y124         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.423    55.031    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X15Y104        LUT6 (Prop_lut6_I2_O)        0.124    55.155 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][8]_i_8/O
                         net (fo=1, routed)           0.000    55.155    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][8]_i_8_n_0
    SLICE_X15Y104        MUXF7 (Prop_muxf7_I1_O)      0.217    55.372 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][8]_i_4/O
                         net (fo=1, routed)           0.000    55.372    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][8]_i_4_n_0
    SLICE_X15Y104        MUXF8 (Prop_muxf8_I1_O)      0.094    55.466 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][8]_i_2/O
                         net (fo=1, routed)           0.945    56.411    cpu/core_1/rom/de_ex_register_reg[reg_1_data][8]
    SLICE_X14Y107        LUT2 (Prop_lut2_I1_O)        0.342    56.753 r  cpu/core_1/rom/de_ex_register[reg_1_data][8]_i_1/O
                         net (fo=1, routed)           0.000    56.753    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[8]
    SLICE_X14Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X14Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.149    98.896    
    SLICE_X14Y107        FDRE (Setup_fdre_C_D)        0.118    99.014    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]
  -------------------------------------------------------------------
                         required time                         99.014    
                         arrival time                         -56.753    
  -------------------------------------------------------------------
                         slack                                 42.262    

Slack (MET) :             42.524ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        7.331ns  (logic 1.205ns (16.437%)  route 6.126ns (83.563%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 98.565 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X1Y125         FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         5.313    54.921    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][0]
    SLICE_X3Y108         LUT6 (Prop_lut6_I4_O)        0.124    55.045 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_7/O
                         net (fo=1, routed)           0.000    55.045    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_7_n_0
    SLICE_X3Y108         MUXF7 (Prop_muxf7_I0_O)      0.212    55.257 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_4/O
                         net (fo=1, routed)           0.000    55.257    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_4_n_0
    SLICE_X3Y108         MUXF8 (Prop_muxf8_I1_O)      0.094    55.351 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_2/O
                         net (fo=1, routed)           0.813    56.164    cpu/core_1/rom/de_ex_register_reg[reg_1_data][5]
    SLICE_X7Y108         LUT2 (Prop_lut2_I1_O)        0.316    56.480 r  cpu/core_1/rom/de_ex_register[reg_1_data][5]_i_1/O
                         net (fo=1, routed)           0.000    56.480    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[5]
    SLICE_X7Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.586    98.565    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X7Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/C
                         clock pessimism              0.560    99.125    
                         clock uncertainty           -0.149    98.975    
    SLICE_X7Y108         FDRE (Setup_fdre_C_D)        0.029    99.004    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]
  -------------------------------------------------------------------
                         required time                         99.004    
                         arrival time                         -56.480    
  -------------------------------------------------------------------
                         slack                                 42.524    

Slack (MET) :             42.654ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        7.168ns  (logic 1.233ns (17.200%)  route 5.935ns (82.800%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X0Y124         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.038    54.646    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X6Y106         LUT6 (Prop_lut6_I2_O)        0.124    54.770 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][4]_i_8/O
                         net (fo=1, routed)           0.000    54.770    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][4]_i_8_n_0
    SLICE_X6Y106         MUXF7 (Prop_muxf7_I1_O)      0.214    54.984 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][4]_i_4/O
                         net (fo=1, routed)           0.000    54.984    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][4]_i_4_n_0
    SLICE_X6Y106         MUXF8 (Prop_muxf8_I1_O)      0.088    55.072 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][4]_i_2/O
                         net (fo=1, routed)           0.898    55.969    cpu/core_1/rom/de_ex_register_reg[reg_1_data][4]
    SLICE_X9Y108         LUT2 (Prop_lut2_I1_O)        0.348    56.317 r  cpu/core_1/rom/de_ex_register[reg_1_data][4]_i_1/O
                         net (fo=1, routed)           0.000    56.317    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[4]
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][4]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.149    98.896    
    SLICE_X9Y108         FDRE (Setup_fdre_C_D)        0.075    98.971    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][4]
  -------------------------------------------------------------------
                         required time                         98.971    
                         arrival time                         -56.317    
  -------------------------------------------------------------------
                         slack                                 42.654    

Slack (MET) :             42.747ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        7.082ns  (logic 1.241ns (17.523%)  route 5.841ns (82.477%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X0Y124         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.874    54.482    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X12Y104        LUT5 (Prop_lut5_I2_O)        0.124    54.606 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][7]_i_5/O
                         net (fo=1, routed)           0.000    54.606    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][7]_i_5_n_0
    SLICE_X12Y104        MUXF7 (Prop_muxf7_I0_O)      0.241    54.847 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_3/O
                         net (fo=1, routed)           0.000    54.847    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_3_n_0
    SLICE_X12Y104        MUXF8 (Prop_muxf8_I0_O)      0.098    54.945 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_2/O
                         net (fo=1, routed)           0.967    55.912    cpu/core_1/rom/de_ex_register_reg[reg_1_data][7]
    SLICE_X14Y107        LUT2 (Prop_lut2_I1_O)        0.319    56.231 r  cpu/core_1/rom/de_ex_register[reg_1_data][7]_i_1/O
                         net (fo=1, routed)           0.000    56.231    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[7]
    SLICE_X14Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X14Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.149    98.896    
    SLICE_X14Y107        FDRE (Setup_fdre_C_D)        0.081    98.977    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]
  -------------------------------------------------------------------
                         required time                         98.977    
                         arrival time                         -56.231    
  -------------------------------------------------------------------
                         slack                                 42.747    

Slack (MET) :             42.910ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.912ns  (logic 1.267ns (18.330%)  route 5.645ns (81.670%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X0Y124         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.927    54.535    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X9Y110         LUT5 (Prop_lut5_I2_O)        0.124    54.659 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][2]_i_5/O
                         net (fo=1, routed)           0.000    54.659    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][2]_i_5_n_0
    SLICE_X9Y110         MUXF7 (Prop_muxf7_I0_O)      0.238    54.897 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_3/O
                         net (fo=1, routed)           0.000    54.897    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_3_n_0
    SLICE_X9Y110         MUXF8 (Prop_muxf8_I0_O)      0.104    55.001 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_2/O
                         net (fo=1, routed)           0.718    55.719    cpu/core_1/rom/de_ex_register_reg[reg_1_data][2]
    SLICE_X9Y108         LUT2 (Prop_lut2_I1_O)        0.342    56.061 r  cpu/core_1/rom/de_ex_register[reg_1_data][2]_i_1/O
                         net (fo=1, routed)           0.000    56.061    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[2]
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.149    98.896    
    SLICE_X9Y108         FDRE (Setup_fdre_C_D)        0.075    98.971    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]
  -------------------------------------------------------------------
                         required time                         98.971    
                         arrival time                         -56.061    
  -------------------------------------------------------------------
                         slack                                 42.910    

Slack (MET) :             43.079ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.699ns  (logic 1.210ns (18.062%)  route 5.489ns (81.938%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X0Y124         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.675    54.283    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X9Y106         LUT6 (Prop_lut6_I2_O)        0.124    54.407 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][1]_i_8/O
                         net (fo=1, routed)           0.000    54.407    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][1]_i_8_n_0
    SLICE_X9Y106         MUXF7 (Prop_muxf7_I1_O)      0.217    54.624 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_4/O
                         net (fo=1, routed)           0.000    54.624    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_4_n_0
    SLICE_X9Y106         MUXF8 (Prop_muxf8_I1_O)      0.094    54.718 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_2/O
                         net (fo=1, routed)           0.814    55.532    cpu/core_1/rom/de_ex_register_reg[reg_1_data][1]
    SLICE_X9Y108         LUT2 (Prop_lut2_I1_O)        0.316    55.848 r  cpu/core_1/rom/de_ex_register[reg_1_data][1]_i_1/O
                         net (fo=1, routed)           0.000    55.848    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[1]
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.149    98.896    
    SLICE_X9Y108         FDRE (Setup_fdre_C_D)        0.031    98.927    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                         -55.848    
  -------------------------------------------------------------------
                         slack                                 43.079    

Slack (MET) :             43.155ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.670ns  (logic 1.205ns (18.066%)  route 5.465ns (81.934%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X0Y124         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.022    54.630    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X13Y106        LUT6 (Prop_lut6_I2_O)        0.124    54.754 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][0]_i_7/O
                         net (fo=1, routed)           0.000    54.754    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][0]_i_7_n_0
    SLICE_X13Y106        MUXF7 (Prop_muxf7_I0_O)      0.212    54.966 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_i_4/O
                         net (fo=1, routed)           0.000    54.966    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_i_4_n_0
    SLICE_X13Y106        MUXF8 (Prop_muxf8_I1_O)      0.094    55.060 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_i_2/O
                         net (fo=1, routed)           0.443    55.503    cpu/core_1/rom/de_ex_register_reg[reg_1_data][0]
    SLICE_X14Y107        LUT2 (Prop_lut2_I1_O)        0.316    55.819 r  cpu/core_1/rom/de_ex_register[reg_1_data][0]_i_1/O
                         net (fo=1, routed)           0.000    55.819    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[0]
    SLICE_X14Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X14Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.149    98.896    
    SLICE_X14Y107        FDRE (Setup_fdre_C_D)        0.077    98.973    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]
  -------------------------------------------------------------------
                         required time                         98.973    
                         arrival time                         -55.819    
  -------------------------------------------------------------------
                         slack                                 43.155    

Slack (MET) :             43.259ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.562ns  (logic 1.145ns (17.448%)  route 5.417ns (82.552%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.845ns = ( 49.155 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.695    49.155    cpu/core_1/rom/clk_cpu
    SLICE_X3Y121         FDRE                                         r  cpu/core_1/rom/data_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.459    49.614 r  cpu/core_1/rom/data_reg[17]/Q
                         net (fo=65, routed)          4.295    53.908    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][2]
    SLICE_X11Y109        MUXF7 (Prop_muxf7_S_O)       0.276    54.184 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][11]_i_4/O
                         net (fo=1, routed)           0.000    54.184    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][11]_i_4_n_0
    SLICE_X11Y109        MUXF8 (Prop_muxf8_I1_O)      0.094    54.278 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][11]_i_2/O
                         net (fo=1, routed)           1.123    55.401    cpu/core_1/rom/de_ex_register_reg[reg_1_data][11]
    SLICE_X14Y109        LUT2 (Prop_lut2_I1_O)        0.316    55.717 r  cpu/core_1/rom/de_ex_register[reg_1_data][11]_i_1/O
                         net (fo=1, routed)           0.000    55.717    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[11]
    SLICE_X14Y109        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.506    98.485    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X14Y109        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][11]/C
                         clock pessimism              0.560    99.045    
                         clock uncertainty           -0.149    98.895    
    SLICE_X14Y109        FDRE (Setup_fdre_C_D)        0.081    98.976    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][11]
  -------------------------------------------------------------------
                         required time                         98.976    
                         arrival time                         -55.717    
  -------------------------------------------------------------------
                         slack                                 43.259    

Slack (MET) :             43.263ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.633ns  (logic 1.201ns (18.107%)  route 5.432ns (81.893%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 98.565 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.845ns = ( 49.155 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.695    49.155    cpu/core_1/rom/clk_cpu
    SLICE_X3Y121         FDRE                                         r  cpu/core_1/rom/data_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.459    49.614 r  cpu/core_1/rom/data_reg[17]/Q
                         net (fo=65, routed)          4.484    54.098    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][2]
    SLICE_X11Y108        MUXF7 (Prop_muxf7_S_O)       0.296    54.394 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][6]_i_3/O
                         net (fo=1, routed)           0.000    54.394    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][6]_i_3_n_0
    SLICE_X11Y108        MUXF8 (Prop_muxf8_I0_O)      0.104    54.498 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][6]_i_2/O
                         net (fo=1, routed)           0.948    55.446    cpu/core_1/rom/de_ex_register_reg[reg_1_data][6]
    SLICE_X7Y108         LUT2 (Prop_lut2_I1_O)        0.342    55.788 r  cpu/core_1/rom/de_ex_register[reg_1_data][6]_i_1/O
                         net (fo=1, routed)           0.000    55.788    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[6]
    SLICE_X7Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.586    98.565    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X7Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]/C
                         clock pessimism              0.560    99.125    
                         clock uncertainty           -0.149    98.975    
    SLICE_X7Y108         FDRE (Setup_fdre_C_D)        0.075    99.050    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]
  -------------------------------------------------------------------
                         required time                         99.050    
                         arrival time                         -55.788    
  -------------------------------------------------------------------
                         slack                                 43.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.598    -0.566    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X3Y104         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/Q
                         net (fo=1, routed)           0.110    -0.315    cpu/led_device/D[9]
    SLICE_X2Y103         FDRE                                         r  cpu/led_device/data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.871    -0.802    cpu/led_device/clk_cpu
    SLICE_X2Y103         FDRE                                         r  cpu/led_device/data_reg_reg[9]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.149    -0.401    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.064    -0.337    cpu/led_device/data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.213ns (71.934%)  route 0.083ns (28.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.592    -0.572    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X6Y116         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/Q
                         net (fo=1, routed)           0.083    -0.325    cpu/core_1/core_pipeline/stage_memory/data_out_mux/Q[16]
    SLICE_X7Y116         LUT3 (Prop_lut3_I1_O)        0.049    -0.276 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][16]
    SLICE_X7Y116         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.860    -0.812    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X7Y116         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/C
                         clock pessimism              0.253    -0.559    
                         clock uncertainty            0.149    -0.410    
    SLICE_X7Y116         FDRE (Hold_fdre_C_D)         0.107    -0.303    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.598    -0.566    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X3Y104         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[7]/Q
                         net (fo=1, routed)           0.115    -0.310    cpu/led_device/D[7]
    SLICE_X2Y102         FDRE                                         r  cpu/led_device/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.872    -0.801    cpu/led_device/clk_cpu
    SLICE_X2Y102         FDRE                                         r  cpu/led_device/data_reg_reg[7]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.149    -0.400    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.063    -0.337    cpu/led_device/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.598    -0.566    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X3Y103         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.313    cpu/led_device/D[1]
    SLICE_X2Y103         FDRE                                         r  cpu/led_device/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.871    -0.802    cpu/led_device/clk_cpu
    SLICE_X2Y103         FDRE                                         r  cpu/led_device/data_reg_reg[1]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.149    -0.404    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.060    -0.344    cpu/led_device/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.040%)  route 0.130ns (47.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.597    -0.567    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X4Y106         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/Q
                         net (fo=2, routed)           0.130    -0.296    cpu/axi_interconnect/axi_slave_1/D[0]
    SLICE_X5Y104         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.867    -0.805    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X5Y104         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.149    -0.402    
    SLICE_X5Y104         FDRE (Hold_fdre_C_D)         0.070    -0.332    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.598    -0.566    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X3Y104         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.309    cpu/led_device/D[6]
    SLICE_X2Y102         FDRE                                         r  cpu/led_device/data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.872    -0.801    cpu/led_device/clk_cpu
    SLICE_X2Y102         FDRE                                         r  cpu/led_device/data_reg_reg[6]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.149    -0.400    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.052    -0.348    cpu/led_device/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.190ns (56.811%)  route 0.144ns (43.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.589    -0.575    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X4Y119         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][30]/Q
                         net (fo=1, routed)           0.144    -0.290    cpu/core_1/core_pipeline/stage_memory/data_out_mux/Q[30]
    SLICE_X3Y119         LUT3 (Prop_lut3_I1_O)        0.049    -0.241 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][30]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][30]
    SLICE_X3Y119         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.860    -0.812    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X3Y119         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][30]/C
                         clock pessimism              0.275    -0.537    
                         clock uncertainty            0.149    -0.388    
    SLICE_X3Y119         FDRE (Hold_fdre_C_D)         0.107    -0.281    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][30]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.991%)  route 0.152ns (45.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.598    -0.566    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X3Y105         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]/Q
                         net (fo=2, routed)           0.152    -0.273    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]_0[2]
    SLICE_X2Y105         LUT3 (Prop_lut3_I0_O)        0.045    -0.228 r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg[0]_i_1_n_0
    SLICE_X2Y105         FDSE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.871    -0.802    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X2Y105         FDSE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.149    -0.404    
    SLICE_X2Y105         FDSE (Hold_fdse_C_D)         0.120    -0.284    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.559    -0.605    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X8Y121         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][1]/Q
                         net (fo=1, routed)           0.110    -0.331    cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][1]
    SLICE_X8Y121         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.828    -0.845    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X8Y121         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
                         clock pessimism              0.240    -0.605    
                         clock uncertainty            0.149    -0.456    
    SLICE_X8Y121         FDRE (Hold_fdre_C_D)         0.063    -0.393    cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.021%)  route 0.139ns (39.979%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.596    -0.568    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X6Y109         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/Q
                         net (fo=4, routed)           0.139    -0.265    cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[0]_0[0]
    SLICE_X6Y108         LUT4 (Prop_lut4_I0_O)        0.045    -0.220 r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg[0]_i_1_n_0
    SLICE_X6Y108         FDSE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.866    -0.806    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X6Y108         FDSE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[0]/C
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.149    -0.403    
    SLICE_X6Y108         FDSE (Hold_fdse_C_D)         0.121    -0.282    cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.062    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0
  To Clock:  clk_cpu_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       42.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.147ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        7.631ns  (logic 1.247ns (16.341%)  route 6.384ns (83.659%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X0Y124         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.397    55.005    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X10Y104        LUT6 (Prop_lut6_I2_O)        0.124    55.129 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][3]_i_6/O
                         net (fo=1, routed)           0.000    55.129    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][3]_i_6_n_0
    SLICE_X10Y104        MUXF7 (Prop_muxf7_I1_O)      0.247    55.376 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_3/O
                         net (fo=1, routed)           0.000    55.376    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_3_n_0
    SLICE_X10Y104        MUXF8 (Prop_muxf8_I0_O)      0.098    55.474 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_2/O
                         net (fo=1, routed)           0.988    56.461    cpu/core_1/rom/de_ex_register_reg[reg_1_data][3]
    SLICE_X9Y108         LUT2 (Prop_lut2_I1_O)        0.319    56.780 r  cpu/core_1/rom/de_ex_register[reg_1_data][3]_i_1/O
                         net (fo=1, routed)           0.000    56.780    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[3]
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.149    98.896    
    SLICE_X9Y108         FDRE (Setup_fdre_C_D)        0.031    98.927    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                         -56.780    
  -------------------------------------------------------------------
                         slack                                 42.147    

Slack (MET) :             42.262ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        7.604ns  (logic 1.236ns (16.255%)  route 6.368ns (83.745%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X0Y124         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.423    55.031    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X15Y104        LUT6 (Prop_lut6_I2_O)        0.124    55.155 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][8]_i_8/O
                         net (fo=1, routed)           0.000    55.155    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][8]_i_8_n_0
    SLICE_X15Y104        MUXF7 (Prop_muxf7_I1_O)      0.217    55.372 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][8]_i_4/O
                         net (fo=1, routed)           0.000    55.372    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][8]_i_4_n_0
    SLICE_X15Y104        MUXF8 (Prop_muxf8_I1_O)      0.094    55.466 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][8]_i_2/O
                         net (fo=1, routed)           0.945    56.411    cpu/core_1/rom/de_ex_register_reg[reg_1_data][8]
    SLICE_X14Y107        LUT2 (Prop_lut2_I1_O)        0.342    56.753 r  cpu/core_1/rom/de_ex_register[reg_1_data][8]_i_1/O
                         net (fo=1, routed)           0.000    56.753    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[8]
    SLICE_X14Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X14Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.149    98.896    
    SLICE_X14Y107        FDRE (Setup_fdre_C_D)        0.118    99.014    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][8]
  -------------------------------------------------------------------
                         required time                         99.014    
                         arrival time                         -56.753    
  -------------------------------------------------------------------
                         slack                                 42.262    

Slack (MET) :             42.524ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        7.331ns  (logic 1.205ns (16.437%)  route 6.126ns (83.563%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 98.565 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X1Y125         FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         5.313    54.921    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][0]
    SLICE_X3Y108         LUT6 (Prop_lut6_I4_O)        0.124    55.045 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_7/O
                         net (fo=1, routed)           0.000    55.045    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_7_n_0
    SLICE_X3Y108         MUXF7 (Prop_muxf7_I0_O)      0.212    55.257 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_4/O
                         net (fo=1, routed)           0.000    55.257    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_4_n_0
    SLICE_X3Y108         MUXF8 (Prop_muxf8_I1_O)      0.094    55.351 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_2/O
                         net (fo=1, routed)           0.813    56.164    cpu/core_1/rom/de_ex_register_reg[reg_1_data][5]
    SLICE_X7Y108         LUT2 (Prop_lut2_I1_O)        0.316    56.480 r  cpu/core_1/rom/de_ex_register[reg_1_data][5]_i_1/O
                         net (fo=1, routed)           0.000    56.480    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[5]
    SLICE_X7Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.586    98.565    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X7Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/C
                         clock pessimism              0.560    99.125    
                         clock uncertainty           -0.149    98.975    
    SLICE_X7Y108         FDRE (Setup_fdre_C_D)        0.029    99.004    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]
  -------------------------------------------------------------------
                         required time                         99.004    
                         arrival time                         -56.480    
  -------------------------------------------------------------------
                         slack                                 42.524    

Slack (MET) :             42.654ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        7.168ns  (logic 1.233ns (17.200%)  route 5.935ns (82.800%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X0Y124         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.038    54.646    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X6Y106         LUT6 (Prop_lut6_I2_O)        0.124    54.770 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][4]_i_8/O
                         net (fo=1, routed)           0.000    54.770    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][4]_i_8_n_0
    SLICE_X6Y106         MUXF7 (Prop_muxf7_I1_O)      0.214    54.984 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][4]_i_4/O
                         net (fo=1, routed)           0.000    54.984    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][4]_i_4_n_0
    SLICE_X6Y106         MUXF8 (Prop_muxf8_I1_O)      0.088    55.072 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][4]_i_2/O
                         net (fo=1, routed)           0.898    55.969    cpu/core_1/rom/de_ex_register_reg[reg_1_data][4]
    SLICE_X9Y108         LUT2 (Prop_lut2_I1_O)        0.348    56.317 r  cpu/core_1/rom/de_ex_register[reg_1_data][4]_i_1/O
                         net (fo=1, routed)           0.000    56.317    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[4]
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][4]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.149    98.896    
    SLICE_X9Y108         FDRE (Setup_fdre_C_D)        0.075    98.971    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][4]
  -------------------------------------------------------------------
                         required time                         98.971    
                         arrival time                         -56.317    
  -------------------------------------------------------------------
                         slack                                 42.654    

Slack (MET) :             42.747ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        7.082ns  (logic 1.241ns (17.523%)  route 5.841ns (82.477%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X0Y124         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.874    54.482    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X12Y104        LUT5 (Prop_lut5_I2_O)        0.124    54.606 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][7]_i_5/O
                         net (fo=1, routed)           0.000    54.606    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][7]_i_5_n_0
    SLICE_X12Y104        MUXF7 (Prop_muxf7_I0_O)      0.241    54.847 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_3/O
                         net (fo=1, routed)           0.000    54.847    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_3_n_0
    SLICE_X12Y104        MUXF8 (Prop_muxf8_I0_O)      0.098    54.945 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_2/O
                         net (fo=1, routed)           0.967    55.912    cpu/core_1/rom/de_ex_register_reg[reg_1_data][7]
    SLICE_X14Y107        LUT2 (Prop_lut2_I1_O)        0.319    56.231 r  cpu/core_1/rom/de_ex_register[reg_1_data][7]_i_1/O
                         net (fo=1, routed)           0.000    56.231    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[7]
    SLICE_X14Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X14Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.149    98.896    
    SLICE_X14Y107        FDRE (Setup_fdre_C_D)        0.081    98.977    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]
  -------------------------------------------------------------------
                         required time                         98.977    
                         arrival time                         -56.231    
  -------------------------------------------------------------------
                         slack                                 42.747    

Slack (MET) :             42.910ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.912ns  (logic 1.267ns (18.330%)  route 5.645ns (81.670%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X0Y124         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.927    54.535    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X9Y110         LUT5 (Prop_lut5_I2_O)        0.124    54.659 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][2]_i_5/O
                         net (fo=1, routed)           0.000    54.659    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][2]_i_5_n_0
    SLICE_X9Y110         MUXF7 (Prop_muxf7_I0_O)      0.238    54.897 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_3/O
                         net (fo=1, routed)           0.000    54.897    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_3_n_0
    SLICE_X9Y110         MUXF8 (Prop_muxf8_I0_O)      0.104    55.001 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_2/O
                         net (fo=1, routed)           0.718    55.719    cpu/core_1/rom/de_ex_register_reg[reg_1_data][2]
    SLICE_X9Y108         LUT2 (Prop_lut2_I1_O)        0.342    56.061 r  cpu/core_1/rom/de_ex_register[reg_1_data][2]_i_1/O
                         net (fo=1, routed)           0.000    56.061    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[2]
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.149    98.896    
    SLICE_X9Y108         FDRE (Setup_fdre_C_D)        0.075    98.971    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]
  -------------------------------------------------------------------
                         required time                         98.971    
                         arrival time                         -56.061    
  -------------------------------------------------------------------
                         slack                                 42.910    

Slack (MET) :             43.079ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.699ns  (logic 1.210ns (18.062%)  route 5.489ns (81.938%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X0Y124         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.675    54.283    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X9Y106         LUT6 (Prop_lut6_I2_O)        0.124    54.407 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][1]_i_8/O
                         net (fo=1, routed)           0.000    54.407    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][1]_i_8_n_0
    SLICE_X9Y106         MUXF7 (Prop_muxf7_I1_O)      0.217    54.624 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_4/O
                         net (fo=1, routed)           0.000    54.624    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_4_n_0
    SLICE_X9Y106         MUXF8 (Prop_muxf8_I1_O)      0.094    54.718 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_2/O
                         net (fo=1, routed)           0.814    55.532    cpu/core_1/rom/de_ex_register_reg[reg_1_data][1]
    SLICE_X9Y108         LUT2 (Prop_lut2_I1_O)        0.316    55.848 r  cpu/core_1/rom/de_ex_register[reg_1_data][1]_i_1/O
                         net (fo=1, routed)           0.000    55.848    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[1]
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.149    98.896    
    SLICE_X9Y108         FDRE (Setup_fdre_C_D)        0.031    98.927    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                         -55.848    
  -------------------------------------------------------------------
                         slack                                 43.079    

Slack (MET) :             43.155ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.670ns  (logic 1.205ns (18.066%)  route 5.465ns (81.934%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 98.486 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.689    49.149    cpu/core_1/rom/clk_cpu
    SLICE_X0Y124         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.459    49.608 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.022    54.630    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][1]
    SLICE_X13Y106        LUT6 (Prop_lut6_I2_O)        0.124    54.754 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][0]_i_7/O
                         net (fo=1, routed)           0.000    54.754    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][0]_i_7_n_0
    SLICE_X13Y106        MUXF7 (Prop_muxf7_I0_O)      0.212    54.966 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_i_4/O
                         net (fo=1, routed)           0.000    54.966    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_i_4_n_0
    SLICE_X13Y106        MUXF8 (Prop_muxf8_I1_O)      0.094    55.060 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][0]_i_2/O
                         net (fo=1, routed)           0.443    55.503    cpu/core_1/rom/de_ex_register_reg[reg_1_data][0]
    SLICE_X14Y107        LUT2 (Prop_lut2_I1_O)        0.316    55.819 r  cpu/core_1/rom/de_ex_register[reg_1_data][0]_i_1/O
                         net (fo=1, routed)           0.000    55.819    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[0]
    SLICE_X14Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.507    98.486    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X14Y107        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]/C
                         clock pessimism              0.560    99.046    
                         clock uncertainty           -0.149    98.896    
    SLICE_X14Y107        FDRE (Setup_fdre_C_D)        0.077    98.973    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][0]
  -------------------------------------------------------------------
                         required time                         98.973    
                         arrival time                         -55.819    
  -------------------------------------------------------------------
                         slack                                 43.155    

Slack (MET) :             43.259ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.562ns  (logic 1.145ns (17.448%)  route 5.417ns (82.552%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 98.485 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.845ns = ( 49.155 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.695    49.155    cpu/core_1/rom/clk_cpu
    SLICE_X3Y121         FDRE                                         r  cpu/core_1/rom/data_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.459    49.614 r  cpu/core_1/rom/data_reg[17]/Q
                         net (fo=65, routed)          4.295    53.908    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][2]
    SLICE_X11Y109        MUXF7 (Prop_muxf7_S_O)       0.276    54.184 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][11]_i_4/O
                         net (fo=1, routed)           0.000    54.184    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][11]_i_4_n_0
    SLICE_X11Y109        MUXF8 (Prop_muxf8_I1_O)      0.094    54.278 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][11]_i_2/O
                         net (fo=1, routed)           1.123    55.401    cpu/core_1/rom/de_ex_register_reg[reg_1_data][11]
    SLICE_X14Y109        LUT2 (Prop_lut2_I1_O)        0.316    55.717 r  cpu/core_1/rom/de_ex_register[reg_1_data][11]_i_1/O
                         net (fo=1, routed)           0.000    55.717    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[11]
    SLICE_X14Y109        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.506    98.485    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X14Y109        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][11]/C
                         clock pessimism              0.560    99.045    
                         clock uncertainty           -0.149    98.895    
    SLICE_X14Y109        FDRE (Setup_fdre_C_D)        0.081    98.976    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][11]
  -------------------------------------------------------------------
                         required time                         98.976    
                         arrival time                         -55.717    
  -------------------------------------------------------------------
                         slack                                 43.259    

Slack (MET) :             43.263ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.633ns  (logic 1.201ns (18.107%)  route 5.432ns (81.893%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 98.565 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.845ns = ( 49.155 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.695    49.155    cpu/core_1/rom/clk_cpu
    SLICE_X3Y121         FDRE                                         r  cpu/core_1/rom/data_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.459    49.614 r  cpu/core_1/rom/data_reg[17]/Q
                         net (fo=65, routed)          4.484    54.098    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_2_data][31][2]
    SLICE_X11Y108        MUXF7 (Prop_muxf7_S_O)       0.296    54.394 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][6]_i_3/O
                         net (fo=1, routed)           0.000    54.394    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][6]_i_3_n_0
    SLICE_X11Y108        MUXF8 (Prop_muxf8_I0_O)      0.104    54.498 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][6]_i_2/O
                         net (fo=1, routed)           0.948    55.446    cpu/core_1/rom/de_ex_register_reg[reg_1_data][6]
    SLICE_X7Y108         LUT2 (Prop_lut2_I1_O)        0.342    55.788 r  cpu/core_1/rom/de_ex_register[reg_1_data][6]_i_1/O
                         net (fo=1, routed)           0.000    55.788    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[6]
    SLICE_X7Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.586    98.565    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X7Y108         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]/C
                         clock pessimism              0.560    99.125    
                         clock uncertainty           -0.149    98.975    
    SLICE_X7Y108         FDRE (Setup_fdre_C_D)        0.075    99.050    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][6]
  -------------------------------------------------------------------
                         required time                         99.050    
                         arrival time                         -55.788    
  -------------------------------------------------------------------
                         slack                                 43.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.598    -0.566    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X3Y104         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/Q
                         net (fo=1, routed)           0.110    -0.315    cpu/led_device/D[9]
    SLICE_X2Y103         FDRE                                         r  cpu/led_device/data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.871    -0.802    cpu/led_device/clk_cpu
    SLICE_X2Y103         FDRE                                         r  cpu/led_device/data_reg_reg[9]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.149    -0.401    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.064    -0.337    cpu/led_device/data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.213ns (71.934%)  route 0.083ns (28.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.592    -0.572    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X6Y116         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][16]/Q
                         net (fo=1, routed)           0.083    -0.325    cpu/core_1/core_pipeline/stage_memory/data_out_mux/Q[16]
    SLICE_X7Y116         LUT3 (Prop_lut3_I1_O)        0.049    -0.276 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][16]
    SLICE_X7Y116         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.860    -0.812    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X7Y116         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]/C
                         clock pessimism              0.253    -0.559    
                         clock uncertainty            0.149    -0.410    
    SLICE_X7Y116         FDRE (Hold_fdre_C_D)         0.107    -0.303    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][16]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.598    -0.566    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X3Y104         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[7]/Q
                         net (fo=1, routed)           0.115    -0.310    cpu/led_device/D[7]
    SLICE_X2Y102         FDRE                                         r  cpu/led_device/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.872    -0.801    cpu/led_device/clk_cpu
    SLICE_X2Y102         FDRE                                         r  cpu/led_device/data_reg_reg[7]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.149    -0.400    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.063    -0.337    cpu/led_device/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.598    -0.566    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X3Y103         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.313    cpu/led_device/D[1]
    SLICE_X2Y103         FDRE                                         r  cpu/led_device/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.871    -0.802    cpu/led_device/clk_cpu
    SLICE_X2Y103         FDRE                                         r  cpu/led_device/data_reg_reg[1]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.149    -0.404    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.060    -0.344    cpu/led_device/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.040%)  route 0.130ns (47.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.597    -0.567    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X4Y106         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/Q
                         net (fo=2, routed)           0.130    -0.296    cpu/axi_interconnect/axi_slave_1/D[0]
    SLICE_X5Y104         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.867    -0.805    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X5Y104         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.149    -0.402    
    SLICE_X5Y104         FDRE (Hold_fdre_C_D)         0.070    -0.332    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.598    -0.566    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X3Y104         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.309    cpu/led_device/D[6]
    SLICE_X2Y102         FDRE                                         r  cpu/led_device/data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.872    -0.801    cpu/led_device/clk_cpu
    SLICE_X2Y102         FDRE                                         r  cpu/led_device/data_reg_reg[6]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.149    -0.400    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.052    -0.348    cpu/led_device/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.190ns (56.811%)  route 0.144ns (43.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.589    -0.575    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X4Y119         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][30]/Q
                         net (fo=1, routed)           0.144    -0.290    cpu/core_1/core_pipeline/stage_memory/data_out_mux/Q[30]
    SLICE_X3Y119         LUT3 (Prop_lut3_I1_O)        0.049    -0.241 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][30]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][30]
    SLICE_X3Y119         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.860    -0.812    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X3Y119         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][30]/C
                         clock pessimism              0.275    -0.537    
                         clock uncertainty            0.149    -0.388    
    SLICE_X3Y119         FDRE (Hold_fdre_C_D)         0.107    -0.281    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][30]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.991%)  route 0.152ns (45.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.598    -0.566    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X3Y105         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]/Q
                         net (fo=2, routed)           0.152    -0.273    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]_0[2]
    SLICE_X2Y105         LUT3 (Prop_lut3_I0_O)        0.045    -0.228 r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg[0]_i_1_n_0
    SLICE_X2Y105         FDSE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.871    -0.802    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X2Y105         FDSE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.149    -0.404    
    SLICE_X2Y105         FDSE (Hold_fdse_C_D)         0.120    -0.284    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.559    -0.605    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X8Y121         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][1]/Q
                         net (fo=1, routed)           0.110    -0.331    cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_addr][1]
    SLICE_X8Y121         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.828    -0.845    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X8Y121         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
                         clock pessimism              0.240    -0.605    
                         clock uncertainty            0.149    -0.456    
    SLICE_X8Y121         FDRE (Hold_fdre_C_D)         0.063    -0.393    cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.021%)  route 0.139ns (39.979%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.596    -0.568    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X6Y109         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/Q
                         net (fo=4, routed)           0.139    -0.265    cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[0]_0[0]
    SLICE_X6Y108         LUT4 (Prop_lut4_I0_O)        0.045    -0.220 r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg[0]_i_1_n_0
    SLICE_X6Y108         FDSE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.866    -0.806    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X6Y108         FDSE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[0]/C
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.149    -0.403    
    SLICE_X6Y108         FDSE (Hold_fdse_C_D)         0.121    -0.282    cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.062    





