#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jan 29 17:57:08 2026
# Process ID: 10136
# Current directory: D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27016 D:\FPGA\Vivaldo Project\PUCCH-FORMAT-1\base_seq\base_seq.xpr
# Log file: D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/vivado.log
# Journal file: D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.xpr}
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/all_sub_ips}} [current_project]
update_ip_catalog
report_ip_status -name ip_status 
upgrade_ip [get_ips  {modulo_30_0 modulo_30_1 modulo_30_2 phi_matrix_0 scramble_sequence_8bits_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {modulo_30_0 modulo_30_1 modulo_30_2 phi_matrix_0 scramble_sequence_8bits_0}] -no_script -sync -force -quiet
generate_target all [get_files  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.srcs/sources_1/ip/modulo_30_0/modulo_30_0.xci} {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.srcs/sources_1/ip/modulo_30_1/modulo_30_1.xci} {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.srcs/sources_1/ip/modulo_30_2/modulo_30_2.xci} {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.srcs/sources_1/ip/phi_matrix_0/phi_matrix_0.xci} {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scramble_sequence_8bits_0.xci}}]
export_ip_user_files -of_objects [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.srcs/sources_1/ip/modulo_30_0/modulo_30_0.xci}}] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.srcs/sources_1/ip/modulo_30_1/modulo_30_1.xci}}] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.srcs/sources_1/ip/modulo_30_2/modulo_30_2.xci}}] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.srcs/sources_1/ip/phi_matrix_0/phi_matrix_0.xci}}] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scramble_sequence_8bits_0.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.srcs/sources_1/ip/modulo_30_0/modulo_30_0.xci}}] -directory {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.ip_user_files/sim_scripts} -ip_user_files_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.ip_user_files} -ipstatic_source_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.cache/compile_simlib/modelsim} {questa=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.cache/compile_simlib/questa} {riviera=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.cache/compile_simlib/riviera} {activehdl=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.srcs/sources_1/ip/modulo_30_1/modulo_30_1.xci}}] -directory {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.ip_user_files/sim_scripts} -ip_user_files_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.ip_user_files} -ipstatic_source_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.cache/compile_simlib/modelsim} {questa=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.cache/compile_simlib/questa} {riviera=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.cache/compile_simlib/riviera} {activehdl=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.srcs/sources_1/ip/modulo_30_2/modulo_30_2.xci}}] -directory {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.ip_user_files/sim_scripts} -ip_user_files_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.ip_user_files} -ipstatic_source_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.cache/compile_simlib/modelsim} {questa=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.cache/compile_simlib/questa} {riviera=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.cache/compile_simlib/riviera} {activehdl=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.srcs/sources_1/ip/phi_matrix_0/phi_matrix_0.xci}}] -directory {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.ip_user_files/sim_scripts} -ip_user_files_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.ip_user_files} -ipstatic_source_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.cache/compile_simlib/modelsim} {questa=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.cache/compile_simlib/questa} {riviera=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.cache/compile_simlib/riviera} {activehdl=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scramble_sequence_8bits_0.xci}}] -directory {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.ip_user_files/sim_scripts} -ip_user_files_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.ip_user_files} -ipstatic_source_dir {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.cache/compile_simlib/modelsim} {questa=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.cache/compile_simlib/questa} {riviera=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.cache/compile_simlib/riviera} {activehdl=D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/base_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
open_wave_config {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/base_seq/tb_behav.wcfg}
source tb.tcl
close_sim
