
project-0-nucl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b7c  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d8  08006d7c  08006d7c  00007d7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f54  08006f54  0000819c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006f54  08006f54  00007f54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006f5c  08006f5c  0000819c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006f5c  08006f5c  00007f5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006f60  08006f60  00007f60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08006f64  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  2000005c  08006fc0  0000805c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  200000fc  08007060  000080fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000834  2000019c  08007100  0000819c  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  200009d0  08007100  000089d0  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  0000819c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001786d  00000000  00000000  000081ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002da1  00000000  00000000  0001fa37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001370  00000000  00000000  000227d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000f2c  00000000  00000000  00023b48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00029d8b  00000000  00000000  00024a74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001661a  00000000  00000000  0004e7ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0010441f  00000000  00000000  00064e19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00169238  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000058e8  00000000  00000000  0016927c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000006c  00000000  00000000  0016eb64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000019c 	.word	0x2000019c
 800021c:	00000000 	.word	0x00000000
 8000220:	08006d64 	.word	0x08006d64

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001a0 	.word	0x200001a0
 800023c:	08006d64 	.word	0x08006d64

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000300:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000304:	f000 b988 	b.w	8000618 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	468e      	mov	lr, r1
 8000328:	4604      	mov	r4, r0
 800032a:	4688      	mov	r8, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d962      	bls.n	80003fc <__udivmoddi4+0xdc>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	b14e      	cbz	r6, 8000350 <__udivmoddi4+0x30>
 800033c:	f1c6 0320 	rsb	r3, r6, #32
 8000340:	fa01 f806 	lsl.w	r8, r1, r6
 8000344:	fa20 f303 	lsr.w	r3, r0, r3
 8000348:	40b7      	lsls	r7, r6
 800034a:	ea43 0808 	orr.w	r8, r3, r8
 800034e:	40b4      	lsls	r4, r6
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	fa1f fc87 	uxth.w	ip, r7
 8000358:	fbb8 f1fe 	udiv	r1, r8, lr
 800035c:	0c23      	lsrs	r3, r4, #16
 800035e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000362:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000366:	fb01 f20c 	mul.w	r2, r1, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0x62>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000374:	f080 80ea 	bcs.w	800054c <__udivmoddi4+0x22c>
 8000378:	429a      	cmp	r2, r3
 800037a:	f240 80e7 	bls.w	800054c <__udivmoddi4+0x22c>
 800037e:	3902      	subs	r1, #2
 8000380:	443b      	add	r3, r7
 8000382:	1a9a      	subs	r2, r3, r2
 8000384:	b2a3      	uxth	r3, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000392:	fb00 fc0c 	mul.w	ip, r0, ip
 8000396:	459c      	cmp	ip, r3
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0x8e>
 800039a:	18fb      	adds	r3, r7, r3
 800039c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80003a0:	f080 80d6 	bcs.w	8000550 <__udivmoddi4+0x230>
 80003a4:	459c      	cmp	ip, r3
 80003a6:	f240 80d3 	bls.w	8000550 <__udivmoddi4+0x230>
 80003aa:	443b      	add	r3, r7
 80003ac:	3802      	subs	r0, #2
 80003ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b2:	eba3 030c 	sub.w	r3, r3, ip
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11d      	cbz	r5, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40f3      	lsrs	r3, r6
 80003bc:	2200      	movs	r2, #0
 80003be:	e9c5 3200 	strd	r3, r2, [r5]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d905      	bls.n	80003d6 <__udivmoddi4+0xb6>
 80003ca:	b10d      	cbz	r5, 80003d0 <__udivmoddi4+0xb0>
 80003cc:	e9c5 0100 	strd	r0, r1, [r5]
 80003d0:	2100      	movs	r1, #0
 80003d2:	4608      	mov	r0, r1
 80003d4:	e7f5      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003d6:	fab3 f183 	clz	r1, r3
 80003da:	2900      	cmp	r1, #0
 80003dc:	d146      	bne.n	800046c <__udivmoddi4+0x14c>
 80003de:	4573      	cmp	r3, lr
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xc8>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 8105 	bhi.w	80005f2 <__udivmoddi4+0x2d2>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4690      	mov	r8, r2
 80003f2:	2d00      	cmp	r5, #0
 80003f4:	d0e5      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003f6:	e9c5 4800 	strd	r4, r8, [r5]
 80003fa:	e7e2      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f000 8090 	beq.w	8000522 <__udivmoddi4+0x202>
 8000402:	fab2 f682 	clz	r6, r2
 8000406:	2e00      	cmp	r6, #0
 8000408:	f040 80a4 	bne.w	8000554 <__udivmoddi4+0x234>
 800040c:	1a8a      	subs	r2, r1, r2
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	b280      	uxth	r0, r0
 8000416:	b2bc      	uxth	r4, r7
 8000418:	2101      	movs	r1, #1
 800041a:	fbb2 fcfe 	udiv	ip, r2, lr
 800041e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000426:	fb04 f20c 	mul.w	r2, r4, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x11e>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x11c>
 8000436:	429a      	cmp	r2, r3
 8000438:	f200 80e0 	bhi.w	80005fc <__udivmoddi4+0x2dc>
 800043c:	46c4      	mov	ip, r8
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	fbb3 f2fe 	udiv	r2, r3, lr
 8000444:	fb0e 3312 	mls	r3, lr, r2, r3
 8000448:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800044c:	fb02 f404 	mul.w	r4, r2, r4
 8000450:	429c      	cmp	r4, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x144>
 8000454:	18fb      	adds	r3, r7, r3
 8000456:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x142>
 800045c:	429c      	cmp	r4, r3
 800045e:	f200 80ca 	bhi.w	80005f6 <__udivmoddi4+0x2d6>
 8000462:	4602      	mov	r2, r0
 8000464:	1b1b      	subs	r3, r3, r4
 8000466:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800046a:	e7a5      	b.n	80003b8 <__udivmoddi4+0x98>
 800046c:	f1c1 0620 	rsb	r6, r1, #32
 8000470:	408b      	lsls	r3, r1
 8000472:	fa22 f706 	lsr.w	r7, r2, r6
 8000476:	431f      	orrs	r7, r3
 8000478:	fa0e f401 	lsl.w	r4, lr, r1
 800047c:	fa20 f306 	lsr.w	r3, r0, r6
 8000480:	fa2e fe06 	lsr.w	lr, lr, r6
 8000484:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000488:	4323      	orrs	r3, r4
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	fa1f fc87 	uxth.w	ip, r7
 8000492:	fbbe f0f9 	udiv	r0, lr, r9
 8000496:	0c1c      	lsrs	r4, r3, #16
 8000498:	fb09 ee10 	mls	lr, r9, r0, lr
 800049c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	fa02 f201 	lsl.w	r2, r2, r1
 80004aa:	d909      	bls.n	80004c0 <__udivmoddi4+0x1a0>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80004b2:	f080 809c 	bcs.w	80005ee <__udivmoddi4+0x2ce>
 80004b6:	45a6      	cmp	lr, r4
 80004b8:	f240 8099 	bls.w	80005ee <__udivmoddi4+0x2ce>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	eba4 040e 	sub.w	r4, r4, lr
 80004c4:	fa1f fe83 	uxth.w	lr, r3
 80004c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004cc:	fb09 4413 	mls	r4, r9, r3, r4
 80004d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d8:	45a4      	cmp	ip, r4
 80004da:	d908      	bls.n	80004ee <__udivmoddi4+0x1ce>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004e2:	f080 8082 	bcs.w	80005ea <__udivmoddi4+0x2ca>
 80004e6:	45a4      	cmp	ip, r4
 80004e8:	d97f      	bls.n	80005ea <__udivmoddi4+0x2ca>
 80004ea:	3b02      	subs	r3, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004f2:	eba4 040c 	sub.w	r4, r4, ip
 80004f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004fa:	4564      	cmp	r4, ip
 80004fc:	4673      	mov	r3, lr
 80004fe:	46e1      	mov	r9, ip
 8000500:	d362      	bcc.n	80005c8 <__udivmoddi4+0x2a8>
 8000502:	d05f      	beq.n	80005c4 <__udivmoddi4+0x2a4>
 8000504:	b15d      	cbz	r5, 800051e <__udivmoddi4+0x1fe>
 8000506:	ebb8 0203 	subs.w	r2, r8, r3
 800050a:	eb64 0409 	sbc.w	r4, r4, r9
 800050e:	fa04 f606 	lsl.w	r6, r4, r6
 8000512:	fa22 f301 	lsr.w	r3, r2, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	40cc      	lsrs	r4, r1
 800051a:	e9c5 6400 	strd	r6, r4, [r5]
 800051e:	2100      	movs	r1, #0
 8000520:	e74f      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000522:	fbb1 fcf2 	udiv	ip, r1, r2
 8000526:	0c01      	lsrs	r1, r0, #16
 8000528:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800052c:	b280      	uxth	r0, r0
 800052e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000532:	463b      	mov	r3, r7
 8000534:	4638      	mov	r0, r7
 8000536:	463c      	mov	r4, r7
 8000538:	46b8      	mov	r8, r7
 800053a:	46be      	mov	lr, r7
 800053c:	2620      	movs	r6, #32
 800053e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000542:	eba2 0208 	sub.w	r2, r2, r8
 8000546:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800054a:	e766      	b.n	800041a <__udivmoddi4+0xfa>
 800054c:	4601      	mov	r1, r0
 800054e:	e718      	b.n	8000382 <__udivmoddi4+0x62>
 8000550:	4610      	mov	r0, r2
 8000552:	e72c      	b.n	80003ae <__udivmoddi4+0x8e>
 8000554:	f1c6 0220 	rsb	r2, r6, #32
 8000558:	fa2e f302 	lsr.w	r3, lr, r2
 800055c:	40b7      	lsls	r7, r6
 800055e:	40b1      	lsls	r1, r6
 8000560:	fa20 f202 	lsr.w	r2, r0, r2
 8000564:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000568:	430a      	orrs	r2, r1
 800056a:	fbb3 f8fe 	udiv	r8, r3, lr
 800056e:	b2bc      	uxth	r4, r7
 8000570:	fb0e 3318 	mls	r3, lr, r8, r3
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb08 f904 	mul.w	r9, r8, r4
 800057e:	40b0      	lsls	r0, r6
 8000580:	4589      	cmp	r9, r1
 8000582:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000586:	b280      	uxth	r0, r0
 8000588:	d93e      	bls.n	8000608 <__udivmoddi4+0x2e8>
 800058a:	1879      	adds	r1, r7, r1
 800058c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000590:	d201      	bcs.n	8000596 <__udivmoddi4+0x276>
 8000592:	4589      	cmp	r9, r1
 8000594:	d81f      	bhi.n	80005d6 <__udivmoddi4+0x2b6>
 8000596:	eba1 0109 	sub.w	r1, r1, r9
 800059a:	fbb1 f9fe 	udiv	r9, r1, lr
 800059e:	fb09 f804 	mul.w	r8, r9, r4
 80005a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a6:	b292      	uxth	r2, r2
 80005a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ac:	4542      	cmp	r2, r8
 80005ae:	d229      	bcs.n	8000604 <__udivmoddi4+0x2e4>
 80005b0:	18ba      	adds	r2, r7, r2
 80005b2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80005b6:	d2c4      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005b8:	4542      	cmp	r2, r8
 80005ba:	d2c2      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005bc:	f1a9 0102 	sub.w	r1, r9, #2
 80005c0:	443a      	add	r2, r7
 80005c2:	e7be      	b.n	8000542 <__udivmoddi4+0x222>
 80005c4:	45f0      	cmp	r8, lr
 80005c6:	d29d      	bcs.n	8000504 <__udivmoddi4+0x1e4>
 80005c8:	ebbe 0302 	subs.w	r3, lr, r2
 80005cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005d0:	3801      	subs	r0, #1
 80005d2:	46e1      	mov	r9, ip
 80005d4:	e796      	b.n	8000504 <__udivmoddi4+0x1e4>
 80005d6:	eba7 0909 	sub.w	r9, r7, r9
 80005da:	4449      	add	r1, r9
 80005dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e4:	fb09 f804 	mul.w	r8, r9, r4
 80005e8:	e7db      	b.n	80005a2 <__udivmoddi4+0x282>
 80005ea:	4673      	mov	r3, lr
 80005ec:	e77f      	b.n	80004ee <__udivmoddi4+0x1ce>
 80005ee:	4650      	mov	r0, sl
 80005f0:	e766      	b.n	80004c0 <__udivmoddi4+0x1a0>
 80005f2:	4608      	mov	r0, r1
 80005f4:	e6fd      	b.n	80003f2 <__udivmoddi4+0xd2>
 80005f6:	443b      	add	r3, r7
 80005f8:	3a02      	subs	r2, #2
 80005fa:	e733      	b.n	8000464 <__udivmoddi4+0x144>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	443b      	add	r3, r7
 8000602:	e71c      	b.n	800043e <__udivmoddi4+0x11e>
 8000604:	4649      	mov	r1, r9
 8000606:	e79c      	b.n	8000542 <__udivmoddi4+0x222>
 8000608:	eba1 0109 	sub.w	r1, r1, r9
 800060c:	46c4      	mov	ip, r8
 800060e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000612:	fb09 f804 	mul.w	r8, r9, r4
 8000616:	e7c4      	b.n	80005a2 <__udivmoddi4+0x282>

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop
 800061c:	0000      	movs	r0, r0
	...

08000620 <map_angle_to_pulse>:
/* USER CODE BEGIN 0 */

// ====================================================================
// <-- CHANGED: This function now maps an angle (0-180) to a pulse width.
// ====================================================================
uint16_t map_angle_to_pulse(int angle) {
 8000620:	b480      	push	{r7}
 8000622:	b083      	sub	sp, #12
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
    // Ensure the angle is within the valid hardware range
    if (angle < ANGLE_MIN) angle = ANGLE_MIN;
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	2b00      	cmp	r3, #0
 800062c:	da01      	bge.n	8000632 <map_angle_to_pulse+0x12>
 800062e:	2300      	movs	r3, #0
 8000630:	607b      	str	r3, [r7, #4]
    if (angle > ANGLE_MAX) angle = ANGLE_MAX;
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	2bb4      	cmp	r3, #180	@ 0xb4
 8000636:	dd01      	ble.n	800063c <map_angle_to_pulse+0x1c>
 8000638:	23b4      	movs	r3, #180	@ 0xb4
 800063a:	607b      	str	r3, [r7, #4]

    // Linearly map the angle (0-180) to the pulse width (e.g., 500-2500)
    return (uint16_t)(SERVO_MIN_PULSE + (double)angle / ANGLE_MAX * (SERVO_MAX_PULSE - SERVO_MIN_PULSE));
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	ee07 3a90 	vmov	s15, r3
 8000642:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000646:	ed9f 5b0c 	vldr	d5, [pc, #48]	@ 8000678 <map_angle_to_pulse+0x58>
 800064a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800064e:	ed9f 6b0c 	vldr	d6, [pc, #48]	@ 8000680 <map_angle_to_pulse+0x60>
 8000652:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000656:	ed9f 6b0c 	vldr	d6, [pc, #48]	@ 8000688 <map_angle_to_pulse+0x68>
 800065a:	ee37 7b06 	vadd.f64	d7, d7, d6
 800065e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000662:	ee17 3a90 	vmov	r3, s15
 8000666:	b29b      	uxth	r3, r3
}
 8000668:	4618      	mov	r0, r3
 800066a:	370c      	adds	r7, #12
 800066c:	46bd      	mov	sp, r7
 800066e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000672:	4770      	bx	lr
 8000674:	f3af 8000 	nop.w
 8000678:	00000000 	.word	0x00000000
 800067c:	40668000 	.word	0x40668000
 8000680:	00000000 	.word	0x00000000
 8000684:	409f4000 	.word	0x409f4000
 8000688:	00000000 	.word	0x00000000
 800068c:	407f4000 	.word	0x407f4000

08000690 <parse_servo_command>:


// ====================================================================
// <-- NEW: This is the new, robust parsing function for single servo commands.
// ====================================================================
bool parse_servo_command(const char *command, int *servo_id, int *angle) {
 8000690:	b580      	push	{r7, lr}
 8000692:	b084      	sub	sp, #16
 8000694:	af00      	add	r7, sp, #0
 8000696:	60f8      	str	r0, [r7, #12]
 8000698:	60b9      	str	r1, [r7, #8]
 800069a:	607a      	str	r2, [r7, #4]
    // Expected format: "s<ID><ANGLE>", e.g., "s090" or "s1120"
    if (command[0] != 's' || strlen(command) < 3) {
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	2b73      	cmp	r3, #115	@ 0x73
 80006a2:	d105      	bne.n	80006b0 <parse_servo_command+0x20>
 80006a4:	68f8      	ldr	r0, [r7, #12]
 80006a6:	f7ff fdcb 	bl	8000240 <strlen>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b02      	cmp	r3, #2
 80006ae:	d801      	bhi.n	80006b4 <parse_servo_command+0x24>
        return false; // Not a valid servo command
 80006b0:	2300      	movs	r3, #0
 80006b2:	e023      	b.n	80006fc <parse_servo_command+0x6c>
    }

    // The servo ID is the single character right after 's'
    *servo_id = command[1] - '0'; // Convert char '0'/'1' to int 0/1
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	3301      	adds	r3, #1
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 80006be:	68bb      	ldr	r3, [r7, #8]
 80006c0:	601a      	str	r2, [r3, #0]

    // The angle is the rest of the string. atoi() handles conversion.
    // &command[2] creates a pointer to the start of the angle digits.
    *angle = atoi(&command[2]);
 80006c2:	68fb      	ldr	r3, [r7, #12]
 80006c4:	3302      	adds	r3, #2
 80006c6:	4618      	mov	r0, r3
 80006c8:	f005 fe24 	bl	8006314 <atoi>
 80006cc:	4602      	mov	r2, r0
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	601a      	str	r2, [r3, #0]

    // Validate the parsed servo ID
    if (*servo_id != SERVO_PAN_ID && *servo_id != SERVO_TILT_ID) {
 80006d2:	68bb      	ldr	r3, [r7, #8]
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d005      	beq.n	80006e6 <parse_servo_command+0x56>
 80006da:	68bb      	ldr	r3, [r7, #8]
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	2b01      	cmp	r3, #1
 80006e0:	d001      	beq.n	80006e6 <parse_servo_command+0x56>
        return false;
 80006e2:	2300      	movs	r3, #0
 80006e4:	e00a      	b.n	80006fc <parse_servo_command+0x6c>
    }

    // Validate the parsed angle
    if (*angle < ANGLE_MIN || *angle > ANGLE_MAX) {
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	db03      	blt.n	80006f6 <parse_servo_command+0x66>
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	2bb4      	cmp	r3, #180	@ 0xb4
 80006f4:	dd01      	ble.n	80006fa <parse_servo_command+0x6a>
         return false;
 80006f6:	2300      	movs	r3, #0
 80006f8:	e000      	b.n	80006fc <parse_servo_command+0x6c>
    }

    return true; // Success!
 80006fa:	2301      	movs	r3, #1
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	3710      	adds	r7, #16
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}

08000704 <HAL_UART_RxCpltCallback>:


// This interrupt handler is unchanged and works perfectly for assembling command strings.
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000704:	b580      	push	{r7, lr}
 8000706:	b082      	sub	sp, #8
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	4a19      	ldr	r2, [pc, #100]	@ (8000778 <HAL_UART_RxCpltCallback+0x74>)
 8000712:	4293      	cmp	r3, r2
 8000714:	d12b      	bne.n	800076e <HAL_UART_RxCpltCallback+0x6a>
		if (rx_char[0] == '\n') { // Only trigger on newline
 8000716:	4b19      	ldr	r3, [pc, #100]	@ (800077c <HAL_UART_RxCpltCallback+0x78>)
 8000718:	781b      	ldrb	r3, [r3, #0]
 800071a:	2b0a      	cmp	r3, #10
 800071c:	d10d      	bne.n	800073a <HAL_UART_RxCpltCallback+0x36>
			rx_buffer[rx_index] = '\0'; // Null-terminate the string
 800071e:	4b18      	ldr	r3, [pc, #96]	@ (8000780 <HAL_UART_RxCpltCallback+0x7c>)
 8000720:	781b      	ldrb	r3, [r3, #0]
 8000722:	b2db      	uxtb	r3, r3
 8000724:	461a      	mov	r2, r3
 8000726:	4b17      	ldr	r3, [pc, #92]	@ (8000784 <HAL_UART_RxCpltCallback+0x80>)
 8000728:	2100      	movs	r1, #0
 800072a:	5499      	strb	r1, [r3, r2]
			command_ready = true;
 800072c:	4b16      	ldr	r3, [pc, #88]	@ (8000788 <HAL_UART_RxCpltCallback+0x84>)
 800072e:	2201      	movs	r2, #1
 8000730:	701a      	strb	r2, [r3, #0]
			rx_index = 0;
 8000732:	4b13      	ldr	r3, [pc, #76]	@ (8000780 <HAL_UART_RxCpltCallback+0x7c>)
 8000734:	2200      	movs	r2, #0
 8000736:	701a      	strb	r2, [r3, #0]
 8000738:	e014      	b.n	8000764 <HAL_UART_RxCpltCallback+0x60>
		} else if (rx_index < RX_BUFFER_SIZE - 1 && rx_char[0] != '\r') {
 800073a:	4b11      	ldr	r3, [pc, #68]	@ (8000780 <HAL_UART_RxCpltCallback+0x7c>)
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	b2db      	uxtb	r3, r3
 8000740:	2b1e      	cmp	r3, #30
 8000742:	d80f      	bhi.n	8000764 <HAL_UART_RxCpltCallback+0x60>
 8000744:	4b0d      	ldr	r3, [pc, #52]	@ (800077c <HAL_UART_RxCpltCallback+0x78>)
 8000746:	781b      	ldrb	r3, [r3, #0]
 8000748:	2b0d      	cmp	r3, #13
 800074a:	d00b      	beq.n	8000764 <HAL_UART_RxCpltCallback+0x60>
			rx_buffer[rx_index++] = rx_char[0];
 800074c:	4b0c      	ldr	r3, [pc, #48]	@ (8000780 <HAL_UART_RxCpltCallback+0x7c>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	b2db      	uxtb	r3, r3
 8000752:	1c5a      	adds	r2, r3, #1
 8000754:	b2d1      	uxtb	r1, r2
 8000756:	4a0a      	ldr	r2, [pc, #40]	@ (8000780 <HAL_UART_RxCpltCallback+0x7c>)
 8000758:	7011      	strb	r1, [r2, #0]
 800075a:	461a      	mov	r2, r3
 800075c:	4b07      	ldr	r3, [pc, #28]	@ (800077c <HAL_UART_RxCpltCallback+0x78>)
 800075e:	7819      	ldrb	r1, [r3, #0]
 8000760:	4b08      	ldr	r3, [pc, #32]	@ (8000784 <HAL_UART_RxCpltCallback+0x80>)
 8000762:	5499      	strb	r1, [r3, r2]
		}
		// Re-arm the interrupt
		HAL_UART_Receive_IT(&huart3, rx_char, 1);
 8000764:	2201      	movs	r2, #1
 8000766:	4905      	ldr	r1, [pc, #20]	@ (800077c <HAL_UART_RxCpltCallback+0x78>)
 8000768:	4808      	ldr	r0, [pc, #32]	@ (800078c <HAL_UART_RxCpltCallback+0x88>)
 800076a:	f004 f842 	bl	80047f2 <HAL_UART_Receive_IT>
	}
}
 800076e:	bf00      	nop
 8000770:	3708      	adds	r7, #8
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	40004800 	.word	0x40004800
 800077c:	20000874 	.word	0x20000874
 8000780:	20000875 	.word	0x20000875
 8000784:	20000854 	.word	0x20000854
 8000788:	20000876 	.word	0x20000876
 800078c:	200002ec 	.word	0x200002ec

08000790 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b096      	sub	sp, #88	@ 0x58
 8000794:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 8000796:	f000 fda4 	bl	80012e2 <HAL_Init>
  SystemClock_Config();
 800079a:	f000 f887 	bl	80008ac <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800079e:	f000 fa25 	bl	8000bec <MX_GPIO_Init>
  MX_ETH_Init();
 80007a2:	f000 f8f3 	bl	800098c <MX_ETH_Init>
  MX_USART3_UART_Init();
 80007a6:	f000 f9c3 	bl	8000b30 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80007aa:	f000 f9f1 	bl	8000b90 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM5_Init();
 80007ae:	f000 f93b 	bl	8000a28 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 80007b2:	2100      	movs	r1, #0
 80007b4:	4835      	ldr	r0, [pc, #212]	@ (800088c <main+0xfc>)
 80007b6:	f003 f81b 	bl	80037f0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 80007ba:	210c      	movs	r1, #12
 80007bc:	4833      	ldr	r0, [pc, #204]	@ (800088c <main+0xfc>)
 80007be:	f003 f817 	bl	80037f0 <HAL_TIM_PWM_Start>
  HAL_UART_Receive_IT(&huart3, rx_char, 1);
 80007c2:	2201      	movs	r2, #1
 80007c4:	4932      	ldr	r1, [pc, #200]	@ (8000890 <main+0x100>)
 80007c6:	4833      	ldr	r0, [pc, #204]	@ (8000894 <main+0x104>)
 80007c8:	f004 f813 	bl	80047f2 <HAL_UART_Receive_IT>

  // <-- CHANGED: Updated startup message for the new command format.
  char* startup_msg = "Servo Controller Ready. Format: s<ID><angle>\\n (e.g., s090\\n)\r\n";
 80007cc:	4b32      	ldr	r3, [pc, #200]	@ (8000898 <main+0x108>)
 80007ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_UART_Transmit(&huart3, (uint8_t*)startup_msg, strlen(startup_msg), HAL_MAX_DELAY);
 80007d0:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80007d2:	f7ff fd35 	bl	8000240 <strlen>
 80007d6:	4603      	mov	r3, r0
 80007d8:	b29a      	uxth	r2, r3
 80007da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80007de:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80007e0:	482c      	ldr	r0, [pc, #176]	@ (8000894 <main+0x104>)
 80007e2:	f003 ff7d 	bl	80046e0 <HAL_UART_Transmit>
    /* USER CODE BEGIN 3 */

    // ====================================================================
    // <-- CHANGED: The main loop logic is updated to use the new parser.
    // ====================================================================
	if (command_ready) {
 80007e6:	4b2d      	ldr	r3, [pc, #180]	@ (800089c <main+0x10c>)
 80007e8:	781b      	ldrb	r3, [r3, #0]
 80007ea:	b2db      	uxtb	r3, r3
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d0fa      	beq.n	80007e6 <main+0x56>
		int servo_id, angle;

		if(parse_servo_command((const char*)rx_buffer, &servo_id, &angle)) {
 80007f0:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 80007f4:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80007f8:	4619      	mov	r1, r3
 80007fa:	4829      	ldr	r0, [pc, #164]	@ (80008a0 <main+0x110>)
 80007fc:	f7ff ff48 	bl	8000690 <parse_servo_command>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d02d      	beq.n	8000862 <main+0xd2>
		  // Command was valid
		  uint16_t pulse = map_angle_to_pulse(angle);
 8000806:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000808:	4618      	mov	r0, r3
 800080a:	f7ff ff09 	bl	8000620 <map_angle_to_pulse>
 800080e:	4603      	mov	r3, r0
 8000810:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

		  // IMPORTANT: Set the correct timer channel based on the servo ID.
		  // Assuming TIM_CH1 is TILT (ID 1) and TIM_CH4 is PAN (ID 0).
		  // Swap these if your axes are wired differently.
		  if (servo_id == SERVO_PAN_ID) {
 8000814:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000816:	2b00      	cmp	r3, #0
 8000818:	d105      	bne.n	8000826 <main+0x96>
			  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, pulse);
 800081a:	4b1c      	ldr	r3, [pc, #112]	@ (800088c <main+0xfc>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8000822:	641a      	str	r2, [r3, #64]	@ 0x40
 8000824:	e007      	b.n	8000836 <main+0xa6>
		  } else if (servo_id == SERVO_TILT_ID) {
 8000826:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000828:	2b01      	cmp	r3, #1
 800082a:	d104      	bne.n	8000836 <main+0xa6>
			  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, pulse);
 800082c:	4b17      	ldr	r3, [pc, #92]	@ (800088c <main+0xfc>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8000834:	635a      	str	r2, [r3, #52]	@ 0x34
		  }

		  // Send a detailed confirmation message (very useful for debugging)
		  char ok_msg[64];
		  sprintf(ok_msg, "OK: Servo %d set to angle %d (pulse %u)\r\n", servo_id, angle, pulse);
 8000836:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000838:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800083a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800083e:	4638      	mov	r0, r7
 8000840:	9300      	str	r3, [sp, #0]
 8000842:	460b      	mov	r3, r1
 8000844:	4917      	ldr	r1, [pc, #92]	@ (80008a4 <main+0x114>)
 8000846:	f005 fded 	bl	8006424 <siprintf>
          HAL_UART_Transmit(&huart3, (uint8_t*)ok_msg, strlen(ok_msg), 100);
 800084a:	463b      	mov	r3, r7
 800084c:	4618      	mov	r0, r3
 800084e:	f7ff fcf7 	bl	8000240 <strlen>
 8000852:	4603      	mov	r3, r0
 8000854:	b29a      	uxth	r2, r3
 8000856:	4639      	mov	r1, r7
 8000858:	2364      	movs	r3, #100	@ 0x64
 800085a:	480e      	ldr	r0, [pc, #56]	@ (8000894 <main+0x104>)
 800085c:	f003 ff40 	bl	80046e0 <HAL_UART_Transmit>
 8000860:	e010      	b.n	8000884 <main+0xf4>

		} else {
		  // Command was invalid. Send a specific error message.
		  char err_msg[64];
		  sprintf(err_msg, "Error: Invalid command '%s'\r\n", (const char*)rx_buffer);
 8000862:	463b      	mov	r3, r7
 8000864:	4a0e      	ldr	r2, [pc, #56]	@ (80008a0 <main+0x110>)
 8000866:	4910      	ldr	r1, [pc, #64]	@ (80008a8 <main+0x118>)
 8000868:	4618      	mov	r0, r3
 800086a:	f005 fddb 	bl	8006424 <siprintf>
		  HAL_UART_Transmit(&huart3, (uint8_t*)err_msg, strlen(err_msg), 100);
 800086e:	463b      	mov	r3, r7
 8000870:	4618      	mov	r0, r3
 8000872:	f7ff fce5 	bl	8000240 <strlen>
 8000876:	4603      	mov	r3, r0
 8000878:	b29a      	uxth	r2, r3
 800087a:	4639      	mov	r1, r7
 800087c:	2364      	movs	r3, #100	@ 0x64
 800087e:	4805      	ldr	r0, [pc, #20]	@ (8000894 <main+0x104>)
 8000880:	f003 ff2e 	bl	80046e0 <HAL_UART_Transmit>
		}
		// Reset the flag to wait for the next command
		command_ready = false;
 8000884:	4b05      	ldr	r3, [pc, #20]	@ (800089c <main+0x10c>)
 8000886:	2200      	movs	r2, #0
 8000888:	701a      	strb	r2, [r3, #0]
	if (command_ready) {
 800088a:	e7ac      	b.n	80007e6 <main+0x56>
 800088c:	200002a0 	.word	0x200002a0
 8000890:	20000874 	.word	0x20000874
 8000894:	200002ec 	.word	0x200002ec
 8000898:	08006d7c 	.word	0x08006d7c
 800089c:	20000876 	.word	0x20000876
 80008a0:	20000854 	.word	0x20000854
 80008a4:	08006dbc 	.word	0x08006dbc
 80008a8:	08006de8 	.word	0x08006de8

080008ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b094      	sub	sp, #80	@ 0x50
 80008b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008b2:	f107 031c 	add.w	r3, r7, #28
 80008b6:	2234      	movs	r2, #52	@ 0x34
 80008b8:	2100      	movs	r1, #0
 80008ba:	4618      	mov	r0, r3
 80008bc:	f005 fdd4 	bl	8006468 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008c0:	f107 0308 	add.w	r3, r7, #8
 80008c4:	2200      	movs	r2, #0
 80008c6:	601a      	str	r2, [r3, #0]
 80008c8:	605a      	str	r2, [r3, #4]
 80008ca:	609a      	str	r2, [r3, #8]
 80008cc:	60da      	str	r2, [r3, #12]
 80008ce:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80008d0:	f001 fd7a 	bl	80023c8 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008d4:	4b2b      	ldr	r3, [pc, #172]	@ (8000984 <SystemClock_Config+0xd8>)
 80008d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008d8:	4a2a      	ldr	r2, [pc, #168]	@ (8000984 <SystemClock_Config+0xd8>)
 80008da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008de:	6413      	str	r3, [r2, #64]	@ 0x40
 80008e0:	4b28      	ldr	r3, [pc, #160]	@ (8000984 <SystemClock_Config+0xd8>)
 80008e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008e8:	607b      	str	r3, [r7, #4]
 80008ea:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008ec:	4b26      	ldr	r3, [pc, #152]	@ (8000988 <SystemClock_Config+0xdc>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	4a25      	ldr	r2, [pc, #148]	@ (8000988 <SystemClock_Config+0xdc>)
 80008f2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80008f6:	6013      	str	r3, [r2, #0]
 80008f8:	4b23      	ldr	r3, [pc, #140]	@ (8000988 <SystemClock_Config+0xdc>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000900:	603b      	str	r3, [r7, #0]
 8000902:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000904:	2301      	movs	r3, #1
 8000906:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000908:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800090c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800090e:	2302      	movs	r3, #2
 8000910:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000912:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000916:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000918:	2304      	movs	r3, #4
 800091a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 800091c:	23d8      	movs	r3, #216	@ 0xd8
 800091e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000920:	2302      	movs	r3, #2
 8000922:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000924:	2309      	movs	r3, #9
 8000926:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000928:	2302      	movs	r3, #2
 800092a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800092c:	f107 031c 	add.w	r3, r7, #28
 8000930:	4618      	mov	r0, r3
 8000932:	f001 fda9 	bl	8002488 <HAL_RCC_OscConfig>
 8000936:	4603      	mov	r3, r0
 8000938:	2b00      	cmp	r3, #0
 800093a:	d001      	beq.n	8000940 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800093c:	f000 fa0a 	bl	8000d54 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000940:	f001 fd52 	bl	80023e8 <HAL_PWREx_EnableOverDrive>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800094a:	f000 fa03 	bl	8000d54 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800094e:	230f      	movs	r3, #15
 8000950:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000952:	2302      	movs	r3, #2
 8000954:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000956:	2300      	movs	r3, #0
 8000958:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800095a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800095e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000960:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000964:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000966:	f107 0308 	add.w	r3, r7, #8
 800096a:	2107      	movs	r1, #7
 800096c:	4618      	mov	r0, r3
 800096e:	f002 f839 	bl	80029e4 <HAL_RCC_ClockConfig>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d001      	beq.n	800097c <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000978:	f000 f9ec 	bl	8000d54 <Error_Handler>
  }
}
 800097c:	bf00      	nop
 800097e:	3750      	adds	r7, #80	@ 0x50
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}
 8000984:	40023800 	.word	0x40023800
 8000988:	40007000 	.word	0x40007000

0800098c <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000990:	4b1f      	ldr	r3, [pc, #124]	@ (8000a10 <MX_ETH_Init+0x84>)
 8000992:	4a20      	ldr	r2, [pc, #128]	@ (8000a14 <MX_ETH_Init+0x88>)
 8000994:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000996:	4b20      	ldr	r3, [pc, #128]	@ (8000a18 <MX_ETH_Init+0x8c>)
 8000998:	2200      	movs	r2, #0
 800099a:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 800099c:	4b1e      	ldr	r3, [pc, #120]	@ (8000a18 <MX_ETH_Init+0x8c>)
 800099e:	2280      	movs	r2, #128	@ 0x80
 80009a0:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80009a2:	4b1d      	ldr	r3, [pc, #116]	@ (8000a18 <MX_ETH_Init+0x8c>)
 80009a4:	22e1      	movs	r2, #225	@ 0xe1
 80009a6:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80009a8:	4b1b      	ldr	r3, [pc, #108]	@ (8000a18 <MX_ETH_Init+0x8c>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80009ae:	4b1a      	ldr	r3, [pc, #104]	@ (8000a18 <MX_ETH_Init+0x8c>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80009b4:	4b18      	ldr	r3, [pc, #96]	@ (8000a18 <MX_ETH_Init+0x8c>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80009ba:	4b15      	ldr	r3, [pc, #84]	@ (8000a10 <MX_ETH_Init+0x84>)
 80009bc:	4a16      	ldr	r2, [pc, #88]	@ (8000a18 <MX_ETH_Init+0x8c>)
 80009be:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80009c0:	4b13      	ldr	r3, [pc, #76]	@ (8000a10 <MX_ETH_Init+0x84>)
 80009c2:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80009c6:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80009c8:	4b11      	ldr	r3, [pc, #68]	@ (8000a10 <MX_ETH_Init+0x84>)
 80009ca:	4a14      	ldr	r2, [pc, #80]	@ (8000a1c <MX_ETH_Init+0x90>)
 80009cc:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80009ce:	4b10      	ldr	r3, [pc, #64]	@ (8000a10 <MX_ETH_Init+0x84>)
 80009d0:	4a13      	ldr	r2, [pc, #76]	@ (8000a20 <MX_ETH_Init+0x94>)
 80009d2:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80009d4:	4b0e      	ldr	r3, [pc, #56]	@ (8000a10 <MX_ETH_Init+0x84>)
 80009d6:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 80009da:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80009dc:	480c      	ldr	r0, [pc, #48]	@ (8000a10 <MX_ETH_Init+0x84>)
 80009de:	f000 fea5 	bl	800172c <HAL_ETH_Init>
 80009e2:	4603      	mov	r3, r0
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d001      	beq.n	80009ec <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80009e8:	f000 f9b4 	bl	8000d54 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80009ec:	2238      	movs	r2, #56	@ 0x38
 80009ee:	2100      	movs	r1, #0
 80009f0:	480c      	ldr	r0, [pc, #48]	@ (8000a24 <MX_ETH_Init+0x98>)
 80009f2:	f005 fd39 	bl	8006468 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80009f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000a24 <MX_ETH_Init+0x98>)
 80009f8:	2221      	movs	r2, #33	@ 0x21
 80009fa:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80009fc:	4b09      	ldr	r3, [pc, #36]	@ (8000a24 <MX_ETH_Init+0x98>)
 80009fe:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000a02:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000a04:	4b07      	ldr	r3, [pc, #28]	@ (8000a24 <MX_ETH_Init+0x98>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000a0a:	bf00      	nop
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	200001f0 	.word	0x200001f0
 8000a14:	40028000 	.word	0x40028000
 8000a18:	20000878 	.word	0x20000878
 8000a1c:	200000fc 	.word	0x200000fc
 8000a20:	2000005c 	.word	0x2000005c
 8000a24:	200001b8 	.word	0x200001b8

08000a28 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b08e      	sub	sp, #56	@ 0x38
 8000a2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a2e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a32:	2200      	movs	r2, #0
 8000a34:	601a      	str	r2, [r3, #0]
 8000a36:	605a      	str	r2, [r3, #4]
 8000a38:	609a      	str	r2, [r3, #8]
 8000a3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a3c:	f107 031c 	add.w	r3, r7, #28
 8000a40:	2200      	movs	r2, #0
 8000a42:	601a      	str	r2, [r3, #0]
 8000a44:	605a      	str	r2, [r3, #4]
 8000a46:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a48:	463b      	mov	r3, r7
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	601a      	str	r2, [r3, #0]
 8000a4e:	605a      	str	r2, [r3, #4]
 8000a50:	609a      	str	r2, [r3, #8]
 8000a52:	60da      	str	r2, [r3, #12]
 8000a54:	611a      	str	r2, [r3, #16]
 8000a56:	615a      	str	r2, [r3, #20]
 8000a58:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000a5a:	4b33      	ldr	r3, [pc, #204]	@ (8000b28 <MX_TIM5_Init+0x100>)
 8000a5c:	4a33      	ldr	r2, [pc, #204]	@ (8000b2c <MX_TIM5_Init+0x104>)
 8000a5e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 107;
 8000a60:	4b31      	ldr	r3, [pc, #196]	@ (8000b28 <MX_TIM5_Init+0x100>)
 8000a62:	226b      	movs	r2, #107	@ 0x6b
 8000a64:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a66:	4b30      	ldr	r3, [pc, #192]	@ (8000b28 <MX_TIM5_Init+0x100>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 19999;
 8000a6c:	4b2e      	ldr	r3, [pc, #184]	@ (8000b28 <MX_TIM5_Init+0x100>)
 8000a6e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000a72:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a74:	4b2c      	ldr	r3, [pc, #176]	@ (8000b28 <MX_TIM5_Init+0x100>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a7a:	4b2b      	ldr	r3, [pc, #172]	@ (8000b28 <MX_TIM5_Init+0x100>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8000a80:	4829      	ldr	r0, [pc, #164]	@ (8000b28 <MX_TIM5_Init+0x100>)
 8000a82:	f002 fdfd 	bl	8003680 <HAL_TIM_Base_Init>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8000a8c:	f000 f962 	bl	8000d54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a90:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a94:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8000a96:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	4822      	ldr	r0, [pc, #136]	@ (8000b28 <MX_TIM5_Init+0x100>)
 8000a9e:	f003 f8b5 	bl	8003c0c <HAL_TIM_ConfigClockSource>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d001      	beq.n	8000aac <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 8000aa8:	f000 f954 	bl	8000d54 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8000aac:	481e      	ldr	r0, [pc, #120]	@ (8000b28 <MX_TIM5_Init+0x100>)
 8000aae:	f002 fe3e 	bl	800372e <HAL_TIM_PWM_Init>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d001      	beq.n	8000abc <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 8000ab8:	f000 f94c 	bl	8000d54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000abc:	2300      	movs	r3, #0
 8000abe:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000ac4:	f107 031c 	add.w	r3, r7, #28
 8000ac8:	4619      	mov	r1, r3
 8000aca:	4817      	ldr	r0, [pc, #92]	@ (8000b28 <MX_TIM5_Init+0x100>)
 8000acc:	f003 fd2c 	bl	8004528 <HAL_TIMEx_MasterConfigSynchronization>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d001      	beq.n	8000ada <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8000ad6:	f000 f93d 	bl	8000d54 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ada:	2360      	movs	r3, #96	@ 0x60
 8000adc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1500;
 8000ade:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000ae2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000aec:	463b      	mov	r3, r7
 8000aee:	2200      	movs	r2, #0
 8000af0:	4619      	mov	r1, r3
 8000af2:	480d      	ldr	r0, [pc, #52]	@ (8000b28 <MX_TIM5_Init+0x100>)
 8000af4:	f002 ff76 	bl	80039e4 <HAL_TIM_PWM_ConfigChannel>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d001      	beq.n	8000b02 <MX_TIM5_Init+0xda>
  {
    Error_Handler();
 8000afe:	f000 f929 	bl	8000d54 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000b02:	463b      	mov	r3, r7
 8000b04:	220c      	movs	r2, #12
 8000b06:	4619      	mov	r1, r3
 8000b08:	4807      	ldr	r0, [pc, #28]	@ (8000b28 <MX_TIM5_Init+0x100>)
 8000b0a:	f002 ff6b 	bl	80039e4 <HAL_TIM_PWM_ConfigChannel>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <MX_TIM5_Init+0xf0>
  {
    Error_Handler();
 8000b14:	f000 f91e 	bl	8000d54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8000b18:	4803      	ldr	r0, [pc, #12]	@ (8000b28 <MX_TIM5_Init+0x100>)
 8000b1a:	f000 fa1d 	bl	8000f58 <HAL_TIM_MspPostInit>

}
 8000b1e:	bf00      	nop
 8000b20:	3738      	adds	r7, #56	@ 0x38
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	200002a0 	.word	0x200002a0
 8000b2c:	40000c00 	.word	0x40000c00

08000b30 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b34:	4b14      	ldr	r3, [pc, #80]	@ (8000b88 <MX_USART3_UART_Init+0x58>)
 8000b36:	4a15      	ldr	r2, [pc, #84]	@ (8000b8c <MX_USART3_UART_Init+0x5c>)
 8000b38:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b3a:	4b13      	ldr	r3, [pc, #76]	@ (8000b88 <MX_USART3_UART_Init+0x58>)
 8000b3c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b40:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b42:	4b11      	ldr	r3, [pc, #68]	@ (8000b88 <MX_USART3_UART_Init+0x58>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b48:	4b0f      	ldr	r3, [pc, #60]	@ (8000b88 <MX_USART3_UART_Init+0x58>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b4e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b88 <MX_USART3_UART_Init+0x58>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b54:	4b0c      	ldr	r3, [pc, #48]	@ (8000b88 <MX_USART3_UART_Init+0x58>)
 8000b56:	220c      	movs	r2, #12
 8000b58:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b5a:	4b0b      	ldr	r3, [pc, #44]	@ (8000b88 <MX_USART3_UART_Init+0x58>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b60:	4b09      	ldr	r3, [pc, #36]	@ (8000b88 <MX_USART3_UART_Init+0x58>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b66:	4b08      	ldr	r3, [pc, #32]	@ (8000b88 <MX_USART3_UART_Init+0x58>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b6c:	4b06      	ldr	r3, [pc, #24]	@ (8000b88 <MX_USART3_UART_Init+0x58>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b72:	4805      	ldr	r0, [pc, #20]	@ (8000b88 <MX_USART3_UART_Init+0x58>)
 8000b74:	f003 fd66 	bl	8004644 <HAL_UART_Init>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000b7e:	f000 f8e9 	bl	8000d54 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000b82:	bf00      	nop
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	200002ec 	.word	0x200002ec
 8000b8c:	40004800 	.word	0x40004800

08000b90 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000b94:	4b14      	ldr	r3, [pc, #80]	@ (8000be8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b96:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000b9a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000b9c:	4b12      	ldr	r3, [pc, #72]	@ (8000be8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b9e:	2206      	movs	r2, #6
 8000ba0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000ba2:	4b11      	ldr	r3, [pc, #68]	@ (8000be8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ba4:	2202      	movs	r2, #2
 8000ba6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000ba8:	4b0f      	ldr	r3, [pc, #60]	@ (8000be8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000bae:	4b0e      	ldr	r3, [pc, #56]	@ (8000be8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bb0:	2202      	movs	r2, #2
 8000bb2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000bb4:	4b0c      	ldr	r3, [pc, #48]	@ (8000be8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bb6:	2201      	movs	r2, #1
 8000bb8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000bba:	4b0b      	ldr	r3, [pc, #44]	@ (8000be8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000bc0:	4b09      	ldr	r3, [pc, #36]	@ (8000be8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000bc6:	4b08      	ldr	r3, [pc, #32]	@ (8000be8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bc8:	2201      	movs	r2, #1
 8000bca:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000bcc:	4b06      	ldr	r3, [pc, #24]	@ (8000be8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000bd2:	4805      	ldr	r0, [pc, #20]	@ (8000be8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bd4:	f001 fabd 	bl	8002152 <HAL_PCD_Init>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000bde:	f000 f8b9 	bl	8000d54 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000be2:	bf00      	nop
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	20000374 	.word	0x20000374

08000bec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b08c      	sub	sp, #48	@ 0x30
 8000bf0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf2:	f107 031c 	add.w	r3, r7, #28
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	601a      	str	r2, [r3, #0]
 8000bfa:	605a      	str	r2, [r3, #4]
 8000bfc:	609a      	str	r2, [r3, #8]
 8000bfe:	60da      	str	r2, [r3, #12]
 8000c00:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c02:	4b4f      	ldr	r3, [pc, #316]	@ (8000d40 <MX_GPIO_Init+0x154>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c06:	4a4e      	ldr	r2, [pc, #312]	@ (8000d40 <MX_GPIO_Init+0x154>)
 8000c08:	f043 0304 	orr.w	r3, r3, #4
 8000c0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c0e:	4b4c      	ldr	r3, [pc, #304]	@ (8000d40 <MX_GPIO_Init+0x154>)
 8000c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c12:	f003 0304 	and.w	r3, r3, #4
 8000c16:	61bb      	str	r3, [r7, #24]
 8000c18:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c1a:	4b49      	ldr	r3, [pc, #292]	@ (8000d40 <MX_GPIO_Init+0x154>)
 8000c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1e:	4a48      	ldr	r2, [pc, #288]	@ (8000d40 <MX_GPIO_Init+0x154>)
 8000c20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c26:	4b46      	ldr	r3, [pc, #280]	@ (8000d40 <MX_GPIO_Init+0x154>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c2e:	617b      	str	r3, [r7, #20]
 8000c30:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c32:	4b43      	ldr	r3, [pc, #268]	@ (8000d40 <MX_GPIO_Init+0x154>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c36:	4a42      	ldr	r2, [pc, #264]	@ (8000d40 <MX_GPIO_Init+0x154>)
 8000c38:	f043 0301 	orr.w	r3, r3, #1
 8000c3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c3e:	4b40      	ldr	r3, [pc, #256]	@ (8000d40 <MX_GPIO_Init+0x154>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c42:	f003 0301 	and.w	r3, r3, #1
 8000c46:	613b      	str	r3, [r7, #16]
 8000c48:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c4a:	4b3d      	ldr	r3, [pc, #244]	@ (8000d40 <MX_GPIO_Init+0x154>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c4e:	4a3c      	ldr	r2, [pc, #240]	@ (8000d40 <MX_GPIO_Init+0x154>)
 8000c50:	f043 0302 	orr.w	r3, r3, #2
 8000c54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c56:	4b3a      	ldr	r3, [pc, #232]	@ (8000d40 <MX_GPIO_Init+0x154>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c5a:	f003 0302 	and.w	r3, r3, #2
 8000c5e:	60fb      	str	r3, [r7, #12]
 8000c60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c62:	4b37      	ldr	r3, [pc, #220]	@ (8000d40 <MX_GPIO_Init+0x154>)
 8000c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c66:	4a36      	ldr	r2, [pc, #216]	@ (8000d40 <MX_GPIO_Init+0x154>)
 8000c68:	f043 0308 	orr.w	r3, r3, #8
 8000c6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c6e:	4b34      	ldr	r3, [pc, #208]	@ (8000d40 <MX_GPIO_Init+0x154>)
 8000c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c72:	f003 0308 	and.w	r3, r3, #8
 8000c76:	60bb      	str	r3, [r7, #8]
 8000c78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c7a:	4b31      	ldr	r3, [pc, #196]	@ (8000d40 <MX_GPIO_Init+0x154>)
 8000c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c7e:	4a30      	ldr	r2, [pc, #192]	@ (8000d40 <MX_GPIO_Init+0x154>)
 8000c80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c86:	4b2e      	ldr	r3, [pc, #184]	@ (8000d40 <MX_GPIO_Init+0x154>)
 8000c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c8e:	607b      	str	r3, [r7, #4]
 8000c90:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000c92:	2200      	movs	r2, #0
 8000c94:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000c98:	482a      	ldr	r0, [pc, #168]	@ (8000d44 <MX_GPIO_Init+0x158>)
 8000c9a:	f001 fa41 	bl	8002120 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	2140      	movs	r1, #64	@ 0x40
 8000ca2:	4829      	ldr	r0, [pc, #164]	@ (8000d48 <MX_GPIO_Init+0x15c>)
 8000ca4:	f001 fa3c 	bl	8002120 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000ca8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cae:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000cb2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000cb8:	f107 031c 	add.w	r3, r7, #28
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	4823      	ldr	r0, [pc, #140]	@ (8000d4c <MX_GPIO_Init+0x160>)
 8000cc0:	f001 f882 	bl	8001dc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000cc4:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000cc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cd6:	f107 031c 	add.w	r3, r7, #28
 8000cda:	4619      	mov	r1, r3
 8000cdc:	4819      	ldr	r0, [pc, #100]	@ (8000d44 <MX_GPIO_Init+0x158>)
 8000cde:	f001 f873 	bl	8001dc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000ce2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ce6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce8:	2302      	movs	r3, #2
 8000cea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cec:	2300      	movs	r3, #0
 8000cee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000cf4:	2302      	movs	r3, #2
 8000cf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cf8:	f107 031c 	add.w	r3, r7, #28
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	4814      	ldr	r0, [pc, #80]	@ (8000d50 <MX_GPIO_Init+0x164>)
 8000d00:	f001 f862 	bl	8001dc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000d04:	2340      	movs	r3, #64	@ 0x40
 8000d06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d08:	2301      	movs	r3, #1
 8000d0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d10:	2300      	movs	r3, #0
 8000d12:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000d14:	f107 031c 	add.w	r3, r7, #28
 8000d18:	4619      	mov	r1, r3
 8000d1a:	480b      	ldr	r0, [pc, #44]	@ (8000d48 <MX_GPIO_Init+0x15c>)
 8000d1c:	f001 f854 	bl	8001dc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000d20:	2380      	movs	r3, #128	@ 0x80
 8000d22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d24:	2300      	movs	r3, #0
 8000d26:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000d2c:	f107 031c 	add.w	r3, r7, #28
 8000d30:	4619      	mov	r1, r3
 8000d32:	4805      	ldr	r0, [pc, #20]	@ (8000d48 <MX_GPIO_Init+0x15c>)
 8000d34:	f001 f848 	bl	8001dc8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d38:	bf00      	nop
 8000d3a:	3730      	adds	r7, #48	@ 0x30
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	40023800 	.word	0x40023800
 8000d44:	40020400 	.word	0x40020400
 8000d48:	40021800 	.word	0x40021800
 8000d4c:	40020800 	.word	0x40020800
 8000d50:	40020c00 	.word	0x40020c00

08000d54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d58:	b672      	cpsid	i
}
 8000d5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d5c:	bf00      	nop
 8000d5e:	e7fd      	b.n	8000d5c <Error_Handler+0x8>

08000d60 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	b083      	sub	sp, #12
 8000d64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000d66:	4b0f      	ldr	r3, [pc, #60]	@ (8000da4 <HAL_MspInit+0x44>)
 8000d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d6a:	4a0e      	ldr	r2, [pc, #56]	@ (8000da4 <HAL_MspInit+0x44>)
 8000d6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d70:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d72:	4b0c      	ldr	r3, [pc, #48]	@ (8000da4 <HAL_MspInit+0x44>)
 8000d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d7a:	607b      	str	r3, [r7, #4]
 8000d7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d7e:	4b09      	ldr	r3, [pc, #36]	@ (8000da4 <HAL_MspInit+0x44>)
 8000d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d82:	4a08      	ldr	r2, [pc, #32]	@ (8000da4 <HAL_MspInit+0x44>)
 8000d84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d88:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d8a:	4b06      	ldr	r3, [pc, #24]	@ (8000da4 <HAL_MspInit+0x44>)
 8000d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d92:	603b      	str	r3, [r7, #0]
 8000d94:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d96:	bf00      	nop
 8000d98:	370c      	adds	r7, #12
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop
 8000da4:	40023800 	.word	0x40023800

08000da8 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b08e      	sub	sp, #56	@ 0x38
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000db4:	2200      	movs	r2, #0
 8000db6:	601a      	str	r2, [r3, #0]
 8000db8:	605a      	str	r2, [r3, #4]
 8000dba:	609a      	str	r2, [r3, #8]
 8000dbc:	60da      	str	r2, [r3, #12]
 8000dbe:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a4e      	ldr	r2, [pc, #312]	@ (8000f00 <HAL_ETH_MspInit+0x158>)
 8000dc6:	4293      	cmp	r3, r2
 8000dc8:	f040 8096 	bne.w	8000ef8 <HAL_ETH_MspInit+0x150>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000dcc:	4b4d      	ldr	r3, [pc, #308]	@ (8000f04 <HAL_ETH_MspInit+0x15c>)
 8000dce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd0:	4a4c      	ldr	r2, [pc, #304]	@ (8000f04 <HAL_ETH_MspInit+0x15c>)
 8000dd2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000dd6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dd8:	4b4a      	ldr	r3, [pc, #296]	@ (8000f04 <HAL_ETH_MspInit+0x15c>)
 8000dda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ddc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000de0:	623b      	str	r3, [r7, #32]
 8000de2:	6a3b      	ldr	r3, [r7, #32]
 8000de4:	4b47      	ldr	r3, [pc, #284]	@ (8000f04 <HAL_ETH_MspInit+0x15c>)
 8000de6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de8:	4a46      	ldr	r2, [pc, #280]	@ (8000f04 <HAL_ETH_MspInit+0x15c>)
 8000dea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000dee:	6313      	str	r3, [r2, #48]	@ 0x30
 8000df0:	4b44      	ldr	r3, [pc, #272]	@ (8000f04 <HAL_ETH_MspInit+0x15c>)
 8000df2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000df8:	61fb      	str	r3, [r7, #28]
 8000dfa:	69fb      	ldr	r3, [r7, #28]
 8000dfc:	4b41      	ldr	r3, [pc, #260]	@ (8000f04 <HAL_ETH_MspInit+0x15c>)
 8000dfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e00:	4a40      	ldr	r2, [pc, #256]	@ (8000f04 <HAL_ETH_MspInit+0x15c>)
 8000e02:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000e06:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e08:	4b3e      	ldr	r3, [pc, #248]	@ (8000f04 <HAL_ETH_MspInit+0x15c>)
 8000e0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000e10:	61bb      	str	r3, [r7, #24]
 8000e12:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e14:	4b3b      	ldr	r3, [pc, #236]	@ (8000f04 <HAL_ETH_MspInit+0x15c>)
 8000e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e18:	4a3a      	ldr	r2, [pc, #232]	@ (8000f04 <HAL_ETH_MspInit+0x15c>)
 8000e1a:	f043 0304 	orr.w	r3, r3, #4
 8000e1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e20:	4b38      	ldr	r3, [pc, #224]	@ (8000f04 <HAL_ETH_MspInit+0x15c>)
 8000e22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e24:	f003 0304 	and.w	r3, r3, #4
 8000e28:	617b      	str	r3, [r7, #20]
 8000e2a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e2c:	4b35      	ldr	r3, [pc, #212]	@ (8000f04 <HAL_ETH_MspInit+0x15c>)
 8000e2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e30:	4a34      	ldr	r2, [pc, #208]	@ (8000f04 <HAL_ETH_MspInit+0x15c>)
 8000e32:	f043 0301 	orr.w	r3, r3, #1
 8000e36:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e38:	4b32      	ldr	r3, [pc, #200]	@ (8000f04 <HAL_ETH_MspInit+0x15c>)
 8000e3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3c:	f003 0301 	and.w	r3, r3, #1
 8000e40:	613b      	str	r3, [r7, #16]
 8000e42:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e44:	4b2f      	ldr	r3, [pc, #188]	@ (8000f04 <HAL_ETH_MspInit+0x15c>)
 8000e46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e48:	4a2e      	ldr	r2, [pc, #184]	@ (8000f04 <HAL_ETH_MspInit+0x15c>)
 8000e4a:	f043 0302 	orr.w	r3, r3, #2
 8000e4e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e50:	4b2c      	ldr	r3, [pc, #176]	@ (8000f04 <HAL_ETH_MspInit+0x15c>)
 8000e52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e54:	f003 0302 	and.w	r3, r3, #2
 8000e58:	60fb      	str	r3, [r7, #12]
 8000e5a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e5c:	4b29      	ldr	r3, [pc, #164]	@ (8000f04 <HAL_ETH_MspInit+0x15c>)
 8000e5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e60:	4a28      	ldr	r2, [pc, #160]	@ (8000f04 <HAL_ETH_MspInit+0x15c>)
 8000e62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e66:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e68:	4b26      	ldr	r3, [pc, #152]	@ (8000f04 <HAL_ETH_MspInit+0x15c>)
 8000e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e70:	60bb      	str	r3, [r7, #8]
 8000e72:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000e74:	2332      	movs	r3, #50	@ 0x32
 8000e76:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e78:	2302      	movs	r3, #2
 8000e7a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e80:	2303      	movs	r3, #3
 8000e82:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e84:	230b      	movs	r3, #11
 8000e86:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	481e      	ldr	r0, [pc, #120]	@ (8000f08 <HAL_ETH_MspInit+0x160>)
 8000e90:	f000 ff9a 	bl	8001dc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000e94:	2386      	movs	r3, #134	@ 0x86
 8000e96:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e98:	2302      	movs	r3, #2
 8000e9a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ea0:	2303      	movs	r3, #3
 8000ea2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ea4:	230b      	movs	r3, #11
 8000ea6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ea8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eac:	4619      	mov	r1, r3
 8000eae:	4817      	ldr	r0, [pc, #92]	@ (8000f0c <HAL_ETH_MspInit+0x164>)
 8000eb0:	f000 ff8a 	bl	8001dc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000eb4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000eb8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eba:	2302      	movs	r3, #2
 8000ebc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ec2:	2303      	movs	r3, #3
 8000ec4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ec6:	230b      	movs	r3, #11
 8000ec8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000eca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ece:	4619      	mov	r1, r3
 8000ed0:	480f      	ldr	r0, [pc, #60]	@ (8000f10 <HAL_ETH_MspInit+0x168>)
 8000ed2:	f000 ff79 	bl	8001dc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000ed6:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000eda:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000edc:	2302      	movs	r3, #2
 8000ede:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ee4:	2303      	movs	r3, #3
 8000ee6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ee8:	230b      	movs	r3, #11
 8000eea:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000eec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	4808      	ldr	r0, [pc, #32]	@ (8000f14 <HAL_ETH_MspInit+0x16c>)
 8000ef4:	f000 ff68 	bl	8001dc8 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8000ef8:	bf00      	nop
 8000efa:	3738      	adds	r7, #56	@ 0x38
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	40028000 	.word	0x40028000
 8000f04:	40023800 	.word	0x40023800
 8000f08:	40020800 	.word	0x40020800
 8000f0c:	40020000 	.word	0x40020000
 8000f10:	40020400 	.word	0x40020400
 8000f14:	40021800 	.word	0x40021800

08000f18 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b085      	sub	sp, #20
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a0a      	ldr	r2, [pc, #40]	@ (8000f50 <HAL_TIM_Base_MspInit+0x38>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d10b      	bne.n	8000f42 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM5_MspInit 0 */

    /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8000f2a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f54 <HAL_TIM_Base_MspInit+0x3c>)
 8000f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f2e:	4a09      	ldr	r2, [pc, #36]	@ (8000f54 <HAL_TIM_Base_MspInit+0x3c>)
 8000f30:	f043 0308 	orr.w	r3, r3, #8
 8000f34:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f36:	4b07      	ldr	r3, [pc, #28]	@ (8000f54 <HAL_TIM_Base_MspInit+0x3c>)
 8000f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f3a:	f003 0308 	and.w	r3, r3, #8
 8000f3e:	60fb      	str	r3, [r7, #12]
 8000f40:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM5_MspInit 1 */

  }

}
 8000f42:	bf00      	nop
 8000f44:	3714      	adds	r7, #20
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop
 8000f50:	40000c00 	.word	0x40000c00
 8000f54:	40023800 	.word	0x40023800

08000f58 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b088      	sub	sp, #32
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f60:	f107 030c 	add.w	r3, r7, #12
 8000f64:	2200      	movs	r2, #0
 8000f66:	601a      	str	r2, [r3, #0]
 8000f68:	605a      	str	r2, [r3, #4]
 8000f6a:	609a      	str	r2, [r3, #8]
 8000f6c:	60da      	str	r2, [r3, #12]
 8000f6e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a11      	ldr	r2, [pc, #68]	@ (8000fbc <HAL_TIM_MspPostInit+0x64>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d11b      	bne.n	8000fb2 <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM5_MspPostInit 0 */

    /* USER CODE END TIM5_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f7a:	4b11      	ldr	r3, [pc, #68]	@ (8000fc0 <HAL_TIM_MspPostInit+0x68>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f7e:	4a10      	ldr	r2, [pc, #64]	@ (8000fc0 <HAL_TIM_MspPostInit+0x68>)
 8000f80:	f043 0301 	orr.w	r3, r3, #1
 8000f84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f86:	4b0e      	ldr	r3, [pc, #56]	@ (8000fc0 <HAL_TIM_MspPostInit+0x68>)
 8000f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f8a:	f003 0301 	and.w	r3, r3, #1
 8000f8e:	60bb      	str	r3, [r7, #8]
 8000f90:	68bb      	ldr	r3, [r7, #8]
    /**TIM5 GPIO Configuration
    PA0/WKUP     ------> TIM5_CH1
    PA3     ------> TIM5_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8000f92:	2309      	movs	r3, #9
 8000f94:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f96:	2302      	movs	r3, #2
 8000f98:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8000fa2:	2302      	movs	r3, #2
 8000fa4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fa6:	f107 030c 	add.w	r3, r7, #12
 8000faa:	4619      	mov	r1, r3
 8000fac:	4805      	ldr	r0, [pc, #20]	@ (8000fc4 <HAL_TIM_MspPostInit+0x6c>)
 8000fae:	f000 ff0b 	bl	8001dc8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspPostInit 1 */

    /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8000fb2:	bf00      	nop
 8000fb4:	3720      	adds	r7, #32
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	40000c00 	.word	0x40000c00
 8000fc0:	40023800 	.word	0x40023800
 8000fc4:	40020000 	.word	0x40020000

08000fc8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b0ae      	sub	sp, #184	@ 0xb8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	601a      	str	r2, [r3, #0]
 8000fd8:	605a      	str	r2, [r3, #4]
 8000fda:	609a      	str	r2, [r3, #8]
 8000fdc:	60da      	str	r2, [r3, #12]
 8000fde:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fe0:	f107 0314 	add.w	r3, r7, #20
 8000fe4:	2290      	movs	r2, #144	@ 0x90
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f005 fa3d 	bl	8006468 <memset>
  if(huart->Instance==USART3)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	4a26      	ldr	r2, [pc, #152]	@ (800108c <HAL_UART_MspInit+0xc4>)
 8000ff4:	4293      	cmp	r3, r2
 8000ff6:	d144      	bne.n	8001082 <HAL_UART_MspInit+0xba>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000ff8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ffc:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000ffe:	2300      	movs	r3, #0
 8001000:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001002:	f107 0314 	add.w	r3, r7, #20
 8001006:	4618      	mov	r0, r3
 8001008:	f001 ff12 	bl	8002e30 <HAL_RCCEx_PeriphCLKConfig>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d001      	beq.n	8001016 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001012:	f7ff fe9f 	bl	8000d54 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001016:	4b1e      	ldr	r3, [pc, #120]	@ (8001090 <HAL_UART_MspInit+0xc8>)
 8001018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800101a:	4a1d      	ldr	r2, [pc, #116]	@ (8001090 <HAL_UART_MspInit+0xc8>)
 800101c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001020:	6413      	str	r3, [r2, #64]	@ 0x40
 8001022:	4b1b      	ldr	r3, [pc, #108]	@ (8001090 <HAL_UART_MspInit+0xc8>)
 8001024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001026:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800102a:	613b      	str	r3, [r7, #16]
 800102c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800102e:	4b18      	ldr	r3, [pc, #96]	@ (8001090 <HAL_UART_MspInit+0xc8>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001032:	4a17      	ldr	r2, [pc, #92]	@ (8001090 <HAL_UART_MspInit+0xc8>)
 8001034:	f043 0308 	orr.w	r3, r3, #8
 8001038:	6313      	str	r3, [r2, #48]	@ 0x30
 800103a:	4b15      	ldr	r3, [pc, #84]	@ (8001090 <HAL_UART_MspInit+0xc8>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103e:	f003 0308 	and.w	r3, r3, #8
 8001042:	60fb      	str	r3, [r7, #12]
 8001044:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001046:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800104a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800104e:	2302      	movs	r3, #2
 8001050:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001054:	2300      	movs	r3, #0
 8001056:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800105a:	2303      	movs	r3, #3
 800105c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001060:	2307      	movs	r3, #7
 8001062:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001066:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800106a:	4619      	mov	r1, r3
 800106c:	4809      	ldr	r0, [pc, #36]	@ (8001094 <HAL_UART_MspInit+0xcc>)
 800106e:	f000 feab 	bl	8001dc8 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001072:	2200      	movs	r2, #0
 8001074:	2100      	movs	r1, #0
 8001076:	2027      	movs	r0, #39	@ 0x27
 8001078:	f000 fa8f 	bl	800159a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800107c:	2027      	movs	r0, #39	@ 0x27
 800107e:	f000 faa8 	bl	80015d2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001082:	bf00      	nop
 8001084:	37b8      	adds	r7, #184	@ 0xb8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	40004800 	.word	0x40004800
 8001090:	40023800 	.word	0x40023800
 8001094:	40020c00 	.word	0x40020c00

08001098 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b0ae      	sub	sp, #184	@ 0xb8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
 80010a8:	605a      	str	r2, [r3, #4]
 80010aa:	609a      	str	r2, [r3, #8]
 80010ac:	60da      	str	r2, [r3, #12]
 80010ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010b0:	f107 0314 	add.w	r3, r7, #20
 80010b4:	2290      	movs	r2, #144	@ 0x90
 80010b6:	2100      	movs	r1, #0
 80010b8:	4618      	mov	r0, r3
 80010ba:	f005 f9d5 	bl	8006468 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80010c6:	d159      	bne.n	800117c <HAL_PCD_MspInit+0xe4>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80010c8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80010cc:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80010ce:	2300      	movs	r3, #0
 80010d0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010d4:	f107 0314 	add.w	r3, r7, #20
 80010d8:	4618      	mov	r0, r3
 80010da:	f001 fea9 	bl	8002e30 <HAL_RCCEx_PeriphCLKConfig>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d001      	beq.n	80010e8 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 80010e4:	f7ff fe36 	bl	8000d54 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010e8:	4b26      	ldr	r3, [pc, #152]	@ (8001184 <HAL_PCD_MspInit+0xec>)
 80010ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ec:	4a25      	ldr	r2, [pc, #148]	@ (8001184 <HAL_PCD_MspInit+0xec>)
 80010ee:	f043 0301 	orr.w	r3, r3, #1
 80010f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80010f4:	4b23      	ldr	r3, [pc, #140]	@ (8001184 <HAL_PCD_MspInit+0xec>)
 80010f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f8:	f003 0301 	and.w	r3, r3, #1
 80010fc:	613b      	str	r3, [r7, #16]
 80010fe:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001100:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001104:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001108:	2302      	movs	r3, #2
 800110a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110e:	2300      	movs	r3, #0
 8001110:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001114:	2303      	movs	r3, #3
 8001116:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800111a:	230a      	movs	r3, #10
 800111c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001120:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001124:	4619      	mov	r1, r3
 8001126:	4818      	ldr	r0, [pc, #96]	@ (8001188 <HAL_PCD_MspInit+0xf0>)
 8001128:	f000 fe4e 	bl	8001dc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800112c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001130:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001134:	2300      	movs	r3, #0
 8001136:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113a:	2300      	movs	r3, #0
 800113c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001140:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001144:	4619      	mov	r1, r3
 8001146:	4810      	ldr	r0, [pc, #64]	@ (8001188 <HAL_PCD_MspInit+0xf0>)
 8001148:	f000 fe3e 	bl	8001dc8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800114c:	4b0d      	ldr	r3, [pc, #52]	@ (8001184 <HAL_PCD_MspInit+0xec>)
 800114e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001150:	4a0c      	ldr	r2, [pc, #48]	@ (8001184 <HAL_PCD_MspInit+0xec>)
 8001152:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001156:	6353      	str	r3, [r2, #52]	@ 0x34
 8001158:	4b0a      	ldr	r3, [pc, #40]	@ (8001184 <HAL_PCD_MspInit+0xec>)
 800115a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800115c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001160:	60fb      	str	r3, [r7, #12]
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	4b07      	ldr	r3, [pc, #28]	@ (8001184 <HAL_PCD_MspInit+0xec>)
 8001166:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001168:	4a06      	ldr	r2, [pc, #24]	@ (8001184 <HAL_PCD_MspInit+0xec>)
 800116a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800116e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001170:	4b04      	ldr	r3, [pc, #16]	@ (8001184 <HAL_PCD_MspInit+0xec>)
 8001172:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001174:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001178:	60bb      	str	r3, [r7, #8]
 800117a:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 800117c:	bf00      	nop
 800117e:	37b8      	adds	r7, #184	@ 0xb8
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	40023800 	.word	0x40023800
 8001188:	40020000 	.word	0x40020000

0800118c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001190:	bf00      	nop
 8001192:	e7fd      	b.n	8001190 <NMI_Handler+0x4>

08001194 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001198:	bf00      	nop
 800119a:	e7fd      	b.n	8001198 <HardFault_Handler+0x4>

0800119c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011a0:	bf00      	nop
 80011a2:	e7fd      	b.n	80011a0 <MemManage_Handler+0x4>

080011a4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011a8:	bf00      	nop
 80011aa:	e7fd      	b.n	80011a8 <BusFault_Handler+0x4>

080011ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011b0:	bf00      	nop
 80011b2:	e7fd      	b.n	80011b0 <UsageFault_Handler+0x4>

080011b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011b8:	bf00      	nop
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr

080011c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011c2:	b480      	push	{r7}
 80011c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011c6:	bf00      	nop
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr

080011d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011d4:	bf00      	nop
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr

080011de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011de:	b580      	push	{r7, lr}
 80011e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011e2:	f000 f8bb 	bl	800135c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011e6:	bf00      	nop
 80011e8:	bd80      	pop	{r7, pc}
	...

080011ec <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80011f0:	4802      	ldr	r0, [pc, #8]	@ (80011fc <USART3_IRQHandler+0x10>)
 80011f2:	f003 fb43 	bl	800487c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80011f6:	bf00      	nop
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	200002ec 	.word	0x200002ec

08001200 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b086      	sub	sp, #24
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001208:	4a14      	ldr	r2, [pc, #80]	@ (800125c <_sbrk+0x5c>)
 800120a:	4b15      	ldr	r3, [pc, #84]	@ (8001260 <_sbrk+0x60>)
 800120c:	1ad3      	subs	r3, r2, r3
 800120e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001214:	4b13      	ldr	r3, [pc, #76]	@ (8001264 <_sbrk+0x64>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d102      	bne.n	8001222 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800121c:	4b11      	ldr	r3, [pc, #68]	@ (8001264 <_sbrk+0x64>)
 800121e:	4a12      	ldr	r2, [pc, #72]	@ (8001268 <_sbrk+0x68>)
 8001220:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001222:	4b10      	ldr	r3, [pc, #64]	@ (8001264 <_sbrk+0x64>)
 8001224:	681a      	ldr	r2, [r3, #0]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	4413      	add	r3, r2
 800122a:	693a      	ldr	r2, [r7, #16]
 800122c:	429a      	cmp	r2, r3
 800122e:	d207      	bcs.n	8001240 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001230:	f005 f922 	bl	8006478 <__errno>
 8001234:	4603      	mov	r3, r0
 8001236:	220c      	movs	r2, #12
 8001238:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800123a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800123e:	e009      	b.n	8001254 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001240:	4b08      	ldr	r3, [pc, #32]	@ (8001264 <_sbrk+0x64>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001246:	4b07      	ldr	r3, [pc, #28]	@ (8001264 <_sbrk+0x64>)
 8001248:	681a      	ldr	r2, [r3, #0]
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	4413      	add	r3, r2
 800124e:	4a05      	ldr	r2, [pc, #20]	@ (8001264 <_sbrk+0x64>)
 8001250:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001252:	68fb      	ldr	r3, [r7, #12]
}
 8001254:	4618      	mov	r0, r3
 8001256:	3718      	adds	r7, #24
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	20080000 	.word	0x20080000
 8001260:	00000400 	.word	0x00000400
 8001264:	20000880 	.word	0x20000880
 8001268:	200009d0 	.word	0x200009d0

0800126c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001270:	4b06      	ldr	r3, [pc, #24]	@ (800128c <SystemInit+0x20>)
 8001272:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001276:	4a05      	ldr	r2, [pc, #20]	@ (800128c <SystemInit+0x20>)
 8001278:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800127c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001280:	bf00      	nop
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	e000ed00 	.word	0xe000ed00

08001290 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001290:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012c8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001294:	f7ff ffea 	bl	800126c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001298:	480c      	ldr	r0, [pc, #48]	@ (80012cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800129a:	490d      	ldr	r1, [pc, #52]	@ (80012d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800129c:	4a0d      	ldr	r2, [pc, #52]	@ (80012d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800129e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012a0:	e002      	b.n	80012a8 <LoopCopyDataInit>

080012a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012a6:	3304      	adds	r3, #4

080012a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012ac:	d3f9      	bcc.n	80012a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012ae:	4a0a      	ldr	r2, [pc, #40]	@ (80012d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012b0:	4c0a      	ldr	r4, [pc, #40]	@ (80012dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80012b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012b4:	e001      	b.n	80012ba <LoopFillZerobss>

080012b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012b8:	3204      	adds	r2, #4

080012ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012bc:	d3fb      	bcc.n	80012b6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80012be:	f005 f8e1 	bl	8006484 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012c2:	f7ff fa65 	bl	8000790 <main>
  bx  lr    
 80012c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80012c8:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80012cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012d0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80012d4:	08006f64 	.word	0x08006f64
  ldr r2, =_sbss
 80012d8:	2000019c 	.word	0x2000019c
  ldr r4, =_ebss
 80012dc:	200009d0 	.word	0x200009d0

080012e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012e0:	e7fe      	b.n	80012e0 <ADC_IRQHandler>

080012e2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012e2:	b580      	push	{r7, lr}
 80012e4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012e6:	2003      	movs	r0, #3
 80012e8:	f000 f94c 	bl	8001584 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012ec:	2000      	movs	r0, #0
 80012ee:	f000 f805 	bl	80012fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012f2:	f7ff fd35 	bl	8000d60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012f6:	2300      	movs	r3, #0
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	bd80      	pop	{r7, pc}

080012fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001304:	4b12      	ldr	r3, [pc, #72]	@ (8001350 <HAL_InitTick+0x54>)
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	4b12      	ldr	r3, [pc, #72]	@ (8001354 <HAL_InitTick+0x58>)
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	4619      	mov	r1, r3
 800130e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001312:	fbb3 f3f1 	udiv	r3, r3, r1
 8001316:	fbb2 f3f3 	udiv	r3, r2, r3
 800131a:	4618      	mov	r0, r3
 800131c:	f000 f967 	bl	80015ee <HAL_SYSTICK_Config>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001326:	2301      	movs	r3, #1
 8001328:	e00e      	b.n	8001348 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	2b0f      	cmp	r3, #15
 800132e:	d80a      	bhi.n	8001346 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001330:	2200      	movs	r2, #0
 8001332:	6879      	ldr	r1, [r7, #4]
 8001334:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001338:	f000 f92f 	bl	800159a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800133c:	4a06      	ldr	r2, [pc, #24]	@ (8001358 <HAL_InitTick+0x5c>)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001342:	2300      	movs	r3, #0
 8001344:	e000      	b.n	8001348 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001346:	2301      	movs	r3, #1
}
 8001348:	4618      	mov	r0, r3
 800134a:	3708      	adds	r7, #8
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	20000000 	.word	0x20000000
 8001354:	20000008 	.word	0x20000008
 8001358:	20000004 	.word	0x20000004

0800135c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001360:	4b06      	ldr	r3, [pc, #24]	@ (800137c <HAL_IncTick+0x20>)
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	461a      	mov	r2, r3
 8001366:	4b06      	ldr	r3, [pc, #24]	@ (8001380 <HAL_IncTick+0x24>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4413      	add	r3, r2
 800136c:	4a04      	ldr	r2, [pc, #16]	@ (8001380 <HAL_IncTick+0x24>)
 800136e:	6013      	str	r3, [r2, #0]
}
 8001370:	bf00      	nop
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr
 800137a:	bf00      	nop
 800137c:	20000008 	.word	0x20000008
 8001380:	20000884 	.word	0x20000884

08001384 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  return uwTick;
 8001388:	4b03      	ldr	r3, [pc, #12]	@ (8001398 <HAL_GetTick+0x14>)
 800138a:	681b      	ldr	r3, [r3, #0]
}
 800138c:	4618      	mov	r0, r3
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
 8001396:	bf00      	nop
 8001398:	20000884 	.word	0x20000884

0800139c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b084      	sub	sp, #16
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013a4:	f7ff ffee 	bl	8001384 <HAL_GetTick>
 80013a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80013b4:	d005      	beq.n	80013c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013b6:	4b0a      	ldr	r3, [pc, #40]	@ (80013e0 <HAL_Delay+0x44>)
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	461a      	mov	r2, r3
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	4413      	add	r3, r2
 80013c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013c2:	bf00      	nop
 80013c4:	f7ff ffde 	bl	8001384 <HAL_GetTick>
 80013c8:	4602      	mov	r2, r0
 80013ca:	68bb      	ldr	r3, [r7, #8]
 80013cc:	1ad3      	subs	r3, r2, r3
 80013ce:	68fa      	ldr	r2, [r7, #12]
 80013d0:	429a      	cmp	r2, r3
 80013d2:	d8f7      	bhi.n	80013c4 <HAL_Delay+0x28>
  {
  }
}
 80013d4:	bf00      	nop
 80013d6:	bf00      	nop
 80013d8:	3710      	adds	r7, #16
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	20000008 	.word	0x20000008

080013e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b085      	sub	sp, #20
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	f003 0307 	and.w	r3, r3, #7
 80013f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001424 <__NVIC_SetPriorityGrouping+0x40>)
 80013f6:	68db      	ldr	r3, [r3, #12]
 80013f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013fa:	68ba      	ldr	r2, [r7, #8]
 80013fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001400:	4013      	ands	r3, r2
 8001402:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800140c:	4b06      	ldr	r3, [pc, #24]	@ (8001428 <__NVIC_SetPriorityGrouping+0x44>)
 800140e:	4313      	orrs	r3, r2
 8001410:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001412:	4a04      	ldr	r2, [pc, #16]	@ (8001424 <__NVIC_SetPriorityGrouping+0x40>)
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	60d3      	str	r3, [r2, #12]
}
 8001418:	bf00      	nop
 800141a:	3714      	adds	r7, #20
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr
 8001424:	e000ed00 	.word	0xe000ed00
 8001428:	05fa0000 	.word	0x05fa0000

0800142c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001430:	4b04      	ldr	r3, [pc, #16]	@ (8001444 <__NVIC_GetPriorityGrouping+0x18>)
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	0a1b      	lsrs	r3, r3, #8
 8001436:	f003 0307 	and.w	r3, r3, #7
}
 800143a:	4618      	mov	r0, r3
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr
 8001444:	e000ed00 	.word	0xe000ed00

08001448 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
 800144e:	4603      	mov	r3, r0
 8001450:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001456:	2b00      	cmp	r3, #0
 8001458:	db0b      	blt.n	8001472 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800145a:	79fb      	ldrb	r3, [r7, #7]
 800145c:	f003 021f 	and.w	r2, r3, #31
 8001460:	4907      	ldr	r1, [pc, #28]	@ (8001480 <__NVIC_EnableIRQ+0x38>)
 8001462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001466:	095b      	lsrs	r3, r3, #5
 8001468:	2001      	movs	r0, #1
 800146a:	fa00 f202 	lsl.w	r2, r0, r2
 800146e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001472:	bf00      	nop
 8001474:	370c      	adds	r7, #12
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop
 8001480:	e000e100 	.word	0xe000e100

08001484 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001484:	b480      	push	{r7}
 8001486:	b083      	sub	sp, #12
 8001488:	af00      	add	r7, sp, #0
 800148a:	4603      	mov	r3, r0
 800148c:	6039      	str	r1, [r7, #0]
 800148e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001490:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001494:	2b00      	cmp	r3, #0
 8001496:	db0a      	blt.n	80014ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	b2da      	uxtb	r2, r3
 800149c:	490c      	ldr	r1, [pc, #48]	@ (80014d0 <__NVIC_SetPriority+0x4c>)
 800149e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a2:	0112      	lsls	r2, r2, #4
 80014a4:	b2d2      	uxtb	r2, r2
 80014a6:	440b      	add	r3, r1
 80014a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014ac:	e00a      	b.n	80014c4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	b2da      	uxtb	r2, r3
 80014b2:	4908      	ldr	r1, [pc, #32]	@ (80014d4 <__NVIC_SetPriority+0x50>)
 80014b4:	79fb      	ldrb	r3, [r7, #7]
 80014b6:	f003 030f 	and.w	r3, r3, #15
 80014ba:	3b04      	subs	r3, #4
 80014bc:	0112      	lsls	r2, r2, #4
 80014be:	b2d2      	uxtb	r2, r2
 80014c0:	440b      	add	r3, r1
 80014c2:	761a      	strb	r2, [r3, #24]
}
 80014c4:	bf00      	nop
 80014c6:	370c      	adds	r7, #12
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr
 80014d0:	e000e100 	.word	0xe000e100
 80014d4:	e000ed00 	.word	0xe000ed00

080014d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014d8:	b480      	push	{r7}
 80014da:	b089      	sub	sp, #36	@ 0x24
 80014dc:	af00      	add	r7, sp, #0
 80014de:	60f8      	str	r0, [r7, #12]
 80014e0:	60b9      	str	r1, [r7, #8]
 80014e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	f003 0307 	and.w	r3, r3, #7
 80014ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014ec:	69fb      	ldr	r3, [r7, #28]
 80014ee:	f1c3 0307 	rsb	r3, r3, #7
 80014f2:	2b04      	cmp	r3, #4
 80014f4:	bf28      	it	cs
 80014f6:	2304      	movcs	r3, #4
 80014f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014fa:	69fb      	ldr	r3, [r7, #28]
 80014fc:	3304      	adds	r3, #4
 80014fe:	2b06      	cmp	r3, #6
 8001500:	d902      	bls.n	8001508 <NVIC_EncodePriority+0x30>
 8001502:	69fb      	ldr	r3, [r7, #28]
 8001504:	3b03      	subs	r3, #3
 8001506:	e000      	b.n	800150a <NVIC_EncodePriority+0x32>
 8001508:	2300      	movs	r3, #0
 800150a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800150c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001510:	69bb      	ldr	r3, [r7, #24]
 8001512:	fa02 f303 	lsl.w	r3, r2, r3
 8001516:	43da      	mvns	r2, r3
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	401a      	ands	r2, r3
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001520:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	fa01 f303 	lsl.w	r3, r1, r3
 800152a:	43d9      	mvns	r1, r3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001530:	4313      	orrs	r3, r2
         );
}
 8001532:	4618      	mov	r0, r3
 8001534:	3724      	adds	r7, #36	@ 0x24
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
	...

08001540 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	3b01      	subs	r3, #1
 800154c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001550:	d301      	bcc.n	8001556 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001552:	2301      	movs	r3, #1
 8001554:	e00f      	b.n	8001576 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001556:	4a0a      	ldr	r2, [pc, #40]	@ (8001580 <SysTick_Config+0x40>)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	3b01      	subs	r3, #1
 800155c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800155e:	210f      	movs	r1, #15
 8001560:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001564:	f7ff ff8e 	bl	8001484 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001568:	4b05      	ldr	r3, [pc, #20]	@ (8001580 <SysTick_Config+0x40>)
 800156a:	2200      	movs	r2, #0
 800156c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800156e:	4b04      	ldr	r3, [pc, #16]	@ (8001580 <SysTick_Config+0x40>)
 8001570:	2207      	movs	r2, #7
 8001572:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001574:	2300      	movs	r3, #0
}
 8001576:	4618      	mov	r0, r3
 8001578:	3708      	adds	r7, #8
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	e000e010 	.word	0xe000e010

08001584 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800158c:	6878      	ldr	r0, [r7, #4]
 800158e:	f7ff ff29 	bl	80013e4 <__NVIC_SetPriorityGrouping>
}
 8001592:	bf00      	nop
 8001594:	3708      	adds	r7, #8
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}

0800159a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800159a:	b580      	push	{r7, lr}
 800159c:	b086      	sub	sp, #24
 800159e:	af00      	add	r7, sp, #0
 80015a0:	4603      	mov	r3, r0
 80015a2:	60b9      	str	r1, [r7, #8]
 80015a4:	607a      	str	r2, [r7, #4]
 80015a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80015a8:	2300      	movs	r3, #0
 80015aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015ac:	f7ff ff3e 	bl	800142c <__NVIC_GetPriorityGrouping>
 80015b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015b2:	687a      	ldr	r2, [r7, #4]
 80015b4:	68b9      	ldr	r1, [r7, #8]
 80015b6:	6978      	ldr	r0, [r7, #20]
 80015b8:	f7ff ff8e 	bl	80014d8 <NVIC_EncodePriority>
 80015bc:	4602      	mov	r2, r0
 80015be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015c2:	4611      	mov	r1, r2
 80015c4:	4618      	mov	r0, r3
 80015c6:	f7ff ff5d 	bl	8001484 <__NVIC_SetPriority>
}
 80015ca:	bf00      	nop
 80015cc:	3718      	adds	r7, #24
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}

080015d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015d2:	b580      	push	{r7, lr}
 80015d4:	b082      	sub	sp, #8
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	4603      	mov	r3, r0
 80015da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e0:	4618      	mov	r0, r3
 80015e2:	f7ff ff31 	bl	8001448 <__NVIC_EnableIRQ>
}
 80015e6:	bf00      	nop
 80015e8:	3708      	adds	r7, #8
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}

080015ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015ee:	b580      	push	{r7, lr}
 80015f0:	b082      	sub	sp, #8
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015f6:	6878      	ldr	r0, [r7, #4]
 80015f8:	f7ff ffa2 	bl	8001540 <SysTick_Config>
 80015fc:	4603      	mov	r3, r0
}
 80015fe:	4618      	mov	r0, r3
 8001600:	3708      	adds	r7, #8
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}

08001606 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001606:	b580      	push	{r7, lr}
 8001608:	b084      	sub	sp, #16
 800160a:	af00      	add	r7, sp, #0
 800160c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001612:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001614:	f7ff feb6 	bl	8001384 <HAL_GetTick>
 8001618:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001620:	b2db      	uxtb	r3, r3
 8001622:	2b02      	cmp	r3, #2
 8001624:	d008      	beq.n	8001638 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2280      	movs	r2, #128	@ 0x80
 800162a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2200      	movs	r2, #0
 8001630:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001634:	2301      	movs	r3, #1
 8001636:	e052      	b.n	80016de <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f022 0216 	bic.w	r2, r2, #22
 8001646:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	695a      	ldr	r2, [r3, #20]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001656:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800165c:	2b00      	cmp	r3, #0
 800165e:	d103      	bne.n	8001668 <HAL_DMA_Abort+0x62>
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001664:	2b00      	cmp	r3, #0
 8001666:	d007      	beq.n	8001678 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f022 0208 	bic.w	r2, r2, #8
 8001676:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	681a      	ldr	r2, [r3, #0]
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f022 0201 	bic.w	r2, r2, #1
 8001686:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001688:	e013      	b.n	80016b2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800168a:	f7ff fe7b 	bl	8001384 <HAL_GetTick>
 800168e:	4602      	mov	r2, r0
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	1ad3      	subs	r3, r2, r3
 8001694:	2b05      	cmp	r3, #5
 8001696:	d90c      	bls.n	80016b2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2220      	movs	r2, #32
 800169c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2203      	movs	r2, #3
 80016a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	2200      	movs	r2, #0
 80016aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80016ae:	2303      	movs	r3, #3
 80016b0:	e015      	b.n	80016de <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f003 0301 	and.w	r3, r3, #1
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d1e4      	bne.n	800168a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016c4:	223f      	movs	r2, #63	@ 0x3f
 80016c6:	409a      	lsls	r2, r3
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2201      	movs	r2, #1
 80016d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2200      	movs	r2, #0
 80016d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 80016dc:	2300      	movs	r3, #0
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3710      	adds	r7, #16
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}

080016e6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80016e6:	b480      	push	{r7}
 80016e8:	b083      	sub	sp, #12
 80016ea:	af00      	add	r7, sp, #0
 80016ec:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	2b02      	cmp	r3, #2
 80016f8:	d004      	beq.n	8001704 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	2280      	movs	r2, #128	@ 0x80
 80016fe:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001700:	2301      	movs	r3, #1
 8001702:	e00c      	b.n	800171e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2205      	movs	r2, #5
 8001708:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	681a      	ldr	r2, [r3, #0]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f022 0201 	bic.w	r2, r2, #1
 800171a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800171c:	2300      	movs	r3, #0
}
 800171e:	4618      	mov	r0, r3
 8001720:	370c      	adds	r7, #12
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr
	...

0800172c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b084      	sub	sp, #16
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d101      	bne.n	800173e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	e086      	b.n	800184c <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001744:	2b00      	cmp	r3, #0
 8001746:	d106      	bne.n	8001756 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2220      	movs	r2, #32
 800174c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	f7ff fb29 	bl	8000da8 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001756:	4b3f      	ldr	r3, [pc, #252]	@ (8001854 <HAL_ETH_Init+0x128>)
 8001758:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800175a:	4a3e      	ldr	r2, [pc, #248]	@ (8001854 <HAL_ETH_Init+0x128>)
 800175c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001760:	6453      	str	r3, [r2, #68]	@ 0x44
 8001762:	4b3c      	ldr	r3, [pc, #240]	@ (8001854 <HAL_ETH_Init+0x128>)
 8001764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001766:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800176a:	60bb      	str	r3, [r7, #8]
 800176c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800176e:	4b3a      	ldr	r3, [pc, #232]	@ (8001858 <HAL_ETH_Init+0x12c>)
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	4a39      	ldr	r2, [pc, #228]	@ (8001858 <HAL_ETH_Init+0x12c>)
 8001774:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001778:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800177a:	4b37      	ldr	r3, [pc, #220]	@ (8001858 <HAL_ETH_Init+0x12c>)
 800177c:	685a      	ldr	r2, [r3, #4]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	689b      	ldr	r3, [r3, #8]
 8001782:	4935      	ldr	r1, [pc, #212]	@ (8001858 <HAL_ETH_Init+0x12c>)
 8001784:	4313      	orrs	r3, r2
 8001786:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001788:	4b33      	ldr	r3, [pc, #204]	@ (8001858 <HAL_ETH_Init+0x12c>)
 800178a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	687a      	ldr	r2, [r7, #4]
 8001798:	6812      	ldr	r2, [r2, #0]
 800179a:	f043 0301 	orr.w	r3, r3, #1
 800179e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80017a2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80017a4:	f7ff fdee 	bl	8001384 <HAL_GetTick>
 80017a8:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80017aa:	e011      	b.n	80017d0 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80017ac:	f7ff fdea 	bl	8001384 <HAL_GetTick>
 80017b0:	4602      	mov	r2, r0
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80017ba:	d909      	bls.n	80017d0 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2204      	movs	r2, #4
 80017c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	22e0      	movs	r2, #224	@ 0xe0
 80017c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80017cc:	2301      	movs	r3, #1
 80017ce:	e03d      	b.n	800184c <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f003 0301 	and.w	r3, r3, #1
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d1e4      	bne.n	80017ac <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80017e2:	6878      	ldr	r0, [r7, #4]
 80017e4:	f000 f97a 	bl	8001adc <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80017e8:	6878      	ldr	r0, [r7, #4]
 80017ea:	f000 fa25 	bl	8001c38 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80017ee:	6878      	ldr	r0, [r7, #4]
 80017f0:	f000 fa7b 	bl	8001cea <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	461a      	mov	r2, r3
 80017fa:	2100      	movs	r1, #0
 80017fc:	6878      	ldr	r0, [r7, #4]
 80017fe:	f000 f9e3 	bl	8001bc8 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8001810:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681a      	ldr	r2, [r3, #0]
 800181e:	4b0f      	ldr	r3, [pc, #60]	@ (800185c <HAL_ETH_Init+0x130>)
 8001820:	430b      	orrs	r3, r1
 8001822:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8001836:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	2200      	movs	r2, #0
 800183e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2210      	movs	r2, #16
 8001846:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800184a:	2300      	movs	r3, #0
}
 800184c:	4618      	mov	r0, r3
 800184e:	3710      	adds	r7, #16
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}
 8001854:	40023800 	.word	0x40023800
 8001858:	40013800 	.word	0x40013800
 800185c:	00020060 	.word	0x00020060

08001860 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
 8001868:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001872:	68fa      	ldr	r2, [r7, #12]
 8001874:	4b53      	ldr	r3, [pc, #332]	@ (80019c4 <ETH_SetMACConfig+0x164>)
 8001876:	4013      	ands	r3, r2
 8001878:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	7b9b      	ldrb	r3, [r3, #14]
 800187e:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001880:	683a      	ldr	r2, [r7, #0]
 8001882:	7c12      	ldrb	r2, [r2, #16]
 8001884:	2a00      	cmp	r2, #0
 8001886:	d102      	bne.n	800188e <ETH_SetMACConfig+0x2e>
 8001888:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800188c:	e000      	b.n	8001890 <ETH_SetMACConfig+0x30>
 800188e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001890:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001892:	683a      	ldr	r2, [r7, #0]
 8001894:	7c52      	ldrb	r2, [r2, #17]
 8001896:	2a00      	cmp	r2, #0
 8001898:	d102      	bne.n	80018a0 <ETH_SetMACConfig+0x40>
 800189a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800189e:	e000      	b.n	80018a2 <ETH_SetMACConfig+0x42>
 80018a0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80018a2:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80018a8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	7fdb      	ldrb	r3, [r3, #31]
 80018ae:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80018b0:	431a      	orrs	r2, r3
                        macconf->Speed |
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80018b6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80018b8:	683a      	ldr	r2, [r7, #0]
 80018ba:	7f92      	ldrb	r2, [r2, #30]
 80018bc:	2a00      	cmp	r2, #0
 80018be:	d102      	bne.n	80018c6 <ETH_SetMACConfig+0x66>
 80018c0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018c4:	e000      	b.n	80018c8 <ETH_SetMACConfig+0x68>
 80018c6:	2200      	movs	r2, #0
                        macconf->Speed |
 80018c8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	7f1b      	ldrb	r3, [r3, #28]
 80018ce:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80018d0:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80018d6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	791b      	ldrb	r3, [r3, #4]
 80018dc:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80018de:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80018e0:	683a      	ldr	r2, [r7, #0]
 80018e2:	f892 2020 	ldrb.w	r2, [r2, #32]
 80018e6:	2a00      	cmp	r2, #0
 80018e8:	d102      	bne.n	80018f0 <ETH_SetMACConfig+0x90>
 80018ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018ee:	e000      	b.n	80018f2 <ETH_SetMACConfig+0x92>
 80018f0:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80018f2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	7bdb      	ldrb	r3, [r3, #15]
 80018f8:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80018fa:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001900:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001908:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800190a:	4313      	orrs	r3, r2
 800190c:	68fa      	ldr	r2, [r7, #12]
 800190e:	4313      	orrs	r3, r2
 8001910:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	68fa      	ldr	r2, [r7, #12]
 8001918:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001922:	2001      	movs	r0, #1
 8001924:	f7ff fd3a 	bl	800139c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	68fa      	ldr	r2, [r7, #12]
 800192e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	699b      	ldr	r3, [r3, #24]
 8001936:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001938:	68fa      	ldr	r2, [r7, #12]
 800193a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800193e:	4013      	ands	r3, r2
 8001940:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001946:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001948:	683a      	ldr	r2, [r7, #0]
 800194a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800194e:	2a00      	cmp	r2, #0
 8001950:	d101      	bne.n	8001956 <ETH_SetMACConfig+0xf6>
 8001952:	2280      	movs	r2, #128	@ 0x80
 8001954:	e000      	b.n	8001958 <ETH_SetMACConfig+0xf8>
 8001956:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001958:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800195e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001960:	683a      	ldr	r2, [r7, #0]
 8001962:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8001966:	2a01      	cmp	r2, #1
 8001968:	d101      	bne.n	800196e <ETH_SetMACConfig+0x10e>
 800196a:	2208      	movs	r2, #8
 800196c:	e000      	b.n	8001970 <ETH_SetMACConfig+0x110>
 800196e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8001970:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8001972:	683a      	ldr	r2, [r7, #0]
 8001974:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8001978:	2a01      	cmp	r2, #1
 800197a:	d101      	bne.n	8001980 <ETH_SetMACConfig+0x120>
 800197c:	2204      	movs	r2, #4
 800197e:	e000      	b.n	8001982 <ETH_SetMACConfig+0x122>
 8001980:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001982:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001984:	683a      	ldr	r2, [r7, #0]
 8001986:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 800198a:	2a01      	cmp	r2, #1
 800198c:	d101      	bne.n	8001992 <ETH_SetMACConfig+0x132>
 800198e:	2202      	movs	r2, #2
 8001990:	e000      	b.n	8001994 <ETH_SetMACConfig+0x134>
 8001992:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001994:	4313      	orrs	r3, r2
 8001996:	68fa      	ldr	r2, [r7, #12]
 8001998:	4313      	orrs	r3, r2
 800199a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	68fa      	ldr	r2, [r7, #12]
 80019a2:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	699b      	ldr	r3, [r3, #24]
 80019aa:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80019ac:	2001      	movs	r0, #1
 80019ae:	f7ff fcf5 	bl	800139c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	68fa      	ldr	r2, [r7, #12]
 80019b8:	619a      	str	r2, [r3, #24]
}
 80019ba:	bf00      	nop
 80019bc:	3710      	adds	r7, #16
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	fd20810f 	.word	0xfd20810f

080019c8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b084      	sub	sp, #16
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
 80019d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80019da:	699b      	ldr	r3, [r3, #24]
 80019dc:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80019de:	68fa      	ldr	r2, [r7, #12]
 80019e0:	4b3d      	ldr	r3, [pc, #244]	@ (8001ad8 <ETH_SetDMAConfig+0x110>)
 80019e2:	4013      	ands	r3, r2
 80019e4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	7b1b      	ldrb	r3, [r3, #12]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d102      	bne.n	80019f4 <ETH_SetDMAConfig+0x2c>
 80019ee:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80019f2:	e000      	b.n	80019f6 <ETH_SetDMAConfig+0x2e>
 80019f4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	7b5b      	ldrb	r3, [r3, #13]
 80019fa:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80019fc:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80019fe:	683a      	ldr	r2, [r7, #0]
 8001a00:	7f52      	ldrb	r2, [r2, #29]
 8001a02:	2a00      	cmp	r2, #0
 8001a04:	d102      	bne.n	8001a0c <ETH_SetDMAConfig+0x44>
 8001a06:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001a0a:	e000      	b.n	8001a0e <ETH_SetDMAConfig+0x46>
 8001a0c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001a0e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	7b9b      	ldrb	r3, [r3, #14]
 8001a14:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001a16:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001a1c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	7f1b      	ldrb	r3, [r3, #28]
 8001a22:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8001a24:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	7f9b      	ldrb	r3, [r3, #30]
 8001a2a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001a2c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001a32:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001a3a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	68fa      	ldr	r2, [r7, #12]
 8001a40:	4313      	orrs	r3, r2
 8001a42:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a5a:	699b      	ldr	r3, [r3, #24]
 8001a5c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001a5e:	2001      	movs	r0, #1
 8001a60:	f7ff fc9c 	bl	800139c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a6c:	461a      	mov	r2, r3
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	791b      	ldrb	r3, [r3, #4]
 8001a76:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001a7c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8001a82:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001a88:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001a90:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8001a92:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a98:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001a9a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001aa0:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001aa2:	687a      	ldr	r2, [r7, #4]
 8001aa4:	6812      	ldr	r2, [r2, #0]
 8001aa6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001aaa:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001aae:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001abc:	2001      	movs	r0, #1
 8001abe:	f7ff fc6d 	bl	800139c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001aca:	461a      	mov	r2, r3
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	6013      	str	r3, [r2, #0]
}
 8001ad0:	bf00      	nop
 8001ad2:	3710      	adds	r7, #16
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	f8de3f23 	.word	0xf8de3f23

08001adc <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b0a6      	sub	sp, #152	@ 0x98
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8001aea:	2301      	movs	r3, #1
 8001aec:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8001af0:	2300      	movs	r3, #0
 8001af2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001af4:	2300      	movs	r3, #0
 8001af6:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8001afa:	2301      	movs	r3, #1
 8001afc:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8001b00:	2300      	movs	r3, #0
 8001b02:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8001b06:	2301      	movs	r3, #1
 8001b08:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8001b12:	2300      	movs	r3, #0
 8001b14:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8001b22:	2300      	movs	r3, #0
 8001b24:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8001b32:	2300      	movs	r3, #0
 8001b34:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001b44:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001b48:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001b4a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001b4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001b50:	2300      	movs	r3, #0
 8001b52:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001b56:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	6878      	ldr	r0, [r7, #4]
 8001b5e:	f7ff fe7f 	bl	8001860 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8001b62:	2301      	movs	r3, #1
 8001b64:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8001b66:	2301      	movs	r3, #1
 8001b68:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8001b70:	2301      	movs	r3, #1
 8001b72:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8001b74:	2300      	movs	r3, #0
 8001b76:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8001b84:	2300      	movs	r3, #0
 8001b86:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001b92:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b96:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001b98:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001b9c:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001b9e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ba2:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8001baa:	2300      	movs	r3, #0
 8001bac:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001bb2:	f107 0308 	add.w	r3, r7, #8
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	6878      	ldr	r0, [r7, #4]
 8001bba:	f7ff ff05 	bl	80019c8 <ETH_SetDMAConfig>
}
 8001bbe:	bf00      	nop
 8001bc0:	3798      	adds	r7, #152	@ 0x98
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
	...

08001bc8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b087      	sub	sp, #28
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	60f8      	str	r0, [r7, #12]
 8001bd0:	60b9      	str	r1, [r7, #8]
 8001bd2:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	3305      	adds	r3, #5
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	021b      	lsls	r3, r3, #8
 8001bdc:	687a      	ldr	r2, [r7, #4]
 8001bde:	3204      	adds	r2, #4
 8001be0:	7812      	ldrb	r2, [r2, #0]
 8001be2:	4313      	orrs	r3, r2
 8001be4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8001be6:	68ba      	ldr	r2, [r7, #8]
 8001be8:	4b11      	ldr	r3, [pc, #68]	@ (8001c30 <ETH_MACAddressConfig+0x68>)
 8001bea:	4413      	add	r3, r2
 8001bec:	461a      	mov	r2, r3
 8001bee:	697b      	ldr	r3, [r7, #20]
 8001bf0:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	3303      	adds	r3, #3
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	061a      	lsls	r2, r3, #24
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	3302      	adds	r3, #2
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	041b      	lsls	r3, r3, #16
 8001c02:	431a      	orrs	r2, r3
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	3301      	adds	r3, #1
 8001c08:	781b      	ldrb	r3, [r3, #0]
 8001c0a:	021b      	lsls	r3, r3, #8
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	687a      	ldr	r2, [r7, #4]
 8001c10:	7812      	ldrb	r2, [r2, #0]
 8001c12:	4313      	orrs	r3, r2
 8001c14:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8001c16:	68ba      	ldr	r2, [r7, #8]
 8001c18:	4b06      	ldr	r3, [pc, #24]	@ (8001c34 <ETH_MACAddressConfig+0x6c>)
 8001c1a:	4413      	add	r3, r2
 8001c1c:	461a      	mov	r2, r3
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	6013      	str	r3, [r2, #0]
}
 8001c22:	bf00      	nop
 8001c24:	371c      	adds	r7, #28
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop
 8001c30:	40028040 	.word	0x40028040
 8001c34:	40028044 	.word	0x40028044

08001c38 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b085      	sub	sp, #20
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001c40:	2300      	movs	r3, #0
 8001c42:	60fb      	str	r3, [r7, #12]
 8001c44:	e03e      	b.n	8001cc4 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	68d9      	ldr	r1, [r3, #12]
 8001c4a:	68fa      	ldr	r2, [r7, #12]
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	009b      	lsls	r3, r3, #2
 8001c50:	4413      	add	r3, r2
 8001c52:	00db      	lsls	r3, r3, #3
 8001c54:	440b      	add	r3, r1
 8001c56:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8001c5e:	68bb      	ldr	r3, [r7, #8]
 8001c60:	2200      	movs	r2, #0
 8001c62:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	2200      	movs	r2, #0
 8001c68:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001c70:	68b9      	ldr	r1, [r7, #8]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	68fa      	ldr	r2, [r7, #12]
 8001c76:	3206      	adds	r2, #6
 8001c78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001c84:	68bb      	ldr	r3, [r7, #8]
 8001c86:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	2b02      	cmp	r3, #2
 8001c8c:	d80c      	bhi.n	8001ca8 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	68d9      	ldr	r1, [r3, #12]
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	1c5a      	adds	r2, r3, #1
 8001c96:	4613      	mov	r3, r2
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	4413      	add	r3, r2
 8001c9c:	00db      	lsls	r3, r3, #3
 8001c9e:	440b      	add	r3, r1
 8001ca0:	461a      	mov	r2, r3
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	60da      	str	r2, [r3, #12]
 8001ca6:	e004      	b.n	8001cb2 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	68db      	ldr	r3, [r3, #12]
 8001cac:	461a      	mov	r2, r3
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8001cba:	68bb      	ldr	r3, [r7, #8]
 8001cbc:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	3301      	adds	r3, #1
 8001cc2:	60fb      	str	r3, [r7, #12]
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	2b03      	cmp	r3, #3
 8001cc8:	d9bd      	bls.n	8001c46 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2200      	movs	r2, #0
 8001cce:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	68da      	ldr	r2, [r3, #12]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001cdc:	611a      	str	r2, [r3, #16]
}
 8001cde:	bf00      	nop
 8001ce0:	3714      	adds	r7, #20
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr

08001cea <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8001cea:	b480      	push	{r7}
 8001cec:	b085      	sub	sp, #20
 8001cee:	af00      	add	r7, sp, #0
 8001cf0:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	60fb      	str	r3, [r7, #12]
 8001cf6:	e048      	b.n	8001d8a <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6919      	ldr	r1, [r3, #16]
 8001cfc:	68fa      	ldr	r2, [r7, #12]
 8001cfe:	4613      	mov	r3, r2
 8001d00:	009b      	lsls	r3, r3, #2
 8001d02:	4413      	add	r3, r2
 8001d04:	00db      	lsls	r3, r3, #3
 8001d06:	440b      	add	r3, r1
 8001d08:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8001d0a:	68bb      	ldr	r3, [r7, #8]
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8001d10:	68bb      	ldr	r3, [r7, #8]
 8001d12:	2200      	movs	r2, #0
 8001d14:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8001d16:	68bb      	ldr	r3, [r7, #8]
 8001d18:	2200      	movs	r2, #0
 8001d1a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	2200      	movs	r2, #0
 8001d20:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8001d22:	68bb      	ldr	r3, [r7, #8]
 8001d24:	2200      	movs	r2, #0
 8001d26:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8001d2e:	68bb      	ldr	r3, [r7, #8]
 8001d30:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001d34:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	695b      	ldr	r3, [r3, #20]
 8001d3a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8001d42:	68bb      	ldr	r3, [r7, #8]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001d4e:	68b9      	ldr	r1, [r7, #8]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	68fa      	ldr	r2, [r7, #12]
 8001d54:	3212      	adds	r2, #18
 8001d56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	2b02      	cmp	r3, #2
 8001d5e:	d80c      	bhi.n	8001d7a <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6919      	ldr	r1, [r3, #16]
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	1c5a      	adds	r2, r3, #1
 8001d68:	4613      	mov	r3, r2
 8001d6a:	009b      	lsls	r3, r3, #2
 8001d6c:	4413      	add	r3, r2
 8001d6e:	00db      	lsls	r3, r3, #3
 8001d70:	440b      	add	r3, r1
 8001d72:	461a      	mov	r2, r3
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	60da      	str	r2, [r3, #12]
 8001d78:	e004      	b.n	8001d84 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	691b      	ldr	r3, [r3, #16]
 8001d7e:	461a      	mov	r2, r3
 8001d80:	68bb      	ldr	r3, [r7, #8]
 8001d82:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	3301      	adds	r3, #1
 8001d88:	60fb      	str	r3, [r7, #12]
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	2b03      	cmp	r3, #3
 8001d8e:	d9b3      	bls.n	8001cf8 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2200      	movs	r2, #0
 8001d94:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2200      	movs	r2, #0
 8001d9a:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2200      	movs	r2, #0
 8001da6:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2200      	movs	r2, #0
 8001dac:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	691a      	ldr	r2, [r3, #16]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001dba:	60da      	str	r2, [r3, #12]
}
 8001dbc:	bf00      	nop
 8001dbe:	3714      	adds	r7, #20
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr

08001dc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b089      	sub	sp, #36	@ 0x24
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
 8001dd0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001dde:	2300      	movs	r3, #0
 8001de0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001de2:	2300      	movs	r3, #0
 8001de4:	61fb      	str	r3, [r7, #28]
 8001de6:	e175      	b.n	80020d4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001de8:	2201      	movs	r2, #1
 8001dea:	69fb      	ldr	r3, [r7, #28]
 8001dec:	fa02 f303 	lsl.w	r3, r2, r3
 8001df0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	697a      	ldr	r2, [r7, #20]
 8001df8:	4013      	ands	r3, r2
 8001dfa:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001dfc:	693a      	ldr	r2, [r7, #16]
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	429a      	cmp	r2, r3
 8001e02:	f040 8164 	bne.w	80020ce <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	f003 0303 	and.w	r3, r3, #3
 8001e0e:	2b01      	cmp	r3, #1
 8001e10:	d005      	beq.n	8001e1e <HAL_GPIO_Init+0x56>
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	f003 0303 	and.w	r3, r3, #3
 8001e1a:	2b02      	cmp	r3, #2
 8001e1c:	d130      	bne.n	8001e80 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001e24:	69fb      	ldr	r3, [r7, #28]
 8001e26:	005b      	lsls	r3, r3, #1
 8001e28:	2203      	movs	r2, #3
 8001e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2e:	43db      	mvns	r3, r3
 8001e30:	69ba      	ldr	r2, [r7, #24]
 8001e32:	4013      	ands	r3, r2
 8001e34:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	68da      	ldr	r2, [r3, #12]
 8001e3a:	69fb      	ldr	r3, [r7, #28]
 8001e3c:	005b      	lsls	r3, r3, #1
 8001e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e42:	69ba      	ldr	r2, [r7, #24]
 8001e44:	4313      	orrs	r3, r2
 8001e46:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	69ba      	ldr	r2, [r7, #24]
 8001e4c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e54:	2201      	movs	r2, #1
 8001e56:	69fb      	ldr	r3, [r7, #28]
 8001e58:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5c:	43db      	mvns	r3, r3
 8001e5e:	69ba      	ldr	r2, [r7, #24]
 8001e60:	4013      	ands	r3, r2
 8001e62:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	091b      	lsrs	r3, r3, #4
 8001e6a:	f003 0201 	and.w	r2, r3, #1
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	fa02 f303 	lsl.w	r3, r2, r3
 8001e74:	69ba      	ldr	r2, [r7, #24]
 8001e76:	4313      	orrs	r3, r2
 8001e78:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	69ba      	ldr	r2, [r7, #24]
 8001e7e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f003 0303 	and.w	r3, r3, #3
 8001e88:	2b03      	cmp	r3, #3
 8001e8a:	d017      	beq.n	8001ebc <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001e92:	69fb      	ldr	r3, [r7, #28]
 8001e94:	005b      	lsls	r3, r3, #1
 8001e96:	2203      	movs	r2, #3
 8001e98:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9c:	43db      	mvns	r3, r3
 8001e9e:	69ba      	ldr	r2, [r7, #24]
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	689a      	ldr	r2, [r3, #8]
 8001ea8:	69fb      	ldr	r3, [r7, #28]
 8001eaa:	005b      	lsls	r3, r3, #1
 8001eac:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb0:	69ba      	ldr	r2, [r7, #24]
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	69ba      	ldr	r2, [r7, #24]
 8001eba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	f003 0303 	and.w	r3, r3, #3
 8001ec4:	2b02      	cmp	r3, #2
 8001ec6:	d123      	bne.n	8001f10 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001ec8:	69fb      	ldr	r3, [r7, #28]
 8001eca:	08da      	lsrs	r2, r3, #3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	3208      	adds	r2, #8
 8001ed0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ed4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001ed6:	69fb      	ldr	r3, [r7, #28]
 8001ed8:	f003 0307 	and.w	r3, r3, #7
 8001edc:	009b      	lsls	r3, r3, #2
 8001ede:	220f      	movs	r2, #15
 8001ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee4:	43db      	mvns	r3, r3
 8001ee6:	69ba      	ldr	r2, [r7, #24]
 8001ee8:	4013      	ands	r3, r2
 8001eea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	691a      	ldr	r2, [r3, #16]
 8001ef0:	69fb      	ldr	r3, [r7, #28]
 8001ef2:	f003 0307 	and.w	r3, r3, #7
 8001ef6:	009b      	lsls	r3, r3, #2
 8001ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8001efc:	69ba      	ldr	r2, [r7, #24]
 8001efe:	4313      	orrs	r3, r2
 8001f00:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001f02:	69fb      	ldr	r3, [r7, #28]
 8001f04:	08da      	lsrs	r2, r3, #3
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	3208      	adds	r2, #8
 8001f0a:	69b9      	ldr	r1, [r7, #24]
 8001f0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	005b      	lsls	r3, r3, #1
 8001f1a:	2203      	movs	r2, #3
 8001f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f20:	43db      	mvns	r3, r3
 8001f22:	69ba      	ldr	r2, [r7, #24]
 8001f24:	4013      	ands	r3, r2
 8001f26:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	f003 0203 	and.w	r2, r3, #3
 8001f30:	69fb      	ldr	r3, [r7, #28]
 8001f32:	005b      	lsls	r3, r3, #1
 8001f34:	fa02 f303 	lsl.w	r3, r2, r3
 8001f38:	69ba      	ldr	r2, [r7, #24]
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	69ba      	ldr	r2, [r7, #24]
 8001f42:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	f000 80be 	beq.w	80020ce <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f52:	4b66      	ldr	r3, [pc, #408]	@ (80020ec <HAL_GPIO_Init+0x324>)
 8001f54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f56:	4a65      	ldr	r2, [pc, #404]	@ (80020ec <HAL_GPIO_Init+0x324>)
 8001f58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f5e:	4b63      	ldr	r3, [pc, #396]	@ (80020ec <HAL_GPIO_Init+0x324>)
 8001f60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f66:	60fb      	str	r3, [r7, #12]
 8001f68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001f6a:	4a61      	ldr	r2, [pc, #388]	@ (80020f0 <HAL_GPIO_Init+0x328>)
 8001f6c:	69fb      	ldr	r3, [r7, #28]
 8001f6e:	089b      	lsrs	r3, r3, #2
 8001f70:	3302      	adds	r3, #2
 8001f72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f76:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001f78:	69fb      	ldr	r3, [r7, #28]
 8001f7a:	f003 0303 	and.w	r3, r3, #3
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	220f      	movs	r2, #15
 8001f82:	fa02 f303 	lsl.w	r3, r2, r3
 8001f86:	43db      	mvns	r3, r3
 8001f88:	69ba      	ldr	r2, [r7, #24]
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4a58      	ldr	r2, [pc, #352]	@ (80020f4 <HAL_GPIO_Init+0x32c>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d037      	beq.n	8002006 <HAL_GPIO_Init+0x23e>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4a57      	ldr	r2, [pc, #348]	@ (80020f8 <HAL_GPIO_Init+0x330>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d031      	beq.n	8002002 <HAL_GPIO_Init+0x23a>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	4a56      	ldr	r2, [pc, #344]	@ (80020fc <HAL_GPIO_Init+0x334>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d02b      	beq.n	8001ffe <HAL_GPIO_Init+0x236>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4a55      	ldr	r2, [pc, #340]	@ (8002100 <HAL_GPIO_Init+0x338>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d025      	beq.n	8001ffa <HAL_GPIO_Init+0x232>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4a54      	ldr	r2, [pc, #336]	@ (8002104 <HAL_GPIO_Init+0x33c>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d01f      	beq.n	8001ff6 <HAL_GPIO_Init+0x22e>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	4a53      	ldr	r2, [pc, #332]	@ (8002108 <HAL_GPIO_Init+0x340>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d019      	beq.n	8001ff2 <HAL_GPIO_Init+0x22a>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	4a52      	ldr	r2, [pc, #328]	@ (800210c <HAL_GPIO_Init+0x344>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d013      	beq.n	8001fee <HAL_GPIO_Init+0x226>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	4a51      	ldr	r2, [pc, #324]	@ (8002110 <HAL_GPIO_Init+0x348>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d00d      	beq.n	8001fea <HAL_GPIO_Init+0x222>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	4a50      	ldr	r2, [pc, #320]	@ (8002114 <HAL_GPIO_Init+0x34c>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d007      	beq.n	8001fe6 <HAL_GPIO_Init+0x21e>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	4a4f      	ldr	r2, [pc, #316]	@ (8002118 <HAL_GPIO_Init+0x350>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d101      	bne.n	8001fe2 <HAL_GPIO_Init+0x21a>
 8001fde:	2309      	movs	r3, #9
 8001fe0:	e012      	b.n	8002008 <HAL_GPIO_Init+0x240>
 8001fe2:	230a      	movs	r3, #10
 8001fe4:	e010      	b.n	8002008 <HAL_GPIO_Init+0x240>
 8001fe6:	2308      	movs	r3, #8
 8001fe8:	e00e      	b.n	8002008 <HAL_GPIO_Init+0x240>
 8001fea:	2307      	movs	r3, #7
 8001fec:	e00c      	b.n	8002008 <HAL_GPIO_Init+0x240>
 8001fee:	2306      	movs	r3, #6
 8001ff0:	e00a      	b.n	8002008 <HAL_GPIO_Init+0x240>
 8001ff2:	2305      	movs	r3, #5
 8001ff4:	e008      	b.n	8002008 <HAL_GPIO_Init+0x240>
 8001ff6:	2304      	movs	r3, #4
 8001ff8:	e006      	b.n	8002008 <HAL_GPIO_Init+0x240>
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e004      	b.n	8002008 <HAL_GPIO_Init+0x240>
 8001ffe:	2302      	movs	r3, #2
 8002000:	e002      	b.n	8002008 <HAL_GPIO_Init+0x240>
 8002002:	2301      	movs	r3, #1
 8002004:	e000      	b.n	8002008 <HAL_GPIO_Init+0x240>
 8002006:	2300      	movs	r3, #0
 8002008:	69fa      	ldr	r2, [r7, #28]
 800200a:	f002 0203 	and.w	r2, r2, #3
 800200e:	0092      	lsls	r2, r2, #2
 8002010:	4093      	lsls	r3, r2
 8002012:	69ba      	ldr	r2, [r7, #24]
 8002014:	4313      	orrs	r3, r2
 8002016:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002018:	4935      	ldr	r1, [pc, #212]	@ (80020f0 <HAL_GPIO_Init+0x328>)
 800201a:	69fb      	ldr	r3, [r7, #28]
 800201c:	089b      	lsrs	r3, r3, #2
 800201e:	3302      	adds	r3, #2
 8002020:	69ba      	ldr	r2, [r7, #24]
 8002022:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002026:	4b3d      	ldr	r3, [pc, #244]	@ (800211c <HAL_GPIO_Init+0x354>)
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	43db      	mvns	r3, r3
 8002030:	69ba      	ldr	r2, [r7, #24]
 8002032:	4013      	ands	r3, r2
 8002034:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800203e:	2b00      	cmp	r3, #0
 8002040:	d003      	beq.n	800204a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002042:	69ba      	ldr	r2, [r7, #24]
 8002044:	693b      	ldr	r3, [r7, #16]
 8002046:	4313      	orrs	r3, r2
 8002048:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800204a:	4a34      	ldr	r2, [pc, #208]	@ (800211c <HAL_GPIO_Init+0x354>)
 800204c:	69bb      	ldr	r3, [r7, #24]
 800204e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002050:	4b32      	ldr	r3, [pc, #200]	@ (800211c <HAL_GPIO_Init+0x354>)
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	43db      	mvns	r3, r3
 800205a:	69ba      	ldr	r2, [r7, #24]
 800205c:	4013      	ands	r3, r2
 800205e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002068:	2b00      	cmp	r3, #0
 800206a:	d003      	beq.n	8002074 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800206c:	69ba      	ldr	r2, [r7, #24]
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	4313      	orrs	r3, r2
 8002072:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002074:	4a29      	ldr	r2, [pc, #164]	@ (800211c <HAL_GPIO_Init+0x354>)
 8002076:	69bb      	ldr	r3, [r7, #24]
 8002078:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800207a:	4b28      	ldr	r3, [pc, #160]	@ (800211c <HAL_GPIO_Init+0x354>)
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	43db      	mvns	r3, r3
 8002084:	69ba      	ldr	r2, [r7, #24]
 8002086:	4013      	ands	r3, r2
 8002088:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d003      	beq.n	800209e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002096:	69ba      	ldr	r2, [r7, #24]
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	4313      	orrs	r3, r2
 800209c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800209e:	4a1f      	ldr	r2, [pc, #124]	@ (800211c <HAL_GPIO_Init+0x354>)
 80020a0:	69bb      	ldr	r3, [r7, #24]
 80020a2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020a4:	4b1d      	ldr	r3, [pc, #116]	@ (800211c <HAL_GPIO_Init+0x354>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	43db      	mvns	r3, r3
 80020ae:	69ba      	ldr	r2, [r7, #24]
 80020b0:	4013      	ands	r3, r2
 80020b2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d003      	beq.n	80020c8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80020c0:	69ba      	ldr	r2, [r7, #24]
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80020c8:	4a14      	ldr	r2, [pc, #80]	@ (800211c <HAL_GPIO_Init+0x354>)
 80020ca:	69bb      	ldr	r3, [r7, #24]
 80020cc:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	3301      	adds	r3, #1
 80020d2:	61fb      	str	r3, [r7, #28]
 80020d4:	69fb      	ldr	r3, [r7, #28]
 80020d6:	2b0f      	cmp	r3, #15
 80020d8:	f67f ae86 	bls.w	8001de8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80020dc:	bf00      	nop
 80020de:	bf00      	nop
 80020e0:	3724      	adds	r7, #36	@ 0x24
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop
 80020ec:	40023800 	.word	0x40023800
 80020f0:	40013800 	.word	0x40013800
 80020f4:	40020000 	.word	0x40020000
 80020f8:	40020400 	.word	0x40020400
 80020fc:	40020800 	.word	0x40020800
 8002100:	40020c00 	.word	0x40020c00
 8002104:	40021000 	.word	0x40021000
 8002108:	40021400 	.word	0x40021400
 800210c:	40021800 	.word	0x40021800
 8002110:	40021c00 	.word	0x40021c00
 8002114:	40022000 	.word	0x40022000
 8002118:	40022400 	.word	0x40022400
 800211c:	40013c00 	.word	0x40013c00

08002120 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
 8002128:	460b      	mov	r3, r1
 800212a:	807b      	strh	r3, [r7, #2]
 800212c:	4613      	mov	r3, r2
 800212e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002130:	787b      	ldrb	r3, [r7, #1]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d003      	beq.n	800213e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002136:	887a      	ldrh	r2, [r7, #2]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800213c:	e003      	b.n	8002146 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800213e:	887b      	ldrh	r3, [r7, #2]
 8002140:	041a      	lsls	r2, r3, #16
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	619a      	str	r2, [r3, #24]
}
 8002146:	bf00      	nop
 8002148:	370c      	adds	r7, #12
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr

08002152 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002152:	b580      	push	{r7, lr}
 8002154:	b086      	sub	sp, #24
 8002156:	af02      	add	r7, sp, #8
 8002158:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d101      	bne.n	8002164 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e108      	b.n	8002376 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002170:	b2db      	uxtb	r3, r3
 8002172:	2b00      	cmp	r3, #0
 8002174:	d106      	bne.n	8002184 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2200      	movs	r2, #0
 800217a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f7fe ff8a 	bl	8001098 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2203      	movs	r2, #3
 8002188:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002192:	d102      	bne.n	800219a <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2200      	movs	r2, #0
 8002198:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4618      	mov	r0, r3
 80021a0:	f003 fe1c 	bl	8005ddc <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6818      	ldr	r0, [r3, #0]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	7c1a      	ldrb	r2, [r3, #16]
 80021ac:	f88d 2000 	strb.w	r2, [sp]
 80021b0:	3304      	adds	r3, #4
 80021b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021b4:	f003 fdb8 	bl	8005d28 <USB_CoreInit>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d005      	beq.n	80021ca <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2202      	movs	r2, #2
 80021c2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	e0d5      	b.n	8002376 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	2100      	movs	r1, #0
 80021d0:	4618      	mov	r0, r3
 80021d2:	f003 fe14 	bl	8005dfe <USB_SetCurrentMode>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d005      	beq.n	80021e8 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2202      	movs	r2, #2
 80021e0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e0c6      	b.n	8002376 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021e8:	2300      	movs	r3, #0
 80021ea:	73fb      	strb	r3, [r7, #15]
 80021ec:	e04a      	b.n	8002284 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80021ee:	7bfa      	ldrb	r2, [r7, #15]
 80021f0:	6879      	ldr	r1, [r7, #4]
 80021f2:	4613      	mov	r3, r2
 80021f4:	00db      	lsls	r3, r3, #3
 80021f6:	4413      	add	r3, r2
 80021f8:	009b      	lsls	r3, r3, #2
 80021fa:	440b      	add	r3, r1
 80021fc:	3315      	adds	r3, #21
 80021fe:	2201      	movs	r2, #1
 8002200:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002202:	7bfa      	ldrb	r2, [r7, #15]
 8002204:	6879      	ldr	r1, [r7, #4]
 8002206:	4613      	mov	r3, r2
 8002208:	00db      	lsls	r3, r3, #3
 800220a:	4413      	add	r3, r2
 800220c:	009b      	lsls	r3, r3, #2
 800220e:	440b      	add	r3, r1
 8002210:	3314      	adds	r3, #20
 8002212:	7bfa      	ldrb	r2, [r7, #15]
 8002214:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002216:	7bfa      	ldrb	r2, [r7, #15]
 8002218:	7bfb      	ldrb	r3, [r7, #15]
 800221a:	b298      	uxth	r0, r3
 800221c:	6879      	ldr	r1, [r7, #4]
 800221e:	4613      	mov	r3, r2
 8002220:	00db      	lsls	r3, r3, #3
 8002222:	4413      	add	r3, r2
 8002224:	009b      	lsls	r3, r3, #2
 8002226:	440b      	add	r3, r1
 8002228:	332e      	adds	r3, #46	@ 0x2e
 800222a:	4602      	mov	r2, r0
 800222c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800222e:	7bfa      	ldrb	r2, [r7, #15]
 8002230:	6879      	ldr	r1, [r7, #4]
 8002232:	4613      	mov	r3, r2
 8002234:	00db      	lsls	r3, r3, #3
 8002236:	4413      	add	r3, r2
 8002238:	009b      	lsls	r3, r3, #2
 800223a:	440b      	add	r3, r1
 800223c:	3318      	adds	r3, #24
 800223e:	2200      	movs	r2, #0
 8002240:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002242:	7bfa      	ldrb	r2, [r7, #15]
 8002244:	6879      	ldr	r1, [r7, #4]
 8002246:	4613      	mov	r3, r2
 8002248:	00db      	lsls	r3, r3, #3
 800224a:	4413      	add	r3, r2
 800224c:	009b      	lsls	r3, r3, #2
 800224e:	440b      	add	r3, r1
 8002250:	331c      	adds	r3, #28
 8002252:	2200      	movs	r2, #0
 8002254:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002256:	7bfa      	ldrb	r2, [r7, #15]
 8002258:	6879      	ldr	r1, [r7, #4]
 800225a:	4613      	mov	r3, r2
 800225c:	00db      	lsls	r3, r3, #3
 800225e:	4413      	add	r3, r2
 8002260:	009b      	lsls	r3, r3, #2
 8002262:	440b      	add	r3, r1
 8002264:	3320      	adds	r3, #32
 8002266:	2200      	movs	r2, #0
 8002268:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800226a:	7bfa      	ldrb	r2, [r7, #15]
 800226c:	6879      	ldr	r1, [r7, #4]
 800226e:	4613      	mov	r3, r2
 8002270:	00db      	lsls	r3, r3, #3
 8002272:	4413      	add	r3, r2
 8002274:	009b      	lsls	r3, r3, #2
 8002276:	440b      	add	r3, r1
 8002278:	3324      	adds	r3, #36	@ 0x24
 800227a:	2200      	movs	r2, #0
 800227c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800227e:	7bfb      	ldrb	r3, [r7, #15]
 8002280:	3301      	adds	r3, #1
 8002282:	73fb      	strb	r3, [r7, #15]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	791b      	ldrb	r3, [r3, #4]
 8002288:	7bfa      	ldrb	r2, [r7, #15]
 800228a:	429a      	cmp	r2, r3
 800228c:	d3af      	bcc.n	80021ee <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800228e:	2300      	movs	r3, #0
 8002290:	73fb      	strb	r3, [r7, #15]
 8002292:	e044      	b.n	800231e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002294:	7bfa      	ldrb	r2, [r7, #15]
 8002296:	6879      	ldr	r1, [r7, #4]
 8002298:	4613      	mov	r3, r2
 800229a:	00db      	lsls	r3, r3, #3
 800229c:	4413      	add	r3, r2
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	440b      	add	r3, r1
 80022a2:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80022a6:	2200      	movs	r2, #0
 80022a8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80022aa:	7bfa      	ldrb	r2, [r7, #15]
 80022ac:	6879      	ldr	r1, [r7, #4]
 80022ae:	4613      	mov	r3, r2
 80022b0:	00db      	lsls	r3, r3, #3
 80022b2:	4413      	add	r3, r2
 80022b4:	009b      	lsls	r3, r3, #2
 80022b6:	440b      	add	r3, r1
 80022b8:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80022bc:	7bfa      	ldrb	r2, [r7, #15]
 80022be:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80022c0:	7bfa      	ldrb	r2, [r7, #15]
 80022c2:	6879      	ldr	r1, [r7, #4]
 80022c4:	4613      	mov	r3, r2
 80022c6:	00db      	lsls	r3, r3, #3
 80022c8:	4413      	add	r3, r2
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	440b      	add	r3, r1
 80022ce:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80022d2:	2200      	movs	r2, #0
 80022d4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80022d6:	7bfa      	ldrb	r2, [r7, #15]
 80022d8:	6879      	ldr	r1, [r7, #4]
 80022da:	4613      	mov	r3, r2
 80022dc:	00db      	lsls	r3, r3, #3
 80022de:	4413      	add	r3, r2
 80022e0:	009b      	lsls	r3, r3, #2
 80022e2:	440b      	add	r3, r1
 80022e4:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80022e8:	2200      	movs	r2, #0
 80022ea:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80022ec:	7bfa      	ldrb	r2, [r7, #15]
 80022ee:	6879      	ldr	r1, [r7, #4]
 80022f0:	4613      	mov	r3, r2
 80022f2:	00db      	lsls	r3, r3, #3
 80022f4:	4413      	add	r3, r2
 80022f6:	009b      	lsls	r3, r3, #2
 80022f8:	440b      	add	r3, r1
 80022fa:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80022fe:	2200      	movs	r2, #0
 8002300:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002302:	7bfa      	ldrb	r2, [r7, #15]
 8002304:	6879      	ldr	r1, [r7, #4]
 8002306:	4613      	mov	r3, r2
 8002308:	00db      	lsls	r3, r3, #3
 800230a:	4413      	add	r3, r2
 800230c:	009b      	lsls	r3, r3, #2
 800230e:	440b      	add	r3, r1
 8002310:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002314:	2200      	movs	r2, #0
 8002316:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002318:	7bfb      	ldrb	r3, [r7, #15]
 800231a:	3301      	adds	r3, #1
 800231c:	73fb      	strb	r3, [r7, #15]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	791b      	ldrb	r3, [r3, #4]
 8002322:	7bfa      	ldrb	r2, [r7, #15]
 8002324:	429a      	cmp	r2, r3
 8002326:	d3b5      	bcc.n	8002294 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6818      	ldr	r0, [r3, #0]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	7c1a      	ldrb	r2, [r3, #16]
 8002330:	f88d 2000 	strb.w	r2, [sp]
 8002334:	3304      	adds	r3, #4
 8002336:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002338:	f003 fdae 	bl	8005e98 <USB_DevInit>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	d005      	beq.n	800234e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2202      	movs	r2, #2
 8002346:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e013      	b.n	8002376 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2200      	movs	r2, #0
 8002352:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2201      	movs	r2, #1
 8002358:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	7b1b      	ldrb	r3, [r3, #12]
 8002360:	2b01      	cmp	r3, #1
 8002362:	d102      	bne.n	800236a <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	f000 f80b 	bl	8002380 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4618      	mov	r0, r3
 8002370:	f003 ff69 	bl	8006246 <USB_DevDisconnect>

  return HAL_OK;
 8002374:	2300      	movs	r3, #0
}
 8002376:	4618      	mov	r0, r3
 8002378:	3710      	adds	r7, #16
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
	...

08002380 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002380:	b480      	push	{r7}
 8002382:	b085      	sub	sp, #20
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2201      	movs	r2, #1
 8002392:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2200      	movs	r2, #0
 800239a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	699b      	ldr	r3, [r3, #24]
 80023a2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80023ae:	4b05      	ldr	r3, [pc, #20]	@ (80023c4 <HAL_PCDEx_ActivateLPM+0x44>)
 80023b0:	4313      	orrs	r3, r2
 80023b2:	68fa      	ldr	r2, [r7, #12]
 80023b4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80023b6:	2300      	movs	r3, #0
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3714      	adds	r7, #20
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr
 80023c4:	10000003 	.word	0x10000003

080023c8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80023c8:	b480      	push	{r7}
 80023ca:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80023cc:	4b05      	ldr	r3, [pc, #20]	@ (80023e4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a04      	ldr	r2, [pc, #16]	@ (80023e4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80023d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023d6:	6013      	str	r3, [r2, #0]
}
 80023d8:	bf00      	nop
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop
 80023e4:	40007000 	.word	0x40007000

080023e8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80023ee:	2300      	movs	r3, #0
 80023f0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80023f2:	4b23      	ldr	r3, [pc, #140]	@ (8002480 <HAL_PWREx_EnableOverDrive+0x98>)
 80023f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023f6:	4a22      	ldr	r2, [pc, #136]	@ (8002480 <HAL_PWREx_EnableOverDrive+0x98>)
 80023f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80023fe:	4b20      	ldr	r3, [pc, #128]	@ (8002480 <HAL_PWREx_EnableOverDrive+0x98>)
 8002400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002402:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002406:	603b      	str	r3, [r7, #0]
 8002408:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800240a:	4b1e      	ldr	r3, [pc, #120]	@ (8002484 <HAL_PWREx_EnableOverDrive+0x9c>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a1d      	ldr	r2, [pc, #116]	@ (8002484 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002410:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002414:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002416:	f7fe ffb5 	bl	8001384 <HAL_GetTick>
 800241a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800241c:	e009      	b.n	8002432 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800241e:	f7fe ffb1 	bl	8001384 <HAL_GetTick>
 8002422:	4602      	mov	r2, r0
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	1ad3      	subs	r3, r2, r3
 8002428:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800242c:	d901      	bls.n	8002432 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800242e:	2303      	movs	r3, #3
 8002430:	e022      	b.n	8002478 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002432:	4b14      	ldr	r3, [pc, #80]	@ (8002484 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800243a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800243e:	d1ee      	bne.n	800241e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002440:	4b10      	ldr	r3, [pc, #64]	@ (8002484 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a0f      	ldr	r2, [pc, #60]	@ (8002484 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002446:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800244a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800244c:	f7fe ff9a 	bl	8001384 <HAL_GetTick>
 8002450:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002452:	e009      	b.n	8002468 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002454:	f7fe ff96 	bl	8001384 <HAL_GetTick>
 8002458:	4602      	mov	r2, r0
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	1ad3      	subs	r3, r2, r3
 800245e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002462:	d901      	bls.n	8002468 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002464:	2303      	movs	r3, #3
 8002466:	e007      	b.n	8002478 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002468:	4b06      	ldr	r3, [pc, #24]	@ (8002484 <HAL_PWREx_EnableOverDrive+0x9c>)
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002470:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002474:	d1ee      	bne.n	8002454 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002476:	2300      	movs	r3, #0
}
 8002478:	4618      	mov	r0, r3
 800247a:	3708      	adds	r7, #8
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}
 8002480:	40023800 	.word	0x40023800
 8002484:	40007000 	.word	0x40007000

08002488 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b086      	sub	sp, #24
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002490:	2300      	movs	r3, #0
 8002492:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d101      	bne.n	800249e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e29b      	b.n	80029d6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f003 0301 	and.w	r3, r3, #1
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	f000 8087 	beq.w	80025ba <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80024ac:	4b96      	ldr	r3, [pc, #600]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	f003 030c 	and.w	r3, r3, #12
 80024b4:	2b04      	cmp	r3, #4
 80024b6:	d00c      	beq.n	80024d2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024b8:	4b93      	ldr	r3, [pc, #588]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	f003 030c 	and.w	r3, r3, #12
 80024c0:	2b08      	cmp	r3, #8
 80024c2:	d112      	bne.n	80024ea <HAL_RCC_OscConfig+0x62>
 80024c4:	4b90      	ldr	r3, [pc, #576]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80024d0:	d10b      	bne.n	80024ea <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024d2:	4b8d      	ldr	r3, [pc, #564]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d06c      	beq.n	80025b8 <HAL_RCC_OscConfig+0x130>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d168      	bne.n	80025b8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e275      	b.n	80029d6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024f2:	d106      	bne.n	8002502 <HAL_RCC_OscConfig+0x7a>
 80024f4:	4b84      	ldr	r3, [pc, #528]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a83      	ldr	r2, [pc, #524]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 80024fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024fe:	6013      	str	r3, [r2, #0]
 8002500:	e02e      	b.n	8002560 <HAL_RCC_OscConfig+0xd8>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d10c      	bne.n	8002524 <HAL_RCC_OscConfig+0x9c>
 800250a:	4b7f      	ldr	r3, [pc, #508]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a7e      	ldr	r2, [pc, #504]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 8002510:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002514:	6013      	str	r3, [r2, #0]
 8002516:	4b7c      	ldr	r3, [pc, #496]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a7b      	ldr	r2, [pc, #492]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 800251c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002520:	6013      	str	r3, [r2, #0]
 8002522:	e01d      	b.n	8002560 <HAL_RCC_OscConfig+0xd8>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800252c:	d10c      	bne.n	8002548 <HAL_RCC_OscConfig+0xc0>
 800252e:	4b76      	ldr	r3, [pc, #472]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a75      	ldr	r2, [pc, #468]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 8002534:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002538:	6013      	str	r3, [r2, #0]
 800253a:	4b73      	ldr	r3, [pc, #460]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a72      	ldr	r2, [pc, #456]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 8002540:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002544:	6013      	str	r3, [r2, #0]
 8002546:	e00b      	b.n	8002560 <HAL_RCC_OscConfig+0xd8>
 8002548:	4b6f      	ldr	r3, [pc, #444]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a6e      	ldr	r2, [pc, #440]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 800254e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002552:	6013      	str	r3, [r2, #0]
 8002554:	4b6c      	ldr	r3, [pc, #432]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a6b      	ldr	r2, [pc, #428]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 800255a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800255e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d013      	beq.n	8002590 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002568:	f7fe ff0c 	bl	8001384 <HAL_GetTick>
 800256c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800256e:	e008      	b.n	8002582 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002570:	f7fe ff08 	bl	8001384 <HAL_GetTick>
 8002574:	4602      	mov	r2, r0
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	2b64      	cmp	r3, #100	@ 0x64
 800257c:	d901      	bls.n	8002582 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800257e:	2303      	movs	r3, #3
 8002580:	e229      	b.n	80029d6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002582:	4b61      	ldr	r3, [pc, #388]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800258a:	2b00      	cmp	r3, #0
 800258c:	d0f0      	beq.n	8002570 <HAL_RCC_OscConfig+0xe8>
 800258e:	e014      	b.n	80025ba <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002590:	f7fe fef8 	bl	8001384 <HAL_GetTick>
 8002594:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002596:	e008      	b.n	80025aa <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002598:	f7fe fef4 	bl	8001384 <HAL_GetTick>
 800259c:	4602      	mov	r2, r0
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	2b64      	cmp	r3, #100	@ 0x64
 80025a4:	d901      	bls.n	80025aa <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80025a6:	2303      	movs	r3, #3
 80025a8:	e215      	b.n	80029d6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025aa:	4b57      	ldr	r3, [pc, #348]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d1f0      	bne.n	8002598 <HAL_RCC_OscConfig+0x110>
 80025b6:	e000      	b.n	80025ba <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f003 0302 	and.w	r3, r3, #2
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d069      	beq.n	800269a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80025c6:	4b50      	ldr	r3, [pc, #320]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	f003 030c 	and.w	r3, r3, #12
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d00b      	beq.n	80025ea <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025d2:	4b4d      	ldr	r3, [pc, #308]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	f003 030c 	and.w	r3, r3, #12
 80025da:	2b08      	cmp	r3, #8
 80025dc:	d11c      	bne.n	8002618 <HAL_RCC_OscConfig+0x190>
 80025de:	4b4a      	ldr	r3, [pc, #296]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d116      	bne.n	8002618 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025ea:	4b47      	ldr	r3, [pc, #284]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 0302 	and.w	r3, r3, #2
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d005      	beq.n	8002602 <HAL_RCC_OscConfig+0x17a>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	68db      	ldr	r3, [r3, #12]
 80025fa:	2b01      	cmp	r3, #1
 80025fc:	d001      	beq.n	8002602 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e1e9      	b.n	80029d6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002602:	4b41      	ldr	r3, [pc, #260]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	691b      	ldr	r3, [r3, #16]
 800260e:	00db      	lsls	r3, r3, #3
 8002610:	493d      	ldr	r1, [pc, #244]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 8002612:	4313      	orrs	r3, r2
 8002614:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002616:	e040      	b.n	800269a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d023      	beq.n	8002668 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002620:	4b39      	ldr	r3, [pc, #228]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a38      	ldr	r2, [pc, #224]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 8002626:	f043 0301 	orr.w	r3, r3, #1
 800262a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800262c:	f7fe feaa 	bl	8001384 <HAL_GetTick>
 8002630:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002632:	e008      	b.n	8002646 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002634:	f7fe fea6 	bl	8001384 <HAL_GetTick>
 8002638:	4602      	mov	r2, r0
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	2b02      	cmp	r3, #2
 8002640:	d901      	bls.n	8002646 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002642:	2303      	movs	r3, #3
 8002644:	e1c7      	b.n	80029d6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002646:	4b30      	ldr	r3, [pc, #192]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f003 0302 	and.w	r3, r3, #2
 800264e:	2b00      	cmp	r3, #0
 8002650:	d0f0      	beq.n	8002634 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002652:	4b2d      	ldr	r3, [pc, #180]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	691b      	ldr	r3, [r3, #16]
 800265e:	00db      	lsls	r3, r3, #3
 8002660:	4929      	ldr	r1, [pc, #164]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 8002662:	4313      	orrs	r3, r2
 8002664:	600b      	str	r3, [r1, #0]
 8002666:	e018      	b.n	800269a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002668:	4b27      	ldr	r3, [pc, #156]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a26      	ldr	r2, [pc, #152]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 800266e:	f023 0301 	bic.w	r3, r3, #1
 8002672:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002674:	f7fe fe86 	bl	8001384 <HAL_GetTick>
 8002678:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800267a:	e008      	b.n	800268e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800267c:	f7fe fe82 	bl	8001384 <HAL_GetTick>
 8002680:	4602      	mov	r2, r0
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	1ad3      	subs	r3, r2, r3
 8002686:	2b02      	cmp	r3, #2
 8002688:	d901      	bls.n	800268e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800268a:	2303      	movs	r3, #3
 800268c:	e1a3      	b.n	80029d6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800268e:	4b1e      	ldr	r3, [pc, #120]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 0302 	and.w	r3, r3, #2
 8002696:	2b00      	cmp	r3, #0
 8002698:	d1f0      	bne.n	800267c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f003 0308 	and.w	r3, r3, #8
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d038      	beq.n	8002718 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	695b      	ldr	r3, [r3, #20]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d019      	beq.n	80026e2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026ae:	4b16      	ldr	r3, [pc, #88]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 80026b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026b2:	4a15      	ldr	r2, [pc, #84]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 80026b4:	f043 0301 	orr.w	r3, r3, #1
 80026b8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026ba:	f7fe fe63 	bl	8001384 <HAL_GetTick>
 80026be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026c0:	e008      	b.n	80026d4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026c2:	f7fe fe5f 	bl	8001384 <HAL_GetTick>
 80026c6:	4602      	mov	r2, r0
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	1ad3      	subs	r3, r2, r3
 80026cc:	2b02      	cmp	r3, #2
 80026ce:	d901      	bls.n	80026d4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80026d0:	2303      	movs	r3, #3
 80026d2:	e180      	b.n	80029d6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 80026d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026d8:	f003 0302 	and.w	r3, r3, #2
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d0f0      	beq.n	80026c2 <HAL_RCC_OscConfig+0x23a>
 80026e0:	e01a      	b.n	8002718 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026e2:	4b09      	ldr	r3, [pc, #36]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 80026e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026e6:	4a08      	ldr	r2, [pc, #32]	@ (8002708 <HAL_RCC_OscConfig+0x280>)
 80026e8:	f023 0301 	bic.w	r3, r3, #1
 80026ec:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026ee:	f7fe fe49 	bl	8001384 <HAL_GetTick>
 80026f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026f4:	e00a      	b.n	800270c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026f6:	f7fe fe45 	bl	8001384 <HAL_GetTick>
 80026fa:	4602      	mov	r2, r0
 80026fc:	693b      	ldr	r3, [r7, #16]
 80026fe:	1ad3      	subs	r3, r2, r3
 8002700:	2b02      	cmp	r3, #2
 8002702:	d903      	bls.n	800270c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002704:	2303      	movs	r3, #3
 8002706:	e166      	b.n	80029d6 <HAL_RCC_OscConfig+0x54e>
 8002708:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800270c:	4b92      	ldr	r3, [pc, #584]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 800270e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002710:	f003 0302 	and.w	r3, r3, #2
 8002714:	2b00      	cmp	r3, #0
 8002716:	d1ee      	bne.n	80026f6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f003 0304 	and.w	r3, r3, #4
 8002720:	2b00      	cmp	r3, #0
 8002722:	f000 80a4 	beq.w	800286e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002726:	4b8c      	ldr	r3, [pc, #560]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 8002728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d10d      	bne.n	800274e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002732:	4b89      	ldr	r3, [pc, #548]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 8002734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002736:	4a88      	ldr	r2, [pc, #544]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 8002738:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800273c:	6413      	str	r3, [r2, #64]	@ 0x40
 800273e:	4b86      	ldr	r3, [pc, #536]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 8002740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002742:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002746:	60bb      	str	r3, [r7, #8]
 8002748:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800274a:	2301      	movs	r3, #1
 800274c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800274e:	4b83      	ldr	r3, [pc, #524]	@ (800295c <HAL_RCC_OscConfig+0x4d4>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002756:	2b00      	cmp	r3, #0
 8002758:	d118      	bne.n	800278c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800275a:	4b80      	ldr	r3, [pc, #512]	@ (800295c <HAL_RCC_OscConfig+0x4d4>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a7f      	ldr	r2, [pc, #508]	@ (800295c <HAL_RCC_OscConfig+0x4d4>)
 8002760:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002764:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002766:	f7fe fe0d 	bl	8001384 <HAL_GetTick>
 800276a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800276c:	e008      	b.n	8002780 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800276e:	f7fe fe09 	bl	8001384 <HAL_GetTick>
 8002772:	4602      	mov	r2, r0
 8002774:	693b      	ldr	r3, [r7, #16]
 8002776:	1ad3      	subs	r3, r2, r3
 8002778:	2b64      	cmp	r3, #100	@ 0x64
 800277a:	d901      	bls.n	8002780 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800277c:	2303      	movs	r3, #3
 800277e:	e12a      	b.n	80029d6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002780:	4b76      	ldr	r3, [pc, #472]	@ (800295c <HAL_RCC_OscConfig+0x4d4>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002788:	2b00      	cmp	r3, #0
 800278a:	d0f0      	beq.n	800276e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	2b01      	cmp	r3, #1
 8002792:	d106      	bne.n	80027a2 <HAL_RCC_OscConfig+0x31a>
 8002794:	4b70      	ldr	r3, [pc, #448]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 8002796:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002798:	4a6f      	ldr	r2, [pc, #444]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 800279a:	f043 0301 	orr.w	r3, r3, #1
 800279e:	6713      	str	r3, [r2, #112]	@ 0x70
 80027a0:	e02d      	b.n	80027fe <HAL_RCC_OscConfig+0x376>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d10c      	bne.n	80027c4 <HAL_RCC_OscConfig+0x33c>
 80027aa:	4b6b      	ldr	r3, [pc, #428]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 80027ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027ae:	4a6a      	ldr	r2, [pc, #424]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 80027b0:	f023 0301 	bic.w	r3, r3, #1
 80027b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80027b6:	4b68      	ldr	r3, [pc, #416]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 80027b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027ba:	4a67      	ldr	r2, [pc, #412]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 80027bc:	f023 0304 	bic.w	r3, r3, #4
 80027c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80027c2:	e01c      	b.n	80027fe <HAL_RCC_OscConfig+0x376>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	2b05      	cmp	r3, #5
 80027ca:	d10c      	bne.n	80027e6 <HAL_RCC_OscConfig+0x35e>
 80027cc:	4b62      	ldr	r3, [pc, #392]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 80027ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027d0:	4a61      	ldr	r2, [pc, #388]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 80027d2:	f043 0304 	orr.w	r3, r3, #4
 80027d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80027d8:	4b5f      	ldr	r3, [pc, #380]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 80027da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027dc:	4a5e      	ldr	r2, [pc, #376]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 80027de:	f043 0301 	orr.w	r3, r3, #1
 80027e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80027e4:	e00b      	b.n	80027fe <HAL_RCC_OscConfig+0x376>
 80027e6:	4b5c      	ldr	r3, [pc, #368]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 80027e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027ea:	4a5b      	ldr	r2, [pc, #364]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 80027ec:	f023 0301 	bic.w	r3, r3, #1
 80027f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80027f2:	4b59      	ldr	r3, [pc, #356]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 80027f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027f6:	4a58      	ldr	r2, [pc, #352]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 80027f8:	f023 0304 	bic.w	r3, r3, #4
 80027fc:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d015      	beq.n	8002832 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002806:	f7fe fdbd 	bl	8001384 <HAL_GetTick>
 800280a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800280c:	e00a      	b.n	8002824 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800280e:	f7fe fdb9 	bl	8001384 <HAL_GetTick>
 8002812:	4602      	mov	r2, r0
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	1ad3      	subs	r3, r2, r3
 8002818:	f241 3288 	movw	r2, #5000	@ 0x1388
 800281c:	4293      	cmp	r3, r2
 800281e:	d901      	bls.n	8002824 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002820:	2303      	movs	r3, #3
 8002822:	e0d8      	b.n	80029d6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002824:	4b4c      	ldr	r3, [pc, #304]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 8002826:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002828:	f003 0302 	and.w	r3, r3, #2
 800282c:	2b00      	cmp	r3, #0
 800282e:	d0ee      	beq.n	800280e <HAL_RCC_OscConfig+0x386>
 8002830:	e014      	b.n	800285c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002832:	f7fe fda7 	bl	8001384 <HAL_GetTick>
 8002836:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002838:	e00a      	b.n	8002850 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800283a:	f7fe fda3 	bl	8001384 <HAL_GetTick>
 800283e:	4602      	mov	r2, r0
 8002840:	693b      	ldr	r3, [r7, #16]
 8002842:	1ad3      	subs	r3, r2, r3
 8002844:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002848:	4293      	cmp	r3, r2
 800284a:	d901      	bls.n	8002850 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800284c:	2303      	movs	r3, #3
 800284e:	e0c2      	b.n	80029d6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002850:	4b41      	ldr	r3, [pc, #260]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 8002852:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002854:	f003 0302 	and.w	r3, r3, #2
 8002858:	2b00      	cmp	r3, #0
 800285a:	d1ee      	bne.n	800283a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800285c:	7dfb      	ldrb	r3, [r7, #23]
 800285e:	2b01      	cmp	r3, #1
 8002860:	d105      	bne.n	800286e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002862:	4b3d      	ldr	r3, [pc, #244]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 8002864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002866:	4a3c      	ldr	r2, [pc, #240]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 8002868:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800286c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	699b      	ldr	r3, [r3, #24]
 8002872:	2b00      	cmp	r3, #0
 8002874:	f000 80ae 	beq.w	80029d4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002878:	4b37      	ldr	r3, [pc, #220]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	f003 030c 	and.w	r3, r3, #12
 8002880:	2b08      	cmp	r3, #8
 8002882:	d06d      	beq.n	8002960 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	699b      	ldr	r3, [r3, #24]
 8002888:	2b02      	cmp	r3, #2
 800288a:	d14b      	bne.n	8002924 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800288c:	4b32      	ldr	r3, [pc, #200]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a31      	ldr	r2, [pc, #196]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 8002892:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002896:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002898:	f7fe fd74 	bl	8001384 <HAL_GetTick>
 800289c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800289e:	e008      	b.n	80028b2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028a0:	f7fe fd70 	bl	8001384 <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	2b02      	cmp	r3, #2
 80028ac:	d901      	bls.n	80028b2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80028ae:	2303      	movs	r3, #3
 80028b0:	e091      	b.n	80029d6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028b2:	4b29      	ldr	r3, [pc, #164]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d1f0      	bne.n	80028a0 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	69da      	ldr	r2, [r3, #28]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6a1b      	ldr	r3, [r3, #32]
 80028c6:	431a      	orrs	r2, r3
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028cc:	019b      	lsls	r3, r3, #6
 80028ce:	431a      	orrs	r2, r3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028d4:	085b      	lsrs	r3, r3, #1
 80028d6:	3b01      	subs	r3, #1
 80028d8:	041b      	lsls	r3, r3, #16
 80028da:	431a      	orrs	r2, r3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028e0:	061b      	lsls	r3, r3, #24
 80028e2:	431a      	orrs	r2, r3
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e8:	071b      	lsls	r3, r3, #28
 80028ea:	491b      	ldr	r1, [pc, #108]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 80028ec:	4313      	orrs	r3, r2
 80028ee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028f0:	4b19      	ldr	r3, [pc, #100]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a18      	ldr	r2, [pc, #96]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 80028f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028fc:	f7fe fd42 	bl	8001384 <HAL_GetTick>
 8002900:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002902:	e008      	b.n	8002916 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002904:	f7fe fd3e 	bl	8001384 <HAL_GetTick>
 8002908:	4602      	mov	r2, r0
 800290a:	693b      	ldr	r3, [r7, #16]
 800290c:	1ad3      	subs	r3, r2, r3
 800290e:	2b02      	cmp	r3, #2
 8002910:	d901      	bls.n	8002916 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002912:	2303      	movs	r3, #3
 8002914:	e05f      	b.n	80029d6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002916:	4b10      	ldr	r3, [pc, #64]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800291e:	2b00      	cmp	r3, #0
 8002920:	d0f0      	beq.n	8002904 <HAL_RCC_OscConfig+0x47c>
 8002922:	e057      	b.n	80029d4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002924:	4b0c      	ldr	r3, [pc, #48]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a0b      	ldr	r2, [pc, #44]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 800292a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800292e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002930:	f7fe fd28 	bl	8001384 <HAL_GetTick>
 8002934:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002936:	e008      	b.n	800294a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002938:	f7fe fd24 	bl	8001384 <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	2b02      	cmp	r3, #2
 8002944:	d901      	bls.n	800294a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002946:	2303      	movs	r3, #3
 8002948:	e045      	b.n	80029d6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800294a:	4b03      	ldr	r3, [pc, #12]	@ (8002958 <HAL_RCC_OscConfig+0x4d0>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d1f0      	bne.n	8002938 <HAL_RCC_OscConfig+0x4b0>
 8002956:	e03d      	b.n	80029d4 <HAL_RCC_OscConfig+0x54c>
 8002958:	40023800 	.word	0x40023800
 800295c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002960:	4b1f      	ldr	r3, [pc, #124]	@ (80029e0 <HAL_RCC_OscConfig+0x558>)
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	699b      	ldr	r3, [r3, #24]
 800296a:	2b01      	cmp	r3, #1
 800296c:	d030      	beq.n	80029d0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002978:	429a      	cmp	r2, r3
 800297a:	d129      	bne.n	80029d0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002986:	429a      	cmp	r2, r3
 8002988:	d122      	bne.n	80029d0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800298a:	68fa      	ldr	r2, [r7, #12]
 800298c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002990:	4013      	ands	r3, r2
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002996:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002998:	4293      	cmp	r3, r2
 800299a:	d119      	bne.n	80029d0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029a6:	085b      	lsrs	r3, r3, #1
 80029a8:	3b01      	subs	r3, #1
 80029aa:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d10f      	bne.n	80029d0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029ba:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80029bc:	429a      	cmp	r2, r3
 80029be:	d107      	bne.n	80029d0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ca:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d001      	beq.n	80029d4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	e000      	b.n	80029d6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80029d4:	2300      	movs	r3, #0
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3718      	adds	r7, #24
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	40023800 	.word	0x40023800

080029e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b084      	sub	sp, #16
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
 80029ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80029ee:	2300      	movs	r3, #0
 80029f0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d101      	bne.n	80029fc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e0d0      	b.n	8002b9e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80029fc:	4b6a      	ldr	r3, [pc, #424]	@ (8002ba8 <HAL_RCC_ClockConfig+0x1c4>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 030f 	and.w	r3, r3, #15
 8002a04:	683a      	ldr	r2, [r7, #0]
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d910      	bls.n	8002a2c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a0a:	4b67      	ldr	r3, [pc, #412]	@ (8002ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f023 020f 	bic.w	r2, r3, #15
 8002a12:	4965      	ldr	r1, [pc, #404]	@ (8002ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	4313      	orrs	r3, r2
 8002a18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a1a:	4b63      	ldr	r3, [pc, #396]	@ (8002ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 030f 	and.w	r3, r3, #15
 8002a22:	683a      	ldr	r2, [r7, #0]
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d001      	beq.n	8002a2c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	e0b8      	b.n	8002b9e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0302 	and.w	r3, r3, #2
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d020      	beq.n	8002a7a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 0304 	and.w	r3, r3, #4
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d005      	beq.n	8002a50 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a44:	4b59      	ldr	r3, [pc, #356]	@ (8002bac <HAL_RCC_ClockConfig+0x1c8>)
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	4a58      	ldr	r2, [pc, #352]	@ (8002bac <HAL_RCC_ClockConfig+0x1c8>)
 8002a4a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002a4e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f003 0308 	and.w	r3, r3, #8
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d005      	beq.n	8002a68 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a5c:	4b53      	ldr	r3, [pc, #332]	@ (8002bac <HAL_RCC_ClockConfig+0x1c8>)
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	4a52      	ldr	r2, [pc, #328]	@ (8002bac <HAL_RCC_ClockConfig+0x1c8>)
 8002a62:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002a66:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a68:	4b50      	ldr	r3, [pc, #320]	@ (8002bac <HAL_RCC_ClockConfig+0x1c8>)
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	494d      	ldr	r1, [pc, #308]	@ (8002bac <HAL_RCC_ClockConfig+0x1c8>)
 8002a76:	4313      	orrs	r3, r2
 8002a78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0301 	and.w	r3, r3, #1
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d040      	beq.n	8002b08 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	d107      	bne.n	8002a9e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a8e:	4b47      	ldr	r3, [pc, #284]	@ (8002bac <HAL_RCC_ClockConfig+0x1c8>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d115      	bne.n	8002ac6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e07f      	b.n	8002b9e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	2b02      	cmp	r3, #2
 8002aa4:	d107      	bne.n	8002ab6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002aa6:	4b41      	ldr	r3, [pc, #260]	@ (8002bac <HAL_RCC_ClockConfig+0x1c8>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d109      	bne.n	8002ac6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e073      	b.n	8002b9e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ab6:	4b3d      	ldr	r3, [pc, #244]	@ (8002bac <HAL_RCC_ClockConfig+0x1c8>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f003 0302 	and.w	r3, r3, #2
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d101      	bne.n	8002ac6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e06b      	b.n	8002b9e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ac6:	4b39      	ldr	r3, [pc, #228]	@ (8002bac <HAL_RCC_ClockConfig+0x1c8>)
 8002ac8:	689b      	ldr	r3, [r3, #8]
 8002aca:	f023 0203 	bic.w	r2, r3, #3
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	4936      	ldr	r1, [pc, #216]	@ (8002bac <HAL_RCC_ClockConfig+0x1c8>)
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ad8:	f7fe fc54 	bl	8001384 <HAL_GetTick>
 8002adc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ade:	e00a      	b.n	8002af6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ae0:	f7fe fc50 	bl	8001384 <HAL_GetTick>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d901      	bls.n	8002af6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002af2:	2303      	movs	r3, #3
 8002af4:	e053      	b.n	8002b9e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002af6:	4b2d      	ldr	r3, [pc, #180]	@ (8002bac <HAL_RCC_ClockConfig+0x1c8>)
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	f003 020c 	and.w	r2, r3, #12
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d1eb      	bne.n	8002ae0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b08:	4b27      	ldr	r3, [pc, #156]	@ (8002ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 030f 	and.w	r3, r3, #15
 8002b10:	683a      	ldr	r2, [r7, #0]
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d210      	bcs.n	8002b38 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b16:	4b24      	ldr	r3, [pc, #144]	@ (8002ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f023 020f 	bic.w	r2, r3, #15
 8002b1e:	4922      	ldr	r1, [pc, #136]	@ (8002ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	4313      	orrs	r3, r2
 8002b24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b26:	4b20      	ldr	r3, [pc, #128]	@ (8002ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 030f 	and.w	r3, r3, #15
 8002b2e:	683a      	ldr	r2, [r7, #0]
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d001      	beq.n	8002b38 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	e032      	b.n	8002b9e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f003 0304 	and.w	r3, r3, #4
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d008      	beq.n	8002b56 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b44:	4b19      	ldr	r3, [pc, #100]	@ (8002bac <HAL_RCC_ClockConfig+0x1c8>)
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	68db      	ldr	r3, [r3, #12]
 8002b50:	4916      	ldr	r1, [pc, #88]	@ (8002bac <HAL_RCC_ClockConfig+0x1c8>)
 8002b52:	4313      	orrs	r3, r2
 8002b54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0308 	and.w	r3, r3, #8
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d009      	beq.n	8002b76 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002b62:	4b12      	ldr	r3, [pc, #72]	@ (8002bac <HAL_RCC_ClockConfig+0x1c8>)
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	691b      	ldr	r3, [r3, #16]
 8002b6e:	00db      	lsls	r3, r3, #3
 8002b70:	490e      	ldr	r1, [pc, #56]	@ (8002bac <HAL_RCC_ClockConfig+0x1c8>)
 8002b72:	4313      	orrs	r3, r2
 8002b74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b76:	f000 f821 	bl	8002bbc <HAL_RCC_GetSysClockFreq>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	4b0b      	ldr	r3, [pc, #44]	@ (8002bac <HAL_RCC_ClockConfig+0x1c8>)
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	091b      	lsrs	r3, r3, #4
 8002b82:	f003 030f 	and.w	r3, r3, #15
 8002b86:	490a      	ldr	r1, [pc, #40]	@ (8002bb0 <HAL_RCC_ClockConfig+0x1cc>)
 8002b88:	5ccb      	ldrb	r3, [r1, r3]
 8002b8a:	fa22 f303 	lsr.w	r3, r2, r3
 8002b8e:	4a09      	ldr	r2, [pc, #36]	@ (8002bb4 <HAL_RCC_ClockConfig+0x1d0>)
 8002b90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002b92:	4b09      	ldr	r3, [pc, #36]	@ (8002bb8 <HAL_RCC_ClockConfig+0x1d4>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4618      	mov	r0, r3
 8002b98:	f7fe fbb0 	bl	80012fc <HAL_InitTick>

  return HAL_OK;
 8002b9c:	2300      	movs	r3, #0
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3710      	adds	r7, #16
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	40023c00 	.word	0x40023c00
 8002bac:	40023800 	.word	0x40023800
 8002bb0:	08006e08 	.word	0x08006e08
 8002bb4:	20000000 	.word	0x20000000
 8002bb8:	20000004 	.word	0x20000004

08002bbc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002bc0:	b094      	sub	sp, #80	@ 0x50
 8002bc2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	647b      	str	r3, [r7, #68]	@ 0x44
 8002bc8:	2300      	movs	r3, #0
 8002bca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002bcc:	2300      	movs	r3, #0
 8002bce:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002bd4:	4b79      	ldr	r3, [pc, #484]	@ (8002dbc <HAL_RCC_GetSysClockFreq+0x200>)
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	f003 030c 	and.w	r3, r3, #12
 8002bdc:	2b08      	cmp	r3, #8
 8002bde:	d00d      	beq.n	8002bfc <HAL_RCC_GetSysClockFreq+0x40>
 8002be0:	2b08      	cmp	r3, #8
 8002be2:	f200 80e1 	bhi.w	8002da8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d002      	beq.n	8002bf0 <HAL_RCC_GetSysClockFreq+0x34>
 8002bea:	2b04      	cmp	r3, #4
 8002bec:	d003      	beq.n	8002bf6 <HAL_RCC_GetSysClockFreq+0x3a>
 8002bee:	e0db      	b.n	8002da8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002bf0:	4b73      	ldr	r3, [pc, #460]	@ (8002dc0 <HAL_RCC_GetSysClockFreq+0x204>)
 8002bf2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002bf4:	e0db      	b.n	8002dae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002bf6:	4b73      	ldr	r3, [pc, #460]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x208>)
 8002bf8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002bfa:	e0d8      	b.n	8002dae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002bfc:	4b6f      	ldr	r3, [pc, #444]	@ (8002dbc <HAL_RCC_GetSysClockFreq+0x200>)
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c04:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002c06:	4b6d      	ldr	r3, [pc, #436]	@ (8002dbc <HAL_RCC_GetSysClockFreq+0x200>)
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d063      	beq.n	8002cda <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c12:	4b6a      	ldr	r3, [pc, #424]	@ (8002dbc <HAL_RCC_GetSysClockFreq+0x200>)
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	099b      	lsrs	r3, r3, #6
 8002c18:	2200      	movs	r2, #0
 8002c1a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002c1c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002c1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c24:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c26:	2300      	movs	r3, #0
 8002c28:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c2a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002c2e:	4622      	mov	r2, r4
 8002c30:	462b      	mov	r3, r5
 8002c32:	f04f 0000 	mov.w	r0, #0
 8002c36:	f04f 0100 	mov.w	r1, #0
 8002c3a:	0159      	lsls	r1, r3, #5
 8002c3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c40:	0150      	lsls	r0, r2, #5
 8002c42:	4602      	mov	r2, r0
 8002c44:	460b      	mov	r3, r1
 8002c46:	4621      	mov	r1, r4
 8002c48:	1a51      	subs	r1, r2, r1
 8002c4a:	6139      	str	r1, [r7, #16]
 8002c4c:	4629      	mov	r1, r5
 8002c4e:	eb63 0301 	sbc.w	r3, r3, r1
 8002c52:	617b      	str	r3, [r7, #20]
 8002c54:	f04f 0200 	mov.w	r2, #0
 8002c58:	f04f 0300 	mov.w	r3, #0
 8002c5c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002c60:	4659      	mov	r1, fp
 8002c62:	018b      	lsls	r3, r1, #6
 8002c64:	4651      	mov	r1, sl
 8002c66:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002c6a:	4651      	mov	r1, sl
 8002c6c:	018a      	lsls	r2, r1, #6
 8002c6e:	4651      	mov	r1, sl
 8002c70:	ebb2 0801 	subs.w	r8, r2, r1
 8002c74:	4659      	mov	r1, fp
 8002c76:	eb63 0901 	sbc.w	r9, r3, r1
 8002c7a:	f04f 0200 	mov.w	r2, #0
 8002c7e:	f04f 0300 	mov.w	r3, #0
 8002c82:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002c86:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002c8a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002c8e:	4690      	mov	r8, r2
 8002c90:	4699      	mov	r9, r3
 8002c92:	4623      	mov	r3, r4
 8002c94:	eb18 0303 	adds.w	r3, r8, r3
 8002c98:	60bb      	str	r3, [r7, #8]
 8002c9a:	462b      	mov	r3, r5
 8002c9c:	eb49 0303 	adc.w	r3, r9, r3
 8002ca0:	60fb      	str	r3, [r7, #12]
 8002ca2:	f04f 0200 	mov.w	r2, #0
 8002ca6:	f04f 0300 	mov.w	r3, #0
 8002caa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002cae:	4629      	mov	r1, r5
 8002cb0:	024b      	lsls	r3, r1, #9
 8002cb2:	4621      	mov	r1, r4
 8002cb4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002cb8:	4621      	mov	r1, r4
 8002cba:	024a      	lsls	r2, r1, #9
 8002cbc:	4610      	mov	r0, r2
 8002cbe:	4619      	mov	r1, r3
 8002cc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002cc6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002cc8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002ccc:	f7fd fb10 	bl	80002f0 <__aeabi_uldivmod>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	460b      	mov	r3, r1
 8002cd4:	4613      	mov	r3, r2
 8002cd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002cd8:	e058      	b.n	8002d8c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cda:	4b38      	ldr	r3, [pc, #224]	@ (8002dbc <HAL_RCC_GetSysClockFreq+0x200>)
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	099b      	lsrs	r3, r3, #6
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	4611      	mov	r1, r2
 8002ce6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002cea:	623b      	str	r3, [r7, #32]
 8002cec:	2300      	movs	r3, #0
 8002cee:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cf0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002cf4:	4642      	mov	r2, r8
 8002cf6:	464b      	mov	r3, r9
 8002cf8:	f04f 0000 	mov.w	r0, #0
 8002cfc:	f04f 0100 	mov.w	r1, #0
 8002d00:	0159      	lsls	r1, r3, #5
 8002d02:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d06:	0150      	lsls	r0, r2, #5
 8002d08:	4602      	mov	r2, r0
 8002d0a:	460b      	mov	r3, r1
 8002d0c:	4641      	mov	r1, r8
 8002d0e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002d12:	4649      	mov	r1, r9
 8002d14:	eb63 0b01 	sbc.w	fp, r3, r1
 8002d18:	f04f 0200 	mov.w	r2, #0
 8002d1c:	f04f 0300 	mov.w	r3, #0
 8002d20:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002d24:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002d28:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002d2c:	ebb2 040a 	subs.w	r4, r2, sl
 8002d30:	eb63 050b 	sbc.w	r5, r3, fp
 8002d34:	f04f 0200 	mov.w	r2, #0
 8002d38:	f04f 0300 	mov.w	r3, #0
 8002d3c:	00eb      	lsls	r3, r5, #3
 8002d3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d42:	00e2      	lsls	r2, r4, #3
 8002d44:	4614      	mov	r4, r2
 8002d46:	461d      	mov	r5, r3
 8002d48:	4643      	mov	r3, r8
 8002d4a:	18e3      	adds	r3, r4, r3
 8002d4c:	603b      	str	r3, [r7, #0]
 8002d4e:	464b      	mov	r3, r9
 8002d50:	eb45 0303 	adc.w	r3, r5, r3
 8002d54:	607b      	str	r3, [r7, #4]
 8002d56:	f04f 0200 	mov.w	r2, #0
 8002d5a:	f04f 0300 	mov.w	r3, #0
 8002d5e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002d62:	4629      	mov	r1, r5
 8002d64:	028b      	lsls	r3, r1, #10
 8002d66:	4621      	mov	r1, r4
 8002d68:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002d6c:	4621      	mov	r1, r4
 8002d6e:	028a      	lsls	r2, r1, #10
 8002d70:	4610      	mov	r0, r2
 8002d72:	4619      	mov	r1, r3
 8002d74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d76:	2200      	movs	r2, #0
 8002d78:	61bb      	str	r3, [r7, #24]
 8002d7a:	61fa      	str	r2, [r7, #28]
 8002d7c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d80:	f7fd fab6 	bl	80002f0 <__aeabi_uldivmod>
 8002d84:	4602      	mov	r2, r0
 8002d86:	460b      	mov	r3, r1
 8002d88:	4613      	mov	r3, r2
 8002d8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002d8c:	4b0b      	ldr	r3, [pc, #44]	@ (8002dbc <HAL_RCC_GetSysClockFreq+0x200>)
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	0c1b      	lsrs	r3, r3, #16
 8002d92:	f003 0303 	and.w	r3, r3, #3
 8002d96:	3301      	adds	r3, #1
 8002d98:	005b      	lsls	r3, r3, #1
 8002d9a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002d9c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002d9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002da0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002da4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002da6:	e002      	b.n	8002dae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002da8:	4b05      	ldr	r3, [pc, #20]	@ (8002dc0 <HAL_RCC_GetSysClockFreq+0x204>)
 8002daa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002dac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002dae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3750      	adds	r7, #80	@ 0x50
 8002db4:	46bd      	mov	sp, r7
 8002db6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002dba:	bf00      	nop
 8002dbc:	40023800 	.word	0x40023800
 8002dc0:	00f42400 	.word	0x00f42400
 8002dc4:	007a1200 	.word	0x007a1200

08002dc8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002dcc:	4b03      	ldr	r3, [pc, #12]	@ (8002ddc <HAL_RCC_GetHCLKFreq+0x14>)
 8002dce:	681b      	ldr	r3, [r3, #0]
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr
 8002dda:	bf00      	nop
 8002ddc:	20000000 	.word	0x20000000

08002de0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002de4:	f7ff fff0 	bl	8002dc8 <HAL_RCC_GetHCLKFreq>
 8002de8:	4602      	mov	r2, r0
 8002dea:	4b05      	ldr	r3, [pc, #20]	@ (8002e00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	0a9b      	lsrs	r3, r3, #10
 8002df0:	f003 0307 	and.w	r3, r3, #7
 8002df4:	4903      	ldr	r1, [pc, #12]	@ (8002e04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002df6:	5ccb      	ldrb	r3, [r1, r3]
 8002df8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	40023800 	.word	0x40023800
 8002e04:	08006e18 	.word	0x08006e18

08002e08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e0c:	f7ff ffdc 	bl	8002dc8 <HAL_RCC_GetHCLKFreq>
 8002e10:	4602      	mov	r2, r0
 8002e12:	4b05      	ldr	r3, [pc, #20]	@ (8002e28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	0b5b      	lsrs	r3, r3, #13
 8002e18:	f003 0307 	and.w	r3, r3, #7
 8002e1c:	4903      	ldr	r1, [pc, #12]	@ (8002e2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e1e:	5ccb      	ldrb	r3, [r1, r3]
 8002e20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	40023800 	.word	0x40023800
 8002e2c:	08006e18 	.word	0x08006e18

08002e30 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b088      	sub	sp, #32
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002e40:	2300      	movs	r3, #0
 8002e42:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002e44:	2300      	movs	r3, #0
 8002e46:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f003 0301 	and.w	r3, r3, #1
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d012      	beq.n	8002e7e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002e58:	4b69      	ldr	r3, [pc, #420]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	4a68      	ldr	r2, [pc, #416]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e5e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002e62:	6093      	str	r3, [r2, #8]
 8002e64:	4b66      	ldr	r3, [pc, #408]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e66:	689a      	ldr	r2, [r3, #8]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e6c:	4964      	ldr	r1, [pc, #400]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d101      	bne.n	8002e7e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d017      	beq.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002e8a:	4b5d      	ldr	r3, [pc, #372]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e90:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e98:	4959      	ldr	r1, [pc, #356]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ea4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002ea8:	d101      	bne.n	8002eae <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d101      	bne.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d017      	beq.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002ec6:	4b4e      	ldr	r3, [pc, #312]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ec8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002ecc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed4:	494a      	ldr	r1, [pc, #296]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ee4:	d101      	bne.n	8002eea <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d101      	bne.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d001      	beq.n	8002f06 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002f02:	2301      	movs	r3, #1
 8002f04:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 0320 	and.w	r3, r3, #32
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	f000 808b 	beq.w	800302a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002f14:	4b3a      	ldr	r3, [pc, #232]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f18:	4a39      	ldr	r2, [pc, #228]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f1e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f20:	4b37      	ldr	r3, [pc, #220]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f28:	60bb      	str	r3, [r7, #8]
 8002f2a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002f2c:	4b35      	ldr	r3, [pc, #212]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a34      	ldr	r2, [pc, #208]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002f32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f36:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f38:	f7fe fa24 	bl	8001384 <HAL_GetTick>
 8002f3c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002f3e:	e008      	b.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f40:	f7fe fa20 	bl	8001384 <HAL_GetTick>
 8002f44:	4602      	mov	r2, r0
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	1ad3      	subs	r3, r2, r3
 8002f4a:	2b64      	cmp	r3, #100	@ 0x64
 8002f4c:	d901      	bls.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002f4e:	2303      	movs	r3, #3
 8002f50:	e38f      	b.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002f52:	4b2c      	ldr	r3, [pc, #176]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d0f0      	beq.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002f5e:	4b28      	ldr	r3, [pc, #160]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f66:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d035      	beq.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f76:	693a      	ldr	r2, [r7, #16]
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	d02e      	beq.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002f7c:	4b20      	ldr	r3, [pc, #128]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f80:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f84:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002f86:	4b1e      	ldr	r3, [pc, #120]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f8a:	4a1d      	ldr	r2, [pc, #116]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f90:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002f92:	4b1b      	ldr	r3, [pc, #108]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f96:	4a1a      	ldr	r2, [pc, #104]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f9c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002f9e:	4a18      	ldr	r2, [pc, #96]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002fa4:	4b16      	ldr	r3, [pc, #88]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fa6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fa8:	f003 0301 	and.w	r3, r3, #1
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d114      	bne.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fb0:	f7fe f9e8 	bl	8001384 <HAL_GetTick>
 8002fb4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fb6:	e00a      	b.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fb8:	f7fe f9e4 	bl	8001384 <HAL_GetTick>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	1ad3      	subs	r3, r2, r3
 8002fc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d901      	bls.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002fca:	2303      	movs	r3, #3
 8002fcc:	e351      	b.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fce:	4b0c      	ldr	r3, [pc, #48]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fd2:	f003 0302 	and.w	r3, r3, #2
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d0ee      	beq.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fe2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002fe6:	d111      	bne.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002fe8:	4b05      	ldr	r3, [pc, #20]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002ff4:	4b04      	ldr	r3, [pc, #16]	@ (8003008 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002ff6:	400b      	ands	r3, r1
 8002ff8:	4901      	ldr	r1, [pc, #4]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	608b      	str	r3, [r1, #8]
 8002ffe:	e00b      	b.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003000:	40023800 	.word	0x40023800
 8003004:	40007000 	.word	0x40007000
 8003008:	0ffffcff 	.word	0x0ffffcff
 800300c:	4bac      	ldr	r3, [pc, #688]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	4aab      	ldr	r2, [pc, #684]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003012:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003016:	6093      	str	r3, [r2, #8]
 8003018:	4ba9      	ldr	r3, [pc, #676]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800301a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003020:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003024:	49a6      	ldr	r1, [pc, #664]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003026:	4313      	orrs	r3, r2
 8003028:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f003 0310 	and.w	r3, r3, #16
 8003032:	2b00      	cmp	r3, #0
 8003034:	d010      	beq.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003036:	4ba2      	ldr	r3, [pc, #648]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003038:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800303c:	4aa0      	ldr	r2, [pc, #640]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800303e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003042:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003046:	4b9e      	ldr	r3, [pc, #632]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003048:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003050:	499b      	ldr	r1, [pc, #620]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003052:	4313      	orrs	r3, r2
 8003054:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003060:	2b00      	cmp	r3, #0
 8003062:	d00a      	beq.n	800307a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003064:	4b96      	ldr	r3, [pc, #600]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003066:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800306a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003072:	4993      	ldr	r1, [pc, #588]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003074:	4313      	orrs	r3, r2
 8003076:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d00a      	beq.n	800309c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003086:	4b8e      	ldr	r3, [pc, #568]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003088:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800308c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003094:	498a      	ldr	r1, [pc, #552]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003096:	4313      	orrs	r3, r2
 8003098:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d00a      	beq.n	80030be <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80030a8:	4b85      	ldr	r3, [pc, #532]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030ae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030b6:	4982      	ldr	r1, [pc, #520]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030b8:	4313      	orrs	r3, r2
 80030ba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d00a      	beq.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80030ca:	4b7d      	ldr	r3, [pc, #500]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030d0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030d8:	4979      	ldr	r1, [pc, #484]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030da:	4313      	orrs	r3, r2
 80030dc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d00a      	beq.n	8003102 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80030ec:	4b74      	ldr	r3, [pc, #464]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030f2:	f023 0203 	bic.w	r2, r3, #3
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030fa:	4971      	ldr	r1, [pc, #452]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030fc:	4313      	orrs	r3, r2
 80030fe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800310a:	2b00      	cmp	r3, #0
 800310c:	d00a      	beq.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800310e:	4b6c      	ldr	r3, [pc, #432]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003110:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003114:	f023 020c 	bic.w	r2, r3, #12
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800311c:	4968      	ldr	r1, [pc, #416]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800311e:	4313      	orrs	r3, r2
 8003120:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800312c:	2b00      	cmp	r3, #0
 800312e:	d00a      	beq.n	8003146 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003130:	4b63      	ldr	r3, [pc, #396]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003132:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003136:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800313e:	4960      	ldr	r1, [pc, #384]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003140:	4313      	orrs	r3, r2
 8003142:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800314e:	2b00      	cmp	r3, #0
 8003150:	d00a      	beq.n	8003168 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003152:	4b5b      	ldr	r3, [pc, #364]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003154:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003158:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003160:	4957      	ldr	r1, [pc, #348]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003162:	4313      	orrs	r3, r2
 8003164:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003170:	2b00      	cmp	r3, #0
 8003172:	d00a      	beq.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003174:	4b52      	ldr	r3, [pc, #328]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003176:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800317a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003182:	494f      	ldr	r1, [pc, #316]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003184:	4313      	orrs	r3, r2
 8003186:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003192:	2b00      	cmp	r3, #0
 8003194:	d00a      	beq.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003196:	4b4a      	ldr	r3, [pc, #296]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003198:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800319c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031a4:	4946      	ldr	r1, [pc, #280]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031a6:	4313      	orrs	r3, r2
 80031a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d00a      	beq.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80031b8:	4b41      	ldr	r3, [pc, #260]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031be:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031c6:	493e      	ldr	r1, [pc, #248]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031c8:	4313      	orrs	r3, r2
 80031ca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d00a      	beq.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80031da:	4b39      	ldr	r3, [pc, #228]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031e0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031e8:	4935      	ldr	r1, [pc, #212]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031ea:	4313      	orrs	r3, r2
 80031ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d00a      	beq.n	8003212 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80031fc:	4b30      	ldr	r3, [pc, #192]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003202:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800320a:	492d      	ldr	r1, [pc, #180]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800320c:	4313      	orrs	r3, r2
 800320e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800321a:	2b00      	cmp	r3, #0
 800321c:	d011      	beq.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800321e:	4b28      	ldr	r3, [pc, #160]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003220:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003224:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800322c:	4924      	ldr	r1, [pc, #144]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800322e:	4313      	orrs	r3, r2
 8003230:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003238:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800323c:	d101      	bne.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800323e:	2301      	movs	r3, #1
 8003240:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 0308 	and.w	r3, r3, #8
 800324a:	2b00      	cmp	r3, #0
 800324c:	d001      	beq.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800324e:	2301      	movs	r3, #1
 8003250:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800325a:	2b00      	cmp	r3, #0
 800325c:	d00a      	beq.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800325e:	4b18      	ldr	r3, [pc, #96]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003260:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003264:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800326c:	4914      	ldr	r1, [pc, #80]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800326e:	4313      	orrs	r3, r2
 8003270:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800327c:	2b00      	cmp	r3, #0
 800327e:	d00b      	beq.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003280:	4b0f      	ldr	r3, [pc, #60]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003282:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003286:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003290:	490b      	ldr	r1, [pc, #44]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003292:	4313      	orrs	r3, r2
 8003294:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d00f      	beq.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80032a4:	4b06      	ldr	r3, [pc, #24]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032aa:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80032b4:	4902      	ldr	r1, [pc, #8]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032b6:	4313      	orrs	r3, r2
 80032b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80032bc:	e002      	b.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80032be:	bf00      	nop
 80032c0:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d00b      	beq.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80032d0:	4b8a      	ldr	r3, [pc, #552]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80032d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80032d6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032e0:	4986      	ldr	r1, [pc, #536]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80032e2:	4313      	orrs	r3, r2
 80032e4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d00b      	beq.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80032f4:	4b81      	ldr	r3, [pc, #516]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80032f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80032fa:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003304:	497d      	ldr	r1, [pc, #500]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003306:	4313      	orrs	r3, r2
 8003308:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800330c:	69fb      	ldr	r3, [r7, #28]
 800330e:	2b01      	cmp	r3, #1
 8003310:	d006      	beq.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800331a:	2b00      	cmp	r3, #0
 800331c:	f000 80d6 	beq.w	80034cc <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003320:	4b76      	ldr	r3, [pc, #472]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a75      	ldr	r2, [pc, #468]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003326:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800332a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800332c:	f7fe f82a 	bl	8001384 <HAL_GetTick>
 8003330:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003332:	e008      	b.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003334:	f7fe f826 	bl	8001384 <HAL_GetTick>
 8003338:	4602      	mov	r2, r0
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	1ad3      	subs	r3, r2, r3
 800333e:	2b64      	cmp	r3, #100	@ 0x64
 8003340:	d901      	bls.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003342:	2303      	movs	r3, #3
 8003344:	e195      	b.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003346:	4b6d      	ldr	r3, [pc, #436]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800334e:	2b00      	cmp	r3, #0
 8003350:	d1f0      	bne.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f003 0301 	and.w	r3, r3, #1
 800335a:	2b00      	cmp	r3, #0
 800335c:	d021      	beq.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x572>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003362:	2b00      	cmp	r3, #0
 8003364:	d11d      	bne.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003366:	4b65      	ldr	r3, [pc, #404]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003368:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800336c:	0c1b      	lsrs	r3, r3, #16
 800336e:	f003 0303 	and.w	r3, r3, #3
 8003372:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003374:	4b61      	ldr	r3, [pc, #388]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003376:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800337a:	0e1b      	lsrs	r3, r3, #24
 800337c:	f003 030f 	and.w	r3, r3, #15
 8003380:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	019a      	lsls	r2, r3, #6
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	041b      	lsls	r3, r3, #16
 800338c:	431a      	orrs	r2, r3
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	061b      	lsls	r3, r3, #24
 8003392:	431a      	orrs	r2, r3
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	071b      	lsls	r3, r3, #28
 800339a:	4958      	ldr	r1, [pc, #352]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800339c:	4313      	orrs	r3, r2
 800339e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d004      	beq.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80033b6:	d00a      	beq.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d02e      	beq.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80033cc:	d129      	bne.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80033ce:	4b4b      	ldr	r3, [pc, #300]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80033d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80033d4:	0c1b      	lsrs	r3, r3, #16
 80033d6:	f003 0303 	and.w	r3, r3, #3
 80033da:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80033dc:	4b47      	ldr	r3, [pc, #284]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80033de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80033e2:	0f1b      	lsrs	r3, r3, #28
 80033e4:	f003 0307 	and.w	r3, r3, #7
 80033e8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	019a      	lsls	r2, r3, #6
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	041b      	lsls	r3, r3, #16
 80033f4:	431a      	orrs	r2, r3
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	68db      	ldr	r3, [r3, #12]
 80033fa:	061b      	lsls	r3, r3, #24
 80033fc:	431a      	orrs	r2, r3
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	071b      	lsls	r3, r3, #28
 8003402:	493e      	ldr	r1, [pc, #248]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003404:	4313      	orrs	r3, r2
 8003406:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800340a:	4b3c      	ldr	r3, [pc, #240]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800340c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003410:	f023 021f 	bic.w	r2, r3, #31
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003418:	3b01      	subs	r3, #1
 800341a:	4938      	ldr	r1, [pc, #224]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800341c:	4313      	orrs	r3, r2
 800341e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800342a:	2b00      	cmp	r3, #0
 800342c:	d01d      	beq.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800342e:	4b33      	ldr	r3, [pc, #204]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003430:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003434:	0e1b      	lsrs	r3, r3, #24
 8003436:	f003 030f 	and.w	r3, r3, #15
 800343a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800343c:	4b2f      	ldr	r3, [pc, #188]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800343e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003442:	0f1b      	lsrs	r3, r3, #28
 8003444:	f003 0307 	and.w	r3, r3, #7
 8003448:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	019a      	lsls	r2, r3, #6
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	691b      	ldr	r3, [r3, #16]
 8003454:	041b      	lsls	r3, r3, #16
 8003456:	431a      	orrs	r2, r3
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	061b      	lsls	r3, r3, #24
 800345c:	431a      	orrs	r2, r3
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	071b      	lsls	r3, r3, #28
 8003462:	4926      	ldr	r1, [pc, #152]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003464:	4313      	orrs	r3, r2
 8003466:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003472:	2b00      	cmp	r3, #0
 8003474:	d011      	beq.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	019a      	lsls	r2, r3, #6
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	691b      	ldr	r3, [r3, #16]
 8003480:	041b      	lsls	r3, r3, #16
 8003482:	431a      	orrs	r2, r3
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	68db      	ldr	r3, [r3, #12]
 8003488:	061b      	lsls	r3, r3, #24
 800348a:	431a      	orrs	r2, r3
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	071b      	lsls	r3, r3, #28
 8003492:	491a      	ldr	r1, [pc, #104]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003494:	4313      	orrs	r3, r2
 8003496:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800349a:	4b18      	ldr	r3, [pc, #96]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a17      	ldr	r2, [pc, #92]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80034a0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80034a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034a6:	f7fd ff6d 	bl	8001384 <HAL_GetTick>
 80034aa:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80034ac:	e008      	b.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80034ae:	f7fd ff69 	bl	8001384 <HAL_GetTick>
 80034b2:	4602      	mov	r2, r0
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	1ad3      	subs	r3, r2, r3
 80034b8:	2b64      	cmp	r3, #100	@ 0x64
 80034ba:	d901      	bls.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80034bc:	2303      	movs	r3, #3
 80034be:	e0d8      	b.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80034c0:	4b0e      	ldr	r3, [pc, #56]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d0f0      	beq.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80034cc:	69bb      	ldr	r3, [r7, #24]
 80034ce:	2b01      	cmp	r3, #1
 80034d0:	f040 80ce 	bne.w	8003670 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80034d4:	4b09      	ldr	r3, [pc, #36]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a08      	ldr	r2, [pc, #32]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80034da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034e0:	f7fd ff50 	bl	8001384 <HAL_GetTick>
 80034e4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80034e6:	e00b      	b.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80034e8:	f7fd ff4c 	bl	8001384 <HAL_GetTick>
 80034ec:	4602      	mov	r2, r0
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	1ad3      	subs	r3, r2, r3
 80034f2:	2b64      	cmp	r3, #100	@ 0x64
 80034f4:	d904      	bls.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80034f6:	2303      	movs	r3, #3
 80034f8:	e0bb      	b.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80034fa:	bf00      	nop
 80034fc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003500:	4b5e      	ldr	r3, [pc, #376]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003508:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800350c:	d0ec      	beq.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003516:	2b00      	cmp	r3, #0
 8003518:	d003      	beq.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800351e:	2b00      	cmp	r3, #0
 8003520:	d009      	beq.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800352a:	2b00      	cmp	r3, #0
 800352c:	d02e      	beq.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003532:	2b00      	cmp	r3, #0
 8003534:	d12a      	bne.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003536:	4b51      	ldr	r3, [pc, #324]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003538:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800353c:	0c1b      	lsrs	r3, r3, #16
 800353e:	f003 0303 	and.w	r3, r3, #3
 8003542:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003544:	4b4d      	ldr	r3, [pc, #308]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003546:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800354a:	0f1b      	lsrs	r3, r3, #28
 800354c:	f003 0307 	and.w	r3, r3, #7
 8003550:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	695b      	ldr	r3, [r3, #20]
 8003556:	019a      	lsls	r2, r3, #6
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	041b      	lsls	r3, r3, #16
 800355c:	431a      	orrs	r2, r3
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	699b      	ldr	r3, [r3, #24]
 8003562:	061b      	lsls	r3, r3, #24
 8003564:	431a      	orrs	r2, r3
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	071b      	lsls	r3, r3, #28
 800356a:	4944      	ldr	r1, [pc, #272]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800356c:	4313      	orrs	r3, r2
 800356e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003572:	4b42      	ldr	r3, [pc, #264]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003574:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003578:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003580:	3b01      	subs	r3, #1
 8003582:	021b      	lsls	r3, r3, #8
 8003584:	493d      	ldr	r1, [pc, #244]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003586:	4313      	orrs	r3, r2
 8003588:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003594:	2b00      	cmp	r3, #0
 8003596:	d022      	beq.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800359c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80035a0:	d11d      	bne.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80035a2:	4b36      	ldr	r3, [pc, #216]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80035a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035a8:	0e1b      	lsrs	r3, r3, #24
 80035aa:	f003 030f 	and.w	r3, r3, #15
 80035ae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80035b0:	4b32      	ldr	r3, [pc, #200]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80035b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035b6:	0f1b      	lsrs	r3, r3, #28
 80035b8:	f003 0307 	and.w	r3, r3, #7
 80035bc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	695b      	ldr	r3, [r3, #20]
 80035c2:	019a      	lsls	r2, r3, #6
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6a1b      	ldr	r3, [r3, #32]
 80035c8:	041b      	lsls	r3, r3, #16
 80035ca:	431a      	orrs	r2, r3
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	061b      	lsls	r3, r3, #24
 80035d0:	431a      	orrs	r2, r3
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	071b      	lsls	r3, r3, #28
 80035d6:	4929      	ldr	r1, [pc, #164]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80035d8:	4313      	orrs	r3, r2
 80035da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f003 0308 	and.w	r3, r3, #8
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d028      	beq.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80035ea:	4b24      	ldr	r3, [pc, #144]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80035ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035f0:	0e1b      	lsrs	r3, r3, #24
 80035f2:	f003 030f 	and.w	r3, r3, #15
 80035f6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80035f8:	4b20      	ldr	r3, [pc, #128]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80035fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035fe:	0c1b      	lsrs	r3, r3, #16
 8003600:	f003 0303 	and.w	r3, r3, #3
 8003604:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	695b      	ldr	r3, [r3, #20]
 800360a:	019a      	lsls	r2, r3, #6
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	041b      	lsls	r3, r3, #16
 8003610:	431a      	orrs	r2, r3
 8003612:	693b      	ldr	r3, [r7, #16]
 8003614:	061b      	lsls	r3, r3, #24
 8003616:	431a      	orrs	r2, r3
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	69db      	ldr	r3, [r3, #28]
 800361c:	071b      	lsls	r3, r3, #28
 800361e:	4917      	ldr	r1, [pc, #92]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003620:	4313      	orrs	r3, r2
 8003622:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003626:	4b15      	ldr	r3, [pc, #84]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003628:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800362c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003634:	4911      	ldr	r1, [pc, #68]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003636:	4313      	orrs	r3, r2
 8003638:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800363c:	4b0f      	ldr	r3, [pc, #60]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a0e      	ldr	r2, [pc, #56]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003642:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003646:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003648:	f7fd fe9c 	bl	8001384 <HAL_GetTick>
 800364c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800364e:	e008      	b.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003650:	f7fd fe98 	bl	8001384 <HAL_GetTick>
 8003654:	4602      	mov	r2, r0
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	1ad3      	subs	r3, r2, r3
 800365a:	2b64      	cmp	r3, #100	@ 0x64
 800365c:	d901      	bls.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800365e:	2303      	movs	r3, #3
 8003660:	e007      	b.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003662:	4b06      	ldr	r3, [pc, #24]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800366a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800366e:	d1ef      	bne.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003670:	2300      	movs	r3, #0
}
 8003672:	4618      	mov	r0, r3
 8003674:	3720      	adds	r7, #32
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	40023800 	.word	0x40023800

08003680 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b082      	sub	sp, #8
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d101      	bne.n	8003692 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e049      	b.n	8003726 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003698:	b2db      	uxtb	r3, r3
 800369a:	2b00      	cmp	r3, #0
 800369c:	d106      	bne.n	80036ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2200      	movs	r2, #0
 80036a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f7fd fc36 	bl	8000f18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2202      	movs	r2, #2
 80036b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	3304      	adds	r3, #4
 80036bc:	4619      	mov	r1, r3
 80036be:	4610      	mov	r0, r2
 80036c0:	f000 fb6e 	bl	8003da0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2201      	movs	r2, #1
 80036c8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2201      	movs	r2, #1
 80036d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2201      	movs	r2, #1
 80036d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2201      	movs	r2, #1
 80036e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2201      	movs	r2, #1
 80036e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2201      	movs	r2, #1
 80036f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2201      	movs	r2, #1
 8003700:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2201      	movs	r2, #1
 8003708:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2201      	movs	r2, #1
 8003710:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2201      	movs	r2, #1
 8003718:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003724:	2300      	movs	r3, #0
}
 8003726:	4618      	mov	r0, r3
 8003728:	3708      	adds	r7, #8
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}

0800372e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800372e:	b580      	push	{r7, lr}
 8003730:	b082      	sub	sp, #8
 8003732:	af00      	add	r7, sp, #0
 8003734:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d101      	bne.n	8003740 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800373c:	2301      	movs	r3, #1
 800373e:	e049      	b.n	80037d4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003746:	b2db      	uxtb	r3, r3
 8003748:	2b00      	cmp	r3, #0
 800374a:	d106      	bne.n	800375a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2200      	movs	r2, #0
 8003750:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003754:	6878      	ldr	r0, [r7, #4]
 8003756:	f000 f841 	bl	80037dc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2202      	movs	r2, #2
 800375e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	3304      	adds	r3, #4
 800376a:	4619      	mov	r1, r3
 800376c:	4610      	mov	r0, r2
 800376e:	f000 fb17 	bl	8003da0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2201      	movs	r2, #1
 8003776:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2201      	movs	r2, #1
 800377e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2201      	movs	r2, #1
 8003786:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2201      	movs	r2, #1
 800378e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2201      	movs	r2, #1
 8003796:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2201      	movs	r2, #1
 800379e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2201      	movs	r2, #1
 80037a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2201      	movs	r2, #1
 80037ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2201      	movs	r2, #1
 80037b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2201      	movs	r2, #1
 80037be:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2201      	movs	r2, #1
 80037c6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2201      	movs	r2, #1
 80037ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80037d2:	2300      	movs	r3, #0
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	3708      	adds	r7, #8
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}

080037dc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80037dc:	b480      	push	{r7}
 80037de:	b083      	sub	sp, #12
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80037e4:	bf00      	nop
 80037e6:	370c      	adds	r7, #12
 80037e8:	46bd      	mov	sp, r7
 80037ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ee:	4770      	bx	lr

080037f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
 80037f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d109      	bne.n	8003814 <HAL_TIM_PWM_Start+0x24>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003806:	b2db      	uxtb	r3, r3
 8003808:	2b01      	cmp	r3, #1
 800380a:	bf14      	ite	ne
 800380c:	2301      	movne	r3, #1
 800380e:	2300      	moveq	r3, #0
 8003810:	b2db      	uxtb	r3, r3
 8003812:	e03c      	b.n	800388e <HAL_TIM_PWM_Start+0x9e>
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	2b04      	cmp	r3, #4
 8003818:	d109      	bne.n	800382e <HAL_TIM_PWM_Start+0x3e>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003820:	b2db      	uxtb	r3, r3
 8003822:	2b01      	cmp	r3, #1
 8003824:	bf14      	ite	ne
 8003826:	2301      	movne	r3, #1
 8003828:	2300      	moveq	r3, #0
 800382a:	b2db      	uxtb	r3, r3
 800382c:	e02f      	b.n	800388e <HAL_TIM_PWM_Start+0x9e>
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	2b08      	cmp	r3, #8
 8003832:	d109      	bne.n	8003848 <HAL_TIM_PWM_Start+0x58>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800383a:	b2db      	uxtb	r3, r3
 800383c:	2b01      	cmp	r3, #1
 800383e:	bf14      	ite	ne
 8003840:	2301      	movne	r3, #1
 8003842:	2300      	moveq	r3, #0
 8003844:	b2db      	uxtb	r3, r3
 8003846:	e022      	b.n	800388e <HAL_TIM_PWM_Start+0x9e>
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	2b0c      	cmp	r3, #12
 800384c:	d109      	bne.n	8003862 <HAL_TIM_PWM_Start+0x72>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003854:	b2db      	uxtb	r3, r3
 8003856:	2b01      	cmp	r3, #1
 8003858:	bf14      	ite	ne
 800385a:	2301      	movne	r3, #1
 800385c:	2300      	moveq	r3, #0
 800385e:	b2db      	uxtb	r3, r3
 8003860:	e015      	b.n	800388e <HAL_TIM_PWM_Start+0x9e>
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	2b10      	cmp	r3, #16
 8003866:	d109      	bne.n	800387c <HAL_TIM_PWM_Start+0x8c>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800386e:	b2db      	uxtb	r3, r3
 8003870:	2b01      	cmp	r3, #1
 8003872:	bf14      	ite	ne
 8003874:	2301      	movne	r3, #1
 8003876:	2300      	moveq	r3, #0
 8003878:	b2db      	uxtb	r3, r3
 800387a:	e008      	b.n	800388e <HAL_TIM_PWM_Start+0x9e>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003882:	b2db      	uxtb	r3, r3
 8003884:	2b01      	cmp	r3, #1
 8003886:	bf14      	ite	ne
 8003888:	2301      	movne	r3, #1
 800388a:	2300      	moveq	r3, #0
 800388c:	b2db      	uxtb	r3, r3
 800388e:	2b00      	cmp	r3, #0
 8003890:	d001      	beq.n	8003896 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e092      	b.n	80039bc <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d104      	bne.n	80038a6 <HAL_TIM_PWM_Start+0xb6>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2202      	movs	r2, #2
 80038a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80038a4:	e023      	b.n	80038ee <HAL_TIM_PWM_Start+0xfe>
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	2b04      	cmp	r3, #4
 80038aa:	d104      	bne.n	80038b6 <HAL_TIM_PWM_Start+0xc6>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2202      	movs	r2, #2
 80038b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80038b4:	e01b      	b.n	80038ee <HAL_TIM_PWM_Start+0xfe>
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	2b08      	cmp	r3, #8
 80038ba:	d104      	bne.n	80038c6 <HAL_TIM_PWM_Start+0xd6>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2202      	movs	r2, #2
 80038c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80038c4:	e013      	b.n	80038ee <HAL_TIM_PWM_Start+0xfe>
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	2b0c      	cmp	r3, #12
 80038ca:	d104      	bne.n	80038d6 <HAL_TIM_PWM_Start+0xe6>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2202      	movs	r2, #2
 80038d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80038d4:	e00b      	b.n	80038ee <HAL_TIM_PWM_Start+0xfe>
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	2b10      	cmp	r3, #16
 80038da:	d104      	bne.n	80038e6 <HAL_TIM_PWM_Start+0xf6>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2202      	movs	r2, #2
 80038e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80038e4:	e003      	b.n	80038ee <HAL_TIM_PWM_Start+0xfe>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2202      	movs	r2, #2
 80038ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	2201      	movs	r2, #1
 80038f4:	6839      	ldr	r1, [r7, #0]
 80038f6:	4618      	mov	r0, r3
 80038f8:	f000 fdf0 	bl	80044dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a30      	ldr	r2, [pc, #192]	@ (80039c4 <HAL_TIM_PWM_Start+0x1d4>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d004      	beq.n	8003910 <HAL_TIM_PWM_Start+0x120>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a2f      	ldr	r2, [pc, #188]	@ (80039c8 <HAL_TIM_PWM_Start+0x1d8>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d101      	bne.n	8003914 <HAL_TIM_PWM_Start+0x124>
 8003910:	2301      	movs	r3, #1
 8003912:	e000      	b.n	8003916 <HAL_TIM_PWM_Start+0x126>
 8003914:	2300      	movs	r3, #0
 8003916:	2b00      	cmp	r3, #0
 8003918:	d007      	beq.n	800392a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003928:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a25      	ldr	r2, [pc, #148]	@ (80039c4 <HAL_TIM_PWM_Start+0x1d4>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d022      	beq.n	800397a <HAL_TIM_PWM_Start+0x18a>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800393c:	d01d      	beq.n	800397a <HAL_TIM_PWM_Start+0x18a>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a22      	ldr	r2, [pc, #136]	@ (80039cc <HAL_TIM_PWM_Start+0x1dc>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d018      	beq.n	800397a <HAL_TIM_PWM_Start+0x18a>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a20      	ldr	r2, [pc, #128]	@ (80039d0 <HAL_TIM_PWM_Start+0x1e0>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d013      	beq.n	800397a <HAL_TIM_PWM_Start+0x18a>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a1f      	ldr	r2, [pc, #124]	@ (80039d4 <HAL_TIM_PWM_Start+0x1e4>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d00e      	beq.n	800397a <HAL_TIM_PWM_Start+0x18a>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a19      	ldr	r2, [pc, #100]	@ (80039c8 <HAL_TIM_PWM_Start+0x1d8>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d009      	beq.n	800397a <HAL_TIM_PWM_Start+0x18a>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a1b      	ldr	r2, [pc, #108]	@ (80039d8 <HAL_TIM_PWM_Start+0x1e8>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d004      	beq.n	800397a <HAL_TIM_PWM_Start+0x18a>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a19      	ldr	r2, [pc, #100]	@ (80039dc <HAL_TIM_PWM_Start+0x1ec>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d115      	bne.n	80039a6 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	689a      	ldr	r2, [r3, #8]
 8003980:	4b17      	ldr	r3, [pc, #92]	@ (80039e0 <HAL_TIM_PWM_Start+0x1f0>)
 8003982:	4013      	ands	r3, r2
 8003984:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2b06      	cmp	r3, #6
 800398a:	d015      	beq.n	80039b8 <HAL_TIM_PWM_Start+0x1c8>
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003992:	d011      	beq.n	80039b8 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f042 0201 	orr.w	r2, r2, #1
 80039a2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039a4:	e008      	b.n	80039b8 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f042 0201 	orr.w	r2, r2, #1
 80039b4:	601a      	str	r2, [r3, #0]
 80039b6:	e000      	b.n	80039ba <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039b8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80039ba:	2300      	movs	r3, #0
}
 80039bc:	4618      	mov	r0, r3
 80039be:	3710      	adds	r7, #16
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}
 80039c4:	40010000 	.word	0x40010000
 80039c8:	40010400 	.word	0x40010400
 80039cc:	40000400 	.word	0x40000400
 80039d0:	40000800 	.word	0x40000800
 80039d4:	40000c00 	.word	0x40000c00
 80039d8:	40014000 	.word	0x40014000
 80039dc:	40001800 	.word	0x40001800
 80039e0:	00010007 	.word	0x00010007

080039e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b086      	sub	sp, #24
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	60f8      	str	r0, [r7, #12]
 80039ec:	60b9      	str	r1, [r7, #8]
 80039ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039f0:	2300      	movs	r3, #0
 80039f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d101      	bne.n	8003a02 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80039fe:	2302      	movs	r3, #2
 8003a00:	e0ff      	b.n	8003c02 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2201      	movs	r2, #1
 8003a06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2b14      	cmp	r3, #20
 8003a0e:	f200 80f0 	bhi.w	8003bf2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003a12:	a201      	add	r2, pc, #4	@ (adr r2, 8003a18 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003a14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a18:	08003a6d 	.word	0x08003a6d
 8003a1c:	08003bf3 	.word	0x08003bf3
 8003a20:	08003bf3 	.word	0x08003bf3
 8003a24:	08003bf3 	.word	0x08003bf3
 8003a28:	08003aad 	.word	0x08003aad
 8003a2c:	08003bf3 	.word	0x08003bf3
 8003a30:	08003bf3 	.word	0x08003bf3
 8003a34:	08003bf3 	.word	0x08003bf3
 8003a38:	08003aef 	.word	0x08003aef
 8003a3c:	08003bf3 	.word	0x08003bf3
 8003a40:	08003bf3 	.word	0x08003bf3
 8003a44:	08003bf3 	.word	0x08003bf3
 8003a48:	08003b2f 	.word	0x08003b2f
 8003a4c:	08003bf3 	.word	0x08003bf3
 8003a50:	08003bf3 	.word	0x08003bf3
 8003a54:	08003bf3 	.word	0x08003bf3
 8003a58:	08003b71 	.word	0x08003b71
 8003a5c:	08003bf3 	.word	0x08003bf3
 8003a60:	08003bf3 	.word	0x08003bf3
 8003a64:	08003bf3 	.word	0x08003bf3
 8003a68:	08003bb1 	.word	0x08003bb1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	68b9      	ldr	r1, [r7, #8]
 8003a72:	4618      	mov	r0, r3
 8003a74:	f000 fa3a 	bl	8003eec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	699a      	ldr	r2, [r3, #24]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f042 0208 	orr.w	r2, r2, #8
 8003a86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	699a      	ldr	r2, [r3, #24]
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f022 0204 	bic.w	r2, r2, #4
 8003a96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	6999      	ldr	r1, [r3, #24]
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	691a      	ldr	r2, [r3, #16]
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	430a      	orrs	r2, r1
 8003aa8:	619a      	str	r2, [r3, #24]
      break;
 8003aaa:	e0a5      	b.n	8003bf8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	68b9      	ldr	r1, [r7, #8]
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f000 fa8c 	bl	8003fd0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	699a      	ldr	r2, [r3, #24]
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ac6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	699a      	ldr	r2, [r3, #24]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ad6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	6999      	ldr	r1, [r3, #24]
 8003ade:	68bb      	ldr	r3, [r7, #8]
 8003ae0:	691b      	ldr	r3, [r3, #16]
 8003ae2:	021a      	lsls	r2, r3, #8
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	430a      	orrs	r2, r1
 8003aea:	619a      	str	r2, [r3, #24]
      break;
 8003aec:	e084      	b.n	8003bf8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	68b9      	ldr	r1, [r7, #8]
 8003af4:	4618      	mov	r0, r3
 8003af6:	f000 fae3 	bl	80040c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	69da      	ldr	r2, [r3, #28]
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f042 0208 	orr.w	r2, r2, #8
 8003b08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	69da      	ldr	r2, [r3, #28]
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f022 0204 	bic.w	r2, r2, #4
 8003b18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	69d9      	ldr	r1, [r3, #28]
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	691a      	ldr	r2, [r3, #16]
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	430a      	orrs	r2, r1
 8003b2a:	61da      	str	r2, [r3, #28]
      break;
 8003b2c:	e064      	b.n	8003bf8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	68b9      	ldr	r1, [r7, #8]
 8003b34:	4618      	mov	r0, r3
 8003b36:	f000 fb39 	bl	80041ac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	69da      	ldr	r2, [r3, #28]
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	69da      	ldr	r2, [r3, #28]
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	69d9      	ldr	r1, [r3, #28]
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	691b      	ldr	r3, [r3, #16]
 8003b64:	021a      	lsls	r2, r3, #8
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	430a      	orrs	r2, r1
 8003b6c:	61da      	str	r2, [r3, #28]
      break;
 8003b6e:	e043      	b.n	8003bf8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	68b9      	ldr	r1, [r7, #8]
 8003b76:	4618      	mov	r0, r3
 8003b78:	f000 fb70 	bl	800425c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f042 0208 	orr.w	r2, r2, #8
 8003b8a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f022 0204 	bic.w	r2, r2, #4
 8003b9a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	691a      	ldr	r2, [r3, #16]
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	430a      	orrs	r2, r1
 8003bac:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003bae:	e023      	b.n	8003bf8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	68b9      	ldr	r1, [r7, #8]
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f000 fba2 	bl	8004300 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003bca:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bda:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	691b      	ldr	r3, [r3, #16]
 8003be6:	021a      	lsls	r2, r3, #8
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	430a      	orrs	r2, r1
 8003bee:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003bf0:	e002      	b.n	8003bf8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	75fb      	strb	r3, [r7, #23]
      break;
 8003bf6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003c00:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3718      	adds	r7, #24
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop

08003c0c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b084      	sub	sp, #16
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
 8003c14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c16:	2300      	movs	r3, #0
 8003c18:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d101      	bne.n	8003c28 <HAL_TIM_ConfigClockSource+0x1c>
 8003c24:	2302      	movs	r3, #2
 8003c26:	e0b4      	b.n	8003d92 <HAL_TIM_ConfigClockSource+0x186>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2201      	movs	r2, #1
 8003c2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2202      	movs	r2, #2
 8003c34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003c40:	68ba      	ldr	r2, [r7, #8]
 8003c42:	4b56      	ldr	r3, [pc, #344]	@ (8003d9c <HAL_TIM_ConfigClockSource+0x190>)
 8003c44:	4013      	ands	r3, r2
 8003c46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003c4e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	68ba      	ldr	r2, [r7, #8]
 8003c56:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c60:	d03e      	beq.n	8003ce0 <HAL_TIM_ConfigClockSource+0xd4>
 8003c62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c66:	f200 8087 	bhi.w	8003d78 <HAL_TIM_ConfigClockSource+0x16c>
 8003c6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c6e:	f000 8086 	beq.w	8003d7e <HAL_TIM_ConfigClockSource+0x172>
 8003c72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c76:	d87f      	bhi.n	8003d78 <HAL_TIM_ConfigClockSource+0x16c>
 8003c78:	2b70      	cmp	r3, #112	@ 0x70
 8003c7a:	d01a      	beq.n	8003cb2 <HAL_TIM_ConfigClockSource+0xa6>
 8003c7c:	2b70      	cmp	r3, #112	@ 0x70
 8003c7e:	d87b      	bhi.n	8003d78 <HAL_TIM_ConfigClockSource+0x16c>
 8003c80:	2b60      	cmp	r3, #96	@ 0x60
 8003c82:	d050      	beq.n	8003d26 <HAL_TIM_ConfigClockSource+0x11a>
 8003c84:	2b60      	cmp	r3, #96	@ 0x60
 8003c86:	d877      	bhi.n	8003d78 <HAL_TIM_ConfigClockSource+0x16c>
 8003c88:	2b50      	cmp	r3, #80	@ 0x50
 8003c8a:	d03c      	beq.n	8003d06 <HAL_TIM_ConfigClockSource+0xfa>
 8003c8c:	2b50      	cmp	r3, #80	@ 0x50
 8003c8e:	d873      	bhi.n	8003d78 <HAL_TIM_ConfigClockSource+0x16c>
 8003c90:	2b40      	cmp	r3, #64	@ 0x40
 8003c92:	d058      	beq.n	8003d46 <HAL_TIM_ConfigClockSource+0x13a>
 8003c94:	2b40      	cmp	r3, #64	@ 0x40
 8003c96:	d86f      	bhi.n	8003d78 <HAL_TIM_ConfigClockSource+0x16c>
 8003c98:	2b30      	cmp	r3, #48	@ 0x30
 8003c9a:	d064      	beq.n	8003d66 <HAL_TIM_ConfigClockSource+0x15a>
 8003c9c:	2b30      	cmp	r3, #48	@ 0x30
 8003c9e:	d86b      	bhi.n	8003d78 <HAL_TIM_ConfigClockSource+0x16c>
 8003ca0:	2b20      	cmp	r3, #32
 8003ca2:	d060      	beq.n	8003d66 <HAL_TIM_ConfigClockSource+0x15a>
 8003ca4:	2b20      	cmp	r3, #32
 8003ca6:	d867      	bhi.n	8003d78 <HAL_TIM_ConfigClockSource+0x16c>
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d05c      	beq.n	8003d66 <HAL_TIM_ConfigClockSource+0x15a>
 8003cac:	2b10      	cmp	r3, #16
 8003cae:	d05a      	beq.n	8003d66 <HAL_TIM_ConfigClockSource+0x15a>
 8003cb0:	e062      	b.n	8003d78 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003cc2:	f000 fbeb 	bl	800449c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003cd4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	68ba      	ldr	r2, [r7, #8]
 8003cdc:	609a      	str	r2, [r3, #8]
      break;
 8003cde:	e04f      	b.n	8003d80 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003cf0:	f000 fbd4 	bl	800449c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	689a      	ldr	r2, [r3, #8]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d02:	609a      	str	r2, [r3, #8]
      break;
 8003d04:	e03c      	b.n	8003d80 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d12:	461a      	mov	r2, r3
 8003d14:	f000 fb48 	bl	80043a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	2150      	movs	r1, #80	@ 0x50
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f000 fba1 	bl	8004466 <TIM_ITRx_SetConfig>
      break;
 8003d24:	e02c      	b.n	8003d80 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d32:	461a      	mov	r2, r3
 8003d34:	f000 fb67 	bl	8004406 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	2160      	movs	r1, #96	@ 0x60
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f000 fb91 	bl	8004466 <TIM_ITRx_SetConfig>
      break;
 8003d44:	e01c      	b.n	8003d80 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d52:	461a      	mov	r2, r3
 8003d54:	f000 fb28 	bl	80043a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	2140      	movs	r1, #64	@ 0x40
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f000 fb81 	bl	8004466 <TIM_ITRx_SetConfig>
      break;
 8003d64:	e00c      	b.n	8003d80 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681a      	ldr	r2, [r3, #0]
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4619      	mov	r1, r3
 8003d70:	4610      	mov	r0, r2
 8003d72:	f000 fb78 	bl	8004466 <TIM_ITRx_SetConfig>
      break;
 8003d76:	e003      	b.n	8003d80 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	73fb      	strb	r3, [r7, #15]
      break;
 8003d7c:	e000      	b.n	8003d80 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003d7e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2201      	movs	r2, #1
 8003d84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003d90:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d92:	4618      	mov	r0, r3
 8003d94:	3710      	adds	r7, #16
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}
 8003d9a:	bf00      	nop
 8003d9c:	fffeff88 	.word	0xfffeff88

08003da0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b085      	sub	sp, #20
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
 8003da8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	4a43      	ldr	r2, [pc, #268]	@ (8003ec0 <TIM_Base_SetConfig+0x120>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d013      	beq.n	8003de0 <TIM_Base_SetConfig+0x40>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dbe:	d00f      	beq.n	8003de0 <TIM_Base_SetConfig+0x40>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	4a40      	ldr	r2, [pc, #256]	@ (8003ec4 <TIM_Base_SetConfig+0x124>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d00b      	beq.n	8003de0 <TIM_Base_SetConfig+0x40>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	4a3f      	ldr	r2, [pc, #252]	@ (8003ec8 <TIM_Base_SetConfig+0x128>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d007      	beq.n	8003de0 <TIM_Base_SetConfig+0x40>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	4a3e      	ldr	r2, [pc, #248]	@ (8003ecc <TIM_Base_SetConfig+0x12c>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d003      	beq.n	8003de0 <TIM_Base_SetConfig+0x40>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	4a3d      	ldr	r2, [pc, #244]	@ (8003ed0 <TIM_Base_SetConfig+0x130>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d108      	bne.n	8003df2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003de6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	68fa      	ldr	r2, [r7, #12]
 8003dee:	4313      	orrs	r3, r2
 8003df0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	4a32      	ldr	r2, [pc, #200]	@ (8003ec0 <TIM_Base_SetConfig+0x120>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d02b      	beq.n	8003e52 <TIM_Base_SetConfig+0xb2>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e00:	d027      	beq.n	8003e52 <TIM_Base_SetConfig+0xb2>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	4a2f      	ldr	r2, [pc, #188]	@ (8003ec4 <TIM_Base_SetConfig+0x124>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d023      	beq.n	8003e52 <TIM_Base_SetConfig+0xb2>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	4a2e      	ldr	r2, [pc, #184]	@ (8003ec8 <TIM_Base_SetConfig+0x128>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d01f      	beq.n	8003e52 <TIM_Base_SetConfig+0xb2>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	4a2d      	ldr	r2, [pc, #180]	@ (8003ecc <TIM_Base_SetConfig+0x12c>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d01b      	beq.n	8003e52 <TIM_Base_SetConfig+0xb2>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	4a2c      	ldr	r2, [pc, #176]	@ (8003ed0 <TIM_Base_SetConfig+0x130>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d017      	beq.n	8003e52 <TIM_Base_SetConfig+0xb2>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	4a2b      	ldr	r2, [pc, #172]	@ (8003ed4 <TIM_Base_SetConfig+0x134>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d013      	beq.n	8003e52 <TIM_Base_SetConfig+0xb2>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	4a2a      	ldr	r2, [pc, #168]	@ (8003ed8 <TIM_Base_SetConfig+0x138>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d00f      	beq.n	8003e52 <TIM_Base_SetConfig+0xb2>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	4a29      	ldr	r2, [pc, #164]	@ (8003edc <TIM_Base_SetConfig+0x13c>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d00b      	beq.n	8003e52 <TIM_Base_SetConfig+0xb2>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	4a28      	ldr	r2, [pc, #160]	@ (8003ee0 <TIM_Base_SetConfig+0x140>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d007      	beq.n	8003e52 <TIM_Base_SetConfig+0xb2>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	4a27      	ldr	r2, [pc, #156]	@ (8003ee4 <TIM_Base_SetConfig+0x144>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d003      	beq.n	8003e52 <TIM_Base_SetConfig+0xb2>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	4a26      	ldr	r2, [pc, #152]	@ (8003ee8 <TIM_Base_SetConfig+0x148>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d108      	bne.n	8003e64 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	68db      	ldr	r3, [r3, #12]
 8003e5e:	68fa      	ldr	r2, [r7, #12]
 8003e60:	4313      	orrs	r3, r2
 8003e62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	695b      	ldr	r3, [r3, #20]
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	689a      	ldr	r2, [r3, #8]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	681a      	ldr	r2, [r3, #0]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a0e      	ldr	r2, [pc, #56]	@ (8003ec0 <TIM_Base_SetConfig+0x120>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d003      	beq.n	8003e92 <TIM_Base_SetConfig+0xf2>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4a10      	ldr	r2, [pc, #64]	@ (8003ed0 <TIM_Base_SetConfig+0x130>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d103      	bne.n	8003e9a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	691a      	ldr	r2, [r3, #16]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f043 0204 	orr.w	r2, r3, #4
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	68fa      	ldr	r2, [r7, #12]
 8003eb0:	601a      	str	r2, [r3, #0]
}
 8003eb2:	bf00      	nop
 8003eb4:	3714      	adds	r7, #20
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebc:	4770      	bx	lr
 8003ebe:	bf00      	nop
 8003ec0:	40010000 	.word	0x40010000
 8003ec4:	40000400 	.word	0x40000400
 8003ec8:	40000800 	.word	0x40000800
 8003ecc:	40000c00 	.word	0x40000c00
 8003ed0:	40010400 	.word	0x40010400
 8003ed4:	40014000 	.word	0x40014000
 8003ed8:	40014400 	.word	0x40014400
 8003edc:	40014800 	.word	0x40014800
 8003ee0:	40001800 	.word	0x40001800
 8003ee4:	40001c00 	.word	0x40001c00
 8003ee8:	40002000 	.word	0x40002000

08003eec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b087      	sub	sp, #28
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6a1b      	ldr	r3, [r3, #32]
 8003efa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6a1b      	ldr	r3, [r3, #32]
 8003f00:	f023 0201 	bic.w	r2, r3, #1
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	699b      	ldr	r3, [r3, #24]
 8003f12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003f14:	68fa      	ldr	r2, [r7, #12]
 8003f16:	4b2b      	ldr	r3, [pc, #172]	@ (8003fc4 <TIM_OC1_SetConfig+0xd8>)
 8003f18:	4013      	ands	r3, r2
 8003f1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	f023 0303 	bic.w	r3, r3, #3
 8003f22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	68fa      	ldr	r2, [r7, #12]
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	f023 0302 	bic.w	r3, r3, #2
 8003f34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	697a      	ldr	r2, [r7, #20]
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	4a21      	ldr	r2, [pc, #132]	@ (8003fc8 <TIM_OC1_SetConfig+0xdc>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d003      	beq.n	8003f50 <TIM_OC1_SetConfig+0x64>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	4a20      	ldr	r2, [pc, #128]	@ (8003fcc <TIM_OC1_SetConfig+0xe0>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d10c      	bne.n	8003f6a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	f023 0308 	bic.w	r3, r3, #8
 8003f56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	68db      	ldr	r3, [r3, #12]
 8003f5c:	697a      	ldr	r2, [r7, #20]
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	f023 0304 	bic.w	r3, r3, #4
 8003f68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	4a16      	ldr	r2, [pc, #88]	@ (8003fc8 <TIM_OC1_SetConfig+0xdc>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d003      	beq.n	8003f7a <TIM_OC1_SetConfig+0x8e>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	4a15      	ldr	r2, [pc, #84]	@ (8003fcc <TIM_OC1_SetConfig+0xe0>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d111      	bne.n	8003f9e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003f88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	695b      	ldr	r3, [r3, #20]
 8003f8e:	693a      	ldr	r2, [r7, #16]
 8003f90:	4313      	orrs	r3, r2
 8003f92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	699b      	ldr	r3, [r3, #24]
 8003f98:	693a      	ldr	r2, [r7, #16]
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	693a      	ldr	r2, [r7, #16]
 8003fa2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	68fa      	ldr	r2, [r7, #12]
 8003fa8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	685a      	ldr	r2, [r3, #4]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	697a      	ldr	r2, [r7, #20]
 8003fb6:	621a      	str	r2, [r3, #32]
}
 8003fb8:	bf00      	nop
 8003fba:	371c      	adds	r7, #28
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc2:	4770      	bx	lr
 8003fc4:	fffeff8f 	.word	0xfffeff8f
 8003fc8:	40010000 	.word	0x40010000
 8003fcc:	40010400 	.word	0x40010400

08003fd0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	b087      	sub	sp, #28
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
 8003fd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6a1b      	ldr	r3, [r3, #32]
 8003fde:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6a1b      	ldr	r3, [r3, #32]
 8003fe4:	f023 0210 	bic.w	r2, r3, #16
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	699b      	ldr	r3, [r3, #24]
 8003ff6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003ff8:	68fa      	ldr	r2, [r7, #12]
 8003ffa:	4b2e      	ldr	r3, [pc, #184]	@ (80040b4 <TIM_OC2_SetConfig+0xe4>)
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004006:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	021b      	lsls	r3, r3, #8
 800400e:	68fa      	ldr	r2, [r7, #12]
 8004010:	4313      	orrs	r3, r2
 8004012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	f023 0320 	bic.w	r3, r3, #32
 800401a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	011b      	lsls	r3, r3, #4
 8004022:	697a      	ldr	r2, [r7, #20]
 8004024:	4313      	orrs	r3, r2
 8004026:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	4a23      	ldr	r2, [pc, #140]	@ (80040b8 <TIM_OC2_SetConfig+0xe8>)
 800402c:	4293      	cmp	r3, r2
 800402e:	d003      	beq.n	8004038 <TIM_OC2_SetConfig+0x68>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	4a22      	ldr	r2, [pc, #136]	@ (80040bc <TIM_OC2_SetConfig+0xec>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d10d      	bne.n	8004054 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004038:	697b      	ldr	r3, [r7, #20]
 800403a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800403e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	68db      	ldr	r3, [r3, #12]
 8004044:	011b      	lsls	r3, r3, #4
 8004046:	697a      	ldr	r2, [r7, #20]
 8004048:	4313      	orrs	r3, r2
 800404a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800404c:	697b      	ldr	r3, [r7, #20]
 800404e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004052:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	4a18      	ldr	r2, [pc, #96]	@ (80040b8 <TIM_OC2_SetConfig+0xe8>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d003      	beq.n	8004064 <TIM_OC2_SetConfig+0x94>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	4a17      	ldr	r2, [pc, #92]	@ (80040bc <TIM_OC2_SetConfig+0xec>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d113      	bne.n	800408c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800406a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004072:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	695b      	ldr	r3, [r3, #20]
 8004078:	009b      	lsls	r3, r3, #2
 800407a:	693a      	ldr	r2, [r7, #16]
 800407c:	4313      	orrs	r3, r2
 800407e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	699b      	ldr	r3, [r3, #24]
 8004084:	009b      	lsls	r3, r3, #2
 8004086:	693a      	ldr	r2, [r7, #16]
 8004088:	4313      	orrs	r3, r2
 800408a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	693a      	ldr	r2, [r7, #16]
 8004090:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	68fa      	ldr	r2, [r7, #12]
 8004096:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	685a      	ldr	r2, [r3, #4]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	697a      	ldr	r2, [r7, #20]
 80040a4:	621a      	str	r2, [r3, #32]
}
 80040a6:	bf00      	nop
 80040a8:	371c      	adds	r7, #28
 80040aa:	46bd      	mov	sp, r7
 80040ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b0:	4770      	bx	lr
 80040b2:	bf00      	nop
 80040b4:	feff8fff 	.word	0xfeff8fff
 80040b8:	40010000 	.word	0x40010000
 80040bc:	40010400 	.word	0x40010400

080040c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b087      	sub	sp, #28
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
 80040c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6a1b      	ldr	r3, [r3, #32]
 80040ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6a1b      	ldr	r3, [r3, #32]
 80040d4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	69db      	ldr	r3, [r3, #28]
 80040e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80040e8:	68fa      	ldr	r2, [r7, #12]
 80040ea:	4b2d      	ldr	r3, [pc, #180]	@ (80041a0 <TIM_OC3_SetConfig+0xe0>)
 80040ec:	4013      	ands	r3, r2
 80040ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	f023 0303 	bic.w	r3, r3, #3
 80040f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	68fa      	ldr	r2, [r7, #12]
 80040fe:	4313      	orrs	r3, r2
 8004100:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004108:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	021b      	lsls	r3, r3, #8
 8004110:	697a      	ldr	r2, [r7, #20]
 8004112:	4313      	orrs	r3, r2
 8004114:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	4a22      	ldr	r2, [pc, #136]	@ (80041a4 <TIM_OC3_SetConfig+0xe4>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d003      	beq.n	8004126 <TIM_OC3_SetConfig+0x66>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	4a21      	ldr	r2, [pc, #132]	@ (80041a8 <TIM_OC3_SetConfig+0xe8>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d10d      	bne.n	8004142 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004126:	697b      	ldr	r3, [r7, #20]
 8004128:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800412c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	021b      	lsls	r3, r3, #8
 8004134:	697a      	ldr	r2, [r7, #20]
 8004136:	4313      	orrs	r3, r2
 8004138:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004140:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	4a17      	ldr	r2, [pc, #92]	@ (80041a4 <TIM_OC3_SetConfig+0xe4>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d003      	beq.n	8004152 <TIM_OC3_SetConfig+0x92>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	4a16      	ldr	r2, [pc, #88]	@ (80041a8 <TIM_OC3_SetConfig+0xe8>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d113      	bne.n	800417a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004158:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004160:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	695b      	ldr	r3, [r3, #20]
 8004166:	011b      	lsls	r3, r3, #4
 8004168:	693a      	ldr	r2, [r7, #16]
 800416a:	4313      	orrs	r3, r2
 800416c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	699b      	ldr	r3, [r3, #24]
 8004172:	011b      	lsls	r3, r3, #4
 8004174:	693a      	ldr	r2, [r7, #16]
 8004176:	4313      	orrs	r3, r2
 8004178:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	693a      	ldr	r2, [r7, #16]
 800417e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	68fa      	ldr	r2, [r7, #12]
 8004184:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	685a      	ldr	r2, [r3, #4]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	697a      	ldr	r2, [r7, #20]
 8004192:	621a      	str	r2, [r3, #32]
}
 8004194:	bf00      	nop
 8004196:	371c      	adds	r7, #28
 8004198:	46bd      	mov	sp, r7
 800419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419e:	4770      	bx	lr
 80041a0:	fffeff8f 	.word	0xfffeff8f
 80041a4:	40010000 	.word	0x40010000
 80041a8:	40010400 	.word	0x40010400

080041ac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b087      	sub	sp, #28
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
 80041b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6a1b      	ldr	r3, [r3, #32]
 80041ba:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6a1b      	ldr	r3, [r3, #32]
 80041c0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	69db      	ldr	r3, [r3, #28]
 80041d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80041d4:	68fa      	ldr	r2, [r7, #12]
 80041d6:	4b1e      	ldr	r3, [pc, #120]	@ (8004250 <TIM_OC4_SetConfig+0xa4>)
 80041d8:	4013      	ands	r3, r2
 80041da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	021b      	lsls	r3, r3, #8
 80041ea:	68fa      	ldr	r2, [r7, #12]
 80041ec:	4313      	orrs	r3, r2
 80041ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80041f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	031b      	lsls	r3, r3, #12
 80041fe:	693a      	ldr	r2, [r7, #16]
 8004200:	4313      	orrs	r3, r2
 8004202:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	4a13      	ldr	r2, [pc, #76]	@ (8004254 <TIM_OC4_SetConfig+0xa8>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d003      	beq.n	8004214 <TIM_OC4_SetConfig+0x68>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	4a12      	ldr	r2, [pc, #72]	@ (8004258 <TIM_OC4_SetConfig+0xac>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d109      	bne.n	8004228 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800421a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	695b      	ldr	r3, [r3, #20]
 8004220:	019b      	lsls	r3, r3, #6
 8004222:	697a      	ldr	r2, [r7, #20]
 8004224:	4313      	orrs	r3, r2
 8004226:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	697a      	ldr	r2, [r7, #20]
 800422c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	68fa      	ldr	r2, [r7, #12]
 8004232:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	685a      	ldr	r2, [r3, #4]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	693a      	ldr	r2, [r7, #16]
 8004240:	621a      	str	r2, [r3, #32]
}
 8004242:	bf00      	nop
 8004244:	371c      	adds	r7, #28
 8004246:	46bd      	mov	sp, r7
 8004248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424c:	4770      	bx	lr
 800424e:	bf00      	nop
 8004250:	feff8fff 	.word	0xfeff8fff
 8004254:	40010000 	.word	0x40010000
 8004258:	40010400 	.word	0x40010400

0800425c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800425c:	b480      	push	{r7}
 800425e:	b087      	sub	sp, #28
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
 8004264:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6a1b      	ldr	r3, [r3, #32]
 800426a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6a1b      	ldr	r3, [r3, #32]
 8004270:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004282:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004284:	68fa      	ldr	r2, [r7, #12]
 8004286:	4b1b      	ldr	r3, [pc, #108]	@ (80042f4 <TIM_OC5_SetConfig+0x98>)
 8004288:	4013      	ands	r3, r2
 800428a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	68fa      	ldr	r2, [r7, #12]
 8004292:	4313      	orrs	r3, r2
 8004294:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800429c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	041b      	lsls	r3, r3, #16
 80042a4:	693a      	ldr	r2, [r7, #16]
 80042a6:	4313      	orrs	r3, r2
 80042a8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	4a12      	ldr	r2, [pc, #72]	@ (80042f8 <TIM_OC5_SetConfig+0x9c>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d003      	beq.n	80042ba <TIM_OC5_SetConfig+0x5e>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	4a11      	ldr	r2, [pc, #68]	@ (80042fc <TIM_OC5_SetConfig+0xa0>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d109      	bne.n	80042ce <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80042c0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	695b      	ldr	r3, [r3, #20]
 80042c6:	021b      	lsls	r3, r3, #8
 80042c8:	697a      	ldr	r2, [r7, #20]
 80042ca:	4313      	orrs	r3, r2
 80042cc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	697a      	ldr	r2, [r7, #20]
 80042d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	68fa      	ldr	r2, [r7, #12]
 80042d8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	685a      	ldr	r2, [r3, #4]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	693a      	ldr	r2, [r7, #16]
 80042e6:	621a      	str	r2, [r3, #32]
}
 80042e8:	bf00      	nop
 80042ea:	371c      	adds	r7, #28
 80042ec:	46bd      	mov	sp, r7
 80042ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f2:	4770      	bx	lr
 80042f4:	fffeff8f 	.word	0xfffeff8f
 80042f8:	40010000 	.word	0x40010000
 80042fc:	40010400 	.word	0x40010400

08004300 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004300:	b480      	push	{r7}
 8004302:	b087      	sub	sp, #28
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
 8004308:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6a1b      	ldr	r3, [r3, #32]
 800430e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6a1b      	ldr	r3, [r3, #32]
 8004314:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004326:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004328:	68fa      	ldr	r2, [r7, #12]
 800432a:	4b1c      	ldr	r3, [pc, #112]	@ (800439c <TIM_OC6_SetConfig+0x9c>)
 800432c:	4013      	ands	r3, r2
 800432e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	021b      	lsls	r3, r3, #8
 8004336:	68fa      	ldr	r2, [r7, #12]
 8004338:	4313      	orrs	r3, r2
 800433a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004342:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	051b      	lsls	r3, r3, #20
 800434a:	693a      	ldr	r2, [r7, #16]
 800434c:	4313      	orrs	r3, r2
 800434e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	4a13      	ldr	r2, [pc, #76]	@ (80043a0 <TIM_OC6_SetConfig+0xa0>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d003      	beq.n	8004360 <TIM_OC6_SetConfig+0x60>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	4a12      	ldr	r2, [pc, #72]	@ (80043a4 <TIM_OC6_SetConfig+0xa4>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d109      	bne.n	8004374 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004366:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	695b      	ldr	r3, [r3, #20]
 800436c:	029b      	lsls	r3, r3, #10
 800436e:	697a      	ldr	r2, [r7, #20]
 8004370:	4313      	orrs	r3, r2
 8004372:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	697a      	ldr	r2, [r7, #20]
 8004378:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	68fa      	ldr	r2, [r7, #12]
 800437e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	685a      	ldr	r2, [r3, #4]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	693a      	ldr	r2, [r7, #16]
 800438c:	621a      	str	r2, [r3, #32]
}
 800438e:	bf00      	nop
 8004390:	371c      	adds	r7, #28
 8004392:	46bd      	mov	sp, r7
 8004394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004398:	4770      	bx	lr
 800439a:	bf00      	nop
 800439c:	feff8fff 	.word	0xfeff8fff
 80043a0:	40010000 	.word	0x40010000
 80043a4:	40010400 	.word	0x40010400

080043a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b087      	sub	sp, #28
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	60f8      	str	r0, [r7, #12]
 80043b0:	60b9      	str	r1, [r7, #8]
 80043b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	6a1b      	ldr	r3, [r3, #32]
 80043b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	6a1b      	ldr	r3, [r3, #32]
 80043be:	f023 0201 	bic.w	r2, r3, #1
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	699b      	ldr	r3, [r3, #24]
 80043ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80043d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	011b      	lsls	r3, r3, #4
 80043d8:	693a      	ldr	r2, [r7, #16]
 80043da:	4313      	orrs	r3, r2
 80043dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	f023 030a 	bic.w	r3, r3, #10
 80043e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80043e6:	697a      	ldr	r2, [r7, #20]
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	4313      	orrs	r3, r2
 80043ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	693a      	ldr	r2, [r7, #16]
 80043f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	697a      	ldr	r2, [r7, #20]
 80043f8:	621a      	str	r2, [r3, #32]
}
 80043fa:	bf00      	nop
 80043fc:	371c      	adds	r7, #28
 80043fe:	46bd      	mov	sp, r7
 8004400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004404:	4770      	bx	lr

08004406 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004406:	b480      	push	{r7}
 8004408:	b087      	sub	sp, #28
 800440a:	af00      	add	r7, sp, #0
 800440c:	60f8      	str	r0, [r7, #12]
 800440e:	60b9      	str	r1, [r7, #8]
 8004410:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6a1b      	ldr	r3, [r3, #32]
 8004416:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	6a1b      	ldr	r3, [r3, #32]
 800441c:	f023 0210 	bic.w	r2, r3, #16
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	699b      	ldr	r3, [r3, #24]
 8004428:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004430:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	031b      	lsls	r3, r3, #12
 8004436:	693a      	ldr	r2, [r7, #16]
 8004438:	4313      	orrs	r3, r2
 800443a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004442:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	011b      	lsls	r3, r3, #4
 8004448:	697a      	ldr	r2, [r7, #20]
 800444a:	4313      	orrs	r3, r2
 800444c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	693a      	ldr	r2, [r7, #16]
 8004452:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	697a      	ldr	r2, [r7, #20]
 8004458:	621a      	str	r2, [r3, #32]
}
 800445a:	bf00      	nop
 800445c:	371c      	adds	r7, #28
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr

08004466 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004466:	b480      	push	{r7}
 8004468:	b085      	sub	sp, #20
 800446a:	af00      	add	r7, sp, #0
 800446c:	6078      	str	r0, [r7, #4]
 800446e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800447c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800447e:	683a      	ldr	r2, [r7, #0]
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	4313      	orrs	r3, r2
 8004484:	f043 0307 	orr.w	r3, r3, #7
 8004488:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	68fa      	ldr	r2, [r7, #12]
 800448e:	609a      	str	r2, [r3, #8]
}
 8004490:	bf00      	nop
 8004492:	3714      	adds	r7, #20
 8004494:	46bd      	mov	sp, r7
 8004496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449a:	4770      	bx	lr

0800449c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800449c:	b480      	push	{r7}
 800449e:	b087      	sub	sp, #28
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	60f8      	str	r0, [r7, #12]
 80044a4:	60b9      	str	r1, [r7, #8]
 80044a6:	607a      	str	r2, [r7, #4]
 80044a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	689b      	ldr	r3, [r3, #8]
 80044ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80044b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	021a      	lsls	r2, r3, #8
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	431a      	orrs	r2, r3
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	4313      	orrs	r3, r2
 80044c4:	697a      	ldr	r2, [r7, #20]
 80044c6:	4313      	orrs	r3, r2
 80044c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	697a      	ldr	r2, [r7, #20]
 80044ce:	609a      	str	r2, [r3, #8]
}
 80044d0:	bf00      	nop
 80044d2:	371c      	adds	r7, #28
 80044d4:	46bd      	mov	sp, r7
 80044d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044da:	4770      	bx	lr

080044dc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80044dc:	b480      	push	{r7}
 80044de:	b087      	sub	sp, #28
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	60f8      	str	r0, [r7, #12]
 80044e4:	60b9      	str	r1, [r7, #8]
 80044e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	f003 031f 	and.w	r3, r3, #31
 80044ee:	2201      	movs	r2, #1
 80044f0:	fa02 f303 	lsl.w	r3, r2, r3
 80044f4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	6a1a      	ldr	r2, [r3, #32]
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	43db      	mvns	r3, r3
 80044fe:	401a      	ands	r2, r3
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6a1a      	ldr	r2, [r3, #32]
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	f003 031f 	and.w	r3, r3, #31
 800450e:	6879      	ldr	r1, [r7, #4]
 8004510:	fa01 f303 	lsl.w	r3, r1, r3
 8004514:	431a      	orrs	r2, r3
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	621a      	str	r2, [r3, #32]
}
 800451a:	bf00      	nop
 800451c:	371c      	adds	r7, #28
 800451e:	46bd      	mov	sp, r7
 8004520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004524:	4770      	bx	lr
	...

08004528 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004528:	b480      	push	{r7}
 800452a:	b085      	sub	sp, #20
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
 8004530:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004538:	2b01      	cmp	r3, #1
 800453a:	d101      	bne.n	8004540 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800453c:	2302      	movs	r3, #2
 800453e:	e06d      	b.n	800461c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2202      	movs	r2, #2
 800454c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a30      	ldr	r2, [pc, #192]	@ (8004628 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d004      	beq.n	8004574 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4a2f      	ldr	r2, [pc, #188]	@ (800462c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d108      	bne.n	8004586 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800457a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	68fa      	ldr	r2, [r7, #12]
 8004582:	4313      	orrs	r3, r2
 8004584:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800458c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	68fa      	ldr	r2, [r7, #12]
 8004594:	4313      	orrs	r3, r2
 8004596:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	68fa      	ldr	r2, [r7, #12]
 800459e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a20      	ldr	r2, [pc, #128]	@ (8004628 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d022      	beq.n	80045f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045b2:	d01d      	beq.n	80045f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a1d      	ldr	r2, [pc, #116]	@ (8004630 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d018      	beq.n	80045f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a1c      	ldr	r2, [pc, #112]	@ (8004634 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d013      	beq.n	80045f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a1a      	ldr	r2, [pc, #104]	@ (8004638 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d00e      	beq.n	80045f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a15      	ldr	r2, [pc, #84]	@ (800462c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d009      	beq.n	80045f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a16      	ldr	r2, [pc, #88]	@ (800463c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d004      	beq.n	80045f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a15      	ldr	r2, [pc, #84]	@ (8004640 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d10c      	bne.n	800460a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80045f6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	68ba      	ldr	r2, [r7, #8]
 80045fe:	4313      	orrs	r3, r2
 8004600:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	68ba      	ldr	r2, [r7, #8]
 8004608:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2201      	movs	r2, #1
 800460e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2200      	movs	r2, #0
 8004616:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800461a:	2300      	movs	r3, #0
}
 800461c:	4618      	mov	r0, r3
 800461e:	3714      	adds	r7, #20
 8004620:	46bd      	mov	sp, r7
 8004622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004626:	4770      	bx	lr
 8004628:	40010000 	.word	0x40010000
 800462c:	40010400 	.word	0x40010400
 8004630:	40000400 	.word	0x40000400
 8004634:	40000800 	.word	0x40000800
 8004638:	40000c00 	.word	0x40000c00
 800463c:	40014000 	.word	0x40014000
 8004640:	40001800 	.word	0x40001800

08004644 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b082      	sub	sp, #8
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d101      	bne.n	8004656 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	e040      	b.n	80046d8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800465a:	2b00      	cmp	r3, #0
 800465c:	d106      	bne.n	800466c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2200      	movs	r2, #0
 8004662:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f7fc fcae 	bl	8000fc8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2224      	movs	r2, #36	@ 0x24
 8004670:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f022 0201 	bic.w	r2, r2, #1
 8004680:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004686:	2b00      	cmp	r3, #0
 8004688:	d002      	beq.n	8004690 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	f000 fe86 	bl	800539c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	f000 fc1f 	bl	8004ed4 <UART_SetConfig>
 8004696:	4603      	mov	r3, r0
 8004698:	2b01      	cmp	r3, #1
 800469a:	d101      	bne.n	80046a0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	e01b      	b.n	80046d8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	685a      	ldr	r2, [r3, #4]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80046ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	689a      	ldr	r2, [r3, #8]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80046be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f042 0201 	orr.w	r2, r2, #1
 80046ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80046d0:	6878      	ldr	r0, [r7, #4]
 80046d2:	f000 ff05 	bl	80054e0 <UART_CheckIdleState>
 80046d6:	4603      	mov	r3, r0
}
 80046d8:	4618      	mov	r0, r3
 80046da:	3708      	adds	r7, #8
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}

080046e0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b08a      	sub	sp, #40	@ 0x28
 80046e4:	af02      	add	r7, sp, #8
 80046e6:	60f8      	str	r0, [r7, #12]
 80046e8:	60b9      	str	r1, [r7, #8]
 80046ea:	603b      	str	r3, [r7, #0]
 80046ec:	4613      	mov	r3, r2
 80046ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80046f4:	2b20      	cmp	r3, #32
 80046f6:	d177      	bne.n	80047e8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d002      	beq.n	8004704 <HAL_UART_Transmit+0x24>
 80046fe:	88fb      	ldrh	r3, [r7, #6]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d101      	bne.n	8004708 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	e070      	b.n	80047ea <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2200      	movs	r2, #0
 800470c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	2221      	movs	r2, #33	@ 0x21
 8004714:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004716:	f7fc fe35 	bl	8001384 <HAL_GetTick>
 800471a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	88fa      	ldrh	r2, [r7, #6]
 8004720:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	88fa      	ldrh	r2, [r7, #6]
 8004728:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004734:	d108      	bne.n	8004748 <HAL_UART_Transmit+0x68>
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	691b      	ldr	r3, [r3, #16]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d104      	bne.n	8004748 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800473e:	2300      	movs	r3, #0
 8004740:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	61bb      	str	r3, [r7, #24]
 8004746:	e003      	b.n	8004750 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800474c:	2300      	movs	r3, #0
 800474e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004750:	e02f      	b.n	80047b2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	9300      	str	r3, [sp, #0]
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	2200      	movs	r2, #0
 800475a:	2180      	movs	r1, #128	@ 0x80
 800475c:	68f8      	ldr	r0, [r7, #12]
 800475e:	f000 ff67 	bl	8005630 <UART_WaitOnFlagUntilTimeout>
 8004762:	4603      	mov	r3, r0
 8004764:	2b00      	cmp	r3, #0
 8004766:	d004      	beq.n	8004772 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2220      	movs	r2, #32
 800476c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800476e:	2303      	movs	r3, #3
 8004770:	e03b      	b.n	80047ea <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004772:	69fb      	ldr	r3, [r7, #28]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d10b      	bne.n	8004790 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004778:	69bb      	ldr	r3, [r7, #24]
 800477a:	881b      	ldrh	r3, [r3, #0]
 800477c:	461a      	mov	r2, r3
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004786:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004788:	69bb      	ldr	r3, [r7, #24]
 800478a:	3302      	adds	r3, #2
 800478c:	61bb      	str	r3, [r7, #24]
 800478e:	e007      	b.n	80047a0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004790:	69fb      	ldr	r3, [r7, #28]
 8004792:	781a      	ldrb	r2, [r3, #0]
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800479a:	69fb      	ldr	r3, [r7, #28]
 800479c:	3301      	adds	r3, #1
 800479e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80047a6:	b29b      	uxth	r3, r3
 80047a8:	3b01      	subs	r3, #1
 80047aa:	b29a      	uxth	r2, r3
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d1c9      	bne.n	8004752 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	9300      	str	r3, [sp, #0]
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	2200      	movs	r2, #0
 80047c6:	2140      	movs	r1, #64	@ 0x40
 80047c8:	68f8      	ldr	r0, [r7, #12]
 80047ca:	f000 ff31 	bl	8005630 <UART_WaitOnFlagUntilTimeout>
 80047ce:	4603      	mov	r3, r0
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d004      	beq.n	80047de <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2220      	movs	r2, #32
 80047d8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80047da:	2303      	movs	r3, #3
 80047dc:	e005      	b.n	80047ea <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2220      	movs	r2, #32
 80047e2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80047e4:	2300      	movs	r3, #0
 80047e6:	e000      	b.n	80047ea <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80047e8:	2302      	movs	r3, #2
  }
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3720      	adds	r7, #32
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}

080047f2 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80047f2:	b580      	push	{r7, lr}
 80047f4:	b08a      	sub	sp, #40	@ 0x28
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	60f8      	str	r0, [r7, #12]
 80047fa:	60b9      	str	r1, [r7, #8]
 80047fc:	4613      	mov	r3, r2
 80047fe:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004806:	2b20      	cmp	r3, #32
 8004808:	d132      	bne.n	8004870 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d002      	beq.n	8004816 <HAL_UART_Receive_IT+0x24>
 8004810:	88fb      	ldrh	r3, [r7, #6]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d101      	bne.n	800481a <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	e02b      	b.n	8004872 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	2200      	movs	r2, #0
 800481e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800482a:	2b00      	cmp	r3, #0
 800482c:	d018      	beq.n	8004860 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004834:	697b      	ldr	r3, [r7, #20]
 8004836:	e853 3f00 	ldrex	r3, [r3]
 800483a:	613b      	str	r3, [r7, #16]
   return(result);
 800483c:	693b      	ldr	r3, [r7, #16]
 800483e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004842:	627b      	str	r3, [r7, #36]	@ 0x24
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	461a      	mov	r2, r3
 800484a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800484c:	623b      	str	r3, [r7, #32]
 800484e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004850:	69f9      	ldr	r1, [r7, #28]
 8004852:	6a3a      	ldr	r2, [r7, #32]
 8004854:	e841 2300 	strex	r3, r2, [r1]
 8004858:	61bb      	str	r3, [r7, #24]
   return(result);
 800485a:	69bb      	ldr	r3, [r7, #24]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d1e6      	bne.n	800482e <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004860:	88fb      	ldrh	r3, [r7, #6]
 8004862:	461a      	mov	r2, r3
 8004864:	68b9      	ldr	r1, [r7, #8]
 8004866:	68f8      	ldr	r0, [r7, #12]
 8004868:	f000 ff50 	bl	800570c <UART_Start_Receive_IT>
 800486c:	4603      	mov	r3, r0
 800486e:	e000      	b.n	8004872 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8004870:	2302      	movs	r3, #2
  }
}
 8004872:	4618      	mov	r0, r3
 8004874:	3728      	adds	r7, #40	@ 0x28
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}
	...

0800487c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b0ba      	sub	sp, #232	@ 0xe8
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	69db      	ldr	r3, [r3, #28]
 800488a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	689b      	ldr	r3, [r3, #8]
 800489e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80048a2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80048a6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80048aa:	4013      	ands	r3, r2
 80048ac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80048b0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d115      	bne.n	80048e4 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80048b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048bc:	f003 0320 	and.w	r3, r3, #32
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d00f      	beq.n	80048e4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80048c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048c8:	f003 0320 	and.w	r3, r3, #32
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d009      	beq.n	80048e4 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	f000 82c6 	beq.w	8004e66 <HAL_UART_IRQHandler+0x5ea>
      {
        huart->RxISR(huart);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80048de:	6878      	ldr	r0, [r7, #4]
 80048e0:	4798      	blx	r3
      }
      return;
 80048e2:	e2c0      	b.n	8004e66 <HAL_UART_IRQHandler+0x5ea>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80048e4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	f000 8117 	beq.w	8004b1c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80048ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048f2:	f003 0301 	and.w	r3, r3, #1
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d106      	bne.n	8004908 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80048fa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80048fe:	4b85      	ldr	r3, [pc, #532]	@ (8004b14 <HAL_UART_IRQHandler+0x298>)
 8004900:	4013      	ands	r3, r2
 8004902:	2b00      	cmp	r3, #0
 8004904:	f000 810a 	beq.w	8004b1c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004908:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800490c:	f003 0301 	and.w	r3, r3, #1
 8004910:	2b00      	cmp	r3, #0
 8004912:	d011      	beq.n	8004938 <HAL_UART_IRQHandler+0xbc>
 8004914:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004918:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800491c:	2b00      	cmp	r3, #0
 800491e:	d00b      	beq.n	8004938 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	2201      	movs	r2, #1
 8004926:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800492e:	f043 0201 	orr.w	r2, r3, #1
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004938:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800493c:	f003 0302 	and.w	r3, r3, #2
 8004940:	2b00      	cmp	r3, #0
 8004942:	d011      	beq.n	8004968 <HAL_UART_IRQHandler+0xec>
 8004944:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004948:	f003 0301 	and.w	r3, r3, #1
 800494c:	2b00      	cmp	r3, #0
 800494e:	d00b      	beq.n	8004968 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	2202      	movs	r2, #2
 8004956:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800495e:	f043 0204 	orr.w	r2, r3, #4
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004968:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800496c:	f003 0304 	and.w	r3, r3, #4
 8004970:	2b00      	cmp	r3, #0
 8004972:	d011      	beq.n	8004998 <HAL_UART_IRQHandler+0x11c>
 8004974:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004978:	f003 0301 	and.w	r3, r3, #1
 800497c:	2b00      	cmp	r3, #0
 800497e:	d00b      	beq.n	8004998 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	2204      	movs	r2, #4
 8004986:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800498e:	f043 0202 	orr.w	r2, r3, #2
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004998:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800499c:	f003 0308 	and.w	r3, r3, #8
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d017      	beq.n	80049d4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80049a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049a8:	f003 0320 	and.w	r3, r3, #32
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d105      	bne.n	80049bc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80049b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80049b4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d00b      	beq.n	80049d4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	2208      	movs	r2, #8
 80049c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049ca:	f043 0208 	orr.w	r2, r3, #8
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80049d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d012      	beq.n	8004a06 <HAL_UART_IRQHandler+0x18a>
 80049e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049e4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d00c      	beq.n	8004a06 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80049f4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049fc:	f043 0220 	orr.w	r2, r3, #32
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	f000 822c 	beq.w	8004e6a <HAL_UART_IRQHandler+0x5ee>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004a12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a16:	f003 0320 	and.w	r3, r3, #32
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d00d      	beq.n	8004a3a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004a1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a22:	f003 0320 	and.w	r3, r3, #32
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d007      	beq.n	8004a3a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d003      	beq.n	8004a3a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a36:	6878      	ldr	r0, [r7, #4]
 8004a38:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a40:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a4e:	2b40      	cmp	r3, #64	@ 0x40
 8004a50:	d005      	beq.n	8004a5e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004a52:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004a56:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d04f      	beq.n	8004afe <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f000 ff1a 	bl	8005898 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a6e:	2b40      	cmp	r3, #64	@ 0x40
 8004a70:	d141      	bne.n	8004af6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	3308      	adds	r3, #8
 8004a78:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a7c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004a80:	e853 3f00 	ldrex	r3, [r3]
 8004a84:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004a88:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a90:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	3308      	adds	r3, #8
 8004a9a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004a9e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004aa2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aa6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004aaa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004aae:	e841 2300 	strex	r3, r2, [r1]
 8004ab2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004ab6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d1d9      	bne.n	8004a72 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d013      	beq.n	8004aee <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004aca:	4a13      	ldr	r2, [pc, #76]	@ (8004b18 <HAL_UART_IRQHandler+0x29c>)
 8004acc:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f7fc fe07 	bl	80016e6 <HAL_DMA_Abort_IT>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d017      	beq.n	8004b0e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ae2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ae4:	687a      	ldr	r2, [r7, #4]
 8004ae6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004ae8:	4610      	mov	r0, r2
 8004aea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004aec:	e00f      	b.n	8004b0e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004aee:	6878      	ldr	r0, [r7, #4]
 8004af0:	f000 f9d0 	bl	8004e94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004af4:	e00b      	b.n	8004b0e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004af6:	6878      	ldr	r0, [r7, #4]
 8004af8:	f000 f9cc 	bl	8004e94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004afc:	e007      	b.n	8004b0e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004afe:	6878      	ldr	r0, [r7, #4]
 8004b00:	f000 f9c8 	bl	8004e94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2200      	movs	r2, #0
 8004b08:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004b0c:	e1ad      	b.n	8004e6a <HAL_UART_IRQHandler+0x5ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b0e:	bf00      	nop
    return;
 8004b10:	e1ab      	b.n	8004e6a <HAL_UART_IRQHandler+0x5ee>
 8004b12:	bf00      	nop
 8004b14:	04000120 	.word	0x04000120
 8004b18:	08005961 	.word	0x08005961

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	f040 8166 	bne.w	8004df2 <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004b26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b2a:	f003 0310 	and.w	r3, r3, #16
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	f000 815f 	beq.w	8004df2 <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004b34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b38:	f003 0310 	and.w	r3, r3, #16
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	f000 8158 	beq.w	8004df2 <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	2210      	movs	r2, #16
 8004b48:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b54:	2b40      	cmp	r3, #64	@ 0x40
 8004b56:	f040 80d0 	bne.w	8004cfa <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004b66:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	f000 80ab 	beq.w	8004cc6 <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004b76:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	f080 80a3 	bcs.w	8004cc6 <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b86:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b8e:	69db      	ldr	r3, [r3, #28]
 8004b90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b94:	f000 8086 	beq.w	8004ca4 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ba0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004ba4:	e853 3f00 	ldrex	r3, [r3]
 8004ba8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004bac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004bb0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004bb4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	461a      	mov	r2, r3
 8004bbe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004bc2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004bc6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bca:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004bce:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004bd2:	e841 2300 	strex	r3, r2, [r1]
 8004bd6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004bda:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d1da      	bne.n	8004b98 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	3308      	adds	r3, #8
 8004be8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004bec:	e853 3f00 	ldrex	r3, [r3]
 8004bf0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004bf2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004bf4:	f023 0301 	bic.w	r3, r3, #1
 8004bf8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	3308      	adds	r3, #8
 8004c02:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004c06:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004c0a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c0c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004c0e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004c12:	e841 2300 	strex	r3, r2, [r1]
 8004c16:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004c18:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d1e1      	bne.n	8004be2 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	3308      	adds	r3, #8
 8004c24:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c26:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c28:	e853 3f00 	ldrex	r3, [r3]
 8004c2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004c2e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004c30:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c34:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	3308      	adds	r3, #8
 8004c3e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004c42:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004c44:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c46:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004c48:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004c4a:	e841 2300 	strex	r3, r2, [r1]
 8004c4e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004c50:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d1e3      	bne.n	8004c1e <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2220      	movs	r2, #32
 8004c5a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2200      	movs	r2, #0
 8004c62:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c6c:	e853 3f00 	ldrex	r3, [r3]
 8004c70:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004c72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c74:	f023 0310 	bic.w	r3, r3, #16
 8004c78:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	461a      	mov	r2, r3
 8004c82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c86:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004c88:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c8a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004c8c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004c8e:	e841 2300 	strex	r3, r2, [r1]
 8004c92:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004c94:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d1e4      	bne.n	8004c64 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	f7fc fcb1 	bl	8001606 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2202      	movs	r2, #2
 8004ca8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004cb6:	b29b      	uxth	r3, r3
 8004cb8:	1ad3      	subs	r3, r2, r3
 8004cba:	b29b      	uxth	r3, r3
 8004cbc:	4619      	mov	r1, r3
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f000 f8f2 	bl	8004ea8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004cc4:	e0d3      	b.n	8004e6e <HAL_UART_IRQHandler+0x5f2>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004ccc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	f040 80cc 	bne.w	8004e6e <HAL_UART_IRQHandler+0x5f2>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cda:	69db      	ldr	r3, [r3, #28]
 8004cdc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ce0:	f040 80c5 	bne.w	8004e6e <HAL_UART_IRQHandler+0x5f2>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2202      	movs	r2, #2
 8004ce8:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004cf0:	4619      	mov	r1, r3
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	f000 f8d8 	bl	8004ea8 <HAL_UARTEx_RxEventCallback>
      return;
 8004cf8:	e0b9      	b.n	8004e6e <HAL_UART_IRQHandler+0x5f2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004d06:	b29b      	uxth	r3, r3
 8004d08:	1ad3      	subs	r3, r2, r3
 8004d0a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004d14:	b29b      	uxth	r3, r3
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	f000 80ab 	beq.w	8004e72 <HAL_UART_IRQHandler+0x5f6>
          && (nb_rx_data > 0U))
 8004d1c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	f000 80a6 	beq.w	8004e72 <HAL_UART_IRQHandler+0x5f6>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d2e:	e853 3f00 	ldrex	r3, [r3]
 8004d32:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004d34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d36:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d3a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	461a      	mov	r2, r3
 8004d44:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004d48:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d4a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d4c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004d4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d50:	e841 2300 	strex	r3, r2, [r1]
 8004d54:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004d56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d1e4      	bne.n	8004d26 <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	3308      	adds	r3, #8
 8004d62:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d66:	e853 3f00 	ldrex	r3, [r3]
 8004d6a:	623b      	str	r3, [r7, #32]
   return(result);
 8004d6c:	6a3b      	ldr	r3, [r7, #32]
 8004d6e:	f023 0301 	bic.w	r3, r3, #1
 8004d72:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	3308      	adds	r3, #8
 8004d7c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004d80:	633a      	str	r2, [r7, #48]	@ 0x30
 8004d82:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d84:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d88:	e841 2300 	strex	r3, r2, [r1]
 8004d8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004d8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d1e3      	bne.n	8004d5c <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2220      	movs	r2, #32
 8004d98:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2200      	movs	r2, #0
 8004da6:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	e853 3f00 	ldrex	r3, [r3]
 8004db4:	60fb      	str	r3, [r7, #12]
   return(result);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	f023 0310 	bic.w	r3, r3, #16
 8004dbc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	461a      	mov	r2, r3
 8004dc6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004dca:	61fb      	str	r3, [r7, #28]
 8004dcc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dce:	69b9      	ldr	r1, [r7, #24]
 8004dd0:	69fa      	ldr	r2, [r7, #28]
 8004dd2:	e841 2300 	strex	r3, r2, [r1]
 8004dd6:	617b      	str	r3, [r7, #20]
   return(result);
 8004dd8:	697b      	ldr	r3, [r7, #20]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d1e4      	bne.n	8004da8 <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2202      	movs	r2, #2
 8004de2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004de4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004de8:	4619      	mov	r1, r3
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	f000 f85c 	bl	8004ea8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004df0:	e03f      	b.n	8004e72 <HAL_UART_IRQHandler+0x5f6>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004df2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004df6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d00e      	beq.n	8004e1c <HAL_UART_IRQHandler+0x5a0>
 8004dfe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d008      	beq.n	8004e1c <HAL_UART_IRQHandler+0x5a0>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004e12:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004e14:	6878      	ldr	r0, [r7, #4]
 8004e16:	f000 f853 	bl	8004ec0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004e1a:	e02d      	b.n	8004e78 <HAL_UART_IRQHandler+0x5fc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004e1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d00e      	beq.n	8004e46 <HAL_UART_IRQHandler+0x5ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004e28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d008      	beq.n	8004e46 <HAL_UART_IRQHandler+0x5ca>
  {
    if (huart->TxISR != NULL)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d01c      	beq.n	8004e76 <HAL_UART_IRQHandler+0x5fa>
    {
      huart->TxISR(huart);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e40:	6878      	ldr	r0, [r7, #4]
 8004e42:	4798      	blx	r3
    }
    return;
 8004e44:	e017      	b.n	8004e76 <HAL_UART_IRQHandler+0x5fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004e46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d012      	beq.n	8004e78 <HAL_UART_IRQHandler+0x5fc>
 8004e52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d00c      	beq.n	8004e78 <HAL_UART_IRQHandler+0x5fc>
  {
    UART_EndTransmit_IT(huart);
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	f000 fd90 	bl	8005984 <UART_EndTransmit_IT>
    return;
 8004e64:	e008      	b.n	8004e78 <HAL_UART_IRQHandler+0x5fc>
      return;
 8004e66:	bf00      	nop
 8004e68:	e006      	b.n	8004e78 <HAL_UART_IRQHandler+0x5fc>
    return;
 8004e6a:	bf00      	nop
 8004e6c:	e004      	b.n	8004e78 <HAL_UART_IRQHandler+0x5fc>
      return;
 8004e6e:	bf00      	nop
 8004e70:	e002      	b.n	8004e78 <HAL_UART_IRQHandler+0x5fc>
      return;
 8004e72:	bf00      	nop
 8004e74:	e000      	b.n	8004e78 <HAL_UART_IRQHandler+0x5fc>
    return;
 8004e76:	bf00      	nop
  }

}
 8004e78:	37e8      	adds	r7, #232	@ 0xe8
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}
 8004e7e:	bf00      	nop

08004e80 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b083      	sub	sp, #12
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004e88:	bf00      	nop
 8004e8a:	370c      	adds	r7, #12
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e92:	4770      	bx	lr

08004e94 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b083      	sub	sp, #12
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004e9c:	bf00      	nop
 8004e9e:	370c      	adds	r7, #12
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea6:	4770      	bx	lr

08004ea8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b083      	sub	sp, #12
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
 8004eb0:	460b      	mov	r3, r1
 8004eb2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004eb4:	bf00      	nop
 8004eb6:	370c      	adds	r7, #12
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebe:	4770      	bx	lr

08004ec0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b083      	sub	sp, #12
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004ec8:	bf00      	nop
 8004eca:	370c      	adds	r7, #12
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed2:	4770      	bx	lr

08004ed4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b088      	sub	sp, #32
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004edc:	2300      	movs	r3, #0
 8004ede:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	689a      	ldr	r2, [r3, #8]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	691b      	ldr	r3, [r3, #16]
 8004ee8:	431a      	orrs	r2, r3
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	695b      	ldr	r3, [r3, #20]
 8004eee:	431a      	orrs	r2, r3
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	69db      	ldr	r3, [r3, #28]
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	681a      	ldr	r2, [r3, #0]
 8004efe:	4ba6      	ldr	r3, [pc, #664]	@ (8005198 <UART_SetConfig+0x2c4>)
 8004f00:	4013      	ands	r3, r2
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	6812      	ldr	r2, [r2, #0]
 8004f06:	6979      	ldr	r1, [r7, #20]
 8004f08:	430b      	orrs	r3, r1
 8004f0a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	68da      	ldr	r2, [r3, #12]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	430a      	orrs	r2, r1
 8004f20:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	699b      	ldr	r3, [r3, #24]
 8004f26:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6a1b      	ldr	r3, [r3, #32]
 8004f2c:	697a      	ldr	r2, [r7, #20]
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	697a      	ldr	r2, [r7, #20]
 8004f42:	430a      	orrs	r2, r1
 8004f44:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a94      	ldr	r2, [pc, #592]	@ (800519c <UART_SetConfig+0x2c8>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d120      	bne.n	8004f92 <UART_SetConfig+0xbe>
 8004f50:	4b93      	ldr	r3, [pc, #588]	@ (80051a0 <UART_SetConfig+0x2cc>)
 8004f52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f56:	f003 0303 	and.w	r3, r3, #3
 8004f5a:	2b03      	cmp	r3, #3
 8004f5c:	d816      	bhi.n	8004f8c <UART_SetConfig+0xb8>
 8004f5e:	a201      	add	r2, pc, #4	@ (adr r2, 8004f64 <UART_SetConfig+0x90>)
 8004f60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f64:	08004f75 	.word	0x08004f75
 8004f68:	08004f81 	.word	0x08004f81
 8004f6c:	08004f7b 	.word	0x08004f7b
 8004f70:	08004f87 	.word	0x08004f87
 8004f74:	2301      	movs	r3, #1
 8004f76:	77fb      	strb	r3, [r7, #31]
 8004f78:	e150      	b.n	800521c <UART_SetConfig+0x348>
 8004f7a:	2302      	movs	r3, #2
 8004f7c:	77fb      	strb	r3, [r7, #31]
 8004f7e:	e14d      	b.n	800521c <UART_SetConfig+0x348>
 8004f80:	2304      	movs	r3, #4
 8004f82:	77fb      	strb	r3, [r7, #31]
 8004f84:	e14a      	b.n	800521c <UART_SetConfig+0x348>
 8004f86:	2308      	movs	r3, #8
 8004f88:	77fb      	strb	r3, [r7, #31]
 8004f8a:	e147      	b.n	800521c <UART_SetConfig+0x348>
 8004f8c:	2310      	movs	r3, #16
 8004f8e:	77fb      	strb	r3, [r7, #31]
 8004f90:	e144      	b.n	800521c <UART_SetConfig+0x348>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a83      	ldr	r2, [pc, #524]	@ (80051a4 <UART_SetConfig+0x2d0>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d132      	bne.n	8005002 <UART_SetConfig+0x12e>
 8004f9c:	4b80      	ldr	r3, [pc, #512]	@ (80051a0 <UART_SetConfig+0x2cc>)
 8004f9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fa2:	f003 030c 	and.w	r3, r3, #12
 8004fa6:	2b0c      	cmp	r3, #12
 8004fa8:	d828      	bhi.n	8004ffc <UART_SetConfig+0x128>
 8004faa:	a201      	add	r2, pc, #4	@ (adr r2, 8004fb0 <UART_SetConfig+0xdc>)
 8004fac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fb0:	08004fe5 	.word	0x08004fe5
 8004fb4:	08004ffd 	.word	0x08004ffd
 8004fb8:	08004ffd 	.word	0x08004ffd
 8004fbc:	08004ffd 	.word	0x08004ffd
 8004fc0:	08004ff1 	.word	0x08004ff1
 8004fc4:	08004ffd 	.word	0x08004ffd
 8004fc8:	08004ffd 	.word	0x08004ffd
 8004fcc:	08004ffd 	.word	0x08004ffd
 8004fd0:	08004feb 	.word	0x08004feb
 8004fd4:	08004ffd 	.word	0x08004ffd
 8004fd8:	08004ffd 	.word	0x08004ffd
 8004fdc:	08004ffd 	.word	0x08004ffd
 8004fe0:	08004ff7 	.word	0x08004ff7
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	77fb      	strb	r3, [r7, #31]
 8004fe8:	e118      	b.n	800521c <UART_SetConfig+0x348>
 8004fea:	2302      	movs	r3, #2
 8004fec:	77fb      	strb	r3, [r7, #31]
 8004fee:	e115      	b.n	800521c <UART_SetConfig+0x348>
 8004ff0:	2304      	movs	r3, #4
 8004ff2:	77fb      	strb	r3, [r7, #31]
 8004ff4:	e112      	b.n	800521c <UART_SetConfig+0x348>
 8004ff6:	2308      	movs	r3, #8
 8004ff8:	77fb      	strb	r3, [r7, #31]
 8004ffa:	e10f      	b.n	800521c <UART_SetConfig+0x348>
 8004ffc:	2310      	movs	r3, #16
 8004ffe:	77fb      	strb	r3, [r7, #31]
 8005000:	e10c      	b.n	800521c <UART_SetConfig+0x348>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4a68      	ldr	r2, [pc, #416]	@ (80051a8 <UART_SetConfig+0x2d4>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d120      	bne.n	800504e <UART_SetConfig+0x17a>
 800500c:	4b64      	ldr	r3, [pc, #400]	@ (80051a0 <UART_SetConfig+0x2cc>)
 800500e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005012:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005016:	2b30      	cmp	r3, #48	@ 0x30
 8005018:	d013      	beq.n	8005042 <UART_SetConfig+0x16e>
 800501a:	2b30      	cmp	r3, #48	@ 0x30
 800501c:	d814      	bhi.n	8005048 <UART_SetConfig+0x174>
 800501e:	2b20      	cmp	r3, #32
 8005020:	d009      	beq.n	8005036 <UART_SetConfig+0x162>
 8005022:	2b20      	cmp	r3, #32
 8005024:	d810      	bhi.n	8005048 <UART_SetConfig+0x174>
 8005026:	2b00      	cmp	r3, #0
 8005028:	d002      	beq.n	8005030 <UART_SetConfig+0x15c>
 800502a:	2b10      	cmp	r3, #16
 800502c:	d006      	beq.n	800503c <UART_SetConfig+0x168>
 800502e:	e00b      	b.n	8005048 <UART_SetConfig+0x174>
 8005030:	2300      	movs	r3, #0
 8005032:	77fb      	strb	r3, [r7, #31]
 8005034:	e0f2      	b.n	800521c <UART_SetConfig+0x348>
 8005036:	2302      	movs	r3, #2
 8005038:	77fb      	strb	r3, [r7, #31]
 800503a:	e0ef      	b.n	800521c <UART_SetConfig+0x348>
 800503c:	2304      	movs	r3, #4
 800503e:	77fb      	strb	r3, [r7, #31]
 8005040:	e0ec      	b.n	800521c <UART_SetConfig+0x348>
 8005042:	2308      	movs	r3, #8
 8005044:	77fb      	strb	r3, [r7, #31]
 8005046:	e0e9      	b.n	800521c <UART_SetConfig+0x348>
 8005048:	2310      	movs	r3, #16
 800504a:	77fb      	strb	r3, [r7, #31]
 800504c:	e0e6      	b.n	800521c <UART_SetConfig+0x348>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	4a56      	ldr	r2, [pc, #344]	@ (80051ac <UART_SetConfig+0x2d8>)
 8005054:	4293      	cmp	r3, r2
 8005056:	d120      	bne.n	800509a <UART_SetConfig+0x1c6>
 8005058:	4b51      	ldr	r3, [pc, #324]	@ (80051a0 <UART_SetConfig+0x2cc>)
 800505a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800505e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005062:	2bc0      	cmp	r3, #192	@ 0xc0
 8005064:	d013      	beq.n	800508e <UART_SetConfig+0x1ba>
 8005066:	2bc0      	cmp	r3, #192	@ 0xc0
 8005068:	d814      	bhi.n	8005094 <UART_SetConfig+0x1c0>
 800506a:	2b80      	cmp	r3, #128	@ 0x80
 800506c:	d009      	beq.n	8005082 <UART_SetConfig+0x1ae>
 800506e:	2b80      	cmp	r3, #128	@ 0x80
 8005070:	d810      	bhi.n	8005094 <UART_SetConfig+0x1c0>
 8005072:	2b00      	cmp	r3, #0
 8005074:	d002      	beq.n	800507c <UART_SetConfig+0x1a8>
 8005076:	2b40      	cmp	r3, #64	@ 0x40
 8005078:	d006      	beq.n	8005088 <UART_SetConfig+0x1b4>
 800507a:	e00b      	b.n	8005094 <UART_SetConfig+0x1c0>
 800507c:	2300      	movs	r3, #0
 800507e:	77fb      	strb	r3, [r7, #31]
 8005080:	e0cc      	b.n	800521c <UART_SetConfig+0x348>
 8005082:	2302      	movs	r3, #2
 8005084:	77fb      	strb	r3, [r7, #31]
 8005086:	e0c9      	b.n	800521c <UART_SetConfig+0x348>
 8005088:	2304      	movs	r3, #4
 800508a:	77fb      	strb	r3, [r7, #31]
 800508c:	e0c6      	b.n	800521c <UART_SetConfig+0x348>
 800508e:	2308      	movs	r3, #8
 8005090:	77fb      	strb	r3, [r7, #31]
 8005092:	e0c3      	b.n	800521c <UART_SetConfig+0x348>
 8005094:	2310      	movs	r3, #16
 8005096:	77fb      	strb	r3, [r7, #31]
 8005098:	e0c0      	b.n	800521c <UART_SetConfig+0x348>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a44      	ldr	r2, [pc, #272]	@ (80051b0 <UART_SetConfig+0x2dc>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d125      	bne.n	80050f0 <UART_SetConfig+0x21c>
 80050a4:	4b3e      	ldr	r3, [pc, #248]	@ (80051a0 <UART_SetConfig+0x2cc>)
 80050a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050b2:	d017      	beq.n	80050e4 <UART_SetConfig+0x210>
 80050b4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050b8:	d817      	bhi.n	80050ea <UART_SetConfig+0x216>
 80050ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050be:	d00b      	beq.n	80050d8 <UART_SetConfig+0x204>
 80050c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050c4:	d811      	bhi.n	80050ea <UART_SetConfig+0x216>
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d003      	beq.n	80050d2 <UART_SetConfig+0x1fe>
 80050ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050ce:	d006      	beq.n	80050de <UART_SetConfig+0x20a>
 80050d0:	e00b      	b.n	80050ea <UART_SetConfig+0x216>
 80050d2:	2300      	movs	r3, #0
 80050d4:	77fb      	strb	r3, [r7, #31]
 80050d6:	e0a1      	b.n	800521c <UART_SetConfig+0x348>
 80050d8:	2302      	movs	r3, #2
 80050da:	77fb      	strb	r3, [r7, #31]
 80050dc:	e09e      	b.n	800521c <UART_SetConfig+0x348>
 80050de:	2304      	movs	r3, #4
 80050e0:	77fb      	strb	r3, [r7, #31]
 80050e2:	e09b      	b.n	800521c <UART_SetConfig+0x348>
 80050e4:	2308      	movs	r3, #8
 80050e6:	77fb      	strb	r3, [r7, #31]
 80050e8:	e098      	b.n	800521c <UART_SetConfig+0x348>
 80050ea:	2310      	movs	r3, #16
 80050ec:	77fb      	strb	r3, [r7, #31]
 80050ee:	e095      	b.n	800521c <UART_SetConfig+0x348>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a2f      	ldr	r2, [pc, #188]	@ (80051b4 <UART_SetConfig+0x2e0>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d125      	bne.n	8005146 <UART_SetConfig+0x272>
 80050fa:	4b29      	ldr	r3, [pc, #164]	@ (80051a0 <UART_SetConfig+0x2cc>)
 80050fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005100:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005104:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005108:	d017      	beq.n	800513a <UART_SetConfig+0x266>
 800510a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800510e:	d817      	bhi.n	8005140 <UART_SetConfig+0x26c>
 8005110:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005114:	d00b      	beq.n	800512e <UART_SetConfig+0x25a>
 8005116:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800511a:	d811      	bhi.n	8005140 <UART_SetConfig+0x26c>
 800511c:	2b00      	cmp	r3, #0
 800511e:	d003      	beq.n	8005128 <UART_SetConfig+0x254>
 8005120:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005124:	d006      	beq.n	8005134 <UART_SetConfig+0x260>
 8005126:	e00b      	b.n	8005140 <UART_SetConfig+0x26c>
 8005128:	2301      	movs	r3, #1
 800512a:	77fb      	strb	r3, [r7, #31]
 800512c:	e076      	b.n	800521c <UART_SetConfig+0x348>
 800512e:	2302      	movs	r3, #2
 8005130:	77fb      	strb	r3, [r7, #31]
 8005132:	e073      	b.n	800521c <UART_SetConfig+0x348>
 8005134:	2304      	movs	r3, #4
 8005136:	77fb      	strb	r3, [r7, #31]
 8005138:	e070      	b.n	800521c <UART_SetConfig+0x348>
 800513a:	2308      	movs	r3, #8
 800513c:	77fb      	strb	r3, [r7, #31]
 800513e:	e06d      	b.n	800521c <UART_SetConfig+0x348>
 8005140:	2310      	movs	r3, #16
 8005142:	77fb      	strb	r3, [r7, #31]
 8005144:	e06a      	b.n	800521c <UART_SetConfig+0x348>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a1b      	ldr	r2, [pc, #108]	@ (80051b8 <UART_SetConfig+0x2e4>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d138      	bne.n	80051c2 <UART_SetConfig+0x2ee>
 8005150:	4b13      	ldr	r3, [pc, #76]	@ (80051a0 <UART_SetConfig+0x2cc>)
 8005152:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005156:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800515a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800515e:	d017      	beq.n	8005190 <UART_SetConfig+0x2bc>
 8005160:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005164:	d82a      	bhi.n	80051bc <UART_SetConfig+0x2e8>
 8005166:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800516a:	d00b      	beq.n	8005184 <UART_SetConfig+0x2b0>
 800516c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005170:	d824      	bhi.n	80051bc <UART_SetConfig+0x2e8>
 8005172:	2b00      	cmp	r3, #0
 8005174:	d003      	beq.n	800517e <UART_SetConfig+0x2aa>
 8005176:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800517a:	d006      	beq.n	800518a <UART_SetConfig+0x2b6>
 800517c:	e01e      	b.n	80051bc <UART_SetConfig+0x2e8>
 800517e:	2300      	movs	r3, #0
 8005180:	77fb      	strb	r3, [r7, #31]
 8005182:	e04b      	b.n	800521c <UART_SetConfig+0x348>
 8005184:	2302      	movs	r3, #2
 8005186:	77fb      	strb	r3, [r7, #31]
 8005188:	e048      	b.n	800521c <UART_SetConfig+0x348>
 800518a:	2304      	movs	r3, #4
 800518c:	77fb      	strb	r3, [r7, #31]
 800518e:	e045      	b.n	800521c <UART_SetConfig+0x348>
 8005190:	2308      	movs	r3, #8
 8005192:	77fb      	strb	r3, [r7, #31]
 8005194:	e042      	b.n	800521c <UART_SetConfig+0x348>
 8005196:	bf00      	nop
 8005198:	efff69f3 	.word	0xefff69f3
 800519c:	40011000 	.word	0x40011000
 80051a0:	40023800 	.word	0x40023800
 80051a4:	40004400 	.word	0x40004400
 80051a8:	40004800 	.word	0x40004800
 80051ac:	40004c00 	.word	0x40004c00
 80051b0:	40005000 	.word	0x40005000
 80051b4:	40011400 	.word	0x40011400
 80051b8:	40007800 	.word	0x40007800
 80051bc:	2310      	movs	r3, #16
 80051be:	77fb      	strb	r3, [r7, #31]
 80051c0:	e02c      	b.n	800521c <UART_SetConfig+0x348>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4a72      	ldr	r2, [pc, #456]	@ (8005390 <UART_SetConfig+0x4bc>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d125      	bne.n	8005218 <UART_SetConfig+0x344>
 80051cc:	4b71      	ldr	r3, [pc, #452]	@ (8005394 <UART_SetConfig+0x4c0>)
 80051ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051d2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80051d6:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80051da:	d017      	beq.n	800520c <UART_SetConfig+0x338>
 80051dc:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80051e0:	d817      	bhi.n	8005212 <UART_SetConfig+0x33e>
 80051e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051e6:	d00b      	beq.n	8005200 <UART_SetConfig+0x32c>
 80051e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051ec:	d811      	bhi.n	8005212 <UART_SetConfig+0x33e>
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d003      	beq.n	80051fa <UART_SetConfig+0x326>
 80051f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80051f6:	d006      	beq.n	8005206 <UART_SetConfig+0x332>
 80051f8:	e00b      	b.n	8005212 <UART_SetConfig+0x33e>
 80051fa:	2300      	movs	r3, #0
 80051fc:	77fb      	strb	r3, [r7, #31]
 80051fe:	e00d      	b.n	800521c <UART_SetConfig+0x348>
 8005200:	2302      	movs	r3, #2
 8005202:	77fb      	strb	r3, [r7, #31]
 8005204:	e00a      	b.n	800521c <UART_SetConfig+0x348>
 8005206:	2304      	movs	r3, #4
 8005208:	77fb      	strb	r3, [r7, #31]
 800520a:	e007      	b.n	800521c <UART_SetConfig+0x348>
 800520c:	2308      	movs	r3, #8
 800520e:	77fb      	strb	r3, [r7, #31]
 8005210:	e004      	b.n	800521c <UART_SetConfig+0x348>
 8005212:	2310      	movs	r3, #16
 8005214:	77fb      	strb	r3, [r7, #31]
 8005216:	e001      	b.n	800521c <UART_SetConfig+0x348>
 8005218:	2310      	movs	r3, #16
 800521a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	69db      	ldr	r3, [r3, #28]
 8005220:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005224:	d15b      	bne.n	80052de <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8005226:	7ffb      	ldrb	r3, [r7, #31]
 8005228:	2b08      	cmp	r3, #8
 800522a:	d828      	bhi.n	800527e <UART_SetConfig+0x3aa>
 800522c:	a201      	add	r2, pc, #4	@ (adr r2, 8005234 <UART_SetConfig+0x360>)
 800522e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005232:	bf00      	nop
 8005234:	08005259 	.word	0x08005259
 8005238:	08005261 	.word	0x08005261
 800523c:	08005269 	.word	0x08005269
 8005240:	0800527f 	.word	0x0800527f
 8005244:	0800526f 	.word	0x0800526f
 8005248:	0800527f 	.word	0x0800527f
 800524c:	0800527f 	.word	0x0800527f
 8005250:	0800527f 	.word	0x0800527f
 8005254:	08005277 	.word	0x08005277
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005258:	f7fd fdc2 	bl	8002de0 <HAL_RCC_GetPCLK1Freq>
 800525c:	61b8      	str	r0, [r7, #24]
        break;
 800525e:	e013      	b.n	8005288 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005260:	f7fd fdd2 	bl	8002e08 <HAL_RCC_GetPCLK2Freq>
 8005264:	61b8      	str	r0, [r7, #24]
        break;
 8005266:	e00f      	b.n	8005288 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005268:	4b4b      	ldr	r3, [pc, #300]	@ (8005398 <UART_SetConfig+0x4c4>)
 800526a:	61bb      	str	r3, [r7, #24]
        break;
 800526c:	e00c      	b.n	8005288 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800526e:	f7fd fca5 	bl	8002bbc <HAL_RCC_GetSysClockFreq>
 8005272:	61b8      	str	r0, [r7, #24]
        break;
 8005274:	e008      	b.n	8005288 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005276:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800527a:	61bb      	str	r3, [r7, #24]
        break;
 800527c:	e004      	b.n	8005288 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800527e:	2300      	movs	r3, #0
 8005280:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	77bb      	strb	r3, [r7, #30]
        break;
 8005286:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005288:	69bb      	ldr	r3, [r7, #24]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d074      	beq.n	8005378 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800528e:	69bb      	ldr	r3, [r7, #24]
 8005290:	005a      	lsls	r2, r3, #1
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	085b      	lsrs	r3, r3, #1
 8005298:	441a      	add	r2, r3
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	fbb2 f3f3 	udiv	r3, r2, r3
 80052a2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	2b0f      	cmp	r3, #15
 80052a8:	d916      	bls.n	80052d8 <UART_SetConfig+0x404>
 80052aa:	693b      	ldr	r3, [r7, #16]
 80052ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052b0:	d212      	bcs.n	80052d8 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	f023 030f 	bic.w	r3, r3, #15
 80052ba:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	085b      	lsrs	r3, r3, #1
 80052c0:	b29b      	uxth	r3, r3
 80052c2:	f003 0307 	and.w	r3, r3, #7
 80052c6:	b29a      	uxth	r2, r3
 80052c8:	89fb      	ldrh	r3, [r7, #14]
 80052ca:	4313      	orrs	r3, r2
 80052cc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	89fa      	ldrh	r2, [r7, #14]
 80052d4:	60da      	str	r2, [r3, #12]
 80052d6:	e04f      	b.n	8005378 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	77bb      	strb	r3, [r7, #30]
 80052dc:	e04c      	b.n	8005378 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80052de:	7ffb      	ldrb	r3, [r7, #31]
 80052e0:	2b08      	cmp	r3, #8
 80052e2:	d828      	bhi.n	8005336 <UART_SetConfig+0x462>
 80052e4:	a201      	add	r2, pc, #4	@ (adr r2, 80052ec <UART_SetConfig+0x418>)
 80052e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052ea:	bf00      	nop
 80052ec:	08005311 	.word	0x08005311
 80052f0:	08005319 	.word	0x08005319
 80052f4:	08005321 	.word	0x08005321
 80052f8:	08005337 	.word	0x08005337
 80052fc:	08005327 	.word	0x08005327
 8005300:	08005337 	.word	0x08005337
 8005304:	08005337 	.word	0x08005337
 8005308:	08005337 	.word	0x08005337
 800530c:	0800532f 	.word	0x0800532f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005310:	f7fd fd66 	bl	8002de0 <HAL_RCC_GetPCLK1Freq>
 8005314:	61b8      	str	r0, [r7, #24]
        break;
 8005316:	e013      	b.n	8005340 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005318:	f7fd fd76 	bl	8002e08 <HAL_RCC_GetPCLK2Freq>
 800531c:	61b8      	str	r0, [r7, #24]
        break;
 800531e:	e00f      	b.n	8005340 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005320:	4b1d      	ldr	r3, [pc, #116]	@ (8005398 <UART_SetConfig+0x4c4>)
 8005322:	61bb      	str	r3, [r7, #24]
        break;
 8005324:	e00c      	b.n	8005340 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005326:	f7fd fc49 	bl	8002bbc <HAL_RCC_GetSysClockFreq>
 800532a:	61b8      	str	r0, [r7, #24]
        break;
 800532c:	e008      	b.n	8005340 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800532e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005332:	61bb      	str	r3, [r7, #24]
        break;
 8005334:	e004      	b.n	8005340 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8005336:	2300      	movs	r3, #0
 8005338:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	77bb      	strb	r3, [r7, #30]
        break;
 800533e:	bf00      	nop
    }

    if (pclk != 0U)
 8005340:	69bb      	ldr	r3, [r7, #24]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d018      	beq.n	8005378 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	085a      	lsrs	r2, r3, #1
 800534c:	69bb      	ldr	r3, [r7, #24]
 800534e:	441a      	add	r2, r3
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	fbb2 f3f3 	udiv	r3, r2, r3
 8005358:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	2b0f      	cmp	r3, #15
 800535e:	d909      	bls.n	8005374 <UART_SetConfig+0x4a0>
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005366:	d205      	bcs.n	8005374 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005368:	693b      	ldr	r3, [r7, #16]
 800536a:	b29a      	uxth	r2, r3
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	60da      	str	r2, [r3, #12]
 8005372:	e001      	b.n	8005378 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005374:	2301      	movs	r3, #1
 8005376:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2200      	movs	r2, #0
 800537c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2200      	movs	r2, #0
 8005382:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005384:	7fbb      	ldrb	r3, [r7, #30]
}
 8005386:	4618      	mov	r0, r3
 8005388:	3720      	adds	r7, #32
 800538a:	46bd      	mov	sp, r7
 800538c:	bd80      	pop	{r7, pc}
 800538e:	bf00      	nop
 8005390:	40007c00 	.word	0x40007c00
 8005394:	40023800 	.word	0x40023800
 8005398:	00f42400 	.word	0x00f42400

0800539c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800539c:	b480      	push	{r7}
 800539e:	b083      	sub	sp, #12
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053a8:	f003 0308 	and.w	r3, r3, #8
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d00a      	beq.n	80053c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	430a      	orrs	r2, r1
 80053c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ca:	f003 0301 	and.w	r3, r3, #1
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d00a      	beq.n	80053e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	430a      	orrs	r2, r1
 80053e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ec:	f003 0302 	and.w	r3, r3, #2
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d00a      	beq.n	800540a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	430a      	orrs	r2, r1
 8005408:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800540e:	f003 0304 	and.w	r3, r3, #4
 8005412:	2b00      	cmp	r3, #0
 8005414:	d00a      	beq.n	800542c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	430a      	orrs	r2, r1
 800542a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005430:	f003 0310 	and.w	r3, r3, #16
 8005434:	2b00      	cmp	r3, #0
 8005436:	d00a      	beq.n	800544e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	689b      	ldr	r3, [r3, #8]
 800543e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	430a      	orrs	r2, r1
 800544c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005452:	f003 0320 	and.w	r3, r3, #32
 8005456:	2b00      	cmp	r3, #0
 8005458:	d00a      	beq.n	8005470 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	689b      	ldr	r3, [r3, #8]
 8005460:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	430a      	orrs	r2, r1
 800546e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005474:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005478:	2b00      	cmp	r3, #0
 800547a:	d01a      	beq.n	80054b2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	685b      	ldr	r3, [r3, #4]
 8005482:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	430a      	orrs	r2, r1
 8005490:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005496:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800549a:	d10a      	bne.n	80054b2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	430a      	orrs	r2, r1
 80054b0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d00a      	beq.n	80054d4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	685b      	ldr	r3, [r3, #4]
 80054c4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	430a      	orrs	r2, r1
 80054d2:	605a      	str	r2, [r3, #4]
  }
}
 80054d4:	bf00      	nop
 80054d6:	370c      	adds	r7, #12
 80054d8:	46bd      	mov	sp, r7
 80054da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054de:	4770      	bx	lr

080054e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b098      	sub	sp, #96	@ 0x60
 80054e4:	af02      	add	r7, sp, #8
 80054e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2200      	movs	r2, #0
 80054ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80054f0:	f7fb ff48 	bl	8001384 <HAL_GetTick>
 80054f4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f003 0308 	and.w	r3, r3, #8
 8005500:	2b08      	cmp	r3, #8
 8005502:	d12e      	bne.n	8005562 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005504:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005508:	9300      	str	r3, [sp, #0]
 800550a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800550c:	2200      	movs	r2, #0
 800550e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	f000 f88c 	bl	8005630 <UART_WaitOnFlagUntilTimeout>
 8005518:	4603      	mov	r3, r0
 800551a:	2b00      	cmp	r3, #0
 800551c:	d021      	beq.n	8005562 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005526:	e853 3f00 	ldrex	r3, [r3]
 800552a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800552c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800552e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005532:	653b      	str	r3, [r7, #80]	@ 0x50
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	461a      	mov	r2, r3
 800553a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800553c:	647b      	str	r3, [r7, #68]	@ 0x44
 800553e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005540:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005542:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005544:	e841 2300 	strex	r3, r2, [r1]
 8005548:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800554a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800554c:	2b00      	cmp	r3, #0
 800554e:	d1e6      	bne.n	800551e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2220      	movs	r2, #32
 8005554:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2200      	movs	r2, #0
 800555a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800555e:	2303      	movs	r3, #3
 8005560:	e062      	b.n	8005628 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f003 0304 	and.w	r3, r3, #4
 800556c:	2b04      	cmp	r3, #4
 800556e:	d149      	bne.n	8005604 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005570:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005574:	9300      	str	r3, [sp, #0]
 8005576:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005578:	2200      	movs	r2, #0
 800557a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800557e:	6878      	ldr	r0, [r7, #4]
 8005580:	f000 f856 	bl	8005630 <UART_WaitOnFlagUntilTimeout>
 8005584:	4603      	mov	r3, r0
 8005586:	2b00      	cmp	r3, #0
 8005588:	d03c      	beq.n	8005604 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005592:	e853 3f00 	ldrex	r3, [r3]
 8005596:	623b      	str	r3, [r7, #32]
   return(result);
 8005598:	6a3b      	ldr	r3, [r7, #32]
 800559a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800559e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	461a      	mov	r2, r3
 80055a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80055aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80055ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055b0:	e841 2300 	strex	r3, r2, [r1]
 80055b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80055b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d1e6      	bne.n	800558a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	3308      	adds	r3, #8
 80055c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	e853 3f00 	ldrex	r3, [r3]
 80055ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	f023 0301 	bic.w	r3, r3, #1
 80055d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	3308      	adds	r3, #8
 80055da:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80055dc:	61fa      	str	r2, [r7, #28]
 80055de:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055e0:	69b9      	ldr	r1, [r7, #24]
 80055e2:	69fa      	ldr	r2, [r7, #28]
 80055e4:	e841 2300 	strex	r3, r2, [r1]
 80055e8:	617b      	str	r3, [r7, #20]
   return(result);
 80055ea:	697b      	ldr	r3, [r7, #20]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d1e5      	bne.n	80055bc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2220      	movs	r2, #32
 80055f4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2200      	movs	r2, #0
 80055fc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005600:	2303      	movs	r3, #3
 8005602:	e011      	b.n	8005628 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2220      	movs	r2, #32
 8005608:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2220      	movs	r2, #32
 800560e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2200      	movs	r2, #0
 8005616:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2200      	movs	r2, #0
 800561c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2200      	movs	r2, #0
 8005622:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005626:	2300      	movs	r3, #0
}
 8005628:	4618      	mov	r0, r3
 800562a:	3758      	adds	r7, #88	@ 0x58
 800562c:	46bd      	mov	sp, r7
 800562e:	bd80      	pop	{r7, pc}

08005630 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b084      	sub	sp, #16
 8005634:	af00      	add	r7, sp, #0
 8005636:	60f8      	str	r0, [r7, #12]
 8005638:	60b9      	str	r1, [r7, #8]
 800563a:	603b      	str	r3, [r7, #0]
 800563c:	4613      	mov	r3, r2
 800563e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005640:	e04f      	b.n	80056e2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005642:	69bb      	ldr	r3, [r7, #24]
 8005644:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005648:	d04b      	beq.n	80056e2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800564a:	f7fb fe9b 	bl	8001384 <HAL_GetTick>
 800564e:	4602      	mov	r2, r0
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	1ad3      	subs	r3, r2, r3
 8005654:	69ba      	ldr	r2, [r7, #24]
 8005656:	429a      	cmp	r2, r3
 8005658:	d302      	bcc.n	8005660 <UART_WaitOnFlagUntilTimeout+0x30>
 800565a:	69bb      	ldr	r3, [r7, #24]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d101      	bne.n	8005664 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005660:	2303      	movs	r3, #3
 8005662:	e04e      	b.n	8005702 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f003 0304 	and.w	r3, r3, #4
 800566e:	2b00      	cmp	r3, #0
 8005670:	d037      	beq.n	80056e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005672:	68bb      	ldr	r3, [r7, #8]
 8005674:	2b80      	cmp	r3, #128	@ 0x80
 8005676:	d034      	beq.n	80056e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	2b40      	cmp	r3, #64	@ 0x40
 800567c:	d031      	beq.n	80056e2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	69db      	ldr	r3, [r3, #28]
 8005684:	f003 0308 	and.w	r3, r3, #8
 8005688:	2b08      	cmp	r3, #8
 800568a:	d110      	bne.n	80056ae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	2208      	movs	r2, #8
 8005692:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005694:	68f8      	ldr	r0, [r7, #12]
 8005696:	f000 f8ff 	bl	8005898 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2208      	movs	r2, #8
 800569e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2200      	movs	r2, #0
 80056a6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80056aa:	2301      	movs	r3, #1
 80056ac:	e029      	b.n	8005702 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	69db      	ldr	r3, [r3, #28]
 80056b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80056b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056bc:	d111      	bne.n	80056e2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80056c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80056c8:	68f8      	ldr	r0, [r7, #12]
 80056ca:	f000 f8e5 	bl	8005898 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2220      	movs	r2, #32
 80056d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	2200      	movs	r2, #0
 80056da:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80056de:	2303      	movs	r3, #3
 80056e0:	e00f      	b.n	8005702 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	69da      	ldr	r2, [r3, #28]
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	4013      	ands	r3, r2
 80056ec:	68ba      	ldr	r2, [r7, #8]
 80056ee:	429a      	cmp	r2, r3
 80056f0:	bf0c      	ite	eq
 80056f2:	2301      	moveq	r3, #1
 80056f4:	2300      	movne	r3, #0
 80056f6:	b2db      	uxtb	r3, r3
 80056f8:	461a      	mov	r2, r3
 80056fa:	79fb      	ldrb	r3, [r7, #7]
 80056fc:	429a      	cmp	r2, r3
 80056fe:	d0a0      	beq.n	8005642 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005700:	2300      	movs	r3, #0
}
 8005702:	4618      	mov	r0, r3
 8005704:	3710      	adds	r7, #16
 8005706:	46bd      	mov	sp, r7
 8005708:	bd80      	pop	{r7, pc}
	...

0800570c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800570c:	b480      	push	{r7}
 800570e:	b097      	sub	sp, #92	@ 0x5c
 8005710:	af00      	add	r7, sp, #0
 8005712:	60f8      	str	r0, [r7, #12]
 8005714:	60b9      	str	r1, [r7, #8]
 8005716:	4613      	mov	r3, r2
 8005718:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	68ba      	ldr	r2, [r7, #8]
 800571e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	88fa      	ldrh	r2, [r7, #6]
 8005724:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	88fa      	ldrh	r2, [r7, #6]
 800572c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2200      	movs	r2, #0
 8005734:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	689b      	ldr	r3, [r3, #8]
 800573a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800573e:	d10e      	bne.n	800575e <UART_Start_Receive_IT+0x52>
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	691b      	ldr	r3, [r3, #16]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d105      	bne.n	8005754 <UART_Start_Receive_IT+0x48>
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800574e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005752:	e02d      	b.n	80057b0 <UART_Start_Receive_IT+0xa4>
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	22ff      	movs	r2, #255	@ 0xff
 8005758:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800575c:	e028      	b.n	80057b0 <UART_Start_Receive_IT+0xa4>
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d10d      	bne.n	8005782 <UART_Start_Receive_IT+0x76>
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	691b      	ldr	r3, [r3, #16]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d104      	bne.n	8005778 <UART_Start_Receive_IT+0x6c>
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	22ff      	movs	r2, #255	@ 0xff
 8005772:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005776:	e01b      	b.n	80057b0 <UART_Start_Receive_IT+0xa4>
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	227f      	movs	r2, #127	@ 0x7f
 800577c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005780:	e016      	b.n	80057b0 <UART_Start_Receive_IT+0xa4>
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	689b      	ldr	r3, [r3, #8]
 8005786:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800578a:	d10d      	bne.n	80057a8 <UART_Start_Receive_IT+0x9c>
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	691b      	ldr	r3, [r3, #16]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d104      	bne.n	800579e <UART_Start_Receive_IT+0x92>
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	227f      	movs	r2, #127	@ 0x7f
 8005798:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800579c:	e008      	b.n	80057b0 <UART_Start_Receive_IT+0xa4>
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	223f      	movs	r2, #63	@ 0x3f
 80057a2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80057a6:	e003      	b.n	80057b0 <UART_Start_Receive_IT+0xa4>
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2200      	movs	r2, #0
 80057ac:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2200      	movs	r2, #0
 80057b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2222      	movs	r2, #34	@ 0x22
 80057bc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	3308      	adds	r3, #8
 80057c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057ca:	e853 3f00 	ldrex	r3, [r3]
 80057ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80057d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057d2:	f043 0301 	orr.w	r3, r3, #1
 80057d6:	657b      	str	r3, [r7, #84]	@ 0x54
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	3308      	adds	r3, #8
 80057de:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80057e0:	64ba      	str	r2, [r7, #72]	@ 0x48
 80057e2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057e4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80057e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80057e8:	e841 2300 	strex	r3, r2, [r1]
 80057ec:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80057ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d1e5      	bne.n	80057c0 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	689b      	ldr	r3, [r3, #8]
 80057f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057fc:	d107      	bne.n	800580e <UART_Start_Receive_IT+0x102>
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	691b      	ldr	r3, [r3, #16]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d103      	bne.n	800580e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	4a21      	ldr	r2, [pc, #132]	@ (8005890 <UART_Start_Receive_IT+0x184>)
 800580a:	669a      	str	r2, [r3, #104]	@ 0x68
 800580c:	e002      	b.n	8005814 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	4a20      	ldr	r2, [pc, #128]	@ (8005894 <UART_Start_Receive_IT+0x188>)
 8005812:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	691b      	ldr	r3, [r3, #16]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d019      	beq.n	8005850 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005824:	e853 3f00 	ldrex	r3, [r3]
 8005828:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800582a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800582c:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8005830:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	461a      	mov	r2, r3
 8005838:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800583a:	637b      	str	r3, [r7, #52]	@ 0x34
 800583c:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800583e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005840:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005842:	e841 2300 	strex	r3, r2, [r1]
 8005846:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800584a:	2b00      	cmp	r3, #0
 800584c:	d1e6      	bne.n	800581c <UART_Start_Receive_IT+0x110>
 800584e:	e018      	b.n	8005882 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	e853 3f00 	ldrex	r3, [r3]
 800585c:	613b      	str	r3, [r7, #16]
   return(result);
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	f043 0320 	orr.w	r3, r3, #32
 8005864:	653b      	str	r3, [r7, #80]	@ 0x50
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	461a      	mov	r2, r3
 800586c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800586e:	623b      	str	r3, [r7, #32]
 8005870:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005872:	69f9      	ldr	r1, [r7, #28]
 8005874:	6a3a      	ldr	r2, [r7, #32]
 8005876:	e841 2300 	strex	r3, r2, [r1]
 800587a:	61bb      	str	r3, [r7, #24]
   return(result);
 800587c:	69bb      	ldr	r3, [r7, #24]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d1e6      	bne.n	8005850 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8005882:	2300      	movs	r3, #0
}
 8005884:	4618      	mov	r0, r3
 8005886:	375c      	adds	r7, #92	@ 0x5c
 8005888:	46bd      	mov	sp, r7
 800588a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588e:	4770      	bx	lr
 8005890:	08005b81 	.word	0x08005b81
 8005894:	080059d9 	.word	0x080059d9

08005898 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005898:	b480      	push	{r7}
 800589a:	b095      	sub	sp, #84	@ 0x54
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058a8:	e853 3f00 	ldrex	r3, [r3]
 80058ac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80058ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80058b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	461a      	mov	r2, r3
 80058bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058be:	643b      	str	r3, [r7, #64]	@ 0x40
 80058c0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058c2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80058c4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80058c6:	e841 2300 	strex	r3, r2, [r1]
 80058ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80058cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d1e6      	bne.n	80058a0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	3308      	adds	r3, #8
 80058d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058da:	6a3b      	ldr	r3, [r7, #32]
 80058dc:	e853 3f00 	ldrex	r3, [r3]
 80058e0:	61fb      	str	r3, [r7, #28]
   return(result);
 80058e2:	69fb      	ldr	r3, [r7, #28]
 80058e4:	f023 0301 	bic.w	r3, r3, #1
 80058e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	3308      	adds	r3, #8
 80058f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80058f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80058f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80058f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80058fa:	e841 2300 	strex	r3, r2, [r1]
 80058fe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005902:	2b00      	cmp	r3, #0
 8005904:	d1e5      	bne.n	80058d2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800590a:	2b01      	cmp	r3, #1
 800590c:	d118      	bne.n	8005940 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	e853 3f00 	ldrex	r3, [r3]
 800591a:	60bb      	str	r3, [r7, #8]
   return(result);
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	f023 0310 	bic.w	r3, r3, #16
 8005922:	647b      	str	r3, [r7, #68]	@ 0x44
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	461a      	mov	r2, r3
 800592a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800592c:	61bb      	str	r3, [r7, #24]
 800592e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005930:	6979      	ldr	r1, [r7, #20]
 8005932:	69ba      	ldr	r2, [r7, #24]
 8005934:	e841 2300 	strex	r3, r2, [r1]
 8005938:	613b      	str	r3, [r7, #16]
   return(result);
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d1e6      	bne.n	800590e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2220      	movs	r2, #32
 8005944:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2200      	movs	r2, #0
 800594c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2200      	movs	r2, #0
 8005952:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005954:	bf00      	nop
 8005956:	3754      	adds	r7, #84	@ 0x54
 8005958:	46bd      	mov	sp, r7
 800595a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595e:	4770      	bx	lr

08005960 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b084      	sub	sp, #16
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800596c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	2200      	movs	r2, #0
 8005972:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005976:	68f8      	ldr	r0, [r7, #12]
 8005978:	f7ff fa8c 	bl	8004e94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800597c:	bf00      	nop
 800597e:	3710      	adds	r7, #16
 8005980:	46bd      	mov	sp, r7
 8005982:	bd80      	pop	{r7, pc}

08005984 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b088      	sub	sp, #32
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	e853 3f00 	ldrex	r3, [r3]
 8005998:	60bb      	str	r3, [r7, #8]
   return(result);
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059a0:	61fb      	str	r3, [r7, #28]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	461a      	mov	r2, r3
 80059a8:	69fb      	ldr	r3, [r7, #28]
 80059aa:	61bb      	str	r3, [r7, #24]
 80059ac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ae:	6979      	ldr	r1, [r7, #20]
 80059b0:	69ba      	ldr	r2, [r7, #24]
 80059b2:	e841 2300 	strex	r3, r2, [r1]
 80059b6:	613b      	str	r3, [r7, #16]
   return(result);
 80059b8:	693b      	ldr	r3, [r7, #16]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d1e6      	bne.n	800598c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2220      	movs	r2, #32
 80059c2:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2200      	movs	r2, #0
 80059c8:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	f7ff fa58 	bl	8004e80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059d0:	bf00      	nop
 80059d2:	3720      	adds	r7, #32
 80059d4:	46bd      	mov	sp, r7
 80059d6:	bd80      	pop	{r7, pc}

080059d8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b09c      	sub	sp, #112	@ 0x70
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80059e6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059f0:	2b22      	cmp	r3, #34	@ 0x22
 80059f2:	f040 80b9 	bne.w	8005b68 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059fc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005a00:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005a04:	b2d9      	uxtb	r1, r3
 8005a06:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005a0a:	b2da      	uxtb	r2, r3
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a10:	400a      	ands	r2, r1
 8005a12:	b2d2      	uxtb	r2, r2
 8005a14:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a1a:	1c5a      	adds	r2, r3, #1
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005a26:	b29b      	uxth	r3, r3
 8005a28:	3b01      	subs	r3, #1
 8005a2a:	b29a      	uxth	r2, r3
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005a38:	b29b      	uxth	r3, r3
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	f040 809c 	bne.w	8005b78 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a48:	e853 3f00 	ldrex	r3, [r3]
 8005a4c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005a4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a50:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a54:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	461a      	mov	r2, r3
 8005a5c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005a5e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005a60:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a62:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005a64:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005a66:	e841 2300 	strex	r3, r2, [r1]
 8005a6a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005a6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d1e6      	bne.n	8005a40 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	3308      	adds	r3, #8
 8005a78:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a7c:	e853 3f00 	ldrex	r3, [r3]
 8005a80:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005a82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a84:	f023 0301 	bic.w	r3, r3, #1
 8005a88:	667b      	str	r3, [r7, #100]	@ 0x64
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	3308      	adds	r3, #8
 8005a90:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005a92:	647a      	str	r2, [r7, #68]	@ 0x44
 8005a94:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a96:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005a98:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a9a:	e841 2300 	strex	r3, r2, [r1]
 8005a9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005aa0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d1e5      	bne.n	8005a72 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2220      	movs	r2, #32
 8005aaa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	685b      	ldr	r3, [r3, #4]
 8005ac0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d018      	beq.n	8005afa <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ad0:	e853 3f00 	ldrex	r3, [r3]
 8005ad4:	623b      	str	r3, [r7, #32]
   return(result);
 8005ad6:	6a3b      	ldr	r3, [r7, #32]
 8005ad8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005adc:	663b      	str	r3, [r7, #96]	@ 0x60
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	461a      	mov	r2, r3
 8005ae4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005ae6:	633b      	str	r3, [r7, #48]	@ 0x30
 8005ae8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005aec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005aee:	e841 2300 	strex	r3, r2, [r1]
 8005af2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005af4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d1e6      	bne.n	8005ac8 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d12e      	bne.n	8005b60 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2200      	movs	r2, #0
 8005b06:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b0e:	693b      	ldr	r3, [r7, #16]
 8005b10:	e853 3f00 	ldrex	r3, [r3]
 8005b14:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	f023 0310 	bic.w	r3, r3, #16
 8005b1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	461a      	mov	r2, r3
 8005b24:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005b26:	61fb      	str	r3, [r7, #28]
 8005b28:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b2a:	69b9      	ldr	r1, [r7, #24]
 8005b2c:	69fa      	ldr	r2, [r7, #28]
 8005b2e:	e841 2300 	strex	r3, r2, [r1]
 8005b32:	617b      	str	r3, [r7, #20]
   return(result);
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d1e6      	bne.n	8005b08 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	69db      	ldr	r3, [r3, #28]
 8005b40:	f003 0310 	and.w	r3, r3, #16
 8005b44:	2b10      	cmp	r3, #16
 8005b46:	d103      	bne.n	8005b50 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	2210      	movs	r2, #16
 8005b4e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005b56:	4619      	mov	r1, r3
 8005b58:	6878      	ldr	r0, [r7, #4]
 8005b5a:	f7ff f9a5 	bl	8004ea8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005b5e:	e00b      	b.n	8005b78 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8005b60:	6878      	ldr	r0, [r7, #4]
 8005b62:	f7fa fdcf 	bl	8000704 <HAL_UART_RxCpltCallback>
}
 8005b66:	e007      	b.n	8005b78 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	699a      	ldr	r2, [r3, #24]
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f042 0208 	orr.w	r2, r2, #8
 8005b76:	619a      	str	r2, [r3, #24]
}
 8005b78:	bf00      	nop
 8005b7a:	3770      	adds	r7, #112	@ 0x70
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}

08005b80 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b09c      	sub	sp, #112	@ 0x70
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005b8e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b98:	2b22      	cmp	r3, #34	@ 0x22
 8005b9a:	f040 80b9 	bne.w	8005d10 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ba4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bac:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005bae:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8005bb2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005bb6:	4013      	ands	r3, r2
 8005bb8:	b29a      	uxth	r2, r3
 8005bba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005bbc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bc2:	1c9a      	adds	r2, r3, #2
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005bce:	b29b      	uxth	r3, r3
 8005bd0:	3b01      	subs	r3, #1
 8005bd2:	b29a      	uxth	r2, r3
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	f040 809c 	bne.w	8005d20 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005bf0:	e853 3f00 	ldrex	r3, [r3]
 8005bf4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005bf6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005bf8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005bfc:	667b      	str	r3, [r7, #100]	@ 0x64
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	461a      	mov	r2, r3
 8005c04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005c06:	657b      	str	r3, [r7, #84]	@ 0x54
 8005c08:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c0a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005c0c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005c0e:	e841 2300 	strex	r3, r2, [r1]
 8005c12:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005c14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d1e6      	bne.n	8005be8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	3308      	adds	r3, #8
 8005c20:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c24:	e853 3f00 	ldrex	r3, [r3]
 8005c28:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c2c:	f023 0301 	bic.w	r3, r3, #1
 8005c30:	663b      	str	r3, [r7, #96]	@ 0x60
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	3308      	adds	r3, #8
 8005c38:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005c3a:	643a      	str	r2, [r7, #64]	@ 0x40
 8005c3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c3e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005c40:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c42:	e841 2300 	strex	r3, r2, [r1]
 8005c46:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005c48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d1e5      	bne.n	8005c1a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2220      	movs	r2, #32
 8005c52:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d018      	beq.n	8005ca2 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c76:	6a3b      	ldr	r3, [r7, #32]
 8005c78:	e853 3f00 	ldrex	r3, [r3]
 8005c7c:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c7e:	69fb      	ldr	r3, [r7, #28]
 8005c80:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005c84:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	461a      	mov	r2, r3
 8005c8c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005c8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c90:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c92:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c96:	e841 2300 	strex	r3, r2, [r1]
 8005c9a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d1e6      	bne.n	8005c70 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ca6:	2b01      	cmp	r3, #1
 8005ca8:	d12e      	bne.n	8005d08 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2200      	movs	r2, #0
 8005cae:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	e853 3f00 	ldrex	r3, [r3]
 8005cbc:	60bb      	str	r3, [r7, #8]
   return(result);
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	f023 0310 	bic.w	r3, r3, #16
 8005cc4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	461a      	mov	r2, r3
 8005ccc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005cce:	61bb      	str	r3, [r7, #24]
 8005cd0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd2:	6979      	ldr	r1, [r7, #20]
 8005cd4:	69ba      	ldr	r2, [r7, #24]
 8005cd6:	e841 2300 	strex	r3, r2, [r1]
 8005cda:	613b      	str	r3, [r7, #16]
   return(result);
 8005cdc:	693b      	ldr	r3, [r7, #16]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d1e6      	bne.n	8005cb0 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	69db      	ldr	r3, [r3, #28]
 8005ce8:	f003 0310 	and.w	r3, r3, #16
 8005cec:	2b10      	cmp	r3, #16
 8005cee:	d103      	bne.n	8005cf8 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	2210      	movs	r2, #16
 8005cf6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005cfe:	4619      	mov	r1, r3
 8005d00:	6878      	ldr	r0, [r7, #4]
 8005d02:	f7ff f8d1 	bl	8004ea8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005d06:	e00b      	b.n	8005d20 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8005d08:	6878      	ldr	r0, [r7, #4]
 8005d0a:	f7fa fcfb 	bl	8000704 <HAL_UART_RxCpltCallback>
}
 8005d0e:	e007      	b.n	8005d20 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	699a      	ldr	r2, [r3, #24]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f042 0208 	orr.w	r2, r2, #8
 8005d1e:	619a      	str	r2, [r3, #24]
}
 8005d20:	bf00      	nop
 8005d22:	3770      	adds	r7, #112	@ 0x70
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bd80      	pop	{r7, pc}

08005d28 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005d28:	b084      	sub	sp, #16
 8005d2a:	b580      	push	{r7, lr}
 8005d2c:	b084      	sub	sp, #16
 8005d2e:	af00      	add	r7, sp, #0
 8005d30:	6078      	str	r0, [r7, #4]
 8005d32:	f107 001c 	add.w	r0, r7, #28
 8005d36:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005d3a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005d3e:	2b01      	cmp	r3, #1
 8005d40:	d121      	bne.n	8005d86 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d46:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	68da      	ldr	r2, [r3, #12]
 8005d52:	4b21      	ldr	r3, [pc, #132]	@ (8005dd8 <USB_CoreInit+0xb0>)
 8005d54:	4013      	ands	r3, r2
 8005d56:	687a      	ldr	r2, [r7, #4]
 8005d58:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	68db      	ldr	r3, [r3, #12]
 8005d5e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005d66:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005d6a:	2b01      	cmp	r3, #1
 8005d6c:	d105      	bne.n	8005d7a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	68db      	ldr	r3, [r3, #12]
 8005d72:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f000 fa92 	bl	80062a4 <USB_CoreReset>
 8005d80:	4603      	mov	r3, r0
 8005d82:	73fb      	strb	r3, [r7, #15]
 8005d84:	e010      	b.n	8005da8 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	68db      	ldr	r3, [r3, #12]
 8005d8a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f000 fa86 	bl	80062a4 <USB_CoreReset>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005da0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8005da8:	7fbb      	ldrb	r3, [r7, #30]
 8005daa:	2b01      	cmp	r3, #1
 8005dac:	d10b      	bne.n	8005dc6 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	689b      	ldr	r3, [r3, #8]
 8005db2:	f043 0206 	orr.w	r2, r3, #6
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	689b      	ldr	r3, [r3, #8]
 8005dbe:	f043 0220 	orr.w	r2, r3, #32
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005dc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dc8:	4618      	mov	r0, r3
 8005dca:	3710      	adds	r7, #16
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005dd2:	b004      	add	sp, #16
 8005dd4:	4770      	bx	lr
 8005dd6:	bf00      	nop
 8005dd8:	ffbdffbf 	.word	0xffbdffbf

08005ddc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b083      	sub	sp, #12
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	689b      	ldr	r3, [r3, #8]
 8005de8:	f023 0201 	bic.w	r2, r3, #1
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005df0:	2300      	movs	r3, #0
}
 8005df2:	4618      	mov	r0, r3
 8005df4:	370c      	adds	r7, #12
 8005df6:	46bd      	mov	sp, r7
 8005df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfc:	4770      	bx	lr

08005dfe <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005dfe:	b580      	push	{r7, lr}
 8005e00:	b084      	sub	sp, #16
 8005e02:	af00      	add	r7, sp, #0
 8005e04:	6078      	str	r0, [r7, #4]
 8005e06:	460b      	mov	r3, r1
 8005e08:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	68db      	ldr	r3, [r3, #12]
 8005e12:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005e1a:	78fb      	ldrb	r3, [r7, #3]
 8005e1c:	2b01      	cmp	r3, #1
 8005e1e:	d115      	bne.n	8005e4c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	68db      	ldr	r3, [r3, #12]
 8005e24:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005e2c:	200a      	movs	r0, #10
 8005e2e:	f7fb fab5 	bl	800139c <HAL_Delay>
      ms += 10U;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	330a      	adds	r3, #10
 8005e36:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005e38:	6878      	ldr	r0, [r7, #4]
 8005e3a:	f000 fa25 	bl	8006288 <USB_GetMode>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	2b01      	cmp	r3, #1
 8005e42:	d01e      	beq.n	8005e82 <USB_SetCurrentMode+0x84>
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	2bc7      	cmp	r3, #199	@ 0xc7
 8005e48:	d9f0      	bls.n	8005e2c <USB_SetCurrentMode+0x2e>
 8005e4a:	e01a      	b.n	8005e82 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005e4c:	78fb      	ldrb	r3, [r7, #3]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d115      	bne.n	8005e7e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	68db      	ldr	r3, [r3, #12]
 8005e56:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005e5e:	200a      	movs	r0, #10
 8005e60:	f7fb fa9c 	bl	800139c <HAL_Delay>
      ms += 10U;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	330a      	adds	r3, #10
 8005e68:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f000 fa0c 	bl	8006288 <USB_GetMode>
 8005e70:	4603      	mov	r3, r0
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d005      	beq.n	8005e82 <USB_SetCurrentMode+0x84>
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2bc7      	cmp	r3, #199	@ 0xc7
 8005e7a:	d9f0      	bls.n	8005e5e <USB_SetCurrentMode+0x60>
 8005e7c:	e001      	b.n	8005e82 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e005      	b.n	8005e8e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	2bc8      	cmp	r3, #200	@ 0xc8
 8005e86:	d101      	bne.n	8005e8c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005e88:	2301      	movs	r3, #1
 8005e8a:	e000      	b.n	8005e8e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005e8c:	2300      	movs	r3, #0
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	3710      	adds	r7, #16
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bd80      	pop	{r7, pc}
	...

08005e98 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005e98:	b084      	sub	sp, #16
 8005e9a:	b580      	push	{r7, lr}
 8005e9c:	b086      	sub	sp, #24
 8005e9e:	af00      	add	r7, sp, #0
 8005ea0:	6078      	str	r0, [r7, #4]
 8005ea2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005ea6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	613b      	str	r3, [r7, #16]
 8005eb6:	e009      	b.n	8005ecc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005eb8:	687a      	ldr	r2, [r7, #4]
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	3340      	adds	r3, #64	@ 0x40
 8005ebe:	009b      	lsls	r3, r3, #2
 8005ec0:	4413      	add	r3, r2
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005ec6:	693b      	ldr	r3, [r7, #16]
 8005ec8:	3301      	adds	r3, #1
 8005eca:	613b      	str	r3, [r7, #16]
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	2b0e      	cmp	r3, #14
 8005ed0:	d9f2      	bls.n	8005eb8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005ed2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d11c      	bne.n	8005f14 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	68fa      	ldr	r2, [r7, #12]
 8005ee4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005ee8:	f043 0302 	orr.w	r3, r3, #2
 8005eec:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ef2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	601a      	str	r2, [r3, #0]
 8005f12:	e005      	b.n	8005f20 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f18:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005f26:	461a      	mov	r2, r3
 8005f28:	2300      	movs	r3, #0
 8005f2a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005f2c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005f30:	2b01      	cmp	r3, #1
 8005f32:	d10d      	bne.n	8005f50 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005f34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d104      	bne.n	8005f46 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005f3c:	2100      	movs	r1, #0
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f000 f968 	bl	8006214 <USB_SetDevSpeed>
 8005f44:	e008      	b.n	8005f58 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005f46:	2101      	movs	r1, #1
 8005f48:	6878      	ldr	r0, [r7, #4]
 8005f4a:	f000 f963 	bl	8006214 <USB_SetDevSpeed>
 8005f4e:	e003      	b.n	8005f58 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005f50:	2103      	movs	r1, #3
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f000 f95e 	bl	8006214 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005f58:	2110      	movs	r1, #16
 8005f5a:	6878      	ldr	r0, [r7, #4]
 8005f5c:	f000 f8fa 	bl	8006154 <USB_FlushTxFifo>
 8005f60:	4603      	mov	r3, r0
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d001      	beq.n	8005f6a <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8005f66:	2301      	movs	r3, #1
 8005f68:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005f6a:	6878      	ldr	r0, [r7, #4]
 8005f6c:	f000 f924 	bl	80061b8 <USB_FlushRxFifo>
 8005f70:	4603      	mov	r3, r0
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d001      	beq.n	8005f7a <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8005f76:	2301      	movs	r3, #1
 8005f78:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f80:	461a      	mov	r2, r3
 8005f82:	2300      	movs	r3, #0
 8005f84:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f8c:	461a      	mov	r2, r3
 8005f8e:	2300      	movs	r3, #0
 8005f90:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f98:	461a      	mov	r2, r3
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	613b      	str	r3, [r7, #16]
 8005fa2:	e043      	b.n	800602c <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	015a      	lsls	r2, r3, #5
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	4413      	add	r3, r2
 8005fac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005fb6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005fba:	d118      	bne.n	8005fee <USB_DevInit+0x156>
    {
      if (i == 0U)
 8005fbc:	693b      	ldr	r3, [r7, #16]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d10a      	bne.n	8005fd8 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005fc2:	693b      	ldr	r3, [r7, #16]
 8005fc4:	015a      	lsls	r2, r3, #5
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	4413      	add	r3, r2
 8005fca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fce:	461a      	mov	r2, r3
 8005fd0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005fd4:	6013      	str	r3, [r2, #0]
 8005fd6:	e013      	b.n	8006000 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005fd8:	693b      	ldr	r3, [r7, #16]
 8005fda:	015a      	lsls	r2, r3, #5
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	4413      	add	r3, r2
 8005fe0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fe4:	461a      	mov	r2, r3
 8005fe6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005fea:	6013      	str	r3, [r2, #0]
 8005fec:	e008      	b.n	8006000 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005fee:	693b      	ldr	r3, [r7, #16]
 8005ff0:	015a      	lsls	r2, r3, #5
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	4413      	add	r3, r2
 8005ff6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ffa:	461a      	mov	r2, r3
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	015a      	lsls	r2, r3, #5
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	4413      	add	r3, r2
 8006008:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800600c:	461a      	mov	r2, r3
 800600e:	2300      	movs	r3, #0
 8006010:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006012:	693b      	ldr	r3, [r7, #16]
 8006014:	015a      	lsls	r2, r3, #5
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	4413      	add	r3, r2
 800601a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800601e:	461a      	mov	r2, r3
 8006020:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006024:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	3301      	adds	r3, #1
 800602a:	613b      	str	r3, [r7, #16]
 800602c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006030:	461a      	mov	r2, r3
 8006032:	693b      	ldr	r3, [r7, #16]
 8006034:	4293      	cmp	r3, r2
 8006036:	d3b5      	bcc.n	8005fa4 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006038:	2300      	movs	r3, #0
 800603a:	613b      	str	r3, [r7, #16]
 800603c:	e043      	b.n	80060c6 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800603e:	693b      	ldr	r3, [r7, #16]
 8006040:	015a      	lsls	r2, r3, #5
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	4413      	add	r3, r2
 8006046:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006050:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006054:	d118      	bne.n	8006088 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d10a      	bne.n	8006072 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	015a      	lsls	r2, r3, #5
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	4413      	add	r3, r2
 8006064:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006068:	461a      	mov	r2, r3
 800606a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800606e:	6013      	str	r3, [r2, #0]
 8006070:	e013      	b.n	800609a <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006072:	693b      	ldr	r3, [r7, #16]
 8006074:	015a      	lsls	r2, r3, #5
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	4413      	add	r3, r2
 800607a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800607e:	461a      	mov	r2, r3
 8006080:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006084:	6013      	str	r3, [r2, #0]
 8006086:	e008      	b.n	800609a <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006088:	693b      	ldr	r3, [r7, #16]
 800608a:	015a      	lsls	r2, r3, #5
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	4413      	add	r3, r2
 8006090:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006094:	461a      	mov	r2, r3
 8006096:	2300      	movs	r3, #0
 8006098:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800609a:	693b      	ldr	r3, [r7, #16]
 800609c:	015a      	lsls	r2, r3, #5
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	4413      	add	r3, r2
 80060a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060a6:	461a      	mov	r2, r3
 80060a8:	2300      	movs	r3, #0
 80060aa:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80060ac:	693b      	ldr	r3, [r7, #16]
 80060ae:	015a      	lsls	r2, r3, #5
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	4413      	add	r3, r2
 80060b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060b8:	461a      	mov	r2, r3
 80060ba:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80060be:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80060c0:	693b      	ldr	r3, [r7, #16]
 80060c2:	3301      	adds	r3, #1
 80060c4:	613b      	str	r3, [r7, #16]
 80060c6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80060ca:	461a      	mov	r2, r3
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d3b5      	bcc.n	800603e <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060d8:	691b      	ldr	r3, [r3, #16]
 80060da:	68fa      	ldr	r2, [r7, #12]
 80060dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80060e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80060e4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2200      	movs	r2, #0
 80060ea:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80060f2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80060f4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d105      	bne.n	8006108 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	699b      	ldr	r3, [r3, #24]
 8006100:	f043 0210 	orr.w	r2, r3, #16
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	699a      	ldr	r2, [r3, #24]
 800610c:	4b0f      	ldr	r3, [pc, #60]	@ (800614c <USB_DevInit+0x2b4>)
 800610e:	4313      	orrs	r3, r2
 8006110:	687a      	ldr	r2, [r7, #4]
 8006112:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006114:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006118:	2b00      	cmp	r3, #0
 800611a:	d005      	beq.n	8006128 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	699b      	ldr	r3, [r3, #24]
 8006120:	f043 0208 	orr.w	r2, r3, #8
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006128:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800612c:	2b01      	cmp	r3, #1
 800612e:	d105      	bne.n	800613c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	699a      	ldr	r2, [r3, #24]
 8006134:	4b06      	ldr	r3, [pc, #24]	@ (8006150 <USB_DevInit+0x2b8>)
 8006136:	4313      	orrs	r3, r2
 8006138:	687a      	ldr	r2, [r7, #4]
 800613a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800613c:	7dfb      	ldrb	r3, [r7, #23]
}
 800613e:	4618      	mov	r0, r3
 8006140:	3718      	adds	r7, #24
 8006142:	46bd      	mov	sp, r7
 8006144:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006148:	b004      	add	sp, #16
 800614a:	4770      	bx	lr
 800614c:	803c3800 	.word	0x803c3800
 8006150:	40000004 	.word	0x40000004

08006154 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006154:	b480      	push	{r7}
 8006156:	b085      	sub	sp, #20
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
 800615c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800615e:	2300      	movs	r3, #0
 8006160:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	3301      	adds	r3, #1
 8006166:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800616e:	d901      	bls.n	8006174 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006170:	2303      	movs	r3, #3
 8006172:	e01b      	b.n	80061ac <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	691b      	ldr	r3, [r3, #16]
 8006178:	2b00      	cmp	r3, #0
 800617a:	daf2      	bge.n	8006162 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800617c:	2300      	movs	r3, #0
 800617e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	019b      	lsls	r3, r3, #6
 8006184:	f043 0220 	orr.w	r2, r3, #32
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	3301      	adds	r3, #1
 8006190:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006198:	d901      	bls.n	800619e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800619a:	2303      	movs	r3, #3
 800619c:	e006      	b.n	80061ac <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	691b      	ldr	r3, [r3, #16]
 80061a2:	f003 0320 	and.w	r3, r3, #32
 80061a6:	2b20      	cmp	r3, #32
 80061a8:	d0f0      	beq.n	800618c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80061aa:	2300      	movs	r3, #0
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	3714      	adds	r7, #20
 80061b0:	46bd      	mov	sp, r7
 80061b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b6:	4770      	bx	lr

080061b8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80061b8:	b480      	push	{r7}
 80061ba:	b085      	sub	sp, #20
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80061c0:	2300      	movs	r3, #0
 80061c2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	3301      	adds	r3, #1
 80061c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80061d0:	d901      	bls.n	80061d6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80061d2:	2303      	movs	r3, #3
 80061d4:	e018      	b.n	8006208 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	691b      	ldr	r3, [r3, #16]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	daf2      	bge.n	80061c4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80061de:	2300      	movs	r3, #0
 80061e0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2210      	movs	r2, #16
 80061e6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	3301      	adds	r3, #1
 80061ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80061f4:	d901      	bls.n	80061fa <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80061f6:	2303      	movs	r3, #3
 80061f8:	e006      	b.n	8006208 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	691b      	ldr	r3, [r3, #16]
 80061fe:	f003 0310 	and.w	r3, r3, #16
 8006202:	2b10      	cmp	r3, #16
 8006204:	d0f0      	beq.n	80061e8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006206:	2300      	movs	r3, #0
}
 8006208:	4618      	mov	r0, r3
 800620a:	3714      	adds	r7, #20
 800620c:	46bd      	mov	sp, r7
 800620e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006212:	4770      	bx	lr

08006214 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006214:	b480      	push	{r7}
 8006216:	b085      	sub	sp, #20
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
 800621c:	460b      	mov	r3, r1
 800621e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800622a:	681a      	ldr	r2, [r3, #0]
 800622c:	78fb      	ldrb	r3, [r7, #3]
 800622e:	68f9      	ldr	r1, [r7, #12]
 8006230:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006234:	4313      	orrs	r3, r2
 8006236:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006238:	2300      	movs	r3, #0
}
 800623a:	4618      	mov	r0, r3
 800623c:	3714      	adds	r7, #20
 800623e:	46bd      	mov	sp, r7
 8006240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006244:	4770      	bx	lr

08006246 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006246:	b480      	push	{r7}
 8006248:	b085      	sub	sp, #20
 800624a:	af00      	add	r7, sp, #0
 800624c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	68fa      	ldr	r2, [r7, #12]
 800625c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006260:	f023 0303 	bic.w	r3, r3, #3
 8006264:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800626c:	685b      	ldr	r3, [r3, #4]
 800626e:	68fa      	ldr	r2, [r7, #12]
 8006270:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006274:	f043 0302 	orr.w	r3, r3, #2
 8006278:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800627a:	2300      	movs	r3, #0
}
 800627c:	4618      	mov	r0, r3
 800627e:	3714      	adds	r7, #20
 8006280:	46bd      	mov	sp, r7
 8006282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006286:	4770      	bx	lr

08006288 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006288:	b480      	push	{r7}
 800628a:	b083      	sub	sp, #12
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	695b      	ldr	r3, [r3, #20]
 8006294:	f003 0301 	and.w	r3, r3, #1
}
 8006298:	4618      	mov	r0, r3
 800629a:	370c      	adds	r7, #12
 800629c:	46bd      	mov	sp, r7
 800629e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a2:	4770      	bx	lr

080062a4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80062a4:	b480      	push	{r7}
 80062a6:	b085      	sub	sp, #20
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80062ac:	2300      	movs	r3, #0
 80062ae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	3301      	adds	r3, #1
 80062b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80062bc:	d901      	bls.n	80062c2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80062be:	2303      	movs	r3, #3
 80062c0:	e022      	b.n	8006308 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	691b      	ldr	r3, [r3, #16]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	daf2      	bge.n	80062b0 <USB_CoreReset+0xc>

  count = 10U;
 80062ca:	230a      	movs	r3, #10
 80062cc:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80062ce:	e002      	b.n	80062d6 <USB_CoreReset+0x32>
  {
    count--;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	3b01      	subs	r3, #1
 80062d4:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d1f9      	bne.n	80062d0 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	691b      	ldr	r3, [r3, #16]
 80062e0:	f043 0201 	orr.w	r2, r3, #1
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	3301      	adds	r3, #1
 80062ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80062f4:	d901      	bls.n	80062fa <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80062f6:	2303      	movs	r3, #3
 80062f8:	e006      	b.n	8006308 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	691b      	ldr	r3, [r3, #16]
 80062fe:	f003 0301 	and.w	r3, r3, #1
 8006302:	2b01      	cmp	r3, #1
 8006304:	d0f0      	beq.n	80062e8 <USB_CoreReset+0x44>

  return HAL_OK;
 8006306:	2300      	movs	r3, #0
}
 8006308:	4618      	mov	r0, r3
 800630a:	3714      	adds	r7, #20
 800630c:	46bd      	mov	sp, r7
 800630e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006312:	4770      	bx	lr

08006314 <atoi>:
 8006314:	220a      	movs	r2, #10
 8006316:	2100      	movs	r1, #0
 8006318:	f000 b87a 	b.w	8006410 <strtol>

0800631c <_strtol_l.isra.0>:
 800631c:	2b24      	cmp	r3, #36	@ 0x24
 800631e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006322:	4686      	mov	lr, r0
 8006324:	4690      	mov	r8, r2
 8006326:	d801      	bhi.n	800632c <_strtol_l.isra.0+0x10>
 8006328:	2b01      	cmp	r3, #1
 800632a:	d106      	bne.n	800633a <_strtol_l.isra.0+0x1e>
 800632c:	f000 f8a4 	bl	8006478 <__errno>
 8006330:	2316      	movs	r3, #22
 8006332:	6003      	str	r3, [r0, #0]
 8006334:	2000      	movs	r0, #0
 8006336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800633a:	4834      	ldr	r0, [pc, #208]	@ (800640c <_strtol_l.isra.0+0xf0>)
 800633c:	460d      	mov	r5, r1
 800633e:	462a      	mov	r2, r5
 8006340:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006344:	5d06      	ldrb	r6, [r0, r4]
 8006346:	f016 0608 	ands.w	r6, r6, #8
 800634a:	d1f8      	bne.n	800633e <_strtol_l.isra.0+0x22>
 800634c:	2c2d      	cmp	r4, #45	@ 0x2d
 800634e:	d110      	bne.n	8006372 <_strtol_l.isra.0+0x56>
 8006350:	782c      	ldrb	r4, [r5, #0]
 8006352:	2601      	movs	r6, #1
 8006354:	1c95      	adds	r5, r2, #2
 8006356:	f033 0210 	bics.w	r2, r3, #16
 800635a:	d115      	bne.n	8006388 <_strtol_l.isra.0+0x6c>
 800635c:	2c30      	cmp	r4, #48	@ 0x30
 800635e:	d10d      	bne.n	800637c <_strtol_l.isra.0+0x60>
 8006360:	782a      	ldrb	r2, [r5, #0]
 8006362:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006366:	2a58      	cmp	r2, #88	@ 0x58
 8006368:	d108      	bne.n	800637c <_strtol_l.isra.0+0x60>
 800636a:	786c      	ldrb	r4, [r5, #1]
 800636c:	3502      	adds	r5, #2
 800636e:	2310      	movs	r3, #16
 8006370:	e00a      	b.n	8006388 <_strtol_l.isra.0+0x6c>
 8006372:	2c2b      	cmp	r4, #43	@ 0x2b
 8006374:	bf04      	itt	eq
 8006376:	782c      	ldrbeq	r4, [r5, #0]
 8006378:	1c95      	addeq	r5, r2, #2
 800637a:	e7ec      	b.n	8006356 <_strtol_l.isra.0+0x3a>
 800637c:	2b00      	cmp	r3, #0
 800637e:	d1f6      	bne.n	800636e <_strtol_l.isra.0+0x52>
 8006380:	2c30      	cmp	r4, #48	@ 0x30
 8006382:	bf14      	ite	ne
 8006384:	230a      	movne	r3, #10
 8006386:	2308      	moveq	r3, #8
 8006388:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800638c:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8006390:	2200      	movs	r2, #0
 8006392:	fbbc f9f3 	udiv	r9, ip, r3
 8006396:	4610      	mov	r0, r2
 8006398:	fb03 ca19 	mls	sl, r3, r9, ip
 800639c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80063a0:	2f09      	cmp	r7, #9
 80063a2:	d80f      	bhi.n	80063c4 <_strtol_l.isra.0+0xa8>
 80063a4:	463c      	mov	r4, r7
 80063a6:	42a3      	cmp	r3, r4
 80063a8:	dd1b      	ble.n	80063e2 <_strtol_l.isra.0+0xc6>
 80063aa:	1c57      	adds	r7, r2, #1
 80063ac:	d007      	beq.n	80063be <_strtol_l.isra.0+0xa2>
 80063ae:	4581      	cmp	r9, r0
 80063b0:	d314      	bcc.n	80063dc <_strtol_l.isra.0+0xc0>
 80063b2:	d101      	bne.n	80063b8 <_strtol_l.isra.0+0x9c>
 80063b4:	45a2      	cmp	sl, r4
 80063b6:	db11      	blt.n	80063dc <_strtol_l.isra.0+0xc0>
 80063b8:	fb00 4003 	mla	r0, r0, r3, r4
 80063bc:	2201      	movs	r2, #1
 80063be:	f815 4b01 	ldrb.w	r4, [r5], #1
 80063c2:	e7eb      	b.n	800639c <_strtol_l.isra.0+0x80>
 80063c4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80063c8:	2f19      	cmp	r7, #25
 80063ca:	d801      	bhi.n	80063d0 <_strtol_l.isra.0+0xb4>
 80063cc:	3c37      	subs	r4, #55	@ 0x37
 80063ce:	e7ea      	b.n	80063a6 <_strtol_l.isra.0+0x8a>
 80063d0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80063d4:	2f19      	cmp	r7, #25
 80063d6:	d804      	bhi.n	80063e2 <_strtol_l.isra.0+0xc6>
 80063d8:	3c57      	subs	r4, #87	@ 0x57
 80063da:	e7e4      	b.n	80063a6 <_strtol_l.isra.0+0x8a>
 80063dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80063e0:	e7ed      	b.n	80063be <_strtol_l.isra.0+0xa2>
 80063e2:	1c53      	adds	r3, r2, #1
 80063e4:	d108      	bne.n	80063f8 <_strtol_l.isra.0+0xdc>
 80063e6:	2322      	movs	r3, #34	@ 0x22
 80063e8:	f8ce 3000 	str.w	r3, [lr]
 80063ec:	4660      	mov	r0, ip
 80063ee:	f1b8 0f00 	cmp.w	r8, #0
 80063f2:	d0a0      	beq.n	8006336 <_strtol_l.isra.0+0x1a>
 80063f4:	1e69      	subs	r1, r5, #1
 80063f6:	e006      	b.n	8006406 <_strtol_l.isra.0+0xea>
 80063f8:	b106      	cbz	r6, 80063fc <_strtol_l.isra.0+0xe0>
 80063fa:	4240      	negs	r0, r0
 80063fc:	f1b8 0f00 	cmp.w	r8, #0
 8006400:	d099      	beq.n	8006336 <_strtol_l.isra.0+0x1a>
 8006402:	2a00      	cmp	r2, #0
 8006404:	d1f6      	bne.n	80063f4 <_strtol_l.isra.0+0xd8>
 8006406:	f8c8 1000 	str.w	r1, [r8]
 800640a:	e794      	b.n	8006336 <_strtol_l.isra.0+0x1a>
 800640c:	08006e21 	.word	0x08006e21

08006410 <strtol>:
 8006410:	4613      	mov	r3, r2
 8006412:	460a      	mov	r2, r1
 8006414:	4601      	mov	r1, r0
 8006416:	4802      	ldr	r0, [pc, #8]	@ (8006420 <strtol+0x10>)
 8006418:	6800      	ldr	r0, [r0, #0]
 800641a:	f7ff bf7f 	b.w	800631c <_strtol_l.isra.0>
 800641e:	bf00      	nop
 8006420:	2000000c 	.word	0x2000000c

08006424 <siprintf>:
 8006424:	b40e      	push	{r1, r2, r3}
 8006426:	b510      	push	{r4, lr}
 8006428:	b09d      	sub	sp, #116	@ 0x74
 800642a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800642c:	9002      	str	r0, [sp, #8]
 800642e:	9006      	str	r0, [sp, #24]
 8006430:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006434:	480a      	ldr	r0, [pc, #40]	@ (8006460 <siprintf+0x3c>)
 8006436:	9107      	str	r1, [sp, #28]
 8006438:	9104      	str	r1, [sp, #16]
 800643a:	490a      	ldr	r1, [pc, #40]	@ (8006464 <siprintf+0x40>)
 800643c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006440:	9105      	str	r1, [sp, #20]
 8006442:	2400      	movs	r4, #0
 8006444:	a902      	add	r1, sp, #8
 8006446:	6800      	ldr	r0, [r0, #0]
 8006448:	9301      	str	r3, [sp, #4]
 800644a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800644c:	f000 f994 	bl	8006778 <_svfiprintf_r>
 8006450:	9b02      	ldr	r3, [sp, #8]
 8006452:	701c      	strb	r4, [r3, #0]
 8006454:	b01d      	add	sp, #116	@ 0x74
 8006456:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800645a:	b003      	add	sp, #12
 800645c:	4770      	bx	lr
 800645e:	bf00      	nop
 8006460:	2000000c 	.word	0x2000000c
 8006464:	ffff0208 	.word	0xffff0208

08006468 <memset>:
 8006468:	4402      	add	r2, r0
 800646a:	4603      	mov	r3, r0
 800646c:	4293      	cmp	r3, r2
 800646e:	d100      	bne.n	8006472 <memset+0xa>
 8006470:	4770      	bx	lr
 8006472:	f803 1b01 	strb.w	r1, [r3], #1
 8006476:	e7f9      	b.n	800646c <memset+0x4>

08006478 <__errno>:
 8006478:	4b01      	ldr	r3, [pc, #4]	@ (8006480 <__errno+0x8>)
 800647a:	6818      	ldr	r0, [r3, #0]
 800647c:	4770      	bx	lr
 800647e:	bf00      	nop
 8006480:	2000000c 	.word	0x2000000c

08006484 <__libc_init_array>:
 8006484:	b570      	push	{r4, r5, r6, lr}
 8006486:	4d0d      	ldr	r5, [pc, #52]	@ (80064bc <__libc_init_array+0x38>)
 8006488:	4c0d      	ldr	r4, [pc, #52]	@ (80064c0 <__libc_init_array+0x3c>)
 800648a:	1b64      	subs	r4, r4, r5
 800648c:	10a4      	asrs	r4, r4, #2
 800648e:	2600      	movs	r6, #0
 8006490:	42a6      	cmp	r6, r4
 8006492:	d109      	bne.n	80064a8 <__libc_init_array+0x24>
 8006494:	4d0b      	ldr	r5, [pc, #44]	@ (80064c4 <__libc_init_array+0x40>)
 8006496:	4c0c      	ldr	r4, [pc, #48]	@ (80064c8 <__libc_init_array+0x44>)
 8006498:	f000 fc64 	bl	8006d64 <_init>
 800649c:	1b64      	subs	r4, r4, r5
 800649e:	10a4      	asrs	r4, r4, #2
 80064a0:	2600      	movs	r6, #0
 80064a2:	42a6      	cmp	r6, r4
 80064a4:	d105      	bne.n	80064b2 <__libc_init_array+0x2e>
 80064a6:	bd70      	pop	{r4, r5, r6, pc}
 80064a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80064ac:	4798      	blx	r3
 80064ae:	3601      	adds	r6, #1
 80064b0:	e7ee      	b.n	8006490 <__libc_init_array+0xc>
 80064b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80064b6:	4798      	blx	r3
 80064b8:	3601      	adds	r6, #1
 80064ba:	e7f2      	b.n	80064a2 <__libc_init_array+0x1e>
 80064bc:	08006f5c 	.word	0x08006f5c
 80064c0:	08006f5c 	.word	0x08006f5c
 80064c4:	08006f5c 	.word	0x08006f5c
 80064c8:	08006f60 	.word	0x08006f60

080064cc <__retarget_lock_acquire_recursive>:
 80064cc:	4770      	bx	lr

080064ce <__retarget_lock_release_recursive>:
 80064ce:	4770      	bx	lr

080064d0 <_free_r>:
 80064d0:	b538      	push	{r3, r4, r5, lr}
 80064d2:	4605      	mov	r5, r0
 80064d4:	2900      	cmp	r1, #0
 80064d6:	d041      	beq.n	800655c <_free_r+0x8c>
 80064d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80064dc:	1f0c      	subs	r4, r1, #4
 80064de:	2b00      	cmp	r3, #0
 80064e0:	bfb8      	it	lt
 80064e2:	18e4      	addlt	r4, r4, r3
 80064e4:	f000 f8e0 	bl	80066a8 <__malloc_lock>
 80064e8:	4a1d      	ldr	r2, [pc, #116]	@ (8006560 <_free_r+0x90>)
 80064ea:	6813      	ldr	r3, [r2, #0]
 80064ec:	b933      	cbnz	r3, 80064fc <_free_r+0x2c>
 80064ee:	6063      	str	r3, [r4, #4]
 80064f0:	6014      	str	r4, [r2, #0]
 80064f2:	4628      	mov	r0, r5
 80064f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80064f8:	f000 b8dc 	b.w	80066b4 <__malloc_unlock>
 80064fc:	42a3      	cmp	r3, r4
 80064fe:	d908      	bls.n	8006512 <_free_r+0x42>
 8006500:	6820      	ldr	r0, [r4, #0]
 8006502:	1821      	adds	r1, r4, r0
 8006504:	428b      	cmp	r3, r1
 8006506:	bf01      	itttt	eq
 8006508:	6819      	ldreq	r1, [r3, #0]
 800650a:	685b      	ldreq	r3, [r3, #4]
 800650c:	1809      	addeq	r1, r1, r0
 800650e:	6021      	streq	r1, [r4, #0]
 8006510:	e7ed      	b.n	80064ee <_free_r+0x1e>
 8006512:	461a      	mov	r2, r3
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	b10b      	cbz	r3, 800651c <_free_r+0x4c>
 8006518:	42a3      	cmp	r3, r4
 800651a:	d9fa      	bls.n	8006512 <_free_r+0x42>
 800651c:	6811      	ldr	r1, [r2, #0]
 800651e:	1850      	adds	r0, r2, r1
 8006520:	42a0      	cmp	r0, r4
 8006522:	d10b      	bne.n	800653c <_free_r+0x6c>
 8006524:	6820      	ldr	r0, [r4, #0]
 8006526:	4401      	add	r1, r0
 8006528:	1850      	adds	r0, r2, r1
 800652a:	4283      	cmp	r3, r0
 800652c:	6011      	str	r1, [r2, #0]
 800652e:	d1e0      	bne.n	80064f2 <_free_r+0x22>
 8006530:	6818      	ldr	r0, [r3, #0]
 8006532:	685b      	ldr	r3, [r3, #4]
 8006534:	6053      	str	r3, [r2, #4]
 8006536:	4408      	add	r0, r1
 8006538:	6010      	str	r0, [r2, #0]
 800653a:	e7da      	b.n	80064f2 <_free_r+0x22>
 800653c:	d902      	bls.n	8006544 <_free_r+0x74>
 800653e:	230c      	movs	r3, #12
 8006540:	602b      	str	r3, [r5, #0]
 8006542:	e7d6      	b.n	80064f2 <_free_r+0x22>
 8006544:	6820      	ldr	r0, [r4, #0]
 8006546:	1821      	adds	r1, r4, r0
 8006548:	428b      	cmp	r3, r1
 800654a:	bf04      	itt	eq
 800654c:	6819      	ldreq	r1, [r3, #0]
 800654e:	685b      	ldreq	r3, [r3, #4]
 8006550:	6063      	str	r3, [r4, #4]
 8006552:	bf04      	itt	eq
 8006554:	1809      	addeq	r1, r1, r0
 8006556:	6021      	streq	r1, [r4, #0]
 8006558:	6054      	str	r4, [r2, #4]
 800655a:	e7ca      	b.n	80064f2 <_free_r+0x22>
 800655c:	bd38      	pop	{r3, r4, r5, pc}
 800655e:	bf00      	nop
 8006560:	200009cc 	.word	0x200009cc

08006564 <sbrk_aligned>:
 8006564:	b570      	push	{r4, r5, r6, lr}
 8006566:	4e0f      	ldr	r6, [pc, #60]	@ (80065a4 <sbrk_aligned+0x40>)
 8006568:	460c      	mov	r4, r1
 800656a:	6831      	ldr	r1, [r6, #0]
 800656c:	4605      	mov	r5, r0
 800656e:	b911      	cbnz	r1, 8006576 <sbrk_aligned+0x12>
 8006570:	f000 fba4 	bl	8006cbc <_sbrk_r>
 8006574:	6030      	str	r0, [r6, #0]
 8006576:	4621      	mov	r1, r4
 8006578:	4628      	mov	r0, r5
 800657a:	f000 fb9f 	bl	8006cbc <_sbrk_r>
 800657e:	1c43      	adds	r3, r0, #1
 8006580:	d103      	bne.n	800658a <sbrk_aligned+0x26>
 8006582:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006586:	4620      	mov	r0, r4
 8006588:	bd70      	pop	{r4, r5, r6, pc}
 800658a:	1cc4      	adds	r4, r0, #3
 800658c:	f024 0403 	bic.w	r4, r4, #3
 8006590:	42a0      	cmp	r0, r4
 8006592:	d0f8      	beq.n	8006586 <sbrk_aligned+0x22>
 8006594:	1a21      	subs	r1, r4, r0
 8006596:	4628      	mov	r0, r5
 8006598:	f000 fb90 	bl	8006cbc <_sbrk_r>
 800659c:	3001      	adds	r0, #1
 800659e:	d1f2      	bne.n	8006586 <sbrk_aligned+0x22>
 80065a0:	e7ef      	b.n	8006582 <sbrk_aligned+0x1e>
 80065a2:	bf00      	nop
 80065a4:	200009c8 	.word	0x200009c8

080065a8 <_malloc_r>:
 80065a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065ac:	1ccd      	adds	r5, r1, #3
 80065ae:	f025 0503 	bic.w	r5, r5, #3
 80065b2:	3508      	adds	r5, #8
 80065b4:	2d0c      	cmp	r5, #12
 80065b6:	bf38      	it	cc
 80065b8:	250c      	movcc	r5, #12
 80065ba:	2d00      	cmp	r5, #0
 80065bc:	4606      	mov	r6, r0
 80065be:	db01      	blt.n	80065c4 <_malloc_r+0x1c>
 80065c0:	42a9      	cmp	r1, r5
 80065c2:	d904      	bls.n	80065ce <_malloc_r+0x26>
 80065c4:	230c      	movs	r3, #12
 80065c6:	6033      	str	r3, [r6, #0]
 80065c8:	2000      	movs	r0, #0
 80065ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80066a4 <_malloc_r+0xfc>
 80065d2:	f000 f869 	bl	80066a8 <__malloc_lock>
 80065d6:	f8d8 3000 	ldr.w	r3, [r8]
 80065da:	461c      	mov	r4, r3
 80065dc:	bb44      	cbnz	r4, 8006630 <_malloc_r+0x88>
 80065de:	4629      	mov	r1, r5
 80065e0:	4630      	mov	r0, r6
 80065e2:	f7ff ffbf 	bl	8006564 <sbrk_aligned>
 80065e6:	1c43      	adds	r3, r0, #1
 80065e8:	4604      	mov	r4, r0
 80065ea:	d158      	bne.n	800669e <_malloc_r+0xf6>
 80065ec:	f8d8 4000 	ldr.w	r4, [r8]
 80065f0:	4627      	mov	r7, r4
 80065f2:	2f00      	cmp	r7, #0
 80065f4:	d143      	bne.n	800667e <_malloc_r+0xd6>
 80065f6:	2c00      	cmp	r4, #0
 80065f8:	d04b      	beq.n	8006692 <_malloc_r+0xea>
 80065fa:	6823      	ldr	r3, [r4, #0]
 80065fc:	4639      	mov	r1, r7
 80065fe:	4630      	mov	r0, r6
 8006600:	eb04 0903 	add.w	r9, r4, r3
 8006604:	f000 fb5a 	bl	8006cbc <_sbrk_r>
 8006608:	4581      	cmp	r9, r0
 800660a:	d142      	bne.n	8006692 <_malloc_r+0xea>
 800660c:	6821      	ldr	r1, [r4, #0]
 800660e:	1a6d      	subs	r5, r5, r1
 8006610:	4629      	mov	r1, r5
 8006612:	4630      	mov	r0, r6
 8006614:	f7ff ffa6 	bl	8006564 <sbrk_aligned>
 8006618:	3001      	adds	r0, #1
 800661a:	d03a      	beq.n	8006692 <_malloc_r+0xea>
 800661c:	6823      	ldr	r3, [r4, #0]
 800661e:	442b      	add	r3, r5
 8006620:	6023      	str	r3, [r4, #0]
 8006622:	f8d8 3000 	ldr.w	r3, [r8]
 8006626:	685a      	ldr	r2, [r3, #4]
 8006628:	bb62      	cbnz	r2, 8006684 <_malloc_r+0xdc>
 800662a:	f8c8 7000 	str.w	r7, [r8]
 800662e:	e00f      	b.n	8006650 <_malloc_r+0xa8>
 8006630:	6822      	ldr	r2, [r4, #0]
 8006632:	1b52      	subs	r2, r2, r5
 8006634:	d420      	bmi.n	8006678 <_malloc_r+0xd0>
 8006636:	2a0b      	cmp	r2, #11
 8006638:	d917      	bls.n	800666a <_malloc_r+0xc2>
 800663a:	1961      	adds	r1, r4, r5
 800663c:	42a3      	cmp	r3, r4
 800663e:	6025      	str	r5, [r4, #0]
 8006640:	bf18      	it	ne
 8006642:	6059      	strne	r1, [r3, #4]
 8006644:	6863      	ldr	r3, [r4, #4]
 8006646:	bf08      	it	eq
 8006648:	f8c8 1000 	streq.w	r1, [r8]
 800664c:	5162      	str	r2, [r4, r5]
 800664e:	604b      	str	r3, [r1, #4]
 8006650:	4630      	mov	r0, r6
 8006652:	f000 f82f 	bl	80066b4 <__malloc_unlock>
 8006656:	f104 000b 	add.w	r0, r4, #11
 800665a:	1d23      	adds	r3, r4, #4
 800665c:	f020 0007 	bic.w	r0, r0, #7
 8006660:	1ac2      	subs	r2, r0, r3
 8006662:	bf1c      	itt	ne
 8006664:	1a1b      	subne	r3, r3, r0
 8006666:	50a3      	strne	r3, [r4, r2]
 8006668:	e7af      	b.n	80065ca <_malloc_r+0x22>
 800666a:	6862      	ldr	r2, [r4, #4]
 800666c:	42a3      	cmp	r3, r4
 800666e:	bf0c      	ite	eq
 8006670:	f8c8 2000 	streq.w	r2, [r8]
 8006674:	605a      	strne	r2, [r3, #4]
 8006676:	e7eb      	b.n	8006650 <_malloc_r+0xa8>
 8006678:	4623      	mov	r3, r4
 800667a:	6864      	ldr	r4, [r4, #4]
 800667c:	e7ae      	b.n	80065dc <_malloc_r+0x34>
 800667e:	463c      	mov	r4, r7
 8006680:	687f      	ldr	r7, [r7, #4]
 8006682:	e7b6      	b.n	80065f2 <_malloc_r+0x4a>
 8006684:	461a      	mov	r2, r3
 8006686:	685b      	ldr	r3, [r3, #4]
 8006688:	42a3      	cmp	r3, r4
 800668a:	d1fb      	bne.n	8006684 <_malloc_r+0xdc>
 800668c:	2300      	movs	r3, #0
 800668e:	6053      	str	r3, [r2, #4]
 8006690:	e7de      	b.n	8006650 <_malloc_r+0xa8>
 8006692:	230c      	movs	r3, #12
 8006694:	6033      	str	r3, [r6, #0]
 8006696:	4630      	mov	r0, r6
 8006698:	f000 f80c 	bl	80066b4 <__malloc_unlock>
 800669c:	e794      	b.n	80065c8 <_malloc_r+0x20>
 800669e:	6005      	str	r5, [r0, #0]
 80066a0:	e7d6      	b.n	8006650 <_malloc_r+0xa8>
 80066a2:	bf00      	nop
 80066a4:	200009cc 	.word	0x200009cc

080066a8 <__malloc_lock>:
 80066a8:	4801      	ldr	r0, [pc, #4]	@ (80066b0 <__malloc_lock+0x8>)
 80066aa:	f7ff bf0f 	b.w	80064cc <__retarget_lock_acquire_recursive>
 80066ae:	bf00      	nop
 80066b0:	200009c4 	.word	0x200009c4

080066b4 <__malloc_unlock>:
 80066b4:	4801      	ldr	r0, [pc, #4]	@ (80066bc <__malloc_unlock+0x8>)
 80066b6:	f7ff bf0a 	b.w	80064ce <__retarget_lock_release_recursive>
 80066ba:	bf00      	nop
 80066bc:	200009c4 	.word	0x200009c4

080066c0 <__ssputs_r>:
 80066c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066c4:	688e      	ldr	r6, [r1, #8]
 80066c6:	461f      	mov	r7, r3
 80066c8:	42be      	cmp	r6, r7
 80066ca:	680b      	ldr	r3, [r1, #0]
 80066cc:	4682      	mov	sl, r0
 80066ce:	460c      	mov	r4, r1
 80066d0:	4690      	mov	r8, r2
 80066d2:	d82d      	bhi.n	8006730 <__ssputs_r+0x70>
 80066d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80066d8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80066dc:	d026      	beq.n	800672c <__ssputs_r+0x6c>
 80066de:	6965      	ldr	r5, [r4, #20]
 80066e0:	6909      	ldr	r1, [r1, #16]
 80066e2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80066e6:	eba3 0901 	sub.w	r9, r3, r1
 80066ea:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80066ee:	1c7b      	adds	r3, r7, #1
 80066f0:	444b      	add	r3, r9
 80066f2:	106d      	asrs	r5, r5, #1
 80066f4:	429d      	cmp	r5, r3
 80066f6:	bf38      	it	cc
 80066f8:	461d      	movcc	r5, r3
 80066fa:	0553      	lsls	r3, r2, #21
 80066fc:	d527      	bpl.n	800674e <__ssputs_r+0x8e>
 80066fe:	4629      	mov	r1, r5
 8006700:	f7ff ff52 	bl	80065a8 <_malloc_r>
 8006704:	4606      	mov	r6, r0
 8006706:	b360      	cbz	r0, 8006762 <__ssputs_r+0xa2>
 8006708:	6921      	ldr	r1, [r4, #16]
 800670a:	464a      	mov	r2, r9
 800670c:	f000 fae6 	bl	8006cdc <memcpy>
 8006710:	89a3      	ldrh	r3, [r4, #12]
 8006712:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006716:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800671a:	81a3      	strh	r3, [r4, #12]
 800671c:	6126      	str	r6, [r4, #16]
 800671e:	6165      	str	r5, [r4, #20]
 8006720:	444e      	add	r6, r9
 8006722:	eba5 0509 	sub.w	r5, r5, r9
 8006726:	6026      	str	r6, [r4, #0]
 8006728:	60a5      	str	r5, [r4, #8]
 800672a:	463e      	mov	r6, r7
 800672c:	42be      	cmp	r6, r7
 800672e:	d900      	bls.n	8006732 <__ssputs_r+0x72>
 8006730:	463e      	mov	r6, r7
 8006732:	6820      	ldr	r0, [r4, #0]
 8006734:	4632      	mov	r2, r6
 8006736:	4641      	mov	r1, r8
 8006738:	f000 faa6 	bl	8006c88 <memmove>
 800673c:	68a3      	ldr	r3, [r4, #8]
 800673e:	1b9b      	subs	r3, r3, r6
 8006740:	60a3      	str	r3, [r4, #8]
 8006742:	6823      	ldr	r3, [r4, #0]
 8006744:	4433      	add	r3, r6
 8006746:	6023      	str	r3, [r4, #0]
 8006748:	2000      	movs	r0, #0
 800674a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800674e:	462a      	mov	r2, r5
 8006750:	f000 fad2 	bl	8006cf8 <_realloc_r>
 8006754:	4606      	mov	r6, r0
 8006756:	2800      	cmp	r0, #0
 8006758:	d1e0      	bne.n	800671c <__ssputs_r+0x5c>
 800675a:	6921      	ldr	r1, [r4, #16]
 800675c:	4650      	mov	r0, sl
 800675e:	f7ff feb7 	bl	80064d0 <_free_r>
 8006762:	230c      	movs	r3, #12
 8006764:	f8ca 3000 	str.w	r3, [sl]
 8006768:	89a3      	ldrh	r3, [r4, #12]
 800676a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800676e:	81a3      	strh	r3, [r4, #12]
 8006770:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006774:	e7e9      	b.n	800674a <__ssputs_r+0x8a>
	...

08006778 <_svfiprintf_r>:
 8006778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800677c:	4698      	mov	r8, r3
 800677e:	898b      	ldrh	r3, [r1, #12]
 8006780:	061b      	lsls	r3, r3, #24
 8006782:	b09d      	sub	sp, #116	@ 0x74
 8006784:	4607      	mov	r7, r0
 8006786:	460d      	mov	r5, r1
 8006788:	4614      	mov	r4, r2
 800678a:	d510      	bpl.n	80067ae <_svfiprintf_r+0x36>
 800678c:	690b      	ldr	r3, [r1, #16]
 800678e:	b973      	cbnz	r3, 80067ae <_svfiprintf_r+0x36>
 8006790:	2140      	movs	r1, #64	@ 0x40
 8006792:	f7ff ff09 	bl	80065a8 <_malloc_r>
 8006796:	6028      	str	r0, [r5, #0]
 8006798:	6128      	str	r0, [r5, #16]
 800679a:	b930      	cbnz	r0, 80067aa <_svfiprintf_r+0x32>
 800679c:	230c      	movs	r3, #12
 800679e:	603b      	str	r3, [r7, #0]
 80067a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80067a4:	b01d      	add	sp, #116	@ 0x74
 80067a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067aa:	2340      	movs	r3, #64	@ 0x40
 80067ac:	616b      	str	r3, [r5, #20]
 80067ae:	2300      	movs	r3, #0
 80067b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80067b2:	2320      	movs	r3, #32
 80067b4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80067b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80067bc:	2330      	movs	r3, #48	@ 0x30
 80067be:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800695c <_svfiprintf_r+0x1e4>
 80067c2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80067c6:	f04f 0901 	mov.w	r9, #1
 80067ca:	4623      	mov	r3, r4
 80067cc:	469a      	mov	sl, r3
 80067ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80067d2:	b10a      	cbz	r2, 80067d8 <_svfiprintf_r+0x60>
 80067d4:	2a25      	cmp	r2, #37	@ 0x25
 80067d6:	d1f9      	bne.n	80067cc <_svfiprintf_r+0x54>
 80067d8:	ebba 0b04 	subs.w	fp, sl, r4
 80067dc:	d00b      	beq.n	80067f6 <_svfiprintf_r+0x7e>
 80067de:	465b      	mov	r3, fp
 80067e0:	4622      	mov	r2, r4
 80067e2:	4629      	mov	r1, r5
 80067e4:	4638      	mov	r0, r7
 80067e6:	f7ff ff6b 	bl	80066c0 <__ssputs_r>
 80067ea:	3001      	adds	r0, #1
 80067ec:	f000 80a7 	beq.w	800693e <_svfiprintf_r+0x1c6>
 80067f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80067f2:	445a      	add	r2, fp
 80067f4:	9209      	str	r2, [sp, #36]	@ 0x24
 80067f6:	f89a 3000 	ldrb.w	r3, [sl]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	f000 809f 	beq.w	800693e <_svfiprintf_r+0x1c6>
 8006800:	2300      	movs	r3, #0
 8006802:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006806:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800680a:	f10a 0a01 	add.w	sl, sl, #1
 800680e:	9304      	str	r3, [sp, #16]
 8006810:	9307      	str	r3, [sp, #28]
 8006812:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006816:	931a      	str	r3, [sp, #104]	@ 0x68
 8006818:	4654      	mov	r4, sl
 800681a:	2205      	movs	r2, #5
 800681c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006820:	484e      	ldr	r0, [pc, #312]	@ (800695c <_svfiprintf_r+0x1e4>)
 8006822:	f7f9 fd15 	bl	8000250 <memchr>
 8006826:	9a04      	ldr	r2, [sp, #16]
 8006828:	b9d8      	cbnz	r0, 8006862 <_svfiprintf_r+0xea>
 800682a:	06d0      	lsls	r0, r2, #27
 800682c:	bf44      	itt	mi
 800682e:	2320      	movmi	r3, #32
 8006830:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006834:	0711      	lsls	r1, r2, #28
 8006836:	bf44      	itt	mi
 8006838:	232b      	movmi	r3, #43	@ 0x2b
 800683a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800683e:	f89a 3000 	ldrb.w	r3, [sl]
 8006842:	2b2a      	cmp	r3, #42	@ 0x2a
 8006844:	d015      	beq.n	8006872 <_svfiprintf_r+0xfa>
 8006846:	9a07      	ldr	r2, [sp, #28]
 8006848:	4654      	mov	r4, sl
 800684a:	2000      	movs	r0, #0
 800684c:	f04f 0c0a 	mov.w	ip, #10
 8006850:	4621      	mov	r1, r4
 8006852:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006856:	3b30      	subs	r3, #48	@ 0x30
 8006858:	2b09      	cmp	r3, #9
 800685a:	d94b      	bls.n	80068f4 <_svfiprintf_r+0x17c>
 800685c:	b1b0      	cbz	r0, 800688c <_svfiprintf_r+0x114>
 800685e:	9207      	str	r2, [sp, #28]
 8006860:	e014      	b.n	800688c <_svfiprintf_r+0x114>
 8006862:	eba0 0308 	sub.w	r3, r0, r8
 8006866:	fa09 f303 	lsl.w	r3, r9, r3
 800686a:	4313      	orrs	r3, r2
 800686c:	9304      	str	r3, [sp, #16]
 800686e:	46a2      	mov	sl, r4
 8006870:	e7d2      	b.n	8006818 <_svfiprintf_r+0xa0>
 8006872:	9b03      	ldr	r3, [sp, #12]
 8006874:	1d19      	adds	r1, r3, #4
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	9103      	str	r1, [sp, #12]
 800687a:	2b00      	cmp	r3, #0
 800687c:	bfbb      	ittet	lt
 800687e:	425b      	neglt	r3, r3
 8006880:	f042 0202 	orrlt.w	r2, r2, #2
 8006884:	9307      	strge	r3, [sp, #28]
 8006886:	9307      	strlt	r3, [sp, #28]
 8006888:	bfb8      	it	lt
 800688a:	9204      	strlt	r2, [sp, #16]
 800688c:	7823      	ldrb	r3, [r4, #0]
 800688e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006890:	d10a      	bne.n	80068a8 <_svfiprintf_r+0x130>
 8006892:	7863      	ldrb	r3, [r4, #1]
 8006894:	2b2a      	cmp	r3, #42	@ 0x2a
 8006896:	d132      	bne.n	80068fe <_svfiprintf_r+0x186>
 8006898:	9b03      	ldr	r3, [sp, #12]
 800689a:	1d1a      	adds	r2, r3, #4
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	9203      	str	r2, [sp, #12]
 80068a0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80068a4:	3402      	adds	r4, #2
 80068a6:	9305      	str	r3, [sp, #20]
 80068a8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800696c <_svfiprintf_r+0x1f4>
 80068ac:	7821      	ldrb	r1, [r4, #0]
 80068ae:	2203      	movs	r2, #3
 80068b0:	4650      	mov	r0, sl
 80068b2:	f7f9 fccd 	bl	8000250 <memchr>
 80068b6:	b138      	cbz	r0, 80068c8 <_svfiprintf_r+0x150>
 80068b8:	9b04      	ldr	r3, [sp, #16]
 80068ba:	eba0 000a 	sub.w	r0, r0, sl
 80068be:	2240      	movs	r2, #64	@ 0x40
 80068c0:	4082      	lsls	r2, r0
 80068c2:	4313      	orrs	r3, r2
 80068c4:	3401      	adds	r4, #1
 80068c6:	9304      	str	r3, [sp, #16]
 80068c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068cc:	4824      	ldr	r0, [pc, #144]	@ (8006960 <_svfiprintf_r+0x1e8>)
 80068ce:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80068d2:	2206      	movs	r2, #6
 80068d4:	f7f9 fcbc 	bl	8000250 <memchr>
 80068d8:	2800      	cmp	r0, #0
 80068da:	d036      	beq.n	800694a <_svfiprintf_r+0x1d2>
 80068dc:	4b21      	ldr	r3, [pc, #132]	@ (8006964 <_svfiprintf_r+0x1ec>)
 80068de:	bb1b      	cbnz	r3, 8006928 <_svfiprintf_r+0x1b0>
 80068e0:	9b03      	ldr	r3, [sp, #12]
 80068e2:	3307      	adds	r3, #7
 80068e4:	f023 0307 	bic.w	r3, r3, #7
 80068e8:	3308      	adds	r3, #8
 80068ea:	9303      	str	r3, [sp, #12]
 80068ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068ee:	4433      	add	r3, r6
 80068f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80068f2:	e76a      	b.n	80067ca <_svfiprintf_r+0x52>
 80068f4:	fb0c 3202 	mla	r2, ip, r2, r3
 80068f8:	460c      	mov	r4, r1
 80068fa:	2001      	movs	r0, #1
 80068fc:	e7a8      	b.n	8006850 <_svfiprintf_r+0xd8>
 80068fe:	2300      	movs	r3, #0
 8006900:	3401      	adds	r4, #1
 8006902:	9305      	str	r3, [sp, #20]
 8006904:	4619      	mov	r1, r3
 8006906:	f04f 0c0a 	mov.w	ip, #10
 800690a:	4620      	mov	r0, r4
 800690c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006910:	3a30      	subs	r2, #48	@ 0x30
 8006912:	2a09      	cmp	r2, #9
 8006914:	d903      	bls.n	800691e <_svfiprintf_r+0x1a6>
 8006916:	2b00      	cmp	r3, #0
 8006918:	d0c6      	beq.n	80068a8 <_svfiprintf_r+0x130>
 800691a:	9105      	str	r1, [sp, #20]
 800691c:	e7c4      	b.n	80068a8 <_svfiprintf_r+0x130>
 800691e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006922:	4604      	mov	r4, r0
 8006924:	2301      	movs	r3, #1
 8006926:	e7f0      	b.n	800690a <_svfiprintf_r+0x192>
 8006928:	ab03      	add	r3, sp, #12
 800692a:	9300      	str	r3, [sp, #0]
 800692c:	462a      	mov	r2, r5
 800692e:	4b0e      	ldr	r3, [pc, #56]	@ (8006968 <_svfiprintf_r+0x1f0>)
 8006930:	a904      	add	r1, sp, #16
 8006932:	4638      	mov	r0, r7
 8006934:	f3af 8000 	nop.w
 8006938:	1c42      	adds	r2, r0, #1
 800693a:	4606      	mov	r6, r0
 800693c:	d1d6      	bne.n	80068ec <_svfiprintf_r+0x174>
 800693e:	89ab      	ldrh	r3, [r5, #12]
 8006940:	065b      	lsls	r3, r3, #25
 8006942:	f53f af2d 	bmi.w	80067a0 <_svfiprintf_r+0x28>
 8006946:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006948:	e72c      	b.n	80067a4 <_svfiprintf_r+0x2c>
 800694a:	ab03      	add	r3, sp, #12
 800694c:	9300      	str	r3, [sp, #0]
 800694e:	462a      	mov	r2, r5
 8006950:	4b05      	ldr	r3, [pc, #20]	@ (8006968 <_svfiprintf_r+0x1f0>)
 8006952:	a904      	add	r1, sp, #16
 8006954:	4638      	mov	r0, r7
 8006956:	f000 f879 	bl	8006a4c <_printf_i>
 800695a:	e7ed      	b.n	8006938 <_svfiprintf_r+0x1c0>
 800695c:	08006f21 	.word	0x08006f21
 8006960:	08006f2b 	.word	0x08006f2b
 8006964:	00000000 	.word	0x00000000
 8006968:	080066c1 	.word	0x080066c1
 800696c:	08006f27 	.word	0x08006f27

08006970 <_printf_common>:
 8006970:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006974:	4616      	mov	r6, r2
 8006976:	4698      	mov	r8, r3
 8006978:	688a      	ldr	r2, [r1, #8]
 800697a:	690b      	ldr	r3, [r1, #16]
 800697c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006980:	4293      	cmp	r3, r2
 8006982:	bfb8      	it	lt
 8006984:	4613      	movlt	r3, r2
 8006986:	6033      	str	r3, [r6, #0]
 8006988:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800698c:	4607      	mov	r7, r0
 800698e:	460c      	mov	r4, r1
 8006990:	b10a      	cbz	r2, 8006996 <_printf_common+0x26>
 8006992:	3301      	adds	r3, #1
 8006994:	6033      	str	r3, [r6, #0]
 8006996:	6823      	ldr	r3, [r4, #0]
 8006998:	0699      	lsls	r1, r3, #26
 800699a:	bf42      	ittt	mi
 800699c:	6833      	ldrmi	r3, [r6, #0]
 800699e:	3302      	addmi	r3, #2
 80069a0:	6033      	strmi	r3, [r6, #0]
 80069a2:	6825      	ldr	r5, [r4, #0]
 80069a4:	f015 0506 	ands.w	r5, r5, #6
 80069a8:	d106      	bne.n	80069b8 <_printf_common+0x48>
 80069aa:	f104 0a19 	add.w	sl, r4, #25
 80069ae:	68e3      	ldr	r3, [r4, #12]
 80069b0:	6832      	ldr	r2, [r6, #0]
 80069b2:	1a9b      	subs	r3, r3, r2
 80069b4:	42ab      	cmp	r3, r5
 80069b6:	dc26      	bgt.n	8006a06 <_printf_common+0x96>
 80069b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80069bc:	6822      	ldr	r2, [r4, #0]
 80069be:	3b00      	subs	r3, #0
 80069c0:	bf18      	it	ne
 80069c2:	2301      	movne	r3, #1
 80069c4:	0692      	lsls	r2, r2, #26
 80069c6:	d42b      	bmi.n	8006a20 <_printf_common+0xb0>
 80069c8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80069cc:	4641      	mov	r1, r8
 80069ce:	4638      	mov	r0, r7
 80069d0:	47c8      	blx	r9
 80069d2:	3001      	adds	r0, #1
 80069d4:	d01e      	beq.n	8006a14 <_printf_common+0xa4>
 80069d6:	6823      	ldr	r3, [r4, #0]
 80069d8:	6922      	ldr	r2, [r4, #16]
 80069da:	f003 0306 	and.w	r3, r3, #6
 80069de:	2b04      	cmp	r3, #4
 80069e0:	bf02      	ittt	eq
 80069e2:	68e5      	ldreq	r5, [r4, #12]
 80069e4:	6833      	ldreq	r3, [r6, #0]
 80069e6:	1aed      	subeq	r5, r5, r3
 80069e8:	68a3      	ldr	r3, [r4, #8]
 80069ea:	bf0c      	ite	eq
 80069ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80069f0:	2500      	movne	r5, #0
 80069f2:	4293      	cmp	r3, r2
 80069f4:	bfc4      	itt	gt
 80069f6:	1a9b      	subgt	r3, r3, r2
 80069f8:	18ed      	addgt	r5, r5, r3
 80069fa:	2600      	movs	r6, #0
 80069fc:	341a      	adds	r4, #26
 80069fe:	42b5      	cmp	r5, r6
 8006a00:	d11a      	bne.n	8006a38 <_printf_common+0xc8>
 8006a02:	2000      	movs	r0, #0
 8006a04:	e008      	b.n	8006a18 <_printf_common+0xa8>
 8006a06:	2301      	movs	r3, #1
 8006a08:	4652      	mov	r2, sl
 8006a0a:	4641      	mov	r1, r8
 8006a0c:	4638      	mov	r0, r7
 8006a0e:	47c8      	blx	r9
 8006a10:	3001      	adds	r0, #1
 8006a12:	d103      	bne.n	8006a1c <_printf_common+0xac>
 8006a14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a1c:	3501      	adds	r5, #1
 8006a1e:	e7c6      	b.n	80069ae <_printf_common+0x3e>
 8006a20:	18e1      	adds	r1, r4, r3
 8006a22:	1c5a      	adds	r2, r3, #1
 8006a24:	2030      	movs	r0, #48	@ 0x30
 8006a26:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006a2a:	4422      	add	r2, r4
 8006a2c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006a30:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006a34:	3302      	adds	r3, #2
 8006a36:	e7c7      	b.n	80069c8 <_printf_common+0x58>
 8006a38:	2301      	movs	r3, #1
 8006a3a:	4622      	mov	r2, r4
 8006a3c:	4641      	mov	r1, r8
 8006a3e:	4638      	mov	r0, r7
 8006a40:	47c8      	blx	r9
 8006a42:	3001      	adds	r0, #1
 8006a44:	d0e6      	beq.n	8006a14 <_printf_common+0xa4>
 8006a46:	3601      	adds	r6, #1
 8006a48:	e7d9      	b.n	80069fe <_printf_common+0x8e>
	...

08006a4c <_printf_i>:
 8006a4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a50:	7e0f      	ldrb	r7, [r1, #24]
 8006a52:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006a54:	2f78      	cmp	r7, #120	@ 0x78
 8006a56:	4691      	mov	r9, r2
 8006a58:	4680      	mov	r8, r0
 8006a5a:	460c      	mov	r4, r1
 8006a5c:	469a      	mov	sl, r3
 8006a5e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006a62:	d807      	bhi.n	8006a74 <_printf_i+0x28>
 8006a64:	2f62      	cmp	r7, #98	@ 0x62
 8006a66:	d80a      	bhi.n	8006a7e <_printf_i+0x32>
 8006a68:	2f00      	cmp	r7, #0
 8006a6a:	f000 80d1 	beq.w	8006c10 <_printf_i+0x1c4>
 8006a6e:	2f58      	cmp	r7, #88	@ 0x58
 8006a70:	f000 80b8 	beq.w	8006be4 <_printf_i+0x198>
 8006a74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006a78:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006a7c:	e03a      	b.n	8006af4 <_printf_i+0xa8>
 8006a7e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006a82:	2b15      	cmp	r3, #21
 8006a84:	d8f6      	bhi.n	8006a74 <_printf_i+0x28>
 8006a86:	a101      	add	r1, pc, #4	@ (adr r1, 8006a8c <_printf_i+0x40>)
 8006a88:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006a8c:	08006ae5 	.word	0x08006ae5
 8006a90:	08006af9 	.word	0x08006af9
 8006a94:	08006a75 	.word	0x08006a75
 8006a98:	08006a75 	.word	0x08006a75
 8006a9c:	08006a75 	.word	0x08006a75
 8006aa0:	08006a75 	.word	0x08006a75
 8006aa4:	08006af9 	.word	0x08006af9
 8006aa8:	08006a75 	.word	0x08006a75
 8006aac:	08006a75 	.word	0x08006a75
 8006ab0:	08006a75 	.word	0x08006a75
 8006ab4:	08006a75 	.word	0x08006a75
 8006ab8:	08006bf7 	.word	0x08006bf7
 8006abc:	08006b23 	.word	0x08006b23
 8006ac0:	08006bb1 	.word	0x08006bb1
 8006ac4:	08006a75 	.word	0x08006a75
 8006ac8:	08006a75 	.word	0x08006a75
 8006acc:	08006c19 	.word	0x08006c19
 8006ad0:	08006a75 	.word	0x08006a75
 8006ad4:	08006b23 	.word	0x08006b23
 8006ad8:	08006a75 	.word	0x08006a75
 8006adc:	08006a75 	.word	0x08006a75
 8006ae0:	08006bb9 	.word	0x08006bb9
 8006ae4:	6833      	ldr	r3, [r6, #0]
 8006ae6:	1d1a      	adds	r2, r3, #4
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	6032      	str	r2, [r6, #0]
 8006aec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006af0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006af4:	2301      	movs	r3, #1
 8006af6:	e09c      	b.n	8006c32 <_printf_i+0x1e6>
 8006af8:	6833      	ldr	r3, [r6, #0]
 8006afa:	6820      	ldr	r0, [r4, #0]
 8006afc:	1d19      	adds	r1, r3, #4
 8006afe:	6031      	str	r1, [r6, #0]
 8006b00:	0606      	lsls	r6, r0, #24
 8006b02:	d501      	bpl.n	8006b08 <_printf_i+0xbc>
 8006b04:	681d      	ldr	r5, [r3, #0]
 8006b06:	e003      	b.n	8006b10 <_printf_i+0xc4>
 8006b08:	0645      	lsls	r5, r0, #25
 8006b0a:	d5fb      	bpl.n	8006b04 <_printf_i+0xb8>
 8006b0c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006b10:	2d00      	cmp	r5, #0
 8006b12:	da03      	bge.n	8006b1c <_printf_i+0xd0>
 8006b14:	232d      	movs	r3, #45	@ 0x2d
 8006b16:	426d      	negs	r5, r5
 8006b18:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b1c:	4858      	ldr	r0, [pc, #352]	@ (8006c80 <_printf_i+0x234>)
 8006b1e:	230a      	movs	r3, #10
 8006b20:	e011      	b.n	8006b46 <_printf_i+0xfa>
 8006b22:	6821      	ldr	r1, [r4, #0]
 8006b24:	6833      	ldr	r3, [r6, #0]
 8006b26:	0608      	lsls	r0, r1, #24
 8006b28:	f853 5b04 	ldr.w	r5, [r3], #4
 8006b2c:	d402      	bmi.n	8006b34 <_printf_i+0xe8>
 8006b2e:	0649      	lsls	r1, r1, #25
 8006b30:	bf48      	it	mi
 8006b32:	b2ad      	uxthmi	r5, r5
 8006b34:	2f6f      	cmp	r7, #111	@ 0x6f
 8006b36:	4852      	ldr	r0, [pc, #328]	@ (8006c80 <_printf_i+0x234>)
 8006b38:	6033      	str	r3, [r6, #0]
 8006b3a:	bf14      	ite	ne
 8006b3c:	230a      	movne	r3, #10
 8006b3e:	2308      	moveq	r3, #8
 8006b40:	2100      	movs	r1, #0
 8006b42:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006b46:	6866      	ldr	r6, [r4, #4]
 8006b48:	60a6      	str	r6, [r4, #8]
 8006b4a:	2e00      	cmp	r6, #0
 8006b4c:	db05      	blt.n	8006b5a <_printf_i+0x10e>
 8006b4e:	6821      	ldr	r1, [r4, #0]
 8006b50:	432e      	orrs	r6, r5
 8006b52:	f021 0104 	bic.w	r1, r1, #4
 8006b56:	6021      	str	r1, [r4, #0]
 8006b58:	d04b      	beq.n	8006bf2 <_printf_i+0x1a6>
 8006b5a:	4616      	mov	r6, r2
 8006b5c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006b60:	fb03 5711 	mls	r7, r3, r1, r5
 8006b64:	5dc7      	ldrb	r7, [r0, r7]
 8006b66:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006b6a:	462f      	mov	r7, r5
 8006b6c:	42bb      	cmp	r3, r7
 8006b6e:	460d      	mov	r5, r1
 8006b70:	d9f4      	bls.n	8006b5c <_printf_i+0x110>
 8006b72:	2b08      	cmp	r3, #8
 8006b74:	d10b      	bne.n	8006b8e <_printf_i+0x142>
 8006b76:	6823      	ldr	r3, [r4, #0]
 8006b78:	07df      	lsls	r7, r3, #31
 8006b7a:	d508      	bpl.n	8006b8e <_printf_i+0x142>
 8006b7c:	6923      	ldr	r3, [r4, #16]
 8006b7e:	6861      	ldr	r1, [r4, #4]
 8006b80:	4299      	cmp	r1, r3
 8006b82:	bfde      	ittt	le
 8006b84:	2330      	movle	r3, #48	@ 0x30
 8006b86:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006b8a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006b8e:	1b92      	subs	r2, r2, r6
 8006b90:	6122      	str	r2, [r4, #16]
 8006b92:	f8cd a000 	str.w	sl, [sp]
 8006b96:	464b      	mov	r3, r9
 8006b98:	aa03      	add	r2, sp, #12
 8006b9a:	4621      	mov	r1, r4
 8006b9c:	4640      	mov	r0, r8
 8006b9e:	f7ff fee7 	bl	8006970 <_printf_common>
 8006ba2:	3001      	adds	r0, #1
 8006ba4:	d14a      	bne.n	8006c3c <_printf_i+0x1f0>
 8006ba6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006baa:	b004      	add	sp, #16
 8006bac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bb0:	6823      	ldr	r3, [r4, #0]
 8006bb2:	f043 0320 	orr.w	r3, r3, #32
 8006bb6:	6023      	str	r3, [r4, #0]
 8006bb8:	4832      	ldr	r0, [pc, #200]	@ (8006c84 <_printf_i+0x238>)
 8006bba:	2778      	movs	r7, #120	@ 0x78
 8006bbc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006bc0:	6823      	ldr	r3, [r4, #0]
 8006bc2:	6831      	ldr	r1, [r6, #0]
 8006bc4:	061f      	lsls	r7, r3, #24
 8006bc6:	f851 5b04 	ldr.w	r5, [r1], #4
 8006bca:	d402      	bmi.n	8006bd2 <_printf_i+0x186>
 8006bcc:	065f      	lsls	r7, r3, #25
 8006bce:	bf48      	it	mi
 8006bd0:	b2ad      	uxthmi	r5, r5
 8006bd2:	6031      	str	r1, [r6, #0]
 8006bd4:	07d9      	lsls	r1, r3, #31
 8006bd6:	bf44      	itt	mi
 8006bd8:	f043 0320 	orrmi.w	r3, r3, #32
 8006bdc:	6023      	strmi	r3, [r4, #0]
 8006bde:	b11d      	cbz	r5, 8006be8 <_printf_i+0x19c>
 8006be0:	2310      	movs	r3, #16
 8006be2:	e7ad      	b.n	8006b40 <_printf_i+0xf4>
 8006be4:	4826      	ldr	r0, [pc, #152]	@ (8006c80 <_printf_i+0x234>)
 8006be6:	e7e9      	b.n	8006bbc <_printf_i+0x170>
 8006be8:	6823      	ldr	r3, [r4, #0]
 8006bea:	f023 0320 	bic.w	r3, r3, #32
 8006bee:	6023      	str	r3, [r4, #0]
 8006bf0:	e7f6      	b.n	8006be0 <_printf_i+0x194>
 8006bf2:	4616      	mov	r6, r2
 8006bf4:	e7bd      	b.n	8006b72 <_printf_i+0x126>
 8006bf6:	6833      	ldr	r3, [r6, #0]
 8006bf8:	6825      	ldr	r5, [r4, #0]
 8006bfa:	6961      	ldr	r1, [r4, #20]
 8006bfc:	1d18      	adds	r0, r3, #4
 8006bfe:	6030      	str	r0, [r6, #0]
 8006c00:	062e      	lsls	r6, r5, #24
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	d501      	bpl.n	8006c0a <_printf_i+0x1be>
 8006c06:	6019      	str	r1, [r3, #0]
 8006c08:	e002      	b.n	8006c10 <_printf_i+0x1c4>
 8006c0a:	0668      	lsls	r0, r5, #25
 8006c0c:	d5fb      	bpl.n	8006c06 <_printf_i+0x1ba>
 8006c0e:	8019      	strh	r1, [r3, #0]
 8006c10:	2300      	movs	r3, #0
 8006c12:	6123      	str	r3, [r4, #16]
 8006c14:	4616      	mov	r6, r2
 8006c16:	e7bc      	b.n	8006b92 <_printf_i+0x146>
 8006c18:	6833      	ldr	r3, [r6, #0]
 8006c1a:	1d1a      	adds	r2, r3, #4
 8006c1c:	6032      	str	r2, [r6, #0]
 8006c1e:	681e      	ldr	r6, [r3, #0]
 8006c20:	6862      	ldr	r2, [r4, #4]
 8006c22:	2100      	movs	r1, #0
 8006c24:	4630      	mov	r0, r6
 8006c26:	f7f9 fb13 	bl	8000250 <memchr>
 8006c2a:	b108      	cbz	r0, 8006c30 <_printf_i+0x1e4>
 8006c2c:	1b80      	subs	r0, r0, r6
 8006c2e:	6060      	str	r0, [r4, #4]
 8006c30:	6863      	ldr	r3, [r4, #4]
 8006c32:	6123      	str	r3, [r4, #16]
 8006c34:	2300      	movs	r3, #0
 8006c36:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c3a:	e7aa      	b.n	8006b92 <_printf_i+0x146>
 8006c3c:	6923      	ldr	r3, [r4, #16]
 8006c3e:	4632      	mov	r2, r6
 8006c40:	4649      	mov	r1, r9
 8006c42:	4640      	mov	r0, r8
 8006c44:	47d0      	blx	sl
 8006c46:	3001      	adds	r0, #1
 8006c48:	d0ad      	beq.n	8006ba6 <_printf_i+0x15a>
 8006c4a:	6823      	ldr	r3, [r4, #0]
 8006c4c:	079b      	lsls	r3, r3, #30
 8006c4e:	d413      	bmi.n	8006c78 <_printf_i+0x22c>
 8006c50:	68e0      	ldr	r0, [r4, #12]
 8006c52:	9b03      	ldr	r3, [sp, #12]
 8006c54:	4298      	cmp	r0, r3
 8006c56:	bfb8      	it	lt
 8006c58:	4618      	movlt	r0, r3
 8006c5a:	e7a6      	b.n	8006baa <_printf_i+0x15e>
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	4632      	mov	r2, r6
 8006c60:	4649      	mov	r1, r9
 8006c62:	4640      	mov	r0, r8
 8006c64:	47d0      	blx	sl
 8006c66:	3001      	adds	r0, #1
 8006c68:	d09d      	beq.n	8006ba6 <_printf_i+0x15a>
 8006c6a:	3501      	adds	r5, #1
 8006c6c:	68e3      	ldr	r3, [r4, #12]
 8006c6e:	9903      	ldr	r1, [sp, #12]
 8006c70:	1a5b      	subs	r3, r3, r1
 8006c72:	42ab      	cmp	r3, r5
 8006c74:	dcf2      	bgt.n	8006c5c <_printf_i+0x210>
 8006c76:	e7eb      	b.n	8006c50 <_printf_i+0x204>
 8006c78:	2500      	movs	r5, #0
 8006c7a:	f104 0619 	add.w	r6, r4, #25
 8006c7e:	e7f5      	b.n	8006c6c <_printf_i+0x220>
 8006c80:	08006f32 	.word	0x08006f32
 8006c84:	08006f43 	.word	0x08006f43

08006c88 <memmove>:
 8006c88:	4288      	cmp	r0, r1
 8006c8a:	b510      	push	{r4, lr}
 8006c8c:	eb01 0402 	add.w	r4, r1, r2
 8006c90:	d902      	bls.n	8006c98 <memmove+0x10>
 8006c92:	4284      	cmp	r4, r0
 8006c94:	4623      	mov	r3, r4
 8006c96:	d807      	bhi.n	8006ca8 <memmove+0x20>
 8006c98:	1e43      	subs	r3, r0, #1
 8006c9a:	42a1      	cmp	r1, r4
 8006c9c:	d008      	beq.n	8006cb0 <memmove+0x28>
 8006c9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006ca2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006ca6:	e7f8      	b.n	8006c9a <memmove+0x12>
 8006ca8:	4402      	add	r2, r0
 8006caa:	4601      	mov	r1, r0
 8006cac:	428a      	cmp	r2, r1
 8006cae:	d100      	bne.n	8006cb2 <memmove+0x2a>
 8006cb0:	bd10      	pop	{r4, pc}
 8006cb2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006cb6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006cba:	e7f7      	b.n	8006cac <memmove+0x24>

08006cbc <_sbrk_r>:
 8006cbc:	b538      	push	{r3, r4, r5, lr}
 8006cbe:	4d06      	ldr	r5, [pc, #24]	@ (8006cd8 <_sbrk_r+0x1c>)
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	4604      	mov	r4, r0
 8006cc4:	4608      	mov	r0, r1
 8006cc6:	602b      	str	r3, [r5, #0]
 8006cc8:	f7fa fa9a 	bl	8001200 <_sbrk>
 8006ccc:	1c43      	adds	r3, r0, #1
 8006cce:	d102      	bne.n	8006cd6 <_sbrk_r+0x1a>
 8006cd0:	682b      	ldr	r3, [r5, #0]
 8006cd2:	b103      	cbz	r3, 8006cd6 <_sbrk_r+0x1a>
 8006cd4:	6023      	str	r3, [r4, #0]
 8006cd6:	bd38      	pop	{r3, r4, r5, pc}
 8006cd8:	200009c0 	.word	0x200009c0

08006cdc <memcpy>:
 8006cdc:	440a      	add	r2, r1
 8006cde:	4291      	cmp	r1, r2
 8006ce0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006ce4:	d100      	bne.n	8006ce8 <memcpy+0xc>
 8006ce6:	4770      	bx	lr
 8006ce8:	b510      	push	{r4, lr}
 8006cea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006cee:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006cf2:	4291      	cmp	r1, r2
 8006cf4:	d1f9      	bne.n	8006cea <memcpy+0xe>
 8006cf6:	bd10      	pop	{r4, pc}

08006cf8 <_realloc_r>:
 8006cf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cfc:	4607      	mov	r7, r0
 8006cfe:	4614      	mov	r4, r2
 8006d00:	460d      	mov	r5, r1
 8006d02:	b921      	cbnz	r1, 8006d0e <_realloc_r+0x16>
 8006d04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d08:	4611      	mov	r1, r2
 8006d0a:	f7ff bc4d 	b.w	80065a8 <_malloc_r>
 8006d0e:	b92a      	cbnz	r2, 8006d1c <_realloc_r+0x24>
 8006d10:	f7ff fbde 	bl	80064d0 <_free_r>
 8006d14:	4625      	mov	r5, r4
 8006d16:	4628      	mov	r0, r5
 8006d18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d1c:	f000 f81a 	bl	8006d54 <_malloc_usable_size_r>
 8006d20:	4284      	cmp	r4, r0
 8006d22:	4606      	mov	r6, r0
 8006d24:	d802      	bhi.n	8006d2c <_realloc_r+0x34>
 8006d26:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006d2a:	d8f4      	bhi.n	8006d16 <_realloc_r+0x1e>
 8006d2c:	4621      	mov	r1, r4
 8006d2e:	4638      	mov	r0, r7
 8006d30:	f7ff fc3a 	bl	80065a8 <_malloc_r>
 8006d34:	4680      	mov	r8, r0
 8006d36:	b908      	cbnz	r0, 8006d3c <_realloc_r+0x44>
 8006d38:	4645      	mov	r5, r8
 8006d3a:	e7ec      	b.n	8006d16 <_realloc_r+0x1e>
 8006d3c:	42b4      	cmp	r4, r6
 8006d3e:	4622      	mov	r2, r4
 8006d40:	4629      	mov	r1, r5
 8006d42:	bf28      	it	cs
 8006d44:	4632      	movcs	r2, r6
 8006d46:	f7ff ffc9 	bl	8006cdc <memcpy>
 8006d4a:	4629      	mov	r1, r5
 8006d4c:	4638      	mov	r0, r7
 8006d4e:	f7ff fbbf 	bl	80064d0 <_free_r>
 8006d52:	e7f1      	b.n	8006d38 <_realloc_r+0x40>

08006d54 <_malloc_usable_size_r>:
 8006d54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d58:	1f18      	subs	r0, r3, #4
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	bfbc      	itt	lt
 8006d5e:	580b      	ldrlt	r3, [r1, r0]
 8006d60:	18c0      	addlt	r0, r0, r3
 8006d62:	4770      	bx	lr

08006d64 <_init>:
 8006d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d66:	bf00      	nop
 8006d68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d6a:	bc08      	pop	{r3}
 8006d6c:	469e      	mov	lr, r3
 8006d6e:	4770      	bx	lr

08006d70 <_fini>:
 8006d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d72:	bf00      	nop
 8006d74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d76:	bc08      	pop	{r3}
 8006d78:	469e      	mov	lr, r3
 8006d7a:	4770      	bx	lr
