

================================================================
== Vitis HLS Report for 'example_acc'
================================================================
* Date:           Thu Feb 20 10:57:06 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        example_acc
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.865 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       42|       42|  0.420 us|  0.420 us|   43|   43|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                                |                                      |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                    Instance                    |                Module                |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_example_acc_Pipeline_VITIS_LOOP_11_1_fu_60  |example_acc_Pipeline_VITIS_LOOP_11_1  |        4|        4|  40.000 ns|  40.000 ns|    3|    3|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_example_acc_Pipeline_VITIS_LOOP_31_1_fu_69  |example_acc_Pipeline_VITIS_LOOP_31_1  |       34|       34|   0.340 us|   0.340 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     127|    276|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     40|    -|
|Register         |        -|    -|      40|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     167|    318|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+--------------------------------------+---------+----+----+-----+-----+
    |                    Instance                    |                Module                | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------------------+--------------------------------------+---------+----+----+-----+-----+
    |control_s_axi_U                                 |control_s_axi                         |        0|   0|  80|  104|    0|
    |grp_example_acc_Pipeline_VITIS_LOOP_11_1_fu_60  |example_acc_Pipeline_VITIS_LOOP_11_1  |        0|   0|  37|   82|    0|
    |grp_example_acc_Pipeline_VITIS_LOOP_31_1_fu_69  |example_acc_Pipeline_VITIS_LOOP_31_1  |        0|   0|  10|   90|    0|
    +------------------------------------------------+--------------------------------------+---------+----+----+-----+-----+
    |Total                                           |                                      |        0|   0| 127|  276|    0|
    +------------------------------------------------+--------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                               Variable Name                               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_example_acc_Pipeline_VITIS_LOOP_31_1_fu_69_alpha_transmit_line_ap_ack  |       and|   0|  0|   2|           1|           1|
    +---------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                      |          |   0|  0|   2|           1|           1|
    +---------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |alpha_transmit_line_int_regslice  |   9|          2|    1|          2|
    |ap_NS_fsm                         |  31|          6|    1|          6|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  40|          8|    2|          8|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |alpha_transmit_line_reg                                      |   1|   0|    1|          0|
    |ap_CS_fsm                                                    |   5|   0|    5|          0|
    |grp_example_acc_Pipeline_VITIS_LOOP_11_1_fu_60_ap_start_reg  |   1|   0|    1|          0|
    |grp_example_acc_Pipeline_VITIS_LOOP_31_1_fu_69_ap_start_reg  |   1|   0|    1|          0|
    |w1_read_reg_85                                               |  16|   0|   16|          0|
    |w2_read_reg_80                                               |  16|   0|   16|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |  40|   0|   40|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|s_axi_control_AWVALID       |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_AWREADY       |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_AWADDR        |   in|    5|       s_axi|              control|        scalar|
|s_axi_control_WVALID        |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_WREADY        |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_WDATA         |   in|   32|       s_axi|              control|        scalar|
|s_axi_control_WSTRB         |   in|    4|       s_axi|              control|        scalar|
|s_axi_control_ARVALID       |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_ARREADY       |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_ARADDR        |   in|    5|       s_axi|              control|        scalar|
|s_axi_control_RVALID        |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_RREADY        |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_RDATA         |  out|   32|       s_axi|              control|        scalar|
|s_axi_control_RRESP         |  out|    2|       s_axi|              control|        scalar|
|s_axi_control_BVALID        |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_BREADY        |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_BRESP         |  out|    2|       s_axi|              control|        scalar|
|ap_clk                      |   in|    1|  ap_ctrl_hs|          example_acc|  return value|
|ap_rst_n                    |   in|    1|  ap_ctrl_hs|          example_acc|  return value|
|interrupt                   |  out|    1|  ap_ctrl_hs|          example_acc|  return value|
|alpha_transmit_line         |  out|    1|       ap_hs|  alpha_transmit_line|       pointer|
|alpha_transmit_line_ap_vld  |  out|    1|       ap_hs|  alpha_transmit_line|       pointer|
|alpha_transmit_line_ap_ack  |   in|    1|       ap_hs|  alpha_transmit_line|       pointer|
+----------------------------+-----+-----+------------+---------------------+--------------+

