
import java.io.IOException;

import synthesijer.hdl.*;
import synthesijer.hdl.expr.*;

public class MkTop{
	
	public static void main(String... args) throws IOException{
		HDLModule top = new HDLModule("top", "CLK100MHZ", "USER_RESET");
		HDLPort din = top.newPort("RXD_IN", HDLPort.DIR.IN, HDLPrimitiveType.genBitType());
		HDLPort dout = top.newPort("TXD_OUT", HDLPort.DIR.OUT, HDLPrimitiveType.genBitType());

		HDLModule m = new HDLModule("HW", "clk", "reset");
		HDLPort run_req  = m.newPort("main_req", HDLPort.DIR.IN, HDLPrimitiveType.genBitType());
		HDLPort run_busy = m.newPort("main_busy", HDLPort.DIR.OUT, HDLPrimitiveType.genBitType());
		HDLPort tx_dout  = m.newPort("b_io_obj_tx_dout_exp", HDLPort.DIR.OUT, HDLPrimitiveType.genBitType());
		HDLPort rx_din   = m.newPort("b_io_obj_rx_din_exp", HDLPort.DIR.IN, HDLPrimitiveType.genBitType());
		HDLInstance inst = top.newModuleInstance(m, "U");
		
		inst.getSignalForPort("clk").setAssign(null, top.getSysClk().getSignal());
		inst.getSignalForPort("reset").setAssign(null, top.getSysReset().getSignal());
		inst.getSignalForPort(run_req.getName()).setAssign(null, HDLPreDefinedConstant.HIGH); // always high to start immediately
		dout.getSignal().setAssign(null, inst.getSignalForPort(tx_dout.getName()));
		inst.getSignalForPort(rx_din.getName()).setAssign(null, din.getSignal());
		
		HDLUtils.generate(top, HDLUtils.VHDL);
		HDLUtils.generate(top, HDLUtils.Verilog);
	}
}

