<dec f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='938' type='llvm::SDValue llvm::SelectionDAG::getNode(unsigned int Opcode, const llvm::SDLoc &amp; DL, llvm::SDVTList VTList, llvm::SDValue N)'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='1091' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize10LegalizeOpEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='3166' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize10ExpandNodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp' l='2774' u='c' c='_ZN4llvm16DAGTypeLegalizer29ExpandIntRes_READCYCLECOUNTEREPNS_6SDNodeERNS_7SDValueES4_'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='7504' ll='7508' type='llvm::SDValue llvm::SelectionDAG::getNode(unsigned int Opcode, const llvm::SDLoc &amp; DL, llvm::SDVTList VTList, llvm::SDValue N1)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1966' u='c' c='_ZNK4llvm18R600TargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='1797' u='c' c='_ZNK4llvm17ARMTargetLowering16PassF64ArgInRegsERKNS_5SDLocERNS_12SelectionDAGENS_7SDValueERS6_RNS_11SmallVectorISt4pairIjS6_ELj8EEERNS_11CCValAssignES8759968'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2552' u='c' c='_ZNK4llvm17ARMTargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2574' u='c' c='_ZNK4llvm17ARMTargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='4227' u='c' c='_ZNK4llvm17ARMTargetLowering7getCMOVERKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_S5_S5_RNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='4229' u='c' c='_ZNK4llvm17ARMTargetLowering7getCMOVERKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_S5_S5_RNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='5000' u='c' c='_ZNK4llvm17ARMTargetLowering14LowerFCOPYSIGNENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='5016' u='c' c='_ZNK4llvm17ARMTargetLowering14LowerFCOPYSIGNENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='5257' u='c' c='_ZL13ExpandBITCASTPN4llvm6SDNodeERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='5261' u='c' c='_ZL13ExpandBITCASTPN4llvm6SDNodeERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='5541' u='c' c='_ZL16Expand64BitShiftPN4llvm6SDNodeERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='644' u='c' c='_ZNK4llvm21HexagonTargetLowering21LowerREADCYCLECOUNTERENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='9937' u='c' c='_ZNK4llvm17PPCTargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='23384' u='c' c='_ZL22LowerINTRINSIC_W_CHAINN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='23467' u='c' c='_ZL22LowerINTRINSIC_W_CHAINN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='24125' u='c' c='_ZL9LowerCTLZN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='24159' u='c' c='_ZL9LowerCTTZN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
