--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml kwadrat_sch.twx kwadrat_sch.ncd -o kwadrat_sch.twr
kwadrat_sch.pcf -ucf GenIO.ucf

Design file:              kwadrat_sch.ncd
Physical constraint file: kwadrat_sch.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1003069 paths analyzed, 1780 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.092ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_15/p2_v_31 (SLICE_X15Y82.CIN), 15262 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_11/x_c_1 (FF)
  Destination:          XLXI_15/p2_v_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.075ns (Levels of Logic = 12)
  Clock Path Skew:      -0.017ns (0.108 - 0.125)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_11/x_c_1 to XLXI_15/p2_v_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y15.YQ      Tcko                  0.587   XLXI_11/x_c<0>
                                                       XLXI_11/x_c_1
    SLICE_X31Y23.F2      net (fanout=5)        1.144   XLXI_11/x_c<1>
    SLICE_X31Y23.COUT    Topcyf                1.162   XLXI_15/vga_b_sub0007<1>
                                                       XLXI_11/x_c<1>_rt
                                                       XLXI_15/Msub_vga_b_sub0007_cy<1>
                                                       XLXI_15/Msub_vga_b_sub0007_cy<2>
    SLICE_X31Y24.CIN     net (fanout=1)        0.000   XLXI_15/Msub_vga_b_sub0007_cy<2>
    SLICE_X31Y24.Y       Tciny                 0.869   XLXI_15/vga_b_sub0007<3>
                                                       XLXI_15/Msub_vga_b_sub0007_cy<3>
                                                       XLXI_15/Msub_vga_b_sub0007_xor<4>
    SLICE_X35Y28.G1      net (fanout=5)        1.363   XLXI_15/vga_b_sub0007<4>
    SLICE_X35Y28.COUT    Topcyg                1.001   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<1>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_lut<1>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<1>
    SLICE_X35Y29.CIN     net (fanout=1)        0.000   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<1>
    SLICE_X35Y29.COUT    Tbyp                  0.118   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<3>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<2>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<3>
    SLICE_X35Y30.CIN     net (fanout=1)        0.000   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<3>
    SLICE_X35Y30.COUT    Tbyp                  0.118   XLXI_15/p3_height_cmp_le0002
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<4>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<5>
    SLICE_X31Y30.F1      net (fanout=6)        1.032   XLXI_15/p3_height_cmp_le0002
    SLICE_X31Y30.X       Tilo                  0.704   XLXI_15/p1_height_mux0000<23>1_SW0
                                                       XLXI_15/p1_height_mux0000<23>1_SW0_1
    SLICE_X37Y41.G1      net (fanout=1)        1.432   XLXI_15/p1_height_mux0000<23>1_SW0
    SLICE_X37Y41.Y       Tilo                  0.704   XLXI_15/lvl_and0000
                                                       XLXI_15/p1_height_mux0000<23>1
    SLICE_X15Y78.G3      net (fanout=136)      4.484   XLXI_15/N0
    SLICE_X15Y78.COUT    Topcyg                1.001   XLXI_15/p2_v<22>
                                                       XLXI_15/p2_v_mux0001<23>1
                                                       XLXI_15/Madd_p2_v_mux0000_cy<23>
    SLICE_X15Y79.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<23>
    SLICE_X15Y79.COUT    Tbyp                  0.118   XLXI_15/p2_v<24>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<24>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<25>
    SLICE_X15Y80.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<25>
    SLICE_X15Y80.COUT    Tbyp                  0.118   XLXI_15/p2_v<26>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<26>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<27>
    SLICE_X15Y81.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<27>
    SLICE_X15Y81.COUT    Tbyp                  0.118   XLXI_15/p2_v<28>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<28>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<29>
    SLICE_X15Y82.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<29>
    SLICE_X15Y82.CLK     Tcinck                1.002   XLXI_15/p2_v<30>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<30>
                                                       XLXI_15/Madd_p2_v_mux0000_xor<31>
                                                       XLXI_15/p2_v_31
    -------------------------------------------------  ---------------------------
    Total                                     17.075ns (7.620ns logic, 9.455ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_11/x_c_1 (FF)
  Destination:          XLXI_15/p2_v_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.014ns (Levels of Logic = 13)
  Clock Path Skew:      -0.017ns (0.108 - 0.125)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_11/x_c_1 to XLXI_15/p2_v_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y15.YQ      Tcko                  0.587   XLXI_11/x_c<0>
                                                       XLXI_11/x_c_1
    SLICE_X31Y23.F2      net (fanout=5)        1.144   XLXI_11/x_c<1>
    SLICE_X31Y23.COUT    Topcyf                1.162   XLXI_15/vga_b_sub0007<1>
                                                       XLXI_11/x_c<1>_rt
                                                       XLXI_15/Msub_vga_b_sub0007_cy<1>
                                                       XLXI_15/Msub_vga_b_sub0007_cy<2>
    SLICE_X31Y24.CIN     net (fanout=1)        0.000   XLXI_15/Msub_vga_b_sub0007_cy<2>
    SLICE_X31Y24.Y       Tciny                 0.869   XLXI_15/vga_b_sub0007<3>
                                                       XLXI_15/Msub_vga_b_sub0007_cy<3>
                                                       XLXI_15/Msub_vga_b_sub0007_xor<4>
    SLICE_X35Y28.G1      net (fanout=5)        1.363   XLXI_15/vga_b_sub0007<4>
    SLICE_X35Y28.COUT    Topcyg                1.001   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<1>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_lut<1>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<1>
    SLICE_X35Y29.CIN     net (fanout=1)        0.000   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<1>
    SLICE_X35Y29.COUT    Tbyp                  0.118   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<3>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<2>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<3>
    SLICE_X35Y30.CIN     net (fanout=1)        0.000   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<3>
    SLICE_X35Y30.COUT    Tbyp                  0.118   XLXI_15/p3_height_cmp_le0002
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<4>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<5>
    SLICE_X31Y30.F1      net (fanout=6)        1.032   XLXI_15/p3_height_cmp_le0002
    SLICE_X31Y30.X       Tilo                  0.704   XLXI_15/p1_height_mux0000<23>1_SW0
                                                       XLXI_15/p1_height_mux0000<23>1_SW0_1
    SLICE_X37Y41.G1      net (fanout=1)        1.432   XLXI_15/p1_height_mux0000<23>1_SW0
    SLICE_X37Y41.Y       Tilo                  0.704   XLXI_15/lvl_and0000
                                                       XLXI_15/p1_height_mux0000<23>1
    SLICE_X15Y77.G2      net (fanout=136)      4.305   XLXI_15/N0
    SLICE_X15Y77.COUT    Topcyg                1.001   XLXI_15/p2_v<20>
                                                       XLXI_15/p2_v_mux0001<21>1
                                                       XLXI_15/Madd_p2_v_mux0000_cy<21>
    SLICE_X15Y78.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<21>
    SLICE_X15Y78.COUT    Tbyp                  0.118   XLXI_15/p2_v<22>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<22>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<23>
    SLICE_X15Y79.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<23>
    SLICE_X15Y79.COUT    Tbyp                  0.118   XLXI_15/p2_v<24>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<24>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<25>
    SLICE_X15Y80.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<25>
    SLICE_X15Y80.COUT    Tbyp                  0.118   XLXI_15/p2_v<26>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<26>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<27>
    SLICE_X15Y81.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<27>
    SLICE_X15Y81.COUT    Tbyp                  0.118   XLXI_15/p2_v<28>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<28>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<29>
    SLICE_X15Y82.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<29>
    SLICE_X15Y82.CLK     Tcinck                1.002   XLXI_15/p2_v<30>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<30>
                                                       XLXI_15/Madd_p2_v_mux0000_xor<31>
                                                       XLXI_15/p2_v_31
    -------------------------------------------------  ---------------------------
    Total                                     17.014ns (7.738ns logic, 9.276ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_11/x_c_1 (FF)
  Destination:          XLXI_15/p2_v_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.924ns (Levels of Logic = 12)
  Clock Path Skew:      -0.017ns (0.108 - 0.125)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_11/x_c_1 to XLXI_15/p2_v_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y15.YQ      Tcko                  0.587   XLXI_11/x_c<0>
                                                       XLXI_11/x_c_1
    SLICE_X31Y23.F2      net (fanout=5)        1.144   XLXI_11/x_c<1>
    SLICE_X31Y23.COUT    Topcyf                1.162   XLXI_15/vga_b_sub0007<1>
                                                       XLXI_11/x_c<1>_rt
                                                       XLXI_15/Msub_vga_b_sub0007_cy<1>
                                                       XLXI_15/Msub_vga_b_sub0007_cy<2>
    SLICE_X31Y24.CIN     net (fanout=1)        0.000   XLXI_15/Msub_vga_b_sub0007_cy<2>
    SLICE_X31Y24.Y       Tciny                 0.869   XLXI_15/vga_b_sub0007<3>
                                                       XLXI_15/Msub_vga_b_sub0007_cy<3>
                                                       XLXI_15/Msub_vga_b_sub0007_xor<4>
    SLICE_X35Y28.G1      net (fanout=5)        1.363   XLXI_15/vga_b_sub0007<4>
    SLICE_X35Y28.COUT    Topcyg                1.001   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<1>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_lut<1>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<1>
    SLICE_X35Y29.CIN     net (fanout=1)        0.000   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<1>
    SLICE_X35Y29.COUT    Tbyp                  0.118   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<3>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<2>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<3>
    SLICE_X35Y30.CIN     net (fanout=1)        0.000   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<3>
    SLICE_X35Y30.COUT    Tbyp                  0.118   XLXI_15/p3_height_cmp_le0002
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<4>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<5>
    SLICE_X31Y30.F1      net (fanout=6)        1.032   XLXI_15/p3_height_cmp_le0002
    SLICE_X31Y30.X       Tilo                  0.704   XLXI_15/p1_height_mux0000<23>1_SW0
                                                       XLXI_15/p1_height_mux0000<23>1_SW0_1
    SLICE_X37Y41.G1      net (fanout=1)        1.432   XLXI_15/p1_height_mux0000<23>1_SW0
    SLICE_X37Y41.Y       Tilo                  0.704   XLXI_15/lvl_and0000
                                                       XLXI_15/p1_height_mux0000<23>1
    SLICE_X15Y78.F4      net (fanout=136)      4.172   XLXI_15/N0
    SLICE_X15Y78.COUT    Topcyf                1.162   XLXI_15/p2_v<22>
                                                       XLXI_15/p2_v_mux0001<22>1
                                                       XLXI_15/Madd_p2_v_mux0000_cy<22>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<23>
    SLICE_X15Y79.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<23>
    SLICE_X15Y79.COUT    Tbyp                  0.118   XLXI_15/p2_v<24>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<24>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<25>
    SLICE_X15Y80.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<25>
    SLICE_X15Y80.COUT    Tbyp                  0.118   XLXI_15/p2_v<26>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<26>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<27>
    SLICE_X15Y81.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<27>
    SLICE_X15Y81.COUT    Tbyp                  0.118   XLXI_15/p2_v<28>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<28>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<29>
    SLICE_X15Y82.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<29>
    SLICE_X15Y82.CLK     Tcinck                1.002   XLXI_15/p2_v<30>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<30>
                                                       XLXI_15/Madd_p2_v_mux0000_xor<31>
                                                       XLXI_15/p2_v_31
    -------------------------------------------------  ---------------------------
    Total                                     16.924ns (7.781ns logic, 9.143ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_15/p2_v_29 (SLICE_X15Y81.CIN), 14233 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_11/x_c_1 (FF)
  Destination:          XLXI_15/p2_v_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.957ns (Levels of Logic = 11)
  Clock Path Skew:      -0.020ns (0.105 - 0.125)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_11/x_c_1 to XLXI_15/p2_v_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y15.YQ      Tcko                  0.587   XLXI_11/x_c<0>
                                                       XLXI_11/x_c_1
    SLICE_X31Y23.F2      net (fanout=5)        1.144   XLXI_11/x_c<1>
    SLICE_X31Y23.COUT    Topcyf                1.162   XLXI_15/vga_b_sub0007<1>
                                                       XLXI_11/x_c<1>_rt
                                                       XLXI_15/Msub_vga_b_sub0007_cy<1>
                                                       XLXI_15/Msub_vga_b_sub0007_cy<2>
    SLICE_X31Y24.CIN     net (fanout=1)        0.000   XLXI_15/Msub_vga_b_sub0007_cy<2>
    SLICE_X31Y24.Y       Tciny                 0.869   XLXI_15/vga_b_sub0007<3>
                                                       XLXI_15/Msub_vga_b_sub0007_cy<3>
                                                       XLXI_15/Msub_vga_b_sub0007_xor<4>
    SLICE_X35Y28.G1      net (fanout=5)        1.363   XLXI_15/vga_b_sub0007<4>
    SLICE_X35Y28.COUT    Topcyg                1.001   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<1>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_lut<1>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<1>
    SLICE_X35Y29.CIN     net (fanout=1)        0.000   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<1>
    SLICE_X35Y29.COUT    Tbyp                  0.118   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<3>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<2>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<3>
    SLICE_X35Y30.CIN     net (fanout=1)        0.000   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<3>
    SLICE_X35Y30.COUT    Tbyp                  0.118   XLXI_15/p3_height_cmp_le0002
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<4>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<5>
    SLICE_X31Y30.F1      net (fanout=6)        1.032   XLXI_15/p3_height_cmp_le0002
    SLICE_X31Y30.X       Tilo                  0.704   XLXI_15/p1_height_mux0000<23>1_SW0
                                                       XLXI_15/p1_height_mux0000<23>1_SW0_1
    SLICE_X37Y41.G1      net (fanout=1)        1.432   XLXI_15/p1_height_mux0000<23>1_SW0
    SLICE_X37Y41.Y       Tilo                  0.704   XLXI_15/lvl_and0000
                                                       XLXI_15/p1_height_mux0000<23>1
    SLICE_X15Y78.G3      net (fanout=136)      4.484   XLXI_15/N0
    SLICE_X15Y78.COUT    Topcyg                1.001   XLXI_15/p2_v<22>
                                                       XLXI_15/p2_v_mux0001<23>1
                                                       XLXI_15/Madd_p2_v_mux0000_cy<23>
    SLICE_X15Y79.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<23>
    SLICE_X15Y79.COUT    Tbyp                  0.118   XLXI_15/p2_v<24>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<24>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<25>
    SLICE_X15Y80.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<25>
    SLICE_X15Y80.COUT    Tbyp                  0.118   XLXI_15/p2_v<26>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<26>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<27>
    SLICE_X15Y81.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<27>
    SLICE_X15Y81.CLK     Tcinck                1.002   XLXI_15/p2_v<28>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<28>
                                                       XLXI_15/Madd_p2_v_mux0000_xor<29>
                                                       XLXI_15/p2_v_29
    -------------------------------------------------  ---------------------------
    Total                                     16.957ns (7.502ns logic, 9.455ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_11/x_c_1 (FF)
  Destination:          XLXI_15/p2_v_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.896ns (Levels of Logic = 12)
  Clock Path Skew:      -0.020ns (0.105 - 0.125)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_11/x_c_1 to XLXI_15/p2_v_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y15.YQ      Tcko                  0.587   XLXI_11/x_c<0>
                                                       XLXI_11/x_c_1
    SLICE_X31Y23.F2      net (fanout=5)        1.144   XLXI_11/x_c<1>
    SLICE_X31Y23.COUT    Topcyf                1.162   XLXI_15/vga_b_sub0007<1>
                                                       XLXI_11/x_c<1>_rt
                                                       XLXI_15/Msub_vga_b_sub0007_cy<1>
                                                       XLXI_15/Msub_vga_b_sub0007_cy<2>
    SLICE_X31Y24.CIN     net (fanout=1)        0.000   XLXI_15/Msub_vga_b_sub0007_cy<2>
    SLICE_X31Y24.Y       Tciny                 0.869   XLXI_15/vga_b_sub0007<3>
                                                       XLXI_15/Msub_vga_b_sub0007_cy<3>
                                                       XLXI_15/Msub_vga_b_sub0007_xor<4>
    SLICE_X35Y28.G1      net (fanout=5)        1.363   XLXI_15/vga_b_sub0007<4>
    SLICE_X35Y28.COUT    Topcyg                1.001   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<1>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_lut<1>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<1>
    SLICE_X35Y29.CIN     net (fanout=1)        0.000   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<1>
    SLICE_X35Y29.COUT    Tbyp                  0.118   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<3>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<2>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<3>
    SLICE_X35Y30.CIN     net (fanout=1)        0.000   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<3>
    SLICE_X35Y30.COUT    Tbyp                  0.118   XLXI_15/p3_height_cmp_le0002
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<4>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<5>
    SLICE_X31Y30.F1      net (fanout=6)        1.032   XLXI_15/p3_height_cmp_le0002
    SLICE_X31Y30.X       Tilo                  0.704   XLXI_15/p1_height_mux0000<23>1_SW0
                                                       XLXI_15/p1_height_mux0000<23>1_SW0_1
    SLICE_X37Y41.G1      net (fanout=1)        1.432   XLXI_15/p1_height_mux0000<23>1_SW0
    SLICE_X37Y41.Y       Tilo                  0.704   XLXI_15/lvl_and0000
                                                       XLXI_15/p1_height_mux0000<23>1
    SLICE_X15Y77.G2      net (fanout=136)      4.305   XLXI_15/N0
    SLICE_X15Y77.COUT    Topcyg                1.001   XLXI_15/p2_v<20>
                                                       XLXI_15/p2_v_mux0001<21>1
                                                       XLXI_15/Madd_p2_v_mux0000_cy<21>
    SLICE_X15Y78.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<21>
    SLICE_X15Y78.COUT    Tbyp                  0.118   XLXI_15/p2_v<22>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<22>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<23>
    SLICE_X15Y79.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<23>
    SLICE_X15Y79.COUT    Tbyp                  0.118   XLXI_15/p2_v<24>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<24>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<25>
    SLICE_X15Y80.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<25>
    SLICE_X15Y80.COUT    Tbyp                  0.118   XLXI_15/p2_v<26>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<26>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<27>
    SLICE_X15Y81.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<27>
    SLICE_X15Y81.CLK     Tcinck                1.002   XLXI_15/p2_v<28>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<28>
                                                       XLXI_15/Madd_p2_v_mux0000_xor<29>
                                                       XLXI_15/p2_v_29
    -------------------------------------------------  ---------------------------
    Total                                     16.896ns (7.620ns logic, 9.276ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_11/x_c_1 (FF)
  Destination:          XLXI_15/p2_v_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.806ns (Levels of Logic = 11)
  Clock Path Skew:      -0.020ns (0.105 - 0.125)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_11/x_c_1 to XLXI_15/p2_v_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y15.YQ      Tcko                  0.587   XLXI_11/x_c<0>
                                                       XLXI_11/x_c_1
    SLICE_X31Y23.F2      net (fanout=5)        1.144   XLXI_11/x_c<1>
    SLICE_X31Y23.COUT    Topcyf                1.162   XLXI_15/vga_b_sub0007<1>
                                                       XLXI_11/x_c<1>_rt
                                                       XLXI_15/Msub_vga_b_sub0007_cy<1>
                                                       XLXI_15/Msub_vga_b_sub0007_cy<2>
    SLICE_X31Y24.CIN     net (fanout=1)        0.000   XLXI_15/Msub_vga_b_sub0007_cy<2>
    SLICE_X31Y24.Y       Tciny                 0.869   XLXI_15/vga_b_sub0007<3>
                                                       XLXI_15/Msub_vga_b_sub0007_cy<3>
                                                       XLXI_15/Msub_vga_b_sub0007_xor<4>
    SLICE_X35Y28.G1      net (fanout=5)        1.363   XLXI_15/vga_b_sub0007<4>
    SLICE_X35Y28.COUT    Topcyg                1.001   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<1>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_lut<1>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<1>
    SLICE_X35Y29.CIN     net (fanout=1)        0.000   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<1>
    SLICE_X35Y29.COUT    Tbyp                  0.118   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<3>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<2>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<3>
    SLICE_X35Y30.CIN     net (fanout=1)        0.000   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<3>
    SLICE_X35Y30.COUT    Tbyp                  0.118   XLXI_15/p3_height_cmp_le0002
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<4>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<5>
    SLICE_X31Y30.F1      net (fanout=6)        1.032   XLXI_15/p3_height_cmp_le0002
    SLICE_X31Y30.X       Tilo                  0.704   XLXI_15/p1_height_mux0000<23>1_SW0
                                                       XLXI_15/p1_height_mux0000<23>1_SW0_1
    SLICE_X37Y41.G1      net (fanout=1)        1.432   XLXI_15/p1_height_mux0000<23>1_SW0
    SLICE_X37Y41.Y       Tilo                  0.704   XLXI_15/lvl_and0000
                                                       XLXI_15/p1_height_mux0000<23>1
    SLICE_X15Y78.F4      net (fanout=136)      4.172   XLXI_15/N0
    SLICE_X15Y78.COUT    Topcyf                1.162   XLXI_15/p2_v<22>
                                                       XLXI_15/p2_v_mux0001<22>1
                                                       XLXI_15/Madd_p2_v_mux0000_cy<22>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<23>
    SLICE_X15Y79.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<23>
    SLICE_X15Y79.COUT    Tbyp                  0.118   XLXI_15/p2_v<24>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<24>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<25>
    SLICE_X15Y80.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<25>
    SLICE_X15Y80.COUT    Tbyp                  0.118   XLXI_15/p2_v<26>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<26>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<27>
    SLICE_X15Y81.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<27>
    SLICE_X15Y81.CLK     Tcinck                1.002   XLXI_15/p2_v<28>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<28>
                                                       XLXI_15/Madd_p2_v_mux0000_xor<29>
                                                       XLXI_15/p2_v_29
    -------------------------------------------------  ---------------------------
    Total                                     16.806ns (7.663ns logic, 9.143ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_15/p2_v_27 (SLICE_X15Y80.CIN), 13208 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_11/x_c_1 (FF)
  Destination:          XLXI_15/p2_v_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.839ns (Levels of Logic = 10)
  Clock Path Skew:      -0.020ns (0.105 - 0.125)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_11/x_c_1 to XLXI_15/p2_v_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y15.YQ      Tcko                  0.587   XLXI_11/x_c<0>
                                                       XLXI_11/x_c_1
    SLICE_X31Y23.F2      net (fanout=5)        1.144   XLXI_11/x_c<1>
    SLICE_X31Y23.COUT    Topcyf                1.162   XLXI_15/vga_b_sub0007<1>
                                                       XLXI_11/x_c<1>_rt
                                                       XLXI_15/Msub_vga_b_sub0007_cy<1>
                                                       XLXI_15/Msub_vga_b_sub0007_cy<2>
    SLICE_X31Y24.CIN     net (fanout=1)        0.000   XLXI_15/Msub_vga_b_sub0007_cy<2>
    SLICE_X31Y24.Y       Tciny                 0.869   XLXI_15/vga_b_sub0007<3>
                                                       XLXI_15/Msub_vga_b_sub0007_cy<3>
                                                       XLXI_15/Msub_vga_b_sub0007_xor<4>
    SLICE_X35Y28.G1      net (fanout=5)        1.363   XLXI_15/vga_b_sub0007<4>
    SLICE_X35Y28.COUT    Topcyg                1.001   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<1>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_lut<1>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<1>
    SLICE_X35Y29.CIN     net (fanout=1)        0.000   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<1>
    SLICE_X35Y29.COUT    Tbyp                  0.118   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<3>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<2>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<3>
    SLICE_X35Y30.CIN     net (fanout=1)        0.000   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<3>
    SLICE_X35Y30.COUT    Tbyp                  0.118   XLXI_15/p3_height_cmp_le0002
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<4>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<5>
    SLICE_X31Y30.F1      net (fanout=6)        1.032   XLXI_15/p3_height_cmp_le0002
    SLICE_X31Y30.X       Tilo                  0.704   XLXI_15/p1_height_mux0000<23>1_SW0
                                                       XLXI_15/p1_height_mux0000<23>1_SW0_1
    SLICE_X37Y41.G1      net (fanout=1)        1.432   XLXI_15/p1_height_mux0000<23>1_SW0
    SLICE_X37Y41.Y       Tilo                  0.704   XLXI_15/lvl_and0000
                                                       XLXI_15/p1_height_mux0000<23>1
    SLICE_X15Y78.G3      net (fanout=136)      4.484   XLXI_15/N0
    SLICE_X15Y78.COUT    Topcyg                1.001   XLXI_15/p2_v<22>
                                                       XLXI_15/p2_v_mux0001<23>1
                                                       XLXI_15/Madd_p2_v_mux0000_cy<23>
    SLICE_X15Y79.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<23>
    SLICE_X15Y79.COUT    Tbyp                  0.118   XLXI_15/p2_v<24>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<24>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<25>
    SLICE_X15Y80.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<25>
    SLICE_X15Y80.CLK     Tcinck                1.002   XLXI_15/p2_v<26>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<26>
                                                       XLXI_15/Madd_p2_v_mux0000_xor<27>
                                                       XLXI_15/p2_v_27
    -------------------------------------------------  ---------------------------
    Total                                     16.839ns (7.384ns logic, 9.455ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_11/x_c_1 (FF)
  Destination:          XLXI_15/p2_v_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.778ns (Levels of Logic = 11)
  Clock Path Skew:      -0.020ns (0.105 - 0.125)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_11/x_c_1 to XLXI_15/p2_v_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y15.YQ      Tcko                  0.587   XLXI_11/x_c<0>
                                                       XLXI_11/x_c_1
    SLICE_X31Y23.F2      net (fanout=5)        1.144   XLXI_11/x_c<1>
    SLICE_X31Y23.COUT    Topcyf                1.162   XLXI_15/vga_b_sub0007<1>
                                                       XLXI_11/x_c<1>_rt
                                                       XLXI_15/Msub_vga_b_sub0007_cy<1>
                                                       XLXI_15/Msub_vga_b_sub0007_cy<2>
    SLICE_X31Y24.CIN     net (fanout=1)        0.000   XLXI_15/Msub_vga_b_sub0007_cy<2>
    SLICE_X31Y24.Y       Tciny                 0.869   XLXI_15/vga_b_sub0007<3>
                                                       XLXI_15/Msub_vga_b_sub0007_cy<3>
                                                       XLXI_15/Msub_vga_b_sub0007_xor<4>
    SLICE_X35Y28.G1      net (fanout=5)        1.363   XLXI_15/vga_b_sub0007<4>
    SLICE_X35Y28.COUT    Topcyg                1.001   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<1>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_lut<1>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<1>
    SLICE_X35Y29.CIN     net (fanout=1)        0.000   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<1>
    SLICE_X35Y29.COUT    Tbyp                  0.118   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<3>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<2>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<3>
    SLICE_X35Y30.CIN     net (fanout=1)        0.000   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<3>
    SLICE_X35Y30.COUT    Tbyp                  0.118   XLXI_15/p3_height_cmp_le0002
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<4>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<5>
    SLICE_X31Y30.F1      net (fanout=6)        1.032   XLXI_15/p3_height_cmp_le0002
    SLICE_X31Y30.X       Tilo                  0.704   XLXI_15/p1_height_mux0000<23>1_SW0
                                                       XLXI_15/p1_height_mux0000<23>1_SW0_1
    SLICE_X37Y41.G1      net (fanout=1)        1.432   XLXI_15/p1_height_mux0000<23>1_SW0
    SLICE_X37Y41.Y       Tilo                  0.704   XLXI_15/lvl_and0000
                                                       XLXI_15/p1_height_mux0000<23>1
    SLICE_X15Y77.G2      net (fanout=136)      4.305   XLXI_15/N0
    SLICE_X15Y77.COUT    Topcyg                1.001   XLXI_15/p2_v<20>
                                                       XLXI_15/p2_v_mux0001<21>1
                                                       XLXI_15/Madd_p2_v_mux0000_cy<21>
    SLICE_X15Y78.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<21>
    SLICE_X15Y78.COUT    Tbyp                  0.118   XLXI_15/p2_v<22>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<22>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<23>
    SLICE_X15Y79.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<23>
    SLICE_X15Y79.COUT    Tbyp                  0.118   XLXI_15/p2_v<24>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<24>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<25>
    SLICE_X15Y80.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<25>
    SLICE_X15Y80.CLK     Tcinck                1.002   XLXI_15/p2_v<26>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<26>
                                                       XLXI_15/Madd_p2_v_mux0000_xor<27>
                                                       XLXI_15/p2_v_27
    -------------------------------------------------  ---------------------------
    Total                                     16.778ns (7.502ns logic, 9.276ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_11/x_c_1 (FF)
  Destination:          XLXI_15/p2_v_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.688ns (Levels of Logic = 10)
  Clock Path Skew:      -0.020ns (0.105 - 0.125)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_11/x_c_1 to XLXI_15/p2_v_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y15.YQ      Tcko                  0.587   XLXI_11/x_c<0>
                                                       XLXI_11/x_c_1
    SLICE_X31Y23.F2      net (fanout=5)        1.144   XLXI_11/x_c<1>
    SLICE_X31Y23.COUT    Topcyf                1.162   XLXI_15/vga_b_sub0007<1>
                                                       XLXI_11/x_c<1>_rt
                                                       XLXI_15/Msub_vga_b_sub0007_cy<1>
                                                       XLXI_15/Msub_vga_b_sub0007_cy<2>
    SLICE_X31Y24.CIN     net (fanout=1)        0.000   XLXI_15/Msub_vga_b_sub0007_cy<2>
    SLICE_X31Y24.Y       Tciny                 0.869   XLXI_15/vga_b_sub0007<3>
                                                       XLXI_15/Msub_vga_b_sub0007_cy<3>
                                                       XLXI_15/Msub_vga_b_sub0007_xor<4>
    SLICE_X35Y28.G1      net (fanout=5)        1.363   XLXI_15/vga_b_sub0007<4>
    SLICE_X35Y28.COUT    Topcyg                1.001   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<1>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_lut<1>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<1>
    SLICE_X35Y29.CIN     net (fanout=1)        0.000   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<1>
    SLICE_X35Y29.COUT    Tbyp                  0.118   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<3>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<2>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<3>
    SLICE_X35Y30.CIN     net (fanout=1)        0.000   XLXI_15/Mcompar_p3_height_cmp_le0002_cy<3>
    SLICE_X35Y30.COUT    Tbyp                  0.118   XLXI_15/p3_height_cmp_le0002
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<4>
                                                       XLXI_15/Mcompar_p3_height_cmp_le0002_cy<5>
    SLICE_X31Y30.F1      net (fanout=6)        1.032   XLXI_15/p3_height_cmp_le0002
    SLICE_X31Y30.X       Tilo                  0.704   XLXI_15/p1_height_mux0000<23>1_SW0
                                                       XLXI_15/p1_height_mux0000<23>1_SW0_1
    SLICE_X37Y41.G1      net (fanout=1)        1.432   XLXI_15/p1_height_mux0000<23>1_SW0
    SLICE_X37Y41.Y       Tilo                  0.704   XLXI_15/lvl_and0000
                                                       XLXI_15/p1_height_mux0000<23>1
    SLICE_X15Y78.F4      net (fanout=136)      4.172   XLXI_15/N0
    SLICE_X15Y78.COUT    Topcyf                1.162   XLXI_15/p2_v<22>
                                                       XLXI_15/p2_v_mux0001<22>1
                                                       XLXI_15/Madd_p2_v_mux0000_cy<22>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<23>
    SLICE_X15Y79.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<23>
    SLICE_X15Y79.COUT    Tbyp                  0.118   XLXI_15/p2_v<24>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<24>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<25>
    SLICE_X15Y80.CIN     net (fanout=1)        0.000   XLXI_15/Madd_p2_v_mux0000_cy<25>
    SLICE_X15Y80.CLK     Tcinck                1.002   XLXI_15/p2_v<26>
                                                       XLXI_15/Madd_p2_v_mux0000_cy<26>
                                                       XLXI_15/Madd_p2_v_mux0000_xor<27>
                                                       XLXI_15/p2_v_27
    -------------------------------------------------  ---------------------------
    Total                                     16.688ns (7.545ns logic, 9.143ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_2/Mshreg_srCmdF4_5 (SLICE_X48Y50.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.935ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/srCmdF4_9 (FF)
  Destination:          XLXI_2/Mshreg_srCmdF4_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.935ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/srCmdF4_9 to XLXI_2/Mshreg_srCmdF4_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y51.XQ      Tcko                  0.474   XLXI_2/srCmdF4<9>
                                                       XLXI_2/srCmdF4_9
    SLICE_X48Y50.BY      net (fanout=1)        0.588   XLXI_2/srCmdF4<9>
    SLICE_X48Y50.CLK     Tdh         (-Th)     0.127   XLXI_2/srCmdF4_51
                                                       XLXI_2/Mshreg_srCmdF4_5
    -------------------------------------------------  ---------------------------
    Total                                      0.935ns (0.347ns logic, 0.588ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/srCmdF4_1 (SLICE_X53Y52.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.973ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/srCmdF4_2 (FF)
  Destination:          XLXI_2/srCmdF4_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.979ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.026 - 0.020)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/srCmdF4_2 to XLXI_2/srCmdF4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y52.YQ      Tcko                  0.522   XLXI_2/srCmdF4<3>
                                                       XLXI_2/srCmdF4_2
    SLICE_X53Y52.BX      net (fanout=1)        0.364   XLXI_2/srCmdF4<2>
    SLICE_X53Y52.CLK     Tckdi       (-Th)    -0.093   XLXI_2/srCmdF4<1>
                                                       XLXI_2/srCmdF4_1
    -------------------------------------------------  ---------------------------
    Total                                      0.979ns (0.615ns logic, 0.364ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/srCmdF4_0 (SLICE_X53Y52.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.987ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/srCmdF4_1 (FF)
  Destination:          XLXI_2/srCmdF4_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.987ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/srCmdF4_1 to XLXI_2/srCmdF4_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y52.XQ      Tcko                  0.473   XLXI_2/srCmdF4<1>
                                                       XLXI_2/srCmdF4_1
    SLICE_X53Y52.BY      net (fanout=1)        0.379   XLXI_2/srCmdF4<1>
    SLICE_X53Y52.CLK     Tckdi       (-Th)    -0.135   XLXI_2/srCmdF4<1>
                                                       XLXI_2/srCmdF4_0
    -------------------------------------------------  ---------------------------
    Total                                      0.987ns (0.608ns logic, 0.379ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: XLXI_2/ByteRdy/CLK
  Logical resource: XLXI_2/ByteRdy/CK
  Location pin: SLICE_X40Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: XLXI_2/ByteRdy/CLK
  Logical resource: XLXI_2/ByteRdy/CK
  Location pin: SLICE_X40Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: XLXI_2/ByteRdy/CLK
  Logical resource: XLXI_2/ByteRdy/CK
  Location pin: SLICE_X40Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   17.092|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1003069 paths, 0 nets, and 3239 connections

Design statistics:
   Minimum period:  17.092ns{1}   (Maximum frequency:  58.507MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 04 11:58:37 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4528 MB



