INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aidan/Documents/vivado/ProjectLabUno/miniProject1_PL1.srcs/sources_1/new/miniProjectSource.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniProjectSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aidan/Documents/vivado/ProjectLabUno/miniProject1_PL1.srcs/sim_1/new/PWM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_test
