

================================================================
== Vitis HLS Report for 'covariance'
================================================================
* Date:           Thu Apr 27 10:54:09 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        covariance
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.309 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max  |   Type  |
    +---------+---------+-----------+-----------+------+-------+---------+
    |     2520|    18392|  12.600 us|  91.960 us|  2521|  18393|       no|
    +---------+---------+-----------+-----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+------+------+---------+
        |                                                |                                     |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                    Instance                    |                Module               |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355  |covariance_Pipeline_VITIS_LOOP_11_1  |     1046|     1046|  5.230 us|  5.230 us|  1046|  1046|       no|
        |grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361  |covariance_Pipeline_VITIS_LOOP_23_5  |       27|      523|  0.135 us|  2.615 us|    27|   523|       no|
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_4  |     1472|    17344|  46 ~ 542|          -|          -|    32|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     146|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   96|   12957|    5067|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     360|    -|
|Register         |        -|    -|    1145|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   96|   14102|    5573|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   16|       6|       5|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355  |covariance_Pipeline_VITIS_LOOP_11_1  |        0|   0|  4168|  3095|    0|
    |grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361  |covariance_Pipeline_VITIS_LOOP_23_5  |        0|  96|  8789|  1972|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                           |                                     |        0|  96| 12957|  5067|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln22_fu_421_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln26_32_fu_471_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln26_34_fu_528_p2  |         +|   0|  0|  16|           9|           9|
    |add_ln26_35_fu_558_p2  |         +|   0|  0|  16|           9|           9|
    |add_ln26_38_fu_638_p2  |         +|   0|  0|  17|          10|          10|
    |add_ln26_39_fu_668_p2  |         +|   0|  0|  17|          10|          10|
    |add_ln26_40_fu_697_p2  |         +|   0|  0|  17|          10|          10|
    |add_ln26_41_fu_726_p2  |         +|   0|  0|  17|          10|          10|
    |icmp_ln22_fu_415_p2    |      icmp|   0|  0|  10|           6|           7|
    |xor_ln26_fu_432_p2     |       xor|   0|  0|   7|           6|           7|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 146|          84|          81|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  113|         22|    1|         22|
    |data_address0  |   93|         19|   10|        190|
    |data_address1  |   93|         19|   10|        190|
    |data_ce0       |   17|          4|    1|          4|
    |data_ce1       |   17|          4|    1|          4|
    |data_we0       |    9|          2|    1|          2|
    |data_we1       |    9|          2|    1|          2|
    |j_fu_86        |    9|          2|    6|         12|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  360|         74|   31|        426|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |add_ln26_32_reg_941                                          |   8|   0|    8|          0|
    |add_ln26_34_reg_999                                          |   9|   0|    9|          0|
    |add_ln26_35_reg_1030                                         |   9|   0|    9|          0|
    |add_ln26_38_reg_1108                                         |  10|   0|   10|          0|
    |add_ln26_39_reg_1133                                         |  10|   0|   10|          0|
    |add_ln26_40_reg_1158                                         |  10|   0|   10|          0|
    |add_ln26_41_reg_1183                                         |  10|   0|   10|          0|
    |ap_CS_fsm                                                    |  21|   0|   21|          0|
    |grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_ap_start_reg  |   1|   0|    1|          0|
    |grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_ap_start_reg  |   1|   0|    1|          0|
    |i_reg_882                                                    |   6|   0|    6|          0|
    |j_fu_86                                                      |   6|   0|    6|          0|
    |tmp_15_cast_reg_924                                          |   6|   0|    7|          1|
    |tmp_16_cast_reg_958                                          |   6|   0|    8|          2|
    |tmp_18_cast_reg_1015                                         |   6|   0|    9|          3|
    |tmp_19_cast_reg_1046                                         |   6|   0|    9|          3|
    |tmp_s_reg_1308                                               |   5|   0|   10|          5|
    |trunc_ln22_reg_897                                           |   5|   0|    5|          0|
    |trunc_ln23_reg_1303                                          |  31|   0|   31|          0|
    |trunc_ln26_33_reg_953                                        |  31|   0|   31|          0|
    |trunc_ln26_34_reg_974                                        |  31|   0|   31|          0|
    |trunc_ln26_35_reg_979                                        |  31|   0|   31|          0|
    |trunc_ln26_36_reg_1005                                       |  31|   0|   31|          0|
    |trunc_ln26_37_reg_1010                                       |  31|   0|   31|          0|
    |trunc_ln26_38_reg_1036                                       |  31|   0|   31|          0|
    |trunc_ln26_39_reg_1041                                       |  31|   0|   31|          0|
    |trunc_ln26_40_reg_1061                                       |  31|   0|   31|          0|
    |trunc_ln26_41_reg_1066                                       |  31|   0|   31|          0|
    |trunc_ln26_42_reg_1081                                       |  31|   0|   31|          0|
    |trunc_ln26_43_reg_1086                                       |  31|   0|   31|          0|
    |trunc_ln26_44_reg_1113                                       |  31|   0|   31|          0|
    |trunc_ln26_45_reg_1118                                       |  31|   0|   31|          0|
    |trunc_ln26_46_reg_1138                                       |  31|   0|   31|          0|
    |trunc_ln26_47_reg_1143                                       |  31|   0|   31|          0|
    |trunc_ln26_48_reg_1163                                       |  31|   0|   31|          0|
    |trunc_ln26_49_reg_1168                                       |  31|   0|   31|          0|
    |trunc_ln26_50_reg_1188                                       |  31|   0|   31|          0|
    |trunc_ln26_51_reg_1193                                       |  31|   0|   31|          0|
    |trunc_ln26_52_reg_1208                                       |  31|   0|   31|          0|
    |trunc_ln26_53_reg_1213                                       |  31|   0|   31|          0|
    |trunc_ln26_54_reg_1228                                       |  31|   0|   31|          0|
    |trunc_ln26_55_reg_1233                                       |  31|   0|   31|          0|
    |trunc_ln26_56_reg_1248                                       |  31|   0|   31|          0|
    |trunc_ln26_57_reg_1253                                       |  31|   0|   31|          0|
    |trunc_ln26_58_reg_1268                                       |  31|   0|   31|          0|
    |trunc_ln26_59_reg_1273                                       |  31|   0|   31|          0|
    |trunc_ln26_60_reg_1288                                       |  31|   0|   31|          0|
    |trunc_ln26_61_reg_1293                                       |  31|   0|   31|          0|
    |trunc_ln26_62_reg_1298                                       |  31|   0|   31|          0|
    |trunc_ln26_reg_948                                           |  31|   0|   31|          0|
    |xor_ln26_reg_911                                             |   6|   0|    6|          0|
    |zext_ln26_32_reg_984                                         |   6|   0|    9|          3|
    |zext_ln26_reg_1091                                           |   6|   0|   10|          4|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |1145|   0| 1166|         21|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|    covariance|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|    covariance|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|    covariance|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|    covariance|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|    covariance|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|    covariance|  return value|
|ap_return      |  out|   32|  ap_ctrl_hs|    covariance|  return value|
|data_address0  |  out|   10|   ap_memory|          data|         array|
|data_ce0       |  out|    1|   ap_memory|          data|         array|
|data_we0       |  out|    1|   ap_memory|          data|         array|
|data_d0        |  out|   32|   ap_memory|          data|         array|
|data_q0        |   in|   32|   ap_memory|          data|         array|
|data_address1  |  out|   10|   ap_memory|          data|         array|
|data_ce1       |  out|    1|   ap_memory|          data|         array|
|data_we1       |  out|    1|   ap_memory|          data|         array|
|data_d1        |  out|   32|   ap_memory|          data|         array|
|data_q1        |   in|   32|   ap_memory|          data|         array|
|cov_address0   |  out|   10|   ap_memory|           cov|         array|
|cov_ce0        |  out|    1|   ap_memory|           cov|         array|
|cov_we0        |  out|    1|   ap_memory|           cov|         array|
|cov_d0         |  out|   32|   ap_memory|           cov|         array|
+---------------+-----+-----+------------+--------------+--------------+

