                         Lattice Mapping Report File
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.1.0.43.3
Mapped on: Fri Dec  1 16:59:58 2023

Design Information
------------------

Command line:   map -i es4final_impl_1_syn.udb -pdc Z:/es4final/es4proj.pdc -o
     es4final_impl_1_map.udb -mp es4final_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers:  85 out of  5280 (2%)
   Number of I/O registers:      9 out of   117 (8%)
   Number of LUT4s:           4305 out of  5280 (82%)
      Number of logic LUT4s:             2324
      Number of inserted feedthru LUT4s:  17
      Number of ripple logic:            982 (1964 LUT4s)
   Number of IO sites used:   21 out of 39 (54%)
      Number of IO sites used for general PIO: 21
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 21 out of 36 (58%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 21 out of 39 (54%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  5
      Net int60clk: 16 loads, 16 rising, 0 falling (Driver: Pin row_2__I_0/Z)
      Net ext12clk_c: 1 loads, 1 rising, 0 falling (Driver: Port ext12clk)
      Net int25clk: 12 loads, 12 rising, 0 falling (Driver: Pin
     pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net nes_control.clk: 19 loads, 19 rising, 0 falling (Driver: Pin
     nes_control.osc/CLKHF)
      Net nes_clock_c: 16 loads, 16 rising, 0 falling (Driver: Pin
     nes_control.clk_div_count_7__I_0/Q)
   Number of Clock Enables:  3
      Net VCC_net: 1 loads, 0 SLICEs
      Net row_0__N_29: 6 loads, 6 SLICEs
      Net nes_control.nes_clock_c_enable_8: 8 loads, 0 SLICEs
   Number of LSRs:  2
      Net col_0__N_50: 6 loads, 6 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net row_0__N_30: 6 loads, 6 SLICEs
   Top 10 highest fanout non-clock nets:
      Net VCC_net: 1305 loads
      Net pg.n2951_adj_1633: 31 loads
      Net pg.n2951_adj_1758: 31 loads
      Net pg.n2951: 30 loads
      Net pg.n2951_adj_1085: 30 loads
      Net pg.n3047: 30 loads
      Net pg.n3047_adj_546: 30 loads
      Net pg.n2855: 29 loads
      Net pg.n3047_adj_698: 29 loads
      Net pg.n3047_adj_798: 29 loads




   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[3]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[4]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[5]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| HSYNC               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| VSYNC               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| test_out            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| nes_clock           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| nes_latch           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| nes_outs[7]         | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| nes_outs[6]         | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
| nes_outs[5]         | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| nes_outs[4]         | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| nes_outs[3]         | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| nes_outs[2]         | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| nes_outs[1]         | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| nes_outs[0]         | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ext12clk            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| nes_data            | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            pll/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               PIN      ext12clk_c
  Output Clock(CoreA):                 PIN      test_out_c
  Output Clock(GlobalA):               NODE     int25clk
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE     pll.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE     pll.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             66
  VCO Divider:                                  5
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0




                                    Page 3





OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            nes_control/osc
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     nes_control.clk
  DIV Setting:                                  11

ASIC Components
---------------

Instance Name: pll/lscc_pll_inst/u_PLL_B
         Type: PLL
Instance Name: nes_control/osc
         Type: HFOSC
Instance Name: nes_control/nes_data_c_I_0
         Type: IOLOGIC
Instance Name: nes_control/shift_reg_0__I_0
         Type: IOLOGIC
Instance Name: nes_control/shift_reg_1__I_0
         Type: IOLOGIC
Instance Name: nes_control/shift_reg_2__I_0
         Type: IOLOGIC
Instance Name: nes_control/shift_reg_3__I_0
         Type: IOLOGIC
Instance Name: nes_control/shift_reg_4__I_0
         Type: IOLOGIC
Instance Name: nes_control/shift_reg_5__I_0
         Type: IOLOGIC
Instance Name: nes_control/shift_reg_6__I_0
         Type: IOLOGIC
Instance Name: nes_control/shift_reg_7__I_0
         Type: IOLOGIC

Constraint Summary
------------------

   Total number of constraints: 24
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 106 MB












                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
