{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1477830794410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477830794460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 30 20:33:14 2016 " "Processing started: Sun Oct 30 20:33:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477830794460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477830794460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prj -c prj " "Command: quartus_map --read_settings_files=on --write_settings_files=off prj -c prj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477830794460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1477830795211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart1to20top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart1to20top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart1To20Top " "Found entity 1: Uart1To20Top" {  } { { "src/Uart1To20Top.v" "" { Text "E:/work/king/prj/src/Uart1To20Top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477830811289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477830811289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_transceiver.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_transceiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transceiver " "Found entity 1: uart_transceiver" {  } { { "src/uart_transceiver.v" "" { Text "E:/work/king/prj/src/uart_transceiver.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477830811305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477830811305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_slave_transceiver.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_slave_transceiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave_transceiver " "Found entity 1: spi_slave_transceiver" {  } { { "src/spi_slave_transceiver.v" "" { Text "E:/work/king/prj/src/spi_slave_transceiver.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477830811305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477830811305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_slave_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_slave_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave_reg " "Found entity 1: spi_slave_reg" {  } { { "src/spi_slave_reg.v" "" { Text "E:/work/king/prj/src/spi_slave_reg.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477830811305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477830811305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_master_if.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_master_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master_if " "Found entity 1: spi_master_if" {  } { { "src/spi_master_if.v" "" { Text "E:/work/king/prj/src/spi_master_if.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477830811349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477830811349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/crc_16.v 1 1 " "Found 1 design units, including 1 entities, in source file src/crc_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_16 " "Found entity 1: crc_16" {  } { { "src/crc_16.v" "" { Text "E:/work/king/prj/src/crc_16.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477830811364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477830811364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo256x8.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo256x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo256X8 " "Found entity 1: fifo256X8" {  } { { "fifo256X8.v" "" { Text "E:/work/king/prj/fifo256X8.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477830811365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477830811365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll_8min.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pll_8min.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_8MIn " "Found entity 1: pll_8MIn" {  } { { "src/pll_8MIn.v" "" { Text "E:/work/king/prj/src/pll_8MIn.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477830811366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477830811366 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "spi_master_if.v(401) " "Verilog HDL or VHDL warning at spi_master_if.v(401): conditional expression evaluates to a constant" {  } { { "src/spi_master_if.v" "" { Text "E:/work/king/prj/src/spi_master_if.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1477830811366 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Uart1To20Top " "Elaborating entity \"Uart1To20Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1477830811591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_8MIn pll_8MIn:pll_8MIn " "Elaborating entity \"pll_8MIn\" for hierarchy \"pll_8MIn:pll_8MIn\"" {  } { { "src/Uart1To20Top.v" "pll_8MIn" { Text "E:/work/king/prj/src/Uart1To20Top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477830811895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_8MIn:pll_8MIn\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_8MIn:pll_8MIn\|altpll:altpll_component\"" {  } { { "src/pll_8MIn.v" "altpll_component" { Text "E:/work/king/prj/src/pll_8MIn.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477830812120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_8MIn:pll_8MIn\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_8MIn:pll_8MIn\|altpll:altpll_component\"" {  } { { "src/pll_8MIn.v" "" { Text "E:/work/king/prj/src/pll_8MIn.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477830812154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_8MIn:pll_8MIn\|altpll:altpll_component " "Instantiated megafunction \"pll_8MIn:pll_8MIn\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 8 " "Parameter \"clk1_divide_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 125000 " "Parameter \"inclk0_input_frequency\" = \"125000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_8MIn " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_8MIn\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830812154 ""}  } { { "src/pll_8MIn.v" "" { Text "E:/work/king/prj/src/pll_8MIn.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1477830812154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_8min_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_8min_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_8MIn_altpll " "Found entity 1: pll_8MIn_altpll" {  } { { "db/pll_8min_altpll.v" "" { Text "E:/work/king/prj/db/pll_8min_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477830812290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477830812290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_8MIn_altpll pll_8MIn:pll_8MIn\|altpll:altpll_component\|pll_8MIn_altpll:auto_generated " "Elaborating entity \"pll_8MIn_altpll\" for hierarchy \"pll_8MIn:pll_8MIn\|altpll:altpll_component\|pll_8MIn_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477830812291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave_transceiver spi_slave_transceiver:spi_slave_inst " "Elaborating entity \"spi_slave_transceiver\" for hierarchy \"spi_slave_transceiver:spi_slave_inst\"" {  } { { "src/Uart1To20Top.v" "spi_slave_inst" { Text "E:/work/king/prj/src/Uart1To20Top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477830812471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave_reg spi_slave_reg:spi_slave_reg_inst " "Elaborating entity \"spi_slave_reg\" for hierarchy \"spi_slave_reg:spi_slave_reg_inst\"" {  } { { "src/Uart1To20Top.v" "spi_slave_reg_inst" { Text "E:/work/king/prj/src/Uart1To20Top.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477830812497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transceiver uart_transceiver:uart_transceiver_Main " "Elaborating entity \"uart_transceiver\" for hierarchy \"uart_transceiver:uart_transceiver_Main\"" {  } { { "src/Uart1To20Top.v" "uart_transceiver_Main" { Text "E:/work/king/prj/src/Uart1To20Top.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477830812862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 13 uart_transceiver.v(80) " "Verilog HDL assignment warning at uart_transceiver.v(80): truncated value with size 16 to match size of target (13)" {  } { { "src/uart_transceiver.v" "" { Text "E:/work/king/prj/src/uart_transceiver.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1477830812863 "|Uart1To20Top|uart_transceiver:uart_transceiver_Main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 13 uart_transceiver.v(81) " "Verilog HDL assignment warning at uart_transceiver.v(81): truncated value with size 15 to match size of target (13)" {  } { { "src/uart_transceiver.v" "" { Text "E:/work/king/prj/src/uart_transceiver.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1477830812864 "|Uart1To20Top|uart_transceiver:uart_transceiver_Main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 13 uart_transceiver.v(82) " "Verilog HDL assignment warning at uart_transceiver.v(82): truncated value with size 17 to match size of target (13)" {  } { { "src/uart_transceiver.v" "" { Text "E:/work/king/prj/src/uart_transceiver.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1477830812864 "|Uart1To20Top|uart_transceiver:uart_transceiver_Main"}
{ "Warning" "WSGN_SEARCH_FILE" "src/maintxctrl.v 1 1 " "Using design file src/maintxctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MainTxctrl " "Found entity 1: MainTxctrl" {  } { { "maintxctrl.v" "" { Text "e:/work/king/prj/src/maintxctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477830812914 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1477830812914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainTxctrl MainTxctrl:MainTxctrl_inst " "Elaborating entity \"MainTxctrl\" for hierarchy \"MainTxctrl:MainTxctrl_inst\"" {  } { { "src/Uart1To20Top.v" "MainTxctrl_inst" { Text "E:/work/king/prj/src/Uart1To20Top.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477830812916 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "crc_data maintxctrl.v(119) " "Verilog HDL or VHDL warning at maintxctrl.v(119): object \"crc_data\" assigned a value but never read" {  } { { "maintxctrl.v" "" { Text "e:/work/king/prj/src/maintxctrl.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1477830812917 "|Uart1To20Top|MainTxctrl:MainTxctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frame_end maintxctrl.v(120) " "Verilog HDL or VHDL warning at maintxctrl.v(120): object \"frame_end\" assigned a value but never read" {  } { { "maintxctrl.v" "" { Text "e:/work/king/prj/src/maintxctrl.v" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1477830812917 "|Uart1To20Top|MainTxctrl:MainTxctrl_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "src/uart_tx_ctrl.v 1 1 " "Using design file src/uart_tx_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_ctrl " "Found entity 1: uart_tx_ctrl" {  } { { "uart_tx_ctrl.v" "" { Text "e:/work/king/prj/src/uart_tx_ctrl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477830812965 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1477830812965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_ctrl MainTxctrl:MainTxctrl_inst\|uart_tx_ctrl:uart01_tx_ctrl " "Elaborating entity \"uart_tx_ctrl\" for hierarchy \"MainTxctrl:MainTxctrl_inst\|uart_tx_ctrl:uart01_tx_ctrl\"" {  } { { "maintxctrl.v" "uart01_tx_ctrl" { Text "e:/work/king/prj/src/maintxctrl.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477830812965 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uart_tx_status 0 uart_tx_ctrl.v(13) " "Net \"uart_tx_status\" at uart_tx_ctrl.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "uart_tx_ctrl.v" "" { Text "e:/work/king/prj/src/uart_tx_ctrl.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1477830812966 "|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "uart_tx_over uart_tx_ctrl.v(14) " "Output port \"uart_tx_over\" at uart_tx_ctrl.v(14) has no driver" {  } { { "uart_tx_ctrl.v" "" { Text "e:/work/king/prj/src/uart_tx_ctrl.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1477830812966 "|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo256X8 MainTxctrl:MainTxctrl_inst\|uart_tx_ctrl:uart01_tx_ctrl\|fifo256X8:fifo256X8_inst " "Elaborating entity \"fifo256X8\" for hierarchy \"MainTxctrl:MainTxctrl_inst\|uart_tx_ctrl:uart01_tx_ctrl\|fifo256X8:fifo256X8_inst\"" {  } { { "uart_tx_ctrl.v" "fifo256X8_inst" { Text "e:/work/king/prj/src/uart_tx_ctrl.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477830812977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MainTxctrl:MainTxctrl_inst\|uart_tx_ctrl:uart01_tx_ctrl\|fifo256X8:fifo256X8_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"MainTxctrl:MainTxctrl_inst\|uart_tx_ctrl:uart01_tx_ctrl\|fifo256X8:fifo256X8_inst\|scfifo:scfifo_component\"" {  } { { "fifo256X8.v" "scfifo_component" { Text "E:/work/king/prj/fifo256X8.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477830813383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MainTxctrl:MainTxctrl_inst\|uart_tx_ctrl:uart01_tx_ctrl\|fifo256X8:fifo256X8_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"MainTxctrl:MainTxctrl_inst\|uart_tx_ctrl:uart01_tx_ctrl\|fifo256X8:fifo256X8_inst\|scfifo:scfifo_component\"" {  } { { "fifo256X8.v" "" { Text "E:/work/king/prj/fifo256X8.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477830813388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MainTxctrl:MainTxctrl_inst\|uart_tx_ctrl:uart01_tx_ctrl\|fifo256X8:fifo256X8_inst\|scfifo:scfifo_component " "Instantiated megafunction \"MainTxctrl:MainTxctrl_inst\|uart_tx_ctrl:uart01_tx_ctrl\|fifo256X8:fifo256X8_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830813389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830813389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830813389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830813389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830813389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830813389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830813389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830813389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830813389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830813389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477830813389 ""}  } { { "fifo256X8.v" "" { Text "E:/work/king/prj/fifo256X8.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1477830813389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_de71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_de71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_de71 " "Found entity 1: scfifo_de71" {  } { { "db/scfifo_de71.tdf" "" { Text "E:/work/king/prj/db/scfifo_de71.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477830813437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477830813437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_de71 MainTxctrl:MainTxctrl_inst\|uart_tx_ctrl:uart01_tx_ctrl\|fifo256X8:fifo256X8_inst\|scfifo:scfifo_component\|scfifo_de71:auto_generated " "Elaborating entity \"scfifo_de71\" for hierarchy \"MainTxctrl:MainTxctrl_inst\|uart_tx_ctrl:uart01_tx_ctrl\|fifo256X8:fifo256X8_inst\|scfifo:scfifo_component\|scfifo_de71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477830813438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_no51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_no51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_no51 " "Found entity 1: a_dpfifo_no51" {  } { { "db/a_dpfifo_no51.tdf" "" { Text "E:/work/king/prj/db/a_dpfifo_no51.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477830813448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477830813448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_no51 MainTxctrl:MainTxctrl_inst\|uart_tx_ctrl:uart01_tx_ctrl\|fifo256X8:fifo256X8_inst\|scfifo:scfifo_component\|scfifo_de71:auto_generated\|a_dpfifo_no51:dpfifo " "Elaborating entity \"a_dpfifo_no51\" for hierarchy \"MainTxctrl:MainTxctrl_inst\|uart_tx_ctrl:uart01_tx_ctrl\|fifo256X8:fifo256X8_inst\|scfifo:scfifo_component\|scfifo_de71:auto_generated\|a_dpfifo_no51:dpfifo\"" {  } { { "db/scfifo_de71.tdf" "dpfifo" { Text "E:/work/king/prj/db/scfifo_de71.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477830813448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_08f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_08f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_08f " "Found entity 1: a_fefifo_08f" {  } { { "db/a_fefifo_08f.tdf" "" { Text "E:/work/king/prj/db/a_fefifo_08f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477830813459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477830813459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_08f MainTxctrl:MainTxctrl_inst\|uart_tx_ctrl:uart01_tx_ctrl\|fifo256X8:fifo256X8_inst\|scfifo:scfifo_component\|scfifo_de71:auto_generated\|a_dpfifo_no51:dpfifo\|a_fefifo_08f:fifo_state " "Elaborating entity \"a_fefifo_08f\" for hierarchy \"MainTxctrl:MainTxctrl_inst\|uart_tx_ctrl:uart01_tx_ctrl\|fifo256X8:fifo256X8_inst\|scfifo:scfifo_component\|scfifo_de71:auto_generated\|a_dpfifo_no51:dpfifo\|a_fefifo_08f:fifo_state\"" {  } { { "db/a_dpfifo_no51.tdf" "fifo_state" { Text "E:/work/king/prj/db/a_dpfifo_no51.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477830813459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_537.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_537.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_537 " "Found entity 1: cntr_537" {  } { { "db/cntr_537.tdf" "" { Text "E:/work/king/prj/db/cntr_537.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477830813629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477830813629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_537 MainTxctrl:MainTxctrl_inst\|uart_tx_ctrl:uart01_tx_ctrl\|fifo256X8:fifo256X8_inst\|scfifo:scfifo_component\|scfifo_de71:auto_generated\|a_dpfifo_no51:dpfifo\|a_fefifo_08f:fifo_state\|cntr_537:count_usedw " "Elaborating entity \"cntr_537\" for hierarchy \"MainTxctrl:MainTxctrl_inst\|uart_tx_ctrl:uart01_tx_ctrl\|fifo256X8:fifo256X8_inst\|scfifo:scfifo_component\|scfifo_de71:auto_generated\|a_dpfifo_no51:dpfifo\|a_fefifo_08f:fifo_state\|cntr_537:count_usedw\"" {  } { { "db/a_fefifo_08f.tdf" "count_usedw" { Text "E:/work/king/prj/db/a_fefifo_08f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477830813629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_frn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_frn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_frn1 " "Found entity 1: altsyncram_frn1" {  } { { "db/altsyncram_frn1.tdf" "" { Text "E:/work/king/prj/db/altsyncram_frn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477830813792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477830813792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_frn1 MainTxctrl:MainTxctrl_inst\|uart_tx_ctrl:uart01_tx_ctrl\|fifo256X8:fifo256X8_inst\|scfifo:scfifo_component\|scfifo_de71:auto_generated\|a_dpfifo_no51:dpfifo\|altsyncram_frn1:FIFOram " "Elaborating entity \"altsyncram_frn1\" for hierarchy \"MainTxctrl:MainTxctrl_inst\|uart_tx_ctrl:uart01_tx_ctrl\|fifo256X8:fifo256X8_inst\|scfifo:scfifo_component\|scfifo_de71:auto_generated\|a_dpfifo_no51:dpfifo\|altsyncram_frn1:FIFOram\"" {  } { { "db/a_dpfifo_no51.tdf" "FIFOram" { Text "E:/work/king/prj/db/a_dpfifo_no51.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477830813792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p2b " "Found entity 1: cntr_p2b" {  } { { "db/cntr_p2b.tdf" "" { Text "E:/work/king/prj/db/cntr_p2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477830813879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477830813879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p2b MainTxctrl:MainTxctrl_inst\|uart_tx_ctrl:uart01_tx_ctrl\|fifo256X8:fifo256X8_inst\|scfifo:scfifo_component\|scfifo_de71:auto_generated\|a_dpfifo_no51:dpfifo\|cntr_p2b:rd_ptr_count " "Elaborating entity \"cntr_p2b\" for hierarchy \"MainTxctrl:MainTxctrl_inst\|uart_tx_ctrl:uart01_tx_ctrl\|fifo256X8:fifo256X8_inst\|scfifo:scfifo_component\|scfifo_de71:auto_generated\|a_dpfifo_no51:dpfifo\|cntr_p2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_no51.tdf" "rd_ptr_count" { Text "E:/work/king/prj/db/a_dpfifo_no51.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477830813879 ""}
{ "Warning" "WSGN_SEARCH_FILE" "src/mainrxctrl.v 1 1 " "Using design file src/mainrxctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MainRxctrl " "Found entity 1: MainRxctrl" {  } { { "mainrxctrl.v" "" { Text "e:/work/king/prj/src/mainrxctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477830818277 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1477830818277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainRxctrl MainRxctrl:MainRxctrl_inst " "Elaborating entity \"MainRxctrl\" for hierarchy \"MainRxctrl:MainRxctrl_inst\"" {  } { { "src/Uart1To20Top.v" "MainRxctrl_inst" { Text "E:/work/king/prj/src/Uart1To20Top.v" 1006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477830818282 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mainrxctrl.v(858) " "Verilog HDL Case Statement information at mainrxctrl.v(858): all case item expressions in this case statement are onehot" {  } { { "mainrxctrl.v" "" { Text "e:/work/king/prj/src/mainrxctrl.v" 858 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1477830818290 "|Uart1To20Top|MainRxctrl:MainRxctrl_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "src/uart_rx_ctrl.v 1 1 " "Using design file src/uart_rx_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_ctrl " "Found entity 1: uart_rx_ctrl" {  } { { "uart_rx_ctrl.v" "" { Text "e:/work/king/prj/src/uart_rx_ctrl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477830818407 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1477830818407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_ctrl MainRxctrl:MainRxctrl_inst\|uart_rx_ctrl:uart01_rx_ctrl_inst " "Elaborating entity \"uart_rx_ctrl\" for hierarchy \"MainRxctrl:MainRxctrl_inst\|uart_rx_ctrl:uart01_rx_ctrl_inst\"" {  } { { "mainrxctrl.v" "uart01_rx_ctrl_inst" { Text "e:/work/king/prj/src/mainrxctrl.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477830818407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_16 MainRxctrl:MainRxctrl_inst\|crc_16:crc_16 " "Elaborating entity \"crc_16\" for hierarchy \"MainRxctrl:MainRxctrl_inst\|crc_16:crc_16\"" {  } { { "mainrxctrl.v" "crc_16" { Text "e:/work/king/prj/src/mainrxctrl.v" 850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477830822992 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/spi_slave_reg.v" "" { Text "E:/work/king/prj/src/spi_slave_reg.v" 283 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1477830834114 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1477830834114 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1477830838054 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "100 " "100 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1477830845250 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1477830847261 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477830847261 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7502 " "Implemented 7502 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1477830848842 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1477830848842 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7133 " "Implemented 7133 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1477830848842 ""} { "Info" "ICUT_CUT_TM_RAMS" "320 " "Implemented 320 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1477830848842 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1477830848842 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1477830848842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "879 " "Peak virtual memory: 879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477830848905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 30 20:34:08 2016 " "Processing ended: Sun Oct 30 20:34:08 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477830848905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477830848905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477830848905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1477830848905 ""}
