#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001baeb6770c0 .scope module, "PPU" "PPU" 2 323;
 .timescale 0 0;
v000001baeb6d7e80_0 .var "Address", 8 0;
v000001baeb6d7f20_0 .var "LE", 0 0;
v000001baeb6d6080_0 .net "Load_cu_out", 0 0, v000001baeb6711e0_0;  1 drivers
v000001baeb6d72a0_0 .net "Load_out_cumux", 0 0, v000001baeb6d4070_0;  1 drivers
v000001baeb6d6260_0 .net "Load_out_exemem", 0 0, v000001baeb671b40_0;  1 drivers
v000001baeb6d69e0_0 .net "Load_out_idexe", 0 0, v000001baeb6d4570_0;  1 drivers
v000001baeb6d6a80_0 .net "PC_In", 31 0, v000001baeb6d6e40_0;  1 drivers
v000001baeb6d6ee0_0 .net "PC_Out", 31 0, v000001baeb6d7200_0;  1 drivers
v000001baeb6d66c0_0 .net "alu_op_cu_out", 3 0, v000001baeb671320_0;  1 drivers
v000001baeb6d77a0_0 .net "alu_op_out_cumux", 3 0, v000001baeb6d5010_0;  1 drivers
v000001baeb6d61c0_0 .net "alu_op_out_idexe", 3 0, v000001baeb6d4890_0;  1 drivers
v000001baeb6d7340_0 .net "am_cu_out", 1 0, v000001baeb671460_0;  1 drivers
v000001baeb6d64e0_0 .net "am_out_cumux", 1 0, v000001baeb6d5c90_0;  1 drivers
v000001baeb6d6940_0 .net "am_out_idexe", 1 0, v000001baeb6d5dd0_0;  1 drivers
v000001baeb6d6300_0 .net "branch_link_cu_out", 0 0, v000001baeb6710a0_0;  1 drivers
v000001baeb6d75c0_0 .net "branch_link_out_cumux", 0 0, v000001baeb6d41b0_0;  1 drivers
v000001baeb6d63a0_0 .var "clk", 0 0;
v000001baeb6d6da0_0 .var/i "code", 31 0;
v000001baeb6d7480_0 .net "cu_in", 31 0, v000001baeb6d44d0_0;  1 drivers
v000001baeb6d73e0_0 .var "data", 7 0;
v000001baeb6d6b20_0 .net "datamem_en_cu_out", 0 0, v000001baeb6718c0_0;  1 drivers
v000001baeb6d6760_0 .net "datamem_en_out_cumux", 0 0, v000001baeb6d46b0_0;  1 drivers
v000001baeb6d6f80_0 .net "datamem_en_out_exemem", 0 0, v000001baeb671a00_0;  1 drivers
v000001baeb6d6440_0 .net "datamem_en_out_idexe", 0 0, v000001baeb6d4a70_0;  1 drivers
v000001baeb6d7a20_0 .var/i "fi", 31 0;
v000001baeb6d7160_0 .net "insMem_Out", 31 0, v000001baeb6d7c00_0;  1 drivers
v000001baeb6d6580_0 .net "rf_en_cu_out", 0 0, v000001baeb671820_0;  1 drivers
v000001baeb6d7520_0 .net "rf_en_out_cumux", 0 0, v000001baeb6d4750_0;  1 drivers
v000001baeb6d7660_0 .net "rf_en_out_exemem", 0 0, v000001baeb6d50b0_0;  1 drivers
v000001baeb6d6620_0 .net "rf_en_out_idexe", 0 0, v000001baeb6d5bf0_0;  1 drivers
v000001baeb6d7700_0 .net "rf_en_out_memwb", 0 0, v000001baeb6d47f0_0;  1 drivers
v000001baeb6d6c60_0 .var "rst", 0 0;
v000001baeb6d6800_0 .net "rw_cu_out", 0 0, v000001baeb671dc0_0;  1 drivers
v000001baeb6d6bc0_0 .net "rw_out_cumux", 0 0, v000001baeb6d53d0_0;  1 drivers
v000001baeb6d6d00_0 .net "rw_out_exemem", 0 0, v000001baeb671d20_0;  1 drivers
v000001baeb6d7840_0 .net "rw_out_idexe", 0 0, v000001baeb6d4c50_0;  1 drivers
v000001baeb6d78e0_0 .var "s", 0 0;
v000001baeb6d7980_0 .net "s_bit_cu_out", 0 0, v000001baeb671640_0;  1 drivers
v000001baeb6d5330_0 .net "s_bit_out_cumux", 0 0, v000001baeb6d42f0_0;  1 drivers
v000001baeb6d83b0_0 .net "s_bit_out_idexe", 0 0, v000001baeb6d4e30_0;  1 drivers
v000001baeb6d8770_0 .net "size_cu_out", 0 0, v000001baeb671280_0;  1 drivers
v000001baeb6d9ad0_0 .net "size_out_cumux", 0 0, v000001baeb6d7ac0_0;  1 drivers
v000001baeb6d9d50_0 .net "size_out_exemem", 0 0, v000001baeb6d5b50_0;  1 drivers
v000001baeb6d8590_0 .net "size_out_idexe", 0 0, v000001baeb6d4930_0;  1 drivers
L_000001baeb6d9c10 .part v000001baeb6d7200_0, 0, 8;
S_000001baeb677420 .scope module, "CU" "control_unit" 2 407, 2 44 0, S_000001baeb6770c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 1 "rf_en";
    .port_info 2 /OUTPUT 4 "alu_op";
    .port_info 3 /OUTPUT 1 "Load";
    .port_info 4 /OUTPUT 1 "branch_link";
    .port_info 5 /OUTPUT 1 "s_bit";
    .port_info 6 /OUTPUT 1 "rw";
    .port_info 7 /OUTPUT 1 "size";
    .port_info 8 /OUTPUT 1 "datamem_en";
    .port_info 9 /OUTPUT 2 "AM";
P_000001baeb5ddd90 .param/l "OP_ADD" 0 2 57, C4<0000>;
P_000001baeb5dddc8 .param/l "OP_ADD_CIN" 0 2 58, C4<0001>;
P_000001baeb5dde00 .param/l "OP_AND" 0 2 63, C4<0110>;
P_000001baeb5dde38 .param/l "OP_A_AND_NOT_B" 0 2 69, C4<1100>;
P_000001baeb5dde70 .param/l "OP_A_SUB_B" 0 2 59, C4<0010>;
P_000001baeb5ddea8 .param/l "OP_A_SUB_B_CIN" 0 2 60, C4<0011>;
P_000001baeb5ddee0 .param/l "OP_A_TRANSFER" 0 2 66, C4<1001>;
P_000001baeb5ddf18 .param/l "OP_B_SUB_A" 0 2 61, C4<0100>;
P_000001baeb5ddf50 .param/l "OP_B_SUB_A_CIN" 0 2 62, C4<0101>;
P_000001baeb5ddf88 .param/l "OP_B_TRANSFER" 0 2 67, C4<1010>;
P_000001baeb5ddfc0 .param/l "OP_NOT_B" 0 2 68, C4<1011>;
P_000001baeb5ddff8 .param/l "OP_OR" 0 2 64, C4<0111>;
P_000001baeb5de030 .param/l "OP_XOR" 0 2 65, C4<1000>;
P_000001baeb5de068 .param/l "PASS_RM" 0 2 72, C4<01>;
P_000001baeb5de0a0 .param/l "ROTATE_RIGHT" 0 2 71, C4<00>;
P_000001baeb5de0d8 .param/l "SHIFT_RM" 0 2 74, C4<11>;
P_000001baeb5de110 .param/l "ZERO_EXTEND" 0 2 73, C4<10>;
v000001baeb671460_0 .var "AM", 1 0;
v000001baeb6716e0_0 .net "I", 0 0, L_000001baeb6d8130;  1 drivers
v000001baeb6711e0_0 .var "Load", 0 0;
v000001baeb671500_0 .net "S", 0 0, L_000001baeb6d8450;  1 drivers
v000001baeb671320_0 .var "alu_op", 3 0;
v000001baeb671000_0 .net "bit4", 0 0, L_000001baeb6d9b70;  1 drivers
v000001baeb6710a0_0 .var "branch_link", 0 0;
v000001baeb671780_0 .net "category", 2 0, L_000001baeb6d9df0;  1 drivers
v000001baeb6718c0_0 .var "datamem_en", 0 0;
v000001baeb6715a0_0 .net "instruction", 31 0, v000001baeb6d44d0_0;  alias, 1 drivers
v000001baeb671c80_0 .net "opcode", 3 0, L_000001baeb6d8950;  1 drivers
v000001baeb671820_0 .var "rf_en", 0 0;
v000001baeb671dc0_0 .var "rw", 0 0;
v000001baeb671640_0 .var "s_bit", 0 0;
v000001baeb671280_0 .var "size", 0 0;
E_000001baeb61fb60/0 .event anyedge, v000001baeb6715a0_0, v000001baeb671780_0, v000001baeb671500_0, v000001baeb6716e0_0;
E_000001baeb61fb60/1 .event anyedge, v000001baeb671000_0, v000001baeb671c80_0;
E_000001baeb61fb60 .event/or E_000001baeb61fb60/0, E_000001baeb61fb60/1;
L_000001baeb6d9df0 .part v000001baeb6d44d0_0, 25, 3;
L_000001baeb6d8950 .part v000001baeb6d44d0_0, 21, 4;
L_000001baeb6d8130 .part v000001baeb6d44d0_0, 25, 1;
L_000001baeb6d8450 .part v000001baeb6d44d0_0, 20, 1;
L_000001baeb6d9b70 .part v000001baeb6d44d0_0, 4, 1;
S_000001baeb6775b0 .scope module, "EXE_MEM" "exe_mem_reg" 2 486, 2 271 0, S_000001baeb6770c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rf_en";
    .port_info 3 /INPUT 1 "datamem_en";
    .port_info 4 /INPUT 1 "readwrite";
    .port_info 5 /INPUT 1 "size";
    .port_info 6 /INPUT 1 "load_instruction";
    .port_info 7 /OUTPUT 1 "rf_en_out";
    .port_info 8 /OUTPUT 1 "datamem_en_out";
    .port_info 9 /OUTPUT 1 "readwrite_out";
    .port_info 10 /OUTPUT 1 "size_out";
    .port_info 11 /OUTPUT 1 "load_instruction_out";
v000001baeb671960_0 .net "clk", 0 0, v000001baeb6d63a0_0;  1 drivers
v000001baeb671140_0 .net "datamem_en", 0 0, v000001baeb6d4a70_0;  alias, 1 drivers
v000001baeb671a00_0 .var "datamem_en_out", 0 0;
v000001baeb671aa0_0 .net "load_instruction", 0 0, v000001baeb6d4570_0;  alias, 1 drivers
v000001baeb671b40_0 .var "load_instruction_out", 0 0;
v000001baeb671be0_0 .net "readwrite", 0 0, v000001baeb6d4c50_0;  alias, 1 drivers
v000001baeb671d20_0 .var "readwrite_out", 0 0;
v000001baeb671e60_0 .net "reset", 0 0, v000001baeb6d6c60_0;  1 drivers
v000001baeb671f00_0 .net "rf_en", 0 0, v000001baeb6d5bf0_0;  alias, 1 drivers
v000001baeb6d50b0_0 .var "rf_en_out", 0 0;
v000001baeb6d5ab0_0 .net "size", 0 0, v000001baeb6d4930_0;  alias, 1 drivers
v000001baeb6d5b50_0 .var "size_out", 0 0;
E_000001baeb620320 .event posedge, v000001baeb671960_0;
S_000001baeb650b20 .scope module, "ID_EXE" "id_exe_reg" 2 461, 2 237 0, S_000001baeb6770c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "am";
    .port_info 3 /INPUT 4 "alu_op";
    .port_info 4 /INPUT 1 "rf_en";
    .port_info 5 /INPUT 1 "s_bit";
    .port_info 6 /INPUT 1 "datamem_en";
    .port_info 7 /INPUT 1 "readwrite";
    .port_info 8 /INPUT 1 "size";
    .port_info 9 /INPUT 1 "load_instruction";
    .port_info 10 /OUTPUT 2 "am_out";
    .port_info 11 /OUTPUT 4 "alu_op_out";
    .port_info 12 /OUTPUT 1 "rf_en_out";
    .port_info 13 /OUTPUT 1 "s_out";
    .port_info 14 /OUTPUT 1 "datamem_en_out";
    .port_info 15 /OUTPUT 1 "readwrite_out";
    .port_info 16 /OUTPUT 1 "size_out";
    .port_info 17 /OUTPUT 1 "load_instruction_out";
v000001baeb6d4390_0 .net "alu_op", 3 0, v000001baeb6d5010_0;  alias, 1 drivers
v000001baeb6d4890_0 .var "alu_op_out", 3 0;
v000001baeb6d5a10_0 .net "am", 1 0, v000001baeb6d5c90_0;  alias, 1 drivers
v000001baeb6d5dd0_0 .var "am_out", 1 0;
v000001baeb6d5d30_0 .net "clk", 0 0, v000001baeb6d63a0_0;  alias, 1 drivers
v000001baeb6d5150_0 .net "datamem_en", 0 0, v000001baeb6d46b0_0;  alias, 1 drivers
v000001baeb6d4a70_0 .var "datamem_en_out", 0 0;
v000001baeb6d51f0_0 .net "load_instruction", 0 0, v000001baeb6d4070_0;  alias, 1 drivers
v000001baeb6d4570_0 .var "load_instruction_out", 0 0;
v000001baeb6d4d90_0 .net "readwrite", 0 0, v000001baeb6d53d0_0;  alias, 1 drivers
v000001baeb6d4c50_0 .var "readwrite_out", 0 0;
v000001baeb6d5e70_0 .net "reset", 0 0, v000001baeb6d6c60_0;  alias, 1 drivers
v000001baeb6d4250_0 .net "rf_en", 0 0, v000001baeb6d4750_0;  alias, 1 drivers
v000001baeb6d5bf0_0 .var "rf_en_out", 0 0;
v000001baeb6d5650_0 .net "s_bit", 0 0, v000001baeb6d42f0_0;  alias, 1 drivers
v000001baeb6d4e30_0 .var "s_out", 0 0;
v000001baeb6d4ed0_0 .net "size", 0 0, v000001baeb6d7ac0_0;  alias, 1 drivers
v000001baeb6d4930_0 .var "size_out", 0 0;
S_000001baeb650cb0 .scope module, "IF_ID" "if_id_reg" 2 449, 2 219 0, S_000001baeb6770c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /OUTPUT 32 "cu_in";
v000001baeb6d4610_0 .net "clk", 0 0, v000001baeb6d63a0_0;  alias, 1 drivers
v000001baeb6d44d0_0 .var "cu_in", 31 0;
v000001baeb6d4f70_0 .net "instruction", 31 0, v000001baeb6d7c00_0;  alias, 1 drivers
v000001baeb6d56f0_0 .net "load_enable", 0 0, v000001baeb6d7f20_0;  1 drivers
v000001baeb6d4b10_0 .net "reset", 0 0, v000001baeb6d6c60_0;  alias, 1 drivers
S_000001baeb648e60 .scope module, "MEM_WB" "mem_wb_reg" 2 505, 2 295 0, S_000001baeb6770c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rf_en";
    .port_info 3 /OUTPUT 1 "rf_en_out";
v000001baeb6d5790_0 .net "clk", 0 0, v000001baeb6d63a0_0;  alias, 1 drivers
v000001baeb6d5290_0 .net "reset", 0 0, v000001baeb6d6c60_0;  alias, 1 drivers
v000001baeb6d4cf0_0 .net "rf_en", 0 0, v000001baeb6d50b0_0;  alias, 1 drivers
v000001baeb6d47f0_0 .var "rf_en_out", 0 0;
S_000001baeb648ff0 .scope module, "Mux" "cuMux" 2 423, 2 169 0, S_000001baeb6770c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 2 "am_in";
    .port_info 2 /INPUT 1 "rf_en_in";
    .port_info 3 /INPUT 4 "alu_op_in";
    .port_info 4 /INPUT 1 "Load_in";
    .port_info 5 /INPUT 1 "branch_link_in";
    .port_info 6 /INPUT 1 "s_bit_in";
    .port_info 7 /INPUT 1 "rw_in";
    .port_info 8 /INPUT 1 "size_in";
    .port_info 9 /INPUT 1 "datamem_en_in";
    .port_info 10 /OUTPUT 2 "am_out";
    .port_info 11 /OUTPUT 1 "rf_en_out";
    .port_info 12 /OUTPUT 4 "alu_op_out";
    .port_info 13 /OUTPUT 1 "Load_out";
    .port_info 14 /OUTPUT 1 "branch_link_out";
    .port_info 15 /OUTPUT 1 "s_bit_out";
    .port_info 16 /OUTPUT 1 "rw_out";
    .port_info 17 /OUTPUT 1 "size_out";
    .port_info 18 /OUTPUT 1 "datamem_en_out";
v000001baeb6d49d0_0 .net "Load_in", 0 0, v000001baeb6711e0_0;  alias, 1 drivers
v000001baeb6d4070_0 .var "Load_out", 0 0;
v000001baeb6d5970_0 .net "alu_op_in", 3 0, v000001baeb671320_0;  alias, 1 drivers
v000001baeb6d5010_0 .var "alu_op_out", 3 0;
v000001baeb6d4bb0_0 .net "am_in", 1 0, v000001baeb671460_0;  alias, 1 drivers
v000001baeb6d5c90_0 .var "am_out", 1 0;
v000001baeb6d4110_0 .net "branch_link_in", 0 0, v000001baeb6710a0_0;  alias, 1 drivers
v000001baeb6d41b0_0 .var "branch_link_out", 0 0;
v000001baeb6d5830_0 .net "datamem_en_in", 0 0, v000001baeb6718c0_0;  alias, 1 drivers
v000001baeb6d46b0_0 .var "datamem_en_out", 0 0;
v000001baeb6d5470_0 .net "rf_en_in", 0 0, v000001baeb671820_0;  alias, 1 drivers
v000001baeb6d4750_0 .var "rf_en_out", 0 0;
v000001baeb6d58d0_0 .net "rw_in", 0 0, v000001baeb671dc0_0;  alias, 1 drivers
v000001baeb6d53d0_0 .var "rw_out", 0 0;
v000001baeb6d5510_0 .net "s", 0 0, v000001baeb6d78e0_0;  1 drivers
v000001baeb6d55b0_0 .net "s_bit_in", 0 0, v000001baeb671640_0;  alias, 1 drivers
v000001baeb6d42f0_0 .var "s_bit_out", 0 0;
v000001baeb6d4430_0 .net "size_in", 0 0, v000001baeb671280_0;  alias, 1 drivers
v000001baeb6d7ac0_0 .var "size_out", 0 0;
E_000001baeb61ff60/0 .event anyedge, v000001baeb6d5510_0, v000001baeb671460_0, v000001baeb671820_0, v000001baeb671320_0;
E_000001baeb61ff60/1 .event anyedge, v000001baeb6711e0_0, v000001baeb6710a0_0, v000001baeb671640_0, v000001baeb671dc0_0;
E_000001baeb61ff60/2 .event anyedge, v000001baeb671280_0, v000001baeb6718c0_0;
E_000001baeb61ff60 .event/or E_000001baeb61ff60/0, E_000001baeb61ff60/1, E_000001baeb61ff60/2;
S_000001baeb63a0b0 .scope module, "PCReg" "PC" 2 389, 2 8 0, S_000001baeb6770c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_Out";
    .port_info 1 /INPUT 32 "PC_In";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "Reset";
    .port_info 4 /INPUT 1 "clk";
v000001baeb6d7b60_0 .net "E", 0 0, v000001baeb6d7f20_0;  alias, 1 drivers
v000001baeb6d7020_0 .net "PC_In", 31 0, v000001baeb6d6e40_0;  alias, 1 drivers
v000001baeb6d7200_0 .var "PC_Out", 31 0;
v000001baeb6d68a0_0 .net "Reset", 0 0, v000001baeb6d6c60_0;  alias, 1 drivers
v000001baeb6d70c0_0 .net "clk", 0 0, v000001baeb6d63a0_0;  alias, 1 drivers
S_000001baeb63a240 .scope module, "add" "adder" 2 397, 2 21 0, S_000001baeb6770c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Adder_OUT";
    .port_info 1 /INPUT 32 "Adder_IN";
v000001baeb6d6120_0 .net "Adder_IN", 31 0, v000001baeb6d7200_0;  alias, 1 drivers
v000001baeb6d6e40_0 .var "Adder_OUT", 31 0;
E_000001baeb620360 .event anyedge, v000001baeb6d7200_0;
S_000001baeb6277a0 .scope module, "insMem" "rom" 2 402, 2 32 0, S_000001baeb6770c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "I";
    .port_info 1 /INPUT 8 "A";
v000001baeb6d7de0_0 .net "A", 7 0, L_000001baeb6d9c10;  1 drivers
v000001baeb6d7c00_0 .var "I", 31 0;
v000001baeb6d7ca0 .array "Mem", 255 0, 7 0;
E_000001baeb61f720 .event anyedge, v000001baeb6d7de0_0;
    .scope S_000001baeb63a0b0;
T_0 ;
    %wait E_000001baeb620320;
    %load/vec4 v000001baeb6d68a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001baeb6d7200_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001baeb6d7b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001baeb6d7020_0;
    %assign/vec4 v000001baeb6d7200_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001baeb63a240;
T_1 ;
    %wait E_000001baeb620360;
    %load/vec4 v000001baeb6d6120_0;
    %addi 4, 0, 32;
    %store/vec4 v000001baeb6d6e40_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001baeb6277a0;
T_2 ;
    %wait E_000001baeb61f720;
    %load/vec4 v000001baeb6d7de0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001baeb6d7ca0, 4;
    %load/vec4 v000001baeb6d7de0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001baeb6d7ca0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001baeb6d7de0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001baeb6d7ca0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001baeb6d7de0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001baeb6d7ca0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001baeb6d7c00_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001baeb677420;
T_3 ;
    %wait E_000001baeb61fb60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001baeb671820_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001baeb671320_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001baeb6711e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001baeb6710a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001baeb671640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001baeb671dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001baeb671280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001baeb6718c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001baeb671460_0, 0, 2;
    %load/vec4 v000001baeb6715a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001baeb671820_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001baeb671320_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001baeb6711e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001baeb671460_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001baeb6710a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001baeb671640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001baeb671dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001baeb671280_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001baeb671780_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 3;
    %cmp/z;
    %jmp/1 T_3.2, 4;
    %dup/vec4;
    %pushi/vec4 2, 1, 3;
    %cmp/z;
    %jmp/1 T_3.3, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/z;
    %jmp/1 T_3.4, 4;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001baeb671820_0, 0, 1;
    %load/vec4 v000001baeb671500_0;
    %store/vec4 v000001baeb671640_0, 0, 1;
    %load/vec4 v000001baeb6716e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001baeb671460_0, 0, 2;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v000001baeb671000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.9, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001baeb671460_0, 0, 2;
T_3.9 ;
T_3.8 ;
    %load/vec4 v000001baeb671c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001baeb671320_0, 0, 4;
    %jmp T_3.25;
T_3.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001baeb671320_0, 0, 4;
    %jmp T_3.25;
T_3.12 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001baeb671320_0, 0, 4;
    %jmp T_3.25;
T_3.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001baeb671320_0, 0, 4;
    %jmp T_3.25;
T_3.14 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001baeb671320_0, 0, 4;
    %jmp T_3.25;
T_3.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001baeb671320_0, 0, 4;
    %jmp T_3.25;
T_3.16 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001baeb671320_0, 0, 4;
    %jmp T_3.25;
T_3.17 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001baeb671320_0, 0, 4;
    %jmp T_3.25;
T_3.18 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001baeb671320_0, 0, 4;
    %jmp T_3.25;
T_3.19 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001baeb671320_0, 0, 4;
    %jmp T_3.25;
T_3.20 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001baeb671320_0, 0, 4;
    %jmp T_3.25;
T_3.21 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001baeb671320_0, 0, 4;
    %jmp T_3.25;
T_3.22 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001baeb671320_0, 0, 4;
    %jmp T_3.25;
T_3.23 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001baeb671320_0, 0, 4;
    %jmp T_3.25;
T_3.25 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v000001baeb6715a0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v000001baeb6711e0_0, 0, 1;
    %load/vec4 v000001baeb6715a0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v000001baeb671dc0_0, 0, 1;
    %load/vec4 v000001baeb6715a0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v000001baeb671280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001baeb6718c0_0, 0, 1;
    %load/vec4 v000001baeb6716e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.26, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001baeb671460_0, 0, 2;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v000001baeb6715a0_0;
    %parti/s 8, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.28, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001baeb671460_0, 0, 2;
    %jmp T_3.29;
T_3.28 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001baeb671460_0, 0, 2;
T_3.29 ;
T_3.27 ;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v000001baeb6715a0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v000001baeb6710a0_0, 0, 1;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001baeb648ff0;
T_4 ;
    %wait E_000001baeb61ff60;
    %load/vec4 v000001baeb6d5510_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000001baeb6d4bb0_0;
    %store/vec4 v000001baeb6d5c90_0, 0, 2;
    %load/vec4 v000001baeb6d5470_0;
    %store/vec4 v000001baeb6d4750_0, 0, 1;
    %load/vec4 v000001baeb6d5970_0;
    %store/vec4 v000001baeb6d5010_0, 0, 4;
    %load/vec4 v000001baeb6d49d0_0;
    %store/vec4 v000001baeb6d4070_0, 0, 1;
    %load/vec4 v000001baeb6d4110_0;
    %store/vec4 v000001baeb6d41b0_0, 0, 1;
    %load/vec4 v000001baeb6d55b0_0;
    %store/vec4 v000001baeb6d42f0_0, 0, 1;
    %load/vec4 v000001baeb6d58d0_0;
    %store/vec4 v000001baeb6d53d0_0, 0, 1;
    %load/vec4 v000001baeb6d4430_0;
    %store/vec4 v000001baeb6d7ac0_0, 0, 1;
    %load/vec4 v000001baeb6d5830_0;
    %store/vec4 v000001baeb6d46b0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001baeb6d5c90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001baeb6d4750_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001baeb6d5010_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001baeb6d4070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001baeb6d41b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001baeb6d42f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001baeb6d53d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001baeb6d7ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001baeb6d46b0_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001baeb650cb0;
T_5 ;
    %wait E_000001baeb620320;
    %load/vec4 v000001baeb6d56f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001baeb6d4b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001baeb6d44d0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001baeb6d4f70_0;
    %assign/vec4 v000001baeb6d44d0_0, 0;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001baeb650b20;
T_6 ;
    %wait E_000001baeb620320;
    %load/vec4 v000001baeb6d5e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001baeb6d5dd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001baeb6d4890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001baeb6d5bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001baeb6d4e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001baeb6d4a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001baeb6d4c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001baeb6d4930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001baeb6d4570_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001baeb6d5a10_0;
    %assign/vec4 v000001baeb6d5dd0_0, 0;
    %load/vec4 v000001baeb6d4390_0;
    %assign/vec4 v000001baeb6d4890_0, 0;
    %load/vec4 v000001baeb6d4250_0;
    %assign/vec4 v000001baeb6d5bf0_0, 0;
    %load/vec4 v000001baeb6d5650_0;
    %assign/vec4 v000001baeb6d4e30_0, 0;
    %load/vec4 v000001baeb6d5150_0;
    %assign/vec4 v000001baeb6d4a70_0, 0;
    %load/vec4 v000001baeb6d4d90_0;
    %assign/vec4 v000001baeb6d4c50_0, 0;
    %load/vec4 v000001baeb6d4ed0_0;
    %assign/vec4 v000001baeb6d4930_0, 0;
    %load/vec4 v000001baeb6d51f0_0;
    %assign/vec4 v000001baeb6d4570_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001baeb6775b0;
T_7 ;
    %wait E_000001baeb620320;
    %load/vec4 v000001baeb671e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001baeb6d50b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001baeb671a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001baeb671d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001baeb6d5b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001baeb671b40_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001baeb671f00_0;
    %assign/vec4 v000001baeb6d50b0_0, 0;
    %load/vec4 v000001baeb671140_0;
    %assign/vec4 v000001baeb671a00_0, 0;
    %load/vec4 v000001baeb671be0_0;
    %assign/vec4 v000001baeb671d20_0, 0;
    %load/vec4 v000001baeb6d5ab0_0;
    %assign/vec4 v000001baeb6d5b50_0, 0;
    %load/vec4 v000001baeb671aa0_0;
    %assign/vec4 v000001baeb671b40_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001baeb648e60;
T_8 ;
    %wait E_000001baeb620320;
    %load/vec4 v000001baeb6d5290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001baeb6d47f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001baeb6d4cf0_0;
    %assign/vec4 v000001baeb6d47f0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001baeb6770c0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001baeb6d63a0_0, 0;
    %delay 2, 0;
    %load/vec4 v000001baeb6d63a0_0;
    %inv;
    %assign/vec4 v000001baeb6d63a0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_000001baeb6770c0;
T_10 ;
    %vpi_func 2 526 "$fopen" 32, "precharge.txt", "r" {0 0 0};
    %store/vec4 v000001baeb6d7a20_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001baeb6d7e80_0, 0, 9;
T_10.0 ;
    %vpi_func 2 528 "$feof" 32, v000001baeb6d7a20_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_10.1, 8;
    %vpi_func 2 529 "$fscanf" 32, v000001baeb6d7a20_0, "%b", v000001baeb6d73e0_0 {0 0 0};
    %store/vec4 v000001baeb6d6da0_0, 0, 32;
    %load/vec4 v000001baeb6d73e0_0;
    %load/vec4 v000001baeb6d7e80_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v000001baeb6d7ca0, 4, 0;
    %load/vec4 v000001baeb6d7e80_0;
    %addi 1, 0, 9;
    %store/vec4 v000001baeb6d7e80_0, 0, 9;
    %jmp T_10.0;
T_10.1 ;
    %vpi_call 2 533 "$fclose", v000001baeb6d7a20_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001baeb6d7f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001baeb6d6c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001baeb6d78e0_0, 0;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001baeb6d6c60_0, 0;
    %delay 32, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001baeb6d78e0_0, 0;
    %end;
    .thread T_10;
    .scope S_000001baeb6770c0;
T_11 ;
    %delay 40, 0;
    %vpi_call 2 547 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_000001baeb6770c0;
T_12 ;
    %delay 1, 0;
    %vpi_call 2 553 "$monitor", "Current Time Unit = %t\012Ins. = %b\012PC = %d\012ID_STAGE: AM = %b\011S-Bit = %b\011DATAMEM_EN = %b\011RW = %b\011Size = %b\011RF_EN = %b\011ALU_OP = %b\011Load = %b\011Branch Link = %b\012EX_STAGE: AM = %b\011S_Bit = %b\011DATAMEM-EN = %b\011R/W = %b\011SIZE = %b\011RF_EN = %b\011ALU_OP = %b\011Load = %b\012MEM_STAGE: RF_EN = %b\011DATAMEM-EN = %b\011R/W = %b\011SIZE = %b\011Load = %b\012WB_STAGE: RF_EN = %b\012", $time, v000001baeb6d7480_0, v000001baeb6d6ee0_0, v000001baeb6d7340_0, v000001baeb6d7980_0, v000001baeb6d6b20_0, v000001baeb6d6800_0, v000001baeb6d8770_0, v000001baeb6d6580_0, v000001baeb6d66c0_0, v000001baeb6d6080_0, v000001baeb6d6300_0, v000001baeb6d6940_0, v000001baeb6d83b0_0, v000001baeb6d6440_0, v000001baeb6d7840_0, v000001baeb6d8590_0, v000001baeb6d6620_0, v000001baeb6d61c0_0, v000001baeb6d69e0_0, v000001baeb6d7660_0, v000001baeb6d6f80_0, v000001baeb6d6d00_0, v000001baeb6d9d50_0, v000001baeb6d6260_0, v000001baeb6d7700_0 {0 0 0};
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "PPU.v";
