{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557309418695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557309418696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  8 11:56:58 2019 " "Processing started: Wed May  8 11:56:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557309418696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557309418696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ptp_tb -c ptp_tb " "Command: quartus_map --read_settings_files=on --write_settings_files=off ptp_tb -c ptp_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557309418696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557309418887 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557309418887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ptp_tb.v 4 4 " "Found 4 design units, including 4 entities, in source file ptp_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ptp_tb " "Found entity 1: ptp_tb" {  } { { "ptp_tb.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557309426208 ""} { "Info" "ISGN_ENTITY_NAME" "2 PTP_slave " "Found entity 2: PTP_slave" {  } { { "ptp_tb.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557309426208 ""} { "Info" "ISGN_ENTITY_NAME" "3 PTP_master " "Found entity 3: PTP_master" {  } { { "ptp_tb.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557309426208 ""} { "Info" "ISGN_ENTITY_NAME" "4 tb_write_on_avalon " "Found entity 4: tb_write_on_avalon" {  } { { "ptp_tb.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557309426208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557309426208 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ptp_tb " "Elaborating entity \"ptp_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557309426245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PTP_master PTP_master:ptpmaster0 " "Elaborating entity \"PTP_master\" for hierarchy \"PTP_master:ptpmaster0\"" {  } { { "ptp_tb.v" "ptpmaster0" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557309426254 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "startsync_cnt ptp_tb.v(172) " "Output port \"startsync_cnt\" at ptp_tb.v(172) has no driver" {  } { { "ptp_tb.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557309426256 "|ptp_tb|PTP_master:ptpmaster0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PTP_slave PTP_slave:ptpslave0 " "Elaborating entity \"PTP_slave\" for hierarchy \"PTP_slave:ptpslave0\"" {  } { { "ptp_tb.v" "ptpslave0" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557309426262 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557309426744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557309426983 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557309426983 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "299 " "Implemented 299 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "53 " "Implemented 53 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557309427022 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557309427022 ""} { "Info" "ICUT_CUT_TM_LCELLS" "212 " "Implemented 212 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557309427022 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557309427022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1044 " "Peak virtual memory: 1044 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557309427027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  8 11:57:07 2019 " "Processing ended: Wed May  8 11:57:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557309427027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557309427027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557309427027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557309427027 ""}
