

================================================================
== Vitis HLS Report for 'mmult_Pipeline_2'
================================================================
* Date:           Fri Oct 18 05:35:34 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        mmult
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  1.036 us|  1.036 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      257|      257|         3|          1|          1|   256|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       44|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       68|    -|
|Register             |        -|     -|     1026|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1026|      112|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |empty_fu_379_p2                   |         +|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op27_read_state2     |       and|   0|  0|   2|           1|           1|
    |empty_30_fu_389_p2                |      icmp|   0|  0|   9|           4|           1|
    |exitcond11567_fu_373_p2           |      icmp|   0|  0|  11|           9|          10|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  44|          26|          17|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_phi_mux_empty_27_phi_fu_350_p4  |  14|          3|  512|       1536|
    |ap_sig_allocacmp_loop_index7_load  |   9|          2|    9|         18|
    |loop_index7_fu_124                 |   9|          2|    9|         18|
    |shiftreg2_fu_120                   |   9|          2|  480|        960|
    |systolic_blk_n_R                   |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  68|         15| 1013|       2538|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                            |    1|   0|    1|          0|
    |ap_done_reg                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |    1|   0|    1|          0|
    |empty_29_reg_501                     |    4|   0|    4|          0|
    |empty_29_reg_501_pp0_iter1_reg       |    4|   0|    4|          0|
    |empty_30_reg_505                     |    1|   0|    1|          0|
    |empty_30_reg_505_pp0_iter1_reg       |    1|   0|    1|          0|
    |exitcond11567_reg_497                |    1|   0|    1|          0|
    |exitcond11567_reg_497_pp0_iter1_reg  |    1|   0|    1|          0|
    |loop_index7_fu_124                   |    9|   0|    9|          0|
    |shiftreg2_fu_120                     |  480|   0|  480|          0|
    |systolic_addr_read_reg_514           |  512|   0|  512|          0|
    |tmp_17_reg_509                       |    4|   0|    4|          0|
    |tmp_17_reg_509_pp0_iter1_reg         |    4|   0|    4|          0|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                | 1026|   0| 1026|          0|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  mmult_Pipeline_2|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  mmult_Pipeline_2|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  mmult_Pipeline_2|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  mmult_Pipeline_2|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  mmult_Pipeline_2|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  mmult_Pipeline_2|  return value|
|m_axi_systolic_AWVALID   |  out|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_AWREADY   |   in|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_AWADDR    |  out|   64|       m_axi|          systolic|       pointer|
|m_axi_systolic_AWID      |  out|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_AWLEN     |  out|   32|       m_axi|          systolic|       pointer|
|m_axi_systolic_AWSIZE    |  out|    3|       m_axi|          systolic|       pointer|
|m_axi_systolic_AWBURST   |  out|    2|       m_axi|          systolic|       pointer|
|m_axi_systolic_AWLOCK    |  out|    2|       m_axi|          systolic|       pointer|
|m_axi_systolic_AWCACHE   |  out|    4|       m_axi|          systolic|       pointer|
|m_axi_systolic_AWPROT    |  out|    3|       m_axi|          systolic|       pointer|
|m_axi_systolic_AWQOS     |  out|    4|       m_axi|          systolic|       pointer|
|m_axi_systolic_AWREGION  |  out|    4|       m_axi|          systolic|       pointer|
|m_axi_systolic_AWUSER    |  out|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_WVALID    |  out|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_WREADY    |   in|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_WDATA     |  out|  512|       m_axi|          systolic|       pointer|
|m_axi_systolic_WSTRB     |  out|   64|       m_axi|          systolic|       pointer|
|m_axi_systolic_WLAST     |  out|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_WID       |  out|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_WUSER     |  out|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_ARVALID   |  out|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_ARREADY   |   in|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_ARADDR    |  out|   64|       m_axi|          systolic|       pointer|
|m_axi_systolic_ARID      |  out|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_ARLEN     |  out|   32|       m_axi|          systolic|       pointer|
|m_axi_systolic_ARSIZE    |  out|    3|       m_axi|          systolic|       pointer|
|m_axi_systolic_ARBURST   |  out|    2|       m_axi|          systolic|       pointer|
|m_axi_systolic_ARLOCK    |  out|    2|       m_axi|          systolic|       pointer|
|m_axi_systolic_ARCACHE   |  out|    4|       m_axi|          systolic|       pointer|
|m_axi_systolic_ARPROT    |  out|    3|       m_axi|          systolic|       pointer|
|m_axi_systolic_ARQOS     |  out|    4|       m_axi|          systolic|       pointer|
|m_axi_systolic_ARREGION  |  out|    4|       m_axi|          systolic|       pointer|
|m_axi_systolic_ARUSER    |  out|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_RVALID    |   in|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_RREADY    |  out|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_RDATA     |   in|  512|       m_axi|          systolic|       pointer|
|m_axi_systolic_RLAST     |   in|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_RID       |   in|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_RFIFONUM  |   in|    9|       m_axi|          systolic|       pointer|
|m_axi_systolic_RUSER     |   in|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_RRESP     |   in|    2|       m_axi|          systolic|       pointer|
|m_axi_systolic_BVALID    |   in|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_BREADY    |  out|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_BRESP     |   in|    2|       m_axi|          systolic|       pointer|
|m_axi_systolic_BID       |   in|    1|       m_axi|          systolic|       pointer|
|m_axi_systolic_BUSER     |   in|    1|       m_axi|          systolic|       pointer|
|sext_ln108               |   in|   58|     ap_none|        sext_ln108|        scalar|
|localB_address0          |  out|    4|   ap_memory|            localB|         array|
|localB_ce0               |  out|    1|   ap_memory|            localB|         array|
|localB_we0               |  out|    1|   ap_memory|            localB|         array|
|localB_d0                |  out|   32|   ap_memory|            localB|         array|
|localB_1_address0        |  out|    4|   ap_memory|          localB_1|         array|
|localB_1_ce0             |  out|    1|   ap_memory|          localB_1|         array|
|localB_1_we0             |  out|    1|   ap_memory|          localB_1|         array|
|localB_1_d0              |  out|   32|   ap_memory|          localB_1|         array|
|localB_2_address0        |  out|    4|   ap_memory|          localB_2|         array|
|localB_2_ce0             |  out|    1|   ap_memory|          localB_2|         array|
|localB_2_we0             |  out|    1|   ap_memory|          localB_2|         array|
|localB_2_d0              |  out|   32|   ap_memory|          localB_2|         array|
|localB_3_address0        |  out|    4|   ap_memory|          localB_3|         array|
|localB_3_ce0             |  out|    1|   ap_memory|          localB_3|         array|
|localB_3_we0             |  out|    1|   ap_memory|          localB_3|         array|
|localB_3_d0              |  out|   32|   ap_memory|          localB_3|         array|
|localB_4_address0        |  out|    4|   ap_memory|          localB_4|         array|
|localB_4_ce0             |  out|    1|   ap_memory|          localB_4|         array|
|localB_4_we0             |  out|    1|   ap_memory|          localB_4|         array|
|localB_4_d0              |  out|   32|   ap_memory|          localB_4|         array|
|localB_5_address0        |  out|    4|   ap_memory|          localB_5|         array|
|localB_5_ce0             |  out|    1|   ap_memory|          localB_5|         array|
|localB_5_we0             |  out|    1|   ap_memory|          localB_5|         array|
|localB_5_d0              |  out|   32|   ap_memory|          localB_5|         array|
|localB_6_address0        |  out|    4|   ap_memory|          localB_6|         array|
|localB_6_ce0             |  out|    1|   ap_memory|          localB_6|         array|
|localB_6_we0             |  out|    1|   ap_memory|          localB_6|         array|
|localB_6_d0              |  out|   32|   ap_memory|          localB_6|         array|
|localB_7_address0        |  out|    4|   ap_memory|          localB_7|         array|
|localB_7_ce0             |  out|    1|   ap_memory|          localB_7|         array|
|localB_7_we0             |  out|    1|   ap_memory|          localB_7|         array|
|localB_7_d0              |  out|   32|   ap_memory|          localB_7|         array|
|localB_8_address0        |  out|    4|   ap_memory|          localB_8|         array|
|localB_8_ce0             |  out|    1|   ap_memory|          localB_8|         array|
|localB_8_we0             |  out|    1|   ap_memory|          localB_8|         array|
|localB_8_d0              |  out|   32|   ap_memory|          localB_8|         array|
|localB_9_address0        |  out|    4|   ap_memory|          localB_9|         array|
|localB_9_ce0             |  out|    1|   ap_memory|          localB_9|         array|
|localB_9_we0             |  out|    1|   ap_memory|          localB_9|         array|
|localB_9_d0              |  out|   32|   ap_memory|          localB_9|         array|
|localB_10_address0       |  out|    4|   ap_memory|         localB_10|         array|
|localB_10_ce0            |  out|    1|   ap_memory|         localB_10|         array|
|localB_10_we0            |  out|    1|   ap_memory|         localB_10|         array|
|localB_10_d0             |  out|   32|   ap_memory|         localB_10|         array|
|localB_11_address0       |  out|    4|   ap_memory|         localB_11|         array|
|localB_11_ce0            |  out|    1|   ap_memory|         localB_11|         array|
|localB_11_we0            |  out|    1|   ap_memory|         localB_11|         array|
|localB_11_d0             |  out|   32|   ap_memory|         localB_11|         array|
|localB_12_address0       |  out|    4|   ap_memory|         localB_12|         array|
|localB_12_ce0            |  out|    1|   ap_memory|         localB_12|         array|
|localB_12_we0            |  out|    1|   ap_memory|         localB_12|         array|
|localB_12_d0             |  out|   32|   ap_memory|         localB_12|         array|
|localB_13_address0       |  out|    4|   ap_memory|         localB_13|         array|
|localB_13_ce0            |  out|    1|   ap_memory|         localB_13|         array|
|localB_13_we0            |  out|    1|   ap_memory|         localB_13|         array|
|localB_13_d0             |  out|   32|   ap_memory|         localB_13|         array|
|localB_14_address0       |  out|    4|   ap_memory|         localB_14|         array|
|localB_14_ce0            |  out|    1|   ap_memory|         localB_14|         array|
|localB_14_we0            |  out|    1|   ap_memory|         localB_14|         array|
|localB_14_d0             |  out|   32|   ap_memory|         localB_14|         array|
|localB_15_address0       |  out|    4|   ap_memory|         localB_15|         array|
|localB_15_ce0            |  out|    1|   ap_memory|         localB_15|         array|
|localB_15_we0            |  out|    1|   ap_memory|         localB_15|         array|
|localB_15_d0             |  out|   32|   ap_memory|         localB_15|         array|
+-------------------------+-----+-----+------------+------------------+--------------+

