
youlostit-ble.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003450  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  080035d8  080035d8  000135d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003628  08003628  00020180  2**0
                  CONTENTS
  4 .ARM          00000000  08003628  08003628  00020180  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003628  08003628  00020180  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003628  08003628  00013628  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800362c  0800362c  0001362c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000180  20000000  08003630  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000204  20000180  080037b0  00020180  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000384  080037b0  00020384  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020180  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201b0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009ed0  00000000  00000000  000201f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001e1e  00000000  00000000  0002a0c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000978  00000000  00000000  0002bee8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000706  00000000  00000000  0002c860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000271c6  00000000  00000000  0002cf66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ad8c  00000000  00000000  0005412c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f0ccf  00000000  00000000  0005eeb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000027f0  00000000  00000000  0014fb88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  00152378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000180 	.word	0x20000180
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080035c0 	.word	0x080035c0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000184 	.word	0x20000184
 80001c4:	080035c0 	.word	0x080035c0

080001c8 <ble_init>:
uint8_t READ_CHAR_HANDLE[2];

uint16_t stackInitCompleteFlag=0;
uint8_t* rxEvent;

void ble_init(){
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b084      	sub	sp, #16
 80001cc:	af02      	add	r7, sp, #8
	//fetching the reset event
	rxEvent=(uint8_t*)malloc(EVENT_STARTUP_SIZE);
 80001ce:	2006      	movs	r0, #6
 80001d0:	f003 f89c 	bl	800330c <malloc>
 80001d4:	4603      	mov	r3, r0
 80001d6:	461a      	mov	r2, r3
 80001d8:	4b70      	ldr	r3, [pc, #448]	; (800039c <ble_init+0x1d4>)
 80001da:	601a      	str	r2, [r3, #0]
	int res;

	while(!dataAvailable);
 80001dc:	bf00      	nop
 80001de:	4b70      	ldr	r3, [pc, #448]	; (80003a0 <ble_init+0x1d8>)
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	2b00      	cmp	r3, #0
 80001e4:	d0fb      	beq.n	80001de <ble_init+0x16>
	res=fetchBleEvent(rxEvent,EVENT_STARTUP_SIZE);
 80001e6:	4b6d      	ldr	r3, [pc, #436]	; (800039c <ble_init+0x1d4>)
 80001e8:	681b      	ldr	r3, [r3, #0]
 80001ea:	2106      	movs	r1, #6
 80001ec:	4618      	mov	r0, r3
 80001ee:	f000 f905 	bl	80003fc <fetchBleEvent>
 80001f2:	6078      	str	r0, [r7, #4]

	if(res==BLE_OK){
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	2b00      	cmp	r3, #0
 80001f8:	d111      	bne.n	800021e <ble_init+0x56>
	res=checkEventResp(rxEvent,EVENT_STATUP_DATA,EVENT_STARTUP_SIZE);
 80001fa:	4b68      	ldr	r3, [pc, #416]	; (800039c <ble_init+0x1d4>)
 80001fc:	681b      	ldr	r3, [r3, #0]
 80001fe:	2206      	movs	r2, #6
 8000200:	4968      	ldr	r1, [pc, #416]	; (80003a4 <ble_init+0x1dc>)
 8000202:	4618      	mov	r0, r3
 8000204:	f000 f984 	bl	8000510 <checkEventResp>
 8000208:	6078      	str	r0, [r7, #4]
	if(res==BLE_OK){
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	2b00      	cmp	r3, #0
 800020e:	d106      	bne.n	800021e <ble_init+0x56>
	   stackInitCompleteFlag|=0x01;
 8000210:	4b65      	ldr	r3, [pc, #404]	; (80003a8 <ble_init+0x1e0>)
 8000212:	881b      	ldrh	r3, [r3, #0]
 8000214:	f043 0301 	orr.w	r3, r3, #1
 8000218:	b29a      	uxth	r2, r3
 800021a:	4b63      	ldr	r3, [pc, #396]	; (80003a8 <ble_init+0x1e0>)
 800021c:	801a      	strh	r2, [r3, #0]
	}
	}
	HAL_Delay(10);
 800021e:	200a      	movs	r0, #10
 8000220:	f001 f982 	bl	8001528 <HAL_Delay>
	free(rxEvent);
 8000224:	4b5d      	ldr	r3, [pc, #372]	; (800039c <ble_init+0x1d4>)
 8000226:	681b      	ldr	r3, [r3, #0]
 8000228:	4618      	mov	r0, r3
 800022a:	f003 f877 	bl	800331c <free>

	//INIT GATT
	if(BLE_command(ACI_GATT_INIT,sizeof(ACI_GATT_INIT),ACI_GATT_INIT_COMPLETE,sizeof(ACI_GATT_INIT_COMPLETE),0)==BLE_OK){
 800022e:	2300      	movs	r3, #0
 8000230:	9300      	str	r3, [sp, #0]
 8000232:	2307      	movs	r3, #7
 8000234:	4a5d      	ldr	r2, [pc, #372]	; (80003ac <ble_init+0x1e4>)
 8000236:	2104      	movs	r1, #4
 8000238:	485d      	ldr	r0, [pc, #372]	; (80003b0 <ble_init+0x1e8>)
 800023a:	f000 fa5b 	bl	80006f4 <BLE_command>
 800023e:	4603      	mov	r3, r0
 8000240:	2b00      	cmp	r3, #0
 8000242:	d106      	bne.n	8000252 <ble_init+0x8a>
	   stackInitCompleteFlag|=0x02;
 8000244:	4b58      	ldr	r3, [pc, #352]	; (80003a8 <ble_init+0x1e0>)
 8000246:	881b      	ldrh	r3, [r3, #0]
 8000248:	f043 0302 	orr.w	r3, r3, #2
 800024c:	b29a      	uxth	r2, r3
 800024e:	4b56      	ldr	r3, [pc, #344]	; (80003a8 <ble_init+0x1e0>)
 8000250:	801a      	strh	r2, [r3, #0]
	}
	free(rxEvent);
 8000252:	4b52      	ldr	r3, [pc, #328]	; (800039c <ble_init+0x1d4>)
 8000254:	681b      	ldr	r3, [r3, #0]
 8000256:	4618      	mov	r0, r3
 8000258:	f003 f860 	bl	800331c <free>

	//INIT GAP, actually the handle that i get is a GATT handle of a service, will change the name later
	if(BLE_command(ACI_GAP_INIT,sizeof(ACI_GAP_INIT),ACI_GAP_INIT_COMPLETE,sizeof(ACI_GAP_INIT_COMPLETE),3)==BLE_OK){
 800025c:	2303      	movs	r3, #3
 800025e:	9300      	str	r3, [sp, #0]
 8000260:	2307      	movs	r3, #7
 8000262:	4a54      	ldr	r2, [pc, #336]	; (80003b4 <ble_init+0x1ec>)
 8000264:	2107      	movs	r1, #7
 8000266:	4854      	ldr	r0, [pc, #336]	; (80003b8 <ble_init+0x1f0>)
 8000268:	f000 fa44 	bl	80006f4 <BLE_command>
 800026c:	4603      	mov	r3, r0
 800026e:	2b00      	cmp	r3, #0
 8000270:	d11b      	bne.n	80002aa <ble_init+0xe2>
	   stackInitCompleteFlag|=0x04;
 8000272:	4b4d      	ldr	r3, [pc, #308]	; (80003a8 <ble_init+0x1e0>)
 8000274:	881b      	ldrh	r3, [r3, #0]
 8000276:	f043 0304 	orr.w	r3, r3, #4
 800027a:	b29a      	uxth	r2, r3
 800027c:	4b4a      	ldr	r3, [pc, #296]	; (80003a8 <ble_init+0x1e0>)
 800027e:	801a      	strh	r2, [r3, #0]
	   memcpy(GAP_SERVICE_HANDLE,rxEvent+7,2);
 8000280:	4b46      	ldr	r3, [pc, #280]	; (800039c <ble_init+0x1d4>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	3307      	adds	r3, #7
 8000286:	881b      	ldrh	r3, [r3, #0]
 8000288:	b29a      	uxth	r2, r3
 800028a:	4b4c      	ldr	r3, [pc, #304]	; (80003bc <ble_init+0x1f4>)
 800028c:	801a      	strh	r2, [r3, #0]
	   memcpy(GAP_CHAR_NAME_HANDLE,rxEvent+9,2);
 800028e:	4b43      	ldr	r3, [pc, #268]	; (800039c <ble_init+0x1d4>)
 8000290:	681b      	ldr	r3, [r3, #0]
 8000292:	3309      	adds	r3, #9
 8000294:	881b      	ldrh	r3, [r3, #0]
 8000296:	b29a      	uxth	r2, r3
 8000298:	4b49      	ldr	r3, [pc, #292]	; (80003c0 <ble_init+0x1f8>)
 800029a:	801a      	strh	r2, [r3, #0]
	   memcpy(GAP_CHAR_APP_HANDLE,rxEvent+11,2);
 800029c:	4b3f      	ldr	r3, [pc, #252]	; (800039c <ble_init+0x1d4>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	330b      	adds	r3, #11
 80002a2:	881b      	ldrh	r3, [r3, #0]
 80002a4:	b29a      	uxth	r2, r3
 80002a6:	4b47      	ldr	r3, [pc, #284]	; (80003c4 <ble_init+0x1fc>)
 80002a8:	801a      	strh	r2, [r3, #0]
	}
	free(rxEvent);
 80002aa:	4b3c      	ldr	r3, [pc, #240]	; (800039c <ble_init+0x1d4>)
 80002ac:	681b      	ldr	r3, [r3, #0]
 80002ae:	4618      	mov	r0, r3
 80002b0:	f003 f834 	bl	800331c <free>

	//SET THE NAME OF THE BOARD IN THE SERVICE CREATED AUTOMATICALLY
	updateCharValue(GAP_SERVICE_HANDLE,GAP_CHAR_NAME_HANDLE,0,sizeof(deviceName),deviceName);
 80002b4:	4b44      	ldr	r3, [pc, #272]	; (80003c8 <ble_init+0x200>)
 80002b6:	9300      	str	r3, [sp, #0]
 80002b8:	2307      	movs	r3, #7
 80002ba:	2200      	movs	r2, #0
 80002bc:	4940      	ldr	r1, [pc, #256]	; (80003c0 <ble_init+0x1f8>)
 80002be:	483f      	ldr	r0, [pc, #252]	; (80003bc <ble_init+0x1f4>)
 80002c0:	f000 fade 	bl	8000880 <updateCharValue>
	stackInitCompleteFlag|=0x08;
 80002c4:	4b38      	ldr	r3, [pc, #224]	; (80003a8 <ble_init+0x1e0>)
 80002c6:	881b      	ldrh	r3, [r3, #0]
 80002c8:	f043 0308 	orr.w	r3, r3, #8
 80002cc:	b29a      	uxth	r2, r3
 80002ce:	4b36      	ldr	r3, [pc, #216]	; (80003a8 <ble_init+0x1e0>)
 80002d0:	801a      	strh	r2, [r3, #0]
	free(rxEvent);
 80002d2:	4b32      	ldr	r3, [pc, #200]	; (800039c <ble_init+0x1d4>)
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	4618      	mov	r0, r3
 80002d8:	f003 f820 	bl	800331c <free>

	//INIT AUTH
	if(BLE_command(ACI_GAP_SET_AUTH,sizeof(ACI_GAP_SET_AUTH),ACI_GAP_SET_AUTH_RESP,sizeof(ACI_GAP_SET_AUTH_RESP),0)==BLE_OK){
 80002dc:	2300      	movs	r3, #0
 80002de:	9300      	str	r3, [sp, #0]
 80002e0:	2307      	movs	r3, #7
 80002e2:	4a3a      	ldr	r2, [pc, #232]	; (80003cc <ble_init+0x204>)
 80002e4:	2110      	movs	r1, #16
 80002e6:	483a      	ldr	r0, [pc, #232]	; (80003d0 <ble_init+0x208>)
 80002e8:	f000 fa04 	bl	80006f4 <BLE_command>
 80002ec:	4603      	mov	r3, r0
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d106      	bne.n	8000300 <ble_init+0x138>
	   stackInitCompleteFlag|=0x10;
 80002f2:	4b2d      	ldr	r3, [pc, #180]	; (80003a8 <ble_init+0x1e0>)
 80002f4:	881b      	ldrh	r3, [r3, #0]
 80002f6:	f043 0310 	orr.w	r3, r3, #16
 80002fa:	b29a      	uxth	r2, r3
 80002fc:	4b2a      	ldr	r3, [pc, #168]	; (80003a8 <ble_init+0x1e0>)
 80002fe:	801a      	strh	r2, [r3, #0]
	}
	free(rxEvent);
 8000300:	4b26      	ldr	r3, [pc, #152]	; (800039c <ble_init+0x1d4>)
 8000302:	681b      	ldr	r3, [r3, #0]
 8000304:	4618      	mov	r0, r3
 8000306:	f003 f809 	bl	800331c <free>

	//SET_TX_LEVEL
	if(BLE_command(ACI_HAL_SET_TX_POWER_LEVEL,sizeof(ACI_HAL_SET_TX_POWER_LEVEL),ACI_HAL_SET_TX_POWER_LEVEL_COMPLETE,sizeof(ACI_HAL_SET_TX_POWER_LEVEL_COMPLETE),0)==BLE_OK){
 800030a:	2300      	movs	r3, #0
 800030c:	9300      	str	r3, [sp, #0]
 800030e:	2307      	movs	r3, #7
 8000310:	4a30      	ldr	r2, [pc, #192]	; (80003d4 <ble_init+0x20c>)
 8000312:	2106      	movs	r1, #6
 8000314:	4830      	ldr	r0, [pc, #192]	; (80003d8 <ble_init+0x210>)
 8000316:	f000 f9ed 	bl	80006f4 <BLE_command>
 800031a:	4603      	mov	r3, r0
 800031c:	2b00      	cmp	r3, #0
 800031e:	d106      	bne.n	800032e <ble_init+0x166>
	   stackInitCompleteFlag|=0x20;
 8000320:	4b21      	ldr	r3, [pc, #132]	; (80003a8 <ble_init+0x1e0>)
 8000322:	881b      	ldrh	r3, [r3, #0]
 8000324:	f043 0320 	orr.w	r3, r3, #32
 8000328:	b29a      	uxth	r2, r3
 800032a:	4b1f      	ldr	r3, [pc, #124]	; (80003a8 <ble_init+0x1e0>)
 800032c:	801a      	strh	r2, [r3, #0]
	}
	free(rxEvent);
 800032e:	4b1b      	ldr	r3, [pc, #108]	; (800039c <ble_init+0x1d4>)
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	4618      	mov	r0, r3
 8000334:	f002 fff2 	bl	800331c <free>

	//SET SCAN RESPONSE DATA
	if(BLE_command(HCI_LE_SET_SCAN_RESPONSE_DATA,sizeof(HCI_LE_SET_SCAN_RESPONSE_DATA),HCI_LE_SET_SCAN_RESPONSE_DATA_COMPLETE,sizeof(HCI_LE_SET_SCAN_RESPONSE_DATA_COMPLETE),0)==BLE_OK){
 8000338:	2300      	movs	r3, #0
 800033a:	9300      	str	r3, [sp, #0]
 800033c:	2307      	movs	r3, #7
 800033e:	4a27      	ldr	r2, [pc, #156]	; (80003dc <ble_init+0x214>)
 8000340:	2124      	movs	r1, #36	; 0x24
 8000342:	4827      	ldr	r0, [pc, #156]	; (80003e0 <ble_init+0x218>)
 8000344:	f000 f9d6 	bl	80006f4 <BLE_command>
 8000348:	4603      	mov	r3, r0
 800034a:	2b00      	cmp	r3, #0
 800034c:	d106      	bne.n	800035c <ble_init+0x194>
	   stackInitCompleteFlag|=0x40;
 800034e:	4b16      	ldr	r3, [pc, #88]	; (80003a8 <ble_init+0x1e0>)
 8000350:	881b      	ldrh	r3, [r3, #0]
 8000352:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000356:	b29a      	uxth	r2, r3
 8000358:	4b13      	ldr	r3, [pc, #76]	; (80003a8 <ble_init+0x1e0>)
 800035a:	801a      	strh	r2, [r3, #0]
	}
	free(rxEvent);
 800035c:	4b0f      	ldr	r3, [pc, #60]	; (800039c <ble_init+0x1d4>)
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	4618      	mov	r0, r3
 8000362:	f002 ffdb 	bl	800331c <free>

	//This will start the advertisment,
	setConnectable();
 8000366:	f000 f945 	bl	80005f4 <setConnectable>

	//add the nordic UART service
	addService(UUID_NORDIC_UART_SERVICE,NORDIC_UART_SERVICE_HANDLE,SET_ATTRIBUTES(7)); //SET_ATTRIBUTES(1+2+3*2+3+3));//1 atribute service +2 attribute char readable+3*(2 NOTIFYABLE READABLE charachteristics)
 800036a:	2207      	movs	r2, #7
 800036c:	491d      	ldr	r1, [pc, #116]	; (80003e4 <ble_init+0x21c>)
 800036e:	481e      	ldr	r0, [pc, #120]	; (80003e8 <ble_init+0x220>)
 8000370:	f000 fa0c 	bl	800078c <addService>

	//add the nordic UART charachteristics
	addCharacteristic(UUID_CHAR_READ,READ_CHAR_HANDLE,NORDIC_UART_SERVICE_HANDLE,SET_CONTENT_LENGTH(20),NOTIFIBLE);
 8000374:	2310      	movs	r3, #16
 8000376:	9300      	str	r3, [sp, #0]
 8000378:	2314      	movs	r3, #20
 800037a:	4a1a      	ldr	r2, [pc, #104]	; (80003e4 <ble_init+0x21c>)
 800037c:	491b      	ldr	r1, [pc, #108]	; (80003ec <ble_init+0x224>)
 800037e:	481c      	ldr	r0, [pc, #112]	; (80003f0 <ble_init+0x228>)
 8000380:	f000 fa3c 	bl	80007fc <addCharacteristic>
	addCharacteristic(UUID_CHAR_WRITE,WRITE_CHAR_HANDLE,NORDIC_UART_SERVICE_HANDLE,SET_CONTENT_LENGTH(20),WRITABLE);
 8000384:	2304      	movs	r3, #4
 8000386:	9300      	str	r3, [sp, #0]
 8000388:	2314      	movs	r3, #20
 800038a:	4a16      	ldr	r2, [pc, #88]	; (80003e4 <ble_init+0x21c>)
 800038c:	4919      	ldr	r1, [pc, #100]	; (80003f4 <ble_init+0x22c>)
 800038e:	481a      	ldr	r0, [pc, #104]	; (80003f8 <ble_init+0x230>)
 8000390:	f000 fa34 	bl	80007fc <addCharacteristic>

	if(stackInitCompleteFlag==255){
	  //turn on led blue if everything was fine
	//  HAL_GPIO_WritePin(CPU_LED_GPIO_Port,CPU_LED_Pin,GPIO_PIN_SET);
	}
	return;
 8000394:	bf00      	nop
}
 8000396:	3708      	adds	r7, #8
 8000398:	46bd      	mov	sp, r7
 800039a:	bd80      	pop	{r7, pc}
 800039c:	200001b4 	.word	0x200001b4
 80003a0:	200001c4 	.word	0x200001c4
 80003a4:	20000000 	.word	0x20000000
 80003a8:	200001b2 	.word	0x200001b2
 80003ac:	2000000c 	.word	0x2000000c
 80003b0:	20000008 	.word	0x20000008
 80003b4:	2000001c 	.word	0x2000001c
 80003b8:	20000014 	.word	0x20000014
 80003bc:	2000019c 	.word	0x2000019c
 80003c0:	200001a0 	.word	0x200001a0
 80003c4:	200001a4 	.word	0x200001a4
 80003c8:	200000e8 	.word	0x200000e8
 80003cc:	20000034 	.word	0x20000034
 80003d0:	20000024 	.word	0x20000024
 80003d4:	20000044 	.word	0x20000044
 80003d8:	2000003c 	.word	0x2000003c
 80003dc:	20000070 	.word	0x20000070
 80003e0:	2000004c 	.word	0x2000004c
 80003e4:	200001a8 	.word	0x200001a8
 80003e8:	200000f0 	.word	0x200000f0
 80003ec:	200001b0 	.word	0x200001b0
 80003f0:	20000110 	.word	0x20000110
 80003f4:	200001ac 	.word	0x200001ac
 80003f8:	20000100 	.word	0x20000100

080003fc <fetchBleEvent>:
	 if(BLE_command(ACI_HAL_SET_STANDBY,sizeof(ACI_HAL_SET_STANDBY),ACI_HAL_SET_STANDBY_COMPLETE,sizeof(ACI_HAL_SET_STANDBY_COMPLETE),0)==BLE_OK){
	 }
	 free(rxEvent);
}

int fetchBleEvent(uint8_t *container, int size){
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b08c      	sub	sp, #48	; 0x30
 8000400:	af02      	add	r7, sp, #8
 8000402:	6078      	str	r0, [r7, #4]
 8000404:	6039      	str	r1, [r7, #0]

  uint8_t master_header[]={0x0b,0x00,0x00,0x00,0x00};
 8000406:	4a3d      	ldr	r2, [pc, #244]	; (80004fc <fetchBleEvent+0x100>)
 8000408:	f107 0318 	add.w	r3, r7, #24
 800040c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000410:	6018      	str	r0, [r3, #0]
 8000412:	3304      	adds	r3, #4
 8000414:	7019      	strb	r1, [r3, #0]
  uint8_t slave_header[5];

  //Wait until it is available an event coming from the BLE module (GPIO PIN COULD CHANGE ACCORDING TO THE BOARD)
  if(HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8000416:	2140      	movs	r1, #64	; 0x40
 8000418:	4839      	ldr	r0, [pc, #228]	; (8000500 <fetchBleEvent+0x104>)
 800041a:	f001 fb65 	bl	8001ae8 <HAL_GPIO_ReadPin>
 800041e:	4603      	mov	r3, r0
 8000420:	2b00      	cmp	r3, #0
 8000422:	d065      	beq.n	80004f0 <fetchBleEvent+0xf4>

  HAL_Delay(5);
 8000424:	2005      	movs	r0, #5
 8000426:	f001 f87f 	bl	8001528 <HAL_Delay>
  //PIN_CS of SPI2 LOW
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 800042a:	2200      	movs	r2, #0
 800042c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000430:	4834      	ldr	r0, [pc, #208]	; (8000504 <fetchBleEvent+0x108>)
 8000432:	f001 fb71 	bl	8001b18 <HAL_GPIO_WritePin>

  //SPI2 in this case, it could change according to the board
  //we send a byte containing a request of reading followed by 4 dummy bytes
  HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 8000436:	f107 0210 	add.w	r2, r7, #16
 800043a:	f107 0118 	add.w	r1, r7, #24
 800043e:	2301      	movs	r3, #1
 8000440:	9300      	str	r3, [sp, #0]
 8000442:	2305      	movs	r3, #5
 8000444:	4830      	ldr	r0, [pc, #192]	; (8000508 <fetchBleEvent+0x10c>)
 8000446:	f002 fbdb 	bl	8002c00 <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 800044a:	2201      	movs	r2, #1
 800044c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000450:	482c      	ldr	r0, [pc, #176]	; (8000504 <fetchBleEvent+0x108>)
 8000452:	f001 fb61 	bl	8001b18 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8000456:	2001      	movs	r0, #1
 8000458:	f001 f866 	bl	8001528 <HAL_Delay>
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 800045c:	2200      	movs	r2, #0
 800045e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000462:	4828      	ldr	r0, [pc, #160]	; (8000504 <fetchBleEvent+0x108>)
 8000464:	f001 fb58 	bl	8001b18 <HAL_GPIO_WritePin>

  HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 8000468:	f107 0210 	add.w	r2, r7, #16
 800046c:	f107 0118 	add.w	r1, r7, #24
 8000470:	2301      	movs	r3, #1
 8000472:	9300      	str	r3, [sp, #0]
 8000474:	2305      	movs	r3, #5
 8000476:	4824      	ldr	r0, [pc, #144]	; (8000508 <fetchBleEvent+0x10c>)
 8000478:	f002 fbc2 	bl	8002c00 <HAL_SPI_TransmitReceive>

  //let's get the size of data available
  int dataSize;
  dataSize=(slave_header[3]|slave_header[4]<<8);
 800047c:	7cfb      	ldrb	r3, [r7, #19]
 800047e:	461a      	mov	r2, r3
 8000480:	7d3b      	ldrb	r3, [r7, #20]
 8000482:	021b      	lsls	r3, r3, #8
 8000484:	4313      	orrs	r3, r2
 8000486:	627b      	str	r3, [r7, #36]	; 0x24
  int i;
  char dummy=0xff;
 8000488:	23ff      	movs	r3, #255	; 0xff
 800048a:	73fb      	strb	r3, [r7, #15]

  if(dataSize>size){
 800048c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800048e:	683b      	ldr	r3, [r7, #0]
 8000490:	429a      	cmp	r2, r3
 8000492:	dd01      	ble.n	8000498 <fetchBleEvent+0x9c>
	  dataSize=size;
 8000494:	683b      	ldr	r3, [r7, #0]
 8000496:	627b      	str	r3, [r7, #36]	; 0x24
  }

  if(dataSize>0){
 8000498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800049a:	2b00      	cmp	r3, #0
 800049c:	dd1f      	ble.n	80004de <fetchBleEvent+0xe2>
	    //let's fill the get the bytes availables and insert them into the container variable
  		for(i=0;i<dataSize;i++){
 800049e:	2300      	movs	r3, #0
 80004a0:	623b      	str	r3, [r7, #32]
 80004a2:	e00d      	b.n	80004c0 <fetchBleEvent+0xc4>
  		HAL_SPI_TransmitReceive(&hspi3,(uint8_t*)&dummy,container+i,1,1);
 80004a4:	6a3b      	ldr	r3, [r7, #32]
 80004a6:	687a      	ldr	r2, [r7, #4]
 80004a8:	441a      	add	r2, r3
 80004aa:	f107 010f 	add.w	r1, r7, #15
 80004ae:	2301      	movs	r3, #1
 80004b0:	9300      	str	r3, [sp, #0]
 80004b2:	2301      	movs	r3, #1
 80004b4:	4814      	ldr	r0, [pc, #80]	; (8000508 <fetchBleEvent+0x10c>)
 80004b6:	f002 fba3 	bl	8002c00 <HAL_SPI_TransmitReceive>
  		for(i=0;i<dataSize;i++){
 80004ba:	6a3b      	ldr	r3, [r7, #32]
 80004bc:	3301      	adds	r3, #1
 80004be:	623b      	str	r3, [r7, #32]
 80004c0:	6a3a      	ldr	r2, [r7, #32]
 80004c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004c4:	429a      	cmp	r2, r3
 80004c6:	dbed      	blt.n	80004a4 <fetchBleEvent+0xa8>

  		}
  		HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 80004c8:	2201      	movs	r2, #1
 80004ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004ce:	480d      	ldr	r0, [pc, #52]	; (8000504 <fetchBleEvent+0x108>)
 80004d0:	f001 fb22 	bl	8001b18 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
        return -1;
  	}

  //let's stop the SPI2
  dataAvailable=0;
 80004d4:	4b0d      	ldr	r3, [pc, #52]	; (800050c <fetchBleEvent+0x110>)
 80004d6:	2200      	movs	r2, #0
 80004d8:	601a      	str	r2, [r3, #0]
  return BLE_OK;
 80004da:	2300      	movs	r3, #0
 80004dc:	e00a      	b.n	80004f4 <fetchBleEvent+0xf8>
  		HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 80004de:	2201      	movs	r2, #1
 80004e0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004e4:	4807      	ldr	r0, [pc, #28]	; (8000504 <fetchBleEvent+0x108>)
 80004e6:	f001 fb17 	bl	8001b18 <HAL_GPIO_WritePin>
        return -1;
 80004ea:	f04f 33ff 	mov.w	r3, #4294967295
 80004ee:	e001      	b.n	80004f4 <fetchBleEvent+0xf8>
  }else{
  return -2;
 80004f0:	f06f 0301 	mvn.w	r3, #1
  }
}
 80004f4:	4618      	mov	r0, r3
 80004f6:	3728      	adds	r7, #40	; 0x28
 80004f8:	46bd      	mov	sp, r7
 80004fa:	bd80      	pop	{r7, pc}
 80004fc:	080035d8 	.word	0x080035d8
 8000500:	48001000 	.word	0x48001000
 8000504:	48000c00 	.word	0x48000c00
 8000508:	200001d0 	.word	0x200001d0
 800050c:	200001c4 	.word	0x200001c4

08000510 <checkEventResp>:


int checkEventResp(uint8_t *event, uint8_t *reference, int size){
 8000510:	b480      	push	{r7}
 8000512:	b087      	sub	sp, #28
 8000514:	af00      	add	r7, sp, #0
 8000516:	60f8      	str	r0, [r7, #12]
 8000518:	60b9      	str	r1, [r7, #8]
 800051a:	607a      	str	r2, [r7, #4]
	int j=0;
 800051c:	2300      	movs	r3, #0
 800051e:	617b      	str	r3, [r7, #20]

	for(j=0;j<size;j++){
 8000520:	2300      	movs	r3, #0
 8000522:	617b      	str	r3, [r7, #20]
 8000524:	e00f      	b.n	8000546 <checkEventResp+0x36>

		if(event[j]!=reference[j]){
 8000526:	697b      	ldr	r3, [r7, #20]
 8000528:	68fa      	ldr	r2, [r7, #12]
 800052a:	4413      	add	r3, r2
 800052c:	781a      	ldrb	r2, [r3, #0]
 800052e:	697b      	ldr	r3, [r7, #20]
 8000530:	68b9      	ldr	r1, [r7, #8]
 8000532:	440b      	add	r3, r1
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	429a      	cmp	r2, r3
 8000538:	d002      	beq.n	8000540 <checkEventResp+0x30>
			return -1;
 800053a:	f04f 33ff 	mov.w	r3, #4294967295
 800053e:	e007      	b.n	8000550 <checkEventResp+0x40>
	for(j=0;j<size;j++){
 8000540:	697b      	ldr	r3, [r7, #20]
 8000542:	3301      	adds	r3, #1
 8000544:	617b      	str	r3, [r7, #20]
 8000546:	697a      	ldr	r2, [r7, #20]
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	429a      	cmp	r2, r3
 800054c:	dbeb      	blt.n	8000526 <checkEventResp+0x16>
		}
	}

return BLE_OK;
 800054e:	2300      	movs	r3, #0
}
 8000550:	4618      	mov	r0, r3
 8000552:	371c      	adds	r7, #28
 8000554:	46bd      	mov	sp, r7
 8000556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055a:	4770      	bx	lr

0800055c <sendCommand>:

//TODO make it not blocking function
void sendCommand(uint8_t *command,int size){
 800055c:	b580      	push	{r7, lr}
 800055e:	b08a      	sub	sp, #40	; 0x28
 8000560:	af02      	add	r7, sp, #8
 8000562:	6078      	str	r0, [r7, #4]
 8000564:	6039      	str	r1, [r7, #0]

	  uint8_t master_header[]={0x0a,0x00,0x00,0x00,0x00};
 8000566:	4a1f      	ldr	r2, [pc, #124]	; (80005e4 <sendCommand+0x88>)
 8000568:	f107 0310 	add.w	r3, r7, #16
 800056c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000570:	6018      	str	r0, [r3, #0]
 8000572:	3304      	adds	r3, #4
 8000574:	7019      	strb	r1, [r3, #0]
	  uint8_t slave_header[5];

	  int result;

	do{
	  HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 8000576:	2200      	movs	r2, #0
 8000578:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800057c:	481a      	ldr	r0, [pc, #104]	; (80005e8 <sendCommand+0x8c>)
 800057e:	f001 facb 	bl	8001b18 <HAL_GPIO_WritePin>

	  //wait until it is possible to write
	  //while(!dataAvailable);
	  HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 8000582:	f107 0208 	add.w	r2, r7, #8
 8000586:	f107 0110 	add.w	r1, r7, #16
 800058a:	2301      	movs	r3, #1
 800058c:	9300      	str	r3, [sp, #0]
 800058e:	2305      	movs	r3, #5
 8000590:	4816      	ldr	r0, [pc, #88]	; (80005ec <sendCommand+0x90>)
 8000592:	f002 fb35 	bl	8002c00 <HAL_SPI_TransmitReceive>
	  int bufferSize=(slave_header[2]<<8|slave_header[1]);
 8000596:	7abb      	ldrb	r3, [r7, #10]
 8000598:	021b      	lsls	r3, r3, #8
 800059a:	7a7a      	ldrb	r2, [r7, #9]
 800059c:	4313      	orrs	r3, r2
 800059e:	61bb      	str	r3, [r7, #24]
	  if(bufferSize>=size){
 80005a0:	69ba      	ldr	r2, [r7, #24]
 80005a2:	683b      	ldr	r3, [r7, #0]
 80005a4:	429a      	cmp	r2, r3
 80005a6:	db09      	blt.n	80005bc <sendCommand+0x60>
		HAL_SPI_Transmit(&hspi3,command,size,1);
 80005a8:	683b      	ldr	r3, [r7, #0]
 80005aa:	b29a      	uxth	r2, r3
 80005ac:	2301      	movs	r3, #1
 80005ae:	6879      	ldr	r1, [r7, #4]
 80005b0:	480e      	ldr	r0, [pc, #56]	; (80005ec <sendCommand+0x90>)
 80005b2:	f002 f9b0 	bl	8002916 <HAL_SPI_Transmit>
		result=0;
 80005b6:	2300      	movs	r3, #0
 80005b8:	61fb      	str	r3, [r7, #28]
 80005ba:	e002      	b.n	80005c2 <sendCommand+0x66>
	  }else{
		result=-1;
 80005bc:	f04f 33ff 	mov.w	r3, #4294967295
 80005c0:	61fb      	str	r3, [r7, #28]
	  }
	  HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 80005c2:	2201      	movs	r2, #1
 80005c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005c8:	4807      	ldr	r0, [pc, #28]	; (80005e8 <sendCommand+0x8c>)
 80005ca:	f001 faa5 	bl	8001b18 <HAL_GPIO_WritePin>
	  dataAvailable=0;
 80005ce:	4b08      	ldr	r3, [pc, #32]	; (80005f0 <sendCommand+0x94>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	601a      	str	r2, [r3, #0]
	}while(result!=0);
 80005d4:	69fb      	ldr	r3, [r7, #28]
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d1cd      	bne.n	8000576 <sendCommand+0x1a>

}
 80005da:	bf00      	nop
 80005dc:	bf00      	nop
 80005de:	3720      	adds	r7, #32
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}
 80005e4:	080035e0 	.word	0x080035e0
 80005e8:	48000c00 	.word	0x48000c00
 80005ec:	200001d0 	.word	0x200001d0
 80005f0:	200001c4 	.word	0x200001c4

080005f4 <setConnectable>:
	  }else{
		  //something bad is happening if I am here
	  }
}

void setConnectable(){
 80005f4:	b590      	push	{r4, r7, lr}
 80005f6:	b085      	sub	sp, #20
 80005f8:	af00      	add	r7, sp, #0
	   uint8_t* rxEvent;
	   //Start advertising
	   uint8_t *localname;
	   int res;
	   localname=(uint8_t*)malloc(sizeof(deviceName)+5);//carattere di terminazione+listauid+slavetemp
 80005fa:	200c      	movs	r0, #12
 80005fc:	f002 fe86 	bl	800330c <malloc>
 8000600:	4603      	mov	r3, r0
 8000602:	60fb      	str	r3, [r7, #12]
	   memcpy(localname,deviceName,sizeof(deviceName));
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	4a36      	ldr	r2, [pc, #216]	; (80006e0 <setConnectable+0xec>)
 8000608:	6810      	ldr	r0, [r2, #0]
 800060a:	6018      	str	r0, [r3, #0]
 800060c:	8891      	ldrh	r1, [r2, #4]
 800060e:	7992      	ldrb	r2, [r2, #6]
 8000610:	8099      	strh	r1, [r3, #4]
 8000612:	719a      	strb	r2, [r3, #6]
	   localname[sizeof(deviceName)+1]=0x00;
 8000614:	68fb      	ldr	r3, [r7, #12]
 8000616:	3308      	adds	r3, #8
 8000618:	2200      	movs	r2, #0
 800061a:	701a      	strb	r2, [r3, #0]
	   localname[sizeof(deviceName)+2]=0x00;
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	3309      	adds	r3, #9
 8000620:	2200      	movs	r2, #0
 8000622:	701a      	strb	r2, [r3, #0]
	   localname[sizeof(deviceName)+3]=0x00;
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	330a      	adds	r3, #10
 8000628:	2200      	movs	r2, #0
 800062a:	701a      	strb	r2, [r3, #0]
	   localname[sizeof(deviceName)+4]=0x00;
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	330b      	adds	r3, #11
 8000630:	2200      	movs	r2, #0
 8000632:	701a      	strb	r2, [r3, #0]
	   localname[sizeof(deviceName)]=0x00;
 8000634:	68fb      	ldr	r3, [r7, #12]
 8000636:	3307      	adds	r3, #7
 8000638:	2200      	movs	r2, #0
 800063a:	701a      	strb	r2, [r3, #0]


	   ACI_GAP_SET_DISCOVERABLE[11]=sizeof(deviceName)+1;
 800063c:	4b29      	ldr	r3, [pc, #164]	; (80006e4 <setConnectable+0xf0>)
 800063e:	2208      	movs	r2, #8
 8000640:	72da      	strb	r2, [r3, #11]
	   ACI_GAP_SET_DISCOVERABLE[3]=sizeof(deviceName)+5+sizeof(ACI_GAP_SET_DISCOVERABLE)-4;
 8000642:	4b28      	ldr	r3, [pc, #160]	; (80006e4 <setConnectable+0xf0>)
 8000644:	2215      	movs	r2, #21
 8000646:	70da      	strb	r2, [r3, #3]

	   uint8_t *discoverableCommand;
	   discoverableCommand=(uint8_t*)malloc(sizeof(ACI_GAP_SET_DISCOVERABLE)+sizeof(deviceName)+5);
 8000648:	2019      	movs	r0, #25
 800064a:	f002 fe5f 	bl	800330c <malloc>
 800064e:	4603      	mov	r3, r0
 8000650:	60bb      	str	r3, [r7, #8]
	   memcpy(discoverableCommand,ACI_GAP_SET_DISCOVERABLE,sizeof(ACI_GAP_SET_DISCOVERABLE));
 8000652:	68bb      	ldr	r3, [r7, #8]
 8000654:	4a23      	ldr	r2, [pc, #140]	; (80006e4 <setConnectable+0xf0>)
 8000656:	461c      	mov	r4, r3
 8000658:	4613      	mov	r3, r2
 800065a:	cb07      	ldmia	r3!, {r0, r1, r2}
 800065c:	6020      	str	r0, [r4, #0]
 800065e:	6061      	str	r1, [r4, #4]
 8000660:	60a2      	str	r2, [r4, #8]
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	7323      	strb	r3, [r4, #12]
	   memcpy(discoverableCommand+sizeof(ACI_GAP_SET_DISCOVERABLE),localname,sizeof(deviceName)+5);
 8000666:	68bb      	ldr	r3, [r7, #8]
 8000668:	330d      	adds	r3, #13
 800066a:	220c      	movs	r2, #12
 800066c:	68f9      	ldr	r1, [r7, #12]
 800066e:	4618      	mov	r0, r3
 8000670:	f002 ff4c 	bl	800350c <memcpy>

	   sendCommand(discoverableCommand,sizeof(deviceName)+5+sizeof(ACI_GAP_SET_DISCOVERABLE));
 8000674:	2119      	movs	r1, #25
 8000676:	68b8      	ldr	r0, [r7, #8]
 8000678:	f7ff ff70 	bl	800055c <sendCommand>
	   rxEvent=(uint8_t*)malloc(7);
 800067c:	2007      	movs	r0, #7
 800067e:	f002 fe45 	bl	800330c <malloc>
 8000682:	4603      	mov	r3, r0
 8000684:	607b      	str	r3, [r7, #4]
	   while(!dataAvailable);
 8000686:	bf00      	nop
 8000688:	4b17      	ldr	r3, [pc, #92]	; (80006e8 <setConnectable+0xf4>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	2b00      	cmp	r3, #0
 800068e:	d0fb      	beq.n	8000688 <setConnectable+0x94>
	   res=fetchBleEvent(rxEvent,7);
 8000690:	2107      	movs	r1, #7
 8000692:	6878      	ldr	r0, [r7, #4]
 8000694:	f7ff feb2 	bl	80003fc <fetchBleEvent>
 8000698:	6038      	str	r0, [r7, #0]
	   if(res==BLE_OK){
 800069a:	683b      	ldr	r3, [r7, #0]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d10f      	bne.n	80006c0 <setConnectable+0xcc>
	   res=checkEventResp(rxEvent,ACI_GAP_SET_DISCOVERABLE_COMPLETE,7);
 80006a0:	2207      	movs	r2, #7
 80006a2:	4912      	ldr	r1, [pc, #72]	; (80006ec <setConnectable+0xf8>)
 80006a4:	6878      	ldr	r0, [r7, #4]
 80006a6:	f7ff ff33 	bl	8000510 <checkEventResp>
 80006aa:	6038      	str	r0, [r7, #0]
	   if(res==BLE_OK){
 80006ac:	683b      	ldr	r3, [r7, #0]
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d106      	bne.n	80006c0 <setConnectable+0xcc>
		   stackInitCompleteFlag|=0x80;
 80006b2:	4b0f      	ldr	r3, [pc, #60]	; (80006f0 <setConnectable+0xfc>)
 80006b4:	881b      	ldrh	r3, [r3, #0]
 80006b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006ba:	b29a      	uxth	r2, r3
 80006bc:	4b0c      	ldr	r3, [pc, #48]	; (80006f0 <setConnectable+0xfc>)
 80006be:	801a      	strh	r2, [r3, #0]
	   }
	   }

	   free(rxEvent);
 80006c0:	6878      	ldr	r0, [r7, #4]
 80006c2:	f002 fe2b 	bl	800331c <free>
	   free(discoverableCommand);
 80006c6:	68b8      	ldr	r0, [r7, #8]
 80006c8:	f002 fe28 	bl	800331c <free>
	   free(localname);
 80006cc:	68f8      	ldr	r0, [r7, #12]
 80006ce:	f002 fe25 	bl	800331c <free>
	   HAL_Delay(10);
 80006d2:	200a      	movs	r0, #10
 80006d4:	f000 ff28 	bl	8001528 <HAL_Delay>
}
 80006d8:	bf00      	nop
 80006da:	3714      	adds	r7, #20
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd90      	pop	{r4, r7, pc}
 80006e0:	200000e8 	.word	0x200000e8
 80006e4:	20000078 	.word	0x20000078
 80006e8:	200001c4 	.word	0x200001c4
 80006ec:	20000088 	.word	0x20000088
 80006f0:	200001b2 	.word	0x200001b2

080006f4 <BLE_command>:

int BLE_command(uint8_t* command, int size, uint8_t* result, int sizeRes, int returnHandles){
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b086      	sub	sp, #24
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	60f8      	str	r0, [r7, #12]
 80006fc:	60b9      	str	r1, [r7, #8]
 80006fe:	607a      	str	r2, [r7, #4]
 8000700:	603b      	str	r3, [r7, #0]
	   int response;

	   sendCommand(command,size);
 8000702:	68b9      	ldr	r1, [r7, #8]
 8000704:	68f8      	ldr	r0, [r7, #12]
 8000706:	f7ff ff29 	bl	800055c <sendCommand>
	   rxEvent=(uint8_t*)malloc(sizeRes+2*returnHandles);
 800070a:	6a3b      	ldr	r3, [r7, #32]
 800070c:	005a      	lsls	r2, r3, #1
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	4413      	add	r3, r2
 8000712:	4618      	mov	r0, r3
 8000714:	f002 fdfa 	bl	800330c <malloc>
 8000718:	4603      	mov	r3, r0
 800071a:	461a      	mov	r2, r3
 800071c:	4b19      	ldr	r3, [pc, #100]	; (8000784 <BLE_command+0x90>)
 800071e:	601a      	str	r2, [r3, #0]

	   long contatore=0;
 8000720:	2300      	movs	r3, #0
 8000722:	613b      	str	r3, [r7, #16]
	   while(!HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8000724:	e007      	b.n	8000736 <BLE_command+0x42>
		   contatore++;
 8000726:	693b      	ldr	r3, [r7, #16]
 8000728:	3301      	adds	r3, #1
 800072a:	613b      	str	r3, [r7, #16]
		   if(contatore>30000){
 800072c:	693b      	ldr	r3, [r7, #16]
 800072e:	f247 5230 	movw	r2, #30000	; 0x7530
 8000732:	4293      	cmp	r3, r2
 8000734:	dc07      	bgt.n	8000746 <BLE_command+0x52>
	   while(!HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8000736:	2140      	movs	r1, #64	; 0x40
 8000738:	4813      	ldr	r0, [pc, #76]	; (8000788 <BLE_command+0x94>)
 800073a:	f001 f9d5 	bl	8001ae8 <HAL_GPIO_ReadPin>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d0f0      	beq.n	8000726 <BLE_command+0x32>
 8000744:	e000      	b.n	8000748 <BLE_command+0x54>
			   break;
 8000746:	bf00      	nop
		   }
	   }


	   response=fetchBleEvent(rxEvent,sizeRes+returnHandles*2);
 8000748:	4b0e      	ldr	r3, [pc, #56]	; (8000784 <BLE_command+0x90>)
 800074a:	6818      	ldr	r0, [r3, #0]
 800074c:	6a3b      	ldr	r3, [r7, #32]
 800074e:	005a      	lsls	r2, r3, #1
 8000750:	683b      	ldr	r3, [r7, #0]
 8000752:	4413      	add	r3, r2
 8000754:	4619      	mov	r1, r3
 8000756:	f7ff fe51 	bl	80003fc <fetchBleEvent>
 800075a:	6178      	str	r0, [r7, #20]
	   if(response==BLE_OK){
 800075c:	697b      	ldr	r3, [r7, #20]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d107      	bne.n	8000772 <BLE_command+0x7e>
		   response=checkEventResp(rxEvent,result,sizeRes);
 8000762:	4b08      	ldr	r3, [pc, #32]	; (8000784 <BLE_command+0x90>)
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	683a      	ldr	r2, [r7, #0]
 8000768:	6879      	ldr	r1, [r7, #4]
 800076a:	4618      	mov	r0, r3
 800076c:	f7ff fed0 	bl	8000510 <checkEventResp>
 8000770:	6178      	str	r0, [r7, #20]
	   }
	   HAL_Delay(10);
 8000772:	200a      	movs	r0, #10
 8000774:	f000 fed8 	bl	8001528 <HAL_Delay>


	return response;
 8000778:	697b      	ldr	r3, [r7, #20]
}
 800077a:	4618      	mov	r0, r3
 800077c:	3718      	adds	r7, #24
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	200001b4 	.word	0x200001b4
 8000788:	48001000 	.word	0x48001000

0800078c <addService>:

void addService(uint8_t* UUID, uint8_t* handle, int attributes){
 800078c:	b580      	push	{r7, lr}
 800078e:	b086      	sub	sp, #24
 8000790:	af02      	add	r7, sp, #8
 8000792:	60f8      	str	r0, [r7, #12]
 8000794:	60b9      	str	r1, [r7, #8]
 8000796:	607a      	str	r2, [r7, #4]


	//memcpy
	memcpy(ADD_PRIMARY_SERVICE+5,UUID,16);
 8000798:	4b14      	ldr	r3, [pc, #80]	; (80007ec <addService+0x60>)
 800079a:	2210      	movs	r2, #16
 800079c:	68f9      	ldr	r1, [r7, #12]
 800079e:	4618      	mov	r0, r3
 80007a0:	f002 feb4 	bl	800350c <memcpy>
    ADD_PRIMARY_SERVICE[22]=attributes;
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	b2da      	uxtb	r2, r3
 80007a8:	4b11      	ldr	r3, [pc, #68]	; (80007f0 <addService+0x64>)
 80007aa:	759a      	strb	r2, [r3, #22]
	   if(BLE_command(ADD_PRIMARY_SERVICE,sizeof(ADD_PRIMARY_SERVICE),ADD_PRIMARY_SERVICE_COMPLETE,sizeof(ADD_PRIMARY_SERVICE_COMPLETE),1)==BLE_OK){
 80007ac:	2301      	movs	r3, #1
 80007ae:	9300      	str	r3, [sp, #0]
 80007b0:	2307      	movs	r3, #7
 80007b2:	4a10      	ldr	r2, [pc, #64]	; (80007f4 <addService+0x68>)
 80007b4:	2117      	movs	r1, #23
 80007b6:	480e      	ldr	r0, [pc, #56]	; (80007f0 <addService+0x64>)
 80007b8:	f7ff ff9c 	bl	80006f4 <BLE_command>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d10a      	bne.n	80007d8 <addService+0x4c>
		   handle[0]=rxEvent[7];
 80007c2:	4b0d      	ldr	r3, [pc, #52]	; (80007f8 <addService+0x6c>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	79da      	ldrb	r2, [r3, #7]
 80007c8:	68bb      	ldr	r3, [r7, #8]
 80007ca:	701a      	strb	r2, [r3, #0]
		   handle[1]=rxEvent[8];
 80007cc:	4b0a      	ldr	r3, [pc, #40]	; (80007f8 <addService+0x6c>)
 80007ce:	681a      	ldr	r2, [r3, #0]
 80007d0:	68bb      	ldr	r3, [r7, #8]
 80007d2:	3301      	adds	r3, #1
 80007d4:	7a12      	ldrb	r2, [r2, #8]
 80007d6:	701a      	strb	r2, [r3, #0]
	    }
	   free(rxEvent);
 80007d8:	4b07      	ldr	r3, [pc, #28]	; (80007f8 <addService+0x6c>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4618      	mov	r0, r3
 80007de:	f002 fd9d 	bl	800331c <free>
}
 80007e2:	bf00      	nop
 80007e4:	3710      	adds	r7, #16
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	20000095 	.word	0x20000095
 80007f0:	20000090 	.word	0x20000090
 80007f4:	200000a8 	.word	0x200000a8
 80007f8:	200001b4 	.word	0x200001b4

080007fc <addCharacteristic>:

void addCharacteristic(uint8_t* UUID,uint8_t* handleChar, uint8_t* handleService, uint8_t maxsize, uint8_t proprieties){
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b086      	sub	sp, #24
 8000800:	af02      	add	r7, sp, #8
 8000802:	60f8      	str	r0, [r7, #12]
 8000804:	60b9      	str	r1, [r7, #8]
 8000806:	607a      	str	r2, [r7, #4]
 8000808:	70fb      	strb	r3, [r7, #3]
    memcpy(ADD_CUSTOM_CHAR+7,UUID,16);
 800080a:	4b19      	ldr	r3, [pc, #100]	; (8000870 <addCharacteristic+0x74>)
 800080c:	2210      	movs	r2, #16
 800080e:	68f9      	ldr	r1, [r7, #12]
 8000810:	4618      	mov	r0, r3
 8000812:	f002 fe7b 	bl	800350c <memcpy>

	ADD_CUSTOM_CHAR[4]= handleService[0];
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	781a      	ldrb	r2, [r3, #0]
 800081a:	4b16      	ldr	r3, [pc, #88]	; (8000874 <addCharacteristic+0x78>)
 800081c:	711a      	strb	r2, [r3, #4]
	ADD_CUSTOM_CHAR[5]= handleService[1];
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	785a      	ldrb	r2, [r3, #1]
 8000822:	4b14      	ldr	r3, [pc, #80]	; (8000874 <addCharacteristic+0x78>)
 8000824:	715a      	strb	r2, [r3, #5]
	ADD_CUSTOM_CHAR[23]= maxsize;
 8000826:	4a13      	ldr	r2, [pc, #76]	; (8000874 <addCharacteristic+0x78>)
 8000828:	78fb      	ldrb	r3, [r7, #3]
 800082a:	75d3      	strb	r3, [r2, #23]
	ADD_CUSTOM_CHAR[25]= proprieties;
 800082c:	4a11      	ldr	r2, [pc, #68]	; (8000874 <addCharacteristic+0x78>)
 800082e:	7e3b      	ldrb	r3, [r7, #24]
 8000830:	7653      	strb	r3, [r2, #25]
	if(BLE_command(ADD_CUSTOM_CHAR,sizeof(ADD_CUSTOM_CHAR),ADD_CUSTOM_CHAR_COMPLETE,sizeof(ADD_CUSTOM_CHAR_COMPLETE),1)==BLE_OK){
 8000832:	2301      	movs	r3, #1
 8000834:	9300      	str	r3, [sp, #0]
 8000836:	2307      	movs	r3, #7
 8000838:	4a0f      	ldr	r2, [pc, #60]	; (8000878 <addCharacteristic+0x7c>)
 800083a:	211e      	movs	r1, #30
 800083c:	480d      	ldr	r0, [pc, #52]	; (8000874 <addCharacteristic+0x78>)
 800083e:	f7ff ff59 	bl	80006f4 <BLE_command>
 8000842:	4603      	mov	r3, r0
 8000844:	2b00      	cmp	r3, #0
 8000846:	d10a      	bne.n	800085e <addCharacteristic+0x62>
        handleChar[0]=rxEvent[7];
 8000848:	4b0c      	ldr	r3, [pc, #48]	; (800087c <addCharacteristic+0x80>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	79da      	ldrb	r2, [r3, #7]
 800084e:	68bb      	ldr	r3, [r7, #8]
 8000850:	701a      	strb	r2, [r3, #0]
	    handleChar[1]=rxEvent[8];
 8000852:	4b0a      	ldr	r3, [pc, #40]	; (800087c <addCharacteristic+0x80>)
 8000854:	681a      	ldr	r2, [r3, #0]
 8000856:	68bb      	ldr	r3, [r7, #8]
 8000858:	3301      	adds	r3, #1
 800085a:	7a12      	ldrb	r2, [r2, #8]
 800085c:	701a      	strb	r2, [r3, #0]
	}
	free(rxEvent);
 800085e:	4b07      	ldr	r3, [pc, #28]	; (800087c <addCharacteristic+0x80>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	4618      	mov	r0, r3
 8000864:	f002 fd5a 	bl	800331c <free>
}
 8000868:	bf00      	nop
 800086a:	3710      	adds	r7, #16
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}
 8000870:	200000b7 	.word	0x200000b7
 8000874:	200000b0 	.word	0x200000b0
 8000878:	200000d0 	.word	0x200000d0
 800087c:	200001b4 	.word	0x200001b4

08000880 <updateCharValue>:

void updateCharValue(uint8_t* handleService,uint8_t* handleChar, int offset, int size,uint8_t* data){
 8000880:	b580      	push	{r7, lr}
 8000882:	b088      	sub	sp, #32
 8000884:	af02      	add	r7, sp, #8
 8000886:	60f8      	str	r0, [r7, #12]
 8000888:	60b9      	str	r1, [r7, #8]
 800088a:	607a      	str	r2, [r7, #4]
 800088c:	603b      	str	r3, [r7, #0]
	UPDATE_CHAR[3]=size+6;
 800088e:	683b      	ldr	r3, [r7, #0]
 8000890:	b2db      	uxtb	r3, r3
 8000892:	3306      	adds	r3, #6
 8000894:	b2da      	uxtb	r2, r3
 8000896:	4b21      	ldr	r3, [pc, #132]	; (800091c <updateCharValue+0x9c>)
 8000898:	70da      	strb	r2, [r3, #3]
	UPDATE_CHAR[4]=handleService[0];
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	781a      	ldrb	r2, [r3, #0]
 800089e:	4b1f      	ldr	r3, [pc, #124]	; (800091c <updateCharValue+0x9c>)
 80008a0:	711a      	strb	r2, [r3, #4]
	UPDATE_CHAR[5]=handleService[1];
 80008a2:	68fb      	ldr	r3, [r7, #12]
 80008a4:	785a      	ldrb	r2, [r3, #1]
 80008a6:	4b1d      	ldr	r3, [pc, #116]	; (800091c <updateCharValue+0x9c>)
 80008a8:	715a      	strb	r2, [r3, #5]
	UPDATE_CHAR[6]=handleChar[0];
 80008aa:	68bb      	ldr	r3, [r7, #8]
 80008ac:	781a      	ldrb	r2, [r3, #0]
 80008ae:	4b1b      	ldr	r3, [pc, #108]	; (800091c <updateCharValue+0x9c>)
 80008b0:	719a      	strb	r2, [r3, #6]
	UPDATE_CHAR[7]=handleChar[1];
 80008b2:	68bb      	ldr	r3, [r7, #8]
 80008b4:	785a      	ldrb	r2, [r3, #1]
 80008b6:	4b19      	ldr	r3, [pc, #100]	; (800091c <updateCharValue+0x9c>)
 80008b8:	71da      	strb	r2, [r3, #7]
	UPDATE_CHAR[8]=offset;
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	b2da      	uxtb	r2, r3
 80008be:	4b17      	ldr	r3, [pc, #92]	; (800091c <updateCharValue+0x9c>)
 80008c0:	721a      	strb	r2, [r3, #8]
	UPDATE_CHAR[9]=size;
 80008c2:	683b      	ldr	r3, [r7, #0]
 80008c4:	b2da      	uxtb	r2, r3
 80008c6:	4b15      	ldr	r3, [pc, #84]	; (800091c <updateCharValue+0x9c>)
 80008c8:	725a      	strb	r2, [r3, #9]

	uint8_t* commandComplete;
	commandComplete=(uint8_t*)malloc(10+size);
 80008ca:	683b      	ldr	r3, [r7, #0]
 80008cc:	330a      	adds	r3, #10
 80008ce:	4618      	mov	r0, r3
 80008d0:	f002 fd1c 	bl	800330c <malloc>
 80008d4:	4603      	mov	r3, r0
 80008d6:	617b      	str	r3, [r7, #20]
	memcpy(commandComplete,UPDATE_CHAR,10);
 80008d8:	220a      	movs	r2, #10
 80008da:	4910      	ldr	r1, [pc, #64]	; (800091c <updateCharValue+0x9c>)
 80008dc:	6978      	ldr	r0, [r7, #20]
 80008de:	f002 fe15 	bl	800350c <memcpy>
	memcpy(commandComplete+10,data,size);
 80008e2:	697b      	ldr	r3, [r7, #20]
 80008e4:	330a      	adds	r3, #10
 80008e6:	683a      	ldr	r2, [r7, #0]
 80008e8:	6a39      	ldr	r1, [r7, #32]
 80008ea:	4618      	mov	r0, r3
 80008ec:	f002 fe0e 	bl	800350c <memcpy>

	BLE_command(commandComplete,10+size,ADD_CUSTOM_CHAR_COMPLETE,sizeof(ADD_CUSTOM_CHAR_COMPLETE),0);
 80008f0:	683b      	ldr	r3, [r7, #0]
 80008f2:	f103 010a 	add.w	r1, r3, #10
 80008f6:	2300      	movs	r3, #0
 80008f8:	9300      	str	r3, [sp, #0]
 80008fa:	2307      	movs	r3, #7
 80008fc:	4a08      	ldr	r2, [pc, #32]	; (8000920 <updateCharValue+0xa0>)
 80008fe:	6978      	ldr	r0, [r7, #20]
 8000900:	f7ff fef8 	bl	80006f4 <BLE_command>

	free(commandComplete);
 8000904:	6978      	ldr	r0, [r7, #20]
 8000906:	f002 fd09 	bl	800331c <free>
	free(rxEvent);
 800090a:	4b06      	ldr	r3, [pc, #24]	; (8000924 <updateCharValue+0xa4>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	4618      	mov	r0, r3
 8000910:	f002 fd04 	bl	800331c <free>
}
 8000914:	bf00      	nop
 8000916:	3718      	adds	r7, #24
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}
 800091c:	200000d8 	.word	0x200000d8
 8000920:	200000d0 	.word	0x200000d0
 8000924:	200001b4 	.word	0x200001b4

08000928 <i2c_init>:
/* Memory map of our MCU */
#include "i2c.h"
#include "../../Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l475xx.h"


void i2c_init(){
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
	RCC->APB1ENR1 |= RCC_APB1ENR1_I2C2EN; //Connect I2C2 bus to clock tree
 800092c:	4b35      	ldr	r3, [pc, #212]	; (8000a04 <i2c_init+0xdc>)
 800092e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000930:	4a34      	ldr	r2, [pc, #208]	; (8000a04 <i2c_init+0xdc>)
 8000932:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000936:	6593      	str	r3, [r2, #88]	; 0x58
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN; //Connect pins used for I2C to clock tree
 8000938:	4b32      	ldr	r3, [pc, #200]	; (8000a04 <i2c_init+0xdc>)
 800093a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800093c:	4a31      	ldr	r2, [pc, #196]	; (8000a04 <i2c_init+0xdc>)
 800093e:	f043 0302 	orr.w	r3, r3, #2
 8000942:	64d3      	str	r3, [r2, #76]	; 0x4c

	GPIOB->AFR[1] |= GPIO_AFRH_AFSEL10_2; //Select the alternate function as I2C2 (AF4)
 8000944:	4b30      	ldr	r3, [pc, #192]	; (8000a08 <i2c_init+0xe0>)
 8000946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000948:	4a2f      	ldr	r2, [pc, #188]	; (8000a08 <i2c_init+0xe0>)
 800094a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800094e:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOB->OTYPER |= GPIO_OTYPER_OT10; //configure the pin as open drain
 8000950:	4b2d      	ldr	r3, [pc, #180]	; (8000a08 <i2c_init+0xe0>)
 8000952:	685b      	ldr	r3, [r3, #4]
 8000954:	4a2c      	ldr	r2, [pc, #176]	; (8000a08 <i2c_init+0xe0>)
 8000956:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800095a:	6053      	str	r3, [r2, #4]
	GPIOB->PUPDR |= GPIO_PUPDR_PUPD10_0; //Configure pin as pull up
 800095c:	4b2a      	ldr	r3, [pc, #168]	; (8000a08 <i2c_init+0xe0>)
 800095e:	68db      	ldr	r3, [r3, #12]
 8000960:	4a29      	ldr	r2, [pc, #164]	; (8000a08 <i2c_init+0xe0>)
 8000962:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000966:	60d3      	str	r3, [r2, #12]
	GPIOB->OSPEEDR |= GPIO_OSPEEDR_OSPEED10; //Configure the GPIO to use high speed mode
 8000968:	4b27      	ldr	r3, [pc, #156]	; (8000a08 <i2c_init+0xe0>)
 800096a:	689b      	ldr	r3, [r3, #8]
 800096c:	4a26      	ldr	r2, [pc, #152]	; (8000a08 <i2c_init+0xe0>)
 800096e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8000972:	6093      	str	r3, [r2, #8]
	GPIOB->MODER &= ~GPIO_MODER_MODE10; //Clear the bits used to determine the mode of the pin
 8000974:	4b24      	ldr	r3, [pc, #144]	; (8000a08 <i2c_init+0xe0>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	4a23      	ldr	r2, [pc, #140]	; (8000a08 <i2c_init+0xe0>)
 800097a:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800097e:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= GPIO_MODER_MODE10_1; //Configure pin 10 in alternate function mode by setting the mode
 8000980:	4b21      	ldr	r3, [pc, #132]	; (8000a08 <i2c_init+0xe0>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	4a20      	ldr	r2, [pc, #128]	; (8000a08 <i2c_init+0xe0>)
 8000986:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800098a:	6013      	str	r3, [r2, #0]

	GPIOB->AFR[1] |= GPIO_AFRH_AFSEL11_2; //Select the alternate function as I2C2 (AF4)
 800098c:	4b1e      	ldr	r3, [pc, #120]	; (8000a08 <i2c_init+0xe0>)
 800098e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000990:	4a1d      	ldr	r2, [pc, #116]	; (8000a08 <i2c_init+0xe0>)
 8000992:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000996:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOB->OTYPER |= GPIO_OTYPER_OT11; //configure the pin as open drain
 8000998:	4b1b      	ldr	r3, [pc, #108]	; (8000a08 <i2c_init+0xe0>)
 800099a:	685b      	ldr	r3, [r3, #4]
 800099c:	4a1a      	ldr	r2, [pc, #104]	; (8000a08 <i2c_init+0xe0>)
 800099e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80009a2:	6053      	str	r3, [r2, #4]
	GPIOB->PUPDR |= GPIO_PUPDR_PUPD11_0; //Configure pin as pull up
 80009a4:	4b18      	ldr	r3, [pc, #96]	; (8000a08 <i2c_init+0xe0>)
 80009a6:	68db      	ldr	r3, [r3, #12]
 80009a8:	4a17      	ldr	r2, [pc, #92]	; (8000a08 <i2c_init+0xe0>)
 80009aa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80009ae:	60d3      	str	r3, [r2, #12]
	GPIOB->OSPEEDR |= GPIO_OSPEEDR_OSPEED11; //Configure the GPIO to use high speed mode
 80009b0:	4b15      	ldr	r3, [pc, #84]	; (8000a08 <i2c_init+0xe0>)
 80009b2:	689b      	ldr	r3, [r3, #8]
 80009b4:	4a14      	ldr	r2, [pc, #80]	; (8000a08 <i2c_init+0xe0>)
 80009b6:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 80009ba:	6093      	str	r3, [r2, #8]
	GPIOB->MODER &= ~GPIO_MODER_MODE11; //Clear the bits used to determine the mode of the pin
 80009bc:	4b12      	ldr	r3, [pc, #72]	; (8000a08 <i2c_init+0xe0>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4a11      	ldr	r2, [pc, #68]	; (8000a08 <i2c_init+0xe0>)
 80009c2:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80009c6:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= GPIO_MODER_MODE11_1; //Configure pin 11 in alternate function mode by setting the mode
 80009c8:	4b0f      	ldr	r3, [pc, #60]	; (8000a08 <i2c_init+0xe0>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	4a0e      	ldr	r2, [pc, #56]	; (8000a08 <i2c_init+0xe0>)
 80009ce:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80009d2:	6013      	str	r3, [r2, #0]

	I2C2->CR1 &= ~I2C_CR1_PE; //clear PE bit to allow change of timing configuration
 80009d4:	4b0d      	ldr	r3, [pc, #52]	; (8000a0c <i2c_init+0xe4>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4a0c      	ldr	r2, [pc, #48]	; (8000a0c <i2c_init+0xe4>)
 80009da:	f023 0301 	bic.w	r3, r3, #1
 80009de:	6013      	str	r3, [r2, #0]
	I2C2->TIMINGR |= ((1 << I2C_TIMINGR_PRESC_Pos) | (0x4 << I2C_TIMINGR_SCLDEL_Pos) | (0x2 << I2C_TIMINGR_SDADEL_Pos) | (0xF << I2C_TIMINGR_SCLH_Pos) | (0x13 << I2C_TIMINGR_SCLL_Pos)); //setup I2C to use 100 kHz baud rate from 8 MHz clock
 80009e0:	4b0a      	ldr	r3, [pc, #40]	; (8000a0c <i2c_init+0xe4>)
 80009e2:	691a      	ldr	r2, [r3, #16]
 80009e4:	4909      	ldr	r1, [pc, #36]	; (8000a0c <i2c_init+0xe4>)
 80009e6:	4b0a      	ldr	r3, [pc, #40]	; (8000a10 <i2c_init+0xe8>)
 80009e8:	4313      	orrs	r3, r2
 80009ea:	610b      	str	r3, [r1, #16]

	I2C2->CR1 |= I2C_CR1_PE; //Enable I2C
 80009ec:	4b07      	ldr	r3, [pc, #28]	; (8000a0c <i2c_init+0xe4>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	4a06      	ldr	r2, [pc, #24]	; (8000a0c <i2c_init+0xe4>)
 80009f2:	f043 0301 	orr.w	r3, r3, #1
 80009f6:	6013      	str	r3, [r2, #0]
}
 80009f8:	bf00      	nop
 80009fa:	46bd      	mov	sp, r7
 80009fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop
 8000a04:	40021000 	.word	0x40021000
 8000a08:	48000400 	.word	0x48000400
 8000a0c:	40005800 	.word	0x40005800
 8000a10:	10420f13 	.word	0x10420f13

08000a14 <i2c_transaction>:


uint8_t i2c_transaction(uint8_t address, uint8_t dir, uint8_t* data, uint8_t len){
 8000a14:	b480      	push	{r7}
 8000a16:	b085      	sub	sp, #20
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	603a      	str	r2, [r7, #0]
 8000a1c:	461a      	mov	r2, r3
 8000a1e:	4603      	mov	r3, r0
 8000a20:	71fb      	strb	r3, [r7, #7]
 8000a22:	460b      	mov	r3, r1
 8000a24:	71bb      	strb	r3, [r7, #6]
 8000a26:	4613      	mov	r3, r2
 8000a28:	717b      	strb	r3, [r7, #5]
	if (dir == 0){  //transmit message
 8000a2a:	79bb      	ldrb	r3, [r7, #6]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d133      	bne.n	8000a98 <i2c_transaction+0x84>
		I2C2->CR2 = (len << I2C_CR2_NBYTES_Pos | dir << I2C_CR2_RD_WRN_Pos | address << I2C_CR2_SADD_Pos | I2C_CR2_AUTOEND | I2C_CR2_START);  //begin transmitting with transmit parameters
 8000a30:	797b      	ldrb	r3, [r7, #5]
 8000a32:	041a      	lsls	r2, r3, #16
 8000a34:	79bb      	ldrb	r3, [r7, #6]
 8000a36:	029b      	lsls	r3, r3, #10
 8000a38:	431a      	orrs	r2, r3
 8000a3a:	79fb      	ldrb	r3, [r7, #7]
 8000a3c:	4313      	orrs	r3, r2
 8000a3e:	4a44      	ldr	r2, [pc, #272]	; (8000b50 <i2c_transaction+0x13c>)
 8000a40:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000a44:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000a48:	6053      	str	r3, [r2, #4]
		for(int i = 0; i < len; i++){            //For loop to go through each byte to be transmitted in message
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	60fb      	str	r3, [r7, #12]
 8000a4e:	e01d      	b.n	8000a8c <i2c_transaction+0x78>
			while(!(I2C2->ISR & (I2C_ISR_TXIS | I2C_ISR_NACKF)));   //Waits for either NACKF or TXIS flags to be set to determine if can transmit, or if there was an error
 8000a50:	bf00      	nop
 8000a52:	4b3f      	ldr	r3, [pc, #252]	; (8000b50 <i2c_transaction+0x13c>)
 8000a54:	699b      	ldr	r3, [r3, #24]
 8000a56:	f003 0312 	and.w	r3, r3, #18
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d0f9      	beq.n	8000a52 <i2c_transaction+0x3e>
			if (I2C2->ISR & I2C_ISR_NACKF){        //Error in transmission
 8000a5e:	4b3c      	ldr	r3, [pc, #240]	; (8000b50 <i2c_transaction+0x13c>)
 8000a60:	699b      	ldr	r3, [r3, #24]
 8000a62:	f003 0310 	and.w	r3, r3, #16
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d001      	beq.n	8000a6e <i2c_transaction+0x5a>
				return 1;
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	e069      	b.n	8000b42 <i2c_transaction+0x12e>
			}
			else if (I2C2->ISR & I2C_ISR_TXIS){      //TXIS flag set, free to transmit one byte over i2c
 8000a6e:	4b38      	ldr	r3, [pc, #224]	; (8000b50 <i2c_transaction+0x13c>)
 8000a70:	699b      	ldr	r3, [r3, #24]
 8000a72:	f003 0302 	and.w	r3, r3, #2
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d005      	beq.n	8000a86 <i2c_transaction+0x72>
				I2C2->TXDR = data[i];                 //Transmit one byte over i2c
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	683a      	ldr	r2, [r7, #0]
 8000a7e:	4413      	add	r3, r2
 8000a80:	781a      	ldrb	r2, [r3, #0]
 8000a82:	4b33      	ldr	r3, [pc, #204]	; (8000b50 <i2c_transaction+0x13c>)
 8000a84:	629a      	str	r2, [r3, #40]	; 0x28
		for(int i = 0; i < len; i++){            //For loop to go through each byte to be transmitted in message
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	3301      	adds	r3, #1
 8000a8a:	60fb      	str	r3, [r7, #12]
 8000a8c:	797b      	ldrb	r3, [r7, #5]
 8000a8e:	68fa      	ldr	r2, [r7, #12]
 8000a90:	429a      	cmp	r2, r3
 8000a92:	dbdd      	blt.n	8000a50 <i2c_transaction+0x3c>
			}
		}
		return 0;      //Transmit completed successfully
 8000a94:	2300      	movs	r3, #0
 8000a96:	e054      	b.n	8000b42 <i2c_transaction+0x12e>
	}
	else if (dir == 1){   //receive message
 8000a98:	79bb      	ldrb	r3, [r7, #6]
 8000a9a:	2b01      	cmp	r3, #1
 8000a9c:	d150      	bne.n	8000b40 <i2c_transaction+0x12c>
		I2C2->CR2 = (((0x01) << I2C_CR2_NBYTES_Pos) | (0x00) << I2C_CR2_RD_WRN_Pos | address << I2C_CR2_SADD_Pos | I2C_CR2_START);  //begin writing subaddress with parameters for writing subaddress, 0x01 because writing one byte and 0x00 because writing
 8000a9e:	79fb      	ldrb	r3, [r7, #7]
 8000aa0:	4a2b      	ldr	r2, [pc, #172]	; (8000b50 <i2c_transaction+0x13c>)
 8000aa2:	f443 3390 	orr.w	r3, r3, #73728	; 0x12000
 8000aa6:	6053      	str	r3, [r2, #4]
		while(!(I2C2->ISR & (I2C_ISR_TXIS | I2C_ISR_NACKF)));   //Waits for either NACKF or TXIS flags to be set to determine if can write, or if there was an error
 8000aa8:	bf00      	nop
 8000aaa:	4b29      	ldr	r3, [pc, #164]	; (8000b50 <i2c_transaction+0x13c>)
 8000aac:	699b      	ldr	r3, [r3, #24]
 8000aae:	f003 0312 	and.w	r3, r3, #18
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d0f9      	beq.n	8000aaa <i2c_transaction+0x96>
		if (I2C2->ISR & I2C_ISR_NACKF){        //Error in writing subaddress
 8000ab6:	4b26      	ldr	r3, [pc, #152]	; (8000b50 <i2c_transaction+0x13c>)
 8000ab8:	699b      	ldr	r3, [r3, #24]
 8000aba:	f003 0310 	and.w	r3, r3, #16
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d001      	beq.n	8000ac6 <i2c_transaction+0xb2>
			return 1;
 8000ac2:	2301      	movs	r3, #1
 8000ac4:	e03d      	b.n	8000b42 <i2c_transaction+0x12e>
		}
		else if (I2C2->ISR & I2C_ISR_TXIS){      //TXIS set, free to write subaddress
 8000ac6:	4b22      	ldr	r3, [pc, #136]	; (8000b50 <i2c_transaction+0x13c>)
 8000ac8:	699b      	ldr	r3, [r3, #24]
 8000aca:	f003 0302 	and.w	r3, r3, #2
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d00a      	beq.n	8000ae8 <i2c_transaction+0xd4>
			I2C2->TXDR = data[0];                //Write subaddress
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	781a      	ldrb	r2, [r3, #0]
 8000ad6:	4b1e      	ldr	r3, [pc, #120]	; (8000b50 <i2c_transaction+0x13c>)
 8000ad8:	629a      	str	r2, [r3, #40]	; 0x28
			while(!(I2C2->ISR & I2C_ISR_TC));    //Wait for TC to ensure subaddress was written
 8000ada:	bf00      	nop
 8000adc:	4b1c      	ldr	r3, [pc, #112]	; (8000b50 <i2c_transaction+0x13c>)
 8000ade:	699b      	ldr	r3, [r3, #24]
 8000ae0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d0f9      	beq.n	8000adc <i2c_transaction+0xc8>
		}

		address |= (1U);                                   //Change address from writing to reading
 8000ae8:	79fb      	ldrb	r3, [r7, #7]
 8000aea:	f043 0301 	orr.w	r3, r3, #1
 8000aee:	71fb      	strb	r3, [r7, #7]
		I2C2->CR2 = ((len - 1) << I2C_CR2_NBYTES_Pos | dir << I2C_CR2_RD_WRN_Pos | address << I2C_CR2_SADD_Pos | I2C_CR2_AUTOEND | I2C_CR2_START);  //begin reading with read parameters, len-1 because the first byte was the subaddress
 8000af0:	797b      	ldrb	r3, [r7, #5]
 8000af2:	3b01      	subs	r3, #1
 8000af4:	041a      	lsls	r2, r3, #16
 8000af6:	79bb      	ldrb	r3, [r7, #6]
 8000af8:	029b      	lsls	r3, r3, #10
 8000afa:	431a      	orrs	r2, r3
 8000afc:	79fb      	ldrb	r3, [r7, #7]
 8000afe:	4313      	orrs	r3, r2
 8000b00:	4a13      	ldr	r2, [pc, #76]	; (8000b50 <i2c_transaction+0x13c>)
 8000b02:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000b06:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000b0a:	6053      	str	r3, [r2, #4]
		for(int i = 1; i < len; i++){   //For loop to go through every byte that needs to be read to the buffer, i starts at 1 because the first byte in the array was the subaddress and the remaining are for the buffer
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	60bb      	str	r3, [r7, #8]
 8000b10:	e010      	b.n	8000b34 <i2c_transaction+0x120>
			while(!(I2C2->ISR & I2C_ISR_RXNE));     //Waits for RXNE flag to be set to determine if can read
 8000b12:	bf00      	nop
 8000b14:	4b0e      	ldr	r3, [pc, #56]	; (8000b50 <i2c_transaction+0x13c>)
 8000b16:	699b      	ldr	r3, [r3, #24]
 8000b18:	f003 0304 	and.w	r3, r3, #4
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d0f9      	beq.n	8000b14 <i2c_transaction+0x100>
			data[i] = I2C2->RXDR;                //Reads data one byte at a time and stores it in the buffer
 8000b20:	4b0b      	ldr	r3, [pc, #44]	; (8000b50 <i2c_transaction+0x13c>)
 8000b22:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8000b24:	68bb      	ldr	r3, [r7, #8]
 8000b26:	683a      	ldr	r2, [r7, #0]
 8000b28:	4413      	add	r3, r2
 8000b2a:	b2ca      	uxtb	r2, r1
 8000b2c:	701a      	strb	r2, [r3, #0]
		for(int i = 1; i < len; i++){   //For loop to go through every byte that needs to be read to the buffer, i starts at 1 because the first byte in the array was the subaddress and the remaining are for the buffer
 8000b2e:	68bb      	ldr	r3, [r7, #8]
 8000b30:	3301      	adds	r3, #1
 8000b32:	60bb      	str	r3, [r7, #8]
 8000b34:	797b      	ldrb	r3, [r7, #5]
 8000b36:	68ba      	ldr	r2, [r7, #8]
 8000b38:	429a      	cmp	r2, r3
 8000b3a:	dbea      	blt.n	8000b12 <i2c_transaction+0xfe>
		}
		return 0;    //Read operation completed successfully
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	e000      	b.n	8000b42 <i2c_transaction+0x12e>
	}
	return 1;        //Error in transaction
 8000b40:	2301      	movs	r3, #1
}
 8000b42:	4618      	mov	r0, r3
 8000b44:	3714      	adds	r7, #20
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	40005800 	.word	0x40005800

08000b54 <leds_init>:
/* Include memory map of our MCU */
#include "leds.h"
#include "../../Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l475xx.h"

void leds_init()
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
	  // Enable BUS that GPIOA USES
	  RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 8000b58:	4b32      	ldr	r3, [pc, #200]	; (8000c24 <leds_init+0xd0>)
 8000b5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b5c:	4a31      	ldr	r2, [pc, #196]	; (8000c24 <leds_init+0xd0>)
 8000b5e:	f043 0301 	orr.w	r3, r3, #1
 8000b62:	64d3      	str	r3, [r2, #76]	; 0x4c

	  //Configure PA5 as an output by clearing all bits and setting the mode
	  GPIOA->MODER &= ~GPIO_MODER_MODE5;
 8000b64:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000b6e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000b72:	6013      	str	r3, [r2, #0]
	  GPIOA->MODER |= GPIO_MODER_MODE5_0;
 8000b74:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000b7e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b82:	6013      	str	r3, [r2, #0]

	  // Configure the GPIO output as push pull (transistor for high and low)
	  GPIOA->OTYPER &= ~GPIO_OTYPER_OT5;
 8000b84:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000b88:	685b      	ldr	r3, [r3, #4]
 8000b8a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000b8e:	f023 0320 	bic.w	r3, r3, #32
 8000b92:	6053      	str	r3, [r2, #4]

	  /* Disable the internal pull-up and pull-down resistors */
	  GPIOA->PUPDR &= GPIO_PUPDR_PUPD5;
 8000b94:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000b98:	68db      	ldr	r3, [r3, #12]
 8000b9a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000b9e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000ba2:	60d3      	str	r3, [r2, #12]

	  /* Configure the GPIO to use low speed mode */
	  GPIOA->OSPEEDR |= (0x3 << GPIO_OSPEEDR_OSPEED5_Pos);
 8000ba4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000ba8:	689b      	ldr	r3, [r3, #8]
 8000baa:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000bae:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8000bb2:	6093      	str	r3, [r2, #8]

	  /* Turn off the LED */
	  GPIOA->ODR &= ~GPIO_ODR_OD5;
 8000bb4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000bb8:	695b      	ldr	r3, [r3, #20]
 8000bba:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000bbe:	f023 0320 	bic.w	r3, r3, #32
 8000bc2:	6153      	str	r3, [r2, #20]

	  // SETUP FOR LED2
	  // Enable BUS that GPIOB USES
	  RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;
 8000bc4:	4b17      	ldr	r3, [pc, #92]	; (8000c24 <leds_init+0xd0>)
 8000bc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bc8:	4a16      	ldr	r2, [pc, #88]	; (8000c24 <leds_init+0xd0>)
 8000bca:	f043 0302 	orr.w	r3, r3, #2
 8000bce:	64d3      	str	r3, [r2, #76]	; 0x4c

	  /* Configure PB14 as an output by clearing all bits and setting the mode */
	  GPIOB->MODER &= ~GPIO_MODER_MODE14;
 8000bd0:	4b15      	ldr	r3, [pc, #84]	; (8000c28 <leds_init+0xd4>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4a14      	ldr	r2, [pc, #80]	; (8000c28 <leds_init+0xd4>)
 8000bd6:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8000bda:	6013      	str	r3, [r2, #0]
	  GPIOB->MODER |= GPIO_MODER_MODE14_0;
 8000bdc:	4b12      	ldr	r3, [pc, #72]	; (8000c28 <leds_init+0xd4>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4a11      	ldr	r2, [pc, #68]	; (8000c28 <leds_init+0xd4>)
 8000be2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000be6:	6013      	str	r3, [r2, #0]

	  /* Configure the GPIO output as push pull (transistor for high and low) */
	  GPIOB->OTYPER &= ~GPIO_OTYPER_OT14;
 8000be8:	4b0f      	ldr	r3, [pc, #60]	; (8000c28 <leds_init+0xd4>)
 8000bea:	685b      	ldr	r3, [r3, #4]
 8000bec:	4a0e      	ldr	r2, [pc, #56]	; (8000c28 <leds_init+0xd4>)
 8000bee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000bf2:	6053      	str	r3, [r2, #4]

      /* Disable the internal pull-up and pull-down resistors */
	  GPIOB->PUPDR &= GPIO_PUPDR_PUPD14;
 8000bf4:	4b0c      	ldr	r3, [pc, #48]	; (8000c28 <leds_init+0xd4>)
 8000bf6:	68db      	ldr	r3, [r3, #12]
 8000bf8:	4a0b      	ldr	r2, [pc, #44]	; (8000c28 <leds_init+0xd4>)
 8000bfa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000bfe:	60d3      	str	r3, [r2, #12]

	  /* Configure the GPIO to use low speed mode */
	  GPIOB->OSPEEDR |= (0x3 << GPIO_OSPEEDR_OSPEED14_Pos);
 8000c00:	4b09      	ldr	r3, [pc, #36]	; (8000c28 <leds_init+0xd4>)
 8000c02:	689b      	ldr	r3, [r3, #8]
 8000c04:	4a08      	ldr	r2, [pc, #32]	; (8000c28 <leds_init+0xd4>)
 8000c06:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
 8000c0a:	6093      	str	r3, [r2, #8]

	  /* Turn off the LED */
	  GPIOB->ODR &= ~GPIO_ODR_OD14;
 8000c0c:	4b06      	ldr	r3, [pc, #24]	; (8000c28 <leds_init+0xd4>)
 8000c0e:	695b      	ldr	r3, [r3, #20]
 8000c10:	4a05      	ldr	r2, [pc, #20]	; (8000c28 <leds_init+0xd4>)
 8000c12:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000c16:	6153      	str	r3, [r2, #20]
}
 8000c18:	bf00      	nop
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c20:	4770      	bx	lr
 8000c22:	bf00      	nop
 8000c24:	40021000 	.word	0x40021000
 8000c28:	48000400 	.word	0x48000400

08000c2c <leds_set>:

void leds_set(uint8_t led)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	4603      	mov	r3, r0
 8000c34:	71fb      	strb	r3, [r7, #7]
	GPIOA->ODR &= ~GPIO_ODR_OD5;  //Clear both LEDs
 8000c36:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c3a:	695b      	ldr	r3, [r3, #20]
 8000c3c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c40:	f023 0320 	bic.w	r3, r3, #32
 8000c44:	6153      	str	r3, [r2, #20]
	GPIOB->ODR &= ~GPIO_ODR_OD14;
 8000c46:	4b29      	ldr	r3, [pc, #164]	; (8000cec <leds_set+0xc0>)
 8000c48:	695b      	ldr	r3, [r3, #20]
 8000c4a:	4a28      	ldr	r2, [pc, #160]	; (8000cec <leds_set+0xc0>)
 8000c4c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000c50:	6153      	str	r3, [r2, #20]
	if (led == 0b01){ // Turns on LED1 and turns off LED2
 8000c52:	79fb      	ldrb	r3, [r7, #7]
 8000c54:	2b01      	cmp	r3, #1
 8000c56:	d10e      	bne.n	8000c76 <leds_set+0x4a>
		GPIOA->BSRR |= GPIO_BSRR_BS5;//(1<<5); BIT SET 5  --LED1
 8000c58:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c5c:	699b      	ldr	r3, [r3, #24]
 8000c5e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c62:	f043 0320 	orr.w	r3, r3, #32
 8000c66:	6193      	str	r3, [r2, #24]
		GPIOB->BSRR |= GPIO_BSRR_BR14;// (0<<14) BIT RESET 14 --LED2
 8000c68:	4b20      	ldr	r3, [pc, #128]	; (8000cec <leds_set+0xc0>)
 8000c6a:	699b      	ldr	r3, [r3, #24]
 8000c6c:	4a1f      	ldr	r2, [pc, #124]	; (8000cec <leds_set+0xc0>)
 8000c6e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000c72:	6193      	str	r3, [r2, #24]
	}
	else if (led == 0b00) {			//Turns both LEDs off
		GPIOA->BSRR |= GPIO_BSRR_BR5;   //(0<<5);
		GPIOB->BSRR |= GPIO_BSRR_BR14;  //(0<<14);
	}
}
 8000c74:	e034      	b.n	8000ce0 <leds_set+0xb4>
	else if (led == 0b10){				// Turns off LED1 and turns on LED2
 8000c76:	79fb      	ldrb	r3, [r7, #7]
 8000c78:	2b02      	cmp	r3, #2
 8000c7a:	d10e      	bne.n	8000c9a <leds_set+0x6e>
		GPIOA->BSRR |= GPIO_BSRR_BR5;//(0<<5); BIT RESET 5
 8000c7c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c80:	699b      	ldr	r3, [r3, #24]
 8000c82:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c86:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c8a:	6193      	str	r3, [r2, #24]
		GPIOB->BSRR |= GPIO_BSRR_BS14; //(1<<14); BIT SET 14
 8000c8c:	4b17      	ldr	r3, [pc, #92]	; (8000cec <leds_set+0xc0>)
 8000c8e:	699b      	ldr	r3, [r3, #24]
 8000c90:	4a16      	ldr	r2, [pc, #88]	; (8000cec <leds_set+0xc0>)
 8000c92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c96:	6193      	str	r3, [r2, #24]
}
 8000c98:	e022      	b.n	8000ce0 <leds_set+0xb4>
	else if (led == 0b11) {				// Turns on LED1 and turns on LED2
 8000c9a:	79fb      	ldrb	r3, [r7, #7]
 8000c9c:	2b03      	cmp	r3, #3
 8000c9e:	d10e      	bne.n	8000cbe <leds_set+0x92>
		GPIOA->BSRR |= GPIO_BSRR_BS5;   //(1<<5);
 8000ca0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000ca4:	699b      	ldr	r3, [r3, #24]
 8000ca6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000caa:	f043 0320 	orr.w	r3, r3, #32
 8000cae:	6193      	str	r3, [r2, #24]
		GPIOB->BSRR |= GPIO_BSRR_BS14;   //(1<<14);
 8000cb0:	4b0e      	ldr	r3, [pc, #56]	; (8000cec <leds_set+0xc0>)
 8000cb2:	699b      	ldr	r3, [r3, #24]
 8000cb4:	4a0d      	ldr	r2, [pc, #52]	; (8000cec <leds_set+0xc0>)
 8000cb6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000cba:	6193      	str	r3, [r2, #24]
}
 8000cbc:	e010      	b.n	8000ce0 <leds_set+0xb4>
	else if (led == 0b00) {			//Turns both LEDs off
 8000cbe:	79fb      	ldrb	r3, [r7, #7]
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d10d      	bne.n	8000ce0 <leds_set+0xb4>
		GPIOA->BSRR |= GPIO_BSRR_BR5;   //(0<<5);
 8000cc4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000cc8:	699b      	ldr	r3, [r3, #24]
 8000cca:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000cce:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000cd2:	6193      	str	r3, [r2, #24]
		GPIOB->BSRR |= GPIO_BSRR_BR14;  //(0<<14);
 8000cd4:	4b05      	ldr	r3, [pc, #20]	; (8000cec <leds_set+0xc0>)
 8000cd6:	699b      	ldr	r3, [r3, #24]
 8000cd8:	4a04      	ldr	r2, [pc, #16]	; (8000cec <leds_set+0xc0>)
 8000cda:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000cde:	6193      	str	r3, [r2, #24]
}
 8000ce0:	bf00      	nop
 8000ce2:	370c      	adds	r7, #12
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cea:	4770      	bx	lr
 8000cec:	48000400 	.word	0x48000400

08000cf0 <lsm6dsl_init>:
#include "../../Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l475xx.h"

uint8_t SLAVE_ADDR = (0xD4);  //0b11010100, given by the datasheet for the accelerometer
uint8_t XLDA = (0x01);  //bit in STATUS register that indicates that there are new accelerometer values to be read

void lsm6dsl_init(){
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b082      	sub	sp, #8
 8000cf4:	af00      	add	r7, sp, #0
	EXTI->RTSR1 |= (EXTI_RTSR1_RT11);  //enable rising edge interrupt (low->high)
	EXTI->FTSR1 &= ~(EXTI_FTSR1_FT11);  //disable falling edge interrupt (high->low)
	NVIC_SetPriority(EXTI15_10_IRQn, 0);  //setup interrupt in NVIC
	NVIC_EnableIRQ(EXTI15_10_IRQn);*/

	uint8_t acc1[] = {0x10, 0x60};    //configure accelerometer at 104 Hz
 8000cf6:	f246 0310 	movw	r3, #24592	; 0x6010
 8000cfa:	80bb      	strh	r3, [r7, #4]
	i2c_transaction(SLAVE_ADDR, 0, acc1, 2);
 8000cfc:	4b0a      	ldr	r3, [pc, #40]	; (8000d28 <lsm6dsl_init+0x38>)
 8000cfe:	7818      	ldrb	r0, [r3, #0]
 8000d00:	1d3a      	adds	r2, r7, #4
 8000d02:	2302      	movs	r3, #2
 8000d04:	2100      	movs	r1, #0
 8000d06:	f7ff fe85 	bl	8000a14 <i2c_transaction>

	uint8_t acc2[] = {0x0D, 0x01};    //set accelerometer to count inactivity for ~60 secs (59.08)
 8000d0a:	f240 130d 	movw	r3, #269	; 0x10d
 8000d0e:	803b      	strh	r3, [r7, #0]
	i2c_transaction(SLAVE_ADDR, 0, acc2, 2);
 8000d10:	4b05      	ldr	r3, [pc, #20]	; (8000d28 <lsm6dsl_init+0x38>)
 8000d12:	7818      	ldrb	r0, [r3, #0]
 8000d14:	463a      	mov	r2, r7
 8000d16:	2302      	movs	r3, #2
 8000d18:	2100      	movs	r1, #0
 8000d1a:	f7ff fe7b 	bl	8000a14 <i2c_transaction>
	uint8_t acc4[] = {0x5B, 0x02};    //set inactivity/activity threshold to 0.5g (16*2g/2^6) -> which is close to our previously configured threshold of 8000
	i2c_transaction(SLAVE_ADDR, 0, acc4, 2);

	uint8_t acc6[] = {0x5E, 0x80};    //inactivity/activity interrupt driven on INT1 pin
	i2c_transaction(SLAVE_ADDR, 0, acc6, 2);*/
}
 8000d1e:	bf00      	nop
 8000d20:	3708      	adds	r7, #8
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	20000120 	.word	0x20000120

08000d2c <lsm6dsl_read_xyz>:

void lsm6dsl_read_xyz(int16_t* x, int16_t* y, int16_t* z){
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b08c      	sub	sp, #48	; 0x30
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	60f8      	str	r0, [r7, #12]
 8000d34:	60b9      	str	r1, [r7, #8]
 8000d36:	607a      	str	r2, [r7, #4]
	int status = 0;  //variable used in loop for checking for new accelerometer values
 8000d38:	2300      	movs	r3, #0
 8000d3a:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (status == 0){       //loop to check for new accelerometer values
 8000d3c:	e012      	b.n	8000d64 <lsm6dsl_read_xyz+0x38>
		uint8_t statusReceive[2] = {0x1E};  //two byte array, first byte is address of STATUS register and second is buffer to store its value
 8000d3e:	231e      	movs	r3, #30
 8000d40:	823b      	strh	r3, [r7, #16]
		i2c_transaction(SLAVE_ADDR, 1, statusReceive, 2);  //receive STATUS register value and store it in buffer
 8000d42:	4b39      	ldr	r3, [pc, #228]	; (8000e28 <lsm6dsl_read_xyz+0xfc>)
 8000d44:	7818      	ldrb	r0, [r3, #0]
 8000d46:	f107 0210 	add.w	r2, r7, #16
 8000d4a:	2302      	movs	r3, #2
 8000d4c:	2101      	movs	r1, #1
 8000d4e:	f7ff fe61 	bl	8000a14 <i2c_transaction>
		if (statusReceive[1] & XLDA){        //If the XLDA bit is set in the STATUS register, there are new accelerometer values to be read
 8000d52:	7c7a      	ldrb	r2, [r7, #17]
 8000d54:	4b35      	ldr	r3, [pc, #212]	; (8000e2c <lsm6dsl_read_xyz+0x100>)
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	4013      	ands	r3, r2
 8000d5a:	b2db      	uxtb	r3, r3
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d001      	beq.n	8000d64 <lsm6dsl_read_xyz+0x38>
			status = 1;                   //Exit loop so accelerometer values can now be read
 8000d60:	2301      	movs	r3, #1
 8000d62:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (status == 0){       //loop to check for new accelerometer values
 8000d64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d0e9      	beq.n	8000d3e <lsm6dsl_read_xyz+0x12>
		}
	}

	uint8_t readX_L[2] = {0x28};  //two byte array, first byte is address of X_L register and second is buffer to store its value
 8000d6a:	2328      	movs	r3, #40	; 0x28
 8000d6c:	853b      	strh	r3, [r7, #40]	; 0x28
	i2c_transaction(SLAVE_ADDR, 1, readX_L, 2);  //receive X_L value and store in in buffer
 8000d6e:	4b2e      	ldr	r3, [pc, #184]	; (8000e28 <lsm6dsl_read_xyz+0xfc>)
 8000d70:	7818      	ldrb	r0, [r3, #0]
 8000d72:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000d76:	2302      	movs	r3, #2
 8000d78:	2101      	movs	r1, #1
 8000d7a:	f7ff fe4b 	bl	8000a14 <i2c_transaction>

	uint8_t readX_H[2] = {0x29};  //two byte array, first byte is address of X_H register and second is buffer to store its value
 8000d7e:	2329      	movs	r3, #41	; 0x29
 8000d80:	84bb      	strh	r3, [r7, #36]	; 0x24
	i2c_transaction(SLAVE_ADDR, 1, readX_H, 2);  //receive X_H value and store it in buffer
 8000d82:	4b29      	ldr	r3, [pc, #164]	; (8000e28 <lsm6dsl_read_xyz+0xfc>)
 8000d84:	7818      	ldrb	r0, [r3, #0]
 8000d86:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8000d8a:	2302      	movs	r3, #2
 8000d8c:	2101      	movs	r1, #1
 8000d8e:	f7ff fe41 	bl	8000a14 <i2c_transaction>

	uint8_t readY_L[2] = {0x2A};  //two byte array, first byte is address of Y_L register and second is buffer to store its value
 8000d92:	232a      	movs	r3, #42	; 0x2a
 8000d94:	843b      	strh	r3, [r7, #32]
	i2c_transaction(SLAVE_ADDR, 1, readY_L, 2);  //receive Y_L value and store it in buffer
 8000d96:	4b24      	ldr	r3, [pc, #144]	; (8000e28 <lsm6dsl_read_xyz+0xfc>)
 8000d98:	7818      	ldrb	r0, [r3, #0]
 8000d9a:	f107 0220 	add.w	r2, r7, #32
 8000d9e:	2302      	movs	r3, #2
 8000da0:	2101      	movs	r1, #1
 8000da2:	f7ff fe37 	bl	8000a14 <i2c_transaction>

	uint8_t readY_H[2] = {0x2B};  //two byte array, first byte is address of Y_H register and second is buffer to store its value
 8000da6:	232b      	movs	r3, #43	; 0x2b
 8000da8:	83bb      	strh	r3, [r7, #28]
	i2c_transaction(SLAVE_ADDR, 1, readY_H, 2); //receive Y_H value and store it in buffer
 8000daa:	4b1f      	ldr	r3, [pc, #124]	; (8000e28 <lsm6dsl_read_xyz+0xfc>)
 8000dac:	7818      	ldrb	r0, [r3, #0]
 8000dae:	f107 021c 	add.w	r2, r7, #28
 8000db2:	2302      	movs	r3, #2
 8000db4:	2101      	movs	r1, #1
 8000db6:	f7ff fe2d 	bl	8000a14 <i2c_transaction>

	uint8_t readZ_L[2] = {0x2C};  //two byte array, first byte is address of Z_L register and second is buffer to store its value
 8000dba:	232c      	movs	r3, #44	; 0x2c
 8000dbc:	833b      	strh	r3, [r7, #24]
	i2c_transaction(SLAVE_ADDR, 1, readZ_L, 2);  //receive Z_L value and store it in buffer
 8000dbe:	4b1a      	ldr	r3, [pc, #104]	; (8000e28 <lsm6dsl_read_xyz+0xfc>)
 8000dc0:	7818      	ldrb	r0, [r3, #0]
 8000dc2:	f107 0218 	add.w	r2, r7, #24
 8000dc6:	2302      	movs	r3, #2
 8000dc8:	2101      	movs	r1, #1
 8000dca:	f7ff fe23 	bl	8000a14 <i2c_transaction>

	uint8_t readZ_H[2] = {0x2D}; //two byte array, first byte is address of Z_H register and second is buffer to store its value
 8000dce:	232d      	movs	r3, #45	; 0x2d
 8000dd0:	82bb      	strh	r3, [r7, #20]
	i2c_transaction(SLAVE_ADDR, 1, readZ_H, 2); //receive Z_H value and store it in buffer
 8000dd2:	4b15      	ldr	r3, [pc, #84]	; (8000e28 <lsm6dsl_read_xyz+0xfc>)
 8000dd4:	7818      	ldrb	r0, [r3, #0]
 8000dd6:	f107 0214 	add.w	r2, r7, #20
 8000dda:	2302      	movs	r3, #2
 8000ddc:	2101      	movs	r1, #1
 8000dde:	f7ff fe19 	bl	8000a14 <i2c_transaction>

	*x = ((readX_H[1] << 8) | readX_L[1]);  //concatenate values of X_H and X_L stored in the buffers to get value of x and store it in memory
 8000de2:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000de6:	021b      	lsls	r3, r3, #8
 8000de8:	b21a      	sxth	r2, r3
 8000dea:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000dee:	b21b      	sxth	r3, r3
 8000df0:	4313      	orrs	r3, r2
 8000df2:	b21a      	sxth	r2, r3
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	801a      	strh	r2, [r3, #0]
	*y = ((readY_H[1] << 8) | readY_L[1]);  //concatenate values of Y_H and Y_L stored in the buffers to get value of y and store it in memory
 8000df8:	7f7b      	ldrb	r3, [r7, #29]
 8000dfa:	021b      	lsls	r3, r3, #8
 8000dfc:	b21a      	sxth	r2, r3
 8000dfe:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000e02:	b21b      	sxth	r3, r3
 8000e04:	4313      	orrs	r3, r2
 8000e06:	b21a      	sxth	r2, r3
 8000e08:	68bb      	ldr	r3, [r7, #8]
 8000e0a:	801a      	strh	r2, [r3, #0]
	*z = ((readZ_H[1] << 8) | readZ_L[1]);  //concatenate values of Z_H and Z_L stored in the buffers to get value of z and store it in memory
 8000e0c:	7d7b      	ldrb	r3, [r7, #21]
 8000e0e:	021b      	lsls	r3, r3, #8
 8000e10:	b21a      	sxth	r2, r3
 8000e12:	7e7b      	ldrb	r3, [r7, #25]
 8000e14:	b21b      	sxth	r3, r3
 8000e16:	4313      	orrs	r3, r2
 8000e18:	b21a      	sxth	r2, r3
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	801a      	strh	r2, [r3, #0]
}
 8000e1e:	bf00      	nop
 8000e20:	3730      	adds	r7, #48	; 0x30
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	20000120 	.word	0x20000120
 8000e2c:	20000121 	.word	0x20000121

08000e30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	messageIndex = 0;  //Index counter variable used to iterate through all the binary pairs that make up the message
 8000e36:	4b26      	ldr	r3, [pc, #152]	; (8000ed0 <main+0xa0>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	601a      	str	r2, [r3, #0]
	secondsCounter = 0; //Seconds counter variable used to count number of seconds that the PrivTag has been "lost"
 8000e3c:	4b25      	ldr	r3, [pc, #148]	; (8000ed4 <main+0xa4>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	601a      	str	r2, [r3, #0]
	timer = TIM2;  //Define LED timer
 8000e42:	4b25      	ldr	r3, [pc, #148]	; (8000ed8 <main+0xa8>)
 8000e44:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e48:	601a      	str	r2, [r3, #0]
	HAL_Init();
 8000e4a:	f000 faf8 	bl	800143e <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 8000e4e:	f000 f895 	bl	8000f7c <SystemClock_Config>

	MX_GPIO_Init();
 8000e52:	f000 f917 	bl	8001084 <MX_GPIO_Init>
	MX_SPI3_Init();
 8000e56:	f000 f8d7 	bl	8001008 <MX_SPI3_Init>

	//RESET BLE MODULE
	HAL_GPIO_WritePin(BLE_RESET_GPIO_Port,BLE_RESET_Pin,GPIO_PIN_RESET);
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e64:	f000 fe58 	bl	8001b18 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000e68:	200a      	movs	r0, #10
 8000e6a:	f000 fb5d 	bl	8001528 <HAL_Delay>
	HAL_GPIO_WritePin(BLE_RESET_GPIO_Port,BLE_RESET_Pin,GPIO_PIN_SET);
 8000e6e:	2201      	movs	r2, #1
 8000e70:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e78:	f000 fe4e 	bl	8001b18 <HAL_GPIO_WritePin>

  	leds_init();   //Initialize LEDs
 8000e7c:	f7ff fe6a 	bl	8000b54 <leds_init>
  	//timer_init(timer);  //Initialize timer
  	//timer_set_ms(timer,10000);  //Set the timer to count up to 50 ms, triggers interrupt every 50 ms
  	i2c_init();   //Initialize i2c
 8000e80:	f7ff fd52 	bl	8000928 <i2c_init>
  	lsm6dsl_init();  //Initialize accelerometer
 8000e84:	f7ff ff34 	bl	8000cf0 <lsm6dsl_init>

  	int16_t x = 0;    //Create variables to store accelerometer x, y, z readings
 8000e88:	2300      	movs	r3, #0
 8000e8a:	80fb      	strh	r3, [r7, #6]
  	int16_t y = 0;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	80bb      	strh	r3, [r7, #4]
  	int16_t z = 0;
 8000e90:	2300      	movs	r3, #0
 8000e92:	807b      	strh	r3, [r7, #2]

  	while (1)
  	{
  		lsm6dsl_read_xyz(&x, &y, &z);  //Reads x, y, z values from the accelerometer
 8000e94:	1cba      	adds	r2, r7, #2
 8000e96:	1d39      	adds	r1, r7, #4
 8000e98:	1dbb      	adds	r3, r7, #6
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f7ff ff46 	bl	8000d2c <lsm6dsl_read_xyz>
			int bufLength = strlen(trans2);                      //used to reduce the size of the second buffer containing the time
			updateCharValue(NORDIC_UART_SERVICE_HANDLE, READ_CHAR_HANDLE, 0, sizeof(trans1)-1, trans1);
			updateCharValue(NORDIC_UART_SERVICE_HANDLE, READ_CHAR_HANDLE, 0, bufLength, trans2);
  		 }*/

  		if(foundFlag){
 8000ea0:	4b0e      	ldr	r3, [pc, #56]	; (8000edc <main+0xac>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d0f5      	beq.n	8000e94 <main+0x64>
  			leds_set(0b11);
 8000ea8:	2003      	movs	r0, #3
 8000eaa:	f7ff febf 	bl	8000c2c <leds_set>
  			HAL_Delay(1000);
 8000eae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000eb2:	f000 fb39 	bl	8001528 <HAL_Delay>
  			leds_set(0b00);
 8000eb6:	2000      	movs	r0, #0
 8000eb8:	f7ff feb8 	bl	8000c2c <leds_set>
  			foundFlag = 0;
 8000ebc:	4b07      	ldr	r3, [pc, #28]	; (8000edc <main+0xac>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	601a      	str	r2, [r3, #0]
  			lsm6dsl_read_xyz(&x, &y, &z);  //Reads x, y, z values from the accelerometer
 8000ec2:	1cba      	adds	r2, r7, #2
 8000ec4:	1d39      	adds	r1, r7, #4
 8000ec6:	1dbb      	adds	r3, r7, #6
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f7ff ff2f 	bl	8000d2c <lsm6dsl_read_xyz>
  		lsm6dsl_read_xyz(&x, &y, &z);  //Reads x, y, z values from the accelerometer
 8000ece:	e7e1      	b.n	8000e94 <main+0x64>
 8000ed0:	200001bc 	.word	0x200001bc
 8000ed4:	200001c0 	.word	0x200001c0
 8000ed8:	200001b8 	.word	0x200001b8
 8000edc:	200001cc 	.word	0x200001cc

08000ee0 <TIM2_IRQHandler>:
}

/**
 * Handles timer update event - resets LEDs for blinking
 */
void TIM2_IRQHandler() {
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
	//Checks that interrupt flag is set to ensure correct interrupt
	if (TIM2->SR & TIM_SR_UIF) {
 8000ee4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000ee8:	691b      	ldr	r3, [r3, #16]
 8000eea:	f003 0301 	and.w	r3, r3, #1
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d027      	beq.n	8000f42 <TIM2_IRQHandler+0x62>
		//Reset interrupt flag
	    TIM2->SR &= ~(TIM_SR_UIF);
 8000ef2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000ef6:	691b      	ldr	r3, [r3, #16]
 8000ef8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000efc:	f023 0301 	bic.w	r3, r3, #1
 8000f00:	6113      	str	r3, [r2, #16]
	    secondsCounter++;   //Increment the seconds
 8000f02:	4b11      	ldr	r3, [pc, #68]	; (8000f48 <TIM2_IRQHandler+0x68>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	3301      	adds	r3, #1
 8000f08:	4a0f      	ldr	r2, [pc, #60]	; (8000f48 <TIM2_IRQHandler+0x68>)
 8000f0a:	6013      	str	r3, [r2, #0]

	    if (secondsCounter == lostTime/10){
 8000f0c:	230a      	movs	r3, #10
 8000f0e:	4a0f      	ldr	r2, [pc, #60]	; (8000f4c <TIM2_IRQHandler+0x6c>)
 8000f10:	fb82 1203 	smull	r1, r2, r2, r3
 8000f14:	1092      	asrs	r2, r2, #2
 8000f16:	17db      	asrs	r3, r3, #31
 8000f18:	1ad2      	subs	r2, r2, r3
 8000f1a:	4b0b      	ldr	r3, [pc, #44]	; (8000f48 <TIM2_IRQHandler+0x68>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	429a      	cmp	r2, r3
 8000f20:	d101      	bne.n	8000f26 <TIM2_IRQHandler+0x46>
	    	ble_init();  //initializes BLE on tag after dropped for one minute, starts advertising to begin connection process
 8000f22:	f7ff f951 	bl	80001c8 <ble_init>
	    }

	    if (secondsCounter >= lostTime/10){  //After tag has been "lost" for one minute, 1200/20 Hz = 60 seconds = 1 minute
 8000f26:	230a      	movs	r3, #10
 8000f28:	4a08      	ldr	r2, [pc, #32]	; (8000f4c <TIM2_IRQHandler+0x6c>)
 8000f2a:	fb82 1203 	smull	r1, r2, r2, r3
 8000f2e:	1092      	asrs	r2, r2, #2
 8000f30:	17db      	asrs	r3, r3, #31
 8000f32:	1ad2      	subs	r2, r2, r3
 8000f34:	4b04      	ldr	r3, [pc, #16]	; (8000f48 <TIM2_IRQHandler+0x68>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	429a      	cmp	r2, r3
 8000f3a:	dc02      	bgt.n	8000f42 <TIM2_IRQHandler+0x62>
	    	lostFlag = 1;
 8000f3c:	4b04      	ldr	r3, [pc, #16]	; (8000f50 <TIM2_IRQHandler+0x70>)
 8000f3e:	2201      	movs	r2, #1
 8000f40:	601a      	str	r2, [r3, #0]
	    }
	}
}
 8000f42:	bf00      	nop
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	200001c0 	.word	0x200001c0
 8000f4c:	66666667 	.word	0x66666667
 8000f50:	200001c8 	.word	0x200001c8

08000f54 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == ACCL_INT_Pin){
 8000f5e:	88fb      	ldrh	r3, [r7, #6]
 8000f60:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000f64:	d102      	bne.n	8000f6c <HAL_GPIO_EXTI_Callback+0x18>
		foundFlag = 1;
 8000f66:	4b04      	ldr	r3, [pc, #16]	; (8000f78 <HAL_GPIO_EXTI_Callback+0x24>)
 8000f68:	2201      	movs	r2, #1
 8000f6a:	601a      	str	r2, [r3, #0]
	}
}
 8000f6c:	bf00      	nop
 8000f6e:	370c      	adds	r7, #12
 8000f70:	46bd      	mov	sp, r7
 8000f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f76:	4770      	bx	lr
 8000f78:	200001cc 	.word	0x200001cc

08000f7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b096      	sub	sp, #88	; 0x58
 8000f80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f82:	f107 0314 	add.w	r3, r7, #20
 8000f86:	2244      	movs	r2, #68	; 0x44
 8000f88:	2100      	movs	r1, #0
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f002 fa7a 	bl	8003484 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f90:	463b      	mov	r3, r7
 8000f92:	2200      	movs	r2, #0
 8000f94:	601a      	str	r2, [r3, #0]
 8000f96:	605a      	str	r2, [r3, #4]
 8000f98:	609a      	str	r2, [r3, #8]
 8000f9a:	60da      	str	r2, [r3, #12]
 8000f9c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000f9e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000fa2:	f000 fdf7 	bl	8001b94 <HAL_PWREx_ControlVoltageScaling>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d001      	beq.n	8000fb0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000fac:	f000 f918 	bl	80011e0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000fb0:	2310      	movs	r3, #16
 8000fb2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;
 8000fbc:	2370      	movs	r3, #112	; 0x70
 8000fbe:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fc4:	f107 0314 	add.w	r3, r7, #20
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f000 fe39 	bl	8001c40 <HAL_RCC_OscConfig>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d001      	beq.n	8000fd8 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000fd4:	f000 f904 	bl	80011e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fd8:	230f      	movs	r3, #15
 8000fda:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000fec:	463b      	mov	r3, r7
 8000fee:	2100      	movs	r1, #0
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f001 fa01 	bl	80023f8 <HAL_RCC_ClockConfig>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000ffc:	f000 f8f0 	bl	80011e0 <Error_Handler>
  }
}
 8001000:	bf00      	nop
 8001002:	3758      	adds	r7, #88	; 0x58
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}

08001008 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800100c:	4b1b      	ldr	r3, [pc, #108]	; (800107c <MX_SPI3_Init+0x74>)
 800100e:	4a1c      	ldr	r2, [pc, #112]	; (8001080 <MX_SPI3_Init+0x78>)
 8001010:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001012:	4b1a      	ldr	r3, [pc, #104]	; (800107c <MX_SPI3_Init+0x74>)
 8001014:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001018:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800101a:	4b18      	ldr	r3, [pc, #96]	; (800107c <MX_SPI3_Init+0x74>)
 800101c:	2200      	movs	r2, #0
 800101e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001020:	4b16      	ldr	r3, [pc, #88]	; (800107c <MX_SPI3_Init+0x74>)
 8001022:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001026:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001028:	4b14      	ldr	r3, [pc, #80]	; (800107c <MX_SPI3_Init+0x74>)
 800102a:	2200      	movs	r2, #0
 800102c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800102e:	4b13      	ldr	r3, [pc, #76]	; (800107c <MX_SPI3_Init+0x74>)
 8001030:	2200      	movs	r2, #0
 8001032:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001034:	4b11      	ldr	r3, [pc, #68]	; (800107c <MX_SPI3_Init+0x74>)
 8001036:	f44f 7200 	mov.w	r2, #512	; 0x200
 800103a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800103c:	4b0f      	ldr	r3, [pc, #60]	; (800107c <MX_SPI3_Init+0x74>)
 800103e:	2200      	movs	r2, #0
 8001040:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001042:	4b0e      	ldr	r3, [pc, #56]	; (800107c <MX_SPI3_Init+0x74>)
 8001044:	2200      	movs	r2, #0
 8001046:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001048:	4b0c      	ldr	r3, [pc, #48]	; (800107c <MX_SPI3_Init+0x74>)
 800104a:	2200      	movs	r2, #0
 800104c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800104e:	4b0b      	ldr	r3, [pc, #44]	; (800107c <MX_SPI3_Init+0x74>)
 8001050:	2200      	movs	r2, #0
 8001052:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001054:	4b09      	ldr	r3, [pc, #36]	; (800107c <MX_SPI3_Init+0x74>)
 8001056:	2207      	movs	r2, #7
 8001058:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800105a:	4b08      	ldr	r3, [pc, #32]	; (800107c <MX_SPI3_Init+0x74>)
 800105c:	2200      	movs	r2, #0
 800105e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001060:	4b06      	ldr	r3, [pc, #24]	; (800107c <MX_SPI3_Init+0x74>)
 8001062:	2208      	movs	r2, #8
 8001064:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001066:	4805      	ldr	r0, [pc, #20]	; (800107c <MX_SPI3_Init+0x74>)
 8001068:	f001 fbb2 	bl	80027d0 <HAL_SPI_Init>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d001      	beq.n	8001076 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001072:	f000 f8b5 	bl	80011e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001076:	bf00      	nop
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	200001d0 	.word	0x200001d0
 8001080:	40003c00 	.word	0x40003c00

08001084 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b08a      	sub	sp, #40	; 0x28
 8001088:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800108a:	f107 0314 	add.w	r3, r7, #20
 800108e:	2200      	movs	r2, #0
 8001090:	601a      	str	r2, [r3, #0]
 8001092:	605a      	str	r2, [r3, #4]
 8001094:	609a      	str	r2, [r3, #8]
 8001096:	60da      	str	r2, [r3, #12]
 8001098:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800109a:	4b4e      	ldr	r3, [pc, #312]	; (80011d4 <MX_GPIO_Init+0x150>)
 800109c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800109e:	4a4d      	ldr	r2, [pc, #308]	; (80011d4 <MX_GPIO_Init+0x150>)
 80010a0:	f043 0310 	orr.w	r3, r3, #16
 80010a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010a6:	4b4b      	ldr	r3, [pc, #300]	; (80011d4 <MX_GPIO_Init+0x150>)
 80010a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010aa:	f003 0310 	and.w	r3, r3, #16
 80010ae:	613b      	str	r3, [r7, #16]
 80010b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b2:	4b48      	ldr	r3, [pc, #288]	; (80011d4 <MX_GPIO_Init+0x150>)
 80010b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010b6:	4a47      	ldr	r2, [pc, #284]	; (80011d4 <MX_GPIO_Init+0x150>)
 80010b8:	f043 0301 	orr.w	r3, r3, #1
 80010bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010be:	4b45      	ldr	r3, [pc, #276]	; (80011d4 <MX_GPIO_Init+0x150>)
 80010c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010c2:	f003 0301 	and.w	r3, r3, #1
 80010c6:	60fb      	str	r3, [r7, #12]
 80010c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ca:	4b42      	ldr	r3, [pc, #264]	; (80011d4 <MX_GPIO_Init+0x150>)
 80010cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010ce:	4a41      	ldr	r2, [pc, #260]	; (80011d4 <MX_GPIO_Init+0x150>)
 80010d0:	f043 0302 	orr.w	r3, r3, #2
 80010d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010d6:	4b3f      	ldr	r3, [pc, #252]	; (80011d4 <MX_GPIO_Init+0x150>)
 80010d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010da:	f003 0302 	and.w	r3, r3, #2
 80010de:	60bb      	str	r3, [r7, #8]
 80010e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010e2:	4b3c      	ldr	r3, [pc, #240]	; (80011d4 <MX_GPIO_Init+0x150>)
 80010e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010e6:	4a3b      	ldr	r2, [pc, #236]	; (80011d4 <MX_GPIO_Init+0x150>)
 80010e8:	f043 0308 	orr.w	r3, r3, #8
 80010ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010ee:	4b39      	ldr	r3, [pc, #228]	; (80011d4 <MX_GPIO_Init+0x150>)
 80010f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010f2:	f003 0308 	and.w	r3, r3, #8
 80010f6:	607b      	str	r3, [r7, #4]
 80010f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010fa:	4b36      	ldr	r3, [pc, #216]	; (80011d4 <MX_GPIO_Init+0x150>)
 80010fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010fe:	4a35      	ldr	r2, [pc, #212]	; (80011d4 <MX_GPIO_Init+0x150>)
 8001100:	f043 0304 	orr.w	r3, r3, #4
 8001104:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001106:	4b33      	ldr	r3, [pc, #204]	; (80011d4 <MX_GPIO_Init+0x150>)
 8001108:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800110a:	f003 0304 	and.w	r3, r3, #4
 800110e:	603b      	str	r3, [r7, #0]
 8001110:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_LED1_GPIO_Port, GPIO_LED1_Pin, GPIO_PIN_RESET);
 8001112:	2200      	movs	r2, #0
 8001114:	2120      	movs	r1, #32
 8001116:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800111a:	f000 fcfd 	bl	8001b18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port, BLE_CS_Pin, GPIO_PIN_SET);
 800111e:	2201      	movs	r2, #1
 8001120:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001124:	482c      	ldr	r0, [pc, #176]	; (80011d8 <MX_GPIO_Init+0x154>)
 8001126:	f000 fcf7 	bl	8001b18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port, BLE_RESET_Pin, GPIO_PIN_SET);
 800112a:	2201      	movs	r2, #1
 800112c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001130:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001134:	f000 fcf0 	bl	8001b18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLE_INT_Pin */
  GPIO_InitStruct.Pin = BLE_INT_Pin;
 8001138:	2340      	movs	r3, #64	; 0x40
 800113a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800113c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001140:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001142:	2300      	movs	r3, #0
 8001144:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLE_INT_GPIO_Port, &GPIO_InitStruct);
 8001146:	f107 0314 	add.w	r3, r7, #20
 800114a:	4619      	mov	r1, r3
 800114c:	4823      	ldr	r0, [pc, #140]	; (80011dc <MX_GPIO_Init+0x158>)
 800114e:	f000 fb21 	bl	8001794 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = ACCL_INT_Pin;
 8001152:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001156:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001158:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800115c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115e:	2300      	movs	r3, #0
 8001160:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001162:	f107 0314 	add.w	r3, r7, #20
 8001166:	4619      	mov	r1, r3
 8001168:	481b      	ldr	r0, [pc, #108]	; (80011d8 <MX_GPIO_Init+0x154>)
 800116a:	f000 fb13 	bl	8001794 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_LED1_Pin BLE_RESET_Pin */
  GPIO_InitStruct.Pin = GPIO_LED1_Pin|BLE_RESET_Pin;
 800116e:	f44f 7390 	mov.w	r3, #288	; 0x120
 8001172:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001174:	2301      	movs	r3, #1
 8001176:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001178:	2300      	movs	r3, #0
 800117a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117c:	2300      	movs	r3, #0
 800117e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001180:	f107 0314 	add.w	r3, r7, #20
 8001184:	4619      	mov	r1, r3
 8001186:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800118a:	f000 fb03 	bl	8001794 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_CS_Pin */
  GPIO_InitStruct.Pin = BLE_CS_Pin;
 800118e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001192:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001194:	2301      	movs	r3, #1
 8001196:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001198:	2300      	movs	r3, #0
 800119a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800119c:	2303      	movs	r3, #3
 800119e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLE_CS_GPIO_Port, &GPIO_InitStruct);
 80011a0:	f107 0314 	add.w	r3, r7, #20
 80011a4:	4619      	mov	r1, r3
 80011a6:	480c      	ldr	r0, [pc, #48]	; (80011d8 <MX_GPIO_Init+0x154>)
 80011a8:	f000 faf4 	bl	8001794 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 80011ac:	2200      	movs	r2, #0
 80011ae:	2101      	movs	r1, #1
 80011b0:	2017      	movs	r0, #23
 80011b2:	f000 fab8 	bl	8001726 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80011b6:	2017      	movs	r0, #23
 80011b8:	f000 fad1 	bl	800175e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80011bc:	2200      	movs	r2, #0
 80011be:	2100      	movs	r1, #0
 80011c0:	2028      	movs	r0, #40	; 0x28
 80011c2:	f000 fab0 	bl	8001726 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80011c6:	2028      	movs	r0, #40	; 0x28
 80011c8:	f000 fac9 	bl	800175e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80011cc:	bf00      	nop
 80011ce:	3728      	adds	r7, #40	; 0x28
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	40021000 	.word	0x40021000
 80011d8:	48000c00 	.word	0x48000c00
 80011dc:	48001000 	.word	0x48001000

080011e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011e4:	b672      	cpsid	i
}
 80011e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011e8:	e7fe      	b.n	80011e8 <Error_Handler+0x8>
	...

080011ec <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b083      	sub	sp, #12
 80011f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011f2:	4b0f      	ldr	r3, [pc, #60]	; (8001230 <HAL_MspInit+0x44>)
 80011f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011f6:	4a0e      	ldr	r2, [pc, #56]	; (8001230 <HAL_MspInit+0x44>)
 80011f8:	f043 0301 	orr.w	r3, r3, #1
 80011fc:	6613      	str	r3, [r2, #96]	; 0x60
 80011fe:	4b0c      	ldr	r3, [pc, #48]	; (8001230 <HAL_MspInit+0x44>)
 8001200:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001202:	f003 0301 	and.w	r3, r3, #1
 8001206:	607b      	str	r3, [r7, #4]
 8001208:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800120a:	4b09      	ldr	r3, [pc, #36]	; (8001230 <HAL_MspInit+0x44>)
 800120c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800120e:	4a08      	ldr	r2, [pc, #32]	; (8001230 <HAL_MspInit+0x44>)
 8001210:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001214:	6593      	str	r3, [r2, #88]	; 0x58
 8001216:	4b06      	ldr	r3, [pc, #24]	; (8001230 <HAL_MspInit+0x44>)
 8001218:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800121a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800121e:	603b      	str	r3, [r7, #0]
 8001220:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001222:	bf00      	nop
 8001224:	370c      	adds	r7, #12
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	40021000 	.word	0x40021000

08001234 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b08a      	sub	sp, #40	; 0x28
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800123c:	f107 0314 	add.w	r3, r7, #20
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	605a      	str	r2, [r3, #4]
 8001246:	609a      	str	r2, [r3, #8]
 8001248:	60da      	str	r2, [r3, #12]
 800124a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a17      	ldr	r2, [pc, #92]	; (80012b0 <HAL_SPI_MspInit+0x7c>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d128      	bne.n	80012a8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001256:	4b17      	ldr	r3, [pc, #92]	; (80012b4 <HAL_SPI_MspInit+0x80>)
 8001258:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800125a:	4a16      	ldr	r2, [pc, #88]	; (80012b4 <HAL_SPI_MspInit+0x80>)
 800125c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001260:	6593      	str	r3, [r2, #88]	; 0x58
 8001262:	4b14      	ldr	r3, [pc, #80]	; (80012b4 <HAL_SPI_MspInit+0x80>)
 8001264:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001266:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800126a:	613b      	str	r3, [r7, #16]
 800126c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800126e:	4b11      	ldr	r3, [pc, #68]	; (80012b4 <HAL_SPI_MspInit+0x80>)
 8001270:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001272:	4a10      	ldr	r2, [pc, #64]	; (80012b4 <HAL_SPI_MspInit+0x80>)
 8001274:	f043 0304 	orr.w	r3, r3, #4
 8001278:	64d3      	str	r3, [r2, #76]	; 0x4c
 800127a:	4b0e      	ldr	r3, [pc, #56]	; (80012b4 <HAL_SPI_MspInit+0x80>)
 800127c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800127e:	f003 0304 	and.w	r3, r3, #4
 8001282:	60fb      	str	r3, [r7, #12]
 8001284:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001286:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800128a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800128c:	2302      	movs	r3, #2
 800128e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001290:	2300      	movs	r3, #0
 8001292:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001294:	2303      	movs	r3, #3
 8001296:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001298:	2306      	movs	r3, #6
 800129a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800129c:	f107 0314 	add.w	r3, r7, #20
 80012a0:	4619      	mov	r1, r3
 80012a2:	4805      	ldr	r0, [pc, #20]	; (80012b8 <HAL_SPI_MspInit+0x84>)
 80012a4:	f000 fa76 	bl	8001794 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80012a8:	bf00      	nop
 80012aa:	3728      	adds	r7, #40	; 0x28
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	40003c00 	.word	0x40003c00
 80012b4:	40021000 	.word	0x40021000
 80012b8:	48000800 	.word	0x48000800

080012bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012c0:	e7fe      	b.n	80012c0 <NMI_Handler+0x4>

080012c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012c2:	b480      	push	{r7}
 80012c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012c6:	e7fe      	b.n	80012c6 <HardFault_Handler+0x4>

080012c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012cc:	e7fe      	b.n	80012cc <MemManage_Handler+0x4>

080012ce <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012ce:	b480      	push	{r7}
 80012d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012d2:	e7fe      	b.n	80012d2 <BusFault_Handler+0x4>

080012d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012d8:	e7fe      	b.n	80012d8 <UsageFault_Handler+0x4>

080012da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012da:	b480      	push	{r7}
 80012dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012de:	bf00      	nop
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr

080012e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012ec:	bf00      	nop
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr

080012f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012f6:	b480      	push	{r7}
 80012f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012fa:	bf00      	nop
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr

08001304 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001308:	f000 f8ee 	bl	80014e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800130c:	bf00      	nop
 800130e:	bd80      	pop	{r7, pc}

08001310 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  dataAvailable=1;
 8001314:	4b03      	ldr	r3, [pc, #12]	; (8001324 <EXTI9_5_IRQHandler+0x14>)
 8001316:	2201      	movs	r2, #1
 8001318:	601a      	str	r2, [r3, #0]
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BLE_INT_Pin);
 800131a:	2040      	movs	r0, #64	; 0x40
 800131c:	f000 fc14 	bl	8001b48 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001320:	bf00      	nop
 8001322:	bd80      	pop	{r7, pc}
 8001324:	200001c4 	.word	0x200001c4

08001328 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b084      	sub	sp, #16
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001330:	4b11      	ldr	r3, [pc, #68]	; (8001378 <_sbrk+0x50>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d102      	bne.n	800133e <_sbrk+0x16>
		heap_end = &end;
 8001338:	4b0f      	ldr	r3, [pc, #60]	; (8001378 <_sbrk+0x50>)
 800133a:	4a10      	ldr	r2, [pc, #64]	; (800137c <_sbrk+0x54>)
 800133c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800133e:	4b0e      	ldr	r3, [pc, #56]	; (8001378 <_sbrk+0x50>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001344:	4b0c      	ldr	r3, [pc, #48]	; (8001378 <_sbrk+0x50>)
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	4413      	add	r3, r2
 800134c:	466a      	mov	r2, sp
 800134e:	4293      	cmp	r3, r2
 8001350:	d907      	bls.n	8001362 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001352:	f002 f8af 	bl	80034b4 <__errno>
 8001356:	4603      	mov	r3, r0
 8001358:	220c      	movs	r2, #12
 800135a:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 800135c:	f04f 33ff 	mov.w	r3, #4294967295
 8001360:	e006      	b.n	8001370 <_sbrk+0x48>
	}

	heap_end += incr;
 8001362:	4b05      	ldr	r3, [pc, #20]	; (8001378 <_sbrk+0x50>)
 8001364:	681a      	ldr	r2, [r3, #0]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	4413      	add	r3, r2
 800136a:	4a03      	ldr	r2, [pc, #12]	; (8001378 <_sbrk+0x50>)
 800136c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800136e:	68fb      	ldr	r3, [r7, #12]
}
 8001370:	4618      	mov	r0, r3
 8001372:	3710      	adds	r7, #16
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	20000234 	.word	0x20000234
 800137c:	20000388 	.word	0x20000388

08001380 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001384:	4b17      	ldr	r3, [pc, #92]	; (80013e4 <SystemInit+0x64>)
 8001386:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800138a:	4a16      	ldr	r2, [pc, #88]	; (80013e4 <SystemInit+0x64>)
 800138c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001390:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001394:	4b14      	ldr	r3, [pc, #80]	; (80013e8 <SystemInit+0x68>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4a13      	ldr	r2, [pc, #76]	; (80013e8 <SystemInit+0x68>)
 800139a:	f043 0301 	orr.w	r3, r3, #1
 800139e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80013a0:	4b11      	ldr	r3, [pc, #68]	; (80013e8 <SystemInit+0x68>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80013a6:	4b10      	ldr	r3, [pc, #64]	; (80013e8 <SystemInit+0x68>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4a0f      	ldr	r2, [pc, #60]	; (80013e8 <SystemInit+0x68>)
 80013ac:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80013b0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80013b4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80013b6:	4b0c      	ldr	r3, [pc, #48]	; (80013e8 <SystemInit+0x68>)
 80013b8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80013bc:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80013be:	4b0a      	ldr	r3, [pc, #40]	; (80013e8 <SystemInit+0x68>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4a09      	ldr	r2, [pc, #36]	; (80013e8 <SystemInit+0x68>)
 80013c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013c8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80013ca:	4b07      	ldr	r3, [pc, #28]	; (80013e8 <SystemInit+0x68>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80013d0:	4b04      	ldr	r3, [pc, #16]	; (80013e4 <SystemInit+0x64>)
 80013d2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80013d6:	609a      	str	r2, [r3, #8]
#endif
}
 80013d8:	bf00      	nop
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	e000ed00 	.word	0xe000ed00
 80013e8:	40021000 	.word	0x40021000

080013ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80013ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001424 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80013f0:	f7ff ffc6 	bl	8001380 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013f4:	480c      	ldr	r0, [pc, #48]	; (8001428 <LoopForever+0x6>)
  ldr r1, =_edata
 80013f6:	490d      	ldr	r1, [pc, #52]	; (800142c <LoopForever+0xa>)
  ldr r2, =_sidata
 80013f8:	4a0d      	ldr	r2, [pc, #52]	; (8001430 <LoopForever+0xe>)
  movs r3, #0
 80013fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013fc:	e002      	b.n	8001404 <LoopCopyDataInit>

080013fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001400:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001402:	3304      	adds	r3, #4

08001404 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001404:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001406:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001408:	d3f9      	bcc.n	80013fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800140a:	4a0a      	ldr	r2, [pc, #40]	; (8001434 <LoopForever+0x12>)
  ldr r4, =_ebss
 800140c:	4c0a      	ldr	r4, [pc, #40]	; (8001438 <LoopForever+0x16>)
  movs r3, #0
 800140e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001410:	e001      	b.n	8001416 <LoopFillZerobss>

08001412 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001412:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001414:	3204      	adds	r2, #4

08001416 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001416:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001418:	d3fb      	bcc.n	8001412 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800141a:	f002 f851 	bl	80034c0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800141e:	f7ff fd07 	bl	8000e30 <main>

08001422 <LoopForever>:

LoopForever:
    b LoopForever
 8001422:	e7fe      	b.n	8001422 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001424:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001428:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800142c:	20000180 	.word	0x20000180
  ldr r2, =_sidata
 8001430:	08003630 	.word	0x08003630
  ldr r2, =_sbss
 8001434:	20000180 	.word	0x20000180
  ldr r4, =_ebss
 8001438:	20000384 	.word	0x20000384

0800143c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800143c:	e7fe      	b.n	800143c <ADC1_2_IRQHandler>

0800143e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800143e:	b580      	push	{r7, lr}
 8001440:	b082      	sub	sp, #8
 8001442:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001444:	2300      	movs	r3, #0
 8001446:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001448:	2003      	movs	r0, #3
 800144a:	f000 f961 	bl	8001710 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800144e:	2000      	movs	r0, #0
 8001450:	f000 f80e 	bl	8001470 <HAL_InitTick>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d002      	beq.n	8001460 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800145a:	2301      	movs	r3, #1
 800145c:	71fb      	strb	r3, [r7, #7]
 800145e:	e001      	b.n	8001464 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001460:	f7ff fec4 	bl	80011ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001464:	79fb      	ldrb	r3, [r7, #7]
}
 8001466:	4618      	mov	r0, r3
 8001468:	3708      	adds	r7, #8
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
	...

08001470 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b084      	sub	sp, #16
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001478:	2300      	movs	r3, #0
 800147a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800147c:	4b17      	ldr	r3, [pc, #92]	; (80014dc <HAL_InitTick+0x6c>)
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d023      	beq.n	80014cc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001484:	4b16      	ldr	r3, [pc, #88]	; (80014e0 <HAL_InitTick+0x70>)
 8001486:	681a      	ldr	r2, [r3, #0]
 8001488:	4b14      	ldr	r3, [pc, #80]	; (80014dc <HAL_InitTick+0x6c>)
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	4619      	mov	r1, r3
 800148e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001492:	fbb3 f3f1 	udiv	r3, r3, r1
 8001496:	fbb2 f3f3 	udiv	r3, r2, r3
 800149a:	4618      	mov	r0, r3
 800149c:	f000 f96d 	bl	800177a <HAL_SYSTICK_Config>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d10f      	bne.n	80014c6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2b0f      	cmp	r3, #15
 80014aa:	d809      	bhi.n	80014c0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014ac:	2200      	movs	r2, #0
 80014ae:	6879      	ldr	r1, [r7, #4]
 80014b0:	f04f 30ff 	mov.w	r0, #4294967295
 80014b4:	f000 f937 	bl	8001726 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80014b8:	4a0a      	ldr	r2, [pc, #40]	; (80014e4 <HAL_InitTick+0x74>)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6013      	str	r3, [r2, #0]
 80014be:	e007      	b.n	80014d0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80014c0:	2301      	movs	r3, #1
 80014c2:	73fb      	strb	r3, [r7, #15]
 80014c4:	e004      	b.n	80014d0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80014c6:	2301      	movs	r3, #1
 80014c8:	73fb      	strb	r3, [r7, #15]
 80014ca:	e001      	b.n	80014d0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80014cc:	2301      	movs	r3, #1
 80014ce:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80014d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	3710      	adds	r7, #16
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	2000012c 	.word	0x2000012c
 80014e0:	20000124 	.word	0x20000124
 80014e4:	20000128 	.word	0x20000128

080014e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80014ec:	4b06      	ldr	r3, [pc, #24]	; (8001508 <HAL_IncTick+0x20>)
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	461a      	mov	r2, r3
 80014f2:	4b06      	ldr	r3, [pc, #24]	; (800150c <HAL_IncTick+0x24>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	4413      	add	r3, r2
 80014f8:	4a04      	ldr	r2, [pc, #16]	; (800150c <HAL_IncTick+0x24>)
 80014fa:	6013      	str	r3, [r2, #0]
}
 80014fc:	bf00      	nop
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	2000012c 	.word	0x2000012c
 800150c:	20000238 	.word	0x20000238

08001510 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  return uwTick;
 8001514:	4b03      	ldr	r3, [pc, #12]	; (8001524 <HAL_GetTick+0x14>)
 8001516:	681b      	ldr	r3, [r3, #0]
}
 8001518:	4618      	mov	r0, r3
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	20000238 	.word	0x20000238

08001528 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b084      	sub	sp, #16
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001530:	f7ff ffee 	bl	8001510 <HAL_GetTick>
 8001534:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001540:	d005      	beq.n	800154e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001542:	4b0a      	ldr	r3, [pc, #40]	; (800156c <HAL_Delay+0x44>)
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	461a      	mov	r2, r3
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	4413      	add	r3, r2
 800154c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800154e:	bf00      	nop
 8001550:	f7ff ffde 	bl	8001510 <HAL_GetTick>
 8001554:	4602      	mov	r2, r0
 8001556:	68bb      	ldr	r3, [r7, #8]
 8001558:	1ad3      	subs	r3, r2, r3
 800155a:	68fa      	ldr	r2, [r7, #12]
 800155c:	429a      	cmp	r2, r3
 800155e:	d8f7      	bhi.n	8001550 <HAL_Delay+0x28>
  {
  }
}
 8001560:	bf00      	nop
 8001562:	bf00      	nop
 8001564:	3710      	adds	r7, #16
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	2000012c 	.word	0x2000012c

08001570 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001570:	b480      	push	{r7}
 8001572:	b085      	sub	sp, #20
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	f003 0307 	and.w	r3, r3, #7
 800157e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001580:	4b0c      	ldr	r3, [pc, #48]	; (80015b4 <__NVIC_SetPriorityGrouping+0x44>)
 8001582:	68db      	ldr	r3, [r3, #12]
 8001584:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001586:	68ba      	ldr	r2, [r7, #8]
 8001588:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800158c:	4013      	ands	r3, r2
 800158e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001598:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800159c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015a2:	4a04      	ldr	r2, [pc, #16]	; (80015b4 <__NVIC_SetPriorityGrouping+0x44>)
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	60d3      	str	r3, [r2, #12]
}
 80015a8:	bf00      	nop
 80015aa:	3714      	adds	r7, #20
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr
 80015b4:	e000ed00 	.word	0xe000ed00

080015b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015bc:	4b04      	ldr	r3, [pc, #16]	; (80015d0 <__NVIC_GetPriorityGrouping+0x18>)
 80015be:	68db      	ldr	r3, [r3, #12]
 80015c0:	0a1b      	lsrs	r3, r3, #8
 80015c2:	f003 0307 	and.w	r3, r3, #7
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr
 80015d0:	e000ed00 	.word	0xe000ed00

080015d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	4603      	mov	r3, r0
 80015dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	db0b      	blt.n	80015fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015e6:	79fb      	ldrb	r3, [r7, #7]
 80015e8:	f003 021f 	and.w	r2, r3, #31
 80015ec:	4907      	ldr	r1, [pc, #28]	; (800160c <__NVIC_EnableIRQ+0x38>)
 80015ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f2:	095b      	lsrs	r3, r3, #5
 80015f4:	2001      	movs	r0, #1
 80015f6:	fa00 f202 	lsl.w	r2, r0, r2
 80015fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80015fe:	bf00      	nop
 8001600:	370c      	adds	r7, #12
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr
 800160a:	bf00      	nop
 800160c:	e000e100 	.word	0xe000e100

08001610 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	4603      	mov	r3, r0
 8001618:	6039      	str	r1, [r7, #0]
 800161a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800161c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001620:	2b00      	cmp	r3, #0
 8001622:	db0a      	blt.n	800163a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	b2da      	uxtb	r2, r3
 8001628:	490c      	ldr	r1, [pc, #48]	; (800165c <__NVIC_SetPriority+0x4c>)
 800162a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800162e:	0112      	lsls	r2, r2, #4
 8001630:	b2d2      	uxtb	r2, r2
 8001632:	440b      	add	r3, r1
 8001634:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001638:	e00a      	b.n	8001650 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	b2da      	uxtb	r2, r3
 800163e:	4908      	ldr	r1, [pc, #32]	; (8001660 <__NVIC_SetPriority+0x50>)
 8001640:	79fb      	ldrb	r3, [r7, #7]
 8001642:	f003 030f 	and.w	r3, r3, #15
 8001646:	3b04      	subs	r3, #4
 8001648:	0112      	lsls	r2, r2, #4
 800164a:	b2d2      	uxtb	r2, r2
 800164c:	440b      	add	r3, r1
 800164e:	761a      	strb	r2, [r3, #24]
}
 8001650:	bf00      	nop
 8001652:	370c      	adds	r7, #12
 8001654:	46bd      	mov	sp, r7
 8001656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165a:	4770      	bx	lr
 800165c:	e000e100 	.word	0xe000e100
 8001660:	e000ed00 	.word	0xe000ed00

08001664 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001664:	b480      	push	{r7}
 8001666:	b089      	sub	sp, #36	; 0x24
 8001668:	af00      	add	r7, sp, #0
 800166a:	60f8      	str	r0, [r7, #12]
 800166c:	60b9      	str	r1, [r7, #8]
 800166e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	f003 0307 	and.w	r3, r3, #7
 8001676:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001678:	69fb      	ldr	r3, [r7, #28]
 800167a:	f1c3 0307 	rsb	r3, r3, #7
 800167e:	2b04      	cmp	r3, #4
 8001680:	bf28      	it	cs
 8001682:	2304      	movcs	r3, #4
 8001684:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	3304      	adds	r3, #4
 800168a:	2b06      	cmp	r3, #6
 800168c:	d902      	bls.n	8001694 <NVIC_EncodePriority+0x30>
 800168e:	69fb      	ldr	r3, [r7, #28]
 8001690:	3b03      	subs	r3, #3
 8001692:	e000      	b.n	8001696 <NVIC_EncodePriority+0x32>
 8001694:	2300      	movs	r3, #0
 8001696:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001698:	f04f 32ff 	mov.w	r2, #4294967295
 800169c:	69bb      	ldr	r3, [r7, #24]
 800169e:	fa02 f303 	lsl.w	r3, r2, r3
 80016a2:	43da      	mvns	r2, r3
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	401a      	ands	r2, r3
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016ac:	f04f 31ff 	mov.w	r1, #4294967295
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	fa01 f303 	lsl.w	r3, r1, r3
 80016b6:	43d9      	mvns	r1, r3
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016bc:	4313      	orrs	r3, r2
         );
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3724      	adds	r7, #36	; 0x24
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr
	...

080016cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	3b01      	subs	r3, #1
 80016d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016dc:	d301      	bcc.n	80016e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016de:	2301      	movs	r3, #1
 80016e0:	e00f      	b.n	8001702 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016e2:	4a0a      	ldr	r2, [pc, #40]	; (800170c <SysTick_Config+0x40>)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	3b01      	subs	r3, #1
 80016e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016ea:	210f      	movs	r1, #15
 80016ec:	f04f 30ff 	mov.w	r0, #4294967295
 80016f0:	f7ff ff8e 	bl	8001610 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016f4:	4b05      	ldr	r3, [pc, #20]	; (800170c <SysTick_Config+0x40>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016fa:	4b04      	ldr	r3, [pc, #16]	; (800170c <SysTick_Config+0x40>)
 80016fc:	2207      	movs	r2, #7
 80016fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001700:	2300      	movs	r3, #0
}
 8001702:	4618      	mov	r0, r3
 8001704:	3708      	adds	r7, #8
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	e000e010 	.word	0xe000e010

08001710 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001718:	6878      	ldr	r0, [r7, #4]
 800171a:	f7ff ff29 	bl	8001570 <__NVIC_SetPriorityGrouping>
}
 800171e:	bf00      	nop
 8001720:	3708      	adds	r7, #8
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}

08001726 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001726:	b580      	push	{r7, lr}
 8001728:	b086      	sub	sp, #24
 800172a:	af00      	add	r7, sp, #0
 800172c:	4603      	mov	r3, r0
 800172e:	60b9      	str	r1, [r7, #8]
 8001730:	607a      	str	r2, [r7, #4]
 8001732:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001734:	2300      	movs	r3, #0
 8001736:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001738:	f7ff ff3e 	bl	80015b8 <__NVIC_GetPriorityGrouping>
 800173c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800173e:	687a      	ldr	r2, [r7, #4]
 8001740:	68b9      	ldr	r1, [r7, #8]
 8001742:	6978      	ldr	r0, [r7, #20]
 8001744:	f7ff ff8e 	bl	8001664 <NVIC_EncodePriority>
 8001748:	4602      	mov	r2, r0
 800174a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800174e:	4611      	mov	r1, r2
 8001750:	4618      	mov	r0, r3
 8001752:	f7ff ff5d 	bl	8001610 <__NVIC_SetPriority>
}
 8001756:	bf00      	nop
 8001758:	3718      	adds	r7, #24
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}

0800175e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800175e:	b580      	push	{r7, lr}
 8001760:	b082      	sub	sp, #8
 8001762:	af00      	add	r7, sp, #0
 8001764:	4603      	mov	r3, r0
 8001766:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001768:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800176c:	4618      	mov	r0, r3
 800176e:	f7ff ff31 	bl	80015d4 <__NVIC_EnableIRQ>
}
 8001772:	bf00      	nop
 8001774:	3708      	adds	r7, #8
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}

0800177a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800177a:	b580      	push	{r7, lr}
 800177c:	b082      	sub	sp, #8
 800177e:	af00      	add	r7, sp, #0
 8001780:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001782:	6878      	ldr	r0, [r7, #4]
 8001784:	f7ff ffa2 	bl	80016cc <SysTick_Config>
 8001788:	4603      	mov	r3, r0
}
 800178a:	4618      	mov	r0, r3
 800178c:	3708      	adds	r7, #8
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
	...

08001794 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001794:	b480      	push	{r7}
 8001796:	b087      	sub	sp, #28
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
 800179c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800179e:	2300      	movs	r3, #0
 80017a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017a2:	e17f      	b.n	8001aa4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	2101      	movs	r1, #1
 80017aa:	697b      	ldr	r3, [r7, #20]
 80017ac:	fa01 f303 	lsl.w	r3, r1, r3
 80017b0:	4013      	ands	r3, r2
 80017b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	f000 8171 	beq.w	8001a9e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	f003 0303 	and.w	r3, r3, #3
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d005      	beq.n	80017d4 <HAL_GPIO_Init+0x40>
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	f003 0303 	and.w	r3, r3, #3
 80017d0:	2b02      	cmp	r3, #2
 80017d2:	d130      	bne.n	8001836 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	689b      	ldr	r3, [r3, #8]
 80017d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	005b      	lsls	r3, r3, #1
 80017de:	2203      	movs	r2, #3
 80017e0:	fa02 f303 	lsl.w	r3, r2, r3
 80017e4:	43db      	mvns	r3, r3
 80017e6:	693a      	ldr	r2, [r7, #16]
 80017e8:	4013      	ands	r3, r2
 80017ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	68da      	ldr	r2, [r3, #12]
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	005b      	lsls	r3, r3, #1
 80017f4:	fa02 f303 	lsl.w	r3, r2, r3
 80017f8:	693a      	ldr	r2, [r7, #16]
 80017fa:	4313      	orrs	r3, r2
 80017fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	693a      	ldr	r2, [r7, #16]
 8001802:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800180a:	2201      	movs	r2, #1
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	fa02 f303 	lsl.w	r3, r2, r3
 8001812:	43db      	mvns	r3, r3
 8001814:	693a      	ldr	r2, [r7, #16]
 8001816:	4013      	ands	r3, r2
 8001818:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	091b      	lsrs	r3, r3, #4
 8001820:	f003 0201 	and.w	r2, r3, #1
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	fa02 f303 	lsl.w	r3, r2, r3
 800182a:	693a      	ldr	r2, [r7, #16]
 800182c:	4313      	orrs	r3, r2
 800182e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	693a      	ldr	r2, [r7, #16]
 8001834:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	f003 0303 	and.w	r3, r3, #3
 800183e:	2b03      	cmp	r3, #3
 8001840:	d118      	bne.n	8001874 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001846:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001848:	2201      	movs	r2, #1
 800184a:	697b      	ldr	r3, [r7, #20]
 800184c:	fa02 f303 	lsl.w	r3, r2, r3
 8001850:	43db      	mvns	r3, r3
 8001852:	693a      	ldr	r2, [r7, #16]
 8001854:	4013      	ands	r3, r2
 8001856:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	08db      	lsrs	r3, r3, #3
 800185e:	f003 0201 	and.w	r2, r3, #1
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	fa02 f303 	lsl.w	r3, r2, r3
 8001868:	693a      	ldr	r2, [r7, #16]
 800186a:	4313      	orrs	r3, r2
 800186c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	693a      	ldr	r2, [r7, #16]
 8001872:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	f003 0303 	and.w	r3, r3, #3
 800187c:	2b03      	cmp	r3, #3
 800187e:	d017      	beq.n	80018b0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	68db      	ldr	r3, [r3, #12]
 8001884:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	005b      	lsls	r3, r3, #1
 800188a:	2203      	movs	r2, #3
 800188c:	fa02 f303 	lsl.w	r3, r2, r3
 8001890:	43db      	mvns	r3, r3
 8001892:	693a      	ldr	r2, [r7, #16]
 8001894:	4013      	ands	r3, r2
 8001896:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	689a      	ldr	r2, [r3, #8]
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	005b      	lsls	r3, r3, #1
 80018a0:	fa02 f303 	lsl.w	r3, r2, r3
 80018a4:	693a      	ldr	r2, [r7, #16]
 80018a6:	4313      	orrs	r3, r2
 80018a8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	693a      	ldr	r2, [r7, #16]
 80018ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	f003 0303 	and.w	r3, r3, #3
 80018b8:	2b02      	cmp	r3, #2
 80018ba:	d123      	bne.n	8001904 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	08da      	lsrs	r2, r3, #3
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	3208      	adds	r2, #8
 80018c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	f003 0307 	and.w	r3, r3, #7
 80018d0:	009b      	lsls	r3, r3, #2
 80018d2:	220f      	movs	r2, #15
 80018d4:	fa02 f303 	lsl.w	r3, r2, r3
 80018d8:	43db      	mvns	r3, r3
 80018da:	693a      	ldr	r2, [r7, #16]
 80018dc:	4013      	ands	r3, r2
 80018de:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	691a      	ldr	r2, [r3, #16]
 80018e4:	697b      	ldr	r3, [r7, #20]
 80018e6:	f003 0307 	and.w	r3, r3, #7
 80018ea:	009b      	lsls	r3, r3, #2
 80018ec:	fa02 f303 	lsl.w	r3, r2, r3
 80018f0:	693a      	ldr	r2, [r7, #16]
 80018f2:	4313      	orrs	r3, r2
 80018f4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80018f6:	697b      	ldr	r3, [r7, #20]
 80018f8:	08da      	lsrs	r2, r3, #3
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	3208      	adds	r2, #8
 80018fe:	6939      	ldr	r1, [r7, #16]
 8001900:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	005b      	lsls	r3, r3, #1
 800190e:	2203      	movs	r2, #3
 8001910:	fa02 f303 	lsl.w	r3, r2, r3
 8001914:	43db      	mvns	r3, r3
 8001916:	693a      	ldr	r2, [r7, #16]
 8001918:	4013      	ands	r3, r2
 800191a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	f003 0203 	and.w	r2, r3, #3
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	005b      	lsls	r3, r3, #1
 8001928:	fa02 f303 	lsl.w	r3, r2, r3
 800192c:	693a      	ldr	r2, [r7, #16]
 800192e:	4313      	orrs	r3, r2
 8001930:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	693a      	ldr	r2, [r7, #16]
 8001936:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001940:	2b00      	cmp	r3, #0
 8001942:	f000 80ac 	beq.w	8001a9e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001946:	4b5f      	ldr	r3, [pc, #380]	; (8001ac4 <HAL_GPIO_Init+0x330>)
 8001948:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800194a:	4a5e      	ldr	r2, [pc, #376]	; (8001ac4 <HAL_GPIO_Init+0x330>)
 800194c:	f043 0301 	orr.w	r3, r3, #1
 8001950:	6613      	str	r3, [r2, #96]	; 0x60
 8001952:	4b5c      	ldr	r3, [pc, #368]	; (8001ac4 <HAL_GPIO_Init+0x330>)
 8001954:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001956:	f003 0301 	and.w	r3, r3, #1
 800195a:	60bb      	str	r3, [r7, #8]
 800195c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800195e:	4a5a      	ldr	r2, [pc, #360]	; (8001ac8 <HAL_GPIO_Init+0x334>)
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	089b      	lsrs	r3, r3, #2
 8001964:	3302      	adds	r3, #2
 8001966:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800196a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	f003 0303 	and.w	r3, r3, #3
 8001972:	009b      	lsls	r3, r3, #2
 8001974:	220f      	movs	r2, #15
 8001976:	fa02 f303 	lsl.w	r3, r2, r3
 800197a:	43db      	mvns	r3, r3
 800197c:	693a      	ldr	r2, [r7, #16]
 800197e:	4013      	ands	r3, r2
 8001980:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001988:	d025      	beq.n	80019d6 <HAL_GPIO_Init+0x242>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	4a4f      	ldr	r2, [pc, #316]	; (8001acc <HAL_GPIO_Init+0x338>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d01f      	beq.n	80019d2 <HAL_GPIO_Init+0x23e>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	4a4e      	ldr	r2, [pc, #312]	; (8001ad0 <HAL_GPIO_Init+0x33c>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d019      	beq.n	80019ce <HAL_GPIO_Init+0x23a>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4a4d      	ldr	r2, [pc, #308]	; (8001ad4 <HAL_GPIO_Init+0x340>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d013      	beq.n	80019ca <HAL_GPIO_Init+0x236>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4a4c      	ldr	r2, [pc, #304]	; (8001ad8 <HAL_GPIO_Init+0x344>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d00d      	beq.n	80019c6 <HAL_GPIO_Init+0x232>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	4a4b      	ldr	r2, [pc, #300]	; (8001adc <HAL_GPIO_Init+0x348>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d007      	beq.n	80019c2 <HAL_GPIO_Init+0x22e>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4a4a      	ldr	r2, [pc, #296]	; (8001ae0 <HAL_GPIO_Init+0x34c>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d101      	bne.n	80019be <HAL_GPIO_Init+0x22a>
 80019ba:	2306      	movs	r3, #6
 80019bc:	e00c      	b.n	80019d8 <HAL_GPIO_Init+0x244>
 80019be:	2307      	movs	r3, #7
 80019c0:	e00a      	b.n	80019d8 <HAL_GPIO_Init+0x244>
 80019c2:	2305      	movs	r3, #5
 80019c4:	e008      	b.n	80019d8 <HAL_GPIO_Init+0x244>
 80019c6:	2304      	movs	r3, #4
 80019c8:	e006      	b.n	80019d8 <HAL_GPIO_Init+0x244>
 80019ca:	2303      	movs	r3, #3
 80019cc:	e004      	b.n	80019d8 <HAL_GPIO_Init+0x244>
 80019ce:	2302      	movs	r3, #2
 80019d0:	e002      	b.n	80019d8 <HAL_GPIO_Init+0x244>
 80019d2:	2301      	movs	r3, #1
 80019d4:	e000      	b.n	80019d8 <HAL_GPIO_Init+0x244>
 80019d6:	2300      	movs	r3, #0
 80019d8:	697a      	ldr	r2, [r7, #20]
 80019da:	f002 0203 	and.w	r2, r2, #3
 80019de:	0092      	lsls	r2, r2, #2
 80019e0:	4093      	lsls	r3, r2
 80019e2:	693a      	ldr	r2, [r7, #16]
 80019e4:	4313      	orrs	r3, r2
 80019e6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80019e8:	4937      	ldr	r1, [pc, #220]	; (8001ac8 <HAL_GPIO_Init+0x334>)
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	089b      	lsrs	r3, r3, #2
 80019ee:	3302      	adds	r3, #2
 80019f0:	693a      	ldr	r2, [r7, #16]
 80019f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80019f6:	4b3b      	ldr	r3, [pc, #236]	; (8001ae4 <HAL_GPIO_Init+0x350>)
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	43db      	mvns	r3, r3
 8001a00:	693a      	ldr	r2, [r7, #16]
 8001a02:	4013      	ands	r3, r2
 8001a04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d003      	beq.n	8001a1a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001a12:	693a      	ldr	r2, [r7, #16]
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	4313      	orrs	r3, r2
 8001a18:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001a1a:	4a32      	ldr	r2, [pc, #200]	; (8001ae4 <HAL_GPIO_Init+0x350>)
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001a20:	4b30      	ldr	r3, [pc, #192]	; (8001ae4 <HAL_GPIO_Init+0x350>)
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	43db      	mvns	r3, r3
 8001a2a:	693a      	ldr	r2, [r7, #16]
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d003      	beq.n	8001a44 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001a3c:	693a      	ldr	r2, [r7, #16]
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	4313      	orrs	r3, r2
 8001a42:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001a44:	4a27      	ldr	r2, [pc, #156]	; (8001ae4 <HAL_GPIO_Init+0x350>)
 8001a46:	693b      	ldr	r3, [r7, #16]
 8001a48:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001a4a:	4b26      	ldr	r3, [pc, #152]	; (8001ae4 <HAL_GPIO_Init+0x350>)
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	43db      	mvns	r3, r3
 8001a54:	693a      	ldr	r2, [r7, #16]
 8001a56:	4013      	ands	r3, r2
 8001a58:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d003      	beq.n	8001a6e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001a66:	693a      	ldr	r2, [r7, #16]
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001a6e:	4a1d      	ldr	r2, [pc, #116]	; (8001ae4 <HAL_GPIO_Init+0x350>)
 8001a70:	693b      	ldr	r3, [r7, #16]
 8001a72:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001a74:	4b1b      	ldr	r3, [pc, #108]	; (8001ae4 <HAL_GPIO_Init+0x350>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	43db      	mvns	r3, r3
 8001a7e:	693a      	ldr	r2, [r7, #16]
 8001a80:	4013      	ands	r3, r2
 8001a82:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d003      	beq.n	8001a98 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001a90:	693a      	ldr	r2, [r7, #16]
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	4313      	orrs	r3, r2
 8001a96:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001a98:	4a12      	ldr	r2, [pc, #72]	; (8001ae4 <HAL_GPIO_Init+0x350>)
 8001a9a:	693b      	ldr	r3, [r7, #16]
 8001a9c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	3301      	adds	r3, #1
 8001aa2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	fa22 f303 	lsr.w	r3, r2, r3
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	f47f ae78 	bne.w	80017a4 <HAL_GPIO_Init+0x10>
  }
}
 8001ab4:	bf00      	nop
 8001ab6:	bf00      	nop
 8001ab8:	371c      	adds	r7, #28
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr
 8001ac2:	bf00      	nop
 8001ac4:	40021000 	.word	0x40021000
 8001ac8:	40010000 	.word	0x40010000
 8001acc:	48000400 	.word	0x48000400
 8001ad0:	48000800 	.word	0x48000800
 8001ad4:	48000c00 	.word	0x48000c00
 8001ad8:	48001000 	.word	0x48001000
 8001adc:	48001400 	.word	0x48001400
 8001ae0:	48001800 	.word	0x48001800
 8001ae4:	40010400 	.word	0x40010400

08001ae8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b085      	sub	sp, #20
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	460b      	mov	r3, r1
 8001af2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	691a      	ldr	r2, [r3, #16]
 8001af8:	887b      	ldrh	r3, [r7, #2]
 8001afa:	4013      	ands	r3, r2
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d002      	beq.n	8001b06 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001b00:	2301      	movs	r3, #1
 8001b02:	73fb      	strb	r3, [r7, #15]
 8001b04:	e001      	b.n	8001b0a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b06:	2300      	movs	r3, #0
 8001b08:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	3714      	adds	r7, #20
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr

08001b18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
 8001b20:	460b      	mov	r3, r1
 8001b22:	807b      	strh	r3, [r7, #2]
 8001b24:	4613      	mov	r3, r2
 8001b26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b28:	787b      	ldrb	r3, [r7, #1]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d003      	beq.n	8001b36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b2e:	887a      	ldrh	r2, [r7, #2]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b34:	e002      	b.n	8001b3c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b36:	887a      	ldrh	r2, [r7, #2]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001b3c:	bf00      	nop
 8001b3e:	370c      	adds	r7, #12
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr

08001b48 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	4603      	mov	r3, r0
 8001b50:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001b52:	4b08      	ldr	r3, [pc, #32]	; (8001b74 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001b54:	695a      	ldr	r2, [r3, #20]
 8001b56:	88fb      	ldrh	r3, [r7, #6]
 8001b58:	4013      	ands	r3, r2
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d006      	beq.n	8001b6c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001b5e:	4a05      	ldr	r2, [pc, #20]	; (8001b74 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001b60:	88fb      	ldrh	r3, [r7, #6]
 8001b62:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001b64:	88fb      	ldrh	r3, [r7, #6]
 8001b66:	4618      	mov	r0, r3
 8001b68:	f7ff f9f4 	bl	8000f54 <HAL_GPIO_EXTI_Callback>
  }
}
 8001b6c:	bf00      	nop
 8001b6e:	3708      	adds	r7, #8
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	40010400 	.word	0x40010400

08001b78 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001b7c:	4b04      	ldr	r3, [pc, #16]	; (8001b90 <HAL_PWREx_GetVoltageRange+0x18>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop
 8001b90:	40007000 	.word	0x40007000

08001b94 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b085      	sub	sp, #20
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ba2:	d130      	bne.n	8001c06 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ba4:	4b23      	ldr	r3, [pc, #140]	; (8001c34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001bac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001bb0:	d038      	beq.n	8001c24 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bb2:	4b20      	ldr	r3, [pc, #128]	; (8001c34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001bba:	4a1e      	ldr	r2, [pc, #120]	; (8001c34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001bbc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001bc0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001bc2:	4b1d      	ldr	r3, [pc, #116]	; (8001c38 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	2232      	movs	r2, #50	; 0x32
 8001bc8:	fb02 f303 	mul.w	r3, r2, r3
 8001bcc:	4a1b      	ldr	r2, [pc, #108]	; (8001c3c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001bce:	fba2 2303 	umull	r2, r3, r2, r3
 8001bd2:	0c9b      	lsrs	r3, r3, #18
 8001bd4:	3301      	adds	r3, #1
 8001bd6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001bd8:	e002      	b.n	8001be0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	3b01      	subs	r3, #1
 8001bde:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001be0:	4b14      	ldr	r3, [pc, #80]	; (8001c34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001be2:	695b      	ldr	r3, [r3, #20]
 8001be4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001be8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001bec:	d102      	bne.n	8001bf4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d1f2      	bne.n	8001bda <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001bf4:	4b0f      	ldr	r3, [pc, #60]	; (8001c34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001bf6:	695b      	ldr	r3, [r3, #20]
 8001bf8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bfc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c00:	d110      	bne.n	8001c24 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001c02:	2303      	movs	r3, #3
 8001c04:	e00f      	b.n	8001c26 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001c06:	4b0b      	ldr	r3, [pc, #44]	; (8001c34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001c0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c12:	d007      	beq.n	8001c24 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001c14:	4b07      	ldr	r3, [pc, #28]	; (8001c34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001c1c:	4a05      	ldr	r2, [pc, #20]	; (8001c34 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c1e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c22:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001c24:	2300      	movs	r3, #0
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3714      	adds	r7, #20
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop
 8001c34:	40007000 	.word	0x40007000
 8001c38:	20000124 	.word	0x20000124
 8001c3c:	431bde83 	.word	0x431bde83

08001c40 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b088      	sub	sp, #32
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d101      	bne.n	8001c52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	e3ca      	b.n	80023e8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c52:	4b97      	ldr	r3, [pc, #604]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001c54:	689b      	ldr	r3, [r3, #8]
 8001c56:	f003 030c 	and.w	r3, r3, #12
 8001c5a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c5c:	4b94      	ldr	r3, [pc, #592]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001c5e:	68db      	ldr	r3, [r3, #12]
 8001c60:	f003 0303 	and.w	r3, r3, #3
 8001c64:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f003 0310 	and.w	r3, r3, #16
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	f000 80e4 	beq.w	8001e3c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001c74:	69bb      	ldr	r3, [r7, #24]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d007      	beq.n	8001c8a <HAL_RCC_OscConfig+0x4a>
 8001c7a:	69bb      	ldr	r3, [r7, #24]
 8001c7c:	2b0c      	cmp	r3, #12
 8001c7e:	f040 808b 	bne.w	8001d98 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	f040 8087 	bne.w	8001d98 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001c8a:	4b89      	ldr	r3, [pc, #548]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 0302 	and.w	r3, r3, #2
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d005      	beq.n	8001ca2 <HAL_RCC_OscConfig+0x62>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	699b      	ldr	r3, [r3, #24]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d101      	bne.n	8001ca2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e3a2      	b.n	80023e8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6a1a      	ldr	r2, [r3, #32]
 8001ca6:	4b82      	ldr	r3, [pc, #520]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 0308 	and.w	r3, r3, #8
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d004      	beq.n	8001cbc <HAL_RCC_OscConfig+0x7c>
 8001cb2:	4b7f      	ldr	r3, [pc, #508]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001cba:	e005      	b.n	8001cc8 <HAL_RCC_OscConfig+0x88>
 8001cbc:	4b7c      	ldr	r3, [pc, #496]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001cbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001cc2:	091b      	lsrs	r3, r3, #4
 8001cc4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d223      	bcs.n	8001d14 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6a1b      	ldr	r3, [r3, #32]
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f000 fd1d 	bl	8002710 <RCC_SetFlashLatencyFromMSIRange>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d001      	beq.n	8001ce0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	e383      	b.n	80023e8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ce0:	4b73      	ldr	r3, [pc, #460]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a72      	ldr	r2, [pc, #456]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001ce6:	f043 0308 	orr.w	r3, r3, #8
 8001cea:	6013      	str	r3, [r2, #0]
 8001cec:	4b70      	ldr	r3, [pc, #448]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6a1b      	ldr	r3, [r3, #32]
 8001cf8:	496d      	ldr	r1, [pc, #436]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001cfe:	4b6c      	ldr	r3, [pc, #432]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	69db      	ldr	r3, [r3, #28]
 8001d0a:	021b      	lsls	r3, r3, #8
 8001d0c:	4968      	ldr	r1, [pc, #416]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	604b      	str	r3, [r1, #4]
 8001d12:	e025      	b.n	8001d60 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d14:	4b66      	ldr	r3, [pc, #408]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a65      	ldr	r2, [pc, #404]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001d1a:	f043 0308 	orr.w	r3, r3, #8
 8001d1e:	6013      	str	r3, [r2, #0]
 8001d20:	4b63      	ldr	r3, [pc, #396]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6a1b      	ldr	r3, [r3, #32]
 8001d2c:	4960      	ldr	r1, [pc, #384]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d32:	4b5f      	ldr	r3, [pc, #380]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	69db      	ldr	r3, [r3, #28]
 8001d3e:	021b      	lsls	r3, r3, #8
 8001d40:	495b      	ldr	r1, [pc, #364]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001d42:	4313      	orrs	r3, r2
 8001d44:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d46:	69bb      	ldr	r3, [r7, #24]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d109      	bne.n	8001d60 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6a1b      	ldr	r3, [r3, #32]
 8001d50:	4618      	mov	r0, r3
 8001d52:	f000 fcdd 	bl	8002710 <RCC_SetFlashLatencyFromMSIRange>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d001      	beq.n	8001d60 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	e343      	b.n	80023e8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001d60:	f000 fc4a 	bl	80025f8 <HAL_RCC_GetSysClockFreq>
 8001d64:	4602      	mov	r2, r0
 8001d66:	4b52      	ldr	r3, [pc, #328]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	091b      	lsrs	r3, r3, #4
 8001d6c:	f003 030f 	and.w	r3, r3, #15
 8001d70:	4950      	ldr	r1, [pc, #320]	; (8001eb4 <HAL_RCC_OscConfig+0x274>)
 8001d72:	5ccb      	ldrb	r3, [r1, r3]
 8001d74:	f003 031f 	and.w	r3, r3, #31
 8001d78:	fa22 f303 	lsr.w	r3, r2, r3
 8001d7c:	4a4e      	ldr	r2, [pc, #312]	; (8001eb8 <HAL_RCC_OscConfig+0x278>)
 8001d7e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001d80:	4b4e      	ldr	r3, [pc, #312]	; (8001ebc <HAL_RCC_OscConfig+0x27c>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4618      	mov	r0, r3
 8001d86:	f7ff fb73 	bl	8001470 <HAL_InitTick>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001d8e:	7bfb      	ldrb	r3, [r7, #15]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d052      	beq.n	8001e3a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001d94:	7bfb      	ldrb	r3, [r7, #15]
 8001d96:	e327      	b.n	80023e8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	699b      	ldr	r3, [r3, #24]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d032      	beq.n	8001e06 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001da0:	4b43      	ldr	r3, [pc, #268]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a42      	ldr	r2, [pc, #264]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001da6:	f043 0301 	orr.w	r3, r3, #1
 8001daa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001dac:	f7ff fbb0 	bl	8001510 <HAL_GetTick>
 8001db0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001db2:	e008      	b.n	8001dc6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001db4:	f7ff fbac 	bl	8001510 <HAL_GetTick>
 8001db8:	4602      	mov	r2, r0
 8001dba:	693b      	ldr	r3, [r7, #16]
 8001dbc:	1ad3      	subs	r3, r2, r3
 8001dbe:	2b02      	cmp	r3, #2
 8001dc0:	d901      	bls.n	8001dc6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001dc2:	2303      	movs	r3, #3
 8001dc4:	e310      	b.n	80023e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001dc6:	4b3a      	ldr	r3, [pc, #232]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f003 0302 	and.w	r3, r3, #2
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d0f0      	beq.n	8001db4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001dd2:	4b37      	ldr	r3, [pc, #220]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4a36      	ldr	r2, [pc, #216]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001dd8:	f043 0308 	orr.w	r3, r3, #8
 8001ddc:	6013      	str	r3, [r2, #0]
 8001dde:	4b34      	ldr	r3, [pc, #208]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6a1b      	ldr	r3, [r3, #32]
 8001dea:	4931      	ldr	r1, [pc, #196]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001dec:	4313      	orrs	r3, r2
 8001dee:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001df0:	4b2f      	ldr	r3, [pc, #188]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	69db      	ldr	r3, [r3, #28]
 8001dfc:	021b      	lsls	r3, r3, #8
 8001dfe:	492c      	ldr	r1, [pc, #176]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001e00:	4313      	orrs	r3, r2
 8001e02:	604b      	str	r3, [r1, #4]
 8001e04:	e01a      	b.n	8001e3c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001e06:	4b2a      	ldr	r3, [pc, #168]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a29      	ldr	r2, [pc, #164]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001e0c:	f023 0301 	bic.w	r3, r3, #1
 8001e10:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001e12:	f7ff fb7d 	bl	8001510 <HAL_GetTick>
 8001e16:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001e18:	e008      	b.n	8001e2c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e1a:	f7ff fb79 	bl	8001510 <HAL_GetTick>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	1ad3      	subs	r3, r2, r3
 8001e24:	2b02      	cmp	r3, #2
 8001e26:	d901      	bls.n	8001e2c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001e28:	2303      	movs	r3, #3
 8001e2a:	e2dd      	b.n	80023e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001e2c:	4b20      	ldr	r3, [pc, #128]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 0302 	and.w	r3, r3, #2
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d1f0      	bne.n	8001e1a <HAL_RCC_OscConfig+0x1da>
 8001e38:	e000      	b.n	8001e3c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001e3a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 0301 	and.w	r3, r3, #1
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d074      	beq.n	8001f32 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001e48:	69bb      	ldr	r3, [r7, #24]
 8001e4a:	2b08      	cmp	r3, #8
 8001e4c:	d005      	beq.n	8001e5a <HAL_RCC_OscConfig+0x21a>
 8001e4e:	69bb      	ldr	r3, [r7, #24]
 8001e50:	2b0c      	cmp	r3, #12
 8001e52:	d10e      	bne.n	8001e72 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	2b03      	cmp	r3, #3
 8001e58:	d10b      	bne.n	8001e72 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e5a:	4b15      	ldr	r3, [pc, #84]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d064      	beq.n	8001f30 <HAL_RCC_OscConfig+0x2f0>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d160      	bne.n	8001f30 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e2ba      	b.n	80023e8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e7a:	d106      	bne.n	8001e8a <HAL_RCC_OscConfig+0x24a>
 8001e7c:	4b0c      	ldr	r3, [pc, #48]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a0b      	ldr	r2, [pc, #44]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001e82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e86:	6013      	str	r3, [r2, #0]
 8001e88:	e026      	b.n	8001ed8 <HAL_RCC_OscConfig+0x298>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e92:	d115      	bne.n	8001ec0 <HAL_RCC_OscConfig+0x280>
 8001e94:	4b06      	ldr	r3, [pc, #24]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a05      	ldr	r2, [pc, #20]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001e9a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e9e:	6013      	str	r3, [r2, #0]
 8001ea0:	4b03      	ldr	r3, [pc, #12]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a02      	ldr	r2, [pc, #8]	; (8001eb0 <HAL_RCC_OscConfig+0x270>)
 8001ea6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001eaa:	6013      	str	r3, [r2, #0]
 8001eac:	e014      	b.n	8001ed8 <HAL_RCC_OscConfig+0x298>
 8001eae:	bf00      	nop
 8001eb0:	40021000 	.word	0x40021000
 8001eb4:	080035e8 	.word	0x080035e8
 8001eb8:	20000124 	.word	0x20000124
 8001ebc:	20000128 	.word	0x20000128
 8001ec0:	4ba0      	ldr	r3, [pc, #640]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a9f      	ldr	r2, [pc, #636]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 8001ec6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001eca:	6013      	str	r3, [r2, #0]
 8001ecc:	4b9d      	ldr	r3, [pc, #628]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a9c      	ldr	r2, [pc, #624]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 8001ed2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ed6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d013      	beq.n	8001f08 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ee0:	f7ff fb16 	bl	8001510 <HAL_GetTick>
 8001ee4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ee6:	e008      	b.n	8001efa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ee8:	f7ff fb12 	bl	8001510 <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	2b64      	cmp	r3, #100	; 0x64
 8001ef4:	d901      	bls.n	8001efa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	e276      	b.n	80023e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001efa:	4b92      	ldr	r3, [pc, #584]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d0f0      	beq.n	8001ee8 <HAL_RCC_OscConfig+0x2a8>
 8001f06:	e014      	b.n	8001f32 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f08:	f7ff fb02 	bl	8001510 <HAL_GetTick>
 8001f0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f0e:	e008      	b.n	8001f22 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f10:	f7ff fafe 	bl	8001510 <HAL_GetTick>
 8001f14:	4602      	mov	r2, r0
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	2b64      	cmp	r3, #100	; 0x64
 8001f1c:	d901      	bls.n	8001f22 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	e262      	b.n	80023e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f22:	4b88      	ldr	r3, [pc, #544]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d1f0      	bne.n	8001f10 <HAL_RCC_OscConfig+0x2d0>
 8001f2e:	e000      	b.n	8001f32 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f003 0302 	and.w	r3, r3, #2
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d060      	beq.n	8002000 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001f3e:	69bb      	ldr	r3, [r7, #24]
 8001f40:	2b04      	cmp	r3, #4
 8001f42:	d005      	beq.n	8001f50 <HAL_RCC_OscConfig+0x310>
 8001f44:	69bb      	ldr	r3, [r7, #24]
 8001f46:	2b0c      	cmp	r3, #12
 8001f48:	d119      	bne.n	8001f7e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	2b02      	cmp	r3, #2
 8001f4e:	d116      	bne.n	8001f7e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f50:	4b7c      	ldr	r3, [pc, #496]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d005      	beq.n	8001f68 <HAL_RCC_OscConfig+0x328>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d101      	bne.n	8001f68 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001f64:	2301      	movs	r3, #1
 8001f66:	e23f      	b.n	80023e8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f68:	4b76      	ldr	r3, [pc, #472]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	691b      	ldr	r3, [r3, #16]
 8001f74:	061b      	lsls	r3, r3, #24
 8001f76:	4973      	ldr	r1, [pc, #460]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f7c:	e040      	b.n	8002000 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	68db      	ldr	r3, [r3, #12]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d023      	beq.n	8001fce <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f86:	4b6f      	ldr	r3, [pc, #444]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a6e      	ldr	r2, [pc, #440]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 8001f8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f92:	f7ff fabd 	bl	8001510 <HAL_GetTick>
 8001f96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f98:	e008      	b.n	8001fac <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f9a:	f7ff fab9 	bl	8001510 <HAL_GetTick>
 8001f9e:	4602      	mov	r2, r0
 8001fa0:	693b      	ldr	r3, [r7, #16]
 8001fa2:	1ad3      	subs	r3, r2, r3
 8001fa4:	2b02      	cmp	r3, #2
 8001fa6:	d901      	bls.n	8001fac <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001fa8:	2303      	movs	r3, #3
 8001faa:	e21d      	b.n	80023e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fac:	4b65      	ldr	r3, [pc, #404]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d0f0      	beq.n	8001f9a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fb8:	4b62      	ldr	r3, [pc, #392]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	691b      	ldr	r3, [r3, #16]
 8001fc4:	061b      	lsls	r3, r3, #24
 8001fc6:	495f      	ldr	r1, [pc, #380]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	604b      	str	r3, [r1, #4]
 8001fcc:	e018      	b.n	8002000 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fce:	4b5d      	ldr	r3, [pc, #372]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a5c      	ldr	r2, [pc, #368]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 8001fd4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001fd8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fda:	f7ff fa99 	bl	8001510 <HAL_GetTick>
 8001fde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001fe0:	e008      	b.n	8001ff4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fe2:	f7ff fa95 	bl	8001510 <HAL_GetTick>
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	693b      	ldr	r3, [r7, #16]
 8001fea:	1ad3      	subs	r3, r2, r3
 8001fec:	2b02      	cmp	r3, #2
 8001fee:	d901      	bls.n	8001ff4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001ff0:	2303      	movs	r3, #3
 8001ff2:	e1f9      	b.n	80023e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ff4:	4b53      	ldr	r3, [pc, #332]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d1f0      	bne.n	8001fe2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 0308 	and.w	r3, r3, #8
 8002008:	2b00      	cmp	r3, #0
 800200a:	d03c      	beq.n	8002086 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	695b      	ldr	r3, [r3, #20]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d01c      	beq.n	800204e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002014:	4b4b      	ldr	r3, [pc, #300]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 8002016:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800201a:	4a4a      	ldr	r2, [pc, #296]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 800201c:	f043 0301 	orr.w	r3, r3, #1
 8002020:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002024:	f7ff fa74 	bl	8001510 <HAL_GetTick>
 8002028:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800202a:	e008      	b.n	800203e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800202c:	f7ff fa70 	bl	8001510 <HAL_GetTick>
 8002030:	4602      	mov	r2, r0
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	2b02      	cmp	r3, #2
 8002038:	d901      	bls.n	800203e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800203a:	2303      	movs	r3, #3
 800203c:	e1d4      	b.n	80023e8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800203e:	4b41      	ldr	r3, [pc, #260]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 8002040:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002044:	f003 0302 	and.w	r3, r3, #2
 8002048:	2b00      	cmp	r3, #0
 800204a:	d0ef      	beq.n	800202c <HAL_RCC_OscConfig+0x3ec>
 800204c:	e01b      	b.n	8002086 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800204e:	4b3d      	ldr	r3, [pc, #244]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 8002050:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002054:	4a3b      	ldr	r2, [pc, #236]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 8002056:	f023 0301 	bic.w	r3, r3, #1
 800205a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800205e:	f7ff fa57 	bl	8001510 <HAL_GetTick>
 8002062:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002064:	e008      	b.n	8002078 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002066:	f7ff fa53 	bl	8001510 <HAL_GetTick>
 800206a:	4602      	mov	r2, r0
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	1ad3      	subs	r3, r2, r3
 8002070:	2b02      	cmp	r3, #2
 8002072:	d901      	bls.n	8002078 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002074:	2303      	movs	r3, #3
 8002076:	e1b7      	b.n	80023e8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002078:	4b32      	ldr	r3, [pc, #200]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 800207a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800207e:	f003 0302 	and.w	r3, r3, #2
 8002082:	2b00      	cmp	r3, #0
 8002084:	d1ef      	bne.n	8002066 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f003 0304 	and.w	r3, r3, #4
 800208e:	2b00      	cmp	r3, #0
 8002090:	f000 80a6 	beq.w	80021e0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002094:	2300      	movs	r3, #0
 8002096:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002098:	4b2a      	ldr	r3, [pc, #168]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 800209a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800209c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d10d      	bne.n	80020c0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020a4:	4b27      	ldr	r3, [pc, #156]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 80020a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020a8:	4a26      	ldr	r2, [pc, #152]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 80020aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020ae:	6593      	str	r3, [r2, #88]	; 0x58
 80020b0:	4b24      	ldr	r3, [pc, #144]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 80020b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020b8:	60bb      	str	r3, [r7, #8]
 80020ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020bc:	2301      	movs	r3, #1
 80020be:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80020c0:	4b21      	ldr	r3, [pc, #132]	; (8002148 <HAL_RCC_OscConfig+0x508>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d118      	bne.n	80020fe <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80020cc:	4b1e      	ldr	r3, [pc, #120]	; (8002148 <HAL_RCC_OscConfig+0x508>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a1d      	ldr	r2, [pc, #116]	; (8002148 <HAL_RCC_OscConfig+0x508>)
 80020d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020d6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020d8:	f7ff fa1a 	bl	8001510 <HAL_GetTick>
 80020dc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80020de:	e008      	b.n	80020f2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020e0:	f7ff fa16 	bl	8001510 <HAL_GetTick>
 80020e4:	4602      	mov	r2, r0
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	2b02      	cmp	r3, #2
 80020ec:	d901      	bls.n	80020f2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80020ee:	2303      	movs	r3, #3
 80020f0:	e17a      	b.n	80023e8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80020f2:	4b15      	ldr	r3, [pc, #84]	; (8002148 <HAL_RCC_OscConfig+0x508>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d0f0      	beq.n	80020e0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	2b01      	cmp	r3, #1
 8002104:	d108      	bne.n	8002118 <HAL_RCC_OscConfig+0x4d8>
 8002106:	4b0f      	ldr	r3, [pc, #60]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 8002108:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800210c:	4a0d      	ldr	r2, [pc, #52]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 800210e:	f043 0301 	orr.w	r3, r3, #1
 8002112:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002116:	e029      	b.n	800216c <HAL_RCC_OscConfig+0x52c>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	2b05      	cmp	r3, #5
 800211e:	d115      	bne.n	800214c <HAL_RCC_OscConfig+0x50c>
 8002120:	4b08      	ldr	r3, [pc, #32]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 8002122:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002126:	4a07      	ldr	r2, [pc, #28]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 8002128:	f043 0304 	orr.w	r3, r3, #4
 800212c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002130:	4b04      	ldr	r3, [pc, #16]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 8002132:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002136:	4a03      	ldr	r2, [pc, #12]	; (8002144 <HAL_RCC_OscConfig+0x504>)
 8002138:	f043 0301 	orr.w	r3, r3, #1
 800213c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002140:	e014      	b.n	800216c <HAL_RCC_OscConfig+0x52c>
 8002142:	bf00      	nop
 8002144:	40021000 	.word	0x40021000
 8002148:	40007000 	.word	0x40007000
 800214c:	4b9c      	ldr	r3, [pc, #624]	; (80023c0 <HAL_RCC_OscConfig+0x780>)
 800214e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002152:	4a9b      	ldr	r2, [pc, #620]	; (80023c0 <HAL_RCC_OscConfig+0x780>)
 8002154:	f023 0301 	bic.w	r3, r3, #1
 8002158:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800215c:	4b98      	ldr	r3, [pc, #608]	; (80023c0 <HAL_RCC_OscConfig+0x780>)
 800215e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002162:	4a97      	ldr	r2, [pc, #604]	; (80023c0 <HAL_RCC_OscConfig+0x780>)
 8002164:	f023 0304 	bic.w	r3, r3, #4
 8002168:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	689b      	ldr	r3, [r3, #8]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d016      	beq.n	80021a2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002174:	f7ff f9cc 	bl	8001510 <HAL_GetTick>
 8002178:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800217a:	e00a      	b.n	8002192 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800217c:	f7ff f9c8 	bl	8001510 <HAL_GetTick>
 8002180:	4602      	mov	r2, r0
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	1ad3      	subs	r3, r2, r3
 8002186:	f241 3288 	movw	r2, #5000	; 0x1388
 800218a:	4293      	cmp	r3, r2
 800218c:	d901      	bls.n	8002192 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800218e:	2303      	movs	r3, #3
 8002190:	e12a      	b.n	80023e8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002192:	4b8b      	ldr	r3, [pc, #556]	; (80023c0 <HAL_RCC_OscConfig+0x780>)
 8002194:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002198:	f003 0302 	and.w	r3, r3, #2
 800219c:	2b00      	cmp	r3, #0
 800219e:	d0ed      	beq.n	800217c <HAL_RCC_OscConfig+0x53c>
 80021a0:	e015      	b.n	80021ce <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021a2:	f7ff f9b5 	bl	8001510 <HAL_GetTick>
 80021a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80021a8:	e00a      	b.n	80021c0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021aa:	f7ff f9b1 	bl	8001510 <HAL_GetTick>
 80021ae:	4602      	mov	r2, r0
 80021b0:	693b      	ldr	r3, [r7, #16]
 80021b2:	1ad3      	subs	r3, r2, r3
 80021b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d901      	bls.n	80021c0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80021bc:	2303      	movs	r3, #3
 80021be:	e113      	b.n	80023e8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80021c0:	4b7f      	ldr	r3, [pc, #508]	; (80023c0 <HAL_RCC_OscConfig+0x780>)
 80021c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021c6:	f003 0302 	and.w	r3, r3, #2
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d1ed      	bne.n	80021aa <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80021ce:	7ffb      	ldrb	r3, [r7, #31]
 80021d0:	2b01      	cmp	r3, #1
 80021d2:	d105      	bne.n	80021e0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021d4:	4b7a      	ldr	r3, [pc, #488]	; (80023c0 <HAL_RCC_OscConfig+0x780>)
 80021d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021d8:	4a79      	ldr	r2, [pc, #484]	; (80023c0 <HAL_RCC_OscConfig+0x780>)
 80021da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021de:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	f000 80fe 	beq.w	80023e6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021ee:	2b02      	cmp	r3, #2
 80021f0:	f040 80d0 	bne.w	8002394 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80021f4:	4b72      	ldr	r3, [pc, #456]	; (80023c0 <HAL_RCC_OscConfig+0x780>)
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	f003 0203 	and.w	r2, r3, #3
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002204:	429a      	cmp	r2, r3
 8002206:	d130      	bne.n	800226a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002212:	3b01      	subs	r3, #1
 8002214:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002216:	429a      	cmp	r2, r3
 8002218:	d127      	bne.n	800226a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002224:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002226:	429a      	cmp	r2, r3
 8002228:	d11f      	bne.n	800226a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002230:	687a      	ldr	r2, [r7, #4]
 8002232:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002234:	2a07      	cmp	r2, #7
 8002236:	bf14      	ite	ne
 8002238:	2201      	movne	r2, #1
 800223a:	2200      	moveq	r2, #0
 800223c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800223e:	4293      	cmp	r3, r2
 8002240:	d113      	bne.n	800226a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800224c:	085b      	lsrs	r3, r3, #1
 800224e:	3b01      	subs	r3, #1
 8002250:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002252:	429a      	cmp	r2, r3
 8002254:	d109      	bne.n	800226a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002260:	085b      	lsrs	r3, r3, #1
 8002262:	3b01      	subs	r3, #1
 8002264:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002266:	429a      	cmp	r2, r3
 8002268:	d06e      	beq.n	8002348 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800226a:	69bb      	ldr	r3, [r7, #24]
 800226c:	2b0c      	cmp	r3, #12
 800226e:	d069      	beq.n	8002344 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002270:	4b53      	ldr	r3, [pc, #332]	; (80023c0 <HAL_RCC_OscConfig+0x780>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002278:	2b00      	cmp	r3, #0
 800227a:	d105      	bne.n	8002288 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800227c:	4b50      	ldr	r3, [pc, #320]	; (80023c0 <HAL_RCC_OscConfig+0x780>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002284:	2b00      	cmp	r3, #0
 8002286:	d001      	beq.n	800228c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e0ad      	b.n	80023e8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800228c:	4b4c      	ldr	r3, [pc, #304]	; (80023c0 <HAL_RCC_OscConfig+0x780>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a4b      	ldr	r2, [pc, #300]	; (80023c0 <HAL_RCC_OscConfig+0x780>)
 8002292:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002296:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002298:	f7ff f93a 	bl	8001510 <HAL_GetTick>
 800229c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800229e:	e008      	b.n	80022b2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022a0:	f7ff f936 	bl	8001510 <HAL_GetTick>
 80022a4:	4602      	mov	r2, r0
 80022a6:	693b      	ldr	r3, [r7, #16]
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	2b02      	cmp	r3, #2
 80022ac:	d901      	bls.n	80022b2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80022ae:	2303      	movs	r3, #3
 80022b0:	e09a      	b.n	80023e8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022b2:	4b43      	ldr	r3, [pc, #268]	; (80023c0 <HAL_RCC_OscConfig+0x780>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d1f0      	bne.n	80022a0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022be:	4b40      	ldr	r3, [pc, #256]	; (80023c0 <HAL_RCC_OscConfig+0x780>)
 80022c0:	68da      	ldr	r2, [r3, #12]
 80022c2:	4b40      	ldr	r3, [pc, #256]	; (80023c4 <HAL_RCC_OscConfig+0x784>)
 80022c4:	4013      	ands	r3, r2
 80022c6:	687a      	ldr	r2, [r7, #4]
 80022c8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80022ca:	687a      	ldr	r2, [r7, #4]
 80022cc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80022ce:	3a01      	subs	r2, #1
 80022d0:	0112      	lsls	r2, r2, #4
 80022d2:	4311      	orrs	r1, r2
 80022d4:	687a      	ldr	r2, [r7, #4]
 80022d6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80022d8:	0212      	lsls	r2, r2, #8
 80022da:	4311      	orrs	r1, r2
 80022dc:	687a      	ldr	r2, [r7, #4]
 80022de:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80022e0:	0852      	lsrs	r2, r2, #1
 80022e2:	3a01      	subs	r2, #1
 80022e4:	0552      	lsls	r2, r2, #21
 80022e6:	4311      	orrs	r1, r2
 80022e8:	687a      	ldr	r2, [r7, #4]
 80022ea:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80022ec:	0852      	lsrs	r2, r2, #1
 80022ee:	3a01      	subs	r2, #1
 80022f0:	0652      	lsls	r2, r2, #25
 80022f2:	4311      	orrs	r1, r2
 80022f4:	687a      	ldr	r2, [r7, #4]
 80022f6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80022f8:	0912      	lsrs	r2, r2, #4
 80022fa:	0452      	lsls	r2, r2, #17
 80022fc:	430a      	orrs	r2, r1
 80022fe:	4930      	ldr	r1, [pc, #192]	; (80023c0 <HAL_RCC_OscConfig+0x780>)
 8002300:	4313      	orrs	r3, r2
 8002302:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002304:	4b2e      	ldr	r3, [pc, #184]	; (80023c0 <HAL_RCC_OscConfig+0x780>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a2d      	ldr	r2, [pc, #180]	; (80023c0 <HAL_RCC_OscConfig+0x780>)
 800230a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800230e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002310:	4b2b      	ldr	r3, [pc, #172]	; (80023c0 <HAL_RCC_OscConfig+0x780>)
 8002312:	68db      	ldr	r3, [r3, #12]
 8002314:	4a2a      	ldr	r2, [pc, #168]	; (80023c0 <HAL_RCC_OscConfig+0x780>)
 8002316:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800231a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800231c:	f7ff f8f8 	bl	8001510 <HAL_GetTick>
 8002320:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002322:	e008      	b.n	8002336 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002324:	f7ff f8f4 	bl	8001510 <HAL_GetTick>
 8002328:	4602      	mov	r2, r0
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	2b02      	cmp	r3, #2
 8002330:	d901      	bls.n	8002336 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002332:	2303      	movs	r3, #3
 8002334:	e058      	b.n	80023e8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002336:	4b22      	ldr	r3, [pc, #136]	; (80023c0 <HAL_RCC_OscConfig+0x780>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800233e:	2b00      	cmp	r3, #0
 8002340:	d0f0      	beq.n	8002324 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002342:	e050      	b.n	80023e6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	e04f      	b.n	80023e8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002348:	4b1d      	ldr	r3, [pc, #116]	; (80023c0 <HAL_RCC_OscConfig+0x780>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002350:	2b00      	cmp	r3, #0
 8002352:	d148      	bne.n	80023e6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002354:	4b1a      	ldr	r3, [pc, #104]	; (80023c0 <HAL_RCC_OscConfig+0x780>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a19      	ldr	r2, [pc, #100]	; (80023c0 <HAL_RCC_OscConfig+0x780>)
 800235a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800235e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002360:	4b17      	ldr	r3, [pc, #92]	; (80023c0 <HAL_RCC_OscConfig+0x780>)
 8002362:	68db      	ldr	r3, [r3, #12]
 8002364:	4a16      	ldr	r2, [pc, #88]	; (80023c0 <HAL_RCC_OscConfig+0x780>)
 8002366:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800236a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800236c:	f7ff f8d0 	bl	8001510 <HAL_GetTick>
 8002370:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002372:	e008      	b.n	8002386 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002374:	f7ff f8cc 	bl	8001510 <HAL_GetTick>
 8002378:	4602      	mov	r2, r0
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	1ad3      	subs	r3, r2, r3
 800237e:	2b02      	cmp	r3, #2
 8002380:	d901      	bls.n	8002386 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002382:	2303      	movs	r3, #3
 8002384:	e030      	b.n	80023e8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002386:	4b0e      	ldr	r3, [pc, #56]	; (80023c0 <HAL_RCC_OscConfig+0x780>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800238e:	2b00      	cmp	r3, #0
 8002390:	d0f0      	beq.n	8002374 <HAL_RCC_OscConfig+0x734>
 8002392:	e028      	b.n	80023e6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	2b0c      	cmp	r3, #12
 8002398:	d023      	beq.n	80023e2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800239a:	4b09      	ldr	r3, [pc, #36]	; (80023c0 <HAL_RCC_OscConfig+0x780>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a08      	ldr	r2, [pc, #32]	; (80023c0 <HAL_RCC_OscConfig+0x780>)
 80023a0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80023a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023a6:	f7ff f8b3 	bl	8001510 <HAL_GetTick>
 80023aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023ac:	e00c      	b.n	80023c8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023ae:	f7ff f8af 	bl	8001510 <HAL_GetTick>
 80023b2:	4602      	mov	r2, r0
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	1ad3      	subs	r3, r2, r3
 80023b8:	2b02      	cmp	r3, #2
 80023ba:	d905      	bls.n	80023c8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80023bc:	2303      	movs	r3, #3
 80023be:	e013      	b.n	80023e8 <HAL_RCC_OscConfig+0x7a8>
 80023c0:	40021000 	.word	0x40021000
 80023c4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023c8:	4b09      	ldr	r3, [pc, #36]	; (80023f0 <HAL_RCC_OscConfig+0x7b0>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d1ec      	bne.n	80023ae <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80023d4:	4b06      	ldr	r3, [pc, #24]	; (80023f0 <HAL_RCC_OscConfig+0x7b0>)
 80023d6:	68da      	ldr	r2, [r3, #12]
 80023d8:	4905      	ldr	r1, [pc, #20]	; (80023f0 <HAL_RCC_OscConfig+0x7b0>)
 80023da:	4b06      	ldr	r3, [pc, #24]	; (80023f4 <HAL_RCC_OscConfig+0x7b4>)
 80023dc:	4013      	ands	r3, r2
 80023de:	60cb      	str	r3, [r1, #12]
 80023e0:	e001      	b.n	80023e6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e000      	b.n	80023e8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80023e6:	2300      	movs	r3, #0
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3720      	adds	r7, #32
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	40021000 	.word	0x40021000
 80023f4:	feeefffc 	.word	0xfeeefffc

080023f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b084      	sub	sp, #16
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
 8002400:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d101      	bne.n	800240c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	e0e7      	b.n	80025dc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800240c:	4b75      	ldr	r3, [pc, #468]	; (80025e4 <HAL_RCC_ClockConfig+0x1ec>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0307 	and.w	r3, r3, #7
 8002414:	683a      	ldr	r2, [r7, #0]
 8002416:	429a      	cmp	r2, r3
 8002418:	d910      	bls.n	800243c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800241a:	4b72      	ldr	r3, [pc, #456]	; (80025e4 <HAL_RCC_ClockConfig+0x1ec>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f023 0207 	bic.w	r2, r3, #7
 8002422:	4970      	ldr	r1, [pc, #448]	; (80025e4 <HAL_RCC_ClockConfig+0x1ec>)
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	4313      	orrs	r3, r2
 8002428:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800242a:	4b6e      	ldr	r3, [pc, #440]	; (80025e4 <HAL_RCC_ClockConfig+0x1ec>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 0307 	and.w	r3, r3, #7
 8002432:	683a      	ldr	r2, [r7, #0]
 8002434:	429a      	cmp	r2, r3
 8002436:	d001      	beq.n	800243c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002438:	2301      	movs	r3, #1
 800243a:	e0cf      	b.n	80025dc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 0302 	and.w	r3, r3, #2
 8002444:	2b00      	cmp	r3, #0
 8002446:	d010      	beq.n	800246a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	689a      	ldr	r2, [r3, #8]
 800244c:	4b66      	ldr	r3, [pc, #408]	; (80025e8 <HAL_RCC_ClockConfig+0x1f0>)
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002454:	429a      	cmp	r2, r3
 8002456:	d908      	bls.n	800246a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002458:	4b63      	ldr	r3, [pc, #396]	; (80025e8 <HAL_RCC_ClockConfig+0x1f0>)
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	4960      	ldr	r1, [pc, #384]	; (80025e8 <HAL_RCC_ClockConfig+0x1f0>)
 8002466:	4313      	orrs	r3, r2
 8002468:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 0301 	and.w	r3, r3, #1
 8002472:	2b00      	cmp	r3, #0
 8002474:	d04c      	beq.n	8002510 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	2b03      	cmp	r3, #3
 800247c:	d107      	bne.n	800248e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800247e:	4b5a      	ldr	r3, [pc, #360]	; (80025e8 <HAL_RCC_ClockConfig+0x1f0>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002486:	2b00      	cmp	r3, #0
 8002488:	d121      	bne.n	80024ce <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e0a6      	b.n	80025dc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	2b02      	cmp	r3, #2
 8002494:	d107      	bne.n	80024a6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002496:	4b54      	ldr	r3, [pc, #336]	; (80025e8 <HAL_RCC_ClockConfig+0x1f0>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d115      	bne.n	80024ce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e09a      	b.n	80025dc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d107      	bne.n	80024be <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80024ae:	4b4e      	ldr	r3, [pc, #312]	; (80025e8 <HAL_RCC_ClockConfig+0x1f0>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f003 0302 	and.w	r3, r3, #2
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d109      	bne.n	80024ce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e08e      	b.n	80025dc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80024be:	4b4a      	ldr	r3, [pc, #296]	; (80025e8 <HAL_RCC_ClockConfig+0x1f0>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d101      	bne.n	80024ce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
 80024cc:	e086      	b.n	80025dc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80024ce:	4b46      	ldr	r3, [pc, #280]	; (80025e8 <HAL_RCC_ClockConfig+0x1f0>)
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	f023 0203 	bic.w	r2, r3, #3
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	4943      	ldr	r1, [pc, #268]	; (80025e8 <HAL_RCC_ClockConfig+0x1f0>)
 80024dc:	4313      	orrs	r3, r2
 80024de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024e0:	f7ff f816 	bl	8001510 <HAL_GetTick>
 80024e4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024e6:	e00a      	b.n	80024fe <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024e8:	f7ff f812 	bl	8001510 <HAL_GetTick>
 80024ec:	4602      	mov	r2, r0
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	1ad3      	subs	r3, r2, r3
 80024f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d901      	bls.n	80024fe <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80024fa:	2303      	movs	r3, #3
 80024fc:	e06e      	b.n	80025dc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024fe:	4b3a      	ldr	r3, [pc, #232]	; (80025e8 <HAL_RCC_ClockConfig+0x1f0>)
 8002500:	689b      	ldr	r3, [r3, #8]
 8002502:	f003 020c 	and.w	r2, r3, #12
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	009b      	lsls	r3, r3, #2
 800250c:	429a      	cmp	r2, r3
 800250e:	d1eb      	bne.n	80024e8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f003 0302 	and.w	r3, r3, #2
 8002518:	2b00      	cmp	r3, #0
 800251a:	d010      	beq.n	800253e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	689a      	ldr	r2, [r3, #8]
 8002520:	4b31      	ldr	r3, [pc, #196]	; (80025e8 <HAL_RCC_ClockConfig+0x1f0>)
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002528:	429a      	cmp	r2, r3
 800252a:	d208      	bcs.n	800253e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800252c:	4b2e      	ldr	r3, [pc, #184]	; (80025e8 <HAL_RCC_ClockConfig+0x1f0>)
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	492b      	ldr	r1, [pc, #172]	; (80025e8 <HAL_RCC_ClockConfig+0x1f0>)
 800253a:	4313      	orrs	r3, r2
 800253c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800253e:	4b29      	ldr	r3, [pc, #164]	; (80025e4 <HAL_RCC_ClockConfig+0x1ec>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 0307 	and.w	r3, r3, #7
 8002546:	683a      	ldr	r2, [r7, #0]
 8002548:	429a      	cmp	r2, r3
 800254a:	d210      	bcs.n	800256e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800254c:	4b25      	ldr	r3, [pc, #148]	; (80025e4 <HAL_RCC_ClockConfig+0x1ec>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f023 0207 	bic.w	r2, r3, #7
 8002554:	4923      	ldr	r1, [pc, #140]	; (80025e4 <HAL_RCC_ClockConfig+0x1ec>)
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	4313      	orrs	r3, r2
 800255a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800255c:	4b21      	ldr	r3, [pc, #132]	; (80025e4 <HAL_RCC_ClockConfig+0x1ec>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0307 	and.w	r3, r3, #7
 8002564:	683a      	ldr	r2, [r7, #0]
 8002566:	429a      	cmp	r2, r3
 8002568:	d001      	beq.n	800256e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	e036      	b.n	80025dc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f003 0304 	and.w	r3, r3, #4
 8002576:	2b00      	cmp	r3, #0
 8002578:	d008      	beq.n	800258c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800257a:	4b1b      	ldr	r3, [pc, #108]	; (80025e8 <HAL_RCC_ClockConfig+0x1f0>)
 800257c:	689b      	ldr	r3, [r3, #8]
 800257e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	68db      	ldr	r3, [r3, #12]
 8002586:	4918      	ldr	r1, [pc, #96]	; (80025e8 <HAL_RCC_ClockConfig+0x1f0>)
 8002588:	4313      	orrs	r3, r2
 800258a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f003 0308 	and.w	r3, r3, #8
 8002594:	2b00      	cmp	r3, #0
 8002596:	d009      	beq.n	80025ac <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002598:	4b13      	ldr	r3, [pc, #76]	; (80025e8 <HAL_RCC_ClockConfig+0x1f0>)
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	691b      	ldr	r3, [r3, #16]
 80025a4:	00db      	lsls	r3, r3, #3
 80025a6:	4910      	ldr	r1, [pc, #64]	; (80025e8 <HAL_RCC_ClockConfig+0x1f0>)
 80025a8:	4313      	orrs	r3, r2
 80025aa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80025ac:	f000 f824 	bl	80025f8 <HAL_RCC_GetSysClockFreq>
 80025b0:	4602      	mov	r2, r0
 80025b2:	4b0d      	ldr	r3, [pc, #52]	; (80025e8 <HAL_RCC_ClockConfig+0x1f0>)
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	091b      	lsrs	r3, r3, #4
 80025b8:	f003 030f 	and.w	r3, r3, #15
 80025bc:	490b      	ldr	r1, [pc, #44]	; (80025ec <HAL_RCC_ClockConfig+0x1f4>)
 80025be:	5ccb      	ldrb	r3, [r1, r3]
 80025c0:	f003 031f 	and.w	r3, r3, #31
 80025c4:	fa22 f303 	lsr.w	r3, r2, r3
 80025c8:	4a09      	ldr	r2, [pc, #36]	; (80025f0 <HAL_RCC_ClockConfig+0x1f8>)
 80025ca:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80025cc:	4b09      	ldr	r3, [pc, #36]	; (80025f4 <HAL_RCC_ClockConfig+0x1fc>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4618      	mov	r0, r3
 80025d2:	f7fe ff4d 	bl	8001470 <HAL_InitTick>
 80025d6:	4603      	mov	r3, r0
 80025d8:	72fb      	strb	r3, [r7, #11]

  return status;
 80025da:	7afb      	ldrb	r3, [r7, #11]
}
 80025dc:	4618      	mov	r0, r3
 80025de:	3710      	adds	r7, #16
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	40022000 	.word	0x40022000
 80025e8:	40021000 	.word	0x40021000
 80025ec:	080035e8 	.word	0x080035e8
 80025f0:	20000124 	.word	0x20000124
 80025f4:	20000128 	.word	0x20000128

080025f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b089      	sub	sp, #36	; 0x24
 80025fc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80025fe:	2300      	movs	r3, #0
 8002600:	61fb      	str	r3, [r7, #28]
 8002602:	2300      	movs	r3, #0
 8002604:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002606:	4b3e      	ldr	r3, [pc, #248]	; (8002700 <HAL_RCC_GetSysClockFreq+0x108>)
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	f003 030c 	and.w	r3, r3, #12
 800260e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002610:	4b3b      	ldr	r3, [pc, #236]	; (8002700 <HAL_RCC_GetSysClockFreq+0x108>)
 8002612:	68db      	ldr	r3, [r3, #12]
 8002614:	f003 0303 	and.w	r3, r3, #3
 8002618:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d005      	beq.n	800262c <HAL_RCC_GetSysClockFreq+0x34>
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	2b0c      	cmp	r3, #12
 8002624:	d121      	bne.n	800266a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	2b01      	cmp	r3, #1
 800262a:	d11e      	bne.n	800266a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800262c:	4b34      	ldr	r3, [pc, #208]	; (8002700 <HAL_RCC_GetSysClockFreq+0x108>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f003 0308 	and.w	r3, r3, #8
 8002634:	2b00      	cmp	r3, #0
 8002636:	d107      	bne.n	8002648 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002638:	4b31      	ldr	r3, [pc, #196]	; (8002700 <HAL_RCC_GetSysClockFreq+0x108>)
 800263a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800263e:	0a1b      	lsrs	r3, r3, #8
 8002640:	f003 030f 	and.w	r3, r3, #15
 8002644:	61fb      	str	r3, [r7, #28]
 8002646:	e005      	b.n	8002654 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002648:	4b2d      	ldr	r3, [pc, #180]	; (8002700 <HAL_RCC_GetSysClockFreq+0x108>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	091b      	lsrs	r3, r3, #4
 800264e:	f003 030f 	and.w	r3, r3, #15
 8002652:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002654:	4a2b      	ldr	r2, [pc, #172]	; (8002704 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800265c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d10d      	bne.n	8002680 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002664:	69fb      	ldr	r3, [r7, #28]
 8002666:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002668:	e00a      	b.n	8002680 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	2b04      	cmp	r3, #4
 800266e:	d102      	bne.n	8002676 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002670:	4b25      	ldr	r3, [pc, #148]	; (8002708 <HAL_RCC_GetSysClockFreq+0x110>)
 8002672:	61bb      	str	r3, [r7, #24]
 8002674:	e004      	b.n	8002680 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	2b08      	cmp	r3, #8
 800267a:	d101      	bne.n	8002680 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800267c:	4b23      	ldr	r3, [pc, #140]	; (800270c <HAL_RCC_GetSysClockFreq+0x114>)
 800267e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	2b0c      	cmp	r3, #12
 8002684:	d134      	bne.n	80026f0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002686:	4b1e      	ldr	r3, [pc, #120]	; (8002700 <HAL_RCC_GetSysClockFreq+0x108>)
 8002688:	68db      	ldr	r3, [r3, #12]
 800268a:	f003 0303 	and.w	r3, r3, #3
 800268e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	2b02      	cmp	r3, #2
 8002694:	d003      	beq.n	800269e <HAL_RCC_GetSysClockFreq+0xa6>
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	2b03      	cmp	r3, #3
 800269a:	d003      	beq.n	80026a4 <HAL_RCC_GetSysClockFreq+0xac>
 800269c:	e005      	b.n	80026aa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800269e:	4b1a      	ldr	r3, [pc, #104]	; (8002708 <HAL_RCC_GetSysClockFreq+0x110>)
 80026a0:	617b      	str	r3, [r7, #20]
      break;
 80026a2:	e005      	b.n	80026b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80026a4:	4b19      	ldr	r3, [pc, #100]	; (800270c <HAL_RCC_GetSysClockFreq+0x114>)
 80026a6:	617b      	str	r3, [r7, #20]
      break;
 80026a8:	e002      	b.n	80026b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	617b      	str	r3, [r7, #20]
      break;
 80026ae:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80026b0:	4b13      	ldr	r3, [pc, #76]	; (8002700 <HAL_RCC_GetSysClockFreq+0x108>)
 80026b2:	68db      	ldr	r3, [r3, #12]
 80026b4:	091b      	lsrs	r3, r3, #4
 80026b6:	f003 0307 	and.w	r3, r3, #7
 80026ba:	3301      	adds	r3, #1
 80026bc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80026be:	4b10      	ldr	r3, [pc, #64]	; (8002700 <HAL_RCC_GetSysClockFreq+0x108>)
 80026c0:	68db      	ldr	r3, [r3, #12]
 80026c2:	0a1b      	lsrs	r3, r3, #8
 80026c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80026c8:	697a      	ldr	r2, [r7, #20]
 80026ca:	fb03 f202 	mul.w	r2, r3, r2
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80026d4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80026d6:	4b0a      	ldr	r3, [pc, #40]	; (8002700 <HAL_RCC_GetSysClockFreq+0x108>)
 80026d8:	68db      	ldr	r3, [r3, #12]
 80026da:	0e5b      	lsrs	r3, r3, #25
 80026dc:	f003 0303 	and.w	r3, r3, #3
 80026e0:	3301      	adds	r3, #1
 80026e2:	005b      	lsls	r3, r3, #1
 80026e4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80026e6:	697a      	ldr	r2, [r7, #20]
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80026ee:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80026f0:	69bb      	ldr	r3, [r7, #24]
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3724      	adds	r7, #36	; 0x24
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr
 80026fe:	bf00      	nop
 8002700:	40021000 	.word	0x40021000
 8002704:	080035f8 	.word	0x080035f8
 8002708:	00f42400 	.word	0x00f42400
 800270c:	007a1200 	.word	0x007a1200

08002710 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b086      	sub	sp, #24
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002718:	2300      	movs	r3, #0
 800271a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800271c:	4b2a      	ldr	r3, [pc, #168]	; (80027c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800271e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002720:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002724:	2b00      	cmp	r3, #0
 8002726:	d003      	beq.n	8002730 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002728:	f7ff fa26 	bl	8001b78 <HAL_PWREx_GetVoltageRange>
 800272c:	6178      	str	r0, [r7, #20]
 800272e:	e014      	b.n	800275a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002730:	4b25      	ldr	r3, [pc, #148]	; (80027c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002732:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002734:	4a24      	ldr	r2, [pc, #144]	; (80027c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002736:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800273a:	6593      	str	r3, [r2, #88]	; 0x58
 800273c:	4b22      	ldr	r3, [pc, #136]	; (80027c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800273e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002740:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002744:	60fb      	str	r3, [r7, #12]
 8002746:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002748:	f7ff fa16 	bl	8001b78 <HAL_PWREx_GetVoltageRange>
 800274c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800274e:	4b1e      	ldr	r3, [pc, #120]	; (80027c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002750:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002752:	4a1d      	ldr	r2, [pc, #116]	; (80027c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002754:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002758:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002760:	d10b      	bne.n	800277a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2b80      	cmp	r3, #128	; 0x80
 8002766:	d919      	bls.n	800279c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2ba0      	cmp	r3, #160	; 0xa0
 800276c:	d902      	bls.n	8002774 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800276e:	2302      	movs	r3, #2
 8002770:	613b      	str	r3, [r7, #16]
 8002772:	e013      	b.n	800279c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002774:	2301      	movs	r3, #1
 8002776:	613b      	str	r3, [r7, #16]
 8002778:	e010      	b.n	800279c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2b80      	cmp	r3, #128	; 0x80
 800277e:	d902      	bls.n	8002786 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002780:	2303      	movs	r3, #3
 8002782:	613b      	str	r3, [r7, #16]
 8002784:	e00a      	b.n	800279c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2b80      	cmp	r3, #128	; 0x80
 800278a:	d102      	bne.n	8002792 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800278c:	2302      	movs	r3, #2
 800278e:	613b      	str	r3, [r7, #16]
 8002790:	e004      	b.n	800279c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2b70      	cmp	r3, #112	; 0x70
 8002796:	d101      	bne.n	800279c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002798:	2301      	movs	r3, #1
 800279a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800279c:	4b0b      	ldr	r3, [pc, #44]	; (80027cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f023 0207 	bic.w	r2, r3, #7
 80027a4:	4909      	ldr	r1, [pc, #36]	; (80027cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	4313      	orrs	r3, r2
 80027aa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80027ac:	4b07      	ldr	r3, [pc, #28]	; (80027cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f003 0307 	and.w	r3, r3, #7
 80027b4:	693a      	ldr	r2, [r7, #16]
 80027b6:	429a      	cmp	r2, r3
 80027b8:	d001      	beq.n	80027be <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e000      	b.n	80027c0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80027be:	2300      	movs	r3, #0
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	3718      	adds	r7, #24
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}
 80027c8:	40021000 	.word	0x40021000
 80027cc:	40022000 	.word	0x40022000

080027d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b084      	sub	sp, #16
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d101      	bne.n	80027e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e095      	b.n	800290e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d108      	bne.n	80027fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80027f2:	d009      	beq.n	8002808 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2200      	movs	r2, #0
 80027f8:	61da      	str	r2, [r3, #28]
 80027fa:	e005      	b.n	8002808 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2200      	movs	r2, #0
 8002800:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2200      	movs	r2, #0
 8002806:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2200      	movs	r2, #0
 800280c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002814:	b2db      	uxtb	r3, r3
 8002816:	2b00      	cmp	r3, #0
 8002818:	d106      	bne.n	8002828 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2200      	movs	r2, #0
 800281e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002822:	6878      	ldr	r0, [r7, #4]
 8002824:	f7fe fd06 	bl	8001234 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2202      	movs	r2, #2
 800282c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800283e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	68db      	ldr	r3, [r3, #12]
 8002844:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002848:	d902      	bls.n	8002850 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800284a:	2300      	movs	r3, #0
 800284c:	60fb      	str	r3, [r7, #12]
 800284e:	e002      	b.n	8002856 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002850:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002854:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	68db      	ldr	r3, [r3, #12]
 800285a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800285e:	d007      	beq.n	8002870 <HAL_SPI_Init+0xa0>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002868:	d002      	beq.n	8002870 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002880:	431a      	orrs	r2, r3
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	691b      	ldr	r3, [r3, #16]
 8002886:	f003 0302 	and.w	r3, r3, #2
 800288a:	431a      	orrs	r2, r3
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	695b      	ldr	r3, [r3, #20]
 8002890:	f003 0301 	and.w	r3, r3, #1
 8002894:	431a      	orrs	r2, r3
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	699b      	ldr	r3, [r3, #24]
 800289a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800289e:	431a      	orrs	r2, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	69db      	ldr	r3, [r3, #28]
 80028a4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80028a8:	431a      	orrs	r2, r3
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6a1b      	ldr	r3, [r3, #32]
 80028ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028b2:	ea42 0103 	orr.w	r1, r2, r3
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ba:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	430a      	orrs	r2, r1
 80028c4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	699b      	ldr	r3, [r3, #24]
 80028ca:	0c1b      	lsrs	r3, r3, #16
 80028cc:	f003 0204 	and.w	r2, r3, #4
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d4:	f003 0310 	and.w	r3, r3, #16
 80028d8:	431a      	orrs	r2, r3
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028de:	f003 0308 	and.w	r3, r3, #8
 80028e2:	431a      	orrs	r2, r3
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	68db      	ldr	r3, [r3, #12]
 80028e8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80028ec:	ea42 0103 	orr.w	r1, r2, r3
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	430a      	orrs	r2, r1
 80028fc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2200      	movs	r2, #0
 8002902:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2201      	movs	r2, #1
 8002908:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800290c:	2300      	movs	r3, #0
}
 800290e:	4618      	mov	r0, r3
 8002910:	3710      	adds	r7, #16
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}

08002916 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002916:	b580      	push	{r7, lr}
 8002918:	b088      	sub	sp, #32
 800291a:	af00      	add	r7, sp, #0
 800291c:	60f8      	str	r0, [r7, #12]
 800291e:	60b9      	str	r1, [r7, #8]
 8002920:	603b      	str	r3, [r7, #0]
 8002922:	4613      	mov	r3, r2
 8002924:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002926:	2300      	movs	r3, #0
 8002928:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002930:	2b01      	cmp	r3, #1
 8002932:	d101      	bne.n	8002938 <HAL_SPI_Transmit+0x22>
 8002934:	2302      	movs	r3, #2
 8002936:	e15f      	b.n	8002bf8 <HAL_SPI_Transmit+0x2e2>
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2201      	movs	r2, #1
 800293c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002940:	f7fe fde6 	bl	8001510 <HAL_GetTick>
 8002944:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002946:	88fb      	ldrh	r3, [r7, #6]
 8002948:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002950:	b2db      	uxtb	r3, r3
 8002952:	2b01      	cmp	r3, #1
 8002954:	d002      	beq.n	800295c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002956:	2302      	movs	r3, #2
 8002958:	77fb      	strb	r3, [r7, #31]
    goto error;
 800295a:	e148      	b.n	8002bee <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d002      	beq.n	8002968 <HAL_SPI_Transmit+0x52>
 8002962:	88fb      	ldrh	r3, [r7, #6]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d102      	bne.n	800296e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800296c:	e13f      	b.n	8002bee <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2203      	movs	r2, #3
 8002972:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	2200      	movs	r2, #0
 800297a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	68ba      	ldr	r2, [r7, #8]
 8002980:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	88fa      	ldrh	r2, [r7, #6]
 8002986:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	88fa      	ldrh	r2, [r7, #6]
 800298c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2200      	movs	r2, #0
 8002992:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	2200      	movs	r2, #0
 8002998:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	2200      	movs	r2, #0
 80029a0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	2200      	movs	r2, #0
 80029a8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2200      	movs	r2, #0
 80029ae:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029b8:	d10f      	bne.n	80029da <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80029c8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80029d8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029e4:	2b40      	cmp	r3, #64	; 0x40
 80029e6:	d007      	beq.n	80029f8 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80029f6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002a00:	d94f      	bls.n	8002aa2 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d002      	beq.n	8002a10 <HAL_SPI_Transmit+0xfa>
 8002a0a:	8afb      	ldrh	r3, [r7, #22]
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	d142      	bne.n	8002a96 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a14:	881a      	ldrh	r2, [r3, #0]
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a20:	1c9a      	adds	r2, r3, #2
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a2a:	b29b      	uxth	r3, r3
 8002a2c:	3b01      	subs	r3, #1
 8002a2e:	b29a      	uxth	r2, r3
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002a34:	e02f      	b.n	8002a96 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	f003 0302 	and.w	r3, r3, #2
 8002a40:	2b02      	cmp	r3, #2
 8002a42:	d112      	bne.n	8002a6a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a48:	881a      	ldrh	r2, [r3, #0]
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a54:	1c9a      	adds	r2, r3, #2
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a5e:	b29b      	uxth	r3, r3
 8002a60:	3b01      	subs	r3, #1
 8002a62:	b29a      	uxth	r2, r3
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002a68:	e015      	b.n	8002a96 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a6a:	f7fe fd51 	bl	8001510 <HAL_GetTick>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	69bb      	ldr	r3, [r7, #24]
 8002a72:	1ad3      	subs	r3, r2, r3
 8002a74:	683a      	ldr	r2, [r7, #0]
 8002a76:	429a      	cmp	r2, r3
 8002a78:	d803      	bhi.n	8002a82 <HAL_SPI_Transmit+0x16c>
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a80:	d102      	bne.n	8002a88 <HAL_SPI_Transmit+0x172>
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d106      	bne.n	8002a96 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8002a88:	2303      	movs	r3, #3
 8002a8a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2201      	movs	r2, #1
 8002a90:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8002a94:	e0ab      	b.n	8002bee <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a9a:	b29b      	uxth	r3, r3
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d1ca      	bne.n	8002a36 <HAL_SPI_Transmit+0x120>
 8002aa0:	e080      	b.n	8002ba4 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d002      	beq.n	8002ab0 <HAL_SPI_Transmit+0x19a>
 8002aaa:	8afb      	ldrh	r3, [r7, #22]
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d174      	bne.n	8002b9a <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ab4:	b29b      	uxth	r3, r3
 8002ab6:	2b01      	cmp	r3, #1
 8002ab8:	d912      	bls.n	8002ae0 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002abe:	881a      	ldrh	r2, [r3, #0]
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aca:	1c9a      	adds	r2, r3, #2
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ad4:	b29b      	uxth	r3, r3
 8002ad6:	3b02      	subs	r3, #2
 8002ad8:	b29a      	uxth	r2, r3
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002ade:	e05c      	b.n	8002b9a <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	330c      	adds	r3, #12
 8002aea:	7812      	ldrb	r2, [r2, #0]
 8002aec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002af2:	1c5a      	adds	r2, r3, #1
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002afc:	b29b      	uxth	r3, r3
 8002afe:	3b01      	subs	r3, #1
 8002b00:	b29a      	uxth	r2, r3
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8002b06:	e048      	b.n	8002b9a <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	f003 0302 	and.w	r3, r3, #2
 8002b12:	2b02      	cmp	r3, #2
 8002b14:	d12b      	bne.n	8002b6e <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b1a:	b29b      	uxth	r3, r3
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	d912      	bls.n	8002b46 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b24:	881a      	ldrh	r2, [r3, #0]
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b30:	1c9a      	adds	r2, r3, #2
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b3a:	b29b      	uxth	r3, r3
 8002b3c:	3b02      	subs	r3, #2
 8002b3e:	b29a      	uxth	r2, r3
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002b44:	e029      	b.n	8002b9a <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	330c      	adds	r3, #12
 8002b50:	7812      	ldrb	r2, [r2, #0]
 8002b52:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b58:	1c5a      	adds	r2, r3, #1
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b62:	b29b      	uxth	r3, r3
 8002b64:	3b01      	subs	r3, #1
 8002b66:	b29a      	uxth	r2, r3
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002b6c:	e015      	b.n	8002b9a <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002b6e:	f7fe fccf 	bl	8001510 <HAL_GetTick>
 8002b72:	4602      	mov	r2, r0
 8002b74:	69bb      	ldr	r3, [r7, #24]
 8002b76:	1ad3      	subs	r3, r2, r3
 8002b78:	683a      	ldr	r2, [r7, #0]
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d803      	bhi.n	8002b86 <HAL_SPI_Transmit+0x270>
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b84:	d102      	bne.n	8002b8c <HAL_SPI_Transmit+0x276>
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d106      	bne.n	8002b9a <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8002b8c:	2303      	movs	r3, #3
 8002b8e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2201      	movs	r2, #1
 8002b94:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8002b98:	e029      	b.n	8002bee <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b9e:	b29b      	uxth	r3, r3
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d1b1      	bne.n	8002b08 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002ba4:	69ba      	ldr	r2, [r7, #24]
 8002ba6:	6839      	ldr	r1, [r7, #0]
 8002ba8:	68f8      	ldr	r0, [r7, #12]
 8002baa:	f000 fb69 	bl	8003280 <SPI_EndRxTxTransaction>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d002      	beq.n	8002bba <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	2220      	movs	r2, #32
 8002bb8:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d10a      	bne.n	8002bd8 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	613b      	str	r3, [r7, #16]
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	68db      	ldr	r3, [r3, #12]
 8002bcc:	613b      	str	r3, [r7, #16]
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	613b      	str	r3, [r7, #16]
 8002bd6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d002      	beq.n	8002be6 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8002be0:	2301      	movs	r3, #1
 8002be2:	77fb      	strb	r3, [r7, #31]
 8002be4:	e003      	b.n	8002bee <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2201      	movs	r2, #1
 8002bea:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8002bf6:	7ffb      	ldrb	r3, [r7, #31]
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	3720      	adds	r7, #32
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}

08002c00 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b08a      	sub	sp, #40	; 0x28
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	60f8      	str	r0, [r7, #12]
 8002c08:	60b9      	str	r1, [r7, #8]
 8002c0a:	607a      	str	r2, [r7, #4]
 8002c0c:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002c12:	2300      	movs	r3, #0
 8002c14:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d101      	bne.n	8002c26 <HAL_SPI_TransmitReceive+0x26>
 8002c22:	2302      	movs	r3, #2
 8002c24:	e20a      	b.n	800303c <HAL_SPI_TransmitReceive+0x43c>
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	2201      	movs	r2, #1
 8002c2a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002c2e:	f7fe fc6f 	bl	8001510 <HAL_GetTick>
 8002c32:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002c3a:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8002c42:	887b      	ldrh	r3, [r7, #2]
 8002c44:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8002c46:	887b      	ldrh	r3, [r7, #2]
 8002c48:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002c4a:	7efb      	ldrb	r3, [r7, #27]
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d00e      	beq.n	8002c6e <HAL_SPI_TransmitReceive+0x6e>
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002c56:	d106      	bne.n	8002c66 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d102      	bne.n	8002c66 <HAL_SPI_TransmitReceive+0x66>
 8002c60:	7efb      	ldrb	r3, [r7, #27]
 8002c62:	2b04      	cmp	r3, #4
 8002c64:	d003      	beq.n	8002c6e <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8002c66:	2302      	movs	r3, #2
 8002c68:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8002c6c:	e1e0      	b.n	8003030 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d005      	beq.n	8002c80 <HAL_SPI_TransmitReceive+0x80>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d002      	beq.n	8002c80 <HAL_SPI_TransmitReceive+0x80>
 8002c7a:	887b      	ldrh	r3, [r7, #2]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d103      	bne.n	8002c88 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8002c86:	e1d3      	b.n	8003030 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	2b04      	cmp	r3, #4
 8002c92:	d003      	beq.n	8002c9c <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2205      	movs	r2, #5
 8002c98:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	687a      	ldr	r2, [r7, #4]
 8002ca6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	887a      	ldrh	r2, [r7, #2]
 8002cac:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	887a      	ldrh	r2, [r7, #2]
 8002cb4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	68ba      	ldr	r2, [r7, #8]
 8002cbc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	887a      	ldrh	r2, [r7, #2]
 8002cc2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	887a      	ldrh	r2, [r7, #2]
 8002cc8:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	68db      	ldr	r3, [r3, #12]
 8002cda:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002cde:	d802      	bhi.n	8002ce6 <HAL_SPI_TransmitReceive+0xe6>
 8002ce0:	8a3b      	ldrh	r3, [r7, #16]
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d908      	bls.n	8002cf8 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	685a      	ldr	r2, [r3, #4]
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002cf4:	605a      	str	r2, [r3, #4]
 8002cf6:	e007      	b.n	8002d08 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	685a      	ldr	r2, [r3, #4]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002d06:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d12:	2b40      	cmp	r3, #64	; 0x40
 8002d14:	d007      	beq.n	8002d26 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d24:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	68db      	ldr	r3, [r3, #12]
 8002d2a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002d2e:	f240 8081 	bls.w	8002e34 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d002      	beq.n	8002d40 <HAL_SPI_TransmitReceive+0x140>
 8002d3a:	8a7b      	ldrh	r3, [r7, #18]
 8002d3c:	2b01      	cmp	r3, #1
 8002d3e:	d16d      	bne.n	8002e1c <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d44:	881a      	ldrh	r2, [r3, #0]
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d50:	1c9a      	adds	r2, r3, #2
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d5a:	b29b      	uxth	r3, r3
 8002d5c:	3b01      	subs	r3, #1
 8002d5e:	b29a      	uxth	r2, r3
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d64:	e05a      	b.n	8002e1c <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	f003 0302 	and.w	r3, r3, #2
 8002d70:	2b02      	cmp	r3, #2
 8002d72:	d11b      	bne.n	8002dac <HAL_SPI_TransmitReceive+0x1ac>
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d78:	b29b      	uxth	r3, r3
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d016      	beq.n	8002dac <HAL_SPI_TransmitReceive+0x1ac>
 8002d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d113      	bne.n	8002dac <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d88:	881a      	ldrh	r2, [r3, #0]
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d94:	1c9a      	adds	r2, r3, #2
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d9e:	b29b      	uxth	r3, r3
 8002da0:	3b01      	subs	r3, #1
 8002da2:	b29a      	uxth	r2, r3
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002da8:	2300      	movs	r3, #0
 8002daa:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	f003 0301 	and.w	r3, r3, #1
 8002db6:	2b01      	cmp	r3, #1
 8002db8:	d11c      	bne.n	8002df4 <HAL_SPI_TransmitReceive+0x1f4>
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002dc0:	b29b      	uxth	r3, r3
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d016      	beq.n	8002df4 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	68da      	ldr	r2, [r3, #12]
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd0:	b292      	uxth	r2, r2
 8002dd2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd8:	1c9a      	adds	r2, r3, #2
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	3b01      	subs	r3, #1
 8002de8:	b29a      	uxth	r2, r3
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002df0:	2301      	movs	r3, #1
 8002df2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002df4:	f7fe fb8c 	bl	8001510 <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	69fb      	ldr	r3, [r7, #28]
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d80b      	bhi.n	8002e1c <HAL_SPI_TransmitReceive+0x21c>
 8002e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e0a:	d007      	beq.n	8002e1c <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2201      	movs	r2, #1
 8002e16:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8002e1a:	e109      	b.n	8003030 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e20:	b29b      	uxth	r3, r3
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d19f      	bne.n	8002d66 <HAL_SPI_TransmitReceive+0x166>
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002e2c:	b29b      	uxth	r3, r3
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d199      	bne.n	8002d66 <HAL_SPI_TransmitReceive+0x166>
 8002e32:	e0e3      	b.n	8002ffc <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d003      	beq.n	8002e44 <HAL_SPI_TransmitReceive+0x244>
 8002e3c:	8a7b      	ldrh	r3, [r7, #18]
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	f040 80cf 	bne.w	8002fe2 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e48:	b29b      	uxth	r3, r3
 8002e4a:	2b01      	cmp	r3, #1
 8002e4c:	d912      	bls.n	8002e74 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e52:	881a      	ldrh	r2, [r3, #0]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e5e:	1c9a      	adds	r2, r3, #2
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e68:	b29b      	uxth	r3, r3
 8002e6a:	3b02      	subs	r3, #2
 8002e6c:	b29a      	uxth	r2, r3
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002e72:	e0b6      	b.n	8002fe2 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	330c      	adds	r3, #12
 8002e7e:	7812      	ldrb	r2, [r2, #0]
 8002e80:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e86:	1c5a      	adds	r2, r3, #1
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e90:	b29b      	uxth	r3, r3
 8002e92:	3b01      	subs	r3, #1
 8002e94:	b29a      	uxth	r2, r3
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	87da      	strh	r2, [r3, #62]	; 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e9a:	e0a2      	b.n	8002fe2 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	f003 0302 	and.w	r3, r3, #2
 8002ea6:	2b02      	cmp	r3, #2
 8002ea8:	d134      	bne.n	8002f14 <HAL_SPI_TransmitReceive+0x314>
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002eae:	b29b      	uxth	r3, r3
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d02f      	beq.n	8002f14 <HAL_SPI_TransmitReceive+0x314>
 8002eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d12c      	bne.n	8002f14 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ebe:	b29b      	uxth	r3, r3
 8002ec0:	2b01      	cmp	r3, #1
 8002ec2:	d912      	bls.n	8002eea <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ec8:	881a      	ldrh	r2, [r3, #0]
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ed4:	1c9a      	adds	r2, r3, #2
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ede:	b29b      	uxth	r3, r3
 8002ee0:	3b02      	subs	r3, #2
 8002ee2:	b29a      	uxth	r2, r3
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002ee8:	e012      	b.n	8002f10 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	330c      	adds	r3, #12
 8002ef4:	7812      	ldrb	r2, [r2, #0]
 8002ef6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002efc:	1c5a      	adds	r2, r3, #1
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f06:	b29b      	uxth	r3, r3
 8002f08:	3b01      	subs	r3, #1
 8002f0a:	b29a      	uxth	r2, r3
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002f10:	2300      	movs	r3, #0
 8002f12:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	f003 0301 	and.w	r3, r3, #1
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	d148      	bne.n	8002fb4 <HAL_SPI_TransmitReceive+0x3b4>
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002f28:	b29b      	uxth	r3, r3
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d042      	beq.n	8002fb4 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002f34:	b29b      	uxth	r3, r3
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d923      	bls.n	8002f82 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	68da      	ldr	r2, [r3, #12]
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f44:	b292      	uxth	r2, r2
 8002f46:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f4c:	1c9a      	adds	r2, r3, #2
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002f58:	b29b      	uxth	r3, r3
 8002f5a:	3b02      	subs	r3, #2
 8002f5c:	b29a      	uxth	r2, r3
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002f6a:	b29b      	uxth	r3, r3
 8002f6c:	2b01      	cmp	r3, #1
 8002f6e:	d81f      	bhi.n	8002fb0 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	685a      	ldr	r2, [r3, #4]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002f7e:	605a      	str	r2, [r3, #4]
 8002f80:	e016      	b.n	8002fb0 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f103 020c 	add.w	r2, r3, #12
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f8e:	7812      	ldrb	r2, [r2, #0]
 8002f90:	b2d2      	uxtb	r2, r2
 8002f92:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f98:	1c5a      	adds	r2, r3, #1
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002fa4:	b29b      	uxth	r3, r3
 8002fa6:	3b01      	subs	r3, #1
 8002fa8:	b29a      	uxth	r2, r3
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002fb4:	f7fe faac 	bl	8001510 <HAL_GetTick>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	69fb      	ldr	r3, [r7, #28]
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d803      	bhi.n	8002fcc <HAL_SPI_TransmitReceive+0x3cc>
 8002fc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fca:	d102      	bne.n	8002fd2 <HAL_SPI_TransmitReceive+0x3d2>
 8002fcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d107      	bne.n	8002fe2 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8002fd2:	2303      	movs	r3, #3
 8002fd4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	2201      	movs	r2, #1
 8002fdc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8002fe0:	e026      	b.n	8003030 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fe6:	b29b      	uxth	r3, r3
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	f47f af57 	bne.w	8002e9c <HAL_SPI_TransmitReceive+0x29c>
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002ff4:	b29b      	uxth	r3, r3
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	f47f af50 	bne.w	8002e9c <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002ffc:	69fa      	ldr	r2, [r7, #28]
 8002ffe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003000:	68f8      	ldr	r0, [r7, #12]
 8003002:	f000 f93d 	bl	8003280 <SPI_EndRxTxTransaction>
 8003006:	4603      	mov	r3, r0
 8003008:	2b00      	cmp	r3, #0
 800300a:	d005      	beq.n	8003018 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 800300c:	2301      	movs	r3, #1
 800300e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2220      	movs	r2, #32
 8003016:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800301c:	2b00      	cmp	r3, #0
 800301e:	d003      	beq.n	8003028 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003026:	e003      	b.n	8003030 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2201      	movs	r2, #1
 800302c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2200      	movs	r2, #0
 8003034:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003038:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800303c:	4618      	mov	r0, r3
 800303e:	3728      	adds	r7, #40	; 0x28
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}

08003044 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b088      	sub	sp, #32
 8003048:	af00      	add	r7, sp, #0
 800304a:	60f8      	str	r0, [r7, #12]
 800304c:	60b9      	str	r1, [r7, #8]
 800304e:	603b      	str	r3, [r7, #0]
 8003050:	4613      	mov	r3, r2
 8003052:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003054:	f7fe fa5c 	bl	8001510 <HAL_GetTick>
 8003058:	4602      	mov	r2, r0
 800305a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800305c:	1a9b      	subs	r3, r3, r2
 800305e:	683a      	ldr	r2, [r7, #0]
 8003060:	4413      	add	r3, r2
 8003062:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003064:	f7fe fa54 	bl	8001510 <HAL_GetTick>
 8003068:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800306a:	4b39      	ldr	r3, [pc, #228]	; (8003150 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	015b      	lsls	r3, r3, #5
 8003070:	0d1b      	lsrs	r3, r3, #20
 8003072:	69fa      	ldr	r2, [r7, #28]
 8003074:	fb02 f303 	mul.w	r3, r2, r3
 8003078:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800307a:	e054      	b.n	8003126 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003082:	d050      	beq.n	8003126 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003084:	f7fe fa44 	bl	8001510 <HAL_GetTick>
 8003088:	4602      	mov	r2, r0
 800308a:	69bb      	ldr	r3, [r7, #24]
 800308c:	1ad3      	subs	r3, r2, r3
 800308e:	69fa      	ldr	r2, [r7, #28]
 8003090:	429a      	cmp	r2, r3
 8003092:	d902      	bls.n	800309a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003094:	69fb      	ldr	r3, [r7, #28]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d13d      	bne.n	8003116 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	685a      	ldr	r2, [r3, #4]
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80030a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80030b2:	d111      	bne.n	80030d8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80030bc:	d004      	beq.n	80030c8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030c6:	d107      	bne.n	80030d8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80030d6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030e0:	d10f      	bne.n	8003102 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80030f0:	601a      	str	r2, [r3, #0]
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	681a      	ldr	r2, [r3, #0]
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003100:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	2201      	movs	r2, #1
 8003106:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	2200      	movs	r2, #0
 800310e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003112:	2303      	movs	r3, #3
 8003114:	e017      	b.n	8003146 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d101      	bne.n	8003120 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800311c:	2300      	movs	r3, #0
 800311e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	3b01      	subs	r3, #1
 8003124:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	689a      	ldr	r2, [r3, #8]
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	4013      	ands	r3, r2
 8003130:	68ba      	ldr	r2, [r7, #8]
 8003132:	429a      	cmp	r2, r3
 8003134:	bf0c      	ite	eq
 8003136:	2301      	moveq	r3, #1
 8003138:	2300      	movne	r3, #0
 800313a:	b2db      	uxtb	r3, r3
 800313c:	461a      	mov	r2, r3
 800313e:	79fb      	ldrb	r3, [r7, #7]
 8003140:	429a      	cmp	r2, r3
 8003142:	d19b      	bne.n	800307c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003144:	2300      	movs	r3, #0
}
 8003146:	4618      	mov	r0, r3
 8003148:	3720      	adds	r7, #32
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}
 800314e:	bf00      	nop
 8003150:	20000124 	.word	0x20000124

08003154 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b08a      	sub	sp, #40	; 0x28
 8003158:	af00      	add	r7, sp, #0
 800315a:	60f8      	str	r0, [r7, #12]
 800315c:	60b9      	str	r1, [r7, #8]
 800315e:	607a      	str	r2, [r7, #4]
 8003160:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003162:	2300      	movs	r3, #0
 8003164:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003166:	f7fe f9d3 	bl	8001510 <HAL_GetTick>
 800316a:	4602      	mov	r2, r0
 800316c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800316e:	1a9b      	subs	r3, r3, r2
 8003170:	683a      	ldr	r2, [r7, #0]
 8003172:	4413      	add	r3, r2
 8003174:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003176:	f7fe f9cb 	bl	8001510 <HAL_GetTick>
 800317a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	330c      	adds	r3, #12
 8003182:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003184:	4b3d      	ldr	r3, [pc, #244]	; (800327c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003186:	681a      	ldr	r2, [r3, #0]
 8003188:	4613      	mov	r3, r2
 800318a:	009b      	lsls	r3, r3, #2
 800318c:	4413      	add	r3, r2
 800318e:	00da      	lsls	r2, r3, #3
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	0d1b      	lsrs	r3, r3, #20
 8003194:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003196:	fb02 f303 	mul.w	r3, r2, r3
 800319a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800319c:	e060      	b.n	8003260 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80031a4:	d107      	bne.n	80031b6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d104      	bne.n	80031b6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80031ac:	69fb      	ldr	r3, [r7, #28]
 80031ae:	781b      	ldrb	r3, [r3, #0]
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80031b4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031bc:	d050      	beq.n	8003260 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80031be:	f7fe f9a7 	bl	8001510 <HAL_GetTick>
 80031c2:	4602      	mov	r2, r0
 80031c4:	6a3b      	ldr	r3, [r7, #32]
 80031c6:	1ad3      	subs	r3, r2, r3
 80031c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d902      	bls.n	80031d4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80031ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d13d      	bne.n	8003250 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	685a      	ldr	r2, [r3, #4]
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80031e2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80031ec:	d111      	bne.n	8003212 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80031f6:	d004      	beq.n	8003202 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003200:	d107      	bne.n	8003212 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003210:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003216:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800321a:	d10f      	bne.n	800323c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800322a:	601a      	str	r2, [r3, #0]
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800323a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2201      	movs	r2, #1
 8003240:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	2200      	movs	r2, #0
 8003248:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800324c:	2303      	movs	r3, #3
 800324e:	e010      	b.n	8003272 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003250:	69bb      	ldr	r3, [r7, #24]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d101      	bne.n	800325a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003256:	2300      	movs	r3, #0
 8003258:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800325a:	69bb      	ldr	r3, [r7, #24]
 800325c:	3b01      	subs	r3, #1
 800325e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	689a      	ldr	r2, [r3, #8]
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	4013      	ands	r3, r2
 800326a:	687a      	ldr	r2, [r7, #4]
 800326c:	429a      	cmp	r2, r3
 800326e:	d196      	bne.n	800319e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003270:	2300      	movs	r3, #0
}
 8003272:	4618      	mov	r0, r3
 8003274:	3728      	adds	r7, #40	; 0x28
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}
 800327a:	bf00      	nop
 800327c:	20000124 	.word	0x20000124

08003280 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b086      	sub	sp, #24
 8003284:	af02      	add	r7, sp, #8
 8003286:	60f8      	str	r0, [r7, #12]
 8003288:	60b9      	str	r1, [r7, #8]
 800328a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	9300      	str	r3, [sp, #0]
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	2200      	movs	r2, #0
 8003294:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003298:	68f8      	ldr	r0, [r7, #12]
 800329a:	f7ff ff5b 	bl	8003154 <SPI_WaitFifoStateUntilTimeout>
 800329e:	4603      	mov	r3, r0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d007      	beq.n	80032b4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032a8:	f043 0220 	orr.w	r2, r3, #32
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80032b0:	2303      	movs	r3, #3
 80032b2:	e027      	b.n	8003304 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	9300      	str	r3, [sp, #0]
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	2200      	movs	r2, #0
 80032bc:	2180      	movs	r1, #128	; 0x80
 80032be:	68f8      	ldr	r0, [r7, #12]
 80032c0:	f7ff fec0 	bl	8003044 <SPI_WaitFlagStateUntilTimeout>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d007      	beq.n	80032da <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032ce:	f043 0220 	orr.w	r2, r3, #32
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80032d6:	2303      	movs	r3, #3
 80032d8:	e014      	b.n	8003304 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	9300      	str	r3, [sp, #0]
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	2200      	movs	r2, #0
 80032e2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80032e6:	68f8      	ldr	r0, [r7, #12]
 80032e8:	f7ff ff34 	bl	8003154 <SPI_WaitFifoStateUntilTimeout>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d007      	beq.n	8003302 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032f6:	f043 0220 	orr.w	r2, r3, #32
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80032fe:	2303      	movs	r3, #3
 8003300:	e000      	b.n	8003304 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003302:	2300      	movs	r3, #0
}
 8003304:	4618      	mov	r0, r3
 8003306:	3710      	adds	r7, #16
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}

0800330c <malloc>:
 800330c:	4b02      	ldr	r3, [pc, #8]	; (8003318 <malloc+0xc>)
 800330e:	4601      	mov	r1, r0
 8003310:	6818      	ldr	r0, [r3, #0]
 8003312:	f000 b82b 	b.w	800336c <_malloc_r>
 8003316:	bf00      	nop
 8003318:	2000017c 	.word	0x2000017c

0800331c <free>:
 800331c:	4b02      	ldr	r3, [pc, #8]	; (8003328 <free+0xc>)
 800331e:	4601      	mov	r1, r0
 8003320:	6818      	ldr	r0, [r3, #0]
 8003322:	f000 b901 	b.w	8003528 <_free_r>
 8003326:	bf00      	nop
 8003328:	2000017c 	.word	0x2000017c

0800332c <sbrk_aligned>:
 800332c:	b570      	push	{r4, r5, r6, lr}
 800332e:	4e0e      	ldr	r6, [pc, #56]	; (8003368 <sbrk_aligned+0x3c>)
 8003330:	460c      	mov	r4, r1
 8003332:	6831      	ldr	r1, [r6, #0]
 8003334:	4605      	mov	r5, r0
 8003336:	b911      	cbnz	r1, 800333e <sbrk_aligned+0x12>
 8003338:	f000 f8ac 	bl	8003494 <_sbrk_r>
 800333c:	6030      	str	r0, [r6, #0]
 800333e:	4621      	mov	r1, r4
 8003340:	4628      	mov	r0, r5
 8003342:	f000 f8a7 	bl	8003494 <_sbrk_r>
 8003346:	1c43      	adds	r3, r0, #1
 8003348:	d00a      	beq.n	8003360 <sbrk_aligned+0x34>
 800334a:	1cc4      	adds	r4, r0, #3
 800334c:	f024 0403 	bic.w	r4, r4, #3
 8003350:	42a0      	cmp	r0, r4
 8003352:	d007      	beq.n	8003364 <sbrk_aligned+0x38>
 8003354:	1a21      	subs	r1, r4, r0
 8003356:	4628      	mov	r0, r5
 8003358:	f000 f89c 	bl	8003494 <_sbrk_r>
 800335c:	3001      	adds	r0, #1
 800335e:	d101      	bne.n	8003364 <sbrk_aligned+0x38>
 8003360:	f04f 34ff 	mov.w	r4, #4294967295
 8003364:	4620      	mov	r0, r4
 8003366:	bd70      	pop	{r4, r5, r6, pc}
 8003368:	20000240 	.word	0x20000240

0800336c <_malloc_r>:
 800336c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003370:	1ccd      	adds	r5, r1, #3
 8003372:	f025 0503 	bic.w	r5, r5, #3
 8003376:	3508      	adds	r5, #8
 8003378:	2d0c      	cmp	r5, #12
 800337a:	bf38      	it	cc
 800337c:	250c      	movcc	r5, #12
 800337e:	2d00      	cmp	r5, #0
 8003380:	4607      	mov	r7, r0
 8003382:	db01      	blt.n	8003388 <_malloc_r+0x1c>
 8003384:	42a9      	cmp	r1, r5
 8003386:	d905      	bls.n	8003394 <_malloc_r+0x28>
 8003388:	230c      	movs	r3, #12
 800338a:	603b      	str	r3, [r7, #0]
 800338c:	2600      	movs	r6, #0
 800338e:	4630      	mov	r0, r6
 8003390:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003394:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003468 <_malloc_r+0xfc>
 8003398:	f000 f868 	bl	800346c <__malloc_lock>
 800339c:	f8d8 3000 	ldr.w	r3, [r8]
 80033a0:	461c      	mov	r4, r3
 80033a2:	bb5c      	cbnz	r4, 80033fc <_malloc_r+0x90>
 80033a4:	4629      	mov	r1, r5
 80033a6:	4638      	mov	r0, r7
 80033a8:	f7ff ffc0 	bl	800332c <sbrk_aligned>
 80033ac:	1c43      	adds	r3, r0, #1
 80033ae:	4604      	mov	r4, r0
 80033b0:	d155      	bne.n	800345e <_malloc_r+0xf2>
 80033b2:	f8d8 4000 	ldr.w	r4, [r8]
 80033b6:	4626      	mov	r6, r4
 80033b8:	2e00      	cmp	r6, #0
 80033ba:	d145      	bne.n	8003448 <_malloc_r+0xdc>
 80033bc:	2c00      	cmp	r4, #0
 80033be:	d048      	beq.n	8003452 <_malloc_r+0xe6>
 80033c0:	6823      	ldr	r3, [r4, #0]
 80033c2:	4631      	mov	r1, r6
 80033c4:	4638      	mov	r0, r7
 80033c6:	eb04 0903 	add.w	r9, r4, r3
 80033ca:	f000 f863 	bl	8003494 <_sbrk_r>
 80033ce:	4581      	cmp	r9, r0
 80033d0:	d13f      	bne.n	8003452 <_malloc_r+0xe6>
 80033d2:	6821      	ldr	r1, [r4, #0]
 80033d4:	1a6d      	subs	r5, r5, r1
 80033d6:	4629      	mov	r1, r5
 80033d8:	4638      	mov	r0, r7
 80033da:	f7ff ffa7 	bl	800332c <sbrk_aligned>
 80033de:	3001      	adds	r0, #1
 80033e0:	d037      	beq.n	8003452 <_malloc_r+0xe6>
 80033e2:	6823      	ldr	r3, [r4, #0]
 80033e4:	442b      	add	r3, r5
 80033e6:	6023      	str	r3, [r4, #0]
 80033e8:	f8d8 3000 	ldr.w	r3, [r8]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d038      	beq.n	8003462 <_malloc_r+0xf6>
 80033f0:	685a      	ldr	r2, [r3, #4]
 80033f2:	42a2      	cmp	r2, r4
 80033f4:	d12b      	bne.n	800344e <_malloc_r+0xe2>
 80033f6:	2200      	movs	r2, #0
 80033f8:	605a      	str	r2, [r3, #4]
 80033fa:	e00f      	b.n	800341c <_malloc_r+0xb0>
 80033fc:	6822      	ldr	r2, [r4, #0]
 80033fe:	1b52      	subs	r2, r2, r5
 8003400:	d41f      	bmi.n	8003442 <_malloc_r+0xd6>
 8003402:	2a0b      	cmp	r2, #11
 8003404:	d917      	bls.n	8003436 <_malloc_r+0xca>
 8003406:	1961      	adds	r1, r4, r5
 8003408:	42a3      	cmp	r3, r4
 800340a:	6025      	str	r5, [r4, #0]
 800340c:	bf18      	it	ne
 800340e:	6059      	strne	r1, [r3, #4]
 8003410:	6863      	ldr	r3, [r4, #4]
 8003412:	bf08      	it	eq
 8003414:	f8c8 1000 	streq.w	r1, [r8]
 8003418:	5162      	str	r2, [r4, r5]
 800341a:	604b      	str	r3, [r1, #4]
 800341c:	4638      	mov	r0, r7
 800341e:	f104 060b 	add.w	r6, r4, #11
 8003422:	f000 f829 	bl	8003478 <__malloc_unlock>
 8003426:	f026 0607 	bic.w	r6, r6, #7
 800342a:	1d23      	adds	r3, r4, #4
 800342c:	1af2      	subs	r2, r6, r3
 800342e:	d0ae      	beq.n	800338e <_malloc_r+0x22>
 8003430:	1b9b      	subs	r3, r3, r6
 8003432:	50a3      	str	r3, [r4, r2]
 8003434:	e7ab      	b.n	800338e <_malloc_r+0x22>
 8003436:	42a3      	cmp	r3, r4
 8003438:	6862      	ldr	r2, [r4, #4]
 800343a:	d1dd      	bne.n	80033f8 <_malloc_r+0x8c>
 800343c:	f8c8 2000 	str.w	r2, [r8]
 8003440:	e7ec      	b.n	800341c <_malloc_r+0xb0>
 8003442:	4623      	mov	r3, r4
 8003444:	6864      	ldr	r4, [r4, #4]
 8003446:	e7ac      	b.n	80033a2 <_malloc_r+0x36>
 8003448:	4634      	mov	r4, r6
 800344a:	6876      	ldr	r6, [r6, #4]
 800344c:	e7b4      	b.n	80033b8 <_malloc_r+0x4c>
 800344e:	4613      	mov	r3, r2
 8003450:	e7cc      	b.n	80033ec <_malloc_r+0x80>
 8003452:	230c      	movs	r3, #12
 8003454:	603b      	str	r3, [r7, #0]
 8003456:	4638      	mov	r0, r7
 8003458:	f000 f80e 	bl	8003478 <__malloc_unlock>
 800345c:	e797      	b.n	800338e <_malloc_r+0x22>
 800345e:	6025      	str	r5, [r4, #0]
 8003460:	e7dc      	b.n	800341c <_malloc_r+0xb0>
 8003462:	605b      	str	r3, [r3, #4]
 8003464:	deff      	udf	#255	; 0xff
 8003466:	bf00      	nop
 8003468:	2000023c 	.word	0x2000023c

0800346c <__malloc_lock>:
 800346c:	4801      	ldr	r0, [pc, #4]	; (8003474 <__malloc_lock+0x8>)
 800346e:	f000 b84b 	b.w	8003508 <__retarget_lock_acquire_recursive>
 8003472:	bf00      	nop
 8003474:	20000380 	.word	0x20000380

08003478 <__malloc_unlock>:
 8003478:	4801      	ldr	r0, [pc, #4]	; (8003480 <__malloc_unlock+0x8>)
 800347a:	f000 b846 	b.w	800350a <__retarget_lock_release_recursive>
 800347e:	bf00      	nop
 8003480:	20000380 	.word	0x20000380

08003484 <memset>:
 8003484:	4402      	add	r2, r0
 8003486:	4603      	mov	r3, r0
 8003488:	4293      	cmp	r3, r2
 800348a:	d100      	bne.n	800348e <memset+0xa>
 800348c:	4770      	bx	lr
 800348e:	f803 1b01 	strb.w	r1, [r3], #1
 8003492:	e7f9      	b.n	8003488 <memset+0x4>

08003494 <_sbrk_r>:
 8003494:	b538      	push	{r3, r4, r5, lr}
 8003496:	4d06      	ldr	r5, [pc, #24]	; (80034b0 <_sbrk_r+0x1c>)
 8003498:	2300      	movs	r3, #0
 800349a:	4604      	mov	r4, r0
 800349c:	4608      	mov	r0, r1
 800349e:	602b      	str	r3, [r5, #0]
 80034a0:	f7fd ff42 	bl	8001328 <_sbrk>
 80034a4:	1c43      	adds	r3, r0, #1
 80034a6:	d102      	bne.n	80034ae <_sbrk_r+0x1a>
 80034a8:	682b      	ldr	r3, [r5, #0]
 80034aa:	b103      	cbz	r3, 80034ae <_sbrk_r+0x1a>
 80034ac:	6023      	str	r3, [r4, #0]
 80034ae:	bd38      	pop	{r3, r4, r5, pc}
 80034b0:	2000037c 	.word	0x2000037c

080034b4 <__errno>:
 80034b4:	4b01      	ldr	r3, [pc, #4]	; (80034bc <__errno+0x8>)
 80034b6:	6818      	ldr	r0, [r3, #0]
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop
 80034bc:	2000017c 	.word	0x2000017c

080034c0 <__libc_init_array>:
 80034c0:	b570      	push	{r4, r5, r6, lr}
 80034c2:	4d0d      	ldr	r5, [pc, #52]	; (80034f8 <__libc_init_array+0x38>)
 80034c4:	4c0d      	ldr	r4, [pc, #52]	; (80034fc <__libc_init_array+0x3c>)
 80034c6:	1b64      	subs	r4, r4, r5
 80034c8:	10a4      	asrs	r4, r4, #2
 80034ca:	2600      	movs	r6, #0
 80034cc:	42a6      	cmp	r6, r4
 80034ce:	d109      	bne.n	80034e4 <__libc_init_array+0x24>
 80034d0:	4d0b      	ldr	r5, [pc, #44]	; (8003500 <__libc_init_array+0x40>)
 80034d2:	4c0c      	ldr	r4, [pc, #48]	; (8003504 <__libc_init_array+0x44>)
 80034d4:	f000 f874 	bl	80035c0 <_init>
 80034d8:	1b64      	subs	r4, r4, r5
 80034da:	10a4      	asrs	r4, r4, #2
 80034dc:	2600      	movs	r6, #0
 80034de:	42a6      	cmp	r6, r4
 80034e0:	d105      	bne.n	80034ee <__libc_init_array+0x2e>
 80034e2:	bd70      	pop	{r4, r5, r6, pc}
 80034e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80034e8:	4798      	blx	r3
 80034ea:	3601      	adds	r6, #1
 80034ec:	e7ee      	b.n	80034cc <__libc_init_array+0xc>
 80034ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80034f2:	4798      	blx	r3
 80034f4:	3601      	adds	r6, #1
 80034f6:	e7f2      	b.n	80034de <__libc_init_array+0x1e>
 80034f8:	08003628 	.word	0x08003628
 80034fc:	08003628 	.word	0x08003628
 8003500:	08003628 	.word	0x08003628
 8003504:	0800362c 	.word	0x0800362c

08003508 <__retarget_lock_acquire_recursive>:
 8003508:	4770      	bx	lr

0800350a <__retarget_lock_release_recursive>:
 800350a:	4770      	bx	lr

0800350c <memcpy>:
 800350c:	440a      	add	r2, r1
 800350e:	4291      	cmp	r1, r2
 8003510:	f100 33ff 	add.w	r3, r0, #4294967295
 8003514:	d100      	bne.n	8003518 <memcpy+0xc>
 8003516:	4770      	bx	lr
 8003518:	b510      	push	{r4, lr}
 800351a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800351e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003522:	4291      	cmp	r1, r2
 8003524:	d1f9      	bne.n	800351a <memcpy+0xe>
 8003526:	bd10      	pop	{r4, pc}

08003528 <_free_r>:
 8003528:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800352a:	2900      	cmp	r1, #0
 800352c:	d044      	beq.n	80035b8 <_free_r+0x90>
 800352e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003532:	9001      	str	r0, [sp, #4]
 8003534:	2b00      	cmp	r3, #0
 8003536:	f1a1 0404 	sub.w	r4, r1, #4
 800353a:	bfb8      	it	lt
 800353c:	18e4      	addlt	r4, r4, r3
 800353e:	f7ff ff95 	bl	800346c <__malloc_lock>
 8003542:	4a1e      	ldr	r2, [pc, #120]	; (80035bc <_free_r+0x94>)
 8003544:	9801      	ldr	r0, [sp, #4]
 8003546:	6813      	ldr	r3, [r2, #0]
 8003548:	b933      	cbnz	r3, 8003558 <_free_r+0x30>
 800354a:	6063      	str	r3, [r4, #4]
 800354c:	6014      	str	r4, [r2, #0]
 800354e:	b003      	add	sp, #12
 8003550:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003554:	f7ff bf90 	b.w	8003478 <__malloc_unlock>
 8003558:	42a3      	cmp	r3, r4
 800355a:	d908      	bls.n	800356e <_free_r+0x46>
 800355c:	6825      	ldr	r5, [r4, #0]
 800355e:	1961      	adds	r1, r4, r5
 8003560:	428b      	cmp	r3, r1
 8003562:	bf01      	itttt	eq
 8003564:	6819      	ldreq	r1, [r3, #0]
 8003566:	685b      	ldreq	r3, [r3, #4]
 8003568:	1949      	addeq	r1, r1, r5
 800356a:	6021      	streq	r1, [r4, #0]
 800356c:	e7ed      	b.n	800354a <_free_r+0x22>
 800356e:	461a      	mov	r2, r3
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	b10b      	cbz	r3, 8003578 <_free_r+0x50>
 8003574:	42a3      	cmp	r3, r4
 8003576:	d9fa      	bls.n	800356e <_free_r+0x46>
 8003578:	6811      	ldr	r1, [r2, #0]
 800357a:	1855      	adds	r5, r2, r1
 800357c:	42a5      	cmp	r5, r4
 800357e:	d10b      	bne.n	8003598 <_free_r+0x70>
 8003580:	6824      	ldr	r4, [r4, #0]
 8003582:	4421      	add	r1, r4
 8003584:	1854      	adds	r4, r2, r1
 8003586:	42a3      	cmp	r3, r4
 8003588:	6011      	str	r1, [r2, #0]
 800358a:	d1e0      	bne.n	800354e <_free_r+0x26>
 800358c:	681c      	ldr	r4, [r3, #0]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	6053      	str	r3, [r2, #4]
 8003592:	440c      	add	r4, r1
 8003594:	6014      	str	r4, [r2, #0]
 8003596:	e7da      	b.n	800354e <_free_r+0x26>
 8003598:	d902      	bls.n	80035a0 <_free_r+0x78>
 800359a:	230c      	movs	r3, #12
 800359c:	6003      	str	r3, [r0, #0]
 800359e:	e7d6      	b.n	800354e <_free_r+0x26>
 80035a0:	6825      	ldr	r5, [r4, #0]
 80035a2:	1961      	adds	r1, r4, r5
 80035a4:	428b      	cmp	r3, r1
 80035a6:	bf04      	itt	eq
 80035a8:	6819      	ldreq	r1, [r3, #0]
 80035aa:	685b      	ldreq	r3, [r3, #4]
 80035ac:	6063      	str	r3, [r4, #4]
 80035ae:	bf04      	itt	eq
 80035b0:	1949      	addeq	r1, r1, r5
 80035b2:	6021      	streq	r1, [r4, #0]
 80035b4:	6054      	str	r4, [r2, #4]
 80035b6:	e7ca      	b.n	800354e <_free_r+0x26>
 80035b8:	b003      	add	sp, #12
 80035ba:	bd30      	pop	{r4, r5, pc}
 80035bc:	2000023c 	.word	0x2000023c

080035c0 <_init>:
 80035c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035c2:	bf00      	nop
 80035c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035c6:	bc08      	pop	{r3}
 80035c8:	469e      	mov	lr, r3
 80035ca:	4770      	bx	lr

080035cc <_fini>:
 80035cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035ce:	bf00      	nop
 80035d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035d2:	bc08      	pop	{r3}
 80035d4:	469e      	mov	lr, r3
 80035d6:	4770      	bx	lr
