#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec  9 14:34:40 2018
# Process ID: 53908
# Current directory: C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent71364 C:\Users\user\Documents\GitHub\FPGA_Design\Lab06\lab6\lab6.xpr
# Log file: C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/vivado.log
# Journal file: C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/user/Documents/GitHub/FPGA_Design/Lab06/ip_repo/bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/user/Documents/GitHub/FPGA_Design/Lab06/ip_repo/matrix_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 744.391 ; gain = 54.027
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/user/Documents/GitHub/FPGA_Design/Lab06/ip_repo/bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/user/Documents/GitHub/FPGA_Design/Lab06/ip_repo/matrix_1.0'.
update_ip_catalog
create_bd_design "hw6"
Wrote  : <C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.srcs/sources_1/bd/hw6/hw6.bd> 
create_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 859.809 ; gain = 79.816
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
create_bd_cell: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 916.461 ; gain = 56.652
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:bram:1.0 bram_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix:1.0 matrix_0
endgroup
set_property location {0.5 24 -40} [get_bd_cells processing_system7_0]
set_property location {3 482 -50} [get_bd_cells matrix_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 940.078 ; gain = 14.066
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/bram_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins bram_0/S00_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</bram_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/matrix_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins matrix_0/S00_AXI]
</matrix_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C10000 [ 64K ]>
endgroup
set_property location {1 120 -150} [get_bd_cells processing_system7_0]
set_property location {2 642 -140} [get_bd_cells ps7_0_axi_periph]
set_property location {2.5 1041 -360} [get_bd_cells bram_0]
set_property location {3 1009 -123} [get_bd_cells matrix_0]
set_property location {2 647 -349} [get_bd_cells rst_ps7_0_100M]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
save_bd_design
Wrote  : <C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.srcs/sources_1/bd/hw6/hw6.bd> 
Wrote  : <C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.srcs/sources_1/bd/hw6/ui/bd_5377f227.ui> 
close_bd_design [get_bd_designs hw6]
make_wrapper -files [get_files C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.srcs/sources_1/bd/hw6/hw6.bd] -top
INFO: [BD 41-1662] The design 'hw6.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.srcs/sources_1/bd/hw6/synth/hw6.v
VHDL Output written to : C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.srcs/sources_1/bd/hw6/sim/hw6.v
VHDL Output written to : C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.srcs/sources_1/bd/hw6/hdl/hw6_wrapper.v
add_files -norecurse C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.srcs/sources_1/bd/hw6/hdl/hw6_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'hw6.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.srcs/sources_1/bd/hw6/synth/hw6.v
VHDL Output written to : C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.srcs/sources_1/bd/hw6/sim/hw6.v
VHDL Output written to : C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.srcs/sources_1/bd/hw6/hdl/hw6_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.srcs/sources_1/bd/hw6/ip/hw6_auto_pc_0/hw6_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.srcs/sources_1/bd/hw6/hw_handoff/hw6.hwh
Generated Block Design Tcl file C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.srcs/sources_1/bd/hw6/hw_handoff/hw6_bd.tcl
Generated Hardware Definition File C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.srcs/sources_1/bd/hw6/synth/hw6.hwdef
[Sun Dec  9 14:40:06 2018] Launched hw6_matrix_0_0_synth_1, hw6_processing_system7_0_0_synth_1, hw6_rst_ps7_0_100M_0_synth_1, hw6_bram_0_0_synth_1, hw6_xbar_0_synth_1, hw6_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
hw6_matrix_0_0_synth_1: C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.runs/hw6_matrix_0_0_synth_1/runme.log
hw6_processing_system7_0_0_synth_1: C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.runs/hw6_processing_system7_0_0_synth_1/runme.log
hw6_rst_ps7_0_100M_0_synth_1: C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.runs/hw6_rst_ps7_0_100M_0_synth_1/runme.log
hw6_bram_0_0_synth_1: C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.runs/hw6_bram_0_0_synth_1/runme.log
hw6_xbar_0_synth_1: C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.runs/hw6_xbar_0_synth_1/runme.log
hw6_auto_pc_0_synth_1: C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.runs/hw6_auto_pc_0_synth_1/runme.log
synth_1: C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.runs/synth_1/runme.log
[Sun Dec  9 14:40:08 2018] Launched impl_1...
Run output will be captured here: C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:45 ; elapsed = 00:00:57 . Memory (MB): peak = 1179.875 ; gain = 93.438
file mkdir C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk
file copy -force C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.runs/impl_1/hw6_wrapper.sysdef C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper.hdf

launch_sdk -workspace C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk -hwspec C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk -hwspec C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
