// Seed: 886450445
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output tri1 id_2,
    input wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri id_6
);
  wire id_8;
  id_9(
      id_1, (1)
  );
  pullup (1, id_0, 1 == (id_10), id_5);
  wire id_11;
  module_0(
      id_11, id_11, id_8
  );
endmodule
