<def f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='50' ll='60'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='54' c='_ZNK4llvm11MaskRolPaireqES0_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='57' c='_ZNK4llvm11MaskRolPairneES0_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='73'/>
<size>16</size>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='47'>/// Used to encode a step in a register lane mask transformation.
  /// Mask the bits specified in Mask, then rotate them Rol bits to the left
  /// assuming a wraparound at 32bits.</doc>
<mbr r='llvm::MaskRolPair::Mask' o='0' t='llvm::LaneBitmask'/>
<mbr r='llvm::MaskRolPair::RotateLeft' o='64' t='uint8_t'/>
<fun r='_ZNK4llvm11MaskRolPaireqES0_'/>
<fun r='_ZNK4llvm11MaskRolPairneES0_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1478' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1517' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1533' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<size>16</size>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='781' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter30emitComposeSubRegIndexLaneMaskERN4llvm11raw_ostreamERNS1_14CodeGenRegBankERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='783' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter30emitComposeSubRegIndexLaneMaskERN4llvm11raw_ostreamERNS1_14CodeGenRegBankERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='790' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter30emitComposeSubRegIndexLaneMaskERN4llvm11raw_ostreamERNS1_14CodeGenRegBankERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='812' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter30emitComposeSubRegIndexLaneMaskERN4llvm11raw_ostreamERNS1_14CodeGenRegBankERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='814' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter30emitComposeSubRegIndexLaneMaskERN4llvm11raw_ostreamERNS1_14CodeGenRegBankERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE'/>
<size>16</size>
