// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _GEMM_3D_float_1_HH_
#define _GEMM_3D_float_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct GEMM_3D_float_1 : public sc_module {
    // Port declarations 35
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<5> > input_1_0_0_V_address0;
    sc_out< sc_logic > input_1_0_0_V_ce0;
    sc_in< sc_lv<40> > input_1_0_0_V_q0;
    sc_out< sc_lv<5> > input_1_1_0_V_address0;
    sc_out< sc_logic > input_1_1_0_V_ce0;
    sc_in< sc_lv<40> > input_1_1_0_V_q0;
    sc_out< sc_lv<5> > input_1_2_0_V_address0;
    sc_out< sc_logic > input_1_2_0_V_ce0;
    sc_in< sc_lv<40> > input_1_2_0_V_q0;
    sc_out< sc_lv<5> > input_1_3_0_V_address0;
    sc_out< sc_logic > input_1_3_0_V_ce0;
    sc_in< sc_lv<40> > input_1_3_0_V_q0;
    sc_out< sc_lv<8> > input_2_0_V_address0;
    sc_out< sc_logic > input_2_0_V_ce0;
    sc_in< sc_lv<40> > input_2_0_V_q0;
    sc_out< sc_lv<8> > input_2_1_V_address0;
    sc_out< sc_logic > input_2_1_V_ce0;
    sc_in< sc_lv<40> > input_2_1_V_q0;
    sc_out< sc_lv<8> > input_2_2_V_address0;
    sc_out< sc_logic > input_2_2_V_ce0;
    sc_in< sc_lv<40> > input_2_2_V_q0;
    sc_out< sc_lv<8> > input_2_3_V_address0;
    sc_out< sc_logic > input_2_3_V_ce0;
    sc_in< sc_lv<40> > input_2_3_V_q0;
    sc_out< sc_lv<5> > output_0_V_address0;
    sc_out< sc_logic > output_0_V_ce0;
    sc_out< sc_logic > output_0_V_we0;
    sc_out< sc_lv<40> > output_0_V_d0;
    sc_in< sc_lv<40> > output_0_V_q0;


    // Module declarations
    GEMM_3D_float_1(sc_module_name name);
    SC_HAS_PROCESS(GEMM_3D_float_1);

    ~GEMM_3D_float_1();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > i_fu_239_p2;
    sc_signal< sc_lv<3> > i_reg_530;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<8> > sext_ln1116_fu_275_p1;
    sc_signal< sc_lv<8> > sext_ln1116_reg_535;
    sc_signal< sc_lv<1> > icmp_ln236_fu_233_p2;
    sc_signal< sc_lv<6> > trunc_ln1116_fu_279_p1;
    sc_signal< sc_lv<6> > trunc_ln1116_reg_540;
    sc_signal< sc_lv<3> > add_ln238_fu_289_p2;
    sc_signal< sc_lv<3> > add_ln238_reg_548;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<9> > zext_ln203_fu_295_p1;
    sc_signal< sc_lv<9> > zext_ln203_reg_553;
    sc_signal< sc_lv<1> > icmp_ln238_fu_283_p2;
    sc_signal< sc_lv<5> > output_0_V_addr_reg_558;
    sc_signal< sc_lv<8> > add_ln1116_fu_333_p2;
    sc_signal< sc_lv<8> > add_ln1116_reg_566;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > icmp_ln240_fu_313_p2;
    sc_signal< sc_lv<9> > add_ln1117_fu_364_p2;
    sc_signal< sc_lv<9> > add_ln1117_reg_571;
    sc_signal< sc_lv<5> > add_ln240_fu_369_p2;
    sc_signal< sc_lv<5> > add_ln240_reg_576;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<40> > input_1_0_0_V_load_reg_621;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<40> > input_2_0_V_load_reg_626;
    sc_signal< sc_lv<40> > input_1_1_0_V_load_reg_631;
    sc_signal< sc_lv<40> > input_2_1_V_load_reg_636;
    sc_signal< sc_lv<40> > input_1_2_0_V_load_reg_641;
    sc_signal< sc_lv<40> > input_2_2_V_load_reg_646;
    sc_signal< sc_lv<40> > input_1_3_0_V_load_reg_651;
    sc_signal< sc_lv<40> > input_2_3_V_load_reg_656;
    sc_signal< sc_lv<56> > mul_ln1192_fu_395_p2;
    sc_signal< sc_lv<56> > mul_ln1192_reg_661;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<40> > output_0_V_load_reg_666;
    sc_signal< sc_lv<56> > mul_ln1192_1_fu_407_p2;
    sc_signal< sc_lv<56> > mul_ln1192_1_reg_671;
    sc_signal< sc_lv<56> > mul_ln1192_2_fu_419_p2;
    sc_signal< sc_lv<56> > mul_ln1192_2_reg_676;
    sc_signal< sc_lv<56> > mul_ln1192_3_fu_431_p2;
    sc_signal< sc_lv<56> > mul_ln1192_3_reg_681;
    sc_signal< sc_lv<40> > tmp_79_reg_686;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<40> > trunc_ln708_s_reg_691;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<3> > i_0_reg_200;
    sc_signal< sc_lv<3> > k_0_0_reg_211;
    sc_signal< sc_lv<5> > l_0_0_0_reg_222;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<64> > sext_ln203_fu_308_p1;
    sc_signal< sc_lv<64> > sext_ln1116_1_fu_375_p1;
    sc_signal< sc_lv<64> > zext_ln1117_fu_382_p1;
    sc_signal< sc_lv<6> > tmp_76_fu_245_p3;
    sc_signal< sc_lv<4> > tmp_77_fu_257_p3;
    sc_signal< sc_lv<7> > zext_ln1116_fu_253_p1;
    sc_signal< sc_lv<7> > zext_ln1116_3_fu_265_p1;
    sc_signal< sc_lv<7> > sub_ln1116_fu_269_p2;
    sc_signal< sc_lv<6> > zext_ln203_16_fu_299_p1;
    sc_signal< sc_lv<6> > add_ln203_fu_303_p2;
    sc_signal< sc_lv<3> > tmp_90_fu_319_p4;
    sc_signal< sc_lv<8> > zext_ln1116_4_fu_329_p1;
    sc_signal< sc_lv<6> > trunc_ln1117_fu_338_p1;
    sc_signal< sc_lv<9> > p_shl2_cast_fu_342_p3;
    sc_signal< sc_lv<9> > p_shl3_cast_fu_350_p3;
    sc_signal< sc_lv<9> > sub_ln1117_fu_358_p2;
    sc_signal< sc_lv<40> > mul_ln1192_fu_395_p0;
    sc_signal< sc_lv<40> > mul_ln1192_fu_395_p1;
    sc_signal< sc_lv<40> > mul_ln1192_1_fu_407_p0;
    sc_signal< sc_lv<40> > mul_ln1192_1_fu_407_p1;
    sc_signal< sc_lv<40> > mul_ln1192_2_fu_419_p0;
    sc_signal< sc_lv<40> > mul_ln1192_2_fu_419_p1;
    sc_signal< sc_lv<40> > mul_ln1192_3_fu_431_p0;
    sc_signal< sc_lv<40> > mul_ln1192_3_fu_431_p1;
    sc_signal< sc_lv<56> > shl_ln_fu_437_p3;
    sc_signal< sc_lv<56> > add_ln1192_fu_444_p2;
    sc_signal< sc_lv<40> > tmp_78_fu_449_p4;
    sc_signal< sc_lv<56> > shl_ln728_4_fu_459_p3;
    sc_signal< sc_lv<56> > add_ln1192_2_fu_467_p2;
    sc_signal< sc_lv<56> > shl_ln728_5_fu_482_p3;
    sc_signal< sc_lv<56> > add_ln1192_3_fu_489_p2;
    sc_signal< sc_lv<40> > tmp_80_fu_494_p4;
    sc_signal< sc_lv<56> > shl_ln728_6_fu_504_p3;
    sc_signal< sc_lv<56> > add_ln1192_4_fu_512_p2;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_state2;
    static const sc_lv<10> ap_ST_fsm_state3;
    static const sc_lv<10> ap_ST_fsm_state4;
    static const sc_lv<10> ap_ST_fsm_state5;
    static const sc_lv<10> ap_ST_fsm_state6;
    static const sc_lv<10> ap_ST_fsm_state7;
    static const sc_lv<10> ap_ST_fsm_state8;
    static const sc_lv<10> ap_ST_fsm_state9;
    static const sc_lv<10> ap_ST_fsm_state10;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<40> ap_const_lv40_0;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<5> ap_const_lv5_18;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_37;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1116_fu_333_p2();
    void thread_add_ln1117_fu_364_p2();
    void thread_add_ln1192_2_fu_467_p2();
    void thread_add_ln1192_3_fu_489_p2();
    void thread_add_ln1192_4_fu_512_p2();
    void thread_add_ln1192_fu_444_p2();
    void thread_add_ln203_fu_303_p2();
    void thread_add_ln238_fu_289_p2();
    void thread_add_ln240_fu_369_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_i_fu_239_p2();
    void thread_icmp_ln236_fu_233_p2();
    void thread_icmp_ln238_fu_283_p2();
    void thread_icmp_ln240_fu_313_p2();
    void thread_input_1_0_0_V_address0();
    void thread_input_1_0_0_V_ce0();
    void thread_input_1_1_0_V_address0();
    void thread_input_1_1_0_V_ce0();
    void thread_input_1_2_0_V_address0();
    void thread_input_1_2_0_V_ce0();
    void thread_input_1_3_0_V_address0();
    void thread_input_1_3_0_V_ce0();
    void thread_input_2_0_V_address0();
    void thread_input_2_0_V_ce0();
    void thread_input_2_1_V_address0();
    void thread_input_2_1_V_ce0();
    void thread_input_2_2_V_address0();
    void thread_input_2_2_V_ce0();
    void thread_input_2_3_V_address0();
    void thread_input_2_3_V_ce0();
    void thread_mul_ln1192_1_fu_407_p0();
    void thread_mul_ln1192_1_fu_407_p1();
    void thread_mul_ln1192_1_fu_407_p2();
    void thread_mul_ln1192_2_fu_419_p0();
    void thread_mul_ln1192_2_fu_419_p1();
    void thread_mul_ln1192_2_fu_419_p2();
    void thread_mul_ln1192_3_fu_431_p0();
    void thread_mul_ln1192_3_fu_431_p1();
    void thread_mul_ln1192_3_fu_431_p2();
    void thread_mul_ln1192_fu_395_p0();
    void thread_mul_ln1192_fu_395_p1();
    void thread_mul_ln1192_fu_395_p2();
    void thread_output_0_V_address0();
    void thread_output_0_V_ce0();
    void thread_output_0_V_d0();
    void thread_output_0_V_we0();
    void thread_p_shl2_cast_fu_342_p3();
    void thread_p_shl3_cast_fu_350_p3();
    void thread_sext_ln1116_1_fu_375_p1();
    void thread_sext_ln1116_fu_275_p1();
    void thread_sext_ln203_fu_308_p1();
    void thread_shl_ln728_4_fu_459_p3();
    void thread_shl_ln728_5_fu_482_p3();
    void thread_shl_ln728_6_fu_504_p3();
    void thread_shl_ln_fu_437_p3();
    void thread_sub_ln1116_fu_269_p2();
    void thread_sub_ln1117_fu_358_p2();
    void thread_tmp_76_fu_245_p3();
    void thread_tmp_77_fu_257_p3();
    void thread_tmp_78_fu_449_p4();
    void thread_tmp_80_fu_494_p4();
    void thread_tmp_90_fu_319_p4();
    void thread_trunc_ln1116_fu_279_p1();
    void thread_trunc_ln1117_fu_338_p1();
    void thread_zext_ln1116_3_fu_265_p1();
    void thread_zext_ln1116_4_fu_329_p1();
    void thread_zext_ln1116_fu_253_p1();
    void thread_zext_ln1117_fu_382_p1();
    void thread_zext_ln203_16_fu_299_p1();
    void thread_zext_ln203_fu_295_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
