# Info: [9566]: Logging session transcript to file F:/Mentor/bin/precision.log
//  Precision RTL Synthesis 64-bit 2015.2.10 (Production Release) Tue Nov  3 06:31:13 PST 2015
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2015, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on  34679@DESKTOP-13EGCCO  6.02.9200 
//  
//  Start time Sun Apr 21 23:26:35 2019
# -------------------------------------------------
# Info: [9566]: Logging session transcript to file F:/Mentor/bin/precision.log
# COMMAND: source G:/CAD/cad_lib/ps/pipeline_Structure/hds/precision.tcl
# Info:  HDL Designer Synthesis run started
# Info: [9574]: Input directory: G:/CAD/cad_lib/ps/pipeline_Structure
# Info: [9569]: Moving session transcript to file G:/CAD/cad_lib/ps/pipeline_Structure/precision.log
# Info: [9555]: Created project G:/CAD/cad_lib/ps/pipeline_Structure/pipeline_Structure.psp in folder G:/CAD/cad_lib/ps/pipeline_Structure.
# Warning: [9508]: Results directory is not set. Use new_project, open_project, or set_results_dir.
# Info: [9531]: Created directory: G:/CAD/cad_lib/ps/pipeline_Structure/pipeline_Structure_impl_1.
# Info: [9554]: Created implementation pipeline_Structure_impl_1 in project G:/CAD/cad_lib/ps/pipeline_Structure/pipeline_Structure.psp.
# Info: [9575]: The Results Directory has been set to: G:/CAD/cad_lib/ps/pipeline_Structure/pipeline_Structure_impl_1/
# Info: [9566]: Logging project transcript to file G:/CAD/cad_lib/ps/pipeline_Structure/pipeline_Structure_impl_1/precision.log
# Info: [9566]: Logging suppressed messages transcript to file G:/CAD/cad_lib/ps/pipeline_Structure/pipeline_Structure_impl_1/precision.log.suppressed
# Info: [9550]: Activated implementation pipeline_Structure_impl_1 in project G:/CAD/cad_lib/ps/pipeline_Structure/pipeline_Structure.psp.
new_impl -name pipeline_Structure_impl_1
# Info: [15298]: Setting up the design to use synthesis library "xis6.syn"
# Info: [574]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN6.
# Info: [15324]: Setting Part to: "6SLX16CSG324".
# Info: [15325]: Setting Process to: "3".
# Warning: [557]: transform_tristates option is set to value all internally for the current technology.
# Info: [7512]: The place and route tool for current technology is ISE.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2015.2.10_64-bit/Mgc_home/pkgs/psr/techlibs/xis6.syn.
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.2.10_64-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2015b.9
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015b.9
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/RV32I_pkg.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Arbiter_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/De_Control_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/decoder_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Mux2_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Decoder_stage_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Alu_op_pkg.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/ALU_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Alu_control_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Compare_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Ex_controller_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Mux4_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Reg_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Fun_reg_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Execute_stage_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Increment_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Fetch_new_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Memory_entity.vhd" ...
# Error: [42982]: "G:/CAD/cad_lib/hdl/Memory_entity.vhd", line 80: Report expression should be of pre-defined type STRING
# Error: [40008]: HDL analysis failed.
# Info:  HDL Designer Synthesis run finished
source G:/CAD/cad_lib/ps/pipeline_Structure/hds/precision.tcl
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation pipeline_Structure_impl_1.
# Info: [9530]: Closed project: G:/CAD/cad_lib/ps/pipeline_Structure/pipeline_Structure.psp.
close_project -discard
exit -force
