<!doctype html>
<html lang="zh-CN">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <title>Hengjun Lu | Experience</title>
  <link rel="stylesheet" href="assets/style.css" />
</head>
<body>
  <div class="container">
    <div class="header">
      <div class="brand">
        <h1>Experience</h1>
      </div>
      <div class="nav">
        <a href="index.html">Home</a>
        <a href="education.html">Education</a>
        <a class="active" href="experience.html">Experience</a>
        <a href="projects.html">Projects</a>
        <a href="publications.html">Publications</a>
        <a href="personal.html">Personal</a>
      </div>
    </div>
    <!-- Experience Item 0 -->
    <div class="card">

      <div style="display:flex; justify-content:space-between; align-items:baseline;">
        <div style="font-weight:700; font-size:18px;">
          ByteDance – Physical Design Engineer
        </div>
        <div class="small" style="font-style:italic;">
          July 2026 – ？
        </div>
      </div>

      <div class="small" style="margin-top:6px;">
        Location: Beijing or Santa Clara
      </div>

      <div style="margin-top:14px; font-weight:600;">
        AI Chip Development and Physical Implementation
      </div>

      <!-- 图片 + 内容 -->
     <div style="display:flex; gap:0px; margin-top:14px; align-items:center;">
        <div style="flex:0 0 75px;">
          <img src="assets/images/bytedance.jpg"
               style="width:100px; height:20px; object-fit:cover; border-radius:5px;">
        </div>
        <div style="flex:1;">
          <ul style="margin:0;">
            <li>
              Responsible for AI chip development, including logic synthesis,
              backend Physical Design,
              custom IP design, package-level simulation, and silicon validation.
            </li>

            <li>
              Participated in chip project planning, feasibility analysis, architecture evaluation,
              execution tracking, and final tape-out acceptance, collaborating across architecture,
              RTL, verification, and packaging teams.
            </li>

            <li>
              Contributed to design optimization for power, performance, and area (PPA),
              ensuring high-quality silicon delivery under aggressive schedule constraints.
            </li>
          </ul>
        </div>
      </div>

    </div>
    


    <!-- Experience Item 2 -->
    <div class="card">

      <div style="display:flex; justify-content:space-between; align-items:baseline;">
        <div style="font-weight:700; font-size:18px;">
          University of Southern California – Research Assistant
        </div>
        <div class="small" style="font-style:italic;">
          Jan 2025 – Present
        </div>
      </div>

      <div class="small" style="margin-top:6px;">
        Location: Los Angeles, CA
      </div>

      <div style="margin-top:14px; font-weight:600;">
        High-Voltage Electronic Control System for Flexible Metal Electrostatic Adhesion
      </div>

      <div style="display:flex; gap:0px; margin-top:14px; align-items:center;">
        <div style="flex:0 0 75px;">
          <img src="assets/images/usc3.jpg"
               style="width:75px; height:75px; object-fit:cover; border-radius:5px;">
        </div>

        <div style="flex:1;">
          <ul style="margin:0;">
            <li>
              Designed and implemented a fully integrated PCB system, in conjunction with an Arduino-based controller,
              to generate and route programmable high-voltage control signals for large-scale electrostatic adhesion systems.
            </li>

            <li>
              Integrated AQY280S solid-state relays together with ADG412 and MAX4664 transmission-gate switches to achieve low-leakage,
              high-reliability switching of voltages up to 320 V, ensuring enhanced operational safety, signal integrity, and scalability.
            </li>

            <li>
              Realized bidirectional programmable adhesion and detachment with precise temporal coordination
              (&lt; 2 ms switching intervals), enabling dynamic control of soft robotic interfaces and high-voltage multiplexed channels.
            </li>
          </ul>
        </div>
      </div>

    </div>

    <!-- Experience Item 3 -->
    <div class="card">

      <div style="display:flex; justify-content:space-between; align-items:baseline;">
        <div style="font-weight:700; font-size:18px;">
          Beijing Jiaotong University – Research Assistant
        </div>
        <div class="small" style="font-style:italic;">
          Jan 2023 – Aug 2023
        </div>
      </div>

      <div class="small" style="margin-top:6px;">
        Location: Beijing, China
      </div>

      <div style="margin-top:14px; font-weight:600;">
        Edge Computing-Based Railway Obstacle Detection System (YOLOv5)
      </div>

      <div style="display:flex; gap:0px; margin-top:14px; align-items:center;">
        <div style="flex:0 0 75px;">
          <img src="assets/images/bjtu.png"
               style="width:75px; height:75px; object-fit:cover; border-radius:5px;">
        </div>

        <div style="flex:1;">
          <ul style="margin:0;">
            <li>
              Enhanced YOLOv5s by integrating ASFF adaptive feature fusion and GAM attention modules,
              improving multi-scale feature extraction and achieving a 2.5% mAP@0.5 increase over baseline.
            </li>

            <li>
              Designed a collaborative edge computing architecture using Jetson Nano for image acquisition
              and Jetson Xavier for inference offloading, reducing onboard computational burden and latency.
            </li>

            <li>
              Implemented a DeepStream-based multi-channel video pipeline supporting RTSP streams,
              real-time obstacle detection, structured result serialization, and scalable deployment.
            </li>
          </ul>
        </div>
      </div>

    </div>
    <!-- Experience Item 3 -->
    <div class="card">

      <div style="display:flex; justify-content:space-between; align-items:baseline;">
        <div style="font-weight:700; font-size:18px;">
          China Railway Construction Development Group – Hardware Intern
        </div>
        <div class="small" style="font-style:italic;">
          Jan 2022 – Mar 2022
        </div>
      </div>

      <div class="small" style="margin-top:6px;">
        Location: Tianjin, China
      </div>

      <div style="margin-top:14px; font-weight:600;">
        FPGA-Based Real-Time License Plate Recognition System
      </div>

      <div style="display:flex; gap:0px; margin-top:14px; align-items:center;">
        <div style="flex:0 0 75px;">
          <img src="assets/images/zhong.jpg"
               style="width:75px; height:75px; object-fit:cover; border-radius:5px;">
        </div>

        <div style="flex:1;">
          <ul style="margin:0;">
            <li>
              Designed Verilog-based image preprocessing RTL modules, including Sobel edge detection
              and smoothing filters, and deployed them on FPGA for accelerated feature extraction.
            </li>

            <li>
              Integrated YOLOv5 and CRNN models for license plate localization and character recognition,
              and combined ResNet with custom hardware logic to achieve precise vehicle color classification.
            </li>

            <li>
              Achieved sub-second system latency (&lt; 0.8 s) with an overall recognition accuracy of 97%
              for license plate digits and vehicle color, significantly improving real-time information
              extraction for moving vehicles.
            </li>
          </ul>
        </div>
      </div>

    </div>

    <div class="footer">© Hengjun Lu</div>
  </div>
</body>
</html>
