{
    "code": "module TopModule (\n    input logic clk,   // Clock signal, positive edge-triggered\n    input logic a,     // Single-bit input signal\n    input logic rst_n, // Asynchronous active-low reset\n    output logic q     // Single-bit output signal, sequential\n);\n\n    always_ff @(posedge clk or negedge rst_n) begin\n        if (!rst_n) begin\n            q <= 1'b0;  // Reset to 0\n        end else if (a == 1'b0) begin\n            q <= ~q;    // Toggle q\n        end\n        // If a == 1, retain the current state of q.\n    end\nendmodule",
    "test_results": {
        "num_mismatch": 120,
        "passfail": "R"
    },
    "iterations": [
        {
            "iteration": 0,
            "code": "module TopModule (\n    input logic clk,   // Clock signal, positive edge-triggered\n    input logic a,     // Single-bit input signal\n    input logic rst_n, // Asynchronous active-low reset\n    output logic q     // Single-bit output signal, sequential\n);\n\n    always_ff @(posedge clk or negedge rst_n) begin\n        if (!rst_n) begin\n            q <= 1'b0;  // Reset to 0\n        end else if (a == 1'b0) begin\n            q <= ~q;    // Toggle q\n        end\n        // If a == 1, retain the current state of q.\n    end\nendmodule",
            "issues": []
        }
    ],
    "refinement_count": 0,
    "remaining_issues": [],
    "testbench_results": {}
}