$comment
	File created using the following command:
		vcd file Contador.msim.vcd -direction
$end
$date
	Fri Oct 14 11:23:13 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module contador_vhd_vec_tst $end
$var wire 1 ! barr_leit [7] $end
$var wire 1 " barr_leit [6] $end
$var wire 1 # barr_leit [5] $end
$var wire 1 $ barr_leit [4] $end
$var wire 1 % barr_leit [3] $end
$var wire 1 & barr_leit [2] $end
$var wire 1 ' barr_leit [1] $end
$var wire 1 ( barr_leit [0] $end
$var wire 1 ) CLOCK $end
$var wire 1 * FPGA_RESET $end
$var wire 1 + HEX0 [6] $end
$var wire 1 , HEX0 [5] $end
$var wire 1 - HEX0 [4] $end
$var wire 1 . HEX0 [3] $end
$var wire 1 / HEX0 [2] $end
$var wire 1 0 HEX0 [1] $end
$var wire 1 1 HEX0 [0] $end
$var wire 1 2 HEX1 [6] $end
$var wire 1 3 HEX1 [5] $end
$var wire 1 4 HEX1 [4] $end
$var wire 1 5 HEX1 [3] $end
$var wire 1 6 HEX1 [2] $end
$var wire 1 7 HEX1 [1] $end
$var wire 1 8 HEX1 [0] $end
$var wire 1 9 HEX2 [6] $end
$var wire 1 : HEX2 [5] $end
$var wire 1 ; HEX2 [4] $end
$var wire 1 < HEX2 [3] $end
$var wire 1 = HEX2 [2] $end
$var wire 1 > HEX2 [1] $end
$var wire 1 ? HEX2 [0] $end
$var wire 1 @ HEX3 [6] $end
$var wire 1 A HEX3 [5] $end
$var wire 1 B HEX3 [4] $end
$var wire 1 C HEX3 [3] $end
$var wire 1 D HEX3 [2] $end
$var wire 1 E HEX3 [1] $end
$var wire 1 F HEX3 [0] $end
$var wire 1 G HEX4 [6] $end
$var wire 1 H HEX4 [5] $end
$var wire 1 I HEX4 [4] $end
$var wire 1 J HEX4 [3] $end
$var wire 1 K HEX4 [2] $end
$var wire 1 L HEX4 [1] $end
$var wire 1 M HEX4 [0] $end
$var wire 1 N HEX5 [6] $end
$var wire 1 O HEX5 [5] $end
$var wire 1 P HEX5 [4] $end
$var wire 1 Q HEX5 [3] $end
$var wire 1 R HEX5 [2] $end
$var wire 1 S HEX5 [1] $end
$var wire 1 T HEX5 [0] $end
$var wire 1 U KEY0 $end
$var wire 1 V KEY1 $end
$var wire 1 W KEY2 $end
$var wire 1 X KEY3 $end
$var wire 1 Y LEDR [9] $end
$var wire 1 Z LEDR [8] $end
$var wire 1 [ LEDR [7] $end
$var wire 1 \ LEDR [6] $end
$var wire 1 ] LEDR [5] $end
$var wire 1 ^ LEDR [4] $end
$var wire 1 _ LEDR [3] $end
$var wire 1 ` LEDR [2] $end
$var wire 1 a LEDR [1] $end
$var wire 1 b LEDR [0] $end
$var wire 1 c PC [8] $end
$var wire 1 d PC [7] $end
$var wire 1 e PC [6] $end
$var wire 1 f PC [5] $end
$var wire 1 g PC [4] $end
$var wire 1 h PC [3] $end
$var wire 1 i PC [2] $end
$var wire 1 j PC [1] $end
$var wire 1 k PC [0] $end
$var wire 1 l saida_disc $end
$var wire 1 m saida_ff $end
$var wire 1 n saida_hab $end
$var wire 1 o SW0 $end
$var wire 1 p SW1 $end
$var wire 1 q SW2 $end
$var wire 1 r SW3 $end
$var wire 1 s SW4 $end
$var wire 1 t SW5 $end
$var wire 1 u SW6 $end
$var wire 1 v SW7 $end
$var wire 1 w SW8 $end
$var wire 1 x SW9 $end

$scope module i1 $end
$var wire 1 y gnd $end
$var wire 1 z vcc $end
$var wire 1 { unknown $end
$var wire 1 | devoe $end
$var wire 1 } devclrn $end
$var wire 1 ~ devpor $end
$var wire 1 !! ww_devoe $end
$var wire 1 "! ww_devclrn $end
$var wire 1 #! ww_devpor $end
$var wire 1 $! ww_CLOCK $end
$var wire 1 %! ww_SW0 $end
$var wire 1 &! ww_SW1 $end
$var wire 1 '! ww_SW2 $end
$var wire 1 (! ww_SW3 $end
$var wire 1 )! ww_SW4 $end
$var wire 1 *! ww_SW5 $end
$var wire 1 +! ww_SW6 $end
$var wire 1 ,! ww_SW7 $end
$var wire 1 -! ww_SW8 $end
$var wire 1 .! ww_SW9 $end
$var wire 1 /! ww_KEY0 $end
$var wire 1 0! ww_KEY1 $end
$var wire 1 1! ww_KEY2 $end
$var wire 1 2! ww_KEY3 $end
$var wire 1 3! ww_FPGA_RESET $end
$var wire 1 4! ww_LEDR [9] $end
$var wire 1 5! ww_LEDR [8] $end
$var wire 1 6! ww_LEDR [7] $end
$var wire 1 7! ww_LEDR [6] $end
$var wire 1 8! ww_LEDR [5] $end
$var wire 1 9! ww_LEDR [4] $end
$var wire 1 :! ww_LEDR [3] $end
$var wire 1 ;! ww_LEDR [2] $end
$var wire 1 <! ww_LEDR [1] $end
$var wire 1 =! ww_LEDR [0] $end
$var wire 1 >! ww_HEX0 [6] $end
$var wire 1 ?! ww_HEX0 [5] $end
$var wire 1 @! ww_HEX0 [4] $end
$var wire 1 A! ww_HEX0 [3] $end
$var wire 1 B! ww_HEX0 [2] $end
$var wire 1 C! ww_HEX0 [1] $end
$var wire 1 D! ww_HEX0 [0] $end
$var wire 1 E! ww_HEX1 [6] $end
$var wire 1 F! ww_HEX1 [5] $end
$var wire 1 G! ww_HEX1 [4] $end
$var wire 1 H! ww_HEX1 [3] $end
$var wire 1 I! ww_HEX1 [2] $end
$var wire 1 J! ww_HEX1 [1] $end
$var wire 1 K! ww_HEX1 [0] $end
$var wire 1 L! ww_HEX2 [6] $end
$var wire 1 M! ww_HEX2 [5] $end
$var wire 1 N! ww_HEX2 [4] $end
$var wire 1 O! ww_HEX2 [3] $end
$var wire 1 P! ww_HEX2 [2] $end
$var wire 1 Q! ww_HEX2 [1] $end
$var wire 1 R! ww_HEX2 [0] $end
$var wire 1 S! ww_HEX3 [6] $end
$var wire 1 T! ww_HEX3 [5] $end
$var wire 1 U! ww_HEX3 [4] $end
$var wire 1 V! ww_HEX3 [3] $end
$var wire 1 W! ww_HEX3 [2] $end
$var wire 1 X! ww_HEX3 [1] $end
$var wire 1 Y! ww_HEX3 [0] $end
$var wire 1 Z! ww_HEX4 [6] $end
$var wire 1 [! ww_HEX4 [5] $end
$var wire 1 \! ww_HEX4 [4] $end
$var wire 1 ]! ww_HEX4 [3] $end
$var wire 1 ^! ww_HEX4 [2] $end
$var wire 1 _! ww_HEX4 [1] $end
$var wire 1 `! ww_HEX4 [0] $end
$var wire 1 a! ww_HEX5 [6] $end
$var wire 1 b! ww_HEX5 [5] $end
$var wire 1 c! ww_HEX5 [4] $end
$var wire 1 d! ww_HEX5 [3] $end
$var wire 1 e! ww_HEX5 [2] $end
$var wire 1 f! ww_HEX5 [1] $end
$var wire 1 g! ww_HEX5 [0] $end
$var wire 1 h! ww_PC [8] $end
$var wire 1 i! ww_PC [7] $end
$var wire 1 j! ww_PC [6] $end
$var wire 1 k! ww_PC [5] $end
$var wire 1 l! ww_PC [4] $end
$var wire 1 m! ww_PC [3] $end
$var wire 1 n! ww_PC [2] $end
$var wire 1 o! ww_PC [1] $end
$var wire 1 p! ww_PC [0] $end
$var wire 1 q! ww_barr_leit [7] $end
$var wire 1 r! ww_barr_leit [6] $end
$var wire 1 s! ww_barr_leit [5] $end
$var wire 1 t! ww_barr_leit [4] $end
$var wire 1 u! ww_barr_leit [3] $end
$var wire 1 v! ww_barr_leit [2] $end
$var wire 1 w! ww_barr_leit [1] $end
$var wire 1 x! ww_barr_leit [0] $end
$var wire 1 y! ww_saida_ff $end
$var wire 1 z! ww_saida_disc $end
$var wire 1 {! ww_saida_hab $end
$var wire 1 |! \SW0~input_o\ $end
$var wire 1 }! \SW8~input_o\ $end
$var wire 1 ~! \SW9~input_o\ $end
$var wire 1 !" \KEY2~input_o\ $end
$var wire 1 "" \KEY3~input_o\ $end
$var wire 1 #" \FPGA_RESET~input_o\ $end
$var wire 1 $" \SW1~input_o\ $end
$var wire 1 %" \SW2~input_o\ $end
$var wire 1 &" \SW3~input_o\ $end
$var wire 1 '" \SW4~input_o\ $end
$var wire 1 (" \SW5~input_o\ $end
$var wire 1 )" \SW6~input_o\ $end
$var wire 1 *" \SW7~input_o\ $end
$var wire 1 +" \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 ," \KEY1~input_o\ $end
$var wire 1 -" \CLOCK~input_o\ $end
$var wire 1 ." \CLOCK~inputCLKENA0_outclk\ $end
$var wire 1 /" \CPU|incrementaPC|Add0~1_sumout\ $end
$var wire 1 0" \CPU|PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 1" \CPU|incrementaPC|Add0~2\ $end
$var wire 1 2" \CPU|incrementaPC|Add0~5_sumout\ $end
$var wire 1 3" \CPU|incrementaPC|Add0~6\ $end
$var wire 1 4" \CPU|incrementaPC|Add0~9_sumout\ $end
$var wire 1 5" \CPU|MUX2|saida_MUX[2]~3_combout\ $end
$var wire 1 6" \CPU|PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 7" \CPU|incrementaPC|Add0~10\ $end
$var wire 1 8" \CPU|incrementaPC|Add0~13_sumout\ $end
$var wire 1 9" \CPU|MUX2|saida_MUX[3]~4_combout\ $end
$var wire 1 :" \CPU|PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 ;" \ROM|memROM~2_combout\ $end
$var wire 1 <" \ROM|memROM~11_combout\ $end
$var wire 1 =" \CPU|incrementaPC|Add0~14\ $end
$var wire 1 >" \CPU|incrementaPC|Add0~17_sumout\ $end
$var wire 1 ?" \CPU|MUX2|saida_MUX[4]~5_combout\ $end
$var wire 1 @" \CPU|incrementaPC|Add0~18\ $end
$var wire 1 A" \CPU|incrementaPC|Add0~21_sumout\ $end
$var wire 1 B" \CPU|MUX2|saida_MUX[5]~6_combout\ $end
$var wire 1 C" \CPU|incrementaPC|Add0~22\ $end
$var wire 1 D" \CPU|incrementaPC|Add0~25_sumout\ $end
$var wire 1 E" \CPU|MUX2|saida_MUX[6]~7_combout\ $end
$var wire 1 F" \CPU|incrementaPC|Add0~26\ $end
$var wire 1 G" \CPU|incrementaPC|Add0~29_sumout\ $end
$var wire 1 H" \CPU|MUX2|saida_MUX[7]~8_combout\ $end
$var wire 1 I" \ROM|memROM~1_combout\ $end
$var wire 1 J" \ROM|memROM~15_combout\ $end
$var wire 1 K" \CPU|MUX2|saida_MUX[1]~2_combout\ $end
$var wire 1 L" \ROM|memROM~6_combout\ $end
$var wire 1 M" \ROM|memROM~7_combout\ $end
$var wire 1 N" \ROM|memROM~3_combout\ $end
$var wire 1 O" \ROM|memROM~8_combout\ $end
$var wire 1 P" \ROM|memROM~9_combout\ $end
$var wire 1 Q" \CPU|DECODER|saida[9]~1_combout\ $end
$var wire 1 R" \ROM|memROM~12_combout\ $end
$var wire 1 S" \ROM|memROM~0_combout\ $end
$var wire 1 T" \ROM|memROM~13_combout\ $end
$var wire 1 U" \CPU|MUX2|saida_MUX[0]~1_combout\ $end
$var wire 1 V" \ROM|memROM~4_combout\ $end
$var wire 1 W" \ROM|memROM~5_combout\ $end
$var wire 1 X" \CPU|FLAG|DOUT~1_combout\ $end
$var wire 1 Y" \CPU|DECODER|Equal11~0_combout\ $end
$var wire 1 Z" \CPU|DECODER|saida[1]~0_combout\ $end
$var wire 1 [" \CPU|REGA|DOUT[5]~0_combout\ $end
$var wire 1 \" \CPU|DECODER|saida[4]~3_combout\ $end
$var wire 1 ]" \CPU|DECODER|saida~2_combout\ $end
$var wire 1 ^" \CPU|MUX1|saida_MUX[5]~2_combout\ $end
$var wire 1 _" \ROM|memROM~10_combout\ $end
$var wire 1 `" \ROM|memROM~17_combout\ $end
$var wire 1 a" \CPU|DECODER|Equal11~1_combout\ $end
$var wire 1 b" \RAM|ram~566_combout\ $end
$var wire 1 c" \RAM|ram~26_q\ $end
$var wire 1 d" \RAM|ram~567_combout\ $end
$var wire 1 e" \RAM|ram~18_q\ $end
$var wire 1 f" \RAM|ram~541_combout\ $end
$var wire 1 g" \RAM|dado_out[3]~12_combout\ $end
$var wire 1 h" \RAM|ram~25_q\ $end
$var wire 1 i" \RAM|ram~17_q\ $end
$var wire 1 j" \RAM|ram~536_combout\ $end
$var wire 1 k" \RAM|dado_out[2]~13_combout\ $end
$var wire 1 l" \RAM|ram~24_q\ $end
$var wire 1 m" \RAM|ram~16_q\ $end
$var wire 1 n" \RAM|ram~531_combout\ $end
$var wire 1 o" \RAM|dado_out[1]~14_combout\ $end
$var wire 1 p" \CPU|MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 q" \LOGICAKEY|habilitaKey1~0_combout\ $end
$var wire 1 r" \RAM|dado_out[0]~10_combout\ $end
$var wire 1 s" \CPU|MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 t" \ROM|memROM~16_combout\ $end
$var wire 1 u" \CPU|ULA1|Add1~34_cout\ $end
$var wire 1 v" \CPU|ULA1|Add1~1_sumout\ $end
$var wire 1 w" \CPU|ULA1|Add0~1_sumout\ $end
$var wire 1 x" \CPU|ULA1|saida[0]~0_combout\ $end
$var wire 1 y" \CPU|DECODER|saida[5]~4_combout\ $end
$var wire 1 z" \RAM|ram~23_q\ $end
$var wire 1 {" \RAM|ram~15_q\ $end
$var wire 1 |" \RAM|ram~527_combout\ $end
$var wire 1 }" \RAM|dado_out[0]~19_combout\ $end
$var wire 1 ~" \CPU|ULA1|Add1~2\ $end
$var wire 1 !# \CPU|ULA1|Add1~13_sumout\ $end
$var wire 1 "# \CPU|ULA1|Add0~2\ $end
$var wire 1 ## \CPU|ULA1|Add0~13_sumout\ $end
$var wire 1 $# \CPU|ULA1|saida[1]~1_combout\ $end
$var wire 1 %# \CPU|ULA1|Add1~14\ $end
$var wire 1 &# \CPU|ULA1|Add1~9_sumout\ $end
$var wire 1 '# \CPU|ULA1|Add0~14\ $end
$var wire 1 (# \CPU|ULA1|Add0~9_sumout\ $end
$var wire 1 )# \CPU|ULA1|saida[2]~12_combout\ $end
$var wire 1 *# \CPU|ULA1|Add1~10\ $end
$var wire 1 +# \CPU|ULA1|Add1~5_sumout\ $end
$var wire 1 ,# \CPU|ULA1|Add0~10\ $end
$var wire 1 -# \CPU|ULA1|Add0~5_sumout\ $end
$var wire 1 .# \CPU|ULA1|saida[3]~16_combout\ $end
$var wire 1 /# \CPU|ULA1|Add1~6\ $end
$var wire 1 0# \CPU|ULA1|Add1~17_sumout\ $end
$var wire 1 1# \CPU|ULA1|Add0~6\ $end
$var wire 1 2# \CPU|ULA1|Add0~17_sumout\ $end
$var wire 1 3# \CPU|ULA1|saida[4]~8_combout\ $end
$var wire 1 4# \RAM|ram~27_q\ $end
$var wire 1 5# \RAM|ram~19_q\ $end
$var wire 1 6# \RAM|ram~546_combout\ $end
$var wire 1 7# \RAM|dado_out[4]~15_combout\ $end
$var wire 1 8# \CPU|ULA1|Add0~18\ $end
$var wire 1 9# \CPU|ULA1|Add0~21_sumout\ $end
$var wire 1 :# \CPU|ULA1|saida[5]~2_combout\ $end
$var wire 1 ;# \RAM|ram~28_q\ $end
$var wire 1 <# \RAM|ram~20_q\ $end
$var wire 1 =# \RAM|ram~551_combout\ $end
$var wire 1 ># \RAM|dado_out[5]~16_combout\ $end
$var wire 1 ?# \CPU|ULA1|Add1~18\ $end
$var wire 1 @# \CPU|ULA1|Add1~21_sumout\ $end
$var wire 1 A# \CPU|FLAG|DOUT~2_combout\ $end
$var wire 1 B# \CPU|ULA1|Add0~22\ $end
$var wire 1 C# \CPU|ULA1|Add0~25_sumout\ $end
$var wire 1 D# \CPU|MUX1|saida_MUX[6]~3_combout\ $end
$var wire 1 E# \CPU|ULA1|saida[6]~3_combout\ $end
$var wire 1 F# \RAM|ram~29_q\ $end
$var wire 1 G# \RAM|ram~21_q\ $end
$var wire 1 H# \RAM|ram~556_combout\ $end
$var wire 1 I# \RAM|dado_out[6]~17_combout\ $end
$var wire 1 J# \CPU|ULA1|Add1~22\ $end
$var wire 1 K# \CPU|ULA1|Add1~25_sumout\ $end
$var wire 1 L# \RAM|ram~22_q\ $end
$var wire 1 M# \RAM|ram~30_q\ $end
$var wire 1 N# \RAM|ram~561_combout\ $end
$var wire 1 O# \RAM|dado_out[7]~18_combout\ $end
$var wire 1 P# \CPU|ULA1|Add0~26\ $end
$var wire 1 Q# \CPU|ULA1|Add0~29_sumout\ $end
$var wire 1 R# \CPU|ULA1|saida[7]~4_combout\ $end
$var wire 1 S# \CPU|ULA1|Add1~26\ $end
$var wire 1 T# \CPU|ULA1|Add1~29_sumout\ $end
$var wire 1 U# \CPU|FLAG|DOUT~0_combout\ $end
$var wire 1 V# \CPU|FLAG|DOUT~q\ $end
$var wire 1 W# \CPU|MUX2|saida_MUX[7]~0_combout\ $end
$var wire 1 X# \CPU|incrementaPC|Add0~30\ $end
$var wire 1 Y# \CPU|incrementaPC|Add0~33_sumout\ $end
$var wire 1 Z# \CPU|MUX2|saida_MUX[8]~9_combout\ $end
$var wire 1 [# \CPU|PC|DOUT[8]~DUPLICATE_q\ $end
$var wire 1 \# \ROM|memROM~14_combout\ $end
$var wire 1 ]# \RAM|dado_out[0]~8_combout\ $end
$var wire 1 ^# \RAM|dado_out[0]~9_combout\ $end
$var wire 1 _# \RAM|ram~535_combout\ $end
$var wire 1 `# \RAM|dado_out~11_combout\ $end
$var wire 1 a# \RAM|ram~540_combout\ $end
$var wire 1 b# \RAM|ram~545_combout\ $end
$var wire 1 c# \RAM|ram~550_combout\ $end
$var wire 1 d# \RAM|ram~555_combout\ $end
$var wire 1 e# \RAM|ram~560_combout\ $end
$var wire 1 f# \RAM|ram~565_combout\ $end
$var wire 1 g# \LOGICADISPLAYS|habilitaHex0~0_combout\ $end
$var wire 1 h# \LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 i# \LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[1]~1_combout\ $end
$var wire 1 j# \LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[2]~2_combout\ $end
$var wire 1 k# \LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[3]~3_combout\ $end
$var wire 1 l# \LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[4]~4_combout\ $end
$var wire 1 m# \LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[5]~5_combout\ $end
$var wire 1 n# \LOGICADISPLAYS|DISPLAY0|DECODER7SEG|rascSaida7seg[6]~6_combout\ $end
$var wire 1 o# \LOGICADISPLAYS|habilitaHex1~0_combout\ $end
$var wire 1 p# \LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 q# \LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[1]~1_combout\ $end
$var wire 1 r# \LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[2]~2_combout\ $end
$var wire 1 s# \LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[3]~3_combout\ $end
$var wire 1 t# \LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[4]~4_combout\ $end
$var wire 1 u# \LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[5]~5_combout\ $end
$var wire 1 v# \LOGICADISPLAYS|DISPLAY1|DECODER7SEG|rascSaida7seg[6]~6_combout\ $end
$var wire 1 w# \LOGICADISPLAYS|habilitaHex2~0_combout\ $end
$var wire 1 x# \LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 y# \LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[1]~1_combout\ $end
$var wire 1 z# \LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[2]~2_combout\ $end
$var wire 1 {# \LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[3]~3_combout\ $end
$var wire 1 |# \LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[4]~4_combout\ $end
$var wire 1 }# \LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[5]~5_combout\ $end
$var wire 1 ~# \LOGICADISPLAYS|DISPLAY2|DECODER7SEG|rascSaida7seg[6]~6_combout\ $end
$var wire 1 !$ \LOGICADISPLAYS|habilitaHex3~0_combout\ $end
$var wire 1 "$ \LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 #$ \LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[1]~1_combout\ $end
$var wire 1 $$ \LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[2]~2_combout\ $end
$var wire 1 %$ \LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[3]~3_combout\ $end
$var wire 1 &$ \LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[4]~4_combout\ $end
$var wire 1 '$ \LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[5]~5_combout\ $end
$var wire 1 ($ \LOGICADISPLAYS|DISPLAY3|DECODER7SEG|rascSaida7seg[6]~6_combout\ $end
$var wire 1 )$ \KEY0~input_o\ $end
$var wire 1 *$ \LOGICAKEY|DISCRIMINADORBORDA|saidaQ~q\ $end
$var wire 1 +$ \LOGICAKEY|DISCRIMINADORBORDA|saida~combout\ $end
$var wire 1 ,$ \LOGICAKEY|habilitaKey0~0_combout\ $end
$var wire 1 -$ \LOGICADISPLAYS|DISPLAY0|REG|DOUT\ [3] $end
$var wire 1 .$ \LOGICADISPLAYS|DISPLAY0|REG|DOUT\ [2] $end
$var wire 1 /$ \LOGICADISPLAYS|DISPLAY0|REG|DOUT\ [1] $end
$var wire 1 0$ \LOGICADISPLAYS|DISPLAY0|REG|DOUT\ [0] $end
$var wire 1 1$ \LOGICADISPLAYS|DISPLAY1|REG|DOUT\ [3] $end
$var wire 1 2$ \LOGICADISPLAYS|DISPLAY1|REG|DOUT\ [2] $end
$var wire 1 3$ \LOGICADISPLAYS|DISPLAY1|REG|DOUT\ [1] $end
$var wire 1 4$ \LOGICADISPLAYS|DISPLAY1|REG|DOUT\ [0] $end
$var wire 1 5$ \LOGICADISPLAYS|DISPLAY2|REG|DOUT\ [3] $end
$var wire 1 6$ \LOGICADISPLAYS|DISPLAY2|REG|DOUT\ [2] $end
$var wire 1 7$ \LOGICADISPLAYS|DISPLAY2|REG|DOUT\ [1] $end
$var wire 1 8$ \LOGICADISPLAYS|DISPLAY2|REG|DOUT\ [0] $end
$var wire 1 9$ \CPU|REGA|DOUT\ [7] $end
$var wire 1 :$ \CPU|REGA|DOUT\ [6] $end
$var wire 1 ;$ \CPU|REGA|DOUT\ [5] $end
$var wire 1 <$ \CPU|REGA|DOUT\ [4] $end
$var wire 1 =$ \CPU|REGA|DOUT\ [3] $end
$var wire 1 >$ \CPU|REGA|DOUT\ [2] $end
$var wire 1 ?$ \CPU|REGA|DOUT\ [1] $end
$var wire 1 @$ \CPU|REGA|DOUT\ [0] $end
$var wire 1 A$ \LOGICADISPLAYS|DISPLAY3|REG|DOUT\ [3] $end
$var wire 1 B$ \LOGICADISPLAYS|DISPLAY3|REG|DOUT\ [2] $end
$var wire 1 C$ \LOGICADISPLAYS|DISPLAY3|REG|DOUT\ [1] $end
$var wire 1 D$ \LOGICADISPLAYS|DISPLAY3|REG|DOUT\ [0] $end
$var wire 1 E$ \CPU|PC|DOUT\ [8] $end
$var wire 1 F$ \CPU|PC|DOUT\ [7] $end
$var wire 1 G$ \CPU|PC|DOUT\ [6] $end
$var wire 1 H$ \CPU|PC|DOUT\ [5] $end
$var wire 1 I$ \CPU|PC|DOUT\ [4] $end
$var wire 1 J$ \CPU|PC|DOUT\ [3] $end
$var wire 1 K$ \CPU|PC|DOUT\ [2] $end
$var wire 1 L$ \CPU|PC|DOUT\ [1] $end
$var wire 1 M$ \CPU|PC|DOUT\ [0] $end
$var wire 1 N$ \LOGICADISPLAYS|DISPLAY2|REG|ALT_INV_DOUT\ [3] $end
$var wire 1 O$ \LOGICADISPLAYS|DISPLAY2|REG|ALT_INV_DOUT\ [2] $end
$var wire 1 P$ \LOGICADISPLAYS|DISPLAY2|REG|ALT_INV_DOUT\ [1] $end
$var wire 1 Q$ \LOGICADISPLAYS|DISPLAY2|REG|ALT_INV_DOUT\ [0] $end
$var wire 1 R$ \LOGICADISPLAYS|DISPLAY1|REG|ALT_INV_DOUT\ [3] $end
$var wire 1 S$ \LOGICADISPLAYS|DISPLAY1|REG|ALT_INV_DOUT\ [2] $end
$var wire 1 T$ \LOGICADISPLAYS|DISPLAY1|REG|ALT_INV_DOUT\ [1] $end
$var wire 1 U$ \LOGICADISPLAYS|DISPLAY1|REG|ALT_INV_DOUT\ [0] $end
$var wire 1 V$ \LOGICADISPLAYS|DISPLAY0|REG|ALT_INV_DOUT\ [3] $end
$var wire 1 W$ \LOGICADISPLAYS|DISPLAY0|REG|ALT_INV_DOUT\ [2] $end
$var wire 1 X$ \LOGICADISPLAYS|DISPLAY0|REG|ALT_INV_DOUT\ [1] $end
$var wire 1 Y$ \LOGICADISPLAYS|DISPLAY0|REG|ALT_INV_DOUT\ [0] $end
$var wire 1 Z$ \RAM|ALT_INV_dado_out[0]~19_combout\ $end
$var wire 1 [$ \CPU|ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 \$ \CPU|ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 ]$ \CPU|ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 ^$ \CPU|ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 _$ \CPU|ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 `$ \CPU|ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 a$ \CPU|ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 b$ \CPU|ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 c$ \CPU|ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 d$ \CPU|ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 e$ \CPU|ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 f$ \CPU|ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 g$ \CPU|ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 h$ \CPU|ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 i$ \CPU|ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 j$ \CPU|ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 k$ \RAM|ALT_INV_ram~561_combout\ $end
$var wire 1 l$ \RAM|ALT_INV_ram~556_combout\ $end
$var wire 1 m$ \RAM|ALT_INV_ram~551_combout\ $end
$var wire 1 n$ \RAM|ALT_INV_ram~546_combout\ $end
$var wire 1 o$ \RAM|ALT_INV_ram~541_combout\ $end
$var wire 1 p$ \RAM|ALT_INV_ram~536_combout\ $end
$var wire 1 q$ \RAM|ALT_INV_ram~531_combout\ $end
$var wire 1 r$ \RAM|ALT_INV_ram~527_combout\ $end
$var wire 1 s$ \CPU|incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 t$ \CPU|incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 u$ \CPU|incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 v$ \CPU|incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 w$ \CPU|incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 x$ \CPU|incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 y$ \CPU|incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 z$ \CPU|incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 {$ \CPU|incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 |$ \CPU|MUX1|ALT_INV_saida_MUX[5]~2_combout\ $end
$var wire 1 }$ \CPU|REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 ~$ \CPU|REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 !% \CPU|REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 "% \CPU|REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 #% \CPU|REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 $% \CPU|REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 %% \CPU|REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 &% \CPU|REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 '% \RAM|ALT_INV_dado_out[7]~18_combout\ $end
$var wire 1 (% \RAM|ALT_INV_dado_out[6]~17_combout\ $end
$var wire 1 )% \ROM|ALT_INV_memROM~17_combout\ $end
$var wire 1 *% \RAM|ALT_INV_dado_out[5]~16_combout\ $end
$var wire 1 +% \RAM|ALT_INV_dado_out[4]~15_combout\ $end
$var wire 1 ,% \ROM|ALT_INV_memROM~16_combout\ $end
$var wire 1 -% \RAM|ALT_INV_ram~22_q\ $end
$var wire 1 .% \RAM|ALT_INV_ram~30_q\ $end
$var wire 1 /% \RAM|ALT_INV_ram~21_q\ $end
$var wire 1 0% \RAM|ALT_INV_ram~29_q\ $end
$var wire 1 1% \RAM|ALT_INV_ram~20_q\ $end
$var wire 1 2% \RAM|ALT_INV_ram~28_q\ $end
$var wire 1 3% \RAM|ALT_INV_ram~19_q\ $end
$var wire 1 4% \RAM|ALT_INV_ram~27_q\ $end
$var wire 1 5% \RAM|ALT_INV_ram~18_q\ $end
$var wire 1 6% \RAM|ALT_INV_ram~26_q\ $end
$var wire 1 7% \RAM|ALT_INV_ram~17_q\ $end
$var wire 1 8% \RAM|ALT_INV_ram~25_q\ $end
$var wire 1 9% \RAM|ALT_INV_ram~16_q\ $end
$var wire 1 :% \RAM|ALT_INV_ram~24_q\ $end
$var wire 1 ;% \RAM|ALT_INV_ram~15_q\ $end
$var wire 1 <% \RAM|ALT_INV_ram~23_q\ $end
$var wire 1 =% \CPU|MUX1|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 >% \RAM|ALT_INV_dado_out[1]~14_combout\ $end
$var wire 1 ?% \RAM|ALT_INV_dado_out[2]~13_combout\ $end
$var wire 1 @% \RAM|ALT_INV_dado_out[3]~12_combout\ $end
$var wire 1 A% \CPU|DECODER|ALT_INV_saida[4]~3_combout\ $end
$var wire 1 B% \CPU|REGA|ALT_INV_DOUT[5]~0_combout\ $end
$var wire 1 C% \CPU|MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 D% \CPU|DECODER|ALT_INV_Equal11~0_combout\ $end
$var wire 1 E% \CPU|DECODER|ALT_INV_saida~2_combout\ $end
$var wire 1 F% \LOGICAKEY|DISCRIMINADORBORDA|ALT_INV_saidaQ~q\ $end
$var wire 1 G% \RAM|ALT_INV_dado_out[0]~10_combout\ $end
$var wire 1 H% \LOGICAKEY|ALT_INV_habilitaKey1~0_combout\ $end
$var wire 1 I% \RAM|ALT_INV_dado_out[0]~8_combout\ $end
$var wire 1 J% \CPU|MUX2|ALT_INV_saida_MUX[7]~0_combout\ $end
$var wire 1 K% \CPU|FLAG|ALT_INV_DOUT~q\ $end
$var wire 1 L% \CPU|DECODER|ALT_INV_saida[9]~1_combout\ $end
$var wire 1 M% \ROM|ALT_INV_memROM~15_combout\ $end
$var wire 1 N% \ROM|ALT_INV_memROM~14_combout\ $end
$var wire 1 O% \ROM|ALT_INV_memROM~13_combout\ $end
$var wire 1 P% \ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 Q% \ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 R% \ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 S% \CPU|DECODER|ALT_INV_saida[1]~0_combout\ $end
$var wire 1 T% \ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 U% \ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 V% \ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 W% \ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 X% \ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 Y% \ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 Z% \ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 [% \ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 \% \ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 ]% \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 ^% \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 _% \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 `% \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 a% \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 b% \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 c% \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 d% \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 e% \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 f% \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 g% \LOGICADISPLAYS|DISPLAY3|REG|ALT_INV_DOUT\ [3] $end
$var wire 1 h% \LOGICADISPLAYS|DISPLAY3|REG|ALT_INV_DOUT\ [2] $end
$var wire 1 i% \LOGICADISPLAYS|DISPLAY3|REG|ALT_INV_DOUT\ [1] $end
$var wire 1 j% \LOGICADISPLAYS|DISPLAY3|REG|ALT_INV_DOUT\ [0] $end
$var wire 1 k% \CPU|PC|ALT_INV_DOUT[8]~DUPLICATE_q\ $end
$var wire 1 l% \CPU|PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 m% \CPU|PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 n% \CPU|PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 o% \ALT_INV_KEY0~input_o\ $end
$var wire 1 p% \ALT_INV_KEY1~input_o\ $end
$var wire 1 q% \CPU|DECODER|ALT_INV_Equal11~1_combout\ $end
$var wire 1 r% \CPU|FLAG|ALT_INV_DOUT~2_combout\ $end
$var wire 1 s% \CPU|FLAG|ALT_INV_DOUT~1_combout\ $end
$var wire 1 t% \CPU|MUX1|ALT_INV_saida_MUX[6]~3_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
x*
0U
xV
xW
xX
0l
1m
0n
xo
xp
xq
xr
xs
xt
xu
xv
xw
xx
0y
1z
x{
1|
1}
1~
1!!
1"!
1#!
1$!
x%!
x&!
x'!
x(!
x)!
x*!
x+!
x,!
x-!
x.!
0/!
x0!
x1!
x2!
x3!
1y!
0z!
0{!
x|!
x}!
x~!
x!"
x""
x#"
x$"
x%"
x&"
x'"
x("
x)"
x*"
x+"
x,"
1-"
1."
1/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
1I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
1R"
0S"
0T"
1U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
1^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
1g"
0h"
0i"
0j"
1k"
0l"
0m"
0n"
1o"
1p"
0q"
0r"
0s"
0t"
1u"
1v"
1w"
1x"
0y"
0z"
0{"
0|"
1}"
0~"
0!#
0"#
1##
0$#
0%#
0&#
0'#
1(#
0)#
0*#
0+#
0,#
1-#
0.#
0/#
00#
01#
12#
03#
04#
05#
06#
17#
08#
19#
0:#
0;#
0<#
0=#
1>#
0?#
0@#
0A#
0B#
1C#
1D#
0E#
0F#
0G#
0H#
1I#
0J#
0K#
0L#
0M#
0N#
1O#
0P#
1Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
1^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
1n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
1v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
1~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
1($
0)$
0*$
0+$
0,$
0Z$
0[$
0\$
0]$
0^$
1_$
1`$
1a$
1b$
0c$
1d$
0e$
1f$
0g$
1h$
0i$
0j$
1k$
1l$
1m$
1n$
1o$
1p$
1q$
1r$
1s$
1t$
1u$
1v$
1w$
1x$
1y$
1z$
0{$
0|$
0'%
0(%
1)%
0*%
0+%
1,%
1-%
1.%
1/%
10%
11%
12%
13%
14%
15%
16%
17%
18%
19%
1:%
1;%
1<%
0=%
0>%
0?%
0@%
1A%
1B%
1C%
1D%
1E%
1F%
1G%
1H%
1I%
1J%
1K%
1L%
1M%
1N%
1O%
0P%
1Q%
1R%
1S%
1T%
1U%
1V%
1W%
1X%
1Y%
1Z%
1[%
0\%
1]%
1k%
1l%
1m%
1n%
1o%
xp%
1q%
1r%
1s%
0t%
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
1>!
0?!
0@!
0A!
0B!
0C!
0D!
1E!
0F!
0G!
0H!
0I!
0J!
0K!
1L!
0M!
0N!
0O!
0P!
0Q!
0R!
1S!
0T!
0U!
0V!
0W!
0X!
0Y!
1Z!
0[!
0\!
0]!
0^!
0_!
0`!
1a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
zq!
zr!
zs!
zt!
zu!
zv!
zw!
zx!
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
1N$
1O$
1P$
1Q$
1R$
1S$
1T$
1U$
1V$
1W$
1X$
1Y$
1}$
1~$
1!%
1"%
1#%
1$%
1%%
1&%
1^%
1_%
1`%
1a%
1b%
1c%
1d%
1e%
1f%
1g%
1h%
1i%
1j%
z!
z"
z#
z$
z%
z&
z'
z(
1+
0,
0-
0.
0/
00
01
12
03
04
05
06
07
08
19
0:
0;
0<
0=
0>
0?
1@
0A
0B
0C
0D
0E
0F
1G
0H
0I
0J
0K
0L
0M
1N
0O
0P
0Q
0R
0S
0T
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
$end
#20000
0)
0$!
0-"
0."
#40000
1)
1$!
1-"
1."
1M$
0f%
0/"
11"
1S"
1V"
0Y%
0]%
1{$
1p!
12"
0U"
1T"
1t"
1W"
0z$
1k
0X%
0,%
0O%
1K"
1Y"
1["
0B%
0D%
0^"
0p"
1!#
0##
1&#
0(#
1+#
0-#
10#
02#
09#
1@#
0C#
0D#
1K#
0Q#
1T#
1\"
1y"
0A%
0_$
1[$
0`$
1t%
1\$
0a$
1]$
1^$
0b$
1g$
0h$
1e$
0f$
1c$
0d$
1=%
1|$
#60000
0)
0$!
0-"
0."
#80000
1)
1$!
1-"
1."
10"
1L$
0M$
1@$
0&%
1f%
0e%
0n%
02"
13"
1/"
01"
1O"
1a"
0v"
1~"
0w"
1"#
1i$
1j$
0q%
0U%
0{$
1z$
0p!
1o!
1##
0!#
1%#
12"
03"
14"
0K"
1U"
1P"
1b"
0y$
0z$
1d$
0c$
0k
1j
04"
0&#
1*#
0T%
1K"
15"
1f$
1y$
0Y"
0["
0+#
1/#
05"
1h$
1B%
1D%
00#
1?#
1^"
1p"
1!#
0%#
0##
1'#
1&#
0*#
1(#
1)#
1+#
0/#
1-#
10#
0?#
12#
13#
19#
0@#
1C#
1D#
0K#
1Q#
1R#
0T#
0\"
0y"
1.#
1b$
1@#
1A%
1_$
0[$
1`$
0t%
0\$
1a$
0]$
0^$
0b$
0g$
0h$
0e$
0f$
1c$
0d$
0=%
0|$
0@#
00#
0+#
0(#
1,#
0&#
0a$
0x"
1$#
0R#
1f$
1e$
1h$
1b$
1a$
1:#
0-#
11#
0:#
03#
0.#
0)#
1g$
02#
18#
1^$
09#
1B#
1]$
0C#
1P#
1\$
0Q#
1[$
#100000
0)
0$!
0-"
0."
#120000
1)
1$!
1-"
1."
1M$
1z"
0<%
0f%
0/"
11"
0O"
0S"
0V"
0a"
1|"
0r$
1q%
1Y%
1]%
1U%
1{$
1p!
02"
13"
0U"
0P"
0T"
0t"
0W"
0b"
1z$
1k
14"
1X%
1,%
1O%
1T%
0K"
0y$
0|"
15"
1r$
#140000
0)
0$!
0-"
0."
#160000
1)
1$!
1-"
1."
00"
16"
1K$
0L$
0M$
1f%
1e%
0d%
0m%
1n%
12"
03"
04"
17"
1/"
01"
1;"
1O"
1_"
0R%
0U%
0[%
0{$
1y$
0z$
0p!
1n!
0o!
02"
18"
14"
07"
1K"
05"
1U"
1<"
1P"
1`"
1\#
0y$
0x$
1z$
0k
0j
1i
08"
0N%
0)%
0T%
0Q%
0K"
19"
15"
1x$
1Z"
1\"
1y"
09"
0A%
0S%
1r"
1,$
1x"
1)#
1.#
13#
1:#
1E#
1R#
0G%
1{!
1x!
1n
1(
#180000
0)
0$!
0-"
0."
#200000
1)
1$!
1-"
1."
1M$
1?$
1>$
1=$
1<$
1;$
1:$
19$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0f%
0/"
11"
0;"
1V"
1a"
0!#
1%#
1##
1&#
1(#
1+#
1-#
10#
12#
19#
1@#
1C#
1K#
1Q#
1T#
0_$
0[$
0`$
0\$
0a$
0]$
0^$
0b$
0g$
0h$
0e$
0f$
0c$
1d$
0q%
0Y%
1[%
1{$
1p!
0&#
1*#
12"
0U"
0<"
1W"
0z$
1f$
1k
0+#
1/#
0X%
1Q%
1K"
1h$
0r"
1g#
0,$
0Z"
0\"
0y"
00#
1?#
1b$
1A%
1S%
1G%
0@#
1J#
0x"
0$#
0)#
0.#
03#
1a$
0K#
1S#
0{!
zx!
0:#
1`$
0T#
0n
z(
0E#
1_$
0R#
#220000
0)
0$!
0-"
0."
#240000
1)
1$!
1-"
1."
10"
1L$
0M$
1.$
1-$
1/$
10$
0Y$
0X$
0V$
0W$
1f%
0e%
0n%
02"
13"
1/"
01"
1;"
1L"
1S"
0V"
0_"
0a"
1i#
1j#
1k#
0n#
1q%
1R%
1Y%
0]%
0W%
0[%
0{$
1z$
0p!
1o!
12"
03"
04"
17"
0K"
1U"
1N"
1M"
1T"
1t"
0W"
0`"
0\#
0g#
1y$
0z$
0k
1j
18"
14"
07"
1N%
1)%
1X%
0,%
0O%
0V%
0Z%
0>!
1A!
1B!
1C!
1K"
05"
0y$
0x$
1Z"
1["
1]"
1|"
08"
10
1/
1.
0+
19"
15"
1x$
0r$
0E%
0B%
0S%
0g"
0k"
0o"
1r"
07#
0>#
0I#
0O#
1`#
1\"
1y"
1$#
1)#
1.#
13#
1:#
1E#
1R#
09"
0A%
1'%
1(%
1*%
1+%
0G%
1>%
1?%
1@%
1+#
0-#
1&#
0(#
0p"
1!#
0##
10#
02#
0^"
09#
1@#
0C#
0D#
1K#
0Q#
1T#
1x"
0)#
0.#
03#
0R#
0_$
1[$
0`$
1t%
1\$
0a$
1]$
1|$
1^$
0b$
1c$
0d$
1=%
1e$
0f$
1g$
0h$
0w!
0v!
0u!
0t!
0s!
0r!
0q!
1x!
0$#
0:#
0E#
1(
0'
0&
0%
0$
0#
0"
0!
#260000
0)
0$!
0-"
0."
#280000
1)
1$!
1-"
1."
1M$
0?$
0>$
0=$
0<$
0;$
0:$
09$
1}$
1~$
1!%
1"%
1#%
1$%
1%%
0f%
0/"
11"
0;"
0L"
1V"
1_"
1a"
0!#
1##
0'#
0&#
1(#
0,#
0+#
1-#
01#
00#
12#
08#
19#
0B#
0@#
1C#
0P#
0K#
1Q#
0T#
1_$
0[$
1`$
0\$
1a$
0]$
0^$
1b$
0g$
1h$
0e$
1f$
0c$
1d$
0q%
0R%
0Y%
1W%
1[%
1{$
1p!
0Q#
0C#
09#
02#
0-#
0(#
02"
13"
0U"
0N"
0M"
1W"
1`"
1\#
1b"
1z$
1e$
1g$
1^$
1]$
1\$
1[$
1k
04"
17"
0N%
0)%
0X%
1V%
1Z%
0K"
1y$
0Z"
0["
0]"
0b"
1f"
1g"
1j"
1k"
1n"
1o"
0r"
16#
17#
1=#
1>#
1H#
1I#
1N#
1O#
0`#
1o#
18"
05"
0x$
0'%
0k$
0(%
0l$
0*%
0m$
0+%
0n$
1G%
0>%
0q$
0?%
0p$
0@%
0o$
1E%
1B%
1S%
0\"
0y"
1+#
0/#
1-#
1.#
1&#
0*#
1(#
1)#
1p"
1!#
0%#
0##
1'#
10#
0?#
12#
13#
1^"
19#
1@#
0J#
1C#
1D#
1K#
0S#
1Q#
1R#
1T#
19"
0_$
0[$
0`$
0t%
0\$
0a$
0]$
0|$
0^$
0b$
1c$
0d$
0=%
0e$
0f$
0g$
0h$
1A%
zw!
zv!
zu!
zt!
zs!
zr!
zq!
zx!
0T#
0K#
0@#
0(#
1,#
0&#
0+#
00#
0x"
1$#
1:#
1E#
1b$
1h$
1f$
1e$
1a$
1`$
1_$
z(
z'
z&
z%
z$
z#
z"
z!
0-#
11#
0R#
0E#
0:#
0)#
0.#
03#
1g$
02#
18#
1^$
09#
1B#
1]$
0C#
1P#
1\$
0Q#
1[$
#300000
0)
0$!
0-"
0."
#310000
1U
1/!
1)$
0o%
1+$
1z!
1l
#320000
1)
1$!
1-"
1."
00"
06"
1:"
0K$
0L$
0M$
1J$
14$
1*$
0F%
0U$
0c%
1f%
1e%
1d%
0l%
1m%
1n%
12"
03"
14"
07"
08"
1="
1/"
01"
0O"
0S"
0V"
0_"
0a"
1p#
1s#
1t#
1u#
0+$
1q%
1R%
1Y%
1]%
1U%
0{$
1x$
0y$
0z$
1m!
0p!
0n!
0o!
02"
1>"
18"
0="
04"
1K"
15"
09"
1U"
0P"
0T"
0t"
0W"
0`"
0\#
0o#
1y$
0x$
0w$
1z$
0k
0j
0i
1h
0>"
1N%
1)%
1X%
1,%
1O%
1T%
0z!
1F!
1G!
1H!
1K!
0K"
1?"
19"
05"
1w$
0f"
0j"
0n"
0|"
06#
0=#
0H#
0N#
1_#
1a#
1b#
1c#
1d#
1e#
1f#
0l
18
15
14
13
0?"
1k$
1l$
1m$
1n$
1r$
1q$
1p$
1o$
0b#
0a#
0_#
0c#
0d#
0e#
0f#
#340000
0)
0$!
0-"
0."
#360000
1)
1$!
1-"
1."
1M$
0f%
0/"
11"
1J"
1L"
1S"
1V"
0Y%
0]%
0W%
0M%
1{$
1p!
12"
0U"
1M"
1T"
1t"
1W"
0z$
1k
0X%
0,%
0O%
0V%
1K"
1W#
0J%
09"
1U"
#380000
0)
0$!
0-"
0."
#400000
1)
1$!
1-"
1."
10"
0:"
1L$
0J$
1c%
0e%
1l%
0n%
02"
13"
08"
0J"
0L"
0S"
0V"
1Y%
1]%
1W%
1M%
1x$
1z$
0m!
1o!
14"
0K"
1|"
0M"
0T"
0t"
0W"
0y$
1j
0h
1X%
1,%
1O%
1V%
0r$
0U"
0|"
0W#
1J%
1r$
15"
#420000
0)
0$!
0-"
0."
#430000
0U
0/!
0)$
1o%
#440000
1)
1$!
1-"
1."
00"
16"
1K$
0L$
0M$
0*$
1F%
1f%
1e%
0d%
0m%
1n%
12"
03"
04"
17"
1/"
01"
1;"
1O"
1_"
0R%
0U%
0[%
0{$
1y$
0z$
0p!
1n!
0o!
02"
18"
14"
07"
1K"
05"
1U"
1<"
1P"
1`"
1\#
0y$
0x$
1z$
0k
0j
1i
08"
0N%
0)%
0T%
0Q%
0K"
19"
15"
1x$
1Z"
1\"
1y"
09"
0A%
0S%
1r"
1,$
1x"
1)#
1.#
13#
1:#
1E#
1R#
0G%
1{!
1x!
1n
1(
#460000
0)
0$!
0-"
0."
#480000
1)
1$!
1-"
1."
1M$
1?$
1>$
1=$
1<$
1;$
1:$
19$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0f%
0/"
11"
0;"
1V"
1a"
0!#
1%#
1##
1&#
1(#
1+#
1-#
10#
12#
19#
1@#
1C#
1K#
1Q#
1T#
0_$
0[$
0`$
0\$
0a$
0]$
0^$
0b$
0g$
0h$
0e$
0f$
0c$
1d$
0q%
0Y%
1[%
1{$
1p!
0&#
1*#
12"
0U"
0<"
1W"
0z$
1f$
1k
0+#
1/#
0X%
1Q%
1K"
1h$
0r"
1g#
0,$
0Z"
0\"
0y"
00#
1?#
1b$
1A%
1S%
1G%
0@#
1J#
0x"
0$#
0)#
0.#
03#
1a$
0K#
1S#
0{!
zx!
0:#
1`$
0T#
0n
z(
0E#
1_$
0R#
#500000
0)
0$!
0-"
0."
#520000
1)
1$!
1-"
1."
10"
1L$
0M$
1f%
0e%
0n%
02"
13"
1/"
01"
1;"
1L"
1S"
0V"
0_"
0a"
1q%
1R%
1Y%
0]%
0W%
0[%
0{$
1z$
0p!
1o!
12"
03"
04"
17"
0K"
1U"
1N"
1M"
1T"
1t"
0W"
0`"
0\#
0g#
1y$
0z$
0k
1j
18"
14"
07"
1N%
1)%
1X%
0,%
0O%
0V%
0Z%
1K"
05"
0y$
0x$
1Z"
1["
1]"
1|"
08"
19"
15"
1x$
0r$
0E%
0B%
0S%
0g"
0k"
0o"
1r"
07#
0>#
0I#
0O#
1`#
1\"
1y"
1$#
1)#
1.#
13#
1:#
1E#
1R#
09"
0A%
1'%
1(%
1*%
1+%
0G%
1>%
1?%
1@%
1+#
0-#
1&#
0(#
0p"
1!#
0##
10#
02#
0^"
09#
1@#
0C#
0D#
1K#
0Q#
1T#
1x"
0)#
0.#
03#
0R#
0_$
1[$
0`$
1t%
1\$
0a$
1]$
1|$
1^$
0b$
1c$
0d$
1=%
1e$
0f$
1g$
0h$
0w!
0v!
0u!
0t!
0s!
0r!
0q!
1x!
0$#
0:#
0E#
1(
0'
0&
0%
0$
0#
0"
0!
#540000
0)
0$!
0-"
0."
#560000
1)
1$!
1-"
1."
1M$
0?$
0>$
0=$
0<$
0;$
0:$
09$
1}$
1~$
1!%
1"%
1#%
1$%
1%%
0f%
0/"
11"
0;"
0L"
1V"
1_"
1a"
0!#
1##
0'#
0&#
1(#
0,#
0+#
1-#
01#
00#
12#
08#
19#
0B#
0@#
1C#
0P#
0K#
1Q#
0T#
1_$
0[$
1`$
0\$
1a$
0]$
0^$
1b$
0g$
1h$
0e$
1f$
0c$
1d$
0q%
0R%
0Y%
1W%
1[%
1{$
1p!
0Q#
0C#
09#
02#
0-#
0(#
02"
13"
0U"
0N"
0M"
1W"
1`"
1\#
1b"
1z$
1e$
1g$
1^$
1]$
1\$
1[$
1k
04"
17"
0N%
0)%
0X%
1V%
1Z%
0K"
1y$
0Z"
0["
0]"
0b"
1f"
1g"
1j"
1k"
1n"
1o"
0r"
16#
17#
1=#
1>#
1H#
1I#
1N#
1O#
0`#
1o#
18"
05"
0x$
0'%
0k$
0(%
0l$
0*%
0m$
0+%
0n$
1G%
0>%
0q$
0?%
0p$
0@%
0o$
1E%
1B%
1S%
0\"
0y"
1+#
0/#
1-#
1.#
1&#
0*#
1(#
1)#
1p"
1!#
0%#
0##
1'#
10#
0?#
12#
13#
1^"
19#
1@#
0J#
1C#
1D#
1K#
0S#
1Q#
1R#
1T#
19"
0_$
0[$
0`$
0t%
0\$
0a$
0]$
0|$
0^$
0b$
1c$
0d$
0=%
0e$
0f$
0g$
0h$
1A%
zw!
zv!
zu!
zt!
zs!
zr!
zq!
zx!
0T#
0K#
0@#
0(#
1,#
0&#
0+#
00#
0x"
1$#
1:#
1E#
1b$
1h$
1f$
1e$
1a$
1`$
1_$
z(
z'
z&
z%
z$
z#
z"
z!
0-#
11#
0R#
0E#
0:#
0)#
0.#
03#
1g$
02#
18#
1^$
09#
1B#
1]$
0C#
1P#
1\$
0Q#
1[$
#580000
0)
0$!
0-"
0."
#600000
1)
1$!
1-"
1."
00"
06"
1:"
0K$
0L$
0M$
1J$
0c%
1f%
1e%
1d%
0l%
1m%
1n%
12"
03"
14"
07"
08"
1="
1/"
01"
0O"
0S"
0V"
0_"
0a"
1q%
1R%
1Y%
1]%
1U%
0{$
1x$
0y$
0z$
1m!
0p!
0n!
0o!
02"
1>"
18"
0="
04"
1K"
15"
09"
1U"
0P"
0T"
0t"
0W"
0`"
0\#
0o#
1y$
0x$
0w$
1z$
0k
0j
0i
1h
0>"
1N%
1)%
1X%
1,%
1O%
1T%
0K"
1?"
19"
05"
1w$
0f"
0j"
0n"
0|"
06#
0=#
0H#
0N#
1_#
1a#
1b#
1c#
1d#
1e#
1f#
0?"
1k$
1l$
1m$
1n$
1r$
1q$
1p$
1o$
0b#
0a#
0_#
0c#
0d#
0e#
0f#
#620000
0)
0$!
0-"
0."
#640000
1)
1$!
1-"
1."
1M$
0f%
0/"
11"
1J"
1L"
1S"
1V"
0Y%
0]%
0W%
0M%
1{$
1p!
12"
0U"
1M"
1T"
1t"
1W"
0z$
1k
0X%
0,%
0O%
0V%
1K"
1W#
0J%
09"
1U"
#660000
0)
0$!
0-"
0."
#680000
1)
1$!
1-"
1."
10"
0:"
1L$
0J$
1c%
0e%
1l%
0n%
02"
13"
08"
0J"
0L"
0S"
0V"
1Y%
1]%
1W%
1M%
1x$
1z$
0m!
1o!
14"
0K"
1|"
0M"
0T"
0t"
0W"
0y$
1j
0h
1X%
1,%
1O%
1V%
0r$
0U"
0|"
0W#
1J%
1r$
15"
#700000
0)
0$!
0-"
0."
#720000
1)
1$!
1-"
1."
00"
16"
1K$
0L$
0M$
1f%
1e%
0d%
0m%
1n%
12"
03"
04"
17"
1/"
01"
1;"
1O"
1_"
0R%
0U%
0[%
0{$
1y$
0z$
0p!
1n!
0o!
02"
18"
14"
07"
1K"
05"
1U"
1<"
1P"
1`"
1\#
0y$
0x$
1z$
0k
0j
1i
08"
0N%
0)%
0T%
0Q%
0K"
19"
15"
1x$
1Z"
1\"
1y"
09"
0A%
0S%
1r"
1,$
1x"
1)#
1.#
13#
1:#
1E#
1R#
0G%
1{!
1x!
1n
1(
#740000
0)
0$!
0-"
0."
#760000
1)
1$!
1-"
1."
1M$
1?$
1>$
1=$
1<$
1;$
1:$
19$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0f%
0/"
11"
0;"
1V"
1a"
0!#
1%#
1##
1&#
1(#
1+#
1-#
10#
12#
19#
1@#
1C#
1K#
1Q#
1T#
0_$
0[$
0`$
0\$
0a$
0]$
0^$
0b$
0g$
0h$
0e$
0f$
0c$
1d$
0q%
0Y%
1[%
1{$
1p!
0&#
1*#
12"
0U"
0<"
1W"
0z$
1f$
1k
0+#
1/#
0X%
1Q%
1K"
1h$
0r"
1g#
0,$
0Z"
0\"
0y"
00#
1?#
1b$
1A%
1S%
1G%
0@#
1J#
0x"
0$#
0)#
0.#
03#
1a$
0K#
1S#
0{!
zx!
0:#
1`$
0T#
0n
z(
0E#
1_$
0R#
#780000
0)
0$!
0-"
0."
#800000
1)
1$!
1-"
1."
10"
1L$
0M$
1f%
0e%
0n%
02"
13"
1/"
01"
1;"
1L"
1S"
0V"
0_"
0a"
1q%
1R%
1Y%
0]%
0W%
0[%
0{$
1z$
0p!
1o!
12"
03"
04"
17"
0K"
1U"
1N"
1M"
1T"
1t"
0W"
0`"
0\#
0g#
1y$
0z$
0k
1j
18"
14"
07"
1N%
1)%
1X%
0,%
0O%
0V%
0Z%
1K"
05"
0y$
0x$
1Z"
1["
1]"
1|"
08"
19"
15"
1x$
0r$
0E%
0B%
0S%
0g"
0k"
0o"
1r"
07#
0>#
0I#
0O#
1`#
1\"
1y"
1$#
1)#
1.#
13#
1:#
1E#
1R#
09"
0A%
1'%
1(%
1*%
1+%
0G%
1>%
1?%
1@%
1+#
0-#
1&#
0(#
0p"
1!#
0##
10#
02#
0^"
09#
1@#
0C#
0D#
1K#
0Q#
1T#
1x"
0)#
0.#
03#
0R#
0_$
1[$
0`$
1t%
1\$
0a$
1]$
1|$
1^$
0b$
1c$
0d$
1=%
1e$
0f$
1g$
0h$
0w!
0v!
0u!
0t!
0s!
0r!
0q!
1x!
0$#
0:#
0E#
1(
0'
0&
0%
0$
0#
0"
0!
#820000
0)
0$!
0-"
0."
#840000
1)
1$!
1-"
1."
1M$
0?$
0>$
0=$
0<$
0;$
0:$
09$
1}$
1~$
1!%
1"%
1#%
1$%
1%%
0f%
0/"
11"
0;"
0L"
1V"
1_"
1a"
0!#
1##
0'#
0&#
1(#
0,#
0+#
1-#
01#
00#
12#
08#
19#
0B#
0@#
1C#
0P#
0K#
1Q#
0T#
1_$
0[$
1`$
0\$
1a$
0]$
0^$
1b$
0g$
1h$
0e$
1f$
0c$
1d$
0q%
0R%
0Y%
1W%
1[%
1{$
1p!
0Q#
0C#
09#
02#
0-#
0(#
02"
13"
0U"
0N"
0M"
1W"
1`"
1\#
1b"
1z$
1e$
1g$
1^$
1]$
1\$
1[$
1k
04"
17"
0N%
0)%
0X%
1V%
1Z%
0K"
1y$
0Z"
0["
0]"
0b"
1f"
1g"
1j"
1k"
1n"
1o"
0r"
16#
17#
1=#
1>#
1H#
1I#
1N#
1O#
0`#
1o#
18"
05"
0x$
0'%
0k$
0(%
0l$
0*%
0m$
0+%
0n$
1G%
0>%
0q$
0?%
0p$
0@%
0o$
1E%
1B%
1S%
0\"
0y"
1+#
0/#
1-#
1.#
1&#
0*#
1(#
1)#
1p"
1!#
0%#
0##
1'#
10#
0?#
12#
13#
1^"
19#
1@#
0J#
1C#
1D#
1K#
0S#
1Q#
1R#
1T#
19"
0_$
0[$
0`$
0t%
0\$
0a$
0]$
0|$
0^$
0b$
1c$
0d$
0=%
0e$
0f$
0g$
0h$
1A%
zw!
zv!
zu!
zt!
zs!
zr!
zq!
zx!
0T#
0K#
0@#
0(#
1,#
0&#
0+#
00#
0x"
1$#
1:#
1E#
1b$
1h$
1f$
1e$
1a$
1`$
1_$
z(
z'
z&
z%
z$
z#
z"
z!
0-#
11#
0R#
0E#
0:#
0)#
0.#
03#
1g$
02#
18#
1^$
09#
1B#
1]$
0C#
1P#
1\$
0Q#
1[$
#860000
0)
0$!
0-"
0."
#880000
1)
1$!
1-"
1."
00"
06"
1:"
0K$
0L$
0M$
1J$
0c%
1f%
1e%
1d%
0l%
1m%
1n%
12"
03"
14"
07"
08"
1="
1/"
01"
0O"
0S"
0V"
0_"
0a"
1q%
1R%
1Y%
1]%
1U%
0{$
1x$
0y$
0z$
1m!
0p!
0n!
0o!
02"
1>"
18"
0="
04"
1K"
15"
09"
1U"
0P"
0T"
0t"
0W"
0`"
0\#
0o#
1y$
0x$
0w$
1z$
0k
0j
0i
1h
0>"
1N%
1)%
1X%
1,%
1O%
1T%
0K"
1?"
19"
05"
1w$
0f"
0j"
0n"
0|"
06#
0=#
0H#
0N#
1_#
1a#
1b#
1c#
1d#
1e#
1f#
0?"
1k$
1l$
1m$
1n$
1r$
1q$
1p$
1o$
0b#
0a#
0_#
0c#
0d#
0e#
0f#
#900000
0)
0$!
0-"
0."
#920000
1)
1$!
1-"
1."
1M$
0f%
0/"
11"
1J"
1L"
1S"
1V"
0Y%
0]%
0W%
0M%
1{$
1p!
12"
0U"
1M"
1T"
1t"
1W"
0z$
1k
0X%
0,%
0O%
0V%
1K"
1W#
0J%
09"
1U"
#940000
0)
0$!
0-"
0."
#960000
1)
1$!
1-"
1."
10"
0:"
1L$
0J$
1c%
0e%
1l%
0n%
02"
13"
08"
0J"
0L"
0S"
0V"
1Y%
1]%
1W%
1M%
1x$
1z$
0m!
1o!
14"
0K"
1|"
0M"
0T"
0t"
0W"
0y$
1j
0h
1X%
1,%
1O%
1V%
0r$
0U"
0|"
0W#
1J%
1r$
15"
#980000
0)
0$!
0-"
0."
#1000000
