// Seed: 155869095
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = 1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input  wand id_0,
    output tri  id_1,
    output tri1 id_2
);
  wire id_4, id_5, id_6, id_7;
  module_0(
      id_4, id_6, id_7, id_4, id_6
  );
  wire id_8 = id_5;
  assign id_1 = 1 == 1 + id_0;
endmodule
