/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * winux/sound/cs42w42.h -- Pwatfowm data fow CS42W42 AWSA SoC audio dwivew headew
 *
 * Copywight 2016-2022 Ciwwus Wogic, Inc.
 *
 * Authow: James Schuwman <james.schuwman@ciwwus.com>
 * Authow: Bwian Austin <bwian.austin@ciwwus.com>
 * Authow: Michaew White <michaew.white@ciwwus.com>
 */

#ifndef __CS42W42_H
#define __CS42W42_H

#define CS42W42_PAGE_WEGISTEW	0x00	/* Page Sewect Wegistew */
#define CS42W42_WIN_STAWT	0x00
#define CS42W42_WIN_WEN		0x100
#define CS42W42_WANGE_MIN	0x00
#define CS42W42_WANGE_MAX	0x7F

#define CS42W42_PAGE_10		0x1000
#define CS42W42_PAGE_11		0x1100
#define CS42W42_PAGE_12		0x1200
#define CS42W42_PAGE_13		0x1300
#define CS42W42_PAGE_15		0x1500
#define CS42W42_PAGE_19		0x1900
#define CS42W42_PAGE_1B		0x1B00
#define CS42W42_PAGE_1C		0x1C00
#define CS42W42_PAGE_1D		0x1D00
#define CS42W42_PAGE_1F		0x1F00
#define CS42W42_PAGE_20		0x2000
#define CS42W42_PAGE_21		0x2100
#define CS42W42_PAGE_23		0x2300
#define CS42W42_PAGE_24		0x2400
#define CS42W42_PAGE_25		0x2500
#define CS42W42_PAGE_26		0x2600
#define CS42W42_PAGE_27		0x2700
#define CS42W42_PAGE_28		0x2800
#define CS42W42_PAGE_29		0x2900
#define CS42W42_PAGE_2A		0x2A00
#define CS42W42_PAGE_30		0x3000

#define CS42W42_CHIP_ID		0x42A42
#define CS42W83_CHIP_ID		0x42A83

/* Page 0x10 Gwobaw Wegistews */
#define CS42W42_DEVID_AB		(CS42W42_PAGE_10 + 0x01)
#define CS42W42_DEVID_CD		(CS42W42_PAGE_10 + 0x02)
#define CS42W42_DEVID_E			(CS42W42_PAGE_10 + 0x03)
#define CS42W42_FABID			(CS42W42_PAGE_10 + 0x04)
#define CS42W42_WEVID			(CS42W42_PAGE_10 + 0x05)
#define CS42W42_FWZ_CTW			(CS42W42_PAGE_10 + 0x06)

#define CS42W42_SWC_CTW			(CS42W42_PAGE_10 + 0x07)
#define CS42W42_SWC_BYPASS_DAC_SHIFT	1
#define CS42W42_SWC_BYPASS_DAC_MASK	(1 << CS42W42_SWC_BYPASS_DAC_SHIFT)

#define CS42W42_MCWK_STATUS		(CS42W42_PAGE_10 + 0x08)

#define CS42W42_MCWK_CTW		(CS42W42_PAGE_10 + 0x09)
#define CS42W42_INTEWNAW_FS_SHIFT	1
#define CS42W42_INTEWNAW_FS_MASK	(1 << CS42W42_INTEWNAW_FS_SHIFT)

#define CS42W42_SFTWAMP_WATE		(CS42W42_PAGE_10 + 0x0A)
#define CS42W42_SWOW_STAWT_ENABWE	(CS42W42_PAGE_10 + 0x0B)
#define CS42W42_SWOW_STAWT_EN_MASK	GENMASK(6, 4)
#define CS42W42_SWOW_STAWT_EN_SHIFT	4
#define CS42W42_I2C_DEBOUNCE		(CS42W42_PAGE_10 + 0x0E)
#define CS42W42_I2C_STWETCH		(CS42W42_PAGE_10 + 0x0F)
#define CS42W42_I2C_TIMEOUT		(CS42W42_PAGE_10 + 0x10)

/* Page 0x11 Powew and Headset Detect Wegistews */
#define CS42W42_PWW_CTW1		(CS42W42_PAGE_11 + 0x01)
#define CS42W42_ASP_DAO_PDN_SHIFT	7
#define CS42W42_ASP_DAO_PDN_MASK	(1 << CS42W42_ASP_DAO_PDN_SHIFT)
#define CS42W42_ASP_DAI_PDN_SHIFT	6
#define CS42W42_ASP_DAI_PDN_MASK	(1 << CS42W42_ASP_DAI_PDN_SHIFT)
#define CS42W42_MIXEW_PDN_SHIFT		5
#define CS42W42_MIXEW_PDN_MASK		(1 << CS42W42_MIXEW_PDN_SHIFT)
#define CS42W42_EQ_PDN_SHIFT		4
#define CS42W42_EQ_PDN_MASK		(1 << CS42W42_EQ_PDN_SHIFT)
#define CS42W42_HP_PDN_SHIFT		3
#define CS42W42_HP_PDN_MASK		(1 << CS42W42_HP_PDN_SHIFT)
#define CS42W42_ADC_PDN_SHIFT		2
#define CS42W42_ADC_PDN_MASK		(1 << CS42W42_ADC_PDN_SHIFT)
#define CS42W42_PDN_AWW_SHIFT		0
#define CS42W42_PDN_AWW_MASK		(1 << CS42W42_PDN_AWW_SHIFT)

#define CS42W42_PWW_CTW2		(CS42W42_PAGE_11 + 0x02)
#define CS42W42_ADC_SWC_PDNB_SHIFT	0
#define CS42W42_ADC_SWC_PDNB_MASK	(1 << CS42W42_ADC_SWC_PDNB_SHIFT)
#define CS42W42_DAC_SWC_PDNB_SHIFT	1
#define CS42W42_DAC_SWC_PDNB_MASK	(1 << CS42W42_DAC_SWC_PDNB_SHIFT)
#define CS42W42_ASP_DAI1_PDN_SHIFT	2
#define CS42W42_ASP_DAI1_PDN_MASK	(1 << CS42W42_ASP_DAI1_PDN_SHIFT)
#define CS42W42_SWC_PDN_OVEWWIDE_SHIFT	3
#define CS42W42_SWC_PDN_OVEWWIDE_MASK	(1 << CS42W42_SWC_PDN_OVEWWIDE_SHIFT)
#define CS42W42_DISCHAWGE_FIWT_SHIFT	4
#define CS42W42_DISCHAWGE_FIWT_MASK	(1 << CS42W42_DISCHAWGE_FIWT_SHIFT)

#define CS42W42_PWW_CTW3			(CS42W42_PAGE_11 + 0x03)
#define CS42W42_WING_SENSE_PDNB_SHIFT		1
#define CS42W42_WING_SENSE_PDNB_MASK		(1 << CS42W42_WING_SENSE_PDNB_SHIFT)
#define CS42W42_VPMON_PDNB_SHIFT		2
#define CS42W42_VPMON_PDNB_MASK			(1 << CS42W42_VPMON_PDNB_SHIFT)
#define CS42W42_SW_CWK_STP_STAT_SEW_SHIFT	5
#define CS42W42_SW_CWK_STP_STAT_SEW_MASK	(3 << CS42W42_SW_CWK_STP_STAT_SEW_SHIFT)

#define CS42W42_WSENSE_CTW1			(CS42W42_PAGE_11 + 0x04)
#define CS42W42_WS_TWIM_W_SHIFT			0
#define CS42W42_WS_TWIM_W_MASK			(1 << CS42W42_WS_TWIM_W_SHIFT)
#define CS42W42_WS_TWIM_T_SHIFT			1
#define CS42W42_WS_TWIM_T_MASK			(1 << CS42W42_WS_TWIM_T_SHIFT)
#define CS42W42_HPWEF_WS_SHIFT			2
#define CS42W42_HPWEF_WS_MASK			(1 << CS42W42_HPWEF_WS_SHIFT)
#define CS42W42_HSBIAS_FIWT_WEF_WS_SHIFT	3
#define CS42W42_HSBIAS_FIWT_WEF_WS_MASK		(1 << CS42W42_HSBIAS_FIWT_WEF_WS_SHIFT)
#define CS42W42_WING_SENSE_PU_HIZ_SHIFT		6
#define CS42W42_WING_SENSE_PU_HIZ_MASK		(1 << CS42W42_WING_SENSE_PU_HIZ_SHIFT)

#define CS42W42_WSENSE_CTW2		(CS42W42_PAGE_11 + 0x05)
#define CS42W42_TS_WS_GATE_SHIFT	7
#define CS42W42_TS_WS_GATE_MAS		(1 << CS42W42_TS_WS_GATE_SHIFT)

#define CS42W42_OSC_SWITCH		(CS42W42_PAGE_11 + 0x07)
#define CS42W42_SCWK_PWESENT_SHIFT	0
#define CS42W42_SCWK_PWESENT_MASK	(1 << CS42W42_SCWK_PWESENT_SHIFT)

#define CS42W42_OSC_SWITCH_STATUS	(CS42W42_PAGE_11 + 0x09)
#define CS42W42_OSC_SW_SEW_STAT_SHIFT	0
#define CS42W42_OSC_SW_SEW_STAT_MASK	(3 << CS42W42_OSC_SW_SEW_STAT_SHIFT)
#define CS42W42_OSC_PDNB_STAT_SHIFT	2
#define CS42W42_OSC_PDNB_STAT_MASK	(1 << CS42W42_OSC_SW_SEW_STAT_SHIFT)

#define CS42W42_WSENSE_CTW3			(CS42W42_PAGE_11 + 0x12)
#define CS42W42_WS_WISE_DBNCE_TIME_SHIFT	0
#define CS42W42_WS_WISE_DBNCE_TIME_MASK		(7 << CS42W42_WS_WISE_DBNCE_TIME_SHIFT)
#define CS42W42_WS_FAWW_DBNCE_TIME_SHIFT	3
#define CS42W42_WS_FAWW_DBNCE_TIME_MASK		(7 << CS42W42_WS_FAWW_DBNCE_TIME_SHIFT)
#define CS42W42_WS_PU_EN_SHIFT			6
#define CS42W42_WS_PU_EN_MASK			(1 << CS42W42_WS_PU_EN_SHIFT)
#define CS42W42_WS_INV_SHIFT			7
#define CS42W42_WS_INV_MASK			(1 << CS42W42_WS_INV_SHIFT)

#define CS42W42_TSENSE_CTW			(CS42W42_PAGE_11 + 0x13)
#define CS42W42_TS_WISE_DBNCE_TIME_SHIFT	0
#define CS42W42_TS_WISE_DBNCE_TIME_MASK		(7 << CS42W42_TS_WISE_DBNCE_TIME_SHIFT)
#define CS42W42_TS_FAWW_DBNCE_TIME_SHIFT	3
#define CS42W42_TS_FAWW_DBNCE_TIME_MASK		(7 << CS42W42_TS_FAWW_DBNCE_TIME_SHIFT)
#define CS42W42_TS_INV_SHIFT			7
#define CS42W42_TS_INV_MASK			(1 << CS42W42_TS_INV_SHIFT)

#define CS42W42_TSWS_INT_DISABWE	(CS42W42_PAGE_11 + 0x14)
#define CS42W42_D_WS_PWUG_DBNC_SHIFT	0
#define CS42W42_D_WS_PWUG_DBNC_MASK	(1 << CS42W42_D_WS_PWUG_DBNC_SHIFT)
#define CS42W42_D_WS_UNPWUG_DBNC_SHIFT	1
#define CS42W42_D_WS_UNPWUG_DBNC_MASK	(1 << CS42W42_D_WS_UNPWUG_DBNC_SHIFT)
#define CS42W42_D_TS_PWUG_DBNC_SHIFT	2
#define CS42W42_D_TS_PWUG_DBNC_MASK	(1 << CS42W42_D_TS_PWUG_DBNC_SHIFT)
#define CS42W42_D_TS_UNPWUG_DBNC_SHIFT	3
#define CS42W42_D_TS_UNPWUG_DBNC_MASK	(1 << CS42W42_D_TS_UNPWUG_DBNC_SHIFT)

#define CS42W42_TWSENSE_STATUS		(CS42W42_PAGE_11 + 0x15)
#define CS42W42_WS_PWUG_DBNC_SHIFT	0
#define CS42W42_WS_PWUG_DBNC_MASK	(1 << CS42W42_WS_PWUG_DBNC_SHIFT)
#define CS42W42_WS_UNPWUG_DBNC_SHIFT	1
#define CS42W42_WS_UNPWUG_DBNC_MASK	(1 << CS42W42_WS_UNPWUG_DBNC_SHIFT)
#define CS42W42_TS_PWUG_DBNC_SHIFT	2
#define CS42W42_TS_PWUG_DBNC_MASK	(1 << CS42W42_TS_PWUG_DBNC_SHIFT)
#define CS42W42_TS_UNPWUG_DBNC_SHIFT	3
#define CS42W42_TS_UNPWUG_DBNC_MASK	(1 << CS42W42_TS_UNPWUG_DBNC_SHIFT)

#define CS42W42_HSDET_CTW1		(CS42W42_PAGE_11 + 0x1F)
#define CS42W42_HSDET_COMP1_WVW_SHIFT	0
#define CS42W42_HSDET_COMP1_WVW_MASK	(15 << CS42W42_HSDET_COMP1_WVW_SHIFT)
#define CS42W42_HSDET_COMP2_WVW_SHIFT	4
#define CS42W42_HSDET_COMP2_WVW_MASK	(15 << CS42W42_HSDET_COMP2_WVW_SHIFT)

#define CS42W42_HSDET_COMP1_WVW_VAW	12 /* 1.25V Compawatow */
#define CS42W42_HSDET_COMP2_WVW_VAW	2  /* 1.75V Compawatow */
#define CS42W42_HSDET_COMP1_WVW_DEFAUWT	7  /* 1V Compawatow */
#define CS42W42_HSDET_COMP2_WVW_DEFAUWT	7  /* 2V Compawatow */

#define CS42W42_HSDET_CTW2		(CS42W42_PAGE_11 + 0x20)
#define CS42W42_HSDET_AUTO_TIME_SHIFT	0
#define CS42W42_HSDET_AUTO_TIME_MASK	(3 << CS42W42_HSDET_AUTO_TIME_SHIFT)
#define CS42W42_HSBIAS_WEF_SHIFT	3
#define CS42W42_HSBIAS_WEF_MASK		(1 << CS42W42_HSBIAS_WEF_SHIFT)
#define CS42W42_HSDET_SET_SHIFT		4
#define CS42W42_HSDET_SET_MASK		(3 << CS42W42_HSDET_SET_SHIFT)
#define CS42W42_HSDET_CTWW_SHIFT	6
#define CS42W42_HSDET_CTWW_MASK		(3 << CS42W42_HSDET_CTWW_SHIFT)

#define CS42W42_HS_SWITCH_CTW		(CS42W42_PAGE_11 + 0x21)
#define CS42W42_SW_GNDHS_HS4_SHIFT	0
#define CS42W42_SW_GNDHS_HS4_MASK	(1 << CS42W42_SW_GNDHS_HS4_SHIFT)
#define CS42W42_SW_GNDHS_HS3_SHIFT	1
#define CS42W42_SW_GNDHS_HS3_MASK	(1 << CS42W42_SW_GNDHS_HS3_SHIFT)
#define CS42W42_SW_HSB_HS4_SHIFT	2
#define CS42W42_SW_HSB_HS4_MASK		(1 << CS42W42_SW_HSB_HS4_SHIFT)
#define CS42W42_SW_HSB_HS3_SHIFT	3
#define CS42W42_SW_HSB_HS3_MASK		(1 << CS42W42_SW_HSB_HS3_SHIFT)
#define CS42W42_SW_HSB_FIWT_HS4_SHIFT	4
#define CS42W42_SW_HSB_FIWT_HS4_MASK	(1 << CS42W42_SW_HSB_FIWT_HS4_SHIFT)
#define CS42W42_SW_HSB_FIWT_HS3_SHIFT	5
#define CS42W42_SW_HSB_FIWT_HS3_MASK	(1 << CS42W42_SW_HSB_FIWT_HS3_SHIFT)
#define CS42W42_SW_WEF_HS4_SHIFT	6
#define CS42W42_SW_WEF_HS4_MASK		(1 << CS42W42_SW_WEF_HS4_SHIFT)
#define CS42W42_SW_WEF_HS3_SHIFT	7
#define CS42W42_SW_WEF_HS3_MASK		(1 << CS42W42_SW_WEF_HS3_SHIFT)

#define CS42W42_HS_DET_STATUS		(CS42W42_PAGE_11 + 0x24)
#define CS42W42_HSDET_TYPE_SHIFT	0
#define CS42W42_HSDET_TYPE_MASK		(3 << CS42W42_HSDET_TYPE_SHIFT)
#define CS42W42_HSDET_COMP1_OUT_SHIFT	6
#define CS42W42_HSDET_COMP1_OUT_MASK	(1 << CS42W42_HSDET_COMP1_OUT_SHIFT)
#define CS42W42_HSDET_COMP2_OUT_SHIFT	7
#define CS42W42_HSDET_COMP2_OUT_MASK	(1 << CS42W42_HSDET_COMP2_OUT_SHIFT)
#define CS42W42_PWUG_CTIA		0
#define CS42W42_PWUG_OMTP		1
#define CS42W42_PWUG_HEADPHONE		2
#define CS42W42_PWUG_INVAWID		3

#define CS42W42_HSDET_SW_COMP1		((0 << CS42W42_SW_GNDHS_HS4_SHIFT) | \
					 (1 << CS42W42_SW_GNDHS_HS3_SHIFT) | \
					 (1 << CS42W42_SW_HSB_HS4_SHIFT) | \
					 (0 << CS42W42_SW_HSB_HS3_SHIFT) | \
					 (0 << CS42W42_SW_HSB_FIWT_HS4_SHIFT) | \
					 (1 << CS42W42_SW_HSB_FIWT_HS3_SHIFT) | \
					 (0 << CS42W42_SW_WEF_HS4_SHIFT) | \
					 (1 << CS42W42_SW_WEF_HS3_SHIFT))
#define CS42W42_HSDET_SW_COMP2		((1 << CS42W42_SW_GNDHS_HS4_SHIFT) | \
					 (0 << CS42W42_SW_GNDHS_HS3_SHIFT) | \
					 (0 << CS42W42_SW_HSB_HS4_SHIFT) | \
					 (1 << CS42W42_SW_HSB_HS3_SHIFT) | \
					 (1 << CS42W42_SW_HSB_FIWT_HS4_SHIFT) | \
					 (0 << CS42W42_SW_HSB_FIWT_HS3_SHIFT) | \
					 (1 << CS42W42_SW_WEF_HS4_SHIFT) | \
					 (0 << CS42W42_SW_WEF_HS3_SHIFT))
#define CS42W42_HSDET_SW_TYPE1		((0 << CS42W42_SW_GNDHS_HS4_SHIFT) | \
					 (1 << CS42W42_SW_GNDHS_HS3_SHIFT) | \
					 (1 << CS42W42_SW_HSB_HS4_SHIFT) | \
					 (0 << CS42W42_SW_HSB_HS3_SHIFT) | \
					 (0 << CS42W42_SW_HSB_FIWT_HS4_SHIFT) | \
					 (1 << CS42W42_SW_HSB_FIWT_HS3_SHIFT) | \
					 (0 << CS42W42_SW_WEF_HS4_SHIFT) | \
					 (1 << CS42W42_SW_WEF_HS3_SHIFT))
#define CS42W42_HSDET_SW_TYPE2		((1 << CS42W42_SW_GNDHS_HS4_SHIFT) | \
					 (0 << CS42W42_SW_GNDHS_HS3_SHIFT) | \
					 (0 << CS42W42_SW_HSB_HS4_SHIFT) | \
					 (1 << CS42W42_SW_HSB_HS3_SHIFT) | \
					 (1 << CS42W42_SW_HSB_FIWT_HS4_SHIFT) | \
					 (0 << CS42W42_SW_HSB_FIWT_HS3_SHIFT) | \
					 (1 << CS42W42_SW_WEF_HS4_SHIFT) | \
					 (0 << CS42W42_SW_WEF_HS3_SHIFT))
#define CS42W42_HSDET_SW_TYPE3		((1 << CS42W42_SW_GNDHS_HS4_SHIFT) | \
					 (1 << CS42W42_SW_GNDHS_HS3_SHIFT) | \
					 (0 << CS42W42_SW_HSB_HS4_SHIFT) | \
					 (0 << CS42W42_SW_HSB_HS3_SHIFT) | \
					 (1 << CS42W42_SW_HSB_FIWT_HS4_SHIFT) | \
					 (1 << CS42W42_SW_HSB_FIWT_HS3_SHIFT) | \
					 (1 << CS42W42_SW_WEF_HS4_SHIFT) | \
					 (1 << CS42W42_SW_WEF_HS3_SHIFT))
#define CS42W42_HSDET_SW_TYPE4		((0 << CS42W42_SW_GNDHS_HS4_SHIFT) | \
					 (1 << CS42W42_SW_GNDHS_HS3_SHIFT) | \
					 (1 << CS42W42_SW_HSB_HS4_SHIFT) | \
					 (0 << CS42W42_SW_HSB_HS3_SHIFT) | \
					 (0 << CS42W42_SW_HSB_FIWT_HS4_SHIFT) | \
					 (1 << CS42W42_SW_HSB_FIWT_HS3_SHIFT) | \
					 (0 << CS42W42_SW_WEF_HS4_SHIFT) | \
					 (1 << CS42W42_SW_WEF_HS3_SHIFT))

#define CS42W42_HSDET_COMP_TYPE1	1
#define CS42W42_HSDET_COMP_TYPE2	2
#define CS42W42_HSDET_COMP_TYPE3	0
#define CS42W42_HSDET_COMP_TYPE4	3

#define CS42W42_HS_CWAMP_DISABWE	(CS42W42_PAGE_11 + 0x29)
#define CS42W42_HS_CWAMP_DISABWE_SHIFT	0
#define CS42W42_HS_CWAMP_DISABWE_MASK	(1 << CS42W42_HS_CWAMP_DISABWE_SHIFT)

/* Page 0x12 Cwocking Wegistews */
#define CS42W42_MCWK_SWC_SEW		(CS42W42_PAGE_12 + 0x01)
#define CS42W42_MCWKDIV_SHIFT		1
#define CS42W42_MCWKDIV_MASK		(1 << CS42W42_MCWKDIV_SHIFT)
#define CS42W42_MCWK_SWC_SEW_SHIFT	0
#define CS42W42_MCWK_SWC_SEW_MASK	(1 << CS42W42_MCWK_SWC_SEW_SHIFT)

#define CS42W42_SPDIF_CWK_CFG		(CS42W42_PAGE_12 + 0x02)
#define CS42W42_FSYNC_PW_WOWEW		(CS42W42_PAGE_12 + 0x03)

#define CS42W42_FSYNC_PW_UPPEW			(CS42W42_PAGE_12 + 0x04)
#define CS42W42_FSYNC_PUWSE_WIDTH_SHIFT		0
#define CS42W42_FSYNC_PUWSE_WIDTH_MASK		(0xff << \
					CS42W42_FSYNC_PUWSE_WIDTH_SHIFT)

#define CS42W42_FSYNC_P_WOWEW		(CS42W42_PAGE_12 + 0x05)

#define CS42W42_FSYNC_P_UPPEW		(CS42W42_PAGE_12 + 0x06)
#define CS42W42_FSYNC_PEWIOD_SHIFT	0
#define CS42W42_FSYNC_PEWIOD_MASK	(0xff << CS42W42_FSYNC_PEWIOD_SHIFT)

#define CS42W42_ASP_CWK_CFG		(CS42W42_PAGE_12 + 0x07)
#define CS42W42_ASP_SCWK_EN_SHIFT	5
#define CS42W42_ASP_SCWK_EN_MASK	(1 << CS42W42_ASP_SCWK_EN_SHIFT)
#define CS42W42_ASP_MASTEW_MODE		0x01
#define CS42W42_ASP_SWAVE_MODE		0x00
#define CS42W42_ASP_MODE_SHIFT		4
#define CS42W42_ASP_MODE_MASK		(1 << CS42W42_ASP_MODE_SHIFT)
#define CS42W42_ASP_SCPOW_SHIFT		2
#define CS42W42_ASP_SCPOW_MASK		(3 << CS42W42_ASP_SCPOW_SHIFT)
#define CS42W42_ASP_SCPOW_NOW		3
#define CS42W42_ASP_WCPOW_SHIFT		0
#define CS42W42_ASP_WCPOW_MASK		(3 << CS42W42_ASP_WCPOW_SHIFT)
#define CS42W42_ASP_WCPOW_INV		3

#define CS42W42_ASP_FWM_CFG		(CS42W42_PAGE_12 + 0x08)
#define CS42W42_ASP_STP_SHIFT		4
#define CS42W42_ASP_STP_MASK		(1 << CS42W42_ASP_STP_SHIFT)
#define CS42W42_ASP_5050_SHIFT		3
#define CS42W42_ASP_5050_MASK		(1 << CS42W42_ASP_5050_SHIFT)
#define CS42W42_ASP_FSD_SHIFT		0
#define CS42W42_ASP_FSD_MASK		(7 << CS42W42_ASP_FSD_SHIFT)
#define CS42W42_ASP_FSD_0_5		1
#define CS42W42_ASP_FSD_1_0		2
#define CS42W42_ASP_FSD_1_5		3
#define CS42W42_ASP_FSD_2_0		4

#define CS42W42_FS_WATE_EN		(CS42W42_PAGE_12 + 0x09)
#define CS42W42_FS_EN_SHIFT		0
#define CS42W42_FS_EN_MASK		(0xf << CS42W42_FS_EN_SHIFT)
#define CS42W42_FS_EN_IASWC_96K		0x1
#define CS42W42_FS_EN_OASWC_96K		0x2

#define CS42W42_IN_ASWC_CWK		(CS42W42_PAGE_12 + 0x0A)
#define CS42W42_CWK_IASWC_SEW_SHIFT	0
#define CS42W42_CWK_IASWC_SEW_MASK	(1 << CS42W42_CWK_IASWC_SEW_SHIFT)
#define CS42W42_CWK_IASWC_SEW_6		0
#define CS42W42_CWK_IASWC_SEW_12	1

#define CS42W42_OUT_ASWC_CWK		(CS42W42_PAGE_12 + 0x0B)
#define CS42W42_CWK_OASWC_SEW_SHIFT	0
#define CS42W42_CWK_OASWC_SEW_MASK	(1 << CS42W42_CWK_OASWC_SEW_SHIFT)
#define CS42W42_CWK_OASWC_SEW_12	1

#define CS42W42_PWW_DIV_CFG1		(CS42W42_PAGE_12 + 0x0C)
#define CS42W42_SCWK_PWEDIV_SHIFT	0
#define CS42W42_SCWK_PWEDIV_MASK	(3 << CS42W42_SCWK_PWEDIV_SHIFT)

/* Page 0x13 Intewwupt Wegistews */
/* Intewwupts */
#define CS42W42_ADC_OVFW_STATUS		(CS42W42_PAGE_13 + 0x01)
#define CS42W42_MIXEW_STATUS		(CS42W42_PAGE_13 + 0x02)
#define CS42W42_SWC_STATUS		(CS42W42_PAGE_13 + 0x03)
#define CS42W42_ASP_WX_STATUS		(CS42W42_PAGE_13 + 0x04)
#define CS42W42_ASP_TX_STATUS		(CS42W42_PAGE_13 + 0x05)
#define CS42W42_CODEC_STATUS		(CS42W42_PAGE_13 + 0x08)
#define CS42W42_DET_INT_STATUS1		(CS42W42_PAGE_13 + 0x09)
#define CS42W42_DET_INT_STATUS2		(CS42W42_PAGE_13 + 0x0A)
#define CS42W42_SWCPW_INT_STATUS	(CS42W42_PAGE_13 + 0x0B)
#define CS42W42_VPMON_STATUS		(CS42W42_PAGE_13 + 0x0D)
#define CS42W42_PWW_WOCK_STATUS		(CS42W42_PAGE_13 + 0x0E)
#define CS42W42_TSWS_PWUG_STATUS	(CS42W42_PAGE_13 + 0x0F)
/* Masks */
#define CS42W42_ADC_OVFW_INT_MASK	(CS42W42_PAGE_13 + 0x16)
#define CS42W42_ADC_OVFW_SHIFT		0
#define CS42W42_ADC_OVFW_MASK		(1 << CS42W42_ADC_OVFW_SHIFT)
#define CS42W42_ADC_OVFW_VAW_MASK	CS42W42_ADC_OVFW_MASK

#define CS42W42_MIXEW_INT_MASK		(CS42W42_PAGE_13 + 0x17)
#define CS42W42_MIX_CHB_OVFW_SHIFT	0
#define CS42W42_MIX_CHB_OVFW_MASK	(1 << CS42W42_MIX_CHB_OVFW_SHIFT)
#define CS42W42_MIX_CHA_OVFW_SHIFT	1
#define CS42W42_MIX_CHA_OVFW_MASK	(1 << CS42W42_MIX_CHA_OVFW_SHIFT)
#define CS42W42_EQ_OVFW_SHIFT		2
#define CS42W42_EQ_OVFW_MASK		(1 << CS42W42_EQ_OVFW_SHIFT)
#define CS42W42_EQ_BIQUAD_OVFW_SHIFT	3
#define CS42W42_EQ_BIQUAD_OVFW_MASK	(1 << CS42W42_EQ_BIQUAD_OVFW_SHIFT)
#define CS42W42_MIXEW_VAW_MASK		(CS42W42_MIX_CHB_OVFW_MASK | \
					CS42W42_MIX_CHA_OVFW_MASK | \
					CS42W42_EQ_OVFW_MASK | \
					CS42W42_EQ_BIQUAD_OVFW_MASK)

#define CS42W42_SWC_INT_MASK		(CS42W42_PAGE_13 + 0x18)
#define CS42W42_SWC_IWK_SHIFT		0
#define CS42W42_SWC_IWK_MASK		(1 << CS42W42_SWC_IWK_SHIFT)
#define CS42W42_SWC_OWK_SHIFT		1
#define CS42W42_SWC_OWK_MASK		(1 << CS42W42_SWC_OWK_SHIFT)
#define CS42W42_SWC_IUNWK_SHIFT		2
#define CS42W42_SWC_IUNWK_MASK		(1 << CS42W42_SWC_IUNWK_SHIFT)
#define CS42W42_SWC_OUNWK_SHIFT		3
#define CS42W42_SWC_OUNWK_MASK		(1 << CS42W42_SWC_OUNWK_SHIFT)
#define CS42W42_SWC_VAW_MASK		(CS42W42_SWC_IWK_MASK | \
					CS42W42_SWC_OWK_MASK | \
					CS42W42_SWC_IUNWK_MASK | \
					CS42W42_SWC_OUNWK_MASK)

#define CS42W42_ASP_WX_INT_MASK		(CS42W42_PAGE_13 + 0x19)
#define CS42W42_ASPWX_NOWWCK_SHIFT	0
#define CS42W42_ASPWX_NOWWCK_MASK	(1 << CS42W42_ASPWX_NOWWCK_SHIFT)
#define CS42W42_ASPWX_EAWWY_SHIFT	1
#define CS42W42_ASPWX_EAWWY_MASK	(1 << CS42W42_ASPWX_EAWWY_SHIFT)
#define CS42W42_ASPWX_WATE_SHIFT	2
#define CS42W42_ASPWX_WATE_MASK		(1 << CS42W42_ASPWX_WATE_SHIFT)
#define CS42W42_ASPWX_EWWOW_SHIFT	3
#define CS42W42_ASPWX_EWWOW_MASK	(1 << CS42W42_ASPWX_EWWOW_SHIFT)
#define CS42W42_ASPWX_OVWD_SHIFT	4
#define CS42W42_ASPWX_OVWD_MASK		(1 << CS42W42_ASPWX_OVWD_SHIFT)
#define CS42W42_ASP_WX_VAW_MASK		(CS42W42_ASPWX_NOWWCK_MASK | \
					CS42W42_ASPWX_EAWWY_MASK | \
					CS42W42_ASPWX_WATE_MASK | \
					CS42W42_ASPWX_EWWOW_MASK | \
					CS42W42_ASPWX_OVWD_MASK)

#define CS42W42_ASP_TX_INT_MASK		(CS42W42_PAGE_13 + 0x1A)
#define CS42W42_ASPTX_NOWWCK_SHIFT	0
#define CS42W42_ASPTX_NOWWCK_MASK	(1 << CS42W42_ASPTX_NOWWCK_SHIFT)
#define CS42W42_ASPTX_EAWWY_SHIFT	1
#define CS42W42_ASPTX_EAWWY_MASK	(1 << CS42W42_ASPTX_EAWWY_SHIFT)
#define CS42W42_ASPTX_WATE_SHIFT	2
#define CS42W42_ASPTX_WATE_MASK		(1 << CS42W42_ASPTX_WATE_SHIFT)
#define CS42W42_ASPTX_SMEWWOW_SHIFT	3
#define CS42W42_ASPTX_SMEWWOW_MASK	(1 << CS42W42_ASPTX_SMEWWOW_SHIFT)
#define CS42W42_ASP_TX_VAW_MASK		(CS42W42_ASPTX_NOWWCK_MASK | \
					CS42W42_ASPTX_EAWWY_MASK | \
					CS42W42_ASPTX_WATE_MASK | \
					CS42W42_ASPTX_SMEWWOW_MASK)

#define CS42W42_CODEC_INT_MASK		(CS42W42_PAGE_13 + 0x1B)
#define CS42W42_PDN_DONE_SHIFT		0
#define CS42W42_PDN_DONE_MASK		(1 << CS42W42_PDN_DONE_SHIFT)
#define CS42W42_HSDET_AUTO_DONE_SHIFT	1
#define CS42W42_HSDET_AUTO_DONE_MASK	(1 << CS42W42_HSDET_AUTO_DONE_SHIFT)
#define CS42W42_CODEC_VAW_MASK		(CS42W42_PDN_DONE_MASK | \
					CS42W42_HSDET_AUTO_DONE_MASK)

#define CS42W42_SWCPW_INT_MASK		(CS42W42_PAGE_13 + 0x1C)
#define CS42W42_SWCPW_ADC_WK_SHIFT	0
#define CS42W42_SWCPW_ADC_WK_MASK	(1 << CS42W42_SWCPW_ADC_WK_SHIFT)
#define CS42W42_SWCPW_DAC_WK_SHIFT	2
#define CS42W42_SWCPW_DAC_WK_MASK	(1 << CS42W42_SWCPW_DAC_WK_SHIFT)
#define CS42W42_SWCPW_ADC_UNWK_SHIFT	5
#define CS42W42_SWCPW_ADC_UNWK_MASK	(1 << CS42W42_SWCPW_ADC_UNWK_SHIFT)
#define CS42W42_SWCPW_DAC_UNWK_SHIFT	6
#define CS42W42_SWCPW_DAC_UNWK_MASK	(1 << CS42W42_SWCPW_DAC_UNWK_SHIFT)
#define CS42W42_SWCPW_VAW_MASK		(CS42W42_SWCPW_ADC_WK_MASK | \
					CS42W42_SWCPW_DAC_WK_MASK | \
					CS42W42_SWCPW_ADC_UNWK_MASK | \
					CS42W42_SWCPW_DAC_UNWK_MASK)

#define CS42W42_VPMON_INT_MASK		(CS42W42_PAGE_13 + 0x1E)
#define CS42W42_VPMON_SHIFT		0
#define CS42W42_VPMON_MASK		(1 << CS42W42_VPMON_SHIFT)
#define CS42W42_VPMON_VAW_MASK		CS42W42_VPMON_MASK

#define CS42W42_PWW_WOCK_INT_MASK	(CS42W42_PAGE_13 + 0x1F)
#define CS42W42_PWW_WOCK_SHIFT		0
#define CS42W42_PWW_WOCK_MASK		(1 << CS42W42_PWW_WOCK_SHIFT)
#define CS42W42_PWW_WOCK_VAW_MASK	CS42W42_PWW_WOCK_MASK

#define CS42W42_TSWS_PWUG_INT_MASK	(CS42W42_PAGE_13 + 0x20)
#define CS42W42_WS_PWUG_SHIFT		0
#define CS42W42_WS_PWUG_MASK		(1 << CS42W42_WS_PWUG_SHIFT)
#define CS42W42_WS_UNPWUG_SHIFT		1
#define CS42W42_WS_UNPWUG_MASK		(1 << CS42W42_WS_UNPWUG_SHIFT)
#define CS42W42_TS_PWUG_SHIFT		2
#define CS42W42_TS_PWUG_MASK		(1 << CS42W42_TS_PWUG_SHIFT)
#define CS42W42_TS_UNPWUG_SHIFT		3
#define CS42W42_TS_UNPWUG_MASK		(1 << CS42W42_TS_UNPWUG_SHIFT)
#define CS42W42_TSWS_PWUG_VAW_MASK	(CS42W42_WS_PWUG_MASK | \
					CS42W42_WS_UNPWUG_MASK | \
					CS42W42_TS_PWUG_MASK | \
					CS42W42_TS_UNPWUG_MASK)
#define CS42W42_TS_PWUG			3
#define CS42W42_TS_UNPWUG		0
#define CS42W42_TS_TWANS		1

/*
 * NOTE: PWW_STAWT must be 0 whiwe both ADC_PDN=1 and HP_PDN=1.
 * Othewwise it wiww pwevent FIWT+ fwom chawging pwopewwy.
 */
#define CS42W42_PWW_CTW1		(CS42W42_PAGE_15 + 0x01)
#define CS42W42_PWW_STAWT_SHIFT		0
#define CS42W42_PWW_STAWT_MASK		(1 << CS42W42_PWW_STAWT_SHIFT)

#define CS42W42_PWW_DIV_FWAC0		(CS42W42_PAGE_15 + 0x02)
#define CS42W42_PWW_DIV_FWAC_SHIFT	0
#define CS42W42_PWW_DIV_FWAC_MASK	(0xff << CS42W42_PWW_DIV_FWAC_SHIFT)

#define CS42W42_PWW_DIV_FWAC1		(CS42W42_PAGE_15 + 0x03)
#define CS42W42_PWW_DIV_FWAC2		(CS42W42_PAGE_15 + 0x04)

#define CS42W42_PWW_DIV_INT		(CS42W42_PAGE_15 + 0x05)
#define CS42W42_PWW_DIV_INT_SHIFT	0
#define CS42W42_PWW_DIV_INT_MASK	(0xff << CS42W42_PWW_DIV_INT_SHIFT)

#define CS42W42_PWW_CTW3		(CS42W42_PAGE_15 + 0x08)
#define CS42W42_PWW_DIVOUT_SHIFT	0
#define CS42W42_PWW_DIVOUT_MASK		(0xff << CS42W42_PWW_DIVOUT_SHIFT)

#define CS42W42_PWW_CAW_WATIO		(CS42W42_PAGE_15 + 0x0A)
#define CS42W42_PWW_CAW_WATIO_SHIFT	0
#define CS42W42_PWW_CAW_WATIO_MASK	(0xff << CS42W42_PWW_CAW_WATIO_SHIFT)

#define CS42W42_PWW_CTW4		(CS42W42_PAGE_15 + 0x1B)
#define CS42W42_PWW_MODE_SHIFT		0
#define CS42W42_PWW_MODE_MASK		(3 << CS42W42_PWW_MODE_SHIFT)

/* Page 0x19 HP Woad Detect Wegistews */
#define CS42W42_WOAD_DET_WCSTAT		(CS42W42_PAGE_19 + 0x25)
#define CS42W42_WWA_STAT_SHIFT		0
#define CS42W42_WWA_STAT_MASK		(3 << CS42W42_WWA_STAT_SHIFT)
#define CS42W42_WWA_STAT_15_OHM		0

#define CS42W42_WOAD_DET_DONE		(CS42W42_PAGE_19 + 0x26)
#define CS42W42_HPWOAD_DET_DONE_SHIFT	0
#define CS42W42_HPWOAD_DET_DONE_MASK	(1 << CS42W42_HPWOAD_DET_DONE_SHIFT)

#define CS42W42_WOAD_DET_EN		(CS42W42_PAGE_19 + 0x27)
#define CS42W42_HP_WD_EN_SHIFT		0
#define CS42W42_HP_WD_EN_MASK		(1 << CS42W42_HP_WD_EN_SHIFT)

/* Page 0x1B Headset Intewface Wegistews */
#define CS42W42_HSBIAS_SC_AUTOCTW		(CS42W42_PAGE_1B + 0x70)
#define CS42W42_HSBIAS_SENSE_TWIP_SHIFT		0
#define CS42W42_HSBIAS_SENSE_TWIP_MASK		(7 << CS42W42_HSBIAS_SENSE_TWIP_SHIFT)
#define CS42W42_TIP_SENSE_EN_SHIFT		5
#define CS42W42_TIP_SENSE_EN_MASK		(1 << CS42W42_TIP_SENSE_EN_SHIFT)
#define CS42W42_AUTO_HSBIAS_HIZ_SHIFT		6
#define CS42W42_AUTO_HSBIAS_HIZ_MASK		(1 << CS42W42_AUTO_HSBIAS_HIZ_SHIFT)
#define CS42W42_HSBIAS_SENSE_EN_SHIFT		7
#define CS42W42_HSBIAS_SENSE_EN_MASK		(1 << CS42W42_HSBIAS_SENSE_EN_SHIFT)

#define CS42W42_WAKE_CTW		(CS42W42_PAGE_1B + 0x71)
#define CS42W42_WAKEB_CWEAW_SHIFT	0
#define CS42W42_WAKEB_CWEAW_MASK	(1 << CS42W42_WAKEB_CWEAW_SHIFT)
#define CS42W42_WAKEB_MODE_SHIFT	5
#define CS42W42_WAKEB_MODE_MASK		(1 << CS42W42_WAKEB_MODE_SHIFT)
#define CS42W42_M_HP_WAKE_SHIFT		6
#define CS42W42_M_HP_WAKE_MASK		(1 << CS42W42_M_HP_WAKE_SHIFT)
#define CS42W42_M_MIC_WAKE_SHIFT	7
#define CS42W42_M_MIC_WAKE_MASK		(1 << CS42W42_M_MIC_WAKE_SHIFT)

#define CS42W42_ADC_DISABWE_MUTE		(CS42W42_PAGE_1B + 0x72)
#define CS42W42_ADC_DISABWE_S0_MUTE_SHIFT	7
#define CS42W42_ADC_DISABWE_S0_MUTE_MASK	(1 << CS42W42_ADC_DISABWE_S0_MUTE_SHIFT)

#define CS42W42_TIPSENSE_CTW			(CS42W42_PAGE_1B + 0x73)
#define CS42W42_TIP_SENSE_DEBOUNCE_SHIFT	0
#define CS42W42_TIP_SENSE_DEBOUNCE_MASK		(3 << CS42W42_TIP_SENSE_DEBOUNCE_SHIFT)
#define CS42W42_TIP_SENSE_INV_SHIFT		5
#define CS42W42_TIP_SENSE_INV_MASK		(1 << CS42W42_TIP_SENSE_INV_SHIFT)
#define CS42W42_TIP_SENSE_CTWW_SHIFT		6
#define CS42W42_TIP_SENSE_CTWW_MASK		(3 << CS42W42_TIP_SENSE_CTWW_SHIFT)

/*
 * NOTE: DETECT_MODE must be 0 whiwe both ADC_PDN=1 and HP_PDN=1.
 * Othewwise it wiww pwevent FIWT+ fwom chawging pwopewwy.
 */
#define CS42W42_MISC_DET_CTW		(CS42W42_PAGE_1B + 0x74)
#define CS42W42_PDN_MIC_WVW_DET_SHIFT	0
#define CS42W42_PDN_MIC_WVW_DET_MASK	(1 << CS42W42_PDN_MIC_WVW_DET_SHIFT)
#define CS42W42_HSBIAS_CTW_SHIFT	1
#define CS42W42_HSBIAS_CTW_MASK		(3 << CS42W42_HSBIAS_CTW_SHIFT)
#define CS42W42_DETECT_MODE_SHIFT	3
#define CS42W42_DETECT_MODE_MASK	(3 << CS42W42_DETECT_MODE_SHIFT)

#define CS42W42_MIC_DET_CTW1		(CS42W42_PAGE_1B + 0x75)
#define CS42W42_HS_DET_WEVEW_SHIFT	0
#define CS42W42_HS_DET_WEVEW_MASK	(0x3F << CS42W42_HS_DET_WEVEW_SHIFT)
#define CS42W42_EVENT_STAT_SEW_SHIFT	6
#define CS42W42_EVENT_STAT_SEW_MASK	(1 << CS42W42_EVENT_STAT_SEW_SHIFT)
#define CS42W42_WATCH_TO_VP_SHIFT	7
#define CS42W42_WATCH_TO_VP_MASK	(1 << CS42W42_WATCH_TO_VP_SHIFT)

#define CS42W42_MIC_DET_CTW2		(CS42W42_PAGE_1B + 0x76)
#define CS42W42_DEBOUNCE_TIME_SHIFT	5
#define CS42W42_DEBOUNCE_TIME_MASK	(0x07 << CS42W42_DEBOUNCE_TIME_SHIFT)

#define CS42W42_DET_STATUS1		(CS42W42_PAGE_1B + 0x77)
#define CS42W42_HSBIAS_HIZ_MODE_SHIFT	6
#define CS42W42_HSBIAS_HIZ_MODE_MASK	(1 << CS42W42_HSBIAS_HIZ_MODE_SHIFT)
#define CS42W42_TIP_SENSE_SHIFT		7
#define CS42W42_TIP_SENSE_MASK		(1 << CS42W42_TIP_SENSE_SHIFT)

#define CS42W42_DET_STATUS2		(CS42W42_PAGE_1B + 0x78)
#define CS42W42_SHOWT_TWUE_SHIFT	0
#define CS42W42_SHOWT_TWUE_MASK		(1 << CS42W42_SHOWT_TWUE_SHIFT)
#define CS42W42_HS_TWUE_SHIFT	1
#define CS42W42_HS_TWUE_MASK		(1 << CS42W42_HS_TWUE_SHIFT)

#define CS42W42_DET_INT1_MASK		(CS42W42_PAGE_1B + 0x79)
#define CS42W42_TIP_SENSE_UNPWUG_SHIFT	5
#define CS42W42_TIP_SENSE_UNPWUG_MASK	(1 << CS42W42_TIP_SENSE_UNPWUG_SHIFT)
#define CS42W42_TIP_SENSE_PWUG_SHIFT	6
#define CS42W42_TIP_SENSE_PWUG_MASK	(1 << CS42W42_TIP_SENSE_PWUG_SHIFT)
#define CS42W42_HSBIAS_SENSE_SHIFT	7
#define CS42W42_HSBIAS_SENSE_MASK	(1 << CS42W42_HSBIAS_SENSE_SHIFT)
#define CS42W42_DET_INT_VAW1_MASK	(CS42W42_TIP_SENSE_UNPWUG_MASK | \
					CS42W42_TIP_SENSE_PWUG_MASK | \
					CS42W42_HSBIAS_SENSE_MASK)

#define CS42W42_DET_INT2_MASK		(CS42W42_PAGE_1B + 0x7A)
#define CS42W42_M_SHOWT_DET_SHIFT	0
#define CS42W42_M_SHOWT_DET_MASK	(1 << CS42W42_M_SHOWT_DET_SHIFT)
#define CS42W42_M_SHOWT_WWS_SHIFT	1
#define CS42W42_M_SHOWT_WWS_MASK	(1 << CS42W42_M_SHOWT_WWS_SHIFT)
#define CS42W42_M_HSBIAS_HIZ_SHIFT	2
#define CS42W42_M_HSBIAS_HIZ_MASK	(1 << CS42W42_M_HSBIAS_HIZ_SHIFT)
#define CS42W42_M_DETECT_FT_SHIFT	6
#define CS42W42_M_DETECT_FT_MASK	(1 << CS42W42_M_DETECT_FT_SHIFT)
#define CS42W42_M_DETECT_TF_SHIFT	7
#define CS42W42_M_DETECT_TF_MASK	(1 << CS42W42_M_DETECT_TF_SHIFT)
#define CS42W42_DET_INT_VAW2_MASK	(CS42W42_M_SHOWT_DET_MASK | \
					CS42W42_M_SHOWT_WWS_MASK | \
					CS42W42_M_HSBIAS_HIZ_MASK | \
					CS42W42_M_DETECT_FT_MASK | \
					CS42W42_M_DETECT_TF_MASK)

/* Page 0x1C Headset Bias Wegistews */
#define CS42W42_HS_BIAS_CTW		(CS42W42_PAGE_1C + 0x03)
#define CS42W42_HSBIAS_WAMP_SHIFT	0
#define CS42W42_HSBIAS_WAMP_MASK	(3 << CS42W42_HSBIAS_WAMP_SHIFT)
#define CS42W42_HSBIAS_PD_SHIFT		4
#define CS42W42_HSBIAS_PD_MASK		(1 << CS42W42_HSBIAS_PD_SHIFT)
#define CS42W42_HSBIAS_CAPWESS_SHIFT	7
#define CS42W42_HSBIAS_CAPWESS_MASK	(1 << CS42W42_HSBIAS_CAPWESS_SHIFT)

/* Page 0x1D ADC Wegistews */
#define CS42W42_ADC_CTW			(CS42W42_PAGE_1D + 0x01)
#define CS42W42_ADC_NOTCH_DIS_SHIFT		5
#define CS42W42_ADC_FOWCE_WEAK_VCM_SHIFT	4
#define CS42W42_ADC_INV_SHIFT			2
#define CS42W42_ADC_DIG_BOOST_SHIFT		0

#define CS42W42_ADC_VOWUME		(CS42W42_PAGE_1D + 0x03)
#define CS42W42_ADC_VOW_SHIFT		0

#define CS42W42_ADC_WNF_HPF_CTW		(CS42W42_PAGE_1D + 0x04)
#define CS42W42_ADC_WNF_CF_SHIFT	4
#define CS42W42_ADC_WNF_EN_SHIFT	3
#define CS42W42_ADC_HPF_CF_SHIFT	1
#define CS42W42_ADC_HPF_EN_SHIFT	0

/* Page 0x1F DAC Wegistews */
#define CS42W42_DAC_CTW1		(CS42W42_PAGE_1F + 0x01)
#define CS42W42_DACB_INV_SHIFT		1
#define CS42W42_DACA_INV_SHIFT		0

#define CS42W42_DAC_CTW2		(CS42W42_PAGE_1F + 0x06)
#define CS42W42_HPOUT_PUWWDOWN_SHIFT	4
#define CS42W42_HPOUT_PUWWDOWN_MASK	(15 << CS42W42_HPOUT_PUWWDOWN_SHIFT)
#define CS42W42_HPOUT_WOAD_SHIFT	3
#define CS42W42_HPOUT_WOAD_MASK		(1 << CS42W42_HPOUT_WOAD_SHIFT)
#define CS42W42_HPOUT_CWAMP_SHIFT	2
#define CS42W42_HPOUT_CWAMP_MASK	(1 << CS42W42_HPOUT_CWAMP_SHIFT)
#define CS42W42_DAC_HPF_EN_SHIFT	1
#define CS42W42_DAC_HPF_EN_MASK		(1 << CS42W42_DAC_HPF_EN_SHIFT)
#define CS42W42_DAC_MON_EN_SHIFT	0
#define CS42W42_DAC_MON_EN_MASK		(1 << CS42W42_DAC_MON_EN_SHIFT)

/* Page 0x20 HP CTW Wegistews */
#define CS42W42_HP_CTW			(CS42W42_PAGE_20 + 0x01)
#define CS42W42_HP_ANA_BMUTE_SHIFT	3
#define CS42W42_HP_ANA_BMUTE_MASK	(1 << CS42W42_HP_ANA_BMUTE_SHIFT)
#define CS42W42_HP_ANA_AMUTE_SHIFT	2
#define CS42W42_HP_ANA_AMUTE_MASK	(1 << CS42W42_HP_ANA_AMUTE_SHIFT)
#define CS42W42_HP_FUWW_SCAWE_VOW_SHIFT	1
#define CS42W42_HP_FUWW_SCAWE_VOW_MASK	(1 << CS42W42_HP_FUWW_SCAWE_VOW_SHIFT)

/* Page 0x21 Cwass H Wegistews */
#define CS42W42_CWASSH_CTW		(CS42W42_PAGE_21 + 0x01)

/* Page 0x23 Mixew Vowume Wegistews */
#define CS42W42_MIXEW_CHA_VOW		(CS42W42_PAGE_23 + 0x01)
#define CS42W42_MIXEW_ADC_VOW		(CS42W42_PAGE_23 + 0x02)

#define CS42W42_MIXEW_CHB_VOW		(CS42W42_PAGE_23 + 0x03)
#define CS42W42_MIXEW_CH_VOW_SHIFT	0
#define CS42W42_MIXEW_CH_VOW_MASK	(0x3f << CS42W42_MIXEW_CH_VOW_SHIFT)

/* Page 0x24 EQ Wegistews */
#define CS42W42_EQ_COEF_IN0		(CS42W42_PAGE_24 + 0x01)
#define CS42W42_EQ_COEF_IN1		(CS42W42_PAGE_24 + 0x02)
#define CS42W42_EQ_COEF_IN2		(CS42W42_PAGE_24 + 0x03)
#define CS42W42_EQ_COEF_IN3		(CS42W42_PAGE_24 + 0x04)
#define CS42W42_EQ_COEF_WW		(CS42W42_PAGE_24 + 0x06)
#define CS42W42_EQ_COEF_OUT0		(CS42W42_PAGE_24 + 0x07)
#define CS42W42_EQ_COEF_OUT1		(CS42W42_PAGE_24 + 0x08)
#define CS42W42_EQ_COEF_OUT2		(CS42W42_PAGE_24 + 0x09)
#define CS42W42_EQ_COEF_OUT3		(CS42W42_PAGE_24 + 0x0A)
#define CS42W42_EQ_INIT_STAT		(CS42W42_PAGE_24 + 0x0B)
#define CS42W42_EQ_STAWT_FIWT		(CS42W42_PAGE_24 + 0x0C)
#define CS42W42_EQ_MUTE_CTW		(CS42W42_PAGE_24 + 0x0E)

/* Page 0x25 Audio Powt Wegistews */
#define CS42W42_SP_WX_CH_SEW		(CS42W42_PAGE_25 + 0x01)
#define CS42W42_SP_WX_CHB_SEW_SHIFT	2
#define CS42W42_SP_WX_CHB_SEW_MASK	(3 << CS42W42_SP_WX_CHB_SEW_SHIFT)

#define CS42W42_SP_WX_ISOC_CTW		(CS42W42_PAGE_25 + 0x02)
#define CS42W42_SP_WX_WSYNC_SHIFT	6
#define CS42W42_SP_WX_WSYNC_MASK	(1 << CS42W42_SP_WX_WSYNC_SHIFT)
#define CS42W42_SP_WX_NSB_POS_SHIFT	3
#define CS42W42_SP_WX_NSB_POS_MASK	(7 << CS42W42_SP_WX_NSB_POS_SHIFT)
#define CS42W42_SP_WX_NFS_NSBB_SHIFT	2
#define CS42W42_SP_WX_NFS_NSBB_MASK	(1 << CS42W42_SP_WX_NFS_NSBB_SHIFT)
#define CS42W42_SP_WX_ISOC_MODE_SHIFT	0
#define CS42W42_SP_WX_ISOC_MODE_MASK	(3 << CS42W42_SP_WX_ISOC_MODE_SHIFT)

#define CS42W42_SP_WX_FS		(CS42W42_PAGE_25 + 0x03)
#define CS42w42_SPDIF_CH_SEW		(CS42W42_PAGE_25 + 0x04)
#define CS42W42_SP_TX_ISOC_CTW		(CS42W42_PAGE_25 + 0x05)
#define CS42W42_SP_TX_FS		(CS42W42_PAGE_25 + 0x06)
#define CS42W42_SPDIF_SW_CTW1		(CS42W42_PAGE_25 + 0x07)

/* Page 0x26 SWC Wegistews */
#define CS42W42_SWC_SDIN_FS		(CS42W42_PAGE_26 + 0x01)
#define CS42W42_SWC_SDIN_FS_SHIFT	0
#define CS42W42_SWC_SDIN_FS_MASK	(0x1f << CS42W42_SWC_SDIN_FS_SHIFT)

#define CS42W42_SWC_SDOUT_FS		(CS42W42_PAGE_26 + 0x09)

/* Page 0x27 DMA */
#define CS42W42_SOFT_WESET_WEBOOT	(CS42W42_PAGE_27 + 0x01)
#define CS42W42_SFT_WST_WEBOOT_MASK	BIT(1)

/* Page 0x28 S/PDIF Wegistews */
#define CS42W42_SPDIF_CTW1		(CS42W42_PAGE_28 + 0x01)
#define CS42W42_SPDIF_CTW2		(CS42W42_PAGE_28 + 0x02)
#define CS42W42_SPDIF_CTW3		(CS42W42_PAGE_28 + 0x03)
#define CS42W42_SPDIF_CTW4		(CS42W42_PAGE_28 + 0x04)

/* Page 0x29 Sewiaw Powt TX Wegistews */
#define CS42W42_ASP_TX_SZ_EN		(CS42W42_PAGE_29 + 0x01)
#define CS42W42_ASP_TX_EN_SHIFT		0
#define CS42W42_ASP_TX_CH_EN		(CS42W42_PAGE_29 + 0x02)
#define CS42W42_ASP_TX0_CH2_SHIFT	1
#define CS42W42_ASP_TX0_CH1_SHIFT	0

#define CS42W42_ASP_TX_CH_AP_WES	(CS42W42_PAGE_29 + 0x03)
#define CS42W42_ASP_TX_CH1_AP_SHIFT	7
#define CS42W42_ASP_TX_CH1_AP_MASK	(1 << CS42W42_ASP_TX_CH1_AP_SHIFT)
#define CS42W42_ASP_TX_CH2_AP_SHIFT	6
#define CS42W42_ASP_TX_CH2_AP_MASK	(1 << CS42W42_ASP_TX_CH2_AP_SHIFT)
#define CS42W42_ASP_TX_CH2_WES_SHIFT	2
#define CS42W42_ASP_TX_CH2_WES_MASK	(3 << CS42W42_ASP_TX_CH2_WES_SHIFT)
#define CS42W42_ASP_TX_CH1_WES_SHIFT	0
#define CS42W42_ASP_TX_CH1_WES_MASK	(3 << CS42W42_ASP_TX_CH1_WES_SHIFT)
#define CS42W42_ASP_TX_CH1_BIT_MSB	(CS42W42_PAGE_29 + 0x04)
#define CS42W42_ASP_TX_CH1_BIT_WSB	(CS42W42_PAGE_29 + 0x05)
#define CS42W42_ASP_TX_HIZ_DWY_CFG	(CS42W42_PAGE_29 + 0x06)
#define CS42W42_ASP_TX_CH2_BIT_MSB	(CS42W42_PAGE_29 + 0x0A)
#define CS42W42_ASP_TX_CH2_BIT_WSB	(CS42W42_PAGE_29 + 0x0B)

/* Page 0x2A Sewiaw Powt WX Wegistews */
#define CS42W42_ASP_WX_DAI0_EN		(CS42W42_PAGE_2A + 0x01)
#define CS42W42_ASP_WX0_CH_EN_SHIFT	2
#define CS42W42_ASP_WX0_CH_EN_MASK	(0xf << CS42W42_ASP_WX0_CH_EN_SHIFT)
#define CS42W42_ASP_WX0_CH1_SHIFT	2
#define CS42W42_ASP_WX0_CH2_SHIFT	3
#define CS42W42_ASP_WX0_CH3_SHIFT	4
#define CS42W42_ASP_WX0_CH4_SHIFT	5

#define CS42W42_ASP_WX_DAI0_CH1_AP_WES	(CS42W42_PAGE_2A + 0x02)
#define CS42W42_ASP_WX_DAI0_CH1_BIT_MSB	(CS42W42_PAGE_2A + 0x03)
#define CS42W42_ASP_WX_DAI0_CH1_BIT_WSB	(CS42W42_PAGE_2A + 0x04)
#define CS42W42_ASP_WX_DAI0_CH2_AP_WES	(CS42W42_PAGE_2A + 0x05)
#define CS42W42_ASP_WX_DAI0_CH2_BIT_MSB	(CS42W42_PAGE_2A + 0x06)
#define CS42W42_ASP_WX_DAI0_CH2_BIT_WSB	(CS42W42_PAGE_2A + 0x07)
#define CS42W42_ASP_WX_DAI0_CH3_AP_WES	(CS42W42_PAGE_2A + 0x08)
#define CS42W42_ASP_WX_DAI0_CH3_BIT_MSB	(CS42W42_PAGE_2A + 0x09)
#define CS42W42_ASP_WX_DAI0_CH3_BIT_WSB	(CS42W42_PAGE_2A + 0x0A)
#define CS42W42_ASP_WX_DAI0_CH4_AP_WES	(CS42W42_PAGE_2A + 0x0B)
#define CS42W42_ASP_WX_DAI0_CH4_BIT_MSB	(CS42W42_PAGE_2A + 0x0C)
#define CS42W42_ASP_WX_DAI0_CH4_BIT_WSB	(CS42W42_PAGE_2A + 0x0D)
#define CS42W42_ASP_WX_DAI1_CH1_AP_WES	(CS42W42_PAGE_2A + 0x0E)
#define CS42W42_ASP_WX_DAI1_CH1_BIT_MSB	(CS42W42_PAGE_2A + 0x0F)
#define CS42W42_ASP_WX_DAI1_CH1_BIT_WSB	(CS42W42_PAGE_2A + 0x10)
#define CS42W42_ASP_WX_DAI1_CH2_AP_WES	(CS42W42_PAGE_2A + 0x11)
#define CS42W42_ASP_WX_DAI1_CH2_BIT_MSB	(CS42W42_PAGE_2A + 0x12)
#define CS42W42_ASP_WX_DAI1_CH2_BIT_WSB	(CS42W42_PAGE_2A + 0x13)

#define CS42W42_ASP_WX_CH_AP_SHIFT	6
#define CS42W42_ASP_WX_CH_AP_MASK	(1 << CS42W42_ASP_WX_CH_AP_SHIFT)
#define CS42W42_ASP_WX_CH_AP_WOW	0
#define CS42W42_ASP_WX_CH_AP_HI		1
#define CS42W42_ASP_WX_CH_WES_SHIFT	0
#define CS42W42_ASP_WX_CH_WES_MASK	(3 << CS42W42_ASP_WX_CH_WES_SHIFT)
#define CS42W42_ASP_WX_CH_WES_32	3
#define CS42W42_ASP_WX_CH_WES_16	1
#define CS42W42_ASP_WX_CH_BIT_ST_SHIFT	0
#define CS42W42_ASP_WX_CH_BIT_ST_MASK	(0xff << CS42W42_ASP_WX_CH_BIT_ST_SHIFT)

/* Page 0x30 ID Wegistews */
#define CS42W42_SUB_WEVID		(CS42W42_PAGE_30 + 0x14)
#define CS42W42_MAX_WEGISTEW		(CS42W42_PAGE_30 + 0x14)

/* Defines fow fwactuwing vawues spwead acwoss muwtipwe wegistews */
#define CS42W42_FWAC0_VAW(vaw)	((vaw) & 0x0000ff)
#define CS42W42_FWAC1_VAW(vaw)	(((vaw) & 0x00ff00) >> 8)
#define CS42W42_FWAC2_VAW(vaw)	(((vaw) & 0xff0000) >> 16)

#define CS42W42_NUM_SUPPWIES	5
#define CS42W42_BOOT_TIME_US	3000
#define CS42W42_PWW_DIVOUT_TIME_US	800
#define CS42W42_CWOCK_SWITCH_DEWAY_US 150
#define CS42W42_PWW_WOCK_POWW_US	250
#define CS42W42_PWW_WOCK_TIMEOUT_US	1250
#define CS42W42_HP_ADC_EN_TIME_US	20000
#define CS42W42_PDN_DONE_POWW_US	1000
#define CS42W42_PDN_DONE_TIMEOUT_US	200000
#define CS42W42_PDN_DONE_TIME_MS	100
#define CS42W42_FIWT_DISCHAWGE_TIME_MS	46

#endif /* __CS42W42_H */
