// Assign outputs to D flip-flops
always @(posedge clk)
    d0 <= x & ~d1;
always @(posedge clk)
    d1 <= xor_out | ~d2; // Corrected XOR gate input
always @(posedge clk)
    d2 <= or_out & d0;  // Corrected OR gate input

// Assign output Z to NOR gate output
assign z = ~(xor_out & and_out) | nor_out;