#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Mon Oct  7 22:23:30 2024
# Process ID: 5680
# Current directory: F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.runs/Test_Implementaiton_SpaceWire_light_AXI_0_2_synth_1
# Command line: vivado.exe -log Test_Implementaiton_SpaceWire_light_AXI_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Test_Implementaiton_SpaceWire_light_AXI_0_2.tcl
# Log file: F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.runs/Test_Implementaiton_SpaceWire_light_AXI_0_2_synth_1/Test_Implementaiton_SpaceWire_light_AXI_0_2.vds
# Journal file: F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.runs/Test_Implementaiton_SpaceWire_light_AXI_0_2_synth_1\vivado.jou
# Running On        :DESKTOP-MEH5DGT
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :AMD Ryzen 5 3600 6-Core Processor              
# CPU Frequency     :3593 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :17100 MB
# Swap memory       :5368 MB
# Total Virtual     :22469 MB
# Available Virtual :5546 MB
#-----------------------------------------------------------
source Test_Implementaiton_SpaceWire_light_AXI_0_2.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 580.211 ; gain = 174.352
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/SpaceWire_light_AXI_0_2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Test_Implementaiton_SpaceWire_light_AXI_0_2
Command: synth_design -top Test_Implementaiton_SpaceWire_light_AXI_0_2 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Device 21-9227] Part: xc7z020clg484-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21312
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1467.258 ; gain = 448.699
---------------------------------------------------------------------------------
WARNING: [Synth 8-8943] 'spacewire_light_axi' is not compiled in library 'spwip' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ip/Test_Implementaiton_SpaceWire_light_AXI_0_2/synth/Test_Implementaiton_SpaceWire_light_AXI_0_2.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Test_Implementaiton_SpaceWire_light_AXI_0_2' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ip/Test_Implementaiton_SpaceWire_light_AXI_0_2/synth/Test_Implementaiton_SpaceWire_light_AXI_0_2.vhd:107]
	Parameter C_AXI_StreamOut_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_StreamOut_START_COUNT bound to: 32 - type: integer 
	Parameter C_AXI_Register_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_Register_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_AXI_StreamIn_TDATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'SpaceWire_light_AXI' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI.vhd:7' bound to instance 'U0' of component 'SpaceWire_light_AXI' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ip/Test_Implementaiton_SpaceWire_light_AXI_0_2/synth/Test_Implementaiton_SpaceWire_light_AXI_0_2.vhd:224]
INFO: [Synth 8-638] synthesizing module 'SpaceWire_light_AXI' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI.vhd:92]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register.vhd:5' bound to instance 'SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst' of component 'SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI.vhd:197]
INFO: [Synth 8-638] synthesizing module 'SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register.vhd:86]
INFO: [Synth 8-226] default block is never used [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register' (0#1) [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register.vhd:86]
	Parameter ESCAPE_CHAR bound to: 8'b01111101 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn.vhd:5' bound to instance 'SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst' of component 'SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI.vhd:227]
INFO: [Synth 8-638] synthesizing module 'SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn.vhd:50]
WARNING: [Synth 8-614] signal 'S_AXIS_ARESETN' is read in the process but is not in the sensitivity list [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn' (0#1) [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn.vhd:50]
	Parameter ESCAPE_CHAR bound to: 8'b01111101 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut.vhd:5' bound to instance 'SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst' of component 'SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI.vhd:250]
INFO: [Synth 8-638] synthesizing module 'SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut.vhd:45]
WARNING: [Synth 8-3819] Generic 'c_m_start_count' not present in instantiated entity will be ignored [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI.vhd:250]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut.vhd:49]
WARNING: [Synth 8-614] signal 'M_AXIS_ARESETN' is read in the process but is not in the sensitivity list [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut' (0#1) [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut.vhd:45]
	Parameter SYSFREQ bound to: 20000000.000000 - type: double 
	Parameter TXCLKFREQ bound to: 40000000.000000 - type: double 
	Parameter RXCHUNK bound to: 2 - type: integer 
	Parameter RXFIFOSIZE_BITS bound to: 12 - type: integer 
	Parameter TXFIFOSIZE_BITS bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'SpwStream' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwStream.vhd:107' bound to instance 'SPW_IF' of component 'SpwStream' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI.vhd:274]
INFO: [Synth 8-638] synthesizing module 'SpwStream' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwStream.vhd:168]
	Parameter RESET_TIME bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'SpwLink' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwLink.vhd:78' bound to instance 'LINK_INST' of component 'SpwLink' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwStream.vhd:377]
INFO: [Synth 8-638] synthesizing module 'SpwLink' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwLink.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'SpwLink' (0#1) [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwLink.vhd:98]
	Parameter DISCONNECT_TIME bound to: 16 - type: integer 
	Parameter RXCHUNK bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'SpwRecv' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwRecv.vhd:85' bound to instance 'RECV_INST' of component 'SpwRecv' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwStream.vhd:381]
INFO: [Synth 8-638] synthesizing module 'SpwRecv' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwRecv.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'SpwRecv' (0#1) [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwRecv.vhd:105]
INFO: [Synth 8-3491] module 'SpwXmit_fast' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/eda7/SpwXmit_fast.vhd:217' bound to instance 'XMIT_FAST_INST' of component 'SpwXmit_fast' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwStream.vhd:385]
INFO: [Synth 8-638] synthesizing module 'SpwXmit_fast' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/eda7/SpwXmit_fast.vhd:250]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/eda7/SyncDff.vhd:73' bound to instance 'SYNCTXSYSFLIP0' of component 'SyncDff' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/eda7/SpwXmit_fast.vhd:307]
INFO: [Synth 8-638] synthesizing module 'SyncDff' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/eda7/SyncDff.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'SyncDff' (0#1) [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/eda7/SyncDff.vhd:89]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/eda7/SyncDff.vhd:73' bound to instance 'SYNCTXSYSFLIP1' of component 'SyncDff' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/eda7/SpwXmit_fast.vhd:310]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/eda7/SyncDff.vhd:73' bound to instance 'SYNCTXTXEN' of component 'SyncDff' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/eda7/SpwXmit_fast.vhd:313]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/eda7/SyncDff.vhd:73' bound to instance 'SYNCTXTXDIVSAFE' of component 'SyncDff' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/eda7/SpwXmit_fast.vhd:316]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/eda7/SyncDff.vhd:73' bound to instance 'SYNCSYSTXFLIP0' of component 'SyncDff' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/eda7/SpwXmit_fast.vhd:319]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/eda7/SyncDff.vhd:73' bound to instance 'SYNCSYSTXFLIP1' of component 'SyncDff' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/eda7/SpwXmit_fast.vhd:322]
INFO: [Synth 8-256] done synthesizing module 'SpwXmit_fast' (0#1) [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/eda7/SpwXmit_fast.vhd:250]
INFO: [Synth 8-3491] module 'SpwRecovClk' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwRecovClk.vhd:65' bound to instance 'RECOV_CLK_INST' of component 'SpwRecovClk' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwStream.vhd:388]
INFO: [Synth 8-638] synthesizing module 'SpwRecovClk' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwRecovClk.vhd:77]
INFO: [Synth 8-3491] module 'CLKDriver' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a5ad/ModuleMap_pkg.vhd:99' bound to instance 'RXCLKBUF' of component 'CLKDriver' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwRecovClk.vhd:85]
INFO: [Synth 8-638] synthesizing module 'CLKDriver' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a5ad/ModuleMap_pkg.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'CLKDriver' (0#1) [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a5ad/ModuleMap_pkg.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'SpwRecovClk' (0#1) [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwRecovClk.vhd:77]
	Parameter ABITS bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'SpwBlockRam' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwRam.vhd:153' bound to instance 'RXMEM' of component 'SpwBlockRam' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwStream.vhd:391]
INFO: [Synth 8-638] synthesizing module 'SpwBlockRam' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwRam.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'SpwBlockRam' (0#1) [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwRam.vhd:171]
	Parameter ABITS bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'SpwBlockRam' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwRam.vhd:153' bound to instance 'TXMEM' of component 'SpwBlockRam' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwStream.vhd:395]
	Parameter RXCHUNK bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'SpwRecvFront' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a803/SpwRecvFrontXor.vhd:92' bound to instance 'RECVFRONT_INST' of component 'SpwRecvFront' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwStream.vhd:399]
INFO: [Synth 8-638] synthesizing module 'SpwRecvFront' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a803/SpwRecvFrontXor.vhd:117]
INFO: [Synth 8-3491] module 'Driver' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a5ad/ModuleMap_pkg.vhd:125' bound to instance 'DriverR' of component 'Driver' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a803/SpwRecvFrontXor.vhd:235]
INFO: [Synth 8-638] synthesizing module 'Driver' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a5ad/ModuleMap_pkg.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'Driver' (0#1) [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a5ad/ModuleMap_pkg.vhd:135]
INFO: [Synth 8-3491] module 'Driver' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a5ad/ModuleMap_pkg.vhd:125' bound to instance 'DriverF' of component 'Driver' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a803/SpwRecvFrontXor.vhd:236]
INFO: [Synth 8-3491] module 'Driver' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a5ad/ModuleMap_pkg.vhd:125' bound to instance 'DriverR' of component 'Driver' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a803/SpwRecvFrontXor.vhd:235]
INFO: [Synth 8-3491] module 'Driver' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a5ad/ModuleMap_pkg.vhd:125' bound to instance 'DriverF' of component 'Driver' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a803/SpwRecvFrontXor.vhd:236]
INFO: [Synth 8-3491] module 'Driver' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a5ad/ModuleMap_pkg.vhd:125' bound to instance 'DriverR' of component 'Driver' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a803/SpwRecvFrontXor.vhd:235]
INFO: [Synth 8-3491] module 'Driver' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a5ad/ModuleMap_pkg.vhd:125' bound to instance 'DriverF' of component 'Driver' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a803/SpwRecvFrontXor.vhd:236]
INFO: [Synth 8-3491] module 'Driver' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a5ad/ModuleMap_pkg.vhd:125' bound to instance 'DriverR' of component 'Driver' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a803/SpwRecvFrontXor.vhd:235]
INFO: [Synth 8-3491] module 'Driver' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a5ad/ModuleMap_pkg.vhd:125' bound to instance 'DriverF' of component 'Driver' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a803/SpwRecvFrontXor.vhd:236]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/eda7/SyncDff.vhd:73' bound to instance 'SYNCSYSHEADPTR0' of component 'SyncDff' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a803/SpwRecvFrontXor.vhd:246]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/eda7/SyncDff.vhd:73' bound to instance 'SYNCSYSHEADPTR1' of component 'SyncDff' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a803/SpwRecvFrontXor.vhd:249]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/eda7/SyncDff.vhd:73' bound to instance 'SYNCSYSHEADPTR2' of component 'SyncDff' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a803/SpwRecvFrontXor.vhd:252]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/eda7/SyncDff.vhd:73' bound to instance 'SYNCSYSBITCNT0' of component 'SyncDff' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a803/SpwRecvFrontXor.vhd:255]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/eda7/SyncDff.vhd:73' bound to instance 'SYNCSYSBITCNT1' of component 'SyncDff' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a803/SpwRecvFrontXor.vhd:258]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/eda7/SyncDff.vhd:73' bound to instance 'SYNCSYSBITCNT2' of component 'SyncDff' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a803/SpwRecvFrontXor.vhd:261]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/eda7/SyncDff.vhd:73' bound to instance 'SYNCSYSBITCNT3' of component 'SyncDff' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a803/SpwRecvFrontXor.vhd:264]
	Parameter RESET_LATENCY bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'SpwReset' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwReset.vhd:64' bound to instance 'RXRSTLOGIC' of component 'SpwReset' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a803/SpwRecvFrontXor.vhd:267]
INFO: [Synth 8-638] synthesizing module 'SpwReset' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwReset.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'SpwReset' (0#1) [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwReset.vhd:79]
	Parameter ABITS bound to: 3 - type: integer 
	Parameter DBITS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'SpwRam' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwRam.vhd:69' bound to instance 'FIFOMEM' of component 'SpwRam' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a803/SpwRecvFrontXor.vhd:271]
INFO: [Synth 8-638] synthesizing module 'SpwRam' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwRam.vhd:92]
WARNING: [Synth 8-614] signal 'WEN' is read in the process but is not in the sensitivity list [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwRam.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'SpwRam' (0#1) [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwRam.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'SpwRecvFront' (0#1) [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a803/SpwRecvFrontXor.vhd:117]
	Parameter RESET_LATENCY bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'SpwReset' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwReset.vhd:64' bound to instance 'TXRSTLOGIC' of component 'SpwReset' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwStream.vhd:404]
	Parameter RESET_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SpwReset' declared at 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwReset.vhd:64' bound to instance 'SYSRSTLOGIC' of component 'SpwReset' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwStream.vhd:408]
INFO: [Synth 8-638] synthesizing module 'SpwReset__parameterized2' [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwReset.vhd:79]
WARNING: [Synth 8-11358] null range expression ignored [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwReset.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'SpwReset__parameterized2' (0#1) [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwReset.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'SpwStream' (0#1) [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwStream.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'SpaceWire_light_AXI' (0#1) [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'Test_Implementaiton_SpaceWire_light_AXI_0_2' (0#1) [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ip/Test_Implementaiton_SpaceWire_light_AXI_0_2/synth/Test_Implementaiton_SpaceWire_light_AXI_0_2.vhd:107]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register.vhd:166]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register.vhd:216]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register.vhd:217]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register.vhd:218]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register.vhd:219]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register.vhd:220]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register.vhd:221]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register.vhd:222]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register.vhd:223]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register.vhd:329]
WARNING: [Synth 8-6014] Unused sequential element fifo_full_clear_reg was removed.  [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn.vhd:71]
WARNING: [Synth 8-6014] Unused sequential element SPW_TXWRITE_reg was removed.  [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn.vhd:126]
WARNING: [Synth 8-6014] Unused sequential element M_AXIS_TVALID_reg was removed.  [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut.vhd:60]
WARNING: [Synth 8-3848] Net M_AXIS_TSTRB in module/entity SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut does not have driver. [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element res_seq_reg[penderresc] was removed.  [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/b243/SpwRecv.vhd:323]
WARNING: [Synth 8-6014] Unused sequential element resrx_seq_reg[wr_cnt] was removed.  [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a803/SpwRecvFrontXor.vhd:472]
WARNING: [Synth 8-6014] Unused sequential element res_seq_reg[splitbit] was removed.  [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a803/SpwRecvFrontXor.vhd:491]
WARNING: [Synth 8-6014] Unused sequential element res_seq_reg[splitinx] was removed.  [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a803/SpwRecvFrontXor.vhd:491]
WARNING: [Synth 8-6014] Unused sequential element res_seq_reg[splitvalid] was removed.  [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/a803/SpwRecvFrontXor.vhd:491]
WARNING: [Synth 8-3848] Net IRQ in module/entity SpaceWire_light_AXI does not have driver. [f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.gen/sources_1/bd/Test_Implementaiton/ipshared/9657/hdl/SpaceWire_light_AXI.vhd:34]
WARNING: [Synth 8-7129] Port SPW_SI in module SpwRecvFront is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TSTRB[0] in module SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[0] in module SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TLAST in module SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[4] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[3] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[2] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[1] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[0] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[31] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[30] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[29] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[28] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[27] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[26] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[25] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[24] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[23] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[22] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[21] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[20] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[19] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[18] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[17] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[16] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[15] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[14] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[13] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[12] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[11] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[10] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[9] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[8] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[7] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[6] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[5] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[4] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[3] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[2] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[1] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[0] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[4] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[3] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[2] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[1] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[0] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register is either unconnected or has no load
WARNING: [Synth 8-7129] Port IRQ in module SpaceWire_light_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1605.867 ; gain = 587.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1605.867 ; gain = 587.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1605.867 ; gain = 587.309
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1605.867 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1704.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1704.508 ; gain = 0.316
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1704.508 ; gain = 685.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1704.508 ; gain = 685.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1704.508 ; gain = 685.949
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register'
INFO: [Synth 8-802] inferred FSM for state register 'state_seq_reg[state]' in module 'SpwLink'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   waddr |                              010 |                               10
                   wdata |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'one-hot' in module 'SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   raddr |                               01 |                               10
                   rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            s_errorreset |                           000001 |                              000
             s_errorwait |                           100000 |                              001
                 s_ready |                           010000 |                              010
               s_started |                           001000 |                              011
            s_connecting |                           000100 |                              100
                   s_run |                           000010 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_seq_reg[state]' using encoding 'one-hot' in module 'SpwLink'
WARNING: [Synth 8-6430] The Block RAM "SpwBlockRam:/s_mem_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1704.508 ; gain = 685.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 4     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 6     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 3     
	   3 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 22    
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 137   
+---RAMs : 
	              36K Bit	(4096 X 9 bit)          RAMs := 2     
+---Muxes : 
	   4 Input   13 Bit        Muxes := 10    
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 5     
	   2 Input    9 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 23    
	   4 Input    8 Bit        Muxes := 2     
	   5 Input    8 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 8     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 7     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 149   
	   3 Input    1 Bit        Muxes := 10    
	   6 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[31] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[30] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[29] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[28] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[27] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[26] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[25] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[24] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[23] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[22] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[21] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[20] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[19] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[18] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[17] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[16] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[15] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[14] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[13] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[12] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[11] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[10] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[9] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[8] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[7] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[6] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[5] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[4] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[3] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[2] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[1] driven by constant 0
INFO: [Synth 8-3917] design Test_Implementaiton_SpaceWire_light_AXI_0_2 has port axi_register_rdata[0] driven by constant 0
WARNING: [Synth 8-7129] Port SPW_SI in module SpwRecvFront is either unconnected or has no load
WARNING: [Synth 8-7129] Port IRQ in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_streamout_tstrb[0] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_awaddr[4] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_awaddr[3] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_awaddr[2] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_awaddr[1] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_awaddr[0] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_awprot[2] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_awprot[1] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_awprot[0] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[31] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[30] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[29] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[28] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[27] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[26] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[25] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[24] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[23] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[22] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[21] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[20] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[19] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[18] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[17] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[16] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[15] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[14] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[13] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[12] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[11] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[10] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[9] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[8] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[7] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[6] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[5] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[4] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[3] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[2] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[1] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_register_wdata[0] in module Test_Implementaiton_SpaceWire_light_AXI_0_2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM U0/SPW_IF/RXMEM/s_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U0/SPW_IF/RXMEM/s_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U0/SPW_IF/RXMEM/s_mem_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "Test_Implementaiton_SpaceWire_light_AXI_0_2/U0/SPW_IF/RXMEM/s_mem_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM U0/SPW_IF/TXMEM/s_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U0/SPW_IF/TXMEM/s_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U0/SPW_IF/TXMEM/s_mem_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "Test_Implementaiton_SpaceWire_light_AXI_0_2/U0/SPW_IF/TXMEM/s_mem_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM U0/SPW_IF/RXMEM/s_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U0/SPW_IF/TXMEM/s_mem_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1704.508 ; gain = 685.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                 | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Test_Implementaiton_SpaceWire_light_AXI_0_2 | U0/SPW_IF/RXMEM/s_mem_reg | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Test_Implementaiton_SpaceWire_light_AXI_0_2 | U0/SPW_IF/TXMEM/s_mem_reg | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+--------------------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1704.508 ; gain = 685.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1704.508 ; gain = 685.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                 | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Test_Implementaiton_SpaceWire_light_AXI_0_2 | U0/SPW_IF/RXMEM/s_mem_reg | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|Test_Implementaiton_SpaceWire_light_AXI_0_2 | U0/SPW_IF/TXMEM/s_mem_reg | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+--------------------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/SPW_IF/RXMEM/s_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/SPW_IF/TXMEM/s_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1704.508 ; gain = 685.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1704.508 ; gain = 685.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1704.508 ; gain = 685.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1704.508 ; gain = 685.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1704.508 ; gain = 685.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1704.508 ; gain = 685.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1704.508 ; gain = 685.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    32|
|2     |LUT1     |    40|
|3     |LUT2     |    63|
|4     |LUT3     |    90|
|5     |LUT4     |    84|
|6     |LUT5     |    88|
|7     |LUT6     |   104|
|8     |RAMB36E1 |     2|
|9     |FDCE     |   372|
|10    |FDPE     |    24|
|11    |FDRE     |    70|
|12    |FDSE     |     6|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1704.508 ; gain = 685.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 61 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1704.508 ; gain = 587.309
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1704.508 ; gain = 685.949
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1704.508 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1704.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ad0c1506
INFO: [Common 17-83] Releasing license: Synthesis
136 Infos, 132 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1704.508 ; gain = 1109.395
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1704.508 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.runs/Test_Implementaiton_SpaceWire_light_AXI_0_2_synth_1/Test_Implementaiton_SpaceWire_light_AXI_0_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Test_Implementaiton_SpaceWire_light_AXI_0_2, cache-ID = c2452ec2cb6233f7
INFO: [Coretcl 2-1174] Renamed 28 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1704.508 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI/edit_SpaceWire_light_AXI_v0_2.runs/Test_Implementaiton_SpaceWire_light_AXI_0_2_synth_1/Test_Implementaiton_SpaceWire_light_AXI_0_2.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Test_Implementaiton_SpaceWire_light_AXI_0_2_utilization_synth.rpt -pb Test_Implementaiton_SpaceWire_light_AXI_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct  7 22:24:20 2024...
