/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [8:0] _03_;
  wire [8:0] _04_;
  wire [24:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_4z;
  wire celloutsig_0_78z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [29:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = in_data[167] ? celloutsig_1_6z : celloutsig_1_4z[21];
  assign celloutsig_0_8z = ~(celloutsig_0_7z & in_data[29]);
  assign celloutsig_1_15z = ~(celloutsig_1_12z[4] & celloutsig_1_13z[0]);
  assign celloutsig_0_2z = ~(in_data[10] & _00_);
  assign celloutsig_1_1z = !(in_data[145] ? celloutsig_1_0z : in_data[101]);
  assign celloutsig_1_5z = !(in_data[135] ? celloutsig_1_0z : celloutsig_1_1z);
  assign celloutsig_1_10z = !(celloutsig_1_8z ? celloutsig_1_0z : celloutsig_1_1z);
  assign celloutsig_0_4z = ~(in_data[9] | in_data[56]);
  assign celloutsig_0_79z = ~(celloutsig_0_13z[1] | celloutsig_0_32z);
  assign celloutsig_1_3z = ~(celloutsig_1_1z | celloutsig_1_1z);
  assign celloutsig_0_78z = celloutsig_0_0z | celloutsig_0_23z;
  assign celloutsig_1_8z = celloutsig_1_7z | celloutsig_1_0z;
  assign celloutsig_0_19z = celloutsig_0_18z[0] | celloutsig_0_7z;
  assign celloutsig_0_23z = ~(celloutsig_0_19z ^ celloutsig_0_9z);
  reg [8:0] _20_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _20_ <= 9'h000;
    else _20_ <= { _03_[8:2], celloutsig_0_0z, celloutsig_0_0z };
  assign { _01_, _04_[7:4], _02_, _04_[2:0] } = _20_;
  reg [19:0] _21_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _21_ <= 20'h00000;
    else _21_ <= { in_data[87:70], celloutsig_0_0z, celloutsig_0_0z };
  assign { _05_[23:17], _00_, _05_[15:14], _03_[8:2], _05_[6:4] } = _21_;
  assign celloutsig_1_2z = { in_data[106:100], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } & in_data[156:147];
  assign celloutsig_1_13z = { celloutsig_1_9z[7:2], celloutsig_1_6z } % { 1'h1, celloutsig_1_9z[6:1] };
  assign celloutsig_1_14z = { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z } % { 1'h1, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_13z = celloutsig_0_12z[5:3] % { 1'h1, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_9z = { _04_[5], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_8z, _01_, _04_[7:4], _02_, _04_[2:0] } != { _05_[23:17], _00_, _05_[15:14], _03_[8:6] };
  assign celloutsig_0_7z = { _04_[1], _01_, _04_[7:4], _02_, _04_[2:0], celloutsig_0_4z } !== { _00_, _05_[15:14], _03_[8:3], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_6z = in_data[177:169] !== { celloutsig_1_2z[8:2], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_4z[12:8], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_3z } !== { celloutsig_1_13z[4:0], celloutsig_1_14z, celloutsig_1_15z };
  assign celloutsig_0_18z = { _03_[6:2], _05_[6:5] } | { _04_[6:4], _02_, _04_[2:0] };
  assign celloutsig_0_0z = | in_data[94:90];
  assign celloutsig_0_32z = | { celloutsig_0_18z[2], celloutsig_0_12z[8:2], celloutsig_0_12z[0], celloutsig_0_4z, in_data[94:90] };
  assign celloutsig_1_0z = | in_data[114:104];
  assign celloutsig_1_4z = { in_data[184:156], celloutsig_1_1z } << { in_data[126:102], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_9z[2:1], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_7z } <<< { in_data[165], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_1_9z = { in_data[110:105], celloutsig_1_5z, celloutsig_1_3z } ~^ { celloutsig_1_2z[5:0], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_19z = ~((celloutsig_1_9z[7] & celloutsig_1_10z) | celloutsig_1_13z[5]);
  assign celloutsig_0_10z = ~((_05_[22] & _03_[5]) | celloutsig_0_7z);
  assign { celloutsig_0_12z[2], celloutsig_0_12z[8:3], celloutsig_0_12z[0] } = { celloutsig_0_10z, _04_[6:4], _02_, _04_[2:1], celloutsig_0_4z } | { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_0z };
  assign _03_[1:0] = { celloutsig_0_0z, celloutsig_0_0z };
  assign { _04_[8], _04_[3] } = { _01_, _02_ };
  assign { _05_[16], _05_[13:7], _05_[2] } = { _00_, _03_[8:2], celloutsig_0_8z };
  assign celloutsig_0_12z[1] = celloutsig_0_12z[2];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
