$date
  Fri Mar 24 21:35:51 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module e1_tb $end
$var reg 1 ! pa $end
$var reg 1 " pb $end
$var reg 1 # pand $end
$var reg 1 $ por $end
$scope module uut $end
$var reg 1 % p_in_a $end
$var reg 1 & p_in_b $end
$var reg 1 ' p_and $end
$var reg 1 ( p_or $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
X!
X"
X#
X$
X%
X&
X'
X(
#1000000
0!
0"
0#
0$
0%
0&
0'
0(
#2000000
1"
1$
1&
1(
#3000000
1!
0"
1%
0&
#4000000
1"
1#
1&
1'
#5000000
