===========================================================================
./sync
===========================================================================

The original, synchronous DLX version is found here.

- Directory src/
  
  The source code ready for the Xilinx ISE. We used the 6.3 version.

- Directory constraints/

  The UCF file for the FPGA place and route.


- Directory tbench/

  A testbench for the place and routed FPGA netlist, which includes
  the VGA controller and puts in the DLX instruction memory the game
  of life.

- Directory bitfile/

  The final bitfile to download into an Spartan 2E XSC200-PQ208.


===========================================================================
./desync
===========================================================================

The de-synchronized version of the DLX is located here.

The directory structure is the same as in the synchronous version.

